
ubuntu-preinstalled/gpgconf:     file format elf32-littlearm


Disassembly of section .init:

00002e44 <.init>:
    2e44:	push	{r3, lr}
    2e48:	bl	4594 <__assert_fail@plt+0xf28>
    2e4c:	pop	{r3, pc}

Disassembly of section .plt:

00002e50 <gcry_xmalloc@plt-0x14>:
    2e50:	push	{lr}		; (str lr, [sp, #-4]!)
    2e54:	ldr	lr, [pc, #4]	; 2e60 <gcry_xmalloc@plt-0x4>
    2e58:	add	lr, pc, lr
    2e5c:	ldr	pc, [lr, #8]!
    2e60:	andeq	r3, r2, r8, asr #29

00002e64 <gcry_xmalloc@plt>:
    2e64:	add	ip, pc, #0, 12
    2e68:	add	ip, ip, #143360	; 0x23000
    2e6c:	ldr	pc, [ip, #3784]!	; 0xec8

00002e70 <calloc@plt>:
    2e70:	add	ip, pc, #0, 12
    2e74:	add	ip, ip, #143360	; 0x23000
    2e78:	ldr	pc, [ip, #3776]!	; 0xec0

00002e7c <strstr@plt>:
    2e7c:	add	ip, pc, #0, 12
    2e80:	add	ip, ip, #143360	; 0x23000
    2e84:	ldr	pc, [ip, #3768]!	; 0xeb8

00002e88 <raise@plt>:
    2e88:			; <UNDEFINED> instruction: 0xe7fd4778
    2e8c:	add	ip, pc, #0, 12
    2e90:	add	ip, ip, #143360	; 0x23000
    2e94:	ldr	pc, [ip, #3756]!	; 0xeac

00002e98 <gpgrt_funlockfile@plt>:
    2e98:			; <UNDEFINED> instruction: 0xe7fd4778
    2e9c:	add	ip, pc, #0, 12
    2ea0:	add	ip, ip, #143360	; 0x23000
    2ea4:	ldr	pc, [ip, #3744]!	; 0xea0

00002ea8 <gcry_malloc@plt>:
    2ea8:	add	ip, pc, #0, 12
    2eac:	add	ip, ip, #143360	; 0x23000
    2eb0:	ldr	pc, [ip, #3736]!	; 0xe98

00002eb4 <gmtime_r@plt>:
    2eb4:			; <UNDEFINED> instruction: 0xe7fd4778
    2eb8:	add	ip, pc, #0, 12
    2ebc:	add	ip, ip, #143360	; 0x23000
    2ec0:	ldr	pc, [ip, #3724]!	; 0xe8c

00002ec4 <gpgrt_read_line@plt>:
    2ec4:	add	ip, pc, #0, 12
    2ec8:	add	ip, ip, #143360	; 0x23000
    2ecc:	ldr	pc, [ip, #3716]!	; 0xe84

00002ed0 <getpwnam@plt>:
    2ed0:	add	ip, pc, #0, 12
    2ed4:	add	ip, ip, #143360	; 0x23000
    2ed8:	ldr	pc, [ip, #3708]!	; 0xe7c

00002edc <iconv_close@plt>:
    2edc:			; <UNDEFINED> instruction: 0xe7fd4778
    2ee0:	add	ip, pc, #0, 12
    2ee4:	add	ip, ip, #143360	; 0x23000
    2ee8:	ldr	pc, [ip, #3696]!	; 0xe70

00002eec <iconv@plt>:
    2eec:			; <UNDEFINED> instruction: 0xe7fd4778
    2ef0:	add	ip, pc, #0, 12
    2ef4:	add	ip, ip, #143360	; 0x23000
    2ef8:	ldr	pc, [ip, #3684]!	; 0xe64

00002efc <strcmp@plt>:
    2efc:			; <UNDEFINED> instruction: 0xe7fd4778
    2f00:	add	ip, pc, #0, 12
    2f04:	add	ip, ip, #143360	; 0x23000
    2f08:	ldr	pc, [ip, #3672]!	; 0xe58

00002f0c <__cxa_finalize@plt>:
    2f0c:	add	ip, pc, #0, 12
    2f10:	add	ip, ip, #143360	; 0x23000
    2f14:	ldr	pc, [ip, #3664]!	; 0xe50

00002f18 <gpgrt_vfprintf_unlocked@plt>:
    2f18:	add	ip, pc, #0, 12
    2f1c:	add	ip, ip, #143360	; 0x23000
    2f20:	ldr	pc, [ip, #3656]!	; 0xe48

00002f24 <strtol@plt>:
    2f24:			; <UNDEFINED> instruction: 0xe7fd4778
    2f28:	add	ip, pc, #0, 12
    2f2c:	add	ip, ip, #143360	; 0x23000
    2f30:	ldr	pc, [ip, #3644]!	; 0xe3c

00002f34 <getpwuid@plt>:
    2f34:	add	ip, pc, #0, 12
    2f38:	add	ip, ip, #143360	; 0x23000
    2f3c:	ldr	pc, [ip, #3636]!	; 0xe34

00002f40 <strcspn@plt>:
    2f40:	add	ip, pc, #0, 12
    2f44:	add	ip, ip, #143360	; 0x23000
    2f48:	ldr	pc, [ip, #3628]!	; 0xe2c

00002f4c <gpgrt_vfprintf@plt>:
    2f4c:	add	ip, pc, #0, 12
    2f50:	add	ip, ip, #143360	; 0x23000
    2f54:	ldr	pc, [ip, #3620]!	; 0xe24

00002f58 <setrlimit64@plt>:
    2f58:	add	ip, pc, #0, 12
    2f5c:	add	ip, ip, #143360	; 0x23000
    2f60:	ldr	pc, [ip, #3612]!	; 0xe1c

00002f64 <mktime@plt>:
    2f64:	add	ip, pc, #0, 12
    2f68:	add	ip, ip, #143360	; 0x23000
    2f6c:	ldr	pc, [ip, #3604]!	; 0xe14

00002f70 <fflush@plt>:
    2f70:			; <UNDEFINED> instruction: 0xe7fd4778
    2f74:	add	ip, pc, #0, 12
    2f78:	add	ip, ip, #143360	; 0x23000
    2f7c:	ldr	pc, [ip, #3592]!	; 0xe08

00002f80 <getuid@plt>:
    2f80:	add	ip, pc, #0, 12
    2f84:	add	ip, ip, #143360	; 0x23000
    2f88:	ldr	pc, [ip, #3584]!	; 0xe00

00002f8c <sigprocmask@plt>:
    2f8c:	add	ip, pc, #0, 12
    2f90:	add	ip, ip, #143360	; 0x23000
    2f94:	ldr	pc, [ip, #3576]!	; 0xdf8

00002f98 <memmove@plt>:
    2f98:			; <UNDEFINED> instruction: 0xe7fd4778
    2f9c:	add	ip, pc, #0, 12
    2fa0:	add	ip, ip, #143360	; 0x23000
    2fa4:	ldr	pc, [ip, #3564]!	; 0xdec

00002fa8 <free@plt>:
    2fa8:	add	ip, pc, #0, 12
    2fac:	add	ip, ip, #143360	; 0x23000
    2fb0:	ldr	pc, [ip, #3556]!	; 0xde4

00002fb4 <_gpgrt_putc_overflow@plt>:
    2fb4:	add	ip, pc, #0, 12
    2fb8:	add	ip, ip, #143360	; 0x23000
    2fbc:	ldr	pc, [ip, #3548]!	; 0xddc

00002fc0 <nanosleep@plt>:
    2fc0:	add	ip, pc, #0, 12
    2fc4:	add	ip, ip, #143360	; 0x23000
    2fc8:	ldr	pc, [ip, #3540]!	; 0xdd4

00002fcc <ferror@plt>:
    2fcc:	add	ip, pc, #0, 12
    2fd0:	add	ip, ip, #143360	; 0x23000
    2fd4:	ldr	pc, [ip, #3532]!	; 0xdcc

00002fd8 <inet_pton@plt>:
    2fd8:	add	ip, pc, #0, 12
    2fdc:	add	ip, ip, #143360	; 0x23000
    2fe0:	ldr	pc, [ip, #3524]!	; 0xdc4

00002fe4 <_exit@plt>:
    2fe4:	add	ip, pc, #0, 12
    2fe8:	add	ip, ip, #143360	; 0x23000
    2fec:	ldr	pc, [ip, #3516]!	; 0xdbc

00002ff0 <memcpy@plt>:
    2ff0:	add	ip, pc, #0, 12
    2ff4:	add	ip, ip, #143360	; 0x23000
    2ff8:	ldr	pc, [ip, #3508]!	; 0xdb4

00002ffc <time@plt>:
    2ffc:	add	ip, pc, #0, 12
    3000:	add	ip, ip, #143360	; 0x23000
    3004:	ldr	pc, [ip, #3500]!	; 0xdac

00003008 <rmdir@plt>:
    3008:	add	ip, pc, #0, 12
    300c:	add	ip, ip, #143360	; 0x23000
    3010:	ldr	pc, [ip, #3492]!	; 0xda4

00003014 <gcry_free@plt>:
    3014:			; <UNDEFINED> instruction: 0xe7fd4778
    3018:	add	ip, pc, #0, 12
    301c:	add	ip, ip, #143360	; 0x23000
    3020:	ldr	pc, [ip, #3480]!	; 0xd98

00003024 <memcmp@plt>:
    3024:	add	ip, pc, #0, 12
    3028:	add	ip, ip, #143360	; 0x23000
    302c:	ldr	pc, [ip, #3472]!	; 0xd90

00003030 <sleep@plt>:
    3030:			; <UNDEFINED> instruction: 0xe7fd4778
    3034:	add	ip, pc, #0, 12
    3038:	add	ip, ip, #143360	; 0x23000
    303c:	ldr	pc, [ip, #3460]!	; 0xd84

00003040 <stpcpy@plt>:
    3040:	add	ip, pc, #0, 12
    3044:	add	ip, ip, #143360	; 0x23000
    3048:	ldr	pc, [ip, #3452]!	; 0xd7c

0000304c <dcgettext@plt>:
    304c:			; <UNDEFINED> instruction: 0xe7fd4778
    3050:	add	ip, pc, #0, 12
    3054:	add	ip, ip, #143360	; 0x23000
    3058:	ldr	pc, [ip, #3440]!	; 0xd70

0000305c <__stack_chk_fail@plt>:
    305c:	add	ip, pc, #0, 12
    3060:	add	ip, ip, #143360	; 0x23000
    3064:	ldr	pc, [ip, #3432]!	; 0xd68

00003068 <gpgrt_set_alloc_func@plt>:
    3068:	add	ip, pc, #0, 12
    306c:	add	ip, ip, #143360	; 0x23000
    3070:	ldr	pc, [ip, #3424]!	; 0xd60

00003074 <sysconf@plt>:
    3074:	add	ip, pc, #0, 12
    3078:	add	ip, ip, #143360	; 0x23000
    307c:	ldr	pc, [ip, #3416]!	; 0xd58

00003080 <unlink@plt>:
    3080:	add	ip, pc, #0, 12
    3084:	add	ip, ip, #143360	; 0x23000
    3088:	ldr	pc, [ip, #3408]!	; 0xd50

0000308c <dup2@plt>:
    308c:	add	ip, pc, #0, 12
    3090:	add	ip, ip, #143360	; 0x23000
    3094:	ldr	pc, [ip, #3400]!	; 0xd48

00003098 <gpgrt_ferror@plt>:
    3098:	add	ip, pc, #0, 12
    309c:	add	ip, ip, #143360	; 0x23000
    30a0:	ldr	pc, [ip, #3392]!	; 0xd40

000030a4 <getrlimit64@plt>:
    30a4:	add	ip, pc, #0, 12
    30a8:	add	ip, ip, #143360	; 0x23000
    30ac:	ldr	pc, [ip, #3384]!	; 0xd38

000030b0 <realloc@plt>:
    30b0:	add	ip, pc, #0, 12
    30b4:	add	ip, ip, #143360	; 0x23000
    30b8:	ldr	pc, [ip, #3376]!	; 0xd30

000030bc <gpgrt_fflush@plt>:
    30bc:			; <UNDEFINED> instruction: 0xe7fd4778
    30c0:	add	ip, pc, #0, 12
    30c4:	add	ip, ip, #143360	; 0x23000
    30c8:	ldr	pc, [ip, #3364]!	; 0xd24

000030cc <dup@plt>:
    30cc:	add	ip, pc, #0, 12
    30d0:	add	ip, ip, #143360	; 0x23000
    30d4:	ldr	pc, [ip, #3356]!	; 0xd1c

000030d8 <textdomain@plt>:
    30d8:			; <UNDEFINED> instruction: 0xe7fd4778
    30dc:	add	ip, pc, #0, 12
    30e0:	add	ip, ip, #143360	; 0x23000
    30e4:	ldr	pc, [ip, #3344]!	; 0xd10

000030e8 <tmpfile64@plt>:
    30e8:			; <UNDEFINED> instruction: 0xe7fd4778
    30ec:	add	ip, pc, #0, 12
    30f0:	add	ip, ip, #143360	; 0x23000
    30f4:	ldr	pc, [ip, #3332]!	; 0xd04

000030f8 <chdir@plt>:
    30f8:			; <UNDEFINED> instruction: 0xe7fd4778
    30fc:	add	ip, pc, #0, 12
    3100:	add	ip, ip, #143360	; 0x23000
    3104:	ldr	pc, [ip, #3320]!	; 0xcf8

00003108 <geteuid@plt>:
    3108:	add	ip, pc, #0, 12
    310c:	add	ip, ip, #143360	; 0x23000
    3110:	ldr	pc, [ip, #3312]!	; 0xcf0

00003114 <gpgrt_fputs_unlocked@plt>:
    3114:	add	ip, pc, #0, 12
    3118:	add	ip, ip, #143360	; 0x23000
    311c:	ldr	pc, [ip, #3304]!	; 0xce8

00003120 <__fxstat64@plt>:
    3120:	add	ip, pc, #0, 12
    3124:	add	ip, ip, #143360	; 0x23000
    3128:	ldr	pc, [ip, #3296]!	; 0xce0

0000312c <sigaction@plt>:
    312c:	add	ip, pc, #0, 12
    3130:	add	ip, ip, #143360	; 0x23000
    3134:	ldr	pc, [ip, #3288]!	; 0xcd8

00003138 <__memcpy_chk@plt>:
    3138:	add	ip, pc, #0, 12
    313c:	add	ip, ip, #143360	; 0x23000
    3140:	ldr	pc, [ip, #3280]!	; 0xcd0

00003144 <gpg_err_code_from_errno@plt>:
    3144:	add	ip, pc, #0, 12
    3148:	add	ip, ip, #143360	; 0x23000
    314c:	ldr	pc, [ip, #3272]!	; 0xcc8

00003150 <fwrite@plt>:
    3150:	add	ip, pc, #0, 12
    3154:	add	ip, ip, #143360	; 0x23000
    3158:	ldr	pc, [ip, #3264]!	; 0xcc0

0000315c <gcry_check_version@plt>:
    315c:	add	ip, pc, #0, 12
    3160:	add	ip, ip, #143360	; 0x23000
    3164:	ldr	pc, [ip, #3256]!	; 0xcb8

00003168 <waitpid@plt>:
    3168:	add	ip, pc, #0, 12
    316c:	add	ip, ip, #143360	; 0x23000
    3170:	ldr	pc, [ip, #3248]!	; 0xcb0

00003174 <strcpy@plt>:
    3174:	add	ip, pc, #0, 12
    3178:	add	ip, ip, #143360	; 0x23000
    317c:	ldr	pc, [ip, #3240]!	; 0xca8

00003180 <bind_textdomain_codeset@plt>:
    3180:	add	ip, pc, #0, 12
    3184:	add	ip, ip, #143360	; 0x23000
    3188:	ldr	pc, [ip, #3232]!	; 0xca0

0000318c <gpgrt_fputc@plt>:
    318c:			; <UNDEFINED> instruction: 0xe7fd4778
    3190:	add	ip, pc, #0, 12
    3194:	add	ip, ip, #143360	; 0x23000
    3198:	ldr	pc, [ip, #3220]!	; 0xc94

0000319c <gpgrt_flockfile@plt>:
    319c:	add	ip, pc, #0, 12
    31a0:	add	ip, ip, #143360	; 0x23000
    31a4:	ldr	pc, [ip, #3212]!	; 0xc8c

000031a8 <gpgrt_fclose@plt>:
    31a8:	add	ip, pc, #0, 12
    31ac:	add	ip, ip, #143360	; 0x23000
    31b0:	ldr	pc, [ip, #3204]!	; 0xc84

000031b4 <gpgrt_setvbuf@plt>:
    31b4:	add	ip, pc, #0, 12
    31b8:	add	ip, ip, #143360	; 0x23000
    31bc:	ldr	pc, [ip, #3196]!	; 0xc7c

000031c0 <opendir@plt>:
    31c0:	add	ip, pc, #0, 12
    31c4:	add	ip, ip, #143360	; 0x23000
    31c8:	ldr	pc, [ip, #3188]!	; 0xc74

000031cc <open64@plt>:
    31cc:	add	ip, pc, #0, 12
    31d0:	add	ip, ip, #143360	; 0x23000
    31d4:	ldr	pc, [ip, #3180]!	; 0xc6c

000031d8 <getenv@plt>:
    31d8:	add	ip, pc, #0, 12
    31dc:	add	ip, ip, #143360	; 0x23000
    31e0:	ldr	pc, [ip, #3172]!	; 0xc64

000031e4 <gcry_malloc_secure@plt>:
    31e4:	add	ip, pc, #0, 12
    31e8:	add	ip, ip, #143360	; 0x23000
    31ec:	ldr	pc, [ip, #3164]!	; 0xc5c

000031f0 <gpgrt_fdopen@plt>:
    31f0:	add	ip, pc, #0, 12
    31f4:	add	ip, ip, #143360	; 0x23000
    31f8:	ldr	pc, [ip, #3156]!	; 0xc54

000031fc <malloc@plt>:
    31fc:	add	ip, pc, #0, 12
    3200:	add	ip, ip, #143360	; 0x23000
    3204:	ldr	pc, [ip, #3148]!	; 0xc4c

00003208 <iconv_open@plt>:
    3208:			; <UNDEFINED> instruction: 0xe7fd4778
    320c:	add	ip, pc, #0, 12
    3210:	add	ip, ip, #143360	; 0x23000
    3214:	ldr	pc, [ip, #3136]!	; 0xc40

00003218 <__libc_start_main@plt>:
    3218:	add	ip, pc, #0, 12
    321c:	add	ip, ip, #143360	; 0x23000
    3220:	ldr	pc, [ip, #3128]!	; 0xc38

00003224 <strerror@plt>:
    3224:	add	ip, pc, #0, 12
    3228:	add	ip, ip, #143360	; 0x23000
    322c:	ldr	pc, [ip, #3120]!	; 0xc30

00003230 <strftime@plt>:
    3230:	add	ip, pc, #0, 12
    3234:	add	ip, ip, #143360	; 0x23000
    3238:	ldr	pc, [ip, #3112]!	; 0xc28

0000323c <localtime@plt>:
    323c:	add	ip, pc, #0, 12
    3240:	add	ip, ip, #143360	; 0x23000
    3244:	ldr	pc, [ip, #3104]!	; 0xc20

00003248 <__ctype_tolower_loc@plt>:
    3248:	add	ip, pc, #0, 12
    324c:	add	ip, ip, #143360	; 0x23000
    3250:	ldr	pc, [ip, #3096]!	; 0xc18

00003254 <__ctype_toupper_loc@plt>:
    3254:	add	ip, pc, #0, 12
    3258:	add	ip, ip, #143360	; 0x23000
    325c:	ldr	pc, [ip, #3088]!	; 0xc10

00003260 <__gmon_start__@plt>:
    3260:	add	ip, pc, #0, 12
    3264:	add	ip, ip, #143360	; 0x23000
    3268:	ldr	pc, [ip, #3080]!	; 0xc08

0000326c <rename@plt>:
    326c:	add	ip, pc, #0, 12
    3270:	add	ip, ip, #143360	; 0x23000
    3274:	ldr	pc, [ip, #3072]!	; 0xc00

00003278 <kill@plt>:
    3278:			; <UNDEFINED> instruction: 0xe7fd4778
    327c:	add	ip, pc, #0, 12
    3280:	add	ip, ip, #143360	; 0x23000
    3284:	ldr	pc, [ip, #3060]!	; 0xbf4

00003288 <__ctype_b_loc@plt>:
    3288:	add	ip, pc, #0, 12
    328c:	add	ip, ip, #143360	; 0x23000
    3290:	ldr	pc, [ip, #3052]!	; 0xbec

00003294 <_gpgrt_get_std_stream@plt>:
    3294:	add	ip, pc, #0, 12
    3298:	add	ip, ip, #143360	; 0x23000
    329c:	ldr	pc, [ip, #3044]!	; 0xbe4

000032a0 <getcwd@plt>:
    32a0:	add	ip, pc, #0, 12
    32a4:	add	ip, ip, #143360	; 0x23000
    32a8:	ldr	pc, [ip, #3036]!	; 0xbdc

000032ac <getpid@plt>:
    32ac:	add	ip, pc, #0, 12
    32b0:	add	ip, ip, #143360	; 0x23000
    32b4:	ldr	pc, [ip, #3028]!	; 0xbd4

000032b8 <exit@plt>:
    32b8:	add	ip, pc, #0, 12
    32bc:	add	ip, ip, #143360	; 0x23000
    32c0:	ldr	pc, [ip, #3020]!	; 0xbcc

000032c4 <gpgrt_fprintf_unlocked@plt>:
    32c4:	add	ip, pc, #0, 12
    32c8:	add	ip, ip, #143360	; 0x23000
    32cc:	ldr	pc, [ip, #3012]!	; 0xbc4

000032d0 <strtoul@plt>:
    32d0:	add	ip, pc, #0, 12
    32d4:	add	ip, ip, #143360	; 0x23000
    32d8:	ldr	pc, [ip, #3004]!	; 0xbbc

000032dc <strlen@plt>:
    32dc:	add	ip, pc, #0, 12
    32e0:	add	ip, ip, #143360	; 0x23000
    32e4:	ldr	pc, [ip, #2996]!	; 0xbb4

000032e8 <inotify_init@plt>:
    32e8:	add	ip, pc, #0, 12
    32ec:	add	ip, ip, #143360	; 0x23000
    32f0:	ldr	pc, [ip, #2988]!	; 0xbac

000032f4 <setsid@plt>:
    32f4:	add	ip, pc, #0, 12
    32f8:	add	ip, ip, #143360	; 0x23000
    32fc:	ldr	pc, [ip, #2980]!	; 0xba4

00003300 <strchr@plt>:
    3300:	add	ip, pc, #0, 12
    3304:	add	ip, ip, #143360	; 0x23000
    3308:	ldr	pc, [ip, #2972]!	; 0xb9c

0000330c <setenv@plt>:
    330c:			; <UNDEFINED> instruction: 0xe7fd4778
    3310:	add	ip, pc, #0, 12
    3314:	add	ip, ip, #143360	; 0x23000
    3318:	ldr	pc, [ip, #2960]!	; 0xb90

0000331c <gpg_err_code_from_syserror@plt>:
    331c:	add	ip, pc, #0, 12
    3320:	add	ip, ip, #143360	; 0x23000
    3324:	ldr	pc, [ip, #2952]!	; 0xb88

00003328 <execv@plt>:
    3328:	add	ip, pc, #0, 12
    332c:	add	ip, ip, #143360	; 0x23000
    3330:	ldr	pc, [ip, #2944]!	; 0xb80

00003334 <__open64_2@plt>:
    3334:	add	ip, pc, #0, 12
    3338:	add	ip, ip, #143360	; 0x23000
    333c:	ldr	pc, [ip, #2936]!	; 0xb78

00003340 <sigfillset@plt>:
    3340:	add	ip, pc, #0, 12
    3344:	add	ip, ip, #143360	; 0x23000
    3348:	ldr	pc, [ip, #2928]!	; 0xb70

0000334c <inotify_add_watch@plt>:
    334c:	add	ip, pc, #0, 12
    3350:	add	ip, ip, #143360	; 0x23000
    3354:	ldr	pc, [ip, #2920]!	; 0xb68

00003358 <__errno_location@plt>:
    3358:	add	ip, pc, #0, 12
    335c:	add	ip, ip, #143360	; 0x23000
    3360:	ldr	pc, [ip, #2912]!	; 0xb60

00003364 <__strcat_chk@plt>:
    3364:	add	ip, pc, #0, 12
    3368:	add	ip, ip, #143360	; 0x23000
    336c:	ldr	pc, [ip, #2904]!	; 0xb58

00003370 <__sprintf_chk@plt>:
    3370:	add	ip, pc, #0, 12
    3374:	add	ip, ip, #143360	; 0x23000
    3378:	ldr	pc, [ip, #2896]!	; 0xb50

0000337c <__cxa_atexit@plt>:
    337c:			; <UNDEFINED> instruction: 0xe7fd4778
    3380:	add	ip, pc, #0, 12
    3384:	add	ip, ip, #143360	; 0x23000
    3388:	ldr	pc, [ip, #2884]!	; 0xb44

0000338c <mkdir@plt>:
    338c:			; <UNDEFINED> instruction: 0xe7fd4778
    3390:	add	ip, pc, #0, 12
    3394:	add	ip, ip, #143360	; 0x23000
    3398:	ldr	pc, [ip, #2872]!	; 0xb38

0000339c <getgid@plt>:
    339c:	add	ip, pc, #0, 12
    33a0:	add	ip, ip, #143360	; 0x23000
    33a4:	ldr	pc, [ip, #2864]!	; 0xb30

000033a8 <memset@plt>:
    33a8:	add	ip, pc, #0, 12
    33ac:	add	ip, ip, #143360	; 0x23000
    33b0:	ldr	pc, [ip, #2856]!	; 0xb28

000033b4 <gcry_calloc@plt>:
    33b4:	add	ip, pc, #0, 12
    33b8:	add	ip, ip, #143360	; 0x23000
    33bc:	ldr	pc, [ip, #2848]!	; 0xb20

000033c0 <strncpy@plt>:
    33c0:	add	ip, pc, #0, 12
    33c4:	add	ip, ip, #143360	; 0x23000
    33c8:	ldr	pc, [ip, #2840]!	; 0xb18

000033cc <gpgrt_vasprintf@plt>:
    33cc:	add	ip, pc, #0, 12
    33d0:	add	ip, ip, #143360	; 0x23000
    33d4:	ldr	pc, [ip, #2832]!	; 0xb10

000033d8 <gmtime@plt>:
    33d8:	add	ip, pc, #0, 12
    33dc:	add	ip, ip, #143360	; 0x23000
    33e0:	ldr	pc, [ip, #2824]!	; 0xb08

000033e4 <gpgrt_fopen@plt>:
    33e4:	add	ip, pc, #0, 12
    33e8:	add	ip, ip, #143360	; 0x23000
    33ec:	ldr	pc, [ip, #2816]!	; 0xb00

000033f0 <link@plt>:
    33f0:	add	ip, pc, #0, 12
    33f4:	add	ip, ip, #143360	; 0x23000
    33f8:	ldr	pc, [ip, #2808]!	; 0xaf8

000033fc <write@plt>:
    33fc:	add	ip, pc, #0, 12
    3400:	add	ip, ip, #143360	; 0x23000
    3404:	ldr	pc, [ip, #2800]!	; 0xaf0

00003408 <gpgrt_fgetc@plt>:
    3408:	add	ip, pc, #0, 12
    340c:	add	ip, ip, #143360	; 0x23000
    3410:	ldr	pc, [ip, #2792]!	; 0xae8

00003414 <difftime@plt>:
    3414:	add	ip, pc, #0, 12
    3418:	add	ip, ip, #143360	; 0x23000
    341c:	ldr	pc, [ip, #2784]!	; 0xae0

00003420 <__fprintf_chk@plt>:
    3420:	add	ip, pc, #0, 12
    3424:	add	ip, ip, #143360	; 0x23000
    3428:	ldr	pc, [ip, #2776]!	; 0xad8

0000342c <gcry_xstrdup@plt>:
    342c:			; <UNDEFINED> instruction: 0xe7fd4778
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #143360	; 0x23000
    3438:	ldr	pc, [ip, #2764]!	; 0xacc

0000343c <access@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #143360	; 0x23000
    3444:	ldr	pc, [ip, #2756]!	; 0xac4

00003448 <gcry_realloc@plt>:
    3448:	add	ip, pc, #0, 12
    344c:	add	ip, ip, #143360	; 0x23000
    3450:	ldr	pc, [ip, #2748]!	; 0xabc

00003454 <gpgrt_fputs@plt>:
    3454:			; <UNDEFINED> instruction: 0xe7fd4778
    3458:	add	ip, pc, #0, 12
    345c:	add	ip, ip, #143360	; 0x23000
    3460:	ldr	pc, [ip, #2736]!	; 0xab0

00003464 <pipe@plt>:
    3464:	add	ip, pc, #0, 12
    3468:	add	ip, ip, #143360	; 0x23000
    346c:	ldr	pc, [ip, #2728]!	; 0xaa8

00003470 <gpgrt_snprintf@plt>:
    3470:	add	ip, pc, #0, 12
    3474:	add	ip, ip, #143360	; 0x23000
    3478:	ldr	pc, [ip, #2720]!	; 0xaa0

0000347c <fcntl64@plt>:
    347c:	add	ip, pc, #0, 12
    3480:	add	ip, ip, #143360	; 0x23000
    3484:	ldr	pc, [ip, #2712]!	; 0xa98

00003488 <gcry_md_hash_buffer@plt>:
    3488:	add	ip, pc, #0, 12
    348c:	add	ip, ip, #143360	; 0x23000
    3490:	ldr	pc, [ip, #2704]!	; 0xa90

00003494 <setlocale@plt>:
    3494:	add	ip, pc, #0, 12
    3498:	add	ip, ip, #143360	; 0x23000
    349c:	ldr	pc, [ip, #2696]!	; 0xa88

000034a0 <sigemptyset@plt>:
    34a0:	add	ip, pc, #0, 12
    34a4:	add	ip, ip, #143360	; 0x23000
    34a8:	ldr	pc, [ip, #2688]!	; 0xa80

000034ac <fork@plt>:
    34ac:	add	ip, pc, #0, 12
    34b0:	add	ip, ip, #143360	; 0x23000
    34b4:	ldr	pc, [ip, #2680]!	; 0xa78

000034b8 <putenv@plt>:
    34b8:	add	ip, pc, #0, 12
    34bc:	add	ip, ip, #143360	; 0x23000
    34c0:	ldr	pc, [ip, #2672]!	; 0xa70

000034c4 <__explicit_bzero_chk@plt>:
    34c4:			; <UNDEFINED> instruction: 0xe7fd4778
    34c8:	add	ip, pc, #0, 12
    34cc:	add	ip, ip, #143360	; 0x23000
    34d0:	ldr	pc, [ip, #2660]!	; 0xa64

000034d4 <strrchr@plt>:
    34d4:	add	ip, pc, #0, 12
    34d8:	add	ip, ip, #143360	; 0x23000
    34dc:	ldr	pc, [ip, #2652]!	; 0xa5c

000034e0 <nl_langinfo@plt>:
    34e0:	add	ip, pc, #0, 12
    34e4:	add	ip, ip, #143360	; 0x23000
    34e8:	ldr	pc, [ip, #2644]!	; 0xa54

000034ec <gpg_err_set_errno@plt>:
    34ec:			; <UNDEFINED> instruction: 0xe7fd4778
    34f0:	add	ip, pc, #0, 12
    34f4:	add	ip, ip, #143360	; 0x23000
    34f8:	ldr	pc, [ip, #2632]!	; 0xa48

000034fc <readdir64@plt>:
    34fc:	add	ip, pc, #0, 12
    3500:	add	ip, ip, #143360	; 0x23000
    3504:	ldr	pc, [ip, #2624]!	; 0xa40

00003508 <timegm@plt>:
    3508:	add	ip, pc, #0, 12
    350c:	add	ip, ip, #143360	; 0x23000
    3510:	ldr	pc, [ip, #2616]!	; 0xa38

00003514 <getgroups@plt>:
    3514:	add	ip, pc, #0, 12
    3518:	add	ip, ip, #143360	; 0x23000
    351c:	ldr	pc, [ip, #2608]!	; 0xa30

00003520 <gpg_strerror@plt>:
    3520:	add	ip, pc, #0, 12
    3524:	add	ip, ip, #143360	; 0x23000
    3528:	ldr	pc, [ip, #2600]!	; 0xa28

0000352c <gpgrt_fopencookie@plt>:
    352c:	add	ip, pc, #0, 12
    3530:	add	ip, ip, #143360	; 0x23000
    3534:	ldr	pc, [ip, #2592]!	; 0xa20

00003538 <getsockname@plt>:
    3538:	add	ip, pc, #0, 12
    353c:	add	ip, ip, #143360	; 0x23000
    3540:	ldr	pc, [ip, #2584]!	; 0xa18

00003544 <gpg_err_init@plt>:
    3544:	add	ip, pc, #0, 12
    3548:	add	ip, ip, #143360	; 0x23000
    354c:	ldr	pc, [ip, #2576]!	; 0xa10

00003550 <remove@plt>:
    3550:			; <UNDEFINED> instruction: 0xe7fd4778
    3554:	add	ip, pc, #0, 12
    3558:	add	ip, ip, #143360	; 0x23000
    355c:	ldr	pc, [ip, #2564]!	; 0xa04

00003560 <gcry_create_nonce@plt>:
    3560:	add	ip, pc, #0, 12
    3564:	add	ip, ip, #143360	; 0x23000
    3568:	ldr	pc, [ip, #2556]!	; 0x9fc

0000356c <gcry_control@plt>:
    356c:	add	ip, pc, #0, 12
    3570:	add	ip, ip, #143360	; 0x23000
    3574:	ldr	pc, [ip, #2548]!	; 0x9f4

00003578 <strpbrk@plt>:
    3578:	add	ip, pc, #0, 12
    357c:	add	ip, ip, #143360	; 0x23000
    3580:	ldr	pc, [ip, #2540]!	; 0x9ec

00003584 <socket@plt>:
    3584:	add	ip, pc, #0, 12
    3588:	add	ip, ip, #143360	; 0x23000
    358c:	ldr	pc, [ip, #2532]!	; 0x9e4

00003590 <gpgrt_fprintf@plt>:
    3590:	add	ip, pc, #0, 12
    3594:	add	ip, ip, #143360	; 0x23000
    3598:	ldr	pc, [ip, #2524]!	; 0x9dc

0000359c <bindtextdomain@plt>:
    359c:	add	ip, pc, #0, 12
    35a0:	add	ip, ip, #143360	; 0x23000
    35a4:	ldr	pc, [ip, #2516]!	; 0x9d4

000035a8 <gcry_xcalloc@plt>:
    35a8:	add	ip, pc, #0, 12
    35ac:	add	ip, ip, #143360	; 0x23000
    35b0:	ldr	pc, [ip, #2508]!	; 0x9cc

000035b4 <chmod@plt>:
    35b4:			; <UNDEFINED> instruction: 0xe7fd4778
    35b8:	add	ip, pc, #0, 12
    35bc:	add	ip, ip, #143360	; 0x23000
    35c0:	ldr	pc, [ip, #2496]!	; 0x9c0

000035c4 <__xstat64@plt>:
    35c4:	add	ip, pc, #0, 12
    35c8:	add	ip, ip, #143360	; 0x23000
    35cc:	ldr	pc, [ip, #2488]!	; 0x9b8

000035d0 <isatty@plt>:
    35d0:	add	ip, pc, #0, 12
    35d4:	add	ip, ip, #143360	; 0x23000
    35d8:	ldr	pc, [ip, #2480]!	; 0x9b0

000035dc <unsetenv@plt>:
    35dc:			; <UNDEFINED> instruction: 0xe7fd4778
    35e0:	add	ip, pc, #0, 12
    35e4:	add	ip, ip, #143360	; 0x23000
    35e8:	ldr	pc, [ip, #2468]!	; 0x9a4

000035ec <fputs@plt>:
    35ec:	add	ip, pc, #0, 12
    35f0:	add	ip, ip, #143360	; 0x23000
    35f4:	ldr	pc, [ip, #2460]!	; 0x99c

000035f8 <strncmp@plt>:
    35f8:	add	ip, pc, #0, 12
    35fc:	add	ip, ip, #143360	; 0x23000
    3600:	ldr	pc, [ip, #2452]!	; 0x994

00003604 <abort@plt>:
    3604:	add	ip, pc, #0, 12
    3608:	add	ip, ip, #143360	; 0x23000
    360c:	ldr	pc, [ip, #2444]!	; 0x98c

00003610 <getc@plt>:
    3610:	add	ip, pc, #0, 12
    3614:	add	ip, ip, #143360	; 0x23000
    3618:	ldr	pc, [ip, #2436]!	; 0x984

0000361c <gpgrt_fileno@plt>:
    361c:			; <UNDEFINED> instruction: 0xe7fd4778
    3620:	add	ip, pc, #0, 12
    3624:	add	ip, ip, #143360	; 0x23000
    3628:	ldr	pc, [ip, #2424]!	; 0x978

0000362c <close@plt>:
    362c:	add	ip, pc, #0, 12
    3630:	add	ip, ip, #143360	; 0x23000
    3634:	ldr	pc, [ip, #2416]!	; 0x970

00003638 <gcry_strdup@plt>:
    3638:			; <UNDEFINED> instruction: 0xe7fd4778
    363c:	add	ip, pc, #0, 12
    3640:	add	ip, ip, #143360	; 0x23000
    3644:	ldr	pc, [ip, #2404]!	; 0x964

00003648 <connect@plt>:
    3648:	add	ip, pc, #0, 12
    364c:	add	ip, ip, #143360	; 0x23000
    3650:	ldr	pc, [ip, #2396]!	; 0x95c

00003654 <closedir@plt>:
    3654:	add	ip, pc, #0, 12
    3658:	add	ip, ip, #143360	; 0x23000
    365c:	ldr	pc, [ip, #2388]!	; 0x954

00003660 <getgrgid@plt>:
    3660:	add	ip, pc, #0, 12
    3664:	add	ip, ip, #143360	; 0x23000
    3668:	ldr	pc, [ip, #2380]!	; 0x94c

0000366c <__assert_fail@plt>:
    366c:	add	ip, pc, #0, 12
    3670:	add	ip, ip, #143360	; 0x23000
    3674:	ldr	pc, [ip, #2372]!	; 0x944

Disassembly of section .text:

00003678 <.text>:
    3678:	svcmi	0x00f0e92d
    367c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3680:	blhi	13eb3c <__assert_fail@plt+0x13b4d0>
    3684:			; <UNDEFINED> instruction: 0xf8df4647
    3688:	strbmi	r2, [r6], -ip, ror #23
    368c:	blcc	ffa41a10 <__assert_fail@plt+0xffa3e3a4>
    3690:			; <UNDEFINED> instruction: 0xf8df447a
    3694:	adcslt	r4, r3, r8, ror #23
    3698:	blpl	ff941a1c <__assert_fail@plt+0xff93e3b0>
    369c:			; <UNDEFINED> instruction: 0xf10d447c
    36a0:	tstls	lr, ip, lsr r9
    36a4:	beq	153fae0 <__assert_fail@plt+0x153c474>
    36a8:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    36ac:	teqls	r1, #1769472	; 0x1b0000
    36b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36b4:			; <UNDEFINED> instruction: 0xf8cd900f
    36b8:			; <UNDEFINED> instruction: 0xf0098040
    36bc:	strtmi	pc, [r0], -r5, lsl #23
    36c0:	stc2l	0, cr15, [sl, #-36]	; 0xffffffdc
    36c4:	bleq	fef41a48 <__assert_fail@plt+0xfef3e3dc>
    36c8:			; <UNDEFINED> instruction: 0xf0084478
    36cc:	strtmi	pc, [r0], -fp, lsr #19
    36d0:			; <UNDEFINED> instruction: 0xf8df2101
    36d4:			; <UNDEFINED> instruction: 0xf0084bb4
    36d8:			; <UNDEFINED> instruction: 0xf005ffdd
    36dc:			; <UNDEFINED> instruction: 0x4640fa75
    36e0:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    36e4:	ldrbtmi	r4, [ip], #-1609	; 0xfffff9b7
    36e8:			; <UNDEFINED> instruction: 0xf0094642
    36ec:			; <UNDEFINED> instruction: 0xf001fb6f
    36f0:	movwcs	pc, #8039	; 0x1f67	; <UNPREDICTABLE>
    36f4:	subsls	pc, r4, sp, asr #17
    36f8:	tsthi	r6, #3358720	; 0x334000
    36fc:	blls	fe341a80 <__assert_fail@plt+0xfe33e414>
    3700:	blhi	fe341a84 <__assert_fail@plt+0xfe33e418>
    3704:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    3708:	ldrbmi	r2, [r3], -r0, lsl #4
    370c:			; <UNDEFINED> instruction: 0x46104611
    3710:			; <UNDEFINED> instruction: 0xf0079400
    3714:	stmdacs	r0, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3718:	addshi	pc, r3, r0
    371c:			; <UNDEFINED> instruction: 0xf5b29a19
    3720:	ldcle	15, cr7, [r0], #-8
    3724:	svcvc	0x00faf5b2
    3728:	bcs	c39ff0 <__assert_fail@plt+0xc36984>
    372c:	orrshi	pc, fp, r0
    3730:	bcs	2120f0 <__assert_fail@plt+0x20ea84>
    3734:	bcs	2397d8 <__assert_fail@plt+0x23616c>
    3738:	ldm	pc, {r0, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    373c:	ldmdane	lr, {r1, ip, sp, lr, pc}
    3740:	strcs	r1, [ip], #-548	; 0xfffffddc
    3744:	andeq	r2, r5, r4, lsr #8
    3748:	blcc	1241acc <__assert_fail@plt+0x123e460>
    374c:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    3750:	andsvs	r3, r3, r1, lsl #6
    3754:			; <UNDEFINED> instruction: 0xf8dfe7d8
    3758:	andcs	r3, r1, #60, 22	; 0xf000
    375c:	sbcsvs	r5, sl, fp, ror #17
    3760:			; <UNDEFINED> instruction: 0xf8dfe7d2
    3764:	andcs	r3, r1, #48, 22	; 0xc000
    3768:	subsvs	r5, sl, fp, ror #17
    376c:			; <UNDEFINED> instruction: 0xf8dfe7cc
    3770:	bls	6d2408 <__assert_fail@plt+0x6ced9c>
    3774:	cmpvs	sl, fp, ror #17
    3778:			; <UNDEFINED> instruction: 0xf8dfe7c6
    377c:	andcs	r3, r1, #24, 22	; 0x6000
    3780:	addsvs	r5, sl, fp, ror #17
    3784:	movwcs	lr, #10176	; 0x27c0
    3788:			; <UNDEFINED> instruction: 0xe7bd9318
    378c:	cfldrdvc	mvd15, [sl], #444	; 0x1bc
    3790:	tsteq	ip, r2, lsl #22
    3794:	vmul.i8	d2, d0, d3
    3798:	ldm	pc, {r0, r1, r3, r5, r7, r9, sl, pc}^	; <UNPREDICTABLE>
    379c:	stmdami	ip, {r0, ip, sp, lr, pc}^
    37a0:	subspl	r0, r0, ip, lsl #20
    37a4:	subspl	r5, r0, r0, asr r0
    37a8:	subspl	r5, r0, r0, asr r0
    37ac:	subspl	r5, r0, r0, asr r0
    37b0:	smlsdcs	r1, r0, r0, r5
    37b4:	ldmdals	fp, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
    37b8:			; <UNDEFINED> instruction: 0xf0092101
    37bc:			; <UNDEFINED> instruction: 0xf1b0fc8f
    37c0:			; <UNDEFINED> instruction: 0x46833fff
    37c4:	cmphi	r5, r0	; <UNPREDICTABLE>
    37c8:	ldrdcc	pc, [r0], -r9
    37cc:	umullsle	r4, fp, r8, r2
    37d0:	bcc	ff141b54 <__assert_fail@plt+0xff13e4e8>
    37d4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    37d8:	andcs	fp, r1, r2, asr r1
    37dc:			; <UNDEFINED> instruction: 0xf7ff9309
    37e0:	blls	27ed50 <__assert_fail@plt+0x27b6e4>
    37e4:	addmi	r6, r2, #1703936	; 0x1a0000
    37e8:	eorhi	pc, r8, #64	; 0x40
    37ec:	andsvs	r2, sl, r0, lsl #4
    37f0:	svceq	0x0001f1bb
    37f4:	andshi	pc, sl, #0
    37f8:	svceq	0x0002f1bb
    37fc:	andhi	pc, lr, #0
    3800:	bne	fe641b84 <__assert_fail@plt+0xfe63e518>
    3804:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    3808:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    380c:	bcc	fe441b90 <__assert_fail@plt+0xfe43e524>
    3810:	andsvs	r4, r8, fp, ror r4
    3814:	bcc	fe341b98 <__assert_fail@plt+0xfe33e52c>
    3818:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    381c:			; <UNDEFINED> instruction: 0xf0002b00
    3820:			; <UNDEFINED> instruction: 0xf8df863e
    3824:	ldrbtmi	r3, [fp], #-2692	; 0xfffff57c
    3828:	andlt	pc, r0, r3, asr #17
    382c:	ldmdals	fp, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3830:	blx	ffd3f860 <__assert_fail@plt+0xffd3c1f4>
    3834:	ldmdals	fp, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3838:			; <UNDEFINED> instruction: 0xf8c4f00a
    383c:	ldrmi	lr, [r6], -r4, ror #14
    3840:			; <UNDEFINED> instruction: 0xf008e762
    3844:			; <UNDEFINED> instruction: 0x4604fefb
    3848:			; <UNDEFINED> instruction: 0xf0402800
    384c:			; <UNDEFINED> instruction: 0xf8df8236
    3850:	blls	5ce168 <__assert_fail@plt+0x5caafc>
    3854:	vst2.32	{d5-d6}, [r3 :128]!
    3858:	stmdavs	sl!, {r7, r8, r9, ip, sp, lr}^
    385c:	bls	3d44b0 <__assert_fail@plt+0x3d0e44>
    3860:	bcs	37ce4 <__assert_fail@plt+0x34678>
    3864:			; <UNDEFINED> instruction: 0xf8dfdd1d
    3868:	ldrbtmi	r9, [r9], #2628	; 0xa44
    386c:	strcc	lr, [r1], #-2
    3870:	lfmle	f4, 4, [r6, #-648]	; 0xfffffd78
    3874:	b	13ea4b4 <__assert_fail@plt+0x13e6e48>
    3878:			; <UNDEFINED> instruction: 0xf8530884
    387c:	ldmdavc	r9, {r2, r5, ip, sp}
    3880:	mvnsle	r2, sp, lsr #18
    3884:	blcs	b619f8 <__assert_fail@plt+0xb5e38c>
    3888:	andcs	sp, r5, #1073741884	; 0x4000003c
    388c:	andcs	r4, r0, r9, asr #12
    3890:	bl	ff7c1894 <__assert_fail@plt+0xff7be228>
    3894:			; <UNDEFINED> instruction: 0xf8539b0e
    3898:			; <UNDEFINED> instruction: 0xf0081008
    389c:	bls	403830 <__assert_fail@plt+0x4001c4>
    38a0:			; <UNDEFINED> instruction: 0xb1bae7e5
    38a4:			; <UNDEFINED> instruction: 0xf5a6990e
    38a8:	stmdavs	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    38ac:	vqdmulh.s<illegal width 8>	d2, d0, d14
    38b0:	ldm	pc, {r3, r4, r9, sl, pc}^	; <UNPREDICTABLE>
    38b4:	tsteq	r9, r3, lsl r0	; <UNPREDICTABLE>
    38b8:	orreq	r0, r8, r8, lsl #3
    38bc:	andseq	r0, fp, #136, 2	; 0x22
    38c0:	sbceq	r0, lr, r0, asr #1
    38c4:	qaddeq	r0, r9, pc	; <UNPREDICTABLE>
    38c8:	andeq	r0, r6, #1610612736	; 0x60000000
    38cc:	rscseq	r0, r8, r9, lsl r1
    38d0:	eorseq	r0, ip, #38	; 0x26
    38d4:	mvnsvc	pc, #696254464	; 0x29800000
    38d8:	vqdmulh.s<illegal width 8>	d2, d0, d14
    38dc:	ldm	pc, {r1, r9, sl, pc}^	; <UNPREDICTABLE>
    38e0:	rscseq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
    38e4:			; <UNDEFINED> instruction: 0x01bd01bd
    38e8:	ldrheq	r0, [r4, #-29]	; 0xffffffe3
    38ec:	adcseq	r0, r7, r9, lsr #1
    38f0:	rscseq	r0, r9, r2, asr #32
    38f4:			; <UNDEFINED> instruction: 0x01bd01bd
    38f8:	rsceq	r0, r2, r3, lsl #2
    38fc:	cmneq	r2, pc
    3900:			; <UNDEFINED> instruction: 0xf04f2400
    3904:			; <UNDEFINED> instruction: 0xf00230ff
    3908:			; <UNDEFINED> instruction: 0x4620fcd7
    390c:	cdp2	0, 13, cr15, cr10, cr4, {0}
    3910:			; <UNDEFINED> instruction: 0xf0402800
    3914:	andcs	r8, r1, r9, ror #5
    3918:	ldc	7, cr15, [ip], #1020	; 0x3fc
    391c:	addmi	r9, r3, #16, 22	; 0x4000
    3920:	ldrmi	sp, [r8], -r5
    3924:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    3928:			; <UNDEFINED> instruction: 0xf0402800
    392c:	andcs	r8, r0, r1, asr #2
    3930:	cdp2	0, 8, cr15, cr4, cr8, {0}
    3934:	stmdacs	r0, {r2, r9, sl, lr}
    3938:	sbcshi	pc, r6, #64	; 0x40
    393c:	rsbcs	r4, r2, r1, lsl #12
    3940:			; <UNDEFINED> instruction: 0xff62f000
    3944:	stmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3948:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    394c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3950:	blls	c5d9c0 <__assert_fail@plt+0xc5a354>
    3954:			; <UNDEFINED> instruction: 0xf040405a
    3958:	strtmi	r8, [r0], -r2, asr #11
    395c:	ldc	0, cr11, [sp], #204	; 0xcc
    3960:	pop	{r2, r8, r9, fp, pc}
    3964:	strcs	r8, [r0], #-4080	; 0xfffff010
    3968:	vpmax.u8	d2, d0, d2
    396c:	blx	fed25020 <__assert_fail@plt+0xfed219b4>
    3970:	ldmdbeq	pc!, {r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3974:			; <UNDEFINED> instruction: 0xf0002c00
    3978:	ldmdage	r0, {r0, r2, r5, r7, r8, sl, pc}
    397c:	cdp2	0, 13, cr15, cr6, cr0, {0}
    3980:	andcc	lr, pc, #3620864	; 0x374000
    3984:	andls	r2, ip, #1024	; 0x400
    3988:	blls	3b38a0 <__assert_fail@plt+0x3b0234>
    398c:	movwcs	r6, #2143	; 0x85f
    3990:	stmib	sp, {r0, r1, r2, r5, r8, r9, ip, pc}^
    3994:	stmib	sp, {r0, r4, r8, r9, ip, sp}^
    3998:	stmib	sp, {r0, r2, r5, r8, r9, ip, sp}^
    399c:			; <UNDEFINED> instruction: 0x932a3328
    39a0:			; <UNDEFINED> instruction: 0x332de9cd
    39a4:			; <UNDEFINED> instruction: 0x332be9cd
    39a8:			; <UNDEFINED> instruction: 0x332fe9cd
    39ac:			; <UNDEFINED> instruction: 0xb1ab7823
    39b0:	nopeq	{35}	; 0x23
    39b4:	blcs	6526c0 <__assert_fail@plt+0x64f054>
    39b8:			; <UNDEFINED> instruction: 0x4622d810
    39bc:	svcvs	0x0001f812
    39c0:			; <UNDEFINED> instruction: 0xf0002e00
    39c4:			; <UNDEFINED> instruction: 0xf0268221
    39c8:	blcc	1044650 <__assert_fail@plt+0x1040fe4>
    39cc:	ldmible	r5!, {r0, r3, r4, r8, r9, fp, sp}^
    39d0:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    39d4:	ldmible	r1!, {r0, r3, r8, r9, fp, sp}^
    39d8:	rscle	r2, pc, pc, asr lr	; <UNPREDICTABLE>
    39dc:			; <UNDEFINED> instruction: 0xf04f2058
    39e0:			; <UNDEFINED> instruction: 0xf7ff0800
    39e4:	mcr	13, 0, lr, cr8, cr14, {4}
    39e8:			; <UNDEFINED> instruction: 0x46218a90
    39ec:			; <UNDEFINED> instruction: 0xf8cd46c1
    39f0:	strmi	r8, [r2], -r8, lsr #32
    39f4:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    39f8:			; <UNDEFINED> instruction: 0xf0084478
    39fc:			; <UNDEFINED> instruction: 0xf8cdff65
    3a00:			; <UNDEFINED> instruction: 0xf8cd8024
    3a04:	stmdals	r9, {r2, r3, r5, pc}
    3a08:	bl	1c1a0c <__assert_fail@plt+0x1be3a0>
    3a0c:			; <UNDEFINED> instruction: 0xf7ff980a
    3a10:	strbmi	lr, [r0], -r4, lsl #22
    3a14:	bl	41a18 <__assert_fail@plt+0x3e3ac>
    3a18:			; <UNDEFINED> instruction: 0xf7ff9811
    3a1c:			; <UNDEFINED> instruction: 0x4648eafe
    3a20:	bl	ff0c1a24 <__assert_fail@plt+0xff0be3b8>
    3a24:	beq	fe43f28c <__assert_fail@plt+0xfe43bc20>
    3a28:	b	ffdc1a2c <__assert_fail@plt+0xffdbe3c0>
    3a2c:			; <UNDEFINED> instruction: 0xf7ff980b
    3a30:			; <UNDEFINED> instruction: 0xe770eaf4
    3a34:	ldmdage	r0, {sl, sp}
    3a38:	cdp2	0, 7, cr15, cr8, cr0, {0}
    3a3c:	ldrmi	r2, [r1], -r0, lsl #4
    3a40:	strtmi	r4, [r0], -r3, lsl #12
    3a44:			; <UNDEFINED> instruction: 0xf942f004
    3a48:			; <UNDEFINED> instruction: 0xf43f2800
    3a4c:	sub	sl, fp, #100, 30	; 0x190
    3a50:	movwcs	r2, #1024	; 0x400
    3a54:	ldrmi	r4, [sl], -r0, lsr #12
    3a58:			; <UNDEFINED> instruction: 0xf0044619
    3a5c:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    3a60:	svcge	0x0059f43f
    3a64:			; <UNDEFINED> instruction: 0xf8dfe240
    3a68:	andcs	r3, r1, #44, 16	; 0x2c0000
    3a6c:	tstvs	sl, fp, ror #17
    3a70:			; <UNDEFINED> instruction: 0xf8d8e64a
    3a74:	blcs	fa7c <__assert_fail@plt+0xc410>
    3a78:	mcrge	4, 2, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    3a7c:			; <UNDEFINED> instruction: 0xf7ff2001
    3a80:			; <UNDEFINED> instruction: 0xf8d8ec0a
    3a84:	addmi	r3, r3, #0
    3a88:	andcs	sp, r2, r9
    3a8c:	stc	7, cr15, [r2], {255}	; 0xff
    3a90:	ldrdcc	pc, [r0], -r8
    3a94:	andle	r4, r2, r3, lsl #5
    3a98:			; <UNDEFINED> instruction: 0xf7ff4618
    3a9c:	movwcs	lr, #2950	; 0xb86
    3aa0:	andcc	pc, r0, r8, asr #17
    3aa4:	ldmdbge	r4, {r4, r5, r9, sl, sp, lr, pc}
    3aa8:			; <UNDEFINED> instruction: 0xf0092001
    3aac:	blls	543a18 <__assert_fail@plt+0x5403ac>
    3ab0:			; <UNDEFINED> instruction: 0x4604061b
    3ab4:	mvnhi	pc, r0, lsl #2
    3ab8:	cdpcs	8, 0, cr6, cr0, cr14, {5}
    3abc:	orrhi	pc, r4, r0
    3ac0:			; <UNDEFINED> instruction: 0xf7ff4620
    3ac4:	str	lr, [r6, -sl, lsr #21]!
    3ac8:			; <UNDEFINED> instruction: 0xf000a810
    3acc:			; <UNDEFINED> instruction: 0xf002fe2f
    3ad0:			; <UNDEFINED> instruction: 0xe720fb51
    3ad4:			; <UNDEFINED> instruction: 0xf000a810
    3ad8:	ldmib	sp, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
    3adc:	tstlt	r1, pc
    3ae0:			; <UNDEFINED> instruction: 0xf000990e
    3ae4:			; <UNDEFINED> instruction: 0xe716fdbb
    3ae8:			; <UNDEFINED> instruction: 0xf00aae14
    3aec:	andcs	pc, r1, r5, lsl r9	; <UNPREDICTABLE>
    3af0:			; <UNDEFINED> instruction: 0xf0094631
    3af4:	bls	5439d0 <__assert_fail@plt+0x540364>
    3af8:			; <UNDEFINED> instruction: 0x46040657
    3afc:	stmiavs	fp!, {r1, r4, r8, sl, ip, lr, pc}
    3b00:			; <UNDEFINED> instruction: 0xf8dfb983
    3b04:	ldrbtmi	r1, [r9], #-1972	; 0xfffff84c
    3b08:	mcrr2	0, 0, pc, r8, cr9	; <UNPREDICTABLE>
    3b0c:			; <UNDEFINED> instruction: 0xf0402800
    3b10:			; <UNDEFINED> instruction: 0x4620835a
    3b14:	b	fe041b18 <__assert_fail@plt+0xfe03e4ac>
    3b18:	andcs	r4, r1, r1, lsr r6
    3b1c:			; <UNDEFINED> instruction: 0xffa0f009
    3b20:			; <UNDEFINED> instruction: 0x46049a14
    3b24:			; <UNDEFINED> instruction: 0xf022682b
    3b28:	stmiavs	r9!, {r5, r9}
    3b2c:	tstmi	r3, #738197504	; 0x2c000000
    3b30:			; <UNDEFINED> instruction: 0xf8dfd0c6
    3b34:	strtmi	r0, [r1], -r8, lsl #15
    3b38:			; <UNDEFINED> instruction: 0xf0084478
    3b3c:	bls	543590 <__assert_fail@plt+0x53ff24>
    3b40:			; <UNDEFINED> instruction: 0xf10007d6
    3b44:			; <UNDEFINED> instruction: 0x0790813a
    3b48:	teqhi	r0, r0, lsl #2	; <UNPREDICTABLE>
    3b4c:			; <UNDEFINED> instruction: 0xf1000751
    3b50:	ldreq	r8, [r3, -r6, lsr #2]
    3b54:	tsthi	ip, r0, lsl #2	; <UNPREDICTABLE>
    3b58:			; <UNDEFINED> instruction: 0xf10006d7
    3b5c:			; <UNDEFINED> instruction: 0x06968112
    3b60:	mrshi	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    3b64:			; <UNDEFINED> instruction: 0xf1000650
    3b68:			; <UNDEFINED> instruction: 0x061180fe
    3b6c:	rscshi	pc, r4, r0, lsl #2
    3b70:	nopeq	{50}	; 0x32
    3b74:	stmiavs	r9!, {r2, r5, r7, ip, lr, pc}
    3b78:			; <UNDEFINED> instruction: 0xd1a12900
    3b7c:			; <UNDEFINED> instruction: 0x2740f8df
    3b80:	ldrbtmi	r2, [sl], #-1
    3b84:			; <UNDEFINED> instruction: 0xf846f001
    3b88:			; <UNDEFINED> instruction: 0xf04fe79a
    3b8c:			; <UNDEFINED> instruction: 0xf00230ff
    3b90:	movwcs	pc, #2963	; 0xb93	; <UNPREDICTABLE>
    3b94:	ldrmi	r2, [r8], -r1, lsl #4
    3b98:			; <UNDEFINED> instruction: 0xf0044611
    3b9c:	stmdacs	r0, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
    3ba0:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
    3ba4:			; <UNDEFINED> instruction: 0xf04fe1a0
    3ba8:			; <UNDEFINED> instruction: 0xf00130ff
    3bac:	ssat	pc, #19, r5, lsl #27	; <UNPREDICTABLE>
    3bb0:	bl	ff4c1bb4 <__assert_fail@plt+0xff4be548>
    3bb4:			; <UNDEFINED> instruction: 0x270cf8df
    3bb8:	ldrbtmi	r6, [sl], #-2411	; 0xfffff695
    3bbc:	andcs	r6, r1, r1, lsl #16
    3bc0:			; <UNDEFINED> instruction: 0xf828f001
    3bc4:	stccs	6, cr14, [r0], {179}	; 0xb3
    3bc8:	strtmi	sp, [r0], -r8, asr #32
    3bcc:	blx	ff7bfbdc <__assert_fail@plt+0xff7bc570>
    3bd0:	vmull.p8	<illegal reg q8.5>, d0, d7
    3bd4:	vqshl.s8	q12, q8, q0
    3bd8:	addsmi	r1, lr, #-201326589	; 0xf4000003
    3bdc:	cmphi	r2, r0	; <UNPREDICTABLE>
    3be0:	blx	1abfbf2 <__assert_fail@plt+0x1abc586>
    3be4:	ldrmi	r2, [sl], -r0, lsl #6
    3be8:	tstcs	r1, r8, lsl r6
    3bec:			; <UNDEFINED> instruction: 0xf86ef004
    3bf0:	stmdacs	r0, {r2, r9, sl, lr}
    3bf4:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
    3bf8:	mvnsne	pc, #64, 4
    3bfc:			; <UNDEFINED> instruction: 0xf000429e
    3c00:			; <UNDEFINED> instruction: 0xf7ff80fb
    3c04:	andls	lr, r9, r8, asr #22
    3c08:			; <UNDEFINED> instruction: 0xf000a810
    3c0c:	stmdbls	r9, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    3c10:	strmi	r4, [r2], -r3, lsr #12
    3c14:			; <UNDEFINED> instruction: 0xf0024638
    3c18:	ldrbt	pc, [ip], -r9, ror #30	; <UNPREDICTABLE>
    3c1c:			; <UNDEFINED> instruction: 0xf7ff4658
    3c20:			; <UNDEFINED> instruction: 0xf8dfeb3a
    3c24:	ldrbtmi	r3, [fp], #-1700	; 0xfffff95c
    3c28:	ldrb	r6, [r3, #24]!
    3c2c:			; <UNDEFINED> instruction: 0xf7ff4658
    3c30:			; <UNDEFINED> instruction: 0xf8dfeb32
    3c34:	ldrbtmi	r3, [fp], #-1688	; 0xfffff968
    3c38:	strb	r6, [fp, #24]!
    3c3c:	movwls	r2, #36866	; 0x9002
    3c40:	bl	a41c44 <__assert_fail@plt+0xa3e5d8>
    3c44:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
    3c48:			; <UNDEFINED> instruction: 0xf43f4282
    3c4c:	ldrmi	sl, [r0], -pc, asr #27
    3c50:	b	feac1c54 <__assert_fail@plt+0xfeabe5e8>
    3c54:	andcs	r9, r0, #9216	; 0x2400
    3c58:	strb	r6, [r9, #26]
    3c5c:			; <UNDEFINED> instruction: 0xf7ff2002
    3c60:			; <UNDEFINED> instruction: 0xf8dfeb1a
    3c64:	andcs	r1, r5, #108, 12	; 0x6c00000
    3c68:			; <UNDEFINED> instruction: 0x46044479
    3c6c:			; <UNDEFINED> instruction: 0xf7ff2000
    3c70:			; <UNDEFINED> instruction: 0xf8dfe9f0
    3c74:	ldrbtmi	r2, [sl], #-1632	; 0xfffff9a0
    3c78:	strtmi	r4, [r0], -r1, lsl #12
    3c7c:	stc	7, cr15, [r8], {255}	; 0xff
    3c80:			; <UNDEFINED> instruction: 0xf7ff2002
    3c84:	strmi	lr, [r1], -r8, lsl #22
    3c88:			; <UNDEFINED> instruction: 0xf7ff200a
    3c8c:			; <UNDEFINED> instruction: 0xf8dfea82
    3c90:	andcs	r1, r5, #72, 12	; 0x4800000
    3c94:	andcs	r4, r0, r9, ror r4
    3c98:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c9c:	andcs	r4, r2, r4, lsl #12
    3ca0:	b	ffe41ca4 <__assert_fail@plt+0xffe3e638>
    3ca4:	strtmi	r4, [r0], -r1, lsl #12
    3ca8:	bl	ff5c1cac <__assert_fail@plt+0xff5be640>
    3cac:			; <UNDEFINED> instruction: 0xf7ff2002
    3cb0:			; <UNDEFINED> instruction: 0x4601eaf2
    3cb4:			; <UNDEFINED> instruction: 0xf7ff200a
    3cb8:	vpmax.s8	q15, q0, q14
    3cbc:			; <UNDEFINED> instruction: 0xf0004001
    3cc0:	stccs	13, cr15, [r0], {235}	; 0xeb
    3cc4:			; <UNDEFINED> instruction: 0xf8dfd0ca
    3cc8:			; <UNDEFINED> instruction: 0x46201614
    3ccc:			; <UNDEFINED> instruction: 0xf7ff4479
    3cd0:	stmdacs	r0, {r3, r4, r8, fp, sp, lr, pc}
    3cd4:	rschi	pc, r5, r0, asr #32
    3cd8:	movwcs	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    3cdc:			; <UNDEFINED> instruction: 0xf04f429e
    3ce0:			; <UNDEFINED> instruction: 0xf00030ff
    3ce4:			; <UNDEFINED> instruction: 0xf00181b2
    3ce8:			; <UNDEFINED> instruction: 0xe614fc71
    3cec:			; <UNDEFINED> instruction: 0xf43f2c00
    3cf0:	andcs	sl, r2, ip, asr #30
    3cf4:	b	ff3c1cf8 <__assert_fail@plt+0xff3be68c>
    3cf8:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3cfc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d00:	andcs	r4, r0, r4, lsl #12
    3d04:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d08:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    3d0c:			; <UNDEFINED> instruction: 0x4601447a
    3d10:			; <UNDEFINED> instruction: 0xf7ff4620
    3d14:	andcs	lr, r2, lr, lsr ip
    3d18:	b	fef41d1c <__assert_fail@plt+0xfef3e6b0>
    3d1c:	andcs	r4, sl, r1, lsl #12
    3d20:	b	dc1d24 <__assert_fail@plt+0xdbe6b8>
    3d24:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    3d28:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d2c:	stccs	7, cr14, [r0], {179}	; 0xb3
    3d30:	svcge	0x0039f43f
    3d34:	ldrne	pc, [r4, #2271]!	; 0x8df
    3d38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3d3c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d40:			; <UNDEFINED> instruction: 0xf43f2800
    3d44:	qasxmi	sl, r0, r0
    3d48:	blx	83fd58 <__assert_fail@plt+0x83c6ec>
    3d4c:	vmlal.s8	q9, d0, d0
    3d50:			; <UNDEFINED> instruction: 0xf001838d
    3d54:	ldrb	pc, [lr, #3265]	; 0xcc1	; <UNPREDICTABLE>
    3d58:	ldreq	pc, [r4, #2271]	; 0x8df
    3d5c:			; <UNDEFINED> instruction: 0xf0084478
    3d60:	bls	54336c <__assert_fail@plt+0x53fd00>
    3d64:			; <UNDEFINED> instruction: 0xf8dfe704
    3d68:	ldrbtmi	r0, [r8], #-1420	; 0xfffffa74
    3d6c:	ldc2l	0, cr15, [sl, #-32]!	; 0xffffffe0
    3d70:	usat	r9, #26, r4, lsl #20
    3d74:	streq	pc, [r0, #2271]	; 0x8df
    3d78:			; <UNDEFINED> instruction: 0xf0084478
    3d7c:	bls	543350 <__assert_fail@plt+0x53fce4>
    3d80:			; <UNDEFINED> instruction: 0xf8dfe6f0
    3d84:	ldrbtmi	r0, [r8], #-1400	; 0xfffffa88
    3d88:	stc2l	0, cr15, [ip, #-32]!	; 0xffffffe0
    3d8c:	usat	r9, #6, r4, lsl #20
    3d90:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3d94:			; <UNDEFINED> instruction: 0xf0084478
    3d98:	bls	543334 <__assert_fail@plt+0x53fcc8>
    3d9c:			; <UNDEFINED> instruction: 0xf8dfe6dc
    3da0:	ldrbtmi	r0, [r8], #-1380	; 0xfffffa9c
    3da4:	ldc2l	0, cr15, [lr, #-32]	; 0xffffffe0
    3da8:			; <UNDEFINED> instruction: 0xe6d29a14
    3dac:	ldrbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3db0:			; <UNDEFINED> instruction: 0xf0084478
    3db4:	bls	543318 <__assert_fail@plt+0x53fcac>
    3db8:			; <UNDEFINED> instruction: 0xf8dfe6c8
    3dbc:	ldrbtmi	r0, [r8], #-1360	; 0xfffffab0
    3dc0:	ldc2l	0, cr15, [r0, #-32]	; 0xffffffe0
    3dc4:	ssat	r9, #31, r4, lsl #20
    3dc8:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dcc:			; <UNDEFINED> instruction: 0xf43f2800
    3dd0:			; <UNDEFINED> instruction: 0xf7ffae77
    3dd4:	strmi	lr, [r7], -r4, lsr #21
    3dd8:			; <UNDEFINED> instruction: 0xf0402800
    3ddc:	ldrtmi	r8, [r8], -r3, lsl #4
    3de0:	bl	fe7c1de4 <__assert_fail@plt+0xfe7be778>
    3de4:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    3de8:	tstcs	r0, r3, lsr #12
    3dec:	andls	r4, r0, sl, ror r4
    3df0:			; <UNDEFINED> instruction: 0xf0002001
    3df4:	strbt	pc, [r3], -pc, lsl #30	; <UNPREDICTABLE>
    3df8:			; <UNDEFINED> instruction: 0xf000a810
    3dfc:			; <UNDEFINED> instruction: 0x4601fc97
    3e00:			; <UNDEFINED> instruction: 0xf0024638
    3e04:	str	pc, [r6, #2539]	; 0x9eb
    3e08:	strne	pc, [r8, #-2271]	; 0xfffff721
    3e0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3e10:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e14:	bllt	61581c <__assert_fail@plt+0x6121b0>
    3e18:			; <UNDEFINED> instruction: 0xf0002f00
    3e1c:			; <UNDEFINED> instruction: 0xf8df81bb
    3e20:			; <UNDEFINED> instruction: 0xf8cd34f8
    3e24:	ldrbtmi	r8, [fp], #-44	; 0xffffffd4
    3e28:	bcc	43f654 <__assert_fail@plt+0x43bfe8>
    3e2c:			; <UNDEFINED> instruction: 0x4638213a
    3e30:	b	19c1e34 <__assert_fail@plt+0x19be7c8>
    3e34:	subsle	r2, sl, r0, lsl #16
    3e38:			; <UNDEFINED> instruction: 0xf04f202d
    3e3c:			; <UNDEFINED> instruction: 0xf7ff0800
    3e40:			; <UNDEFINED> instruction: 0x4639eb70
    3e44:	eorhi	pc, r8, sp, asr #17
    3e48:	bhi	fe43f670 <__assert_fail@plt+0xfe43c004>
    3e4c:	strmi	r4, [r2], -r1, asr #13
    3e50:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3e54:			; <UNDEFINED> instruction: 0xf0084478
    3e58:			; <UNDEFINED> instruction: 0xf8cdfd37
    3e5c:	ldrb	r8, [r2, #36]	; 0x24
    3e60:	ldrthi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3e64:	ldrbtmi	r4, [r8], #1568	; 0x620
    3e68:			; <UNDEFINED> instruction: 0xf7ff4641
    3e6c:	strbmi	lr, [r3], -sl, asr #16
    3e70:	svclt	0x00182800
    3e74:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx3
    3e78:	svccs	0x00003a10
    3e7c:	msrhi	SPSR_sx, r0
    3e80:	ldrb	r9, [r3, fp, lsl #12]
    3e84:			; <UNDEFINED> instruction: 0xf000a810
    3e88:	andcs	pc, r0, #20736	; 0x5100
    3e8c:	ldrtmi	r4, [r8], -r1, lsl #12
    3e90:			; <UNDEFINED> instruction: 0xff18f001
    3e94:			; <UNDEFINED> instruction: 0xf8dfe53f
    3e98:	ldrbtmi	r0, [r8], #-1164	; 0xfffffb74
    3e9c:	stc2l	0, cr15, [r2], #32
    3ea0:	strtmi	lr, [r0], -lr, lsl #12
    3ea4:			; <UNDEFINED> instruction: 0xf972f002
    3ea8:	vmull.p8	<illegal reg q8.5>, d0, d4
    3eac:	vhsub.s8	q12, q8, <illegal reg q4.5>
    3eb0:	addsmi	r2, lr, #201326592	; 0xc000000
    3eb4:	svcge	0x0017f47f
    3eb8:			; <UNDEFINED> instruction: 0xf852f002
    3ebc:	orrlt	r4, r7, r6, lsl #12
    3ec0:			; <UNDEFINED> instruction: 0xf0002c01
    3ec4:	sfmcs	f0, 1, [r4], {134}	; 0x86
    3ec8:	adcshi	pc, r3, #0
    3ecc:			; <UNDEFINED> instruction: 0x93232300
    3ed0:	movwcs	sl, #2064	; 0x810
    3ed4:			; <UNDEFINED> instruction: 0xf0009324
    3ed8:	ldmdals	r0, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    3edc:			; <UNDEFINED> instruction: 0xf000a923
    3ee0:	vmovcs.16	d16[0], pc
    3ee4:	cfldrsge	mvf15, [r7, #-252]	; 0xffffff04
    3ee8:			; <UNDEFINED> instruction: 0xf0002000
    3eec:			; <UNDEFINED> instruction: 0x4601fcd5
    3ef0:			; <UNDEFINED> instruction: 0xf0064638
    3ef4:			; <UNDEFINED> instruction: 0x4606f83b
    3ef8:	orrsle	r2, sp, r0, lsl #16
    3efc:	stc2	0, cr15, [lr, #36]	; 0x24
    3f00:	strtne	pc, [r4], #-2271	; 0xfffff721
    3f04:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    3f08:	mcrr2	0, 0, pc, r6, cr5	; <UNPREDICTABLE>
    3f0c:	ldrne	pc, [ip], #-2271	; 0xfffff721
    3f10:	mcr	4, 0, r4, cr8, cr9, {3}
    3f14:			; <UNDEFINED> instruction: 0xf7ff0a90
    3f18:	strmi	lr, [r1], r6, ror #20
    3f1c:			; <UNDEFINED> instruction: 0xf0002800
    3f20:	vst1.8	{d24-d27}, [pc :128], fp
    3f24:	tstls	r3, #0, 6
    3f28:			; <UNDEFINED> instruction: 0xf04fab12
    3f2c:			; <UNDEFINED> instruction: 0xf10d0800
    3f30:			; <UNDEFINED> instruction: 0xf10d0a4c
    3f34:	vmls.f64	d0, d8, d4
    3f38:	blmi	fff52780 <__assert_fail@plt+0xfff4f114>
    3f3c:	stmib	sp, {r1, r2, r6, r9, sl, lr}^
    3f40:	ldrbtmi	r8, [fp], #-2057	; 0xfffff7f7
    3f44:	bcc	fe43f770 <__assert_fail@plt+0xfe43c104>
    3f48:	ldrtmi	r4, [sp], -fp, lsr #12
    3f4c:	ldrmi	r4, [ip], -r7, lsr #12
    3f50:	mrc	6, 0, r4, cr8, cr3, {2}
    3f54:			; <UNDEFINED> instruction: 0x46592a10
    3f58:			; <UNDEFINED> instruction: 0xf7fe4648
    3f5c:	mcrne	15, 0, lr, cr3, cr4, {5}
    3f60:	ldmdals	r3, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, lr, pc}
    3f64:			; <UNDEFINED> instruction: 0xf0002800
    3f68:	blcc	642dc <__assert_fail@plt+0x60c70>
    3f6c:			; <UNDEFINED> instruction: 0x5cca9911
    3f70:	svclt	0x00182a0d
    3f74:	tstle	r2, sl, lsl #20
    3f78:	blcc	592b8 <__assert_fail@plt+0x55c4c>
    3f7c:	ldmdals	r1, {r1, r2, r4, r5, r6, r7, r9, ip, lr, pc}
    3f80:	andcs	sl, r2, #573440	; 0x8c000
    3f84:			; <UNDEFINED> instruction: 0xffb4f005
    3f88:	stmible	r1!, {r0, fp, sp}^
    3f8c:	ldmdavc	sl, {r0, r1, r5, r8, r9, fp, ip, pc}
    3f90:	sbcsle	r2, sp, r3, lsr #20
    3f94:	umullscs	pc, r4, sp, r8	; <UNPREDICTABLE>
    3f98:	stmibmi	r6!, {r1, r3, r6, r8, fp, ip, sp, pc}^
    3f9c:	movwls	r4, #54808	; 0xd618
    3fa0:			; <UNDEFINED> instruction: 0xf7fe4479
    3fa4:	blls	37fe64 <__assert_fail@plt+0x37c7f8>
    3fa8:			; <UNDEFINED> instruction: 0xf0002800
    3fac:			; <UNDEFINED> instruction: 0xf89d80ca
    3fb0:	stmdblt	sl, {r2, r5, r7, sp}^
    3fb4:	ldrmi	r4, [r8], -r0, ror #19
    3fb8:	ldrbtmi	r9, [r9], #-781	; 0xfffffcf3
    3fbc:	svc	0x00a0f7fe
    3fc0:	stmdacs	r0, {r0, r2, r3, r8, r9, fp, ip, pc}
    3fc4:	sbcshi	pc, r5, r0
    3fc8:	cmpcs	pc, r8, lsl r6	; <UNPREDICTABLE>
    3fcc:	b	fe0c1fd0 <__assert_fail@plt+0xfe0be964>
    3fd0:	suble	r2, r0, r0, lsl #16
    3fd4:	tstls	r4, #17152	; 0x4300
    3fd8:	cdp	0, 1, cr7, cr9, cr6, {0}
    3fdc:	stmdals	r3!, {r4, r9, fp, ip}
    3fe0:	svc	0x008ef7fe
    3fe4:			; <UNDEFINED> instruction: 0xd1b32800
    3fe8:	vmov.32	r9, d9[0]
    3fec:			; <UNDEFINED> instruction: 0x46181a90
    3ff0:			; <UNDEFINED> instruction: 0xf7fe930d
    3ff4:	blls	27fe14 <__assert_fail@plt+0x27c7a8>
    3ff8:	blls	354c0c <__assert_fail@plt+0x3515a0>
    3ffc:	rschi	pc, sp, r0
    4000:	ldrmi	r4, [r8], -lr, asr #19
    4004:	ldrbtmi	r9, [r9], #-781	; 0xfffffcf3
    4008:	svc	0x007af7fe
    400c:	stmdblt	r0!, {r0, r2, r3, r8, r9, fp, ip, pc}
    4010:	umlalscs	pc, r4, sp, r8	; <UNPREDICTABLE>
    4014:			; <UNDEFINED> instruction: 0xf0002a00
    4018:	stmibmi	r9, {r0, r4, r6, r7, pc}^
    401c:	movwls	r4, #54808	; 0xd618
    4020:			; <UNDEFINED> instruction: 0xf7fe4479
    4024:	blls	2bfde4 <__assert_fail@plt+0x2bc778>
    4028:	blls	354c3c <__assert_fail@plt+0x3515d0>
    402c:	tsthi	fp, r0	; <UNPREDICTABLE>
    4030:	ldrmi	r4, [r8], -r4, asr #19
    4034:			; <UNDEFINED> instruction: 0xf7fe4479
    4038:	b	163fdd0 <__assert_fail@plt+0x163c764>
    403c:	orrle	r0, r7, r0, lsl #6
    4040:			; <UNDEFINED> instruction: 0xf7ff9824
    4044:			; <UNDEFINED> instruction: 0x4680e9f6
    4048:			; <UNDEFINED> instruction: 0xf001e782
    404c:	stmdacs	r0, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4050:	cfstrdge	mvd15, [r1], #-252	; 0xffffff04
    4054:	andsls	lr, r4, r8, asr #14
    4058:			; <UNDEFINED> instruction: 0x4623e77a
    405c:			; <UNDEFINED> instruction: 0x462f463c
    4060:			; <UNDEFINED> instruction: 0xf040461d
    4064:	strbmi	r8, [r8], -fp, lsl #1
    4068:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    406c:			; <UNDEFINED> instruction: 0xf0402800
    4070:			; <UNDEFINED> instruction: 0xf89d8085
    4074:	blcs	102cc <__assert_fail@plt+0xcc60>
    4078:	rschi	pc, r7, r0
    407c:	umlalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    4080:			; <UNDEFINED> instruction: 0xf0002b00
    4084:	blls	264414 <__assert_fail@plt+0x260da8>
    4088:			; <UNDEFINED> instruction: 0xf0002b00
    408c:	blls	2a488c <__assert_fail@plt+0x2a1220>
    4090:			; <UNDEFINED> instruction: 0xf0002b00
    4094:			; <UNDEFINED> instruction: 0xf7ff80ed
    4098:	ldmdbge	r4, {r2, r3, r5, r9, fp, sp, lr, pc}
    409c:	stmdals	sl, {r1, r3, r9, sp}
    40a0:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40a4:			; <UNDEFINED> instruction: 0xf7ff4606
    40a8:	stmdavs	r3, {r3, r4, r6, r8, fp, sp, lr, pc}
    40ac:			; <UNDEFINED> instruction: 0xf0402b00
    40b0:	blls	524434 <__assert_fail@plt+0x520dc8>
    40b4:	blcs	1ae2128 <__assert_fail@plt+0x1adeabc>
    40b8:	adcseq	fp, r6, #8, 30
    40bc:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    40c0:	ldrbmi	r2, [r8], -r0, lsl #2
    40c4:			; <UNDEFINED> instruction: 0xff52f005
    40c8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    40cc:	orrshi	pc, r7, r0, asr #32
    40d0:	svccs	0x00004639
    40d4:	bichi	pc, lr, r0
    40d8:			; <UNDEFINED> instruction: 0xf0054658
    40dc:	cdpne	15, 0, cr15, cr1, cr7, {2}
    40e0:	bicshi	pc, r0, r0
    40e4:	vmin.u8	q10, q0, <illegal reg q0.5>
    40e8:			; <UNDEFINED> instruction: 0xf04f81ca
    40ec:			; <UNDEFINED> instruction: 0xf1b80c75
    40f0:			; <UNDEFINED> instruction: 0xf0000f00
    40f4:	strbmi	r8, [r3], -r2, lsr #3
    40f8:	strtmi	r9, [r2], -r9, lsl #16
    40fc:	smlabtgt	r0, sp, r9, lr
    4100:	tstls	r5, sp, lsr #18
    4104:	tstls	r3, r9, lsr #18
    4108:	tstls	r2, r5, lsr #18
    410c:	movwls	r4, #31118	; 0x798e
    4110:	andls	r4, r4, fp, lsr r6
    4114:	stmdals	ip, {r0, r3, r4, r5, r6, sl, lr}
    4118:			; <UNDEFINED> instruction: 0xf7ff9606
    411c:	ldrbt	lr, [r2], #-2618	; 0xfffff5c6
    4120:	andcs	r4, r5, #2260992	; 0x228000
    4124:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
    4128:	svc	0x0092f7fe
    412c:	rsbcs	r4, r1, r4, lsl #12
    4130:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4134:	bne	fe43f99c <__assert_fail@plt+0xfe43c330>
    4138:	strtmi	r4, [r0], -r2, lsl #12
    413c:	blx	ff140166 <__assert_fail@plt+0xff13cafa>
    4140:	stmdbls	r4!, {r0, r5, r6, sl, sp, lr, pc}
    4144:			; <UNDEFINED> instruction: 0xf00aa825
    4148:	str	pc, [r1, -r7, ror #22]
    414c:	stc2l	0, cr15, [r6], #-36	; 0xffffffdc
    4150:			; <UNDEFINED> instruction: 0x463a497f
    4154:			; <UNDEFINED> instruction: 0xf0054479
    4158:	ldmdbmi	lr!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    415c:	mcr	4, 0, r4, cr8, cr9, {3}
    4160:			; <UNDEFINED> instruction: 0xf7ff0a90
    4164:	strmi	lr, [r1], r0, asr #18
    4168:			; <UNDEFINED> instruction: 0xf0002800
    416c:	smlsdls	fp, r4, r1, r8
    4170:	stmdbls	r4!, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    4174:			; <UNDEFINED> instruction: 0xf00aa829
    4178:	strbt	pc, [r9], pc, asr #22	; <UNPREDICTABLE>
    417c:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4180:	andcs	r4, r5, #1916928	; 0x1d4000
    4184:			; <UNDEFINED> instruction: 0x46064479
    4188:			; <UNDEFINED> instruction: 0xf7fe2000
    418c:	strmi	lr, [r4], -r2, ror #30
    4190:			; <UNDEFINED> instruction: 0xe7cdb2b0
    4194:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    4198:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    419c:	strmi	r2, [r7], -sp, lsr #2
    41a0:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41a4:	stmdacs	r0, {r2, r4, ip, pc}
    41a8:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    41ac:			; <UNDEFINED> instruction: 0xf8804b6c
    41b0:	ldrbtmi	r8, [fp], #-0
    41b4:	cdp	7, 0, cr9, cr9, cr11, {0}
    41b8:			; <UNDEFINED> instruction: 0xe6373a10
    41bc:	stmdage	sp!, {r2, r5, r8, fp, ip, pc}
    41c0:	blx	ac01f2 <__assert_fail@plt+0xabcb86>
    41c4:			; <UNDEFINED> instruction: 0xf7ffe6c4
    41c8:	bmi	19be4f0 <__assert_fail@plt+0x19bae84>
    41cc:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    41d0:	andcs	r6, r1, r1, lsl #16
    41d4:	ldc2	0, cr15, [lr, #-0]
    41d8:	stmdals	r4!, {r0, r1, r3, r4, r7, sl, sp, lr, pc}
    41dc:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41e0:	ldrt	r9, [r5], r9
    41e4:	vhsub.s8	d27, d24, d7
    41e8:	addsmi	r0, pc, #-2013265919	; 0x88000001
    41ec:	vhadd.s8	d29, d8, d4
    41f0:	addsmi	r0, pc, #-1946157056	; 0x8c000000
    41f4:	rscshi	pc, r1, r0, asr #32
    41f8:	ldrdls	pc, [ip, #-143]!	; 0xffffff71
    41fc:	ldrdge	pc, [ip, #-143]!	; 0xffffff71
    4200:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    4204:	blcs	142370 <__assert_fail@plt+0x13ed04>
    4208:	ldrbmi	r2, [r1], -r0, lsl #6
    420c:			; <UNDEFINED> instruction: 0xf0054620
    4210:	pkhbtmi	pc, r0, r5, lsl #26	; <UNPREDICTABLE>
    4214:			; <UNDEFINED> instruction: 0xf009b108
    4218:	strcc	pc, [r1], -r5, ror #16
    421c:			; <UNDEFINED> instruction: 0xf7fe4640
    4220:	mcrcs	14, 0, lr, cr6, cr12, {7}
    4224:	strtmi	sp, [r0], -lr, ror #3
    4228:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    422c:			; <UNDEFINED> instruction: 0xf43f2800
    4230:	ldrtmi	sl, [r8], -r7, asr #24
    4234:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4238:	strtmi	r4, [r3], -sp, asr #20
    423c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    4240:	andcs	r9, r1, r0
    4244:	stc2l	0, cr15, [r6]
    4248:	svccs	0x0000e43a
    424c:	rschi	pc, r0, r0
    4250:	smlatbls	r0, r1, r1, r2
    4254:	ldrtmi	r4, [fp], -r7, asr #18
    4258:	strtmi	r9, [r2], -ip, lsl #16
    425c:			; <UNDEFINED> instruction: 0xf7ff4479
    4260:			; <UNDEFINED> instruction: 0xf7ffe998
    4264:	stmdals	r4!, {r4, r6, r7, r8, r9, fp, ip, sp, pc}
    4268:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    426c:	strbt	r9, [pc], -sl
    4270:	str	r2, [r3, -r0, lsl #12]!
    4274:	muleq	r2, r4, r6
    4278:	andeq	r0, r0, r0, lsr #5
    427c:	andeq	lr, r0, r8, lsl #11
    4280:	andeq	r3, r2, sl, ror r6
    4284:	strheq	r1, [r0], -r5
    4288:	andeq	r3, r2, r2, lsr #18
    428c:	andeq	r3, r2, r0, lsl #18
    4290:	andeq	r5, r2, r6, asr ip
    4294:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4298:	andeq	r5, r2, r8, lsl #23
    429c:	andeq	lr, r0, lr, lsl #6
    42a0:	andeq	r5, r2, ip, asr #22
    42a4:	andeq	r5, r2, r4, asr #22
    42a8:	ldrdeq	r3, [r2], -lr
    42ac:	andeq	lr, r0, sl, ror #7
    42b0:	ldrdeq	r3, [r2], -r8
    42b4:	andeq	lr, r0, ip, lsr #6
    42b8:	andeq	lr, r0, lr, lsl #6
    42bc:	strdeq	lr, [r0], -r8
    42c0:	andeq	lr, r0, lr, ror #6
    42c4:	andeq	lr, r0, sl, asr #7
    42c8:	andeq	r5, r2, r6, lsr r7
    42cc:	andeq	r5, r2, r6, lsr #14
    42d0:	andeq	lr, r0, r4, lsl r0
    42d4:	andeq	sp, r0, lr, lsr #31
    42d8:	andeq	lr, r0, r0
    42dc:	strdeq	sp, [r0], -r8
    42e0:	andeq	sp, r0, lr, ror pc
    42e4:	andeq	sp, r0, r8, lsl pc
    42e8:			; <UNDEFINED> instruction: 0x0000dfbe
    42ec:	andeq	sp, r0, sl, lsl #31
    42f0:	andeq	lr, r0, r8, ror r1
    42f4:	andeq	lr, r0, r6, asr r1
    42f8:	andeq	lr, r0, r0, lsr r1
    42fc:	andeq	lr, r0, r2, lsl r1
    4300:	andeq	lr, r0, r8, ror #1
    4304:	andeq	lr, r0, r6, asr #1
    4308:	andeq	lr, r0, r4, lsr #1
    430c:	andeq	lr, r0, r6, lsl #1
    4310:	andeq	lr, r0, ip, asr r1
    4314:	andeq	lr, r0, sl, lsl #3
    4318:	andeq	sp, r0, lr, ror #27
    431c:	strdeq	sp, [r0], -r0
    4320:			; <UNDEFINED> instruction: 0x0000ddb6
    4324:	andeq	lr, r0, r6, ror r0
    4328:	muleq	r0, sl, r0
    432c:	andeq	r0, r1, r0, lsr #23
    4330:	andeq	r0, r1, lr, lsr #3
    4334:	andeq	sp, r0, ip, lsl #28
    4338:	strdeq	sp, [r0], -lr
    433c:			; <UNDEFINED> instruction: 0x0000ddbe
    4340:	andeq	sp, r0, ip, lsr #27
    4344:	andeq	sp, r0, r0, lsr #27
    4348:	ldrdeq	sp, [r0], -ip
    434c:	andeq	sp, r0, lr, ror #24
    4350:	andeq	sp, r0, ip, asr #28
    4354:	andeq	r0, r1, r4, asr r9
    4358:	andeq	sp, r0, r0, lsl ip
    435c:			; <UNDEFINED> instruction: 0x0000d9b6
    4360:	andeq	sp, r0, r2, ror #20
    4364:	andeq	sp, r0, lr, asr #24
    4368:	andeq	r2, r2, r0, lsl #13
    436c:	ldrdeq	r0, [r1], -r2
    4370:	andeq	sp, r0, sl, lsl #26
    4374:	andeq	sp, r0, ip, lsl #22
    4378:	svc	0x00d0f7fe
    437c:	ldmdbmi	pc, {r1, r2, r7, r9, ip, sp, pc}^	; <UNPREDICTABLE>
    4380:	stmdals	ip, {r0, r1, r3, r4, r5, r9, sl, lr}
    4384:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4388:			; <UNDEFINED> instruction: 0xf7ff9600
    438c:	vmla.i8	d30, d8, d2
    4390:	addsmi	r0, lr, #1140850689	; 0x44000001
    4394:	ldmdbmi	sl, {r1, r2, r6, ip, lr, pc}^
    4398:	andcs	r2, r0, r5, lsl #4
    439c:	sxtab16mi	r4, r0, r9, ror #8
    43a0:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    43a4:	strmi	r4, [r4], -r1, asr #13
    43a8:			; <UNDEFINED> instruction: 0xf7ff4630
    43ac:	mrc	8, 0, lr, cr8, cr10, {5}
    43b0:			; <UNDEFINED> instruction: 0xf8cd1a90
    43b4:	strmi	r8, [r2], -r8, lsr #32
    43b8:			; <UNDEFINED> instruction: 0xf0084620
    43bc:			; <UNDEFINED> instruction: 0xf8cdfa85
    43c0:			; <UNDEFINED> instruction: 0xf7ff8024
    43c4:	blmi	13f304c <__assert_fail@plt+0x13ef9e0>
    43c8:	ldrbtmi	r9, [fp], #-1803	; 0xfffff8f5
    43cc:	bcc	43fbf8 <__assert_fail@plt+0x43c58c>
    43d0:	blmi	137d888 <__assert_fail@plt+0x137a21c>
    43d4:			; <UNDEFINED> instruction: 0x9323447b
    43d8:	vqrshl.s8	q15, q13, q4
    43dc:	addsmi	r0, pc, #1140850689	; 0x44000001
    43e0:	cfldrdge	mvd15, [sp], #508	; 0x1fc
    43e4:			; <UNDEFINED> instruction: 0xf7ff4638
    43e8:	bmi	123e660 <__assert_fail@plt+0x123aff4>
    43ec:	ldrtmi	r4, [r1], -r3, lsr #12
    43f0:	andls	r4, r0, sl, ror r4
    43f4:			; <UNDEFINED> instruction: 0xf0004630
    43f8:			; <UNDEFINED> instruction: 0xf7fffc0d
    43fc:	teqcs	r7, r1, ror #22
    4400:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    4404:			; <UNDEFINED> instruction: 0xf47f2f00
    4408:	svcmi	0x0041ae72
    440c:			; <UNDEFINED> instruction: 0xe66e447f
    4410:	ldrbtmi	r4, [pc], #-3904	; 4418 <__assert_fail@plt+0xdac>
    4414:			; <UNDEFINED> instruction: 0xf7fee71c
    4418:	strls	lr, [fp, -r2, lsl #31]
    441c:	ldrbtmi	r4, [pc], #-3902	; 4424 <__assert_fail@plt+0xdb8>
    4420:	str	fp, [ip, r6, lsl #5]!
    4424:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4428:	stmdahi	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    442c:			; <UNDEFINED> instruction: 0xf7ff46c1
    4430:	blmi	eb2fe0 <__assert_fail@plt+0xeaf974>
    4434:			; <UNDEFINED> instruction: 0x9323447b
    4438:	blmi	e7d968 <__assert_fail@plt+0xe7a2fc>
    443c:			; <UNDEFINED> instruction: 0xe65b447b
    4440:	andcs	r4, r5, #56, 18	; 0xe0000
    4444:	andcs	r4, r0, r9, ror r4
    4448:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    444c:	andcs	r4, r2, r4, lsl #12
    4450:	svc	0x0020f7fe
    4454:	strtmi	r4, [r0], -r1, lsl #12
    4458:	svc	0x00fef7fe
    445c:			; <UNDEFINED> instruction: 0xf7fe2002
    4460:			; <UNDEFINED> instruction: 0x4601ef1a
    4464:			; <UNDEFINED> instruction: 0xf7fe200a
    4468:	ldr	lr, [sp, #-3732]!	; 0xfffff16c
    446c:	andcs	r4, r5, #753664	; 0xb8000
    4470:			; <UNDEFINED> instruction: 0xe7e84479
    4474:			; <UNDEFINED> instruction: 0xf04f4f2d
    4478:	ldrbtmi	r0, [pc], #-3117	; 4480 <__assert_fail@plt+0xe14>
    447c:			; <UNDEFINED> instruction: 0xf04fe637
    4480:	ldrt	r0, [r4], -lr, ror #24
    4484:	stcleq	0, cr15, [r3], #-316	; 0xfffffec4
    4488:	biclt	lr, r7, r1, lsr r6
    448c:	ldrtmi	r4, [fp], -r8, lsr #18
    4490:	strtmi	r9, [r2], -ip, lsl #16
    4494:			; <UNDEFINED> instruction: 0xf7ff4479
    4498:			; <UNDEFINED> instruction: 0xf7ffe87c
    449c:			; <UNDEFINED> instruction: 0xf7febab4
    44a0:	tstlt	r0, lr, lsr pc
    44a4:			; <UNDEFINED> instruction: 0xf7ffb280
    44a8:			; <UNDEFINED> instruction: 0x4659e83c
    44ac:	stmdami	r1!, {r1, r9, sl, lr}
    44b0:			; <UNDEFINED> instruction: 0xf0084478
    44b4:	stmdbmi	r0!, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
    44b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    44bc:	svcmi	0x001fe7c3
    44c0:			; <UNDEFINED> instruction: 0xe7e3447f
    44c4:			; <UNDEFINED> instruction: 0xf7fe2002
    44c8:	bmi	780068 <__assert_fail@plt+0x77c9fc>
    44cc:	ldrbtmi	r4, [sl], #-2333	; 0xfffff6e3
    44d0:			; <UNDEFINED> instruction: 0xf7ff4479
    44d4:	vtst.8	q15, q0, q7
    44d8:			; <UNDEFINED> instruction: 0xf0004001
    44dc:			; <UNDEFINED> instruction: 0xf7fef9dd
    44e0:	ldmdage	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    44e4:			; <UNDEFINED> instruction: 0xf922f000
    44e8:	blx	14c04f6 <__assert_fail@plt+0x14bce8a>
    44ec:	blt	5024f0 <__assert_fail@plt+0x4fee84>
    44f0:	andcs	r4, r0, #21504	; 0x5400
    44f4:	andsvs	r5, sl, fp, ror #17
    44f8:	stmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44fc:	andeq	sp, r0, r2, ror #19
    4500:	andeq	sp, r0, r0, ror #19
    4504:	andeq	sp, r0, sl, asr #16
    4508:	strdeq	sp, [r0], -r4
    450c:	andeq	sp, r0, r0, ror fp
    4510:	andeq	lr, r0, ip, ror sl
    4514:	andeq	lr, r0, r6, ror sl
    4518:	andeq	lr, r0, sl, ror #20
    451c:	andeq	sp, r0, r4, lsr #17
    4520:	andeq	lr, r0, ip, asr #20
    4524:	andeq	sp, r0, ip, ror #16
    4528:	andeq	sp, r0, r0, asr #16
    452c:	andeq	lr, r0, lr, lsl #20
    4530:	andeq	sp, r0, r8, asr #18
    4534:	andeq	sp, r0, ip, ror r7
    4538:	strdeq	sp, [r0], -r6
    453c:	andeq	lr, r0, r8, asr #19
    4540:	andeq	sp, r0, r6, asr r7
    4544:	andeq	sp, r0, ip, lsr #16
    4548:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    454c:	bleq	40690 <__assert_fail@plt+0x3d024>
    4550:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4554:	strbtmi	fp, [sl], -r2, lsl #24
    4558:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    455c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4560:	ldrmi	sl, [sl], #776	; 0x308
    4564:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4568:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    456c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4570:			; <UNDEFINED> instruction: 0xf85a4b06
    4574:	stmdami	r6, {r0, r1, ip, sp}
    4578:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    457c:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4580:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4584:	andeq	r2, r2, r4, lsr #15
    4588:	muleq	r0, r4, r2
    458c:			; <UNDEFINED> instruction: 0x000002b4
    4590:	andeq	r0, r0, r4, asr #5
    4594:	ldr	r3, [pc, #20]	; 45b0 <__assert_fail@plt+0xf44>
    4598:	ldr	r2, [pc, #20]	; 45b4 <__assert_fail@plt+0xf48>
    459c:	add	r3, pc, r3
    45a0:	ldr	r2, [r3, r2]
    45a4:	cmp	r2, #0
    45a8:	bxeq	lr
    45ac:	b	3260 <__gmon_start__@plt>
    45b0:	andeq	r2, r2, r4, lsl #15
    45b4:			; <UNDEFINED> instruction: 0x000002b0
    45b8:	blmi	1d65d8 <__assert_fail@plt+0x1d2f6c>
    45bc:	bmi	1d57a4 <__assert_fail@plt+0x1d2138>
    45c0:	addmi	r4, r3, #2063597568	; 0x7b000000
    45c4:	andle	r4, r3, sl, ror r4
    45c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    45cc:	ldrmi	fp, [r8, -r3, lsl #2]
    45d0:	svclt	0x00004770
    45d4:	muleq	r2, ip, sp
    45d8:	muleq	r2, r8, sp
    45dc:	andeq	r2, r2, r0, ror #14
    45e0:	muleq	r0, ip, r2
    45e4:	stmdbmi	r9, {r3, fp, lr}
    45e8:	bmi	2557d0 <__assert_fail@plt+0x252164>
    45ec:	bne	2557d8 <__assert_fail@plt+0x25216c>
    45f0:	svceq	0x00cb447a
    45f4:			; <UNDEFINED> instruction: 0x01a1eb03
    45f8:	andle	r1, r3, r9, asr #32
    45fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4600:	ldrmi	fp, [r8, -r3, lsl #2]
    4604:	svclt	0x00004770
    4608:	andeq	r4, r2, r0, ror sp
    460c:	andeq	r4, r2, ip, ror #26
    4610:	andeq	r2, r2, r4, lsr r7
    4614:	andeq	r0, r0, ip, asr #5
    4618:	blmi	2b1a40 <__assert_fail@plt+0x2ae3d4>
    461c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4620:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4624:	blmi	272bd8 <__assert_fail@plt+0x26f56c>
    4628:	ldrdlt	r5, [r3, -r3]!
    462c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4630:			; <UNDEFINED> instruction: 0xf7fe6818
    4634:			; <UNDEFINED> instruction: 0xf7ffec6c
    4638:	blmi	1c453c <__assert_fail@plt+0x1c0ed0>
    463c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4640:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4644:	andeq	r4, r2, sl, lsr sp
    4648:	andeq	r2, r2, r4, lsl #14
    464c:	muleq	r0, r8, r2
    4650:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    4654:	andeq	r4, r2, sl, lsl sp
    4658:	svclt	0x0000e7c4
    465c:	svcmi	0x00f0e92d
    4660:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    4664:			; <UNDEFINED> instruction: 0xf8df8b02
    4668:	bmi	b30930 <__assert_fail@plt+0xb2d2c4>
    466c:	ldrbtmi	r4, [fp], #2860	; 0xb2c
    4670:	addlt	r4, r5, ip, lsr #26
    4674:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    4678:	mvfe	f1, f1
    467c:			; <UNDEFINED> instruction: 0xf85b2a10
    4680:			; <UNDEFINED> instruction: 0xf1053003
    4684:	andls	r0, r2, #156, 4	; 0xc0000009
    4688:	stmiavs	pc!, {r3, r4, r7, r8, r9, sl, lr}	; <UNPREDICTABLE>
    468c:	smlawblt	pc, r0, r6, r4	; <UNPREDICTABLE>
    4690:	andcs	r4, r0, #59768832	; 0x3900000
    4694:			; <UNDEFINED> instruction: 0xf880f005
    4698:	strmi	r4, [r0], r7, lsl #12
    469c:	movtlt	r9, #47873	; 0xbb01
    46a0:	mvnslt	r6, r8, lsl r8
    46a4:	stcls	8, cr6, [r1], {46}	; 0x2e
    46a8:			; <UNDEFINED> instruction: 0xf854e002
    46ac:	biclt	r0, r0, r4, lsl #30
    46b0:			; <UNDEFINED> instruction: 0xf7fe4631
    46b4:	strmi	lr, [r2], r6, lsr #24
    46b8:	mvnsle	r2, r0, lsl #16
    46bc:	strbmi	r4, [r0], -r9, asr #12
    46c0:	mcr	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    46c4:			; <UNDEFINED> instruction: 0x46494b18
    46c8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    46cc:	blcs	1eb40 <__assert_fail@plt+0x1b4d4>
    46d0:	uadd16mi	fp, r0, r4
    46d4:			; <UNDEFINED> instruction: 0xf7fe200a
    46d8:			; <UNDEFINED> instruction: 0xf854ed5c
    46dc:	stmdacs	r0, {r2, r8, r9, sl, fp}
    46e0:	ldrtmi	sp, [r8], -r6, ror #3
    46e4:			; <UNDEFINED> instruction: 0xf7fe350c
    46e8:	blls	bf950 <__assert_fail@plt+0xbc2e4>
    46ec:	mulle	lr, sp, r2
    46f0:	strb	r6, [r9, fp, ror #16]
    46f4:	strbmi	r6, [r0], -sl, lsr #16
    46f8:			; <UNDEFINED> instruction: 0xf0019203
    46fc:	mrc	8, 0, APSR_nzcv, cr8, cr3, {3}
    4700:	bls	caf48 <__assert_fail@plt+0xc78dc>
    4704:	strbmi	r4, [r8], -r3, lsl #12
    4708:	svc	0x0042f7fe
    470c:	andlt	lr, r5, r9, ror #15
    4710:	blhi	bfa0c <__assert_fail@plt+0xbc3a0>
    4714:	svchi	0x00f0e8bd
    4718:			; <UNDEFINED> instruction: 0x000226b6
    471c:	muleq	r0, r8, r4
    4720:	andeq	r0, r0, r4, lsr #5
    4724:	andeq	r2, r2, r2, lsl #10
    4728:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    472c:			; <UNDEFINED> instruction: 0x4604b538
    4730:	blmi	3de738 <__assert_fail@plt+0x3db0cc>
    4734:	tstlt	r0, fp, ror r4
    4738:	bmi	3b3c20 <__assert_fail@plt+0x3b05b4>
    473c:	stmdbvs	r8!, {r0, r2, r3, r4, r7, fp, ip, lr}^
    4740:	stmdbmi	sp, {r3, r7, r8, ip, sp, pc}
    4744:			; <UNDEFINED> instruction: 0xf7fe4479
    4748:	eorvs	lr, r0, lr, asr #28
    474c:	mvnsle	r2, r0, lsl #16
    4750:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4754:	stmdbvs	fp!, {r0, r3, r9, fp, lr}^
    4758:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    475c:			; <UNDEFINED> instruction: 0xf0002001
    4760:	stmdavs	r0!, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    4764:	andcs	fp, r1, r8, lsr sp
    4768:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    476c:	ldclt	0, cr6, [r8, #-128]!	; 0xffffff80
    4770:	strdeq	r2, [r2], -r0
    4774:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4778:	ldrdeq	sp, [r0], -r0
    477c:	andeq	sp, r0, r0, asr #7
    4780:	stmdacs	r8!, {r0, fp, ip, sp}
    4784:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4788:	ldrne	pc, [r7, #-0]
    478c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    4790:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    4794:	strne	r1, [pc, #-1324]!	; 4270 <__assert_fail@plt+0xc04>
    4798:	strne	r1, [r3, #-1301]!	; 0xfffffaeb
    479c:	ldrne	r1, [r5, #-1318]	; 0xfffffada
    47a0:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    47a4:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    47a8:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    47ac:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    47b0:	andseq	r1, sp, r5, lsl r7
    47b4:	ldrbmi	r2, [r0, -r0]!
    47b8:	andcs	r4, r5, #212992	; 0x34000
    47bc:	ldrbtmi	r2, [r9], #-0
    47c0:	mcrrlt	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    47c4:	andcs	r4, r5, #180224	; 0x2c000
    47c8:	ldrbtmi	r2, [r9], #-0
    47cc:	ldclt	7, cr15, [lr], #-1016	; 0xfffffc08
    47d0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    47d4:	stmdbmi	r9, {r4, r5, r6, r8, r9, sl, lr}
    47d8:	andcs	r2, r0, r5, lsl #4
    47dc:			; <UNDEFINED> instruction: 0xf7fe4479
    47e0:	stmdami	r7, {r0, r2, r4, r5, sl, fp, ip, sp, pc}
    47e4:			; <UNDEFINED> instruction: 0x47704478
    47e8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    47ec:	svclt	0x00004770
    47f0:			; <UNDEFINED> instruction: 0x0000d3ba
    47f4:	ldrdeq	sp, [r0], -sl
    47f8:	andeq	sp, r0, lr, ror #6
    47fc:	andeq	sp, r0, r8, ror r3
    4800:	andeq	sp, r0, r8, asr #6
    4804:	andeq	sp, r0, r2, ror #6
    4808:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
    480c:	ldcmi	0, cr11, [ip, #-524]	; 0xfffffdf4
    4810:	blmi	757088 <__assert_fail@plt+0x753a1c>
    4814:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4818:	stmdavs	r9!, {r0, r1, r2, r9, sl, fp, ip, pc}
    481c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4820:			; <UNDEFINED> instruction: 0xf04f9301
    4824:	bicslt	r0, r9, r0, lsl #6
    4828:	ldmdami	r8, {r2, r9, sl, lr}
    482c:			; <UNDEFINED> instruction: 0xf7fe4478
    4830:			; <UNDEFINED> instruction: 0x4620ee14
    4834:			; <UNDEFINED> instruction: 0xf9e4f008
    4838:			; <UNDEFINED> instruction: 0xf7fe6829
    483c:	cmplt	lr, lr, lsl #28
    4840:	eorcs	r6, r0, r9, lsr #16
    4844:	stc	7, cr15, [r4], #1016	; 0x3f8
    4848:	stmdavs	r8!, {r3, r9, fp, sp, pc}
    484c:	andls	r4, r0, #51380224	; 0x3100000
    4850:	bl	1f42850 <__assert_fail@plt+0x1f3f1e4>
    4854:	andcs	r4, sl, lr, lsl #22
    4858:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    485c:	ldc	7, cr15, [r8], {254}	; 0xfe
    4860:	blmi	257098 <__assert_fail@plt+0x253a2c>
    4864:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4868:	blls	5e8d8 <__assert_fail@plt+0x5b26c>
    486c:	qaddle	r4, sl, r4
    4870:	pop	{r0, r1, ip, sp, pc}
    4874:	andlt	r4, r3, r0, ror r0
    4878:			; <UNDEFINED> instruction: 0xf7fe4770
    487c:	svclt	0x0000ebf0
    4880:	andeq	r4, r2, r8, asr #22
    4884:	andeq	r2, r2, lr, lsl #10
    4888:	andeq	r0, r0, r0, lsr #5
    488c:	ldrdeq	sp, [r0], -r4
    4890:	andeq	r4, r2, r4, lsl #22
    4894:	andeq	r2, r2, r0, asr #9
    4898:	strmi	fp, [r4], -r8, lsl #10
    489c:			; <UNDEFINED> instruction: 0xf940f008
    48a0:	strtmi	r2, [r2], -r1, lsl #24
    48a4:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    48a8:	andcs	fp, r1, #56, 30	; 0xe0
    48ac:	addsmi	fp, r9, #268435465	; 0x10000009
    48b0:	stmdbmi	r8, {r0, r1, r2, ip, lr, pc}
    48b4:	ldrbtmi	r2, [r9], #-99	; 0xffffff9d
    48b8:			; <UNDEFINED> instruction: 0xffa6f7ff
    48bc:			; <UNDEFINED> instruction: 0xf7fe2001
    48c0:	stmdbmi	r5, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    48c4:	vhadd.s8	q9, q4, <illegal reg q9.5>
    48c8:	ldrbtmi	r0, [r9], #-560	; 0xfffffdd0
    48cc:			; <UNDEFINED> instruction: 0xff9cf7ff
    48d0:	ldrb	r2, [r4, r2]!
    48d4:	andeq	sp, r0, r6, asr r3
    48d8:	andeq	sp, r0, r2, asr #6
    48dc:	cfrshl64mi	mvdx13, mvdx0, fp
    48e0:	ldrbtmi	r4, [lr], #-3085	; 0xfffff3f3
    48e4:	ldreq	pc, [ip, #-262]	; 0xfffffefa
    48e8:			; <UNDEFINED> instruction: 0x367c447c
    48ec:	ldrtcc	fp, [r4], #-340	; 0xfffffeac
    48f0:			; <UNDEFINED> instruction: 0xf854e003
    48f4:			; <UNDEFINED> instruction: 0xf7fe0c40
    48f8:			; <UNDEFINED> instruction: 0xf854eb90
    48fc:	ldrtcc	r3, [r4], #-3124	; 0xfffff3cc
    4900:	mvnsle	r2, r0, lsl #22
    4904:	adcsmi	r3, r5, #16, 10	; 0x4000000
    4908:			; <UNDEFINED> instruction: 0xf855d002
    490c:			; <UNDEFINED> instruction: 0xe7ed4c10
    4910:	svclt	0x0000bd70
    4914:			; <UNDEFINED> instruction: 0x00021fb6
    4918:	andeq	r2, r2, r0, asr #18
    491c:			; <UNDEFINED> instruction: 0x460db5f8
    4920:	blmi	570f88 <__assert_fail@plt+0x56d91c>
    4924:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    4928:	orrlt	r6, r2, sl, lsl r8
    492c:			; <UNDEFINED> instruction: 0x46204913
    4930:			; <UNDEFINED> instruction: 0xf7fe4479
    4934:	stmdblt	r8, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    4938:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    493c:	andcs	r4, r5, #32, 12	; 0x2000000
    4940:			; <UNDEFINED> instruction: 0xf7fe4629
    4944:	smlabblt	r0, r6, fp, lr
    4948:			; <UNDEFINED> instruction: 0x4628bdf8
    494c:	svcmi	0x000dbdf8
    4950:	stmdami	sp, {r0, r9, sp}
    4954:	mcrmi	4, 0, r4, cr13, cr15, {3}
    4958:	andsvs	r4, sl, r8, ror r4
    495c:	ldrbtmi	r4, [lr], #-1593	; 0xfffff9c7
    4960:	stc	7, cr15, [lr], {254}	; 0xfe
    4964:	ldrtmi	r4, [r0], -sl, lsl #18
    4968:			; <UNDEFINED> instruction: 0xf7fe4479
    496c:			; <UNDEFINED> instruction: 0x4639ee18
    4970:			; <UNDEFINED> instruction: 0xf7fe4630
    4974:	ldrb	lr, [r9, r6, lsl #24]
    4978:	andeq	r4, r2, sl, lsr sl
    497c:	andeq	sp, r0, r8, ror #12
    4980:	andeq	sp, r0, lr, ror #21
    4984:	ldrdeq	sp, [r0], -ip
    4988:	ldrdeq	sp, [r0], -r0
    498c:	andeq	pc, r0, r2, lsl r3	; <UNPREDICTABLE>
    4990:	ldrdeq	sp, [r0], -r0
    4994:	ldrblt	r4, [r0, #-2829]!	; 0xfffff4f3
    4998:	bl	d5b8c <__assert_fail@plt+0xd2520>
    499c:	ldmvs	ip, {r8, r9, ip}^
    49a0:	orrlt	r6, r0, r0, lsr #16
    49a4:	ldrmi	r4, [r6], -sp, lsl #12
    49a8:	strtmi	r6, [r9], -r3, ror #16
    49ac:	strle	r0, [r6], #-2011	; 0xfffff825
    49b0:	b	fe9c29b0 <__assert_fail@plt+0xfe9bf344>
    49b4:	teqlt	lr, r8, lsl r9
    49b8:	adcsmi	r6, r3, #2670592	; 0x28c000
    49bc:			; <UNDEFINED> instruction: 0xf854d004
    49c0:	stmdacs	r0, {r2, r4, r5, r8, r9, sl, fp}
    49c4:	ldfltp	f5, [r0, #-960]!	; 0xfffffc40
    49c8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    49cc:	andeq	r1, r2, r0, lsl #30
    49d0:	svcmi	0x00f0e92d
    49d4:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    49d8:	strmi	r8, [r8], -r2, lsl #22
    49dc:	strmi	r4, [r8], sl, lsl #21
    49e0:	vqdmulh.s<illegal width 8>	d20, d16, d10
    49e4:	ldrbtmi	r3, [sl], #-1786	; 0xfffff906
    49e8:	vmlsl.s32	q2, d29, d1[0]
    49ec:	ldmpl	r3, {r2, r3, r5, r8, sl, fp, lr}^
    49f0:	bleq	840e2c <__assert_fail@plt+0x83d7c0>
    49f4:	beq	940e30 <__assert_fail@plt+0x93d7c4>
    49f8:			; <UNDEFINED> instruction: 0xf8cd681b
    49fc:			; <UNDEFINED> instruction: 0xf04f3424
    4a00:			; <UNDEFINED> instruction: 0xf7fe0300
    4a04:	movwcs	lr, #3180	; 0xc6c
    4a08:	andlt	pc, ip, sp, asr #17
    4a0c:	andcc	pc, r0, fp, asr #17
    4a10:			; <UNDEFINED> instruction: 0xf10d9301
    4a14:	movwls	r0, #803	; 0x323
    4a18:	svcls	0x00009002
    4a1c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a20:			; <UNDEFINED> instruction: 0xf1a0e00e
    4a24:			; <UNDEFINED> instruction: 0xf108030a
    4a28:	blx	fecc6a34 <__assert_fail@plt+0xfecc33c8>
    4a2c:			; <UNDEFINED> instruction: 0xf807f383
    4a30:	ldmdbeq	fp, {r0, r8, r9, sl, fp}^
    4a34:	svclt	0x009445b0
    4a38:			; <UNDEFINED> instruction: 0xf043461a
    4a3c:	ldmiblt	r2!, {r0, r9}
    4a40:			; <UNDEFINED> instruction: 0xf7fe4628
    4a44:	mcrrne	12, 14, lr, r3, cr2
    4a48:	bmi	1c791fc <__assert_fail@plt+0x1c75b90>
    4a4c:	ldrbtmi	r4, [sl], #-2927	; 0xfffff491
    4a50:	ldrdeq	pc, [r0], -fp
    4a54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a58:	strtcc	pc, [r4], #-2269	; 0xfffff723
    4a5c:			; <UNDEFINED> instruction: 0xf040405a
    4a60:	vqadd.s8	q4, <illegal reg q14.5>, <illegal reg q0.5>
    4a64:	ldc	13, cr4, [sp], #176	; 0xb0
    4a68:	pop	{r1, r8, r9, fp, pc}
    4a6c:	bl	fea28a34 <__assert_fail@plt+0xfea253c8>
    4a70:	andcs	r0, r0, #201326592	; 0xc000000
    4a74:			; <UNDEFINED> instruction: 0xf80a4604
    4a78:	blls	4ca8c <__assert_fail@plt+0x49420>
    4a7c:	svcls	0x0002b953
    4a80:	ldrbmi	r4, [r0], -r9, asr #12
    4a84:			; <UNDEFINED> instruction: 0xf7fe463a
    4a88:	ldmdblt	r8, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    4a8c:	andcc	pc, r7, sl, lsl r8	; <UNPREDICTABLE>
    4a90:	andle	r2, r5, sl, lsr fp
    4a94:	movweq	pc, #41396	; 0xa1b4	; <UNPREDICTABLE>
    4a98:	movwcs	fp, #7960	; 0x1f18
    4a9c:	ldr	r9, [ip, r1, lsl #6]!
    4aa0:	movwcc	r9, #6914	; 0x1b02
    4aa4:	streq	lr, [r3, -sl, lsl #22]
    4aa8:	andcc	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
    4aac:	svclt	0x00182b20
    4ab0:	tstle	r5, r9, lsl #22
    4ab4:	svccc	0x0001f817
    4ab8:	svclt	0x00182b09
    4abc:	rscsle	r2, r9, r0, lsr #22
    4ac0:			; <UNDEFINED> instruction: 0xf0044638
    4ac4:	ldmdavc	fp!, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    4ac8:	rscle	r2, r3, r0, lsl #22
    4acc:			; <UNDEFINED> instruction: 0x4638213a
    4ad0:	ldc	7, cr15, [r6], {254}	; 0xfe
    4ad4:	stmdacs	r0, {r7, r9, sl, lr}
    4ad8:	mcrrne	0, 7, sp, r3, cr10
    4adc:	movwls	r2, #4410	; 0x113a
    4ae0:			; <UNDEFINED> instruction: 0xf7fe4618
    4ae4:	andls	lr, r4, lr, lsl #24
    4ae8:	rsbsle	r2, r1, r0, lsl #16
    4aec:	bne	ff0eb6f8 <__assert_fail@plt+0xff0e808c>
    4af0:	rsble	r9, sp, r1, lsl #6
    4af4:	bpl	44031c <__assert_fail@plt+0x43ccb0>
    4af8:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx5
    4afc:			; <UNDEFINED> instruction: 0x46c19a90
    4b00:			; <UNDEFINED> instruction: 0x462746b8
    4b04:	svcmi	0x0001f815
    4b08:	ldrble	r0, [fp], #-1571	; 0xfffff9dd
    4b0c:	bl	fef42b0c <__assert_fail@plt+0xfef3f4a0>
    4b10:			; <UNDEFINED> instruction: 0xf8336803
    4b14:	ldreq	r3, [ip, #-20]	; 0xffffffec
    4b18:	stmdbls	r1, {r2, r4, r6, r8, sl, ip, lr, pc}
    4b1c:	movweq	lr, #23465	; 0x5ba9
    4b20:	mvnle	r4, fp, asr #5
    4b24:	ldrtmi	r9, [ip], -r4, lsl #18
    4b28:	andsls	pc, r4, sp, asr #17
    4b2c:	tstcc	r1, r7, asr #12
    4b30:	stmdavc	sl, {r3, r6, r7, r9, sl, lr}
    4b34:	tstls	r1, r3, lsl #12
    4b38:	svclt	0x00182a09
    4b3c:	vnmls.f32	s4, s16, s1
    4b40:	vmov	r5, s16
    4b44:	svclt	0x00089a90
    4b48:	tstle	r6, r1, lsl #18
    4b4c:	svccs	0x0001f811
    4b50:	svclt	0x00182a09
    4b54:	rscsle	r2, r9, r0, lsr #20
    4b58:	ldrtmi	r9, [r8], -r1, lsl #2
    4b5c:			; <UNDEFINED> instruction: 0xf7fe9307
    4b60:			; <UNDEFINED> instruction: 0x3014ebbe
    4b64:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b68:	andcs	r4, r0, #59768832	; 0x3900000
    4b6c:	andls	r4, r6, r3, lsl #12
    4b70:	blcs	442c84 <__assert_fail@plt+0x43f618>
    4b74:	movwls	r4, #17944	; 0x4618
    4b78:	b	fff42b78 <__assert_fail@plt+0xfff3f50c>
    4b7c:	bl	fea2b39c <__assert_fail@plt+0xfea27d30>
    4b80:	blls	104ba4 <__assert_fail@plt+0x101538>
    4b84:	ldrmi	r9, [r0], #-2305	; 0xfffff6ff
    4b88:			; <UNDEFINED> instruction: 0xc014f8dd
    4b8c:	subsvs	r1, r3, r9, asr #23
    4b90:			; <UNDEFINED> instruction: 0xf04f4419
    4b94:	strvc	r0, [r3], #-768	; 0xfffffd00
    4b98:	addsvs	r2, r3, r0, lsl #6
    4b9c:	blls	1ccbcc <__assert_fail@plt+0x1c9560>
    4ba0:	ldmdavs	pc, {r0, r4, r6, r7, sp, lr}	; <UNPREDICTABLE>
    4ba4:	ldmvs	r1, {r2, sp, lr, pc}
    4ba8:	blx	13872 <__assert_fail@plt+0x10206>
    4bac:	addsvs	r3, r3, r1, lsl #6
    4bb0:	svccc	0x0001f81c
    4bb4:	andsne	pc, r3, r7, lsr r8	; <UNPREDICTABLE>
    4bb8:	ldrbtle	r0, [r4], #1289	; 0x509
    4bbc:	andls	r9, r3, #3072	; 0xc00
    4bc0:			; <UNDEFINED> instruction: 0xe767601a
    4bc4:	bpl	44042c <__assert_fail@plt+0x43cdc0>
    4bc8:	mrc	6, 0, r4, cr8, cr12, {1}
    4bcc:			; <UNDEFINED> instruction: 0x46479a90
    4bd0:			; <UNDEFINED> instruction: 0xf7fe4638
    4bd4:	andscc	lr, r4, r4, lsl #23
    4bd8:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bdc:	ldrtmi	r2, [r9], -r0, lsl #6
    4be0:	strmi	r4, [r0], r2, lsl #12
    4be4:	blcc	442cf4 <__assert_fail@plt+0x43f688>
    4be8:			; <UNDEFINED> instruction: 0xf7fe4610
    4bec:	movwcs	lr, #2756	; 0xac4
    4bf0:	movwcc	lr, #6600	; 0x19c8
    4bf4:			; <UNDEFINED> instruction: 0xf8cd9b03
    4bf8:			; <UNDEFINED> instruction: 0xf8c8800c
    4bfc:			; <UNDEFINED> instruction: 0xf8c3000c
    4c00:	strb	r8, [r7, -r0]
    4c04:	b	ac2c04 <__assert_fail@plt+0xabf598>
    4c08:	andeq	r2, r2, lr, lsr r3
    4c0c:	andeq	r0, r0, r0, lsr #5
    4c10:	ldrdeq	r2, [r2], -r6
    4c14:			; <UNDEFINED> instruction: 0xf8dfb40c
    4c18:	ldrlt	ip, [r0, #-132]!	; 0xffffff7c
    4c1c:	bge	1b0e30 <__assert_fail@plt+0x1ad7c4>
    4c20:	ldrbtmi	r4, [ip], #2847	; 0xb1f
    4c24:			; <UNDEFINED> instruction: 0xf852460c
    4c28:	strmi	r1, [r5], -r4, lsl #22
    4c2c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    4c30:	ldmdavs	fp, {r2, sp}
    4c34:			; <UNDEFINED> instruction: 0xf04f9301
    4c38:	andls	r0, r0, #0, 6
    4c3c:	ldc2l	0, cr15, [r6, #28]!
    4c40:	strtmi	fp, [r0], -ip, lsr #3
    4c44:	b	ffbc2c44 <__assert_fail@plt+0xffbbf5d8>
    4c48:	ldmdami	r6, {r0, r9, sl, lr}
    4c4c:			; <UNDEFINED> instruction: 0xf0074478
    4c50:	stmiblt	sp, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4c54:	blmi	4974ac <__assert_fail@plt+0x493e40>
    4c58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c5c:	blls	5eccc <__assert_fail@plt+0x5b660>
    4c60:	tstle	r8, sl, asr r0
    4c64:	pop	{r0, r1, ip, sp, pc}
    4c68:	andlt	r4, r2, r0, lsr r0
    4c6c:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    4c70:			; <UNDEFINED> instruction: 0xf0074478
    4c74:	strb	pc, [ip, r5, lsr #30]!	; <UNPREDICTABLE>
    4c78:			; <UNDEFINED> instruction: 0xf0072000
    4c7c:	stmdami	ip, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4c80:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    4c84:			; <UNDEFINED> instruction: 0xff1cf007
    4c88:			; <UNDEFINED> instruction: 0xf7fe4620
    4c8c:	tstlt	r0, ip, asr sl
    4c90:			; <UNDEFINED> instruction: 0xf7ffb280
    4c94:			; <UNDEFINED> instruction: 0xf7fefe01
    4c98:	svclt	0x0000e9e2
    4c9c:	andeq	r2, r2, r2, lsl #2
    4ca0:	andeq	r0, r0, r0, lsr #5
    4ca4:	andeq	sp, r0, r4, lsl r1
    4ca8:	andeq	r2, r2, ip, asr #1
    4cac:	andeq	lr, r0, ip, asr #13
    4cb0:	andeq	sp, r0, sl, asr #15
    4cb4:	blmi	cd7584 <__assert_fail@plt+0xcd3f18>
    4cb8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4cbc:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    4cc0:	andcs	r4, r9, r5, lsl #12
    4cc4:	movwls	r6, #38939	; 0x981b
    4cc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ccc:	mvnscc	pc, #79	; 0x4f
    4cd0:			; <UNDEFINED> instruction: 0xf0099302
    4cd4:	bmi	b43020 <__assert_fail@plt+0xb3f9b4>
    4cd8:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    4cdc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4ce0:	strmi	r2, [r4], -r3, lsl #6
    4ce4:	teqle	r9, r0, lsl #26
    4ce8:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    4cec:			; <UNDEFINED> instruction: 0xf0089305
    4cf0:	strmi	pc, [r5], -r7, lsr #29
    4cf4:	eorsle	r2, r9, r0, lsl #16
    4cf8:	movwls	r2, #25344	; 0x6300
    4cfc:	mvnscc	pc, #79	; 0x4f
    4d00:	ldrmi	sl, [sl], -r2, lsl #18
    4d04:	strtmi	r9, [r0], -r1, lsl #2
    4d08:	movwls	sl, #2307	; 0x903
    4d0c:	blx	ff0c0d40 <__assert_fail@plt+0xff0bd6d4>
    4d10:	stflsd	f3, [r5, #-864]	; 0xfffffca0
    4d14:	stc	7, cr15, [r4], {254}	; 0xfe
    4d18:	tstcs	r0, lr, lsl sl
    4d1c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    4d20:	andpl	lr, r0, sp, asr #19
    4d24:			; <UNDEFINED> instruction: 0xf7ff4608
    4d28:	stmdals	r2, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4d2c:	ldc2l	0, cr15, [r8], {11}
    4d30:			; <UNDEFINED> instruction: 0xf7fe2000
    4d34:	bmi	63f304 <__assert_fail@plt+0x63bc98>
    4d38:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    4d3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d40:	subsmi	r9, sl, r9, lsl #22
    4d44:	andlt	sp, fp, sl, lsl r1
    4d48:			; <UNDEFINED> instruction: 0x4603bd30
    4d4c:	andcs	r9, r1, #32768	; 0x8000
    4d50:			; <UNDEFINED> instruction: 0xf00b4620
    4d54:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4d58:	ldrb	sp, [sl, r7, ror #1]
    4d5c:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    4d60:			; <UNDEFINED> instruction: 0xf0089305
    4d64:	strmi	pc, [r5], -sp, ror #28
    4d68:	bicle	r2, r5, r0, lsl #16
    4d6c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    4d70:			; <UNDEFINED> instruction: 0xf0089306
    4d74:	stmib	sp, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4d78:	ldr	r0, [pc, r7, lsl #10]!
    4d7c:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d80:	andeq	r2, r2, ip, rrx
    4d84:	andeq	r0, r0, r0, lsr #5
    4d88:	andeq	sp, r0, lr, lsr #15
    4d8c:			; <UNDEFINED> instruction: 0x0000d7bc
    4d90:	andeq	sp, r0, lr, lsl #15
    4d94:	muleq	r0, r2, r7
    4d98:	andeq	r1, r2, sl, ror #31
    4d9c:	andeq	sp, r0, lr, lsl #14
    4da0:	andeq	sp, r0, r6, lsr r7
    4da4:	andcs	r4, r9, r7, asr #20
    4da8:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    4dac:	mvnsmi	lr, sp, lsr #18
    4db0:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
    4db4:	movwls	r6, #55323	; 0xd81b
    4db8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4dbc:	mvnscc	pc, #79	; 0x4f
    4dc0:			; <UNDEFINED> instruction: 0xf0099303
    4dc4:			; <UNDEFINED> instruction: 0x4604f859
    4dc8:	cdp2	0, 3, cr15, cr10, cr8, {0}
    4dcc:	rsble	r2, r7, r0, lsl #16
    4dd0:	strcs	r2, [r5], -r6, lsl #10
    4dd4:	stceq	0, cr15, [r4], {79}	; 0x4f
    4dd8:	tstcs	r2, r3
    4ddc:	movwcs	r2, #513	; 0x201
    4de0:			; <UNDEFINED> instruction: 0xf8dfaf0e
    4de4:	bl	1e518c <__assert_fail@plt+0x1e1b20>
    4de8:	bl	1c5bfc <__assert_fail@plt+0x1c2590>
    4dec:	bl	1c57fc <__assert_fail@plt+0x1c2190>
    4df0:	bl	1c53fc <__assert_fail@plt+0x1c1d90>
    4df4:	bl	1c4ffc <__assert_fail@plt+0x1c1990>
    4df8:	bl	1c8030 <__assert_fail@plt+0x1c49c4>
    4dfc:	bl	1c681c <__assert_fail@plt+0x1c31b0>
    4e00:			; <UNDEFINED> instruction: 0xf8df0585
    4e04:	svcmi	0x0033e0cc
    4e08:	ldrbtmi	r4, [lr], #1272	; 0x4f8
    4e0c:	stchi	8, cr15, [r8], #-268	; 0xfffffef4
    4e10:			; <UNDEFINED> instruction: 0xf04f447f
    4e14:			; <UNDEFINED> instruction: 0xf8df33ff
    4e18:	movwls	r8, #192	; 0xc0
    4e1c:	stc	8, cr15, [r8], #-264	; 0xfffffef8
    4e20:			; <UNDEFINED> instruction: 0xf84144f8
    4e24:	ldrmi	r7, [sl], -r8, lsr #24
    4e28:	ldrsbt	pc, [r0], pc	; <UNPREDICTABLE>
    4e2c:	svcmi	0x002ca903
    4e30:	ldrbtmi	r9, [lr], #257	; 0x101
    4e34:	stchi	8, cr15, [r8], #-256	; 0xffffff00
    4e38:			; <UNDEFINED> instruction: 0xf84c447f
    4e3c:	stmdbge	r4, {r3, r5, sl, fp, sp, lr, pc}
    4e40:	stceq	0, cr15, [r0], {79}	; 0x4f
    4e44:	stcvc	8, cr15, [r8], #-280	; 0xfffffee8
    4e48:			; <UNDEFINED> instruction: 0xf8454620
    4e4c:			; <UNDEFINED> instruction: 0xf00bcc28
    4e50:	mvnlt	pc, r1, lsr #20
    4e54:			; <UNDEFINED> instruction: 0xf7fe9d08
    4e58:	bmi	8bfbf0 <__assert_fail@plt+0x8bc584>
    4e5c:	strtmi	r2, [r3], -r0, lsl #2
    4e60:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4e64:	strmi	r5, [r8], -r0
    4e68:	mrc2	7, 6, pc, cr4, cr15, {7}
    4e6c:			; <UNDEFINED> instruction: 0xf00b9803
    4e70:	andcs	pc, r0, r7, lsr ip	; <UNPREDICTABLE>
    4e74:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e78:	blmi	4d76ec <__assert_fail@plt+0x4d4080>
    4e7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e80:	blls	35eef0 <__assert_fail@plt+0x35b884>
    4e84:	tstle	sl, sl, asr r0
    4e88:	pop	{r1, r2, r3, ip, sp, pc}
    4e8c:			; <UNDEFINED> instruction: 0x460381f0
    4e90:	andcs	r9, r1, #49152	; 0xc000
    4e94:			; <UNDEFINED> instruction: 0xf00b4620
    4e98:	stmdacs	r0, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    4e9c:	ldrb	sp, [r9, r6, ror #1]
    4ea0:	strcs	r4, [r8, #-2834]	; 0xfffff4ee
    4ea4:	ldrbtmi	r2, [fp], #-1543	; 0xfffff9f9
    4ea8:			; <UNDEFINED> instruction: 0xf0089304
    4eac:			; <UNDEFINED> instruction: 0xf04ffdb7
    4eb0:	tstcs	r4, r6, lsl #24
    4eb4:	movwcs	r2, #8707	; 0x2203
    4eb8:	andcs	r9, r5, r5
    4ebc:			; <UNDEFINED> instruction: 0xf7fee790
    4ec0:	svclt	0x0000e8ce
    4ec4:	andeq	r1, r2, sl, ror pc
    4ec8:	andeq	r0, r0, r0, lsr #5
    4ecc:	andeq	sp, r0, r4, asr #13
    4ed0:	andeq	sp, r0, lr, ror r6
    4ed4:	andeq	sp, r0, r0, asr #13
    4ed8:	andeq	sp, r0, r4, asr #13
    4edc:			; <UNDEFINED> instruction: 0x0000d6be
    4ee0:	andeq	sp, r0, r4, asr #13
    4ee4:	andeq	sp, r0, r0, asr r6
    4ee8:	andeq	r1, r2, r8, lsr #29
    4eec:	strdeq	sp, [r0], -lr
    4ef0:	blmi	dd77d0 <__assert_fail@plt+0xdd4164>
    4ef4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4ef8:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    4efc:	andcs	r4, r9, r5, lsl #12
    4f00:	movwls	r6, #38939	; 0x981b
    4f04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f08:	mvnscc	pc, #79	; 0x4f
    4f0c:			; <UNDEFINED> instruction: 0xf0089303
    4f10:			; <UNDEFINED> instruction: 0x4604ffb3
    4f14:	ldc2	0, cr15, [r4, #32]
    4f18:	tstcs	r1, r2, lsl #6
    4f1c:	stmdacs	r0, {r9, sp}
    4f20:			; <UNDEFINED> instruction: 0xf10dd048
    4f24:	stmdami	fp!, {r3, r5, sl, fp}
    4f28:	addeq	lr, r2, #12, 22	; 0x3000
    4f2c:			; <UNDEFINED> instruction: 0xf8424478
    4f30:	stccs	12, cr0, [r0, #-96]	; 0xffffffa0
    4f34:	stfmid	f5, [r8, #-236]!	; 0xffffff14
    4f38:	bge	296134 <__assert_fail@plt+0x292ac8>
    4f3c:	addeq	lr, r3, r2, lsl #22
    4f40:	orreq	lr, r1, r2, lsl #22
    4f44:	mvnscc	pc, #79	; 0x4f
    4f48:	ldrmi	r9, [sl], -r0, lsl #6
    4f4c:	ldcpl	8, cr15, [r8], {65}	; 0x41
    4f50:	strcs	sl, [r0, #-2307]	; 0xfffff6fd
    4f54:	stmdbge	r4, {r0, r8, ip, pc}
    4f58:	ldcpl	8, cr15, [r8], {64}	; 0x40
    4f5c:			; <UNDEFINED> instruction: 0xf00b4620
    4f60:			; <UNDEFINED> instruction: 0xb1d8f999
    4f64:			; <UNDEFINED> instruction: 0xf7fe9d05
    4f68:	bmi	73fae0 <__assert_fail@plt+0x73c474>
    4f6c:	strtmi	r2, [r3], -r0, lsl #2
    4f70:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4f74:	strmi	r5, [r8], -r0
    4f78:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4f7c:			; <UNDEFINED> instruction: 0xf00b9803
    4f80:	andcs	pc, r0, pc, lsr #23
    4f84:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f88:	blmi	4577e4 <__assert_fail@plt+0x454178>
    4f8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f90:	blls	25f000 <__assert_fail@plt+0x25b994>
    4f94:	tstle	r7, sl, asr r0
    4f98:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
    4f9c:	stmdbls	r3, {r0, r1, r9, sl, lr}
    4fa0:	strtmi	r2, [r0], -r1, lsl #4
    4fa4:			; <UNDEFINED> instruction: 0xf9c0f00b
    4fa8:	rscle	r2, r7, r0, lsl #16
    4fac:	stcmi	7, cr14, [sp, #-872]	; 0xfffffc98
    4fb0:			; <UNDEFINED> instruction: 0xe7c2447d
    4fb4:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    4fb8:			; <UNDEFINED> instruction: 0xf0089304
    4fbc:	movwcs	pc, #19759	; 0x4d2f	; <UNPREDICTABLE>
    4fc0:	andcs	r2, r2, #-1073741824	; 0xc0000000
    4fc4:	str	r9, [ip, r5]!
    4fc8:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fcc:	andeq	r1, r2, r0, lsr lr
    4fd0:	andeq	r0, r0, r0, lsr #5
    4fd4:	andeq	sp, r0, ip, asr r5
    4fd8:	ldrdeq	sp, [r0], -r8
    4fdc:	andeq	sp, r0, r0, asr #10
    4fe0:	muleq	r2, r8, sp
    4fe4:	andeq	sp, r0, r4, asr r5
    4fe8:	andeq	sp, r0, lr, ror #9
    4fec:	strdlt	fp, [r3], r0
    4ff0:	andls	r4, r1, r4, lsl #12
    4ff4:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ff8:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    4ffc:	andpl	lr, r1, #3457024	; 0x34c000
    5000:	subeq	lr, r0, r0, lsl #22
    5004:	adcsmi	r1, r2, #17920	; 0x4600
    5008:	stmdavc	r2!, {r0, r3, r5, r8, r9, fp, ip, lr, pc}
    500c:	eorsle	r2, r3, r0, lsl #20
    5010:	ldrbtmi	r4, [pc], #-3873	; 5018 <__assert_fail@plt+0x19ac>
    5014:	stmdavc	r2!, {r0, sp, lr, pc}
    5018:	bcs	971688 <__assert_fail@plt+0x96e01c>
    501c:	andeq	pc, r1, r4, lsl #2
    5020:	streq	pc, [r1, #-261]	; 0xfffffefb
    5024:			; <UNDEFINED> instruction: 0xf805bf1c
    5028:	strmi	r2, [r4], -r1, lsl #24
    502c:			; <UNDEFINED> instruction: 0xf004d1f3
    5030:	cdpne	12, 0, cr15, cr6, cr11, {4}
    5034:	strcc	sp, [r3], #-2828	; 0xfffff4f4
    5038:	stcvs	8, cr15, [r1], {5}
    503c:	bcs	230cc <__assert_fail@plt+0x1fa60>
    5040:	blmi	5b97f4 <__assert_fail@plt+0x5b6188>
    5044:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5048:	eorvc	r2, fp, r0, lsl #6
    504c:	ldcllt	0, cr11, [r0, #12]!
    5050:	ldrtmi	r4, [sl], -r3, lsr #12
    5054:	andcs	r2, r1, r0, lsl #2
    5058:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    505c:	strtmi	lr, [r8], -fp, ror #15
    5060:			; <UNDEFINED> instruction: 0xf7fe4631
    5064:	strmi	lr, [r5], -r6, lsr #16
    5068:	blmi	3715d0 <__assert_fail@plt+0x36df64>
    506c:	ldrbtmi	r7, [fp], #-2082	; 0xfffff7de
    5070:	strpl	lr, [r1], -r3, asr #19
    5074:	bicle	r2, fp, r0, lsl #20
    5078:	movwcs	r4, #1576	; 0x628
    507c:	andlt	r7, r3, fp, lsr #32
    5080:			; <UNDEFINED> instruction: 0xf7febdf0
    5084:	bmi	1ff634 <__assert_fail@plt+0x1fbfc8>
    5088:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    508c:			; <UNDEFINED> instruction: 0xf7ff2001
    5090:	strb	pc, [sl, r1, asr #27]!	; <UNPREDICTABLE>
    5094:	andeq	r4, r2, r6, ror #6
    5098:	andeq	sp, r0, r2, lsr #10
    509c:	andeq	r4, r2, ip, lsl r3
    50a0:	strdeq	r4, [r2], -r2
    50a4:	muleq	r0, r4, r4
    50a8:	andcs	r4, r0, #60, 22	; 0xf000
    50ac:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    50b0:	tstcs	r8, sp, lsl #12
    50b4:	movwcc	pc, #23297	; 0x5b01	; <UNPREDICTABLE>
    50b8:	svcvs	0x001eb083
    50bc:			; <UNDEFINED> instruction: 0xf7ff4631
    50c0:	stmdacs	r0, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    50c4:	stmdbvs	r3, {r0, r1, r3, r6, ip, lr, pc}^
    50c8:	blcs	8168e0 <__assert_fail@plt+0x813274>
    50cc:	stmdavs	r3, {r0, r1, r3, r4, r6, r8, ip, lr, pc}^
    50d0:	strble	r0, [lr], #-1883	; 0xfffff8a5
    50d4:	bicslt	r6, fp, r3, asr #19
    50d8:	biclt	r6, fp, r3, lsl #20
    50dc:	tstlt	r0, r0, lsl #21
    50e0:	bcs	230f0 <__assert_fail@plt+0x1fa84>
    50e4:	ldmdavc	sl, {r0, r4, r5, r8, ip, lr, pc}
    50e8:			; <UNDEFINED> instruction: 0x4c2dbb52
    50ec:	pushmi	{r2, r3, r4, r5, r6, sl, lr}
    50f0:	bmi	b4d158 <__assert_fail@plt+0xb49aec>
    50f4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    50f8:	blx	162ea <__assert_fail@plt+0x12c7e>
    50fc:	tstcs	r0, r5, lsl #10
    5100:	cdpvs	0, 2, cr2, cr13, cr1, {0}
    5104:			; <UNDEFINED> instruction: 0xf7ff9500
    5108:	strtmi	pc, [r0], -r5, lsl #27
    510c:	ldcllt	0, cr11, [r0, #12]!
    5110:	andscs	r4, r8, r6, lsr #30
    5114:	ldrtmi	r4, [r3], -r6, lsr #20
    5118:	tstcs	r0, pc, ror r4
    511c:	blx	1630e <__assert_fail@plt+0x12ca2>
    5120:	andcs	r7, r1, r5, lsl #14
    5124:	smladxls	r0, pc, lr, r6	; <UNPREDICTABLE>
    5128:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    512c:	smlatblt	r8, r0, sl, r6
    5130:	ldmdblt	r3, {r0, r1, fp, ip, sp, lr}^
    5134:	blcs	1f9c8 <__assert_fail@plt+0x1c35c>
    5138:	ldmdavc	sl, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
    513c:	sbcsle	r2, r4, r0, lsl #20
    5140:			; <UNDEFINED> instruction: 0xf7ff1c58
    5144:			; <UNDEFINED> instruction: 0x4604ff53
    5148:	andcc	lr, r1, r3
    514c:			; <UNDEFINED> instruction: 0xff4ef7ff
    5150:	stmdavc	r3!, {r2, r9, sl, lr}
    5154:	bicle	r2, sl, pc, lsr #22
    5158:	andlt	r4, r3, r0, lsr #12
    515c:	blmi	574924 <__assert_fail@plt+0x5712b8>
    5160:	rscsvc	pc, r1, #64, 4
    5164:	ldmdami	r5, {r2, r4, r8, fp, lr}
    5168:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    516c:			; <UNDEFINED> instruction: 0xf7fe4478
    5170:	blmi	4ffb70 <__assert_fail@plt+0x4fc504>
    5174:	rscsvc	pc, r3, #64, 4
    5178:	ldmdami	r3, {r1, r4, r8, fp, lr}
    517c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5180:			; <UNDEFINED> instruction: 0xf7fe4478
    5184:	blmi	47fb5c <__assert_fail@plt+0x47c4f0>
    5188:	rscsvc	pc, r2, #64, 4
    518c:	ldmdami	r1, {r4, r8, fp, lr}
    5190:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5194:			; <UNDEFINED> instruction: 0xf7fe4478
    5198:	svclt	0x0000ea6a
    519c:	andeq	r1, r2, sl, ror #15
    51a0:	muleq	r0, ip, sp
    51a4:	andeq	r1, r2, r2, lsr #15
    51a8:	strdeq	sp, [r0], -ip
    51ac:	andeq	r1, r2, r0, lsl #15
    51b0:	andeq	sp, r0, r0, lsr #9
    51b4:	andeq	pc, r0, r8, asr #14
    51b8:	andeq	sp, r0, r6, ror #7
    51bc:	andeq	pc, r0, r0, ror #20
    51c0:	andeq	pc, r0, r4, lsr r7	; <UNPREDICTABLE>
    51c4:	ldrdeq	sp, [r0], -r2
    51c8:	andeq	sp, r0, r8, lsl r4
    51cc:	andeq	pc, r0, r0, lsr #14
    51d0:			; <UNDEFINED> instruction: 0x0000d3be
    51d4:	ldrdeq	sp, [r0], -r8
    51d8:	svcmi	0x00f0e92d
    51dc:	bmi	ff796a3c <__assert_fail@plt+0xff7933d0>
    51e0:	blmi	ff796a64 <__assert_fail@plt+0xff7933f8>
    51e4:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    51e8:	addlt	r6, r5, r0, asr #19
    51ec:	ldmpl	r3, {r3, r7, r9, sl, lr}^
    51f0:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
    51f4:	movwls	r6, #14363	; 0x381b
    51f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    51fc:			; <UNDEFINED> instruction: 0xf0002800
    5200:	bvs	ff8e5608 <__assert_fail@plt+0xff8e1f9c>
    5204:	blvs	8f3638 <__assert_fail@plt+0x8effcc>
    5208:	bmi	ff5716dc <__assert_fail@plt+0xff56e070>
    520c:	stmdavs	r3!, {r8, sp}
    5210:	ldrbtmi	r2, [sl], #-1
    5214:	ldc2l	7, cr15, [lr], #1020	; 0x3fc
    5218:	beq	441278 <__assert_fail@plt+0x43dc0c>
    521c:	rschi	pc, r9, r0, asr #32
    5220:	blmi	ff41f7b0 <__assert_fail@plt+0xff41c144>
    5224:	bl	d6418 <__assert_fail@plt+0xd2dac>
    5228:			; <UNDEFINED> instruction: 0xf8d303c2
    522c:	blcs	116b4 <__assert_fail@plt+0xe048>
    5230:	teqhi	r8, r0	; <UNPREDICTABLE>
    5234:			; <UNDEFINED> instruction: 0x4638783b
    5238:	stmiblt	fp, {r1, r8, r9, sl, ip, pc}
    523c:	ldreq	r6, [sl, r3, ror #16]
    5240:			; <UNDEFINED> instruction: 0xf1b9d57d
    5244:	suble	r0, ip, r0, lsl #30
    5248:			; <UNDEFINED> instruction: 0x212c9802
    524c:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5250:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5254:	andcc	sp, r1, r5, asr #32
    5258:	stmdavc	fp!, {r1, ip, pc}^
    525c:	suble	r2, r0, r0, lsl #22
    5260:	streq	pc, [r1, #-137]	; 0xffffff77
    5264:	svclt	0x00142b2c
    5268:	bleq	413ac <__assert_fail@plt+0x3dd40>
    526c:	bleq	81288 <__assert_fail@plt+0x7dc1c>
    5270:	streq	pc, [r1, #-5]
    5274:	svceq	0x0000f1bb
    5278:	adchi	pc, ip, r0, asr #32
    527c:			; <UNDEFINED> instruction: 0xf8df6962
    5280:	ldrbtmi	ip, [ip], #744	; 0x2e8
    5284:	vstmiaeq	r2, {d30-<overflow reg d35>}
    5288:	ldrdcs	pc, [r0, -ip]!
    528c:	rsbsle	r2, sl, r1, lsl #20
    5290:			; <UNDEFINED> instruction: 0xf0002a02
    5294:	bcs	e55b8 <__assert_fail@plt+0xe1f4c>
    5298:			; <UNDEFINED> instruction: 0x4658d1d3
    529c:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52a0:	ldrbmi	sl, [sl], -r2, lsl #18
    52a4:			; <UNDEFINED> instruction: 0xf7fe9802
    52a8:			; <UNDEFINED> instruction: 0xf7fee814
    52ac:	stmdavs	r1, {r1, r2, r4, r6, fp, sp, lr, pc}
    52b0:			; <UNDEFINED> instruction: 0xf0402900
    52b4:	blls	a5658 <__assert_fail@plt+0xa1fec>
    52b8:	blcs	2332c <__assert_fail@plt+0x1fcc0>
    52bc:			; <UNDEFINED> instruction: 0xf009d0c1
    52c0:	blcs	b05acc <__assert_fail@plt+0xb02460>
    52c4:	ldrmi	fp, [r3], -ip, lsl #30
    52c8:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
    52cc:	bmi	fe9f1800 <__assert_fail@plt+0xfe9ee194>
    52d0:	stmdavs	r3!, {r8, sp}
    52d4:	ldrbtmi	r2, [sl], #-1
    52d8:	ldc2	7, cr15, [ip], {255}	; 0xff
    52dc:	svceq	0x0000f1b9
    52e0:	stmdavs	r3!, {r1, r4, r5, r7, r8, ip, lr, pc}^
    52e4:	streq	pc, [r8, #-19]	; 0xffffffed
    52e8:	rscvs	sp, r6, #-1073741807	; 0xc0000011
    52ec:	bmi	fe81f878 <__assert_fail@plt+0xfe81c20c>
    52f0:	bl	964e0 <__assert_fail@plt+0x92e74>
    52f4:			; <UNDEFINED> instruction: 0xf8d202c1
    52f8:	bcs	d780 <__assert_fail@plt+0xa114>
    52fc:			; <UNDEFINED> instruction: 0x0759d15a
    5300:	cfstr32cs	mvfx13, [r0, #-352]	; 0xfffffea0
    5304:	tsthi	ip, r0	; <UNPREDICTABLE>
    5308:			; <UNDEFINED> instruction: 0xf7fd0068
    530c:	stccc	13, cr14, [r1, #-688]	; 0xfffffd50
    5310:	eorseq	pc, r1, #79	; 0x4f
    5314:			; <UNDEFINED> instruction: 0x63204606
    5318:	blcs	83338 <__assert_fail@plt+0x7fccc>
    531c:	andcc	sp, r3, ip
    5320:			; <UNDEFINED> instruction: 0x212c462b
    5324:			; <UNDEFINED> instruction: 0xf8003b01
    5328:			; <UNDEFINED> instruction: 0xf8001c02
    532c:			; <UNDEFINED> instruction: 0xf1002c01
    5330:	mvnsle	r0, r2
    5334:	strbeq	lr, [r5], -r6, lsl #22
    5338:	eorsvc	r2, r3, r0, lsl #6
    533c:	bmi	fe37d43c <__assert_fail@plt+0xfe379dd0>
    5340:	stmdavs	r3!, {r0, sp}
    5344:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
    5348:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
    534c:	stmdavc	r3, {r1, fp, ip, pc}
    5350:			; <UNDEFINED> instruction: 0xf47f2b2c
    5354:			; <UNDEFINED> instruction: 0xf1b9af76
    5358:			; <UNDEFINED> instruction: 0xf47f0f00
    535c:	stmdavs	r3!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    5360:	tsteq	r4, r3, lsl r0	; <UNPREDICTABLE>
    5364:	bmi	fe139a64 <__assert_fail@plt+0xfe1363f8>
    5368:	stmdavs	r3!, {r0, sp}
    536c:			; <UNDEFINED> instruction: 0xf7ff447a
    5370:	stmdavs	r3!, {r0, r4, r6, sl, fp, ip, sp, lr, pc}^
    5374:	streq	pc, [r8, #-19]	; 0xffffffed
    5378:	stmibvs	r2!, {r0, r1, r2, r4, r5, r7, ip, lr, pc}
    537c:	ldrbmi	r2, [r5], -r1, lsl #2
    5380:	eorne	pc, r2, r8, asr #16
    5384:	blcs	8bf250 <__assert_fail@plt+0x8bbbe4>
    5388:	movwcs	fp, #3852	; 0xf0c
    538c:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
    5390:	cmnle	lr, r0, lsl #22
    5394:			; <UNDEFINED> instruction: 0xb12b7843
    5398:			; <UNDEFINED> instruction: 0xf47f2b2c
    539c:	stccs	15, cr10, [r0, #-328]	; 0xfffffeb8
    53a0:	svcge	0x0053f43f
    53a4:	tstcs	r0, r5, ror sl
    53a8:	andcs	r6, r1, r3, lsr #16
    53ac:			; <UNDEFINED> instruction: 0xf7ff447a
    53b0:	smlaldx	pc, r6, r1, ip	; <UNPREDICTABLE>
    53b4:			; <UNDEFINED> instruction: 0xf7fe4638
    53b8:			; <UNDEFINED> instruction: 0x6320e83c
    53bc:	blmi	19d7d84 <__assert_fail@plt+0x19d4718>
    53c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    53c4:	blls	df434 <__assert_fail@plt+0xdbdc8>
    53c8:			; <UNDEFINED> instruction: 0xf040405a
    53cc:	strhlt	r8, [r5], -r7
    53d0:	svchi	0x00f0e8bd
    53d4:			; <UNDEFINED> instruction: 0xf0136863
    53d8:	bicle	r0, r1, r2, lsl #2
    53dc:	andcs	r4, r1, r9, ror #20
    53e0:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    53e4:	ldc2	7, cr15, [r6], {255}	; 0xff
    53e8:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    53ec:	adcsle	r2, r6, ip, lsr #22
    53f0:	ldmdavc	fp!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    53f4:	cmnle	r3, r0, lsl #22
    53f8:	ldreq	r6, [fp, -r3, ror #16]
    53fc:	rscvs	sp, r6, #889192448	; 0x35000000
    5400:	stclmi	7, cr14, [r1, #-880]!	; 0xfffffc90
    5404:	ldceq	0, cr15, [r8], {79}	; 0x4f
    5408:	strmi	r6, [r1], -r2, lsr #19
    540c:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
    5410:	blx	30d41e <__assert_fail@plt+0x309db2>
    5414:	bmi	175a824 <__assert_fail@plt+0x17571b8>
    5418:	mcrvs	4, 1, r4, cr13, cr10, {3}
    541c:			; <UNDEFINED> instruction: 0xf7ff9500
    5420:			; <UNDEFINED> instruction: 0xe6eefbf9
    5424:			; <UNDEFINED> instruction: 0xf7fe4658
    5428:	stmdbge	r2, {r2, r5, r6, fp, sp, lr, pc}
    542c:	stmdals	r2, {r1, r3, r4, r6, r9, sl, lr}
    5430:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    5434:	svc	0x0090f7fd
    5438:	stmiblt	r1!, {r0, fp, sp, lr}^
    543c:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    5440:			; <UNDEFINED> instruction: 0xf43f2b00
    5444:			; <UNDEFINED> instruction: 0xf009aefe
    5448:	blcs	b05c54 <__assert_fail@plt+0xb025e8>
    544c:	ldrmi	fp, [r3], -ip, lsl #30
    5450:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
    5454:			; <UNDEFINED> instruction: 0xf43f2b00
    5458:	bmi	1371170 <__assert_fail@plt+0x136db04>
    545c:	stmdavs	r3!, {r8, sp}
    5460:	ldrbtmi	r2, [sl], #-1
    5464:	blx	ff5c346a <__assert_fail@plt+0xff5bfdfe>
    5468:	stmibvs	r3!, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    546c:			; <UNDEFINED> instruction: 0xf8482201
    5470:	rscvs	r2, r6, #35	; 0x23
    5474:	bmi	11ff304 <__assert_fail@plt+0x11fbc98>
    5478:	stmdavs	r3!, {r0, sp}
    547c:			; <UNDEFINED> instruction: 0xf7ff447a
    5480:	ldrb	pc, [fp, r9, asr #23]	; <UNPREDICTABLE>
    5484:	andcs	r4, r1, r4, asr #20
    5488:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    548c:	blx	ff0c3492 <__assert_fail@plt+0xff0bfe26>
    5490:			; <UNDEFINED> instruction: 0x4610e711
    5494:	stmdavs	r3!, {r0, r6, r9, fp, lr}
    5498:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
    549c:	blx	feec34a2 <__assert_fail@plt+0xfeebfe36>
    54a0:	ldrb	r9, [r7, -r2, lsl #16]!
    54a4:			; <UNDEFINED> instruction: 0xf7fe4650
    54a8:	stmdbge	r2, {r2, r5, fp, sp, lr, pc}
    54ac:			; <UNDEFINED> instruction: 0x46384652
    54b0:	svc	0x000ef7fd
    54b4:			; <UNDEFINED> instruction: 0xf7fd4682
    54b8:	stmdavs	r1, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    54bc:	teqle	r6, r0, lsl #18
    54c0:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    54c4:	stmdavs	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, pc}^
    54c8:	tsteq	r4, r3, lsl r0	; <UNPREDICTABLE>
    54cc:			; <UNDEFINED> instruction: 0xf1bad113
    54d0:	tstle	ip, r1, lsl #30
    54d4:			; <UNDEFINED> instruction: 0xf53f0718
    54d8:	usaxmi	sl, r5, r0
    54dc:	str	r6, [r5, -r6, ror #5]
    54e0:	ldrtmi	r6, [fp], -r5, lsr #16
    54e4:	tstcs	r0, lr, lsr #20
    54e8:	ldrbtmi	r2, [sl], #-1
    54ec:			; <UNDEFINED> instruction: 0xf7ff9500
    54f0:	stmdavs	r3!, {r0, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    54f4:			; <UNDEFINED> instruction: 0xf1bae781
    54f8:	mvnle	r0, r0, lsl #30
    54fc:	ldrbmi	r4, [r1], -r9, lsr #20
    5500:	andcs	r6, r1, r3, lsr #16
    5504:			; <UNDEFINED> instruction: 0xf7ff447a
    5508:	stmdavs	r3!, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}^
    550c:	bmi	9bf49c <__assert_fail@plt+0x9bbe30>
    5510:	stmdavs	r3!, {r0, sp}
    5514:			; <UNDEFINED> instruction: 0xf7ff447a
    5518:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    551c:	bmi	8ff48c <__assert_fail@plt+0x8fbe20>
    5520:	stmdavs	r3!, {r8, sp}
    5524:	ldrbtmi	r2, [sl], #-1
    5528:	blx	1d4352e <__assert_fail@plt+0x1d3fec2>
    552c:	bmi	83f460 <__assert_fail@plt+0x83bdf4>
    5530:	stmdavs	r3!, {r0, sp}
    5534:			; <UNDEFINED> instruction: 0xf7ff447a
    5538:	strb	pc, [r1, sp, ror #22]	; <UNPREDICTABLE>
    553c:	stc	7, cr15, [lr, #1012]	; 0x3f4
    5540:			; <UNDEFINED> instruction: 0xf6404b1c
    5544:	ldmdbmi	ip, {r0, r1, r3, r6, r7, r9, lr}
    5548:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    554c:	tstcc	r4, #2030043136	; 0x79000000
    5550:			; <UNDEFINED> instruction: 0xf7fe4478
    5554:	svclt	0x0000e88c
    5558:	andeq	r1, r2, lr, lsr fp
    555c:	andeq	r0, r0, r0, lsr #5
    5560:	andeq	sp, r0, lr, lsr r4
    5564:	andeq	r1, r2, r4, ror r6
    5568:	andeq	r1, r2, r6, lsl r6
    556c:	andeq	sp, r0, r2, ror #7
    5570:	andeq	r1, r2, r8, lsr #11
    5574:	andeq	sp, r0, r2, lsl r4
    5578:	andeq	sp, r0, ip, lsl #8
    557c:	andeq	sp, r0, r4, lsr r4
    5580:	andeq	r1, r2, r4, ror #18
    5584:	andeq	sp, r0, r6, ror r3
    5588:	andeq	r1, r2, ip, lsl #9
    558c:	andeq	sp, r0, r0, lsl r2
    5590:	andeq	sp, r0, r6, asr r2
    5594:	andeq	sp, r0, ip, lsl r2
    5598:	andeq	sp, r0, lr, lsl #4
    559c:	andeq	sp, r0, r2, lsl #6
    55a0:	andeq	sp, r0, r2, lsl #3
    55a4:	andeq	sp, r0, r8, lsl r2
    55a8:	andeq	sp, r0, ip, asr #3
    55ac:	muleq	r0, r2, r1
    55b0:	andeq	sp, r0, r4, ror #2
    55b4:	andeq	pc, r0, r6, ror #6
    55b8:	andeq	sp, r0, r4
    55bc:	andeq	sp, r0, r4, ror #5
    55c0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    55c4:	blt	fe5c15fc <__assert_fail@plt+0xfe5bdf90>
    55c8:			; <UNDEFINED> instruction: 0xfffff317
    55cc:	stmdacs	r0, {r3, r4, r5, r9, fp, lr}
    55d0:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
    55d4:	addlt	fp, sl, r0, ror r5
    55d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    55dc:			; <UNDEFINED> instruction: 0xf04f9309
    55e0:			; <UNDEFINED> instruction: 0xf04f0300
    55e4:	stmib	sp, {r8, r9}^
    55e8:	stmib	sp, {r0, r8, r9, ip, sp}^
    55ec:	stmib	sp, {r0, r1, r8, r9, ip, sp}^
    55f0:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
    55f4:	blle	c52218 <__assert_fail@plt+0xc4ebac>
    55f8:	mcrrle	8, 0, r2, lr, cr5
    55fc:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    5600:	andne	lr, r0, r3, lsl #22
    5604:	cmnlt	r3, r3, asr #17
    5608:	tstcs	r1, r4, lsr r3
    560c:			; <UNDEFINED> instruction: 0xf853e006
    5610:	stmdage	sl, {r4, r6, sl, fp, sp}
    5614:	addeq	lr, r2, #0, 22
    5618:	stcne	8, cr15, [r4], #-264	; 0xfffffef8
    561c:	ldccs	8, cr15, [r4], #-332	; 0xfffffeb4
    5620:	bcs	122f8 <__assert_fail@plt+0xec8c>
    5624:	stfmid	f5, [r5, #-972]!	; 0xfffffc34
    5628:	stcge	14, cr10, [r8], {1}
    562c:	strbcc	r4, [r0, #-1149]!	; 0xfffffb83
    5630:	stmdbcc	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
    5634:			; <UNDEFINED> instruction: 0xf8d5b123
    5638:	strhlt	r3, [fp, -r4]
    563c:	ldrmi	r2, [r8, r1]
    5640:			; <UNDEFINED> instruction: 0xf1a542b4
    5644:	mvnsle	r0, r8, lsl r5
    5648:	blmi	697ec4 <__assert_fail@plt+0x694858>
    564c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5650:	blls	25f6c0 <__assert_fail@plt+0x25c054>
    5654:	tstle	lr, sl, asr r0
    5658:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    565c:	tstcs	r1, r9, lsl ip
    5660:	ldrbtmi	r4, [ip], #-2841	; 0xfffff4e7
    5664:	andseq	pc, ip, r4, lsl #2
    5668:	ldrbtcc	r4, [ip], #-1147	; 0xfffffb85
    566c:	teqcc	r4, #-1073741798	; 0xc000001a
    5670:			; <UNDEFINED> instruction: 0xf853e006
    5674:	stcge	12, cr2, [sl, #-320]	; 0xfffffec0
    5678:	addeq	lr, r2, #5120	; 0x1400
    567c:	stcne	8, cr15, [r4], #-264	; 0xfffffef8
    5680:	ldccs	8, cr15, [r4], #-332	; 0xfffffeb4
    5684:	bcs	1235c <__assert_fail@plt+0xecf0>
    5688:			; <UNDEFINED> instruction: 0x3010d1f3
    568c:	sbcle	r4, sl, r0, lsr #5
    5690:	ldccc	8, cr15, [r0], {80}	; 0x50
    5694:			; <UNDEFINED> instruction: 0xf7fde7ea
    5698:	blmi	340a28 <__assert_fail@plt+0x33d3bc>
    569c:	eorspl	pc, r7, #64, 4
    56a0:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    56a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    56a8:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
    56ac:	svc	0x00def7fd
    56b0:	andeq	r1, r2, r2, asr r7
    56b4:	andeq	r0, r0, r0, lsr #5
    56b8:	muleq	r2, sl, r2
    56bc:	andeq	r1, r2, ip, ror #4
    56c0:	ldrdeq	r1, [r2], -r8
    56c4:	andeq	r1, r2, r6, lsr r2
    56c8:	andeq	r1, r2, r0, asr #23
    56cc:	andeq	pc, r0, ip, lsl #4
    56d0:	andeq	ip, r0, sl, lsr #29
    56d4:	muleq	r0, lr, r1
    56d8:	stmdacs	r0, {r3, r4, r5, r9, fp, lr}
    56dc:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
    56e0:	addlt	fp, sl, r0, ror r5
    56e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    56e8:			; <UNDEFINED> instruction: 0xf04f9309
    56ec:			; <UNDEFINED> instruction: 0xf04f0300
    56f0:	stmib	sp, {r8, r9}^
    56f4:	stmib	sp, {r0, r8, r9, ip, sp}^
    56f8:	stmib	sp, {r0, r1, r8, r9, ip, sp}^
    56fc:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
    5700:	blle	c12324 <__assert_fail@plt+0xc0ecb8>
    5704:	mcrrle	8, 0, r2, sp, cr5
    5708:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    570c:	andne	lr, r0, r3, lsl #22
    5710:	cmnlt	r3, r3, asr #17
    5714:	tstcs	r1, r4, lsr r3
    5718:			; <UNDEFINED> instruction: 0xf853e006
    571c:	stmdage	sl, {r4, r6, sl, fp, sp}
    5720:	addeq	lr, r2, #0, 22
    5724:	stcne	8, cr15, [r4], #-264	; 0xfffffef8
    5728:	ldccs	8, cr15, [r4], #-332	; 0xfffffeb4
    572c:	bcs	12404 <__assert_fail@plt+0xed98>
    5730:	stfmid	f5, [r5, #-972]!	; 0xfffffc34
    5734:	cdpge	12, 0, cr10, cr9, cr1, {0}
    5738:	strbcc	r4, [r0, #-1149]!	; 0xfffffb83
    573c:	blcc	143894 <__assert_fail@plt+0x140228>
    5740:	stmiavs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    5744:	andcs	fp, r0, fp, lsl #2
    5748:	adcsmi	r4, r4, #152, 14	; 0x2600000
    574c:	ldreq	pc, [r8, #-261]	; 0xfffffefb
    5750:	bmi	7b9f28 <__assert_fail@plt+0x7b68bc>
    5754:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    5758:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    575c:	subsmi	r9, sl, r9, lsl #22
    5760:	andlt	sp, sl, lr, lsl r1
    5764:	ldcmi	13, cr11, [sl], {112}	; 0x70
    5768:	blmi	68db74 <__assert_fail@plt+0x68a508>
    576c:			; <UNDEFINED> instruction: 0xf104447c
    5770:	ldrbtmi	r0, [fp], #-28	; 0xffffffe4
    5774:	smclt	45900	; 0xb34c
    5778:	and	r3, r6, r4, lsr r3
    577c:	mrrccs	8, 5, pc, r0, cr3	; <UNPREDICTABLE>
    5780:	bl	170bb0 <__assert_fail@plt+0x16d544>
    5784:			; <UNDEFINED> instruction: 0xf8420282
    5788:			; <UNDEFINED> instruction: 0xf8531c24
    578c:	teqcc	r4, #52, 24	; 0x3400
    5790:	mvnsle	r2, r0, lsl #20
    5794:	adcmi	r3, r0, #16
    5798:			; <UNDEFINED> instruction: 0xf850d0cb
    579c:			; <UNDEFINED> instruction: 0xe7ea3c10
    57a0:	mrrc	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    57a4:	vqdmulh.s<illegal width 8>	d20, d0, d12
    57a8:	stmdbmi	ip, {r0, r2, r3, r4, r6, r9, ip, lr}
    57ac:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    57b0:	teqcc	ip, #2030043136	; 0x79000000
    57b4:			; <UNDEFINED> instruction: 0xf7fd4478
    57b8:	svclt	0x0000ef5a
    57bc:	andeq	r1, r2, r6, asr #12
    57c0:	andeq	r0, r0, r0, lsr #5
    57c4:	andeq	r1, r2, lr, lsl #3
    57c8:	andeq	r1, r2, r0, ror #2
    57cc:	andeq	r1, r2, lr, asr #11
    57d0:	andeq	r1, r2, ip, lsr #2
    57d4:			; <UNDEFINED> instruction: 0x00021ab6
    57d8:	andeq	pc, r0, r2, lsl #2
    57dc:	andeq	ip, r0, r0, lsr #27
    57e0:	muleq	r0, r4, r0
    57e4:	mvnsmi	lr, #737280	; 0xb4000
    57e8:	strmi	fp, [r4], -r3, lsl #1
    57ec:	ldcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    57f0:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    57f4:	andvs	lr, r3, #3457024	; 0x34c000
    57f8:	subeq	lr, r0, r0, lsl #22
    57fc:	adcmi	r1, sl, #17664	; 0x4500
    5800:	stmdavc	r3!, {r1, r6, r8, r9, fp, ip, lr, pc}
    5804:	cmplt	fp, #52428800	; 0x3200000
    5808:			; <UNDEFINED> instruction: 0xf04f2525
    580c:			; <UNDEFINED> instruction: 0xf04f0930
    5810:	eorscs	r0, r2, r1, ror #24
    5814:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    5818:	cdpeq	0, 3, cr15, cr3, cr15, {2}
    581c:	ands	r2, r3, r5, lsr r7
    5820:	eorle	r2, r3, sl, lsr fp
    5824:	ldrmi	r2, [r1], -ip, lsr #22
    5828:	blcs	2b98cc <__assert_fail@plt+0x2b6260>
    582c:	andsvc	fp, r5, r1, lsl #30
    5830:	andls	pc, r1, r2, lsl #17
    5834:	andgt	pc, r2, r2, lsl #17
    5838:	svclt	0x001c3203
    583c:	blcc	83848 <__assert_fail@plt+0x801dc>
    5840:			; <UNDEFINED> instruction: 0xf814460a
    5844:	cmplt	fp, r1, lsl #30
    5848:	mvnle	r2, r5, lsr #22
    584c:	andcc	r7, r3, #19
    5850:	stceq	8, cr15, [r2], {2}
    5854:	stcvc	8, cr15, [r1], {2}
    5858:	svccc	0x0001f814
    585c:	mvnsle	r2, r0, lsl #22
    5860:	movwcs	r4, #1584	; 0x630
    5864:	andlt	r7, r3, r3, lsl r0
    5868:	mvnshi	lr, #12386304	; 0xbd0000
    586c:	andcc	r7, r3, #21
    5870:	stc	8, cr15, [r2], {2}
    5874:	stcgt	8, cr15, [r1], {2}
    5878:	andsvc	lr, r5, r3, ror #15
    587c:			; <UNDEFINED> instruction: 0xf8023203
    5880:			; <UNDEFINED> instruction: 0xf8020c02
    5884:	ldrb	r8, [ip, r1, lsl #24]
    5888:			; <UNDEFINED> instruction: 0x46294630
    588c:	ldc	7, cr15, [r0], {253}	; 0xfd
    5890:	andls	r4, r1, r6, lsl #12
    5894:	blmi	231d1c <__assert_fail@plt+0x22e6b0>
    5898:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    589c:	ldr	r6, [r0, r3, lsl #10]!
    58a0:	ldcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    58a4:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    58a8:	andcs	r6, r1, r1, lsl #16
    58ac:			; <UNDEFINED> instruction: 0xf9b2f7ff
    58b0:	svclt	0x0000e7f1
    58b4:	andeq	r3, r2, lr, ror #22
    58b8:	andeq	r3, r2, r8, asr #21
    58bc:			; <UNDEFINED> instruction: 0x0000cfbe
    58c0:	svcmi	0x00f8e92d
    58c4:	stmdbvs	r7, {r0, r2, r9, sl, lr}
    58c8:	cdpmi	6, 9, cr4, cr4, cr12, {0}
    58cc:	hvclt	29774	; 0x744e
    58d0:	stmiavs	r0, {r0, r3, r4, r5, r9, sl, lr}^
    58d4:			; <UNDEFINED> instruction: 0xf822f7ff
    58d8:	strmi	r7, [r7], -r1, lsl #16
    58dc:			; <UNDEFINED> instruction: 0xf000297c
    58e0:			; <UNDEFINED> instruction: 0xf04f80f6
    58e4:	stmibmi	lr, {r9, fp}
    58e8:	stmdavs	sl!, {r5, r9, sl, lr}
    58ec:			; <UNDEFINED> instruction: 0xf7fd4479
    58f0:	stmibmi	ip, {r4, r6, r9, sl, fp, sp, lr, pc}
    58f4:	strtmi	r6, [r0], -sl, ror #16
    58f8:			; <UNDEFINED> instruction: 0xf7fd4479
    58fc:	blmi	fe2c122c <__assert_fail@plt+0xfe2bdbc0>
    5900:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5904:	ldrdcc	pc, [r0], -r9
    5908:			; <UNDEFINED> instruction: 0xf0402b00
    590c:	stmibmi	r7, {r0, r1, r2, r5, r7, pc}
    5910:	stmiavs	sl!, {r5, r9, sl, lr}
    5914:			; <UNDEFINED> instruction: 0xf7fd4479
    5918:			; <UNDEFINED> instruction: 0xf8d9ee3c
    591c:	blcs	11924 <__assert_fail@plt+0xe2b8>
    5920:	addhi	pc, sl, r0, asr #32
    5924:			; <UNDEFINED> instruction: 0xf0002f00
    5928:			; <UNDEFINED> instruction: 0x46388096
    592c:			; <UNDEFINED> instruction: 0xff5af7ff
    5930:	ldmdbmi	pc!, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    5934:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5938:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    593c:	stmdbvs	sl!, {r0, r2, r3, r4, r5, r6, r8, fp, lr}^
    5940:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5944:	mcr	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    5948:	ldrdcc	pc, [r0], -r9
    594c:			; <UNDEFINED> instruction: 0xf0402b00
    5950:	stmdbvs	fp!, {r0, r1, r3, r5, r7, pc}^
    5954:	cdpmi	6, 7, cr4, cr8, cr0, {1}
    5958:	ldrbtmi	r4, [lr], #-2424	; 0xfffff688
    595c:	biceq	lr, r3, #6144	; 0x1800
    5960:			; <UNDEFINED> instruction: 0xf8d34479
    5964:			; <UNDEFINED> instruction: 0xf7fd2120
    5968:			; <UNDEFINED> instruction: 0xf8d9ee14
    596c:	blcs	11974 <__assert_fail@plt+0xe308>
    5970:			; <UNDEFINED> instruction: 0xf1bad14e
    5974:	subsle	r0, ip, r0, lsl #30
    5978:			; <UNDEFINED> instruction: 0xf7ff4650
    597c:			; <UNDEFINED> instruction: 0x4602ff33
    5980:	strtmi	r4, [r0], -pc, ror #18
    5984:			; <UNDEFINED> instruction: 0xf7fd4479
    5988:	ldrbmi	lr, [r0], -r4, lsl #28
    598c:	bl	1143988 <__assert_fail@plt+0x114031c>
    5990:	bcs	20240 <__assert_fail@plt+0x1cbd4>
    5994:	addshi	pc, r5, r0
    5998:	strtmi	r4, [r0], -sl, ror #18
    599c:			; <UNDEFINED> instruction: 0xf7fd4479
    59a0:	bvs	1ac1188 <__assert_fail@plt+0x1abdb1c>
    59a4:			; <UNDEFINED> instruction: 0xf0002a00
    59a8:	stmdbmi	r7!, {r0, r1, r2, r3, r7, pc}^
    59ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    59b0:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    59b4:	blmi	195ff64 <__assert_fail@plt+0x195c8f8>
    59b8:	bl	d6bac <__assert_fail@plt+0xd3540>
    59bc:			; <UNDEFINED> instruction: 0xf8d303c2
    59c0:	ldmiblt	r3!, {r5, r8, ip, sp}
    59c4:	bvs	fea9fb78 <__assert_fail@plt+0xfea9c50c>
    59c8:	ldrle	r0, [r3, #-1883]	; 0xfffff8a5
    59cc:			; <UNDEFINED> instruction: 0xf0002a00
    59d0:			; <UNDEFINED> instruction: 0x46108098
    59d4:	stc	7, cr15, [r2], {253}	; 0xfd
    59d8:	ldrbtmi	r4, [r9], #-2397	; 0xfffff6a3
    59dc:	strtmi	r1, [r0], -r2, asr #24
    59e0:			; <UNDEFINED> instruction: 0xf7fd0852
    59e4:			; <UNDEFINED> instruction: 0x4621edd6
    59e8:	pop	{r1, r3, sp}
    59ec:			; <UNDEFINED> instruction: 0xf7fd4ff8
    59f0:	bvs	feab492c <__assert_fail@plt+0xfeab12c0>
    59f4:			; <UNDEFINED> instruction: 0xf0002a00
    59f8:	ldmdbmi	r6, {r0, r1, r2, r7, pc}^
    59fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5a00:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    5a04:	andcs	r4, sl, r1, lsr #12
    5a08:	svcmi	0x00f8e8bd
    5a0c:	bllt	fefc3a08 <__assert_fail@plt+0xfefc039c>
    5a10:	strtmi	r6, [r0], -fp, ror #18
    5a14:	bl	197f5c <__assert_fail@plt+0x1948f0>
    5a18:	ldrbtmi	r0, [r9], #-963	; 0xfffffc3d
    5a1c:	ldrdcc	pc, [r0, -r3]!
    5a20:	strbeq	lr, [r3], r6, lsl #22
    5a24:	ldrdcs	pc, [r4, -r6]!
    5a28:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    5a2c:	svceq	0x0000f1ba
    5a30:	bmi	12ba0c0 <__assert_fail@plt+0x12b6a54>
    5a34:			; <UNDEFINED> instruction: 0xe7a3447a
    5a38:	strtmi	r6, [r0], -sl, lsr #17
    5a3c:	stmdbmi	r9, {r3, r6, r8, r9, fp, lr}^
    5a40:	bl	d6c34 <__assert_fail@plt+0xd35c8>
    5a44:	ldrbtmi	r0, [r9], #-898	; 0xfffffc7e
    5a48:	rsbscs	pc, r0, #13828096	; 0xd30000
    5a4c:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    5a50:			; <UNDEFINED> instruction: 0xf47f2f00
    5a54:	bmi	1131804 <__assert_fail@plt+0x112e198>
    5a58:			; <UNDEFINED> instruction: 0xe76a447a
    5a5c:	eorcs	r4, r0, r1, lsr #12
    5a60:	bl	fe5c3a5c <__assert_fail@plt+0xfe5c03f0>
    5a64:	cdpcs	8, 0, cr6, cr0, cr14, {3}
    5a68:			; <UNDEFINED> instruction: 0xf8dfd051
    5a6c:	movwcs	r8, #4352	; 0x1100
    5a70:	ldrsbtlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    5a74:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    5a78:	ldmdavc	r4, {r3, r8, sl, ip, sp, lr, pc}
    5a7c:			; <UNDEFINED> instruction: 0xf8d8e00b
    5a80:	ldrbmi	r2, [r9], -r0
    5a84:			; <UNDEFINED> instruction: 0xf7fd4620
    5a88:	movwcs	lr, #3460	; 0xd84
    5a8c:			; <UNDEFINED> instruction: 0xf1080876
    5a90:			; <UNDEFINED> instruction: 0xf43f0804
    5a94:			; <UNDEFINED> instruction: 0x07f2af3c
    5a98:	blcs	3b280 <__assert_fail@plt+0x37c14>
    5a9c:	strtmi	sp, [r1], -pc, ror #3
    5aa0:			; <UNDEFINED> instruction: 0xf7fd202c
    5aa4:			; <UNDEFINED> instruction: 0xe7eaeb76
    5aa8:	strtmi	r6, [r0], -sl, ror #18
    5aac:	ldmdbmi	r2!, {r0, r4, r5, r8, r9, fp, lr}
    5ab0:	bl	d6ca4 <__assert_fail@plt+0xd3638>
    5ab4:	ldrbtmi	r0, [r9], #-962	; 0xfffffc3e
    5ab8:	ldrdcs	pc, [r4, -r3]!
    5abc:	stcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    5ac0:	bmi	bbf7e4 <__assert_fail@plt+0xbbc178>
    5ac4:			; <UNDEFINED> instruction: 0xe767447a
    5ac8:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    5acc:			; <UNDEFINED> instruction: 0xf100e76d
    5ad0:	strbmi	r0, [r0], -r1, lsl #16
    5ad4:	ldc	7, cr15, [r4], {253}	; 0xfd
    5ad8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5adc:	svcge	0x0003f43f
    5ae0:	stmdbeq	r8, {r5, r7, r8, r9, fp, sp, lr, pc}
    5ae4:			; <UNDEFINED> instruction: 0xf1091c47
    5ae8:			; <UNDEFINED> instruction: 0xf7fd0001
    5aec:			; <UNDEFINED> instruction: 0x4641e9bc
    5af0:	strmi	r4, [r0], sl, asr #12
    5af4:	b	1f43af0 <__assert_fail@plt+0x1f40484>
    5af8:	movwcs	r4, #1730	; 0x6c2
    5afc:	andcc	pc, r9, r8, lsl #16
    5b00:	bmi	83f6cc <__assert_fail@plt+0x83c060>
    5b04:			; <UNDEFINED> instruction: 0xe778447a
    5b08:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
    5b0c:	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    5b10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5b14:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    5b18:	svclt	0x0000e6f9
    5b1c:	andeq	r1, r2, r8, asr r4
    5b20:	andeq	sp, r0, r0, asr #1
    5b24:	andeq	ip, r0, r4, lsl #31
    5b28:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5b2c:	andeq	ip, r0, r8, ror pc
    5b30:	andeq	r0, r1, r2, ror #13
    5b34:	andeq	ip, r0, sl, asr #30
    5b38:	andeq	r0, r2, lr, lsr pc
    5b3c:	andeq	ip, r0, ip, lsr #30
    5b40:	muleq	r1, r4, r6
    5b44:	andeq	r0, r1, ip, ror r6
    5b48:	andeq	r0, r1, sl, ror #12
    5b4c:	andeq	r0, r2, r0, ror #29
    5b50:			; <UNDEFINED> instruction: 0x0000ceb2
    5b54:	andeq	r0, r1, sl, lsl r6
    5b58:	andeq	ip, r0, r2, asr #10
    5b5c:	andeq	sp, r0, r4, asr r4
    5b60:	andeq	r0, r2, r8, asr lr
    5b64:	andeq	ip, r0, r6, lsl r5
    5b68:	andeq	sp, r0, r0, lsr r4
    5b6c:	andeq	r0, r2, r4, lsr #28
    5b70:	andeq	ip, r0, r6, lsr pc
    5b74:	andeq	r0, r2, r8, ror #27
    5b78:	andeq	ip, r0, r6, lsr #9
    5b7c:	andeq	sp, r0, r4, asr #7
    5b80:			; <UNDEFINED> instruction: 0x0000d3be
    5b84:	andeq	sp, r0, r4, lsl #7
    5b88:	andeq	sp, r0, lr, ror r3
    5b8c:	andeq	ip, r0, r2, ror sp
    5b90:	bmi	1058098 <__assert_fail@plt+0x1054a2c>
    5b94:	blmi	1056d80 <__assert_fail@plt+0x1053714>
    5b98:	mvnsmi	lr, #737280	; 0xb4000
    5b9c:	cfstrdmi	mvd4, [r0], {123}	; 0x7b
    5ba0:			; <UNDEFINED> instruction: 0xf8dfb08d
    5ba4:	strmi	r8, [r5], -r0, lsl #2
    5ba8:	ldrbtmi	r4, [ip], #-3903	; 0xfffff0c1
    5bac:	ldrbtmi	r5, [r8], #2186	; 0x88a
    5bb0:	strbteq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
    5bb4:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    5bb8:			; <UNDEFINED> instruction: 0xf04f920b
    5bbc:	stmdblt	fp!, {r9}
    5bc0:	adcsmi	r3, r4, #16, 8	; 0x10000000
    5bc4:	stmiavs	r3!, {r0, r2, r6, ip, lr, pc}^
    5bc8:	rscsle	r2, r9, r0, lsl #22
    5bcc:	andcs	r6, r0, #1638400	; 0x190000
    5bd0:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    5bd4:	ldceq	0, cr15, [r8], {79}	; 0x4f
    5bd8:	andcs	lr, r3, #3358720	; 0x334000
    5bdc:	andcs	lr, r5, #3358720	; 0x334000
    5be0:	andcs	lr, r7, #3358720	; 0x334000
    5be4:	andcs	lr, r9, #3358720	; 0x334000
    5be8:	suble	r2, r1, r0, lsl #18
    5bec:			; <UNDEFINED> instruction: 0x07d2685a
    5bf0:	ldmibvs	sl, {r1, r3, r4, r5, sl, ip, lr, pc}
    5bf4:	bl	7002c <__assert_fail@plt+0x6c9c0>
    5bf8:			; <UNDEFINED> instruction: 0xf8510182
    5bfc:	bllt	fe608c94 <__assert_fail@plt+0xfe605628>
    5c00:	stc	8, cr15, [r4], #-260	; 0xfffffefc
    5c04:	eorsle	r2, r7, r0, lsl #20
    5c08:	andvc	pc, r2, #12, 22	; 0x3000
    5c0c:			; <UNDEFINED> instruction: 0xf8926e51
    5c10:	tstlt	r1, r8, rrx
    5c14:			; <UNDEFINED> instruction: 0xf008b340
    5c18:	strmi	pc, [r1], pc, lsr #18
    5c1c:	ldrdeq	lr, [r1, -r4]
    5c20:			; <UNDEFINED> instruction: 0xf7fe3410
    5c24:			; <UNDEFINED> instruction: 0xf854fe7b
    5c28:	andls	r2, r1, #16, 24	; 0x1000
    5c2c:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    5c30:	strbmi	r9, [r1], -r1, lsl #20
    5c34:	strtmi	r4, [r8], -r3, lsl #12
    5c38:	stc	7, cr15, [sl], #1012	; 0x3f4
    5c3c:			; <UNDEFINED> instruction: 0xf7ff4648
    5c40:	ldmdbmi	sl, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5c44:			; <UNDEFINED> instruction: 0x46024479
    5c48:			; <UNDEFINED> instruction: 0xf7fd4628
    5c4c:	adcsmi	lr, r4, #41472	; 0xa200
    5c50:	bmi	5fa33c <__assert_fail@plt+0x5f6cd0>
    5c54:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    5c58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c5c:	subsmi	r9, sl, fp, lsl #22
    5c60:	andlt	sp, sp, r5, lsl r1
    5c64:	mvnshi	lr, #12386304	; 0xbd0000
    5c68:	svccs	0x0034f853
    5c6c:			; <UNDEFINED> instruction: 0xd1bd2a00
    5c70:	ldrdls	pc, [r0], #-143	; 0xffffff71
    5c74:			; <UNDEFINED> instruction: 0xe7d144f9
    5c78:	vqdmulh.s<illegal width 8>	d20, d0, d15
    5c7c:	stmdbmi	pc, {r0, r2, r3, r5, r9, sp, lr}	; <UNPREDICTABLE>
    5c80:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    5c84:	cmpcc	r0, #2030043136	; 0x79000000
    5c88:			; <UNDEFINED> instruction: 0xf7fd4478
    5c8c:			; <UNDEFINED> instruction: 0xf7fdecf0
    5c90:	svclt	0x0000e9e6
    5c94:	muleq	r2, r0, r1
    5c98:	andeq	r0, r0, r0, lsr #5
    5c9c:	andeq	r1, r2, ip, lsl #13
    5ca0:	andeq	r0, r2, lr, ror #25
    5ca4:	strdeq	ip, [r0], -lr
    5ca8:	andeq	r0, r2, r4, ror #25
    5cac:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    5cb0:	andeq	r1, r2, lr, asr #1
    5cb4:	andeq	sp, r0, r4, lsl r2
    5cb8:	andeq	lr, r0, lr, lsr #24
    5cbc:	andeq	ip, r0, ip, asr #17
    5cc0:	andeq	ip, r0, r8, lsl #24
    5cc4:	push	{r0, r2, r4, r7, r8, r9, fp, lr}
    5cc8:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    5ccc:	strmi	r0, [sp], -r6, lsl #2
    5cd0:	ldrtmi	r4, [r3], #-2451	; 0xfffff66d
    5cd4:	bmi	fe4d771c <__assert_fail@plt+0xfe4d40b0>
    5cd8:	ldmvs	fp, {r0, r3, r4, r5, r6, sl, lr}^
    5cdc:	stmpl	sl, {r3, r4, r7, ip, sp, pc}
    5ce0:	ldmdavs	r2, {r8, sp}
    5ce4:			; <UNDEFINED> instruction: 0xf04f9217
    5ce8:	stmib	sp, {r9}^
    5cec:	stmib	sp, {r0, r1, r2, r3, r8, ip}^
    5cf0:	stmib	sp, {r0, r4, r8, ip}^
    5cf4:	stmib	sp, {r0, r1, r4, r8, ip}^
    5cf8:	blcs	a154 <__assert_fail@plt+0x6ae8>
    5cfc:	rscshi	pc, lr, r0
    5d00:	eor	pc, r4, #14614528	; 0xdf0000
    5d04:			; <UNDEFINED> instruction: 0x46043334
    5d08:	ldceq	0, cr15, [r8], {79}	; 0x4f
    5d0c:	strdcs	r4, [r1], -lr
    5d10:	ldcne	8, cr15, [r4], #-332	; 0xfffffeb4
    5d14:			; <UNDEFINED> instruction: 0xf0002900
    5d18:			; <UNDEFINED> instruction: 0xf85380f1
    5d1c:			; <UNDEFINED> instruction: 0x07ca1c30
    5d20:	adchi	pc, sl, r0, lsl #2
    5d24:	ldcne	8, cr15, [ip], {83}	; 0x53
    5d28:	bl	b0590 <__assert_fail@plt+0xacf24>
    5d2c:			; <UNDEFINED> instruction: 0xf8520281
    5d30:	svccs	0x00007c24
    5d34:	adchi	pc, r0, r0, asr #32
    5d38:	stceq	8, cr15, [r4], #-264	; 0xfffffef8
    5d3c:			; <UNDEFINED> instruction: 0xf0002900
    5d40:	blx	3260c6 <__assert_fail@plt+0x322a5a>
    5d44:	sqtvse	f6, f1
    5d48:			; <UNDEFINED> instruction: 0xf0002a00
    5d4c:			; <UNDEFINED> instruction: 0xf8918095
    5d50:	bcs	def8 <__assert_fail@plt+0xa88c>
    5d54:	addshi	pc, r0, r0
    5d58:			; <UNDEFINED> instruction: 0xf0084610
    5d5c:	ldrtmi	pc, [r9], -sp, lsl #17	; <UNPREDICTABLE>
    5d60:	stceq	0, cr15, [r1], {79}	; 0x4f
    5d64:			; <UNDEFINED> instruction: 0xf1b84681
    5d68:	andle	r0, r7, r0, lsl #30
    5d6c:			; <UNDEFINED> instruction: 0xf04f4b6f
    5d70:	tstcs	r2, r3, lsl #24
    5d74:	eorshi	pc, r0, sp, asr #17
    5d78:	movwls	r4, #46203	; 0xb47b
    5d7c:			; <UNDEFINED> instruction: 0xf0002c05
    5d80:	stmdami	fp!, {r2, r4, r7, pc}^
    5d84:	blge	616f6c <__assert_fail@plt+0x613900>
    5d88:	bl	ced90 <__assert_fail@plt+0xcb724>
    5d8c:	bl	c6398 <__assert_fail@plt+0xc2d2c>
    5d90:	bge	208fc8 <__assert_fail@plt+0x20595c>
    5d94:	andls	r9, r4, #33554432	; 0x2000000
    5d98:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
    5d9c:	strtmi	r4, [r2], -r0, lsl #8
    5da0:	ldceq	8, cr15, [r4], #-260	; 0xfffffefc
    5da4:	strbmi	sl, [r8], -sl, lsl #18
    5da8:	stmdbge	fp, {r0, r1, r8, ip, pc}
    5dac:	ldcmi	8, cr15, [r4], #-304	; 0xfffffed0
    5db0:			; <UNDEFINED> instruction: 0xf944f00a
    5db4:	rsbsle	r2, fp, r0, lsl #16
    5db8:	ldrtmi	r2, [r8], r3, lsl #14
    5dbc:	rsble	r2, r1, r0, lsl #26
    5dc0:	ldrsbge	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    5dc4:	bl	2971b4 <__assert_fail@plt+0x293b48>
    5dc8:	ldmib	r3, {r1, r2, r8, r9}^
    5dcc:			; <UNDEFINED> instruction: 0xf7fe0101
    5dd0:			; <UNDEFINED> instruction: 0xf85afda5
    5dd4:	andls	r2, r7, #6
    5dd8:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    5ddc:	bls	1d833c <__assert_fail@plt+0x1d4cd0>
    5de0:			; <UNDEFINED> instruction: 0x46034479
    5de4:			; <UNDEFINED> instruction: 0xf7fd4628
    5de8:			; <UNDEFINED> instruction: 0x4648ebd4
    5dec:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    5df0:			; <UNDEFINED> instruction: 0xf7fd4629
    5df4:	ldmdbmi	r1, {r1, r4, r5, r8, r9, fp, sp, lr, pc}^
    5df8:	movweq	pc, #8328	; 0x2088	; <UNPREDICTABLE>
    5dfc:	andeq	lr, r8, #454656	; 0x6f000
    5e00:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    5e04:			; <UNDEFINED> instruction: 0xf0024479
    5e08:	strtmi	r0, [r8], -r1, lsl #4
    5e0c:	bl	ff043e08 <__assert_fail@plt+0xff04079c>
    5e10:			; <UNDEFINED> instruction: 0xf8dfb3a4
    5e14:	strtmi	r9, [r6], -ip, lsr #2
    5e18:	ldrdhi	pc, [r8, -pc]!	; <UNPREDICTABLE>
    5e1c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    5e20:			; <UNDEFINED> instruction: 0xb1206870
    5e24:	ldc2l	7, cr15, [lr], {255}	; 0xff
    5e28:			; <UNDEFINED> instruction: 0xf7fd4629
    5e2c:			; <UNDEFINED> instruction: 0x4629eb16
    5e30:			; <UNDEFINED> instruction: 0xf7fd203a
    5e34:	ldmdavs	r3!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}^
    5e38:	ldmvs	r2!, {r0, r1, r5, r8, ip, sp, pc}
    5e3c:	strtmi	r4, [r8], -r9, asr #12
    5e40:	bl	fe9c3e3c <__assert_fail@plt+0xfe9c07d0>
    5e44:	eorscs	r4, sl, r9, lsr #12
    5e48:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e4c:			; <UNDEFINED> instruction: 0xf7ff68f0
    5e50:	strtmi	pc, [r9], -r9, asr #25
    5e54:	bl	43e50 <__assert_fail@plt+0x407e4>
    5e58:	eorscs	r4, sl, r9, lsr #12
    5e5c:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e60:	cmplt	lr, r6, lsr r8
    5e64:	sbcsle	r4, fp, r6, lsr #5
    5e68:	strbmi	r4, [r0], -r9, lsr #12
    5e6c:	b	ffd43e68 <__assert_fail@plt+0xffd407fc>
    5e70:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
    5e74:			; <UNDEFINED> instruction: 0xe7dad1d6
    5e78:	smlaldx	r3, r9, r4, r3
    5e7c:	andcs	r4, sl, r9, lsr #12
    5e80:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e84:	strtmi	fp, [r0], -ip, lsr #2
    5e88:			; <UNDEFINED> instruction: 0xf7fd6824
    5e8c:	stccs	8, cr14, [r0], {198}	; 0xc6
    5e90:	bmi	b7a67c <__assert_fail@plt+0xb77010>
    5e94:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    5e98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e9c:	subsmi	r9, sl, r7, lsl fp
    5ea0:			; <UNDEFINED> instruction: 0x4638d139
    5ea4:	pop	{r3, r4, ip, sp, pc}
    5ea8:	stmdami	r8!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5eac:			; <UNDEFINED> instruction: 0xe76a4478
    5eb0:	stmdals	sl, {r0, r1, r2, r5, r8, r9, fp, lr}
    5eb4:	ldmibpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    5eb8:	stc2	7, cr15, [sl, #1016]	; 0x3f8
    5ebc:	blge	26c2e4 <__assert_fail@plt+0x268c78>
    5ec0:	strmi	r2, [r4], -r1, lsl #4
    5ec4:			; <UNDEFINED> instruction: 0xf00a4648
    5ec8:	strmi	pc, [r0], pc, lsr #20
    5ecc:	stmdals	r8, {r4, r5, r8, fp, ip, sp, pc}
    5ed0:	stc2	0, cr15, [r6], {10}
    5ed4:			; <UNDEFINED> instruction: 0xf7fd980a
    5ed8:	strb	lr, [pc, -r8, ror #18]!
    5edc:	movweq	lr, #35293	; 0x89dd
    5ee0:	mvnscc	pc, #-1073741784	; 0xc0000028
    5ee4:			; <UNDEFINED> instruction: 0xf383fab3
    5ee8:			; <UNDEFINED> instruction: 0xf043095b
    5eec:			; <UNDEFINED> instruction: 0xf00a0802
    5ef0:	stmdals	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5ef4:			; <UNDEFINED> instruction: 0xf7fd4647
    5ef8:			; <UNDEFINED> instruction: 0xe75fe958
    5efc:	strb	r2, [r8, r0, lsl #14]
    5f00:	vpadd.i8	d20, d0, d4
    5f04:	ldmdbmi	r4, {r2, r3, r4, r5, r7, r9, sp, lr}
    5f08:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    5f0c:	cmncc	r0, #2030043136	; 0x79000000
    5f10:			; <UNDEFINED> instruction: 0xf7fd4478
    5f14:			; <UNDEFINED> instruction: 0xf7fdebac
    5f18:	svclt	0x0000e8a2
    5f1c:	andeq	r0, r2, lr, asr #23
    5f20:	andeq	r1, r2, ip, asr #32
    5f24:	andeq	r0, r0, r0, lsr #5
    5f28:	andeq	r0, r2, ip, lsl #23
    5f2c:	andeq	ip, r0, r8, asr fp
    5f30:	andeq	ip, r0, ip, lsr fp
    5f34:	ldrdeq	r0, [r2], -r4
    5f38:	andeq	ip, r0, ip, asr #21
    5f3c:	ldrdeq	ip, [r0], -r8
    5f40:	andeq	pc, r0, r0, ror lr	; <UNPREDICTABLE>
    5f44:	andeq	ip, r0, r6, asr #21
    5f48:	andeq	r0, r2, lr, lsl #29
    5f4c:	andeq	ip, r0, r8, lsl #20
    5f50:	andeq	r0, r2, r4, ror #19
    5f54:	andeq	lr, r0, r6, lsr #19
    5f58:	andeq	ip, r0, r4, asr #12
    5f5c:	andeq	ip, r0, r0, lsl #19
    5f60:	blmi	1c18924 <__assert_fail@plt+0x1c152b8>
    5f64:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5f68:	ldmpl	r3, {r2, r9, sl, fp, ip}^
    5f6c:	svcmi	0x006eb08d
    5f70:	movwls	r6, #47131	; 0xb81b
    5f74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5f78:	vmvn.i32	q10, #983040	; 0x000f0000
    5f7c:	stccs	0, cr8, [r1], {150}	; 0x96
    5f80:	stccs	15, cr11, [r4], {24}
    5f84:			; <UNDEFINED> instruction: 0x2601bf14
    5f88:			; <UNDEFINED> instruction: 0xf0402600
    5f8c:			; <UNDEFINED> instruction: 0x4632809b
    5f90:			; <UNDEFINED> instruction: 0xf7ff4631
    5f94:			; <UNDEFINED> instruction: 0x4605fe97
    5f98:			; <UNDEFINED> instruction: 0xf0402800
    5f9c:	andcs	r8, r9, r1, lsr #1
    5fa0:			; <UNDEFINED> instruction: 0xff6af007
    5fa4:			; <UNDEFINED> instruction: 0xf0074606
    5fa8:	movwcs	pc, #7499	; 0x1d4b	; <UNPREDICTABLE>
    5fac:	rsbsle	r2, r0, r0, lsl #16
    5fb0:	suble	r2, r2, r4, lsl #24
    5fb4:	ldmdbmi	sp, {r2, r3, r9, fp, sp, pc}^
    5fb8:	addeq	lr, r3, r2, lsl #22
    5fbc:	streq	lr, [r5, #2818]	; 0xb02
    5fc0:	mvnscc	pc, #79	; 0x4f
    5fc4:	movwls	r4, #1145	; 0x479
    5fc8:			; <UNDEFINED> instruction: 0xf8452400
    5fcc:			; <UNDEFINED> instruction: 0x461a1c18
    5fd0:	tstls	r1, r5, lsl #18
    5fd4:	ldcmi	8, cr15, [r8], {64}	; 0x40
    5fd8:	ldrtmi	sl, [r0], -r6, lsl #18
    5fdc:			; <UNDEFINED> instruction: 0xf95af00a
    5fe0:	mvnslt	r4, r4, lsl #12
    5fe4:	ldrbtmi	r4, [sp], #-3410	; 0xfffff2ae
    5fe8:			; <UNDEFINED> instruction: 0xf7fd4620
    5fec:	bmi	1480a5c <__assert_fail@plt+0x147d3f0>
    5ff0:	ldrtmi	r2, [r3], -r0, lsl #2
    5ff4:	andls	r4, r1, #2046820352	; 0x7a000000
    5ff8:	strls	r4, [r0, #-2639]	; 0xfffff5b1
    5ffc:	andls	r4, r2, sl, ror r4
    6000:			; <UNDEFINED> instruction: 0xf7fe4608
    6004:	stmdals	r5, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
    6008:	blx	1ac203a <__assert_fail@plt+0x1abe9ce>
    600c:	blmi	1158940 <__assert_fail@plt+0x11552d4>
    6010:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6014:	blls	2e0084 <__assert_fail@plt+0x2dca18>
    6018:	cmple	r1, sl, asr r0
    601c:	andlt	r4, sp, r0, lsr #12
    6020:			; <UNDEFINED> instruction: 0x4603bdf0
    6024:	andcs	r9, r1, #81920	; 0x14000
    6028:			; <UNDEFINED> instruction: 0xf00a4630
    602c:			; <UNDEFINED> instruction: 0x4604f97d
    6030:	rscle	r2, r8, r0, lsl #16
    6034:	ldrbtmi	r4, [sp], #-3394	; 0xfffff2be
    6038:	stcne	7, cr14, [ip], #856	; 0x358
    603c:	bl	70474 <__assert_fail@plt+0x6ce08>
    6040:	blge	306654 <__assert_fail@plt+0x302fe8>
    6044:	streq	lr, [r4], #2819	; 0xb03
    6048:	streq	lr, [r5, #2819]	; 0xb03
    604c:			; <UNDEFINED> instruction: 0xf04f4a3d
    6050:	svcmi	0x003d33ff
    6054:	movwls	r2, #0
    6058:	ldrbtmi	r4, [pc], #-1146	; 6060 <__assert_fail@plt+0x29f4>
    605c:	ldccs	8, cr15, [r8], {69}	; 0x45
    6060:	ldcvc	8, cr15, [r8], {65}	; 0x41
    6064:	stmdbge	r5, {r1, r3, r4, r9, sl, lr}
    6068:			; <UNDEFINED> instruction: 0xf8449101
    606c:	stmdbge	r6, {r3, r4, sl, fp}
    6070:			; <UNDEFINED> instruction: 0xf00a4630
    6074:	strmi	pc, [r4], -pc, lsl #18
    6078:	strmi	fp, [r3], -r0, lsr #19
    607c:	andcs	r9, r1, #81920	; 0x14000
    6080:			; <UNDEFINED> instruction: 0xf00a4630
    6084:			; <UNDEFINED> instruction: 0x4604f951
    6088:	adcsle	r2, ip, r0, lsl #16
    608c:	ldrbtmi	r4, [sp], #-3375	; 0xfffff2d1
    6090:	blmi	bfff40 <__assert_fail@plt+0xbfc8d4>
    6094:	ldrbtmi	r2, [fp], #-1282	; 0xfffffafe
    6098:			; <UNDEFINED> instruction: 0xf0079306
    609c:	movwcs	pc, #15551	; 0x3cbf	; <UNPREDICTABLE>
    60a0:	str	r9, [r5, r7]
    60a4:	ldrbtmi	r4, [sp], #-3371	; 0xfffff2d5
    60a8:	mulcs	r1, lr, r7
    60ac:			; <UNDEFINED> instruction: 0xff58f7ff
    60b0:	stmdacs	r0, {r2, r9, sl, lr}
    60b4:	andcs	sp, r4, sl, lsr #3
    60b8:			; <UNDEFINED> instruction: 0xff52f7ff
    60bc:	str	r4, [r5, r4, lsl #12]!
    60c0:	svc	0x00ccf7fc
    60c4:	andcs	r4, r5, #36, 18	; 0x90000
    60c8:	ldrbtmi	r2, [r9], #-0
    60cc:	svc	0x00c0f7fc
    60d0:	stmdami	r2!, {r0, r9, sl, lr}
    60d4:			; <UNDEFINED> instruction: 0xf0064478
    60d8:	strdcs	pc, [r0], -r7
    60dc:	blx	ff7440de <__assert_fail@plt+0xff740a72>
    60e0:	andcs	r4, r5, #507904	; 0x7c000
    60e4:			; <UNDEFINED> instruction: 0x01244630
    60e8:			; <UNDEFINED> instruction: 0xf7fc4479
    60ec:	blmi	781fbc <__assert_fail@plt+0x77e950>
    60f0:	ldmdbpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    60f4:			; <UNDEFINED> instruction: 0xf0064621
    60f8:	blmi	70509c <__assert_fail@plt+0x701a30>
    60fc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
    6100:	andcs	fp, r0, r0, lsl r1
    6104:	blx	ff244106 <__assert_fail@plt+0xff240a9a>
    6108:	andcs	r4, r5, #24, 18	; 0x60000
    610c:			; <UNDEFINED> instruction: 0xf7fc4479
    6110:	bmi	601f98 <__assert_fail@plt+0x5fe92c>
    6114:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    6118:	blx	fe94213a <__assert_fail@plt+0xfe93eace>
    611c:	svclt	0x0000e7f1
    6120:	andeq	r0, r2, r0, asr #27
    6124:	andeq	r0, r0, r0, lsr #5
    6128:	andeq	r0, r2, ip, lsr #27
    612c:	andeq	ip, r0, ip, asr #19
    6130:	andeq	ip, r0, r2, lsr #29
    6134:			; <UNDEFINED> instruction: 0x0000c9bc
    6138:	muleq	r0, r8, r9
    613c:	andeq	r0, r2, r4, lsl sp
    6140:	andeq	ip, r0, r2, asr lr
    6144:	andeq	ip, r0, r0, asr #8
    6148:	andeq	ip, r0, r6, lsr r9
    614c:	andeq	ip, r0, lr, asr r8
    6150:	andeq	ip, r0, lr, lsl #8
    6154:	andeq	ip, r0, r6, asr #16
    6158:	andeq	ip, r0, lr, lsr #16
    615c:	andeq	fp, r0, ip, ror #24
    6160:	andeq	ip, r0, r8, lsr r8
    6164:	andeq	r0, r2, r8, lsr #15
    6168:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    616c:	andeq	ip, r0, r4, asr #16
    6170:	andeq	ip, r0, sl, ror #16
    6174:	strcs	fp, [r0], #-1336	; 0xfffffac8
    6178:	strtmi	r4, [r0], -r5, lsl #12
    617c:	strcc	r2, [r1], #-512	; 0xfffffe00
    6180:			; <UNDEFINED> instruction: 0xf7ff4629
    6184:	stccs	13, cr15, [r6], {159}	; 0x9f
    6188:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    618c:	ldrblt	r4, [r0, #-2833]!	; 0xfffff4ef
    6190:	cfldrsmi	mvf4, [r1], {123}	; 0x7b
    6194:	strcs	r4, [r0, #-1542]	; 0xfffff9fa
    6198:	ldrbtmi	r4, [ip], #-1584	; 0xfffff9d0
    619c:			; <UNDEFINED> instruction: 0xb123341c
    61a0:	ldcne	8, cr15, [ip], {84}	; 0x54
    61a4:	mcr	7, 5, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    61a8:	strcc	fp, [r1, #-368]	; 0xfffffe90
    61ac:	cfstrscs	mvf3, [r6, #-64]	; 0xffffffc0
    61b0:			; <UNDEFINED> instruction: 0xf854d00c
    61b4:			; <UNDEFINED> instruction: 0x46303c10
    61b8:	rscsle	r2, r6, r0, lsl #22
    61bc:	ldcne	8, cr15, [ip], {84}	; 0x54
    61c0:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    61c4:	mvnsle	r2, r0, lsl #16
    61c8:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    61cc:	rscscc	pc, pc, pc, asr #32
    61d0:	svclt	0x0000bd70
    61d4:	muleq	r2, r8, r0
    61d8:	strdeq	r0, [r2], -lr
    61dc:	push	{r1, r4, r5, r8, r9, fp, lr}
    61e0:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    61e4:	bl	d92b0 <__assert_fail@plt+0xd5c44>
    61e8:	bmi	c4adf0 <__assert_fail@plt+0xc47784>
    61ec:	ldrbtmi	fp, [ip], #-143	; 0xffffff71
    61f0:	stmiapl	r2!, {r3, r4, r6, r7, fp, sp, lr}
    61f4:	andls	r6, sp, #1179648	; 0x120000
    61f8:	andeq	pc, r0, #79	; 0x4f
    61fc:	eorsle	r2, r8, r0, lsl #16
    6200:	strmi	r6, [pc], -r3, lsl #16
    6204:			; <UNDEFINED> instruction: 0xb3a346e8
    6208:			; <UNDEFINED> instruction: 0xf1006843
    620c:			; <UNDEFINED> instruction: 0x07d90634
    6210:	blvs	10fb700 <__assert_fail@plt+0x10f8094>
    6214:	ldrtmi	fp, [r3], -fp, asr #6
    6218:	and	r2, r6, r5, lsl #10
    621c:			; <UNDEFINED> instruction: 0xf8536899
    6220:	addmi	r2, sp, #52, 30	; 0xd0
    6224:	strmi	fp, [sp], -r8, lsr #30
    6228:	ldmdavs	sl, {r1, r4, r8, ip, sp, pc}^
    622c:	ldrble	r0, [r5, #2002]!	; 0x7d2
    6230:	andsle	r2, sl, r5, lsl #26
    6234:	ldmdbeq	r0!, {r8, ip, sp, lr, pc}
    6238:	strbmi	r4, [r6], r4, lsl #12
    623c:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
    6240:	stcne	8, cr15, [ip], {84}	; 0x54
    6244:			; <UNDEFINED> instruction: 0xf85446f4
    6248:			; <UNDEFINED> instruction: 0xf10e2c08
    624c:			; <UNDEFINED> instruction: 0xf8540e10
    6250:	strbmi	r3, [ip, #-3076]	; 0xfffff3fc
    6254:	andeq	lr, pc, ip, lsr #17
    6258:	stmdavs	r0!, {r4, r5, r6, r7, r8, ip, lr, pc}
    625c:			; <UNDEFINED> instruction: 0xf8ce4639
    6260:	strbmi	r0, [r0], -r0
    6264:			; <UNDEFINED> instruction: 0xf7ff9502
    6268:	ldrtmi	pc, [r0], -fp, lsr #22	; <UNPREDICTABLE>
    626c:	blcs	20280 <__assert_fail@plt+0x1cc14>
    6270:	bmi	43a9a0 <__assert_fail@plt+0x437334>
    6274:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    6278:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    627c:	subsmi	r9, sl, sp, lsl #22
    6280:	andlt	sp, pc, pc, lsl #2
    6284:	mvnshi	lr, #12386304	; 0xbd0000
    6288:	ldccc	8, cr15, [r8], {86}	; 0x56
    628c:	rscle	r2, ip, r0, lsl #22
    6290:	stccc	8, cr15, [ip], #-344	; 0xfffffea8
    6294:	rscle	r2, r8, r4, lsl #22
    6298:			; <UNDEFINED> instruction: 0xf7ff4639
    629c:			; <UNDEFINED> instruction: 0x4630fb11
    62a0:			; <UNDEFINED> instruction: 0xf7fce7e4
    62a4:	svclt	0x0000eedc
    62a8:			; <UNDEFINED> instruction: 0x000206b6
    62ac:	andeq	r0, r2, r6, lsr fp
    62b0:	andeq	r0, r0, r0, lsr #5
    62b4:	andeq	r0, r2, lr, lsr #21
    62b8:	svcmi	0x00f0e92d
    62bc:	stc	12, cr1, [sp, #-260]!	; 0xfffffefc
    62c0:			; <UNDEFINED> instruction: 0xf8df8b04
    62c4:			; <UNDEFINED> instruction: 0xf8df2790
    62c8:	ldrbtmi	r3, [sl], #-1936	; 0xfffff870
    62cc:	mcr	15, 0, fp, cr8, cr8, {0}
    62d0:	addslt	r0, pc, r0, lsl sl	; <UNPREDICTABLE>
    62d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    62d8:			; <UNDEFINED> instruction: 0xf04f931d
    62dc:			; <UNDEFINED> instruction: 0xf04f0300
    62e0:	svclt	0x00080300
    62e4:	bcc	441b0c <__assert_fail@plt+0x43e4a0>
    62e8:	tstcc	r5, #3358720	; 0x334000
    62ec:	tstcc	r7, #3358720	; 0x334000
    62f0:	tstcc	r9, #3358720	; 0x334000
    62f4:	tstcc	fp, #3358720	; 0x334000
    62f8:	movwcs	fp, #7944	; 0x1f08
    62fc:			; <UNDEFINED> instruction: 0xf8df930b
    6300:	ldrbtmi	r3, [fp], #-1884	; 0xfffff8a4
    6304:	bcc	fe441b30 <__assert_fail@plt+0xfe43e4c4>
    6308:	vsubw.s8	q9, q0, d9
    630c:	movwls	r2, #37632	; 0x9300
    6310:	bcs	441b78 <__assert_fail@plt+0x43e50c>
    6314:			; <UNDEFINED> instruction: 0xf0002a05
    6318:			; <UNDEFINED> instruction: 0xf8df8118
    631c:	ldrbtmi	r3, [fp], #-1860	; 0xfffff8bc
    6320:	movwne	lr, #11011	; 0x2b03
    6324:	blcs	20698 <__assert_fail@plt+0x1d02c>
    6328:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    632c:	beq	d42740 <__assert_fail@plt+0xd3f0d4>
    6330:			; <UNDEFINED> instruction: 0x3730f8df
    6334:	movwls	r4, #33915	; 0x847b
    6338:	ldccc	8, cr15, [r4], #-360	; 0xfffffe98
    633c:			; <UNDEFINED> instruction: 0xf0002b00
    6340:			; <UNDEFINED> instruction: 0xf85a80fa
    6344:			; <UNDEFINED> instruction: 0x07da3c30
    6348:	rschi	pc, lr, r0, lsl #2
    634c:	ldclt	8, cr15, [ip], {90}	; 0x5a
    6350:	bl	f0fd0 <__assert_fail@plt+0xed964>
    6354:			; <UNDEFINED> instruction: 0xf852028b
    6358:	blcs	153f0 <__assert_fail@plt+0x11d84>
    635c:	rschi	pc, r4, r0, asr #32
    6360:			; <UNDEFINED> instruction: 0xf8422701
    6364:			; <UNDEFINED> instruction: 0xf1bb7c24
    6368:			; <UNDEFINED> instruction: 0xf0000f00
    636c:	bls	2270b4 <__assert_fail@plt+0x223a48>
    6370:	blx	10f3da <__assert_fail@plt+0x10bd6e>
    6374:			; <UNDEFINED> instruction: 0xf8d4240b
    6378:			; <UNDEFINED> instruction: 0xf1b88064
    637c:			; <UNDEFINED> instruction: 0xf0000f00
    6380:			; <UNDEFINED> instruction: 0xf89481e4
    6384:	stmib	sp, {r3, r5, r6}^
    6388:	stmdacs	r0, {r4, r8, r9, ip, sp}
    638c:	adcshi	pc, r1, #64	; 0x40
    6390:			; <UNDEFINED> instruction: 0x36d4f8df
    6394:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6398:	andscc	lr, r3, #3358720	; 0x334000
    639c:	teqlt	r3, fp, lsl #22
    63a0:	strbmi	r2, [r0], -r1, lsl #2
    63a4:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    63a8:			; <UNDEFINED> instruction: 0xf0402800
    63ac:	strcs	r8, [r0], #-189	; 0xffffff43
    63b0:	stmdage	lr, {r0, r1, r2, r3, r8, fp, sp, pc}
    63b4:	andls	r9, r2, r4, lsl #2
    63b8:			; <UNDEFINED> instruction: 0x4623a913
    63bc:	strbmi	r4, [r0], -r2, lsr #12
    63c0:	strls	r9, [r1], #-1027	; 0xfffffbfd
    63c4:			; <UNDEFINED> instruction: 0xf0099400
    63c8:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    63cc:	addshi	pc, r5, #64	; 0x40
    63d0:	vmovge.32	sl, d2[0]
    63d4:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    63d8:	eorge	pc, r8, sp, asr #17
    63dc:	bcc	fe441c04 <__assert_fail@plt+0xfe43e598>
    63e0:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    63e4:	ldrtmi	r2, [r2], r0, lsl #14
    63e8:			; <UNDEFINED> instruction: 0xf8cd447b
    63ec:	mcr	0, 0, r8, cr9, cr12, {0}
    63f0:	vmov	r3, s16
    63f4:	movwcs	r1, #2704	; 0xa90
    63f8:	strbmi	r9, [sl], -lr, lsl #16
    63fc:	stcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    6400:	vsub.i8	d18, d0, d0
    6404:	stmdacc	r1, {r1, r2, r6, r7, pc}
    6408:	ldcpl	14, cr9, [r3], #-64	; 0xffffffc0
    640c:	svclt	0x00182b0d
    6410:	tstle	r3, sl, lsl #22
    6414:	stmdacc	r1, {r0, r1, r2, r4, r5, sl, ip, lr}
    6418:	mrcls	2, 0, sp, cr0, cr6, {7}
    641c:			; <UNDEFINED> instruction: 0x4630213a
    6420:	svc	0x006ef7fc
    6424:	strmi	r4, [r5], -r4, lsl #12
    6428:			; <UNDEFINED> instruction: 0xf805b370
    642c:	teqcs	sl, r1, lsl #22
    6430:			; <UNDEFINED> instruction: 0xf7fc4628
    6434:	strmi	lr, [r4], -r6, ror #30
    6438:			; <UNDEFINED> instruction: 0xf804b108
    643c:	andcs	r7, r0, r1, lsl #22
    6440:	ldmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6444:			; <UNDEFINED> instruction: 0x46284651
    6448:			; <UNDEFINED> instruction: 0xf7fc2200
    644c:	strmi	lr, [r5], -r2, asr #30
    6450:	svc	0x0082f7fc
    6454:	stmdbcs	r0, {r0, fp, sp, lr}
    6458:	addhi	pc, r7, r0, asr #32
    645c:	ldmdavc	fp, {r1, r4, r8, r9, fp, ip, pc}
    6460:	sbcseq	pc, pc, #3
    6464:	svclt	0x00182b3a
    6468:			; <UNDEFINED> instruction: 0xf0402a00
    646c:	cdpls	0, 1, cr8, cr0, cr8, {4}
    6470:	teqcs	sl, r4, asr r1
    6474:			; <UNDEFINED> instruction: 0xf7fc4620
    6478:	tstlt	r0, r4, asr #30
    647c:			; <UNDEFINED> instruction: 0xf0157007
    6480:	mrcls	15, 0, r0, cr0, cr0, {0}
    6484:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    6488:	beq	441cf0 <__assert_fail@plt+0x43e684>
    648c:			; <UNDEFINED> instruction: 0x4631465a
    6490:	blx	fe044490 <__assert_fail@plt+0xfe040e24>
    6494:	stmdacs	r0, {r7, r9, sl, lr}
    6498:	stmibvs	r3, {r0, r1, r3, r5, r7, ip, lr, pc}^
    649c:			; <UNDEFINED> instruction: 0xf0402b00
    64a0:			; <UNDEFINED> instruction: 0xf8d88257
    64a4:	movwcs	r0, #4100	; 0x1004
    64a8:	andscc	pc, ip, r8, asr #17
    64ac:			; <UNDEFINED> instruction: 0xf8c84328
    64b0:	stccs	0, cr0, [r0], {4}
    64b4:	stmdavc	r3!, {r0, r2, r3, r4, r7, ip, lr, pc}
    64b8:	addsle	r2, sl, r0, lsl #22
    64bc:			; <UNDEFINED> instruction: 0xf7fc4620
    64c0:			; <UNDEFINED> instruction: 0xf8c8efb8
    64c4:	ldr	r0, [r4, r0, lsr #32]
    64c8:	strtmi	sp, [r8], -r3, lsl #2
    64cc:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    64d0:			; <UNDEFINED> instruction: 0xf7fcb148
    64d4:			; <UNDEFINED> instruction: 0xf8dfef42
    64d8:	blls	28fb40 <__assert_fail@plt+0x28c4d4>
    64dc:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    64e0:			; <UNDEFINED> instruction: 0xf7fe2001
    64e4:			; <UNDEFINED> instruction: 0xf8dffb97
    64e8:	tstcs	r8, ip, lsl #11
    64ec:	andcs	r9, r1, #1792	; 0x700
    64f0:	mrc	4, 0, r4, cr8, cr11, {3}
    64f4:	blx	48d3e <__assert_fail@plt+0x456d2>
    64f8:	mvnvs	r3, fp, lsl #6
    64fc:	eorhi	pc, r8, r4, asr #17
    6500:	svcvs	0x00192200
    6504:	blx	11c4504 <__assert_fail@plt+0x11c0e98>
    6508:	ldreq	r6, [fp], -r3, asr #16
    650c:	stmdavs	r3!, {r0, r1, r8, sl, ip, lr, pc}^
    6510:	orreq	pc, r0, #67	; 0x43
    6514:	strtmi	r6, [r8], -r3, rrx
    6518:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    651c:			; <UNDEFINED> instruction: 0xf0402800
    6520:	ldmdals	r1, {r4, r6, r9, pc}
    6524:	ldcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    6528:	beq	d42958 <__assert_fail@plt+0xd3f2ec>
    652c:	ldccc	8, cr15, [r4], #-360	; 0xfffffe98
    6530:			; <UNDEFINED> instruction: 0xf47f2b00
    6534:	blls	2f2154 <__assert_fail@plt+0x2eeae8>
    6538:	mrc	1, 0, fp, cr8, cr11, {1}
    653c:	movwcc	r3, #6672	; 0x1a10
    6540:	vmla.f64	d2, d8, d5
    6544:			; <UNDEFINED> instruction: 0xf77f3a10
    6548:			; <UNDEFINED> instruction: 0xf8dfaee3
    654c:			; <UNDEFINED> instruction: 0xf8df252c
    6550:	ldrbtmi	r3, [sl], #-1288	; 0xfffffaf8
    6554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6558:	subsmi	r9, sl, sp, lsl fp
    655c:	rsbhi	pc, r2, #64	; 0x40
    6560:	ldc	0, cr11, [sp], #124	; 0x7c
    6564:	pop	{r2, r8, r9, fp, pc}
    6568:	blls	1ea530 <__assert_fail@plt+0x1e6ec4>
    656c:			; <UNDEFINED> instruction: 0xf8df2001
    6570:	movwls	r2, #1292	; 0x50c
    6574:	blls	417764 <__assert_fail@plt+0x4140f8>
    6578:	blx	134457a <__assert_fail@plt+0x1340f0e>
    657c:	blls	20033c <__assert_fail@plt+0x1fccd0>
    6580:	mufe	f2, f1, f0
    6584:	andcs	r2, r1, r0, lsl sl
    6588:	blls	42b190 <__assert_fail@plt+0x427b24>
    658c:	blx	10c458e <__assert_fail@plt+0x10c0f22>
    6590:	ldrbmi	lr, [r6], -sp, ror #14
    6594:			; <UNDEFINED> instruction: 0x801cf8dd
    6598:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    659c:	stmdals	lr, {r0, r1, r8, ip, lr, pc}
    65a0:	ldcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    65a4:			; <UNDEFINED> instruction: 0xf7fcb148
    65a8:			; <UNDEFINED> instruction: 0xf8dfeed8
    65ac:			; <UNDEFINED> instruction: 0x464324d4
    65b0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    65b4:			; <UNDEFINED> instruction: 0xf7fe2001
    65b8:	stmdals	lr, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    65bc:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    65c0:			; <UNDEFINED> instruction: 0xf0402800
    65c4:	stmdbls	pc, {r1, r4, r5, r7, r8, pc}	; <UNPREDICTABLE>
    65c8:	andcs	r4, r1, #53477376	; 0x3300000
    65cc:			; <UNDEFINED> instruction: 0xf0094640
    65d0:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    65d4:	orrshi	pc, ip, r0, asr #32
    65d8:			; <UNDEFINED> instruction: 0xf00a980f
    65dc:	ldrbmi	pc, [r9], -r1, lsl #17	; <UNPREDICTABLE>
    65e0:	beq	441e48 <__assert_fail@plt+0x43e7dc>
    65e4:	stc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    65e8:	ldrne	pc, [r8], #2271	; 0x8df
    65ec:	andls	r4, sl, r9, ror r4
    65f0:	mrc	7, 7, APSR_nzcv, cr8, cr12, {7}
    65f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    65f8:			; <UNDEFINED> instruction: 0x81b6f000
    65fc:	bvc	fe441e64 <__assert_fail@plt+0xfe43e7f8>
    6600:	strcc	pc, [r4], #2271	; 0x8df
    6604:	eorsge	pc, r0, sp, asr #17
    6608:	movwls	r4, #29819	; 0x747b
    660c:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    6610:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6614:	strmi	pc, [r1, #-578]	; 0xfffffdbe
    6618:	strbmi	r2, [sl], -r0, lsl #6
    661c:			; <UNDEFINED> instruction: 0x46304639
    6620:	mrrc	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    6624:	ldclle	8, cr2, [r7, #-0]
    6628:	stmdavc	r3!, {r4, sl, fp, ip, pc}
    662c:	svclt	0x00182b20
    6630:	tstle	r5, r9, lsl #22
    6634:	svccc	0x0001f814
    6638:	svclt	0x00182b09
    663c:	rscsle	r2, r9, r0, lsr #22
    6640:	svclt	0x009a2b0d
    6644:			; <UNDEFINED> instruction: 0xf003fa25
    6648:	andeq	pc, r1, r0
    664c:	blcs	8ce654 <__assert_fail@plt+0x8cafe8>
    6650:			; <UNDEFINED> instruction: 0x4603bf14
    6654:	movweq	pc, #4160	; 0x1040	; <UNPREDICTABLE>
    6658:	bicsle	r2, sp, r0, lsl #22
    665c:	strtmi	r7, [r5], -r3, lsr #16
    6660:	svceq	0x00dff013
    6664:	rscs	sp, r9, r6, lsl #2
    6668:	svccc	0x0001f815
    666c:	svceq	0x00dff013
    6670:	rscshi	pc, r4, r0
    6674:			; <UNDEFINED> instruction: 0xf0002b09
    6678:	blcc	2a6a58 <__assert_fail@plt+0x2a33ec>
    667c:	blcs	6731f0 <__assert_fail@plt+0x66fb84>
    6680:	blx	abca50 <__assert_fail@plt+0xab93e4>
    6684:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
    6688:			; <UNDEFINED> instruction: 0xf885d5ee
    668c:	cdp	0, 1, cr8, cr8, cr0, {0}
    6690:			; <UNDEFINED> instruction: 0x465a0a10
    6694:			; <UNDEFINED> instruction: 0xf7fe9910
    6698:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    669c:	stmdbvs	r2, {r1, r3, r4, r5, r7, ip, lr, pc}^
    66a0:	blls	1d8150 <__assert_fail@plt+0x1d4ae4>
    66a4:	bl	d7ec0 <__assert_fail@plt+0xd4854>
    66a8:			; <UNDEFINED> instruction: 0xf8d202c2
    66ac:	bllt	1e4ab34 <__assert_fail@plt+0x1e474c8>
    66b0:	mulcs	r0, sl, r8
    66b4:			; <UNDEFINED> instruction: 0xf0402a00
    66b8:	ldmmi	r4!, {r2, r3, r4, r5, r6, r8, pc}^
    66bc:			; <UNDEFINED> instruction: 0xf7fc4478
    66c0:			; <UNDEFINED> instruction: 0x4604eeb8
    66c4:	bvs	fea60878 <__assert_fail@plt+0xfea5d20c>
    66c8:	strtle	r0, [ip], #-1880	; 0xfffff8a8
    66cc:			; <UNDEFINED> instruction: 0x4608b111
    66d0:	stc	7, cr15, [r2], #1008	; 0x3f0
    66d4:	ldr	r6, [r9, ip, lsr #5]
    66d8:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    66dc:	ldrtmi	sp, [r0], -r3, lsl #2
    66e0:	ldcl	7, cr15, [sl], {252}	; 0xfc
    66e4:			; <UNDEFINED> instruction: 0xf7fcb140
    66e8:	bmi	ffa81fd0 <__assert_fail@plt+0xffa7e964>
    66ec:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
    66f0:	andcs	r6, r1, r1, lsl #16
    66f4:	blx	fe3c46f4 <__assert_fail@plt+0xfe3c1088>
    66f8:			; <UNDEFINED> instruction: 0xf7fc4630
    66fc:	stmdacs	r0, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    6700:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    6704:			; <UNDEFINED> instruction: 0xf10a9810
    6708:			; <UNDEFINED> instruction: 0xf7fc0a34
    670c:	str	lr, [sp, -r6, lsl #25]
    6710:	ldrbmi	r2, [r0], -r1, lsl #18
    6714:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    6718:	mcr	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    671c:	bvs	fea608d0 <__assert_fail@plt+0xfea5d264>
    6720:	ldrbeq	r4, [r8, -r4, lsl #12]
    6724:	stmdbcs	r0, {r1, r4, r6, r7, r8, sl, ip, lr, pc}
    6728:	ldmmi	sl, {r2, r4, r6, r7, ip, lr, pc}^
    672c:	tstls	sp, r2, lsr #12
    6730:			; <UNDEFINED> instruction: 0xf0094478
    6734:	stmdbls	sp, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
    6738:	strmi	r4, [r8], -r3, lsl #12
    673c:			; <UNDEFINED> instruction: 0xf7fc62ab
    6740:	strtmi	lr, [r0], -ip, ror #24
    6744:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    6748:	cdp	7, 1, cr14, cr8, cr0, {3}
    674c:			; <UNDEFINED> instruction: 0x46420a10
    6750:	stmib	sp, {r0, r5, r6, r8, r9, sl, fp, sp, lr}^
    6754:			; <UNDEFINED> instruction: 0xf7fe8811
    6758:	andls	pc, r7, sp, lsl r9	; <UNPREDICTABLE>
    675c:			; <UNDEFINED> instruction: 0xf0002800
    6760:	blls	1e6d20 <__assert_fail@plt+0x1e36b4>
    6764:	blcs	20ed8 <__assert_fail@plt+0x1d86c>
    6768:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    676c:	mrc	6, 0, r4, cr8, cr9, {2}
    6770:			; <UNDEFINED> instruction: 0xf7fe0a10
    6774:	stmibmi	r8, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
    6778:	andls	r4, sl, r9, ror r4
    677c:	mrc	7, 1, APSR_nzcv, cr2, cr12, {7}
    6780:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6784:	msrhi	CPSR_sxc, r0
    6788:			; <UNDEFINED> instruction: 0xf10dae12
    678c:	vmla.i8	q8, q1, q2
    6790:	movwcs	r4, #1025	; 0x401
    6794:			; <UNDEFINED> instruction: 0x46494632
    6798:			; <UNDEFINED> instruction: 0xf7fc4628
    679c:	stmdacs	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    67a0:	mrcge	7, 4, APSR_nzcv, cr2, cr15, {3}
    67a4:	stmdavc	r3, {r0, r4, fp, ip, pc}
    67a8:	svclt	0x00182b20
    67ac:	tstle	r5, r9, lsl #22
    67b0:	svccc	0x0001f810
    67b4:	svclt	0x00182b09
    67b8:	rscsle	r2, r9, r0, lsr #22
    67bc:	svclt	0x009a2b0d
    67c0:	vpmax.s8	d15, d3, d20
    67c4:	andeq	pc, r1, #2
    67c8:	blcs	8cefd0 <__assert_fail@plt+0x8cb964>
    67cc:	sadd16mi	fp, r3, r4
    67d0:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
    67d4:	bicsle	r2, ip, r0, lsl #22
    67d8:	strmi	r7, [r1], -r3, lsl #16
    67dc:	svclt	0x00972b0d
    67e0:			; <UNDEFINED> instruction: 0xf703fa24
    67e4:	mvnsmi	r2, #262144	; 0x40000
    67e8:	streq	pc, [r1, -r7]
    67ec:	svclt	0x000c2b23
    67f0:			; <UNDEFINED> instruction: 0xf0072700
    67f4:	orrlt	r0, r7, r1, lsl #14
    67f8:	svccs	0x0001f811
    67fc:	svclt	0x00972a0d
    6800:	vpmax.u8	d15, d2, d20
    6804:	bicsmi	r4, fp, #61865984	; 0x3b00000
    6808:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    680c:	svclt	0x000c2a23
    6810:			; <UNDEFINED> instruction: 0xf0032300
    6814:	blcs	7420 <__assert_fail@plt+0x3db4>
    6818:			; <UNDEFINED> instruction: 0xf811d1ee
    681c:	blcs	815828 <__assert_fail@plt+0x8121bc>
    6820:	blcs	276488 <__assert_fail@plt+0x272e1c>
    6824:	sqtnee	f5, f7
    6828:			; <UNDEFINED> instruction: 0xf8134619
    682c:	bcs	251c38 <__assert_fail@plt+0x24e5cc>
    6830:	bcs	836498 <__assert_fail@plt+0x832e2c>
    6834:	movwcs	sp, #248	; 0xf8
    6838:			; <UNDEFINED> instruction: 0xf1b8700b
    683c:	rsbsle	r0, lr, r0, lsl #30
    6840:			; <UNDEFINED> instruction: 0xffd0f7fe
    6844:	strmi	r4, [r2], -r1, asr #12
    6848:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
    684c:			; <UNDEFINED> instruction: 0xffc2f008
    6850:	strbmi	r4, [r0], -r7, lsl #12
    6854:	bl	ff84484c <__assert_fail@plt+0xff8411e0>
    6858:			; <UNDEFINED> instruction: 0xe79a46b8
    685c:	svclt	0x00182b09
    6860:			; <UNDEFINED> instruction: 0xf47f2b20
    6864:	qadd16mi	sl, r9, r2
    6868:	blhi	84874 <__assert_fail@plt+0x81208>
    686c:	blcs	264a20 <__assert_fail@plt+0x2613b4>
    6870:	blcs	8364d8 <__assert_fail@plt+0x832e6c>
    6874:			; <UNDEFINED> instruction: 0xf811d105
    6878:	blcs	256484 <__assert_fail@plt+0x252e18>
    687c:	blcs	8364e4 <__assert_fail@plt+0x832e78>
    6880:	blcs	37ac6c <__assert_fail@plt+0x377600>
    6884:	svclt	0x0097460a
    6888:	andmi	pc, r1, r2, asr #4
    688c:	sbcsmi	r2, r8, r1
    6890:	svclt	0x009843c0
    6894:	andeq	pc, r1, r0
    6898:	svclt	0x000c2b23
    689c:			; <UNDEFINED> instruction: 0xf0002000
    68a0:	tstlt	r0, #1
    68a4:	strmi	pc, [r1, #-578]	; 0xfffffdbe
    68a8:	svcgt	0x0001f812
    68ac:	svceq	0x000df1bc
    68b0:	blx	976714 <__assert_fail@plt+0x9730a8>
    68b4:	strmi	pc, [r3], -ip, lsl #6
    68b8:			; <UNDEFINED> instruction: 0xf00343db
    68bc:			; <UNDEFINED> instruction: 0xf1bc0301
    68c0:	svclt	0x000c0f23
    68c4:			; <UNDEFINED> instruction: 0xf0032300
    68c8:	blcs	74d4 <__assert_fail@plt+0x3e68>
    68cc:	addmi	sp, sl, #236, 2	; 0x3b
    68d0:	ldrmi	sp, [r3], -fp, lsl #18
    68d4:	addsmi	lr, r9, #1
    68d8:			; <UNDEFINED> instruction: 0x461ad05d
    68dc:			; <UNDEFINED> instruction: 0xf8123b01
    68e0:	stmdacs	r9, {r0, sl, fp}
    68e4:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    68e8:			; <UNDEFINED> instruction: 0x460dd0f5
    68ec:	andhi	pc, r0, r2, lsl #17
    68f0:			; <UNDEFINED> instruction: 0xf007e6cd
    68f4:	strmi	pc, [r0], r1, asr #21
    68f8:			; <UNDEFINED> instruction: 0xf7fce54a
    68fc:	bmi	1a4214c <__assert_fail@plt+0x1a3eae0>
    6900:	strbmi	r4, [r3], -r1, lsr #12
    6904:	andls	r4, r0, sl, ror r4
    6908:			; <UNDEFINED> instruction: 0xf7fe2001
    690c:	ldrb	pc, [pc, #-2435]	; 5f91 <__assert_fail@plt+0x2925>	; <UNPREDICTABLE>
    6910:			; <UNDEFINED> instruction: 0xf7fc9c12
    6914:	bmi	1902134 <__assert_fail@plt+0x18feac8>
    6918:	tstcs	r0, r3, asr #12
    691c:	strls	r4, [r0], #-1146	; 0xfffffb86
    6920:	andcs	r9, r1, r1
    6924:			; <UNDEFINED> instruction: 0xf976f7fe
    6928:			; <UNDEFINED> instruction: 0xf7fce656
    692c:	bmi	17c1d8c <__assert_fail@plt+0x17be720>
    6930:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    6934:	andcs	r6, r1, r1, lsl #16
    6938:			; <UNDEFINED> instruction: 0xf96cf7fe
    693c:			; <UNDEFINED> instruction: 0xf7fee643
    6940:			; <UNDEFINED> instruction: 0x4601ff51
    6944:	beq	fe4421b0 <__assert_fail@plt+0xfe43eb44>
    6948:			; <UNDEFINED> instruction: 0xff44f008
    694c:	str	r4, [r0, -r0, lsl #13]!
    6950:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    6954:	ldrtmi	r9, [r3], -r7, lsl #20
    6958:	andcs	r6, r1, r1, lsl #16
    695c:	bmi	14eb164 <__assert_fail@plt+0x14e7af8>
    6960:			; <UNDEFINED> instruction: 0xf7fe447a
    6964:	ldr	pc, [ip, #2391]	; 0x957
    6968:	ldcl	7, cr15, [r6], #1008	; 0x3f0
    696c:	stmdbcs	r2, {r0, fp, sp, lr}
    6970:	mcrge	4, 6, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    6974:	ldrtmi	r4, [r0], -lr, asr #20
    6978:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
    697c:			; <UNDEFINED> instruction: 0xf94af7fe
    6980:			; <UNDEFINED> instruction: 0xf7fce6c0
    6984:	bmi	1301d34 <__assert_fail@plt+0x12fe6c8>
    6988:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
    698c:	andcs	r6, r1, r1, lsl #16
    6990:			; <UNDEFINED> instruction: 0xf940f7fe
    6994:			; <UNDEFINED> instruction: 0x460ae6b6
    6998:			; <UNDEFINED> instruction: 0xf882460d
    699c:	ldrbt	r8, [r6], -r0
    69a0:			; <UNDEFINED> instruction: 0xff20f7fe
    69a4:	stmdami	r4, {r0, r9, sl, lr}^
    69a8:			; <UNDEFINED> instruction: 0xf0084478
    69ac:			; <UNDEFINED> instruction: 0x4604ff13
    69b0:	bmi	10c03d8 <__assert_fail@plt+0x10bcd6c>
    69b4:			; <UNDEFINED> instruction: 0x46084653
    69b8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    69bc:			; <UNDEFINED> instruction: 0xf92af7fe
    69c0:			; <UNDEFINED> instruction: 0xf7fce67b
    69c4:	bmi	fc1cf4 <__assert_fail@plt+0xfbe688>
    69c8:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
    69cc:	andcs	r6, r1, r1, lsl #16
    69d0:			; <UNDEFINED> instruction: 0xf920f7fe
    69d4:			; <UNDEFINED> instruction: 0xf7fce5a5
    69d8:	bmi	ec1ce0 <__assert_fail@plt+0xebe674>
    69dc:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
    69e0:	strtmi	r6, [r8], -r1, lsl #16
    69e4:			; <UNDEFINED> instruction: 0xf916f7fe
    69e8:	strtmi	r9, [sl], -r7, lsl #22
    69ec:	beq	442254 <__assert_fail@plt+0x43ebe8>
    69f0:	bicsvs	r6, pc, r1, lsr #30
    69f4:			; <UNDEFINED> instruction: 0xf7fd629d
    69f8:	stmdavs	r3, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    69fc:			; <UNDEFINED> instruction: 0xf57f061a
    6a00:	bls	1f2048 <__assert_fail@plt+0x1ee9dc>
    6a04:			; <UNDEFINED> instruction: 0xf0436853
    6a08:	subsvs	r0, r3, r0, lsl #7
    6a0c:	blmi	bc0038 <__assert_fail@plt+0xbbc9cc>
    6a10:	rsbne	pc, r9, #64, 12	; 0x4000000
    6a14:	stmdami	lr!, {r0, r2, r3, r5, r8, fp, lr}
    6a18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6a1c:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
    6a20:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    6a24:	bl	6c4a1c <__assert_fail@plt+0x6c13b0>
    6a28:			; <UNDEFINED> instruction: 0xf6404b2a
    6a2c:	stmdbmi	sl!, {r0, r1, r9, ip}
    6a30:	ldrbtmi	r4, [fp], #-2090	; 0xfffff7d6
    6a34:			; <UNDEFINED> instruction: 0x33ac4479
    6a38:			; <UNDEFINED> instruction: 0xf7fc4478
    6a3c:	blmi	a422a4 <__assert_fail@plt+0xa3ec38>
    6a40:	andne	pc, r2, #64, 12	; 0x4000000
    6a44:	stmdami	r8!, {r0, r1, r2, r5, r8, fp, lr}
    6a48:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6a4c:	ldrbtmi	r3, [r8], #-940	; 0xfffffc54
    6a50:	mcr	7, 0, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    6a54:	andeq	r0, r2, sl, asr sl
    6a58:	andeq	r0, r0, r0, lsr #5
    6a5c:	andeq	ip, r0, r6, lsl r8
    6a60:	andeq	r0, r2, sl, ror r5
    6a64:	andeq	r0, r2, r4, ror #10
    6a68:	andeq	ip, r0, r2, lsr #12
    6a6c:	andeq	ip, r0, r8, lsr r6
    6a70:	muleq	r0, r8, r6
    6a74:	andeq	r0, r2, r8, lsr #7
    6a78:	ldrdeq	r0, [r2], -r2
    6a7c:	andeq	ip, r0, r4, lsl #9
    6a80:	andeq	ip, r0, r0, asr #9
    6a84:	andeq	lr, r0, r4, asr #9
    6a88:	muleq	r2, r0, r2
    6a8c:	andeq	ip, r0, r8, asr r4
    6a90:	andeq	ip, r0, r2, lsl #7
    6a94:	andeq	ip, r0, ip, ror #7
    6a98:	andeq	lr, r0, r8, lsr r3
    6a9c:	andeq	ip, r0, r2, lsr #6
    6aa0:	andeq	ip, r0, r4, asr #1
    6aa4:	andeq	ip, r0, r0, lsl #3
    6aa8:	andeq	ip, r0, r6, asr r1
    6aac:	andeq	ip, r0, ip, ror #1
    6ab0:	andeq	ip, r0, r6, asr #2
    6ab4:	strdeq	ip, [r0], -lr
    6ab8:	andeq	ip, r0, r0, ror r1
    6abc:	andeq	ip, r0, lr, lsr #2
    6ac0:	strheq	ip, [r0], -lr
    6ac4:	andeq	ip, r0, sl, ror #2
    6ac8:	muleq	r0, r8, lr
    6acc:	andeq	fp, r0, r6, lsr fp
    6ad0:	andeq	fp, r0, r2, ror lr
    6ad4:	andeq	sp, r0, lr, ror lr
    6ad8:	andeq	fp, r0, ip, lsl fp
    6adc:	strdeq	ip, [r0], -r8
    6ae0:	andeq	sp, r0, r8, ror #28
    6ae4:	andeq	fp, r0, r6, lsl #22
    6ae8:	ldrdeq	ip, [r0], -r6
    6aec:	svcmi	0x00f0e92d
    6af0:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    6af4:	stmdacs	r5, {r1, r2, r8, r9, fp, pc}
    6af8:	ldclne	8, cr15, [ip], {223}	; 0xdf
    6afc:	adcslt	r4, r9, r9, ror r4
    6b00:			; <UNDEFINED> instruction: 0xf8df9306
    6b04:	andls	r3, pc, #216, 24	; 0xd800
    6b08:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    6b0c:			; <UNDEFINED> instruction: 0xf04f9337
    6b10:			; <UNDEFINED> instruction: 0xf8df0300
    6b14:	ldrbtmi	r3, [fp], #-3276	; 0xfffff334
    6b18:			; <UNDEFINED> instruction: 0x461a9310
    6b1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b20:	tstcc	r3, #3358720	; 0x334000
    6b24:	adcshi	pc, r9, r0
    6b28:	bleq	1742f64 <__assert_fail@plt+0x173f8f8>
    6b2c:	mcr	12, 0, sl, cr9, cr15, {0}
    6b30:	stmdbge	pc!, {r4, r9, fp}	; <UNPREDICTABLE>
    6b34:	ldrbmi	r4, [sl], -r5, lsr #12
    6b38:	strls	sl, [fp], #-2087	; 0xfffff7d9
    6b3c:	tstls	sp, lr
    6b40:	sublt	pc, r4, sp, asr #17
    6b44:	blcc	144c54 <__assert_fail@plt+0x1415e8>
    6b48:			; <UNDEFINED> instruction: 0xf84442aa
    6b4c:			; <UNDEFINED> instruction: 0xf8403b04
    6b50:			; <UNDEFINED> instruction: 0xf8413b04
    6b54:	mvnsle	r3, r4, lsl #22
    6b58:	svceq	0x0000f1b8
    6b5c:	adcshi	pc, r8, r0
    6b60:	beq	1442f9c <__assert_fail@plt+0x143f930>
    6b64:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    6b68:	ldclcc	8, cr15, [r8], #-892	; 0xfffffc84
    6b6c:	blt	fe442394 <__assert_fail@plt+0xfe43ed28>
    6b70:	ldrbmi	r2, [r6], -r0, lsl #10
    6b74:	ldrbtmi	r4, [fp], #-1739	; 0xfffff935
    6b78:	movwcs	r9, #771	; 0x303
    6b7c:			; <UNDEFINED> instruction: 0x46594632
    6b80:			; <UNDEFINED> instruction: 0xf7fc4640
    6b84:	stmdacs	r0, {r5, r7, r8, fp, sp, lr, pc}
    6b88:	addshi	pc, r7, r0, asr #6
    6b8c:	ldcls	8, cr3, [r3], {1}
    6b90:	blcs	35dc24 <__assert_fail@plt+0x35a5b8>
    6b94:	blcs	2b67fc <__assert_fail@plt+0x2b3190>
    6b98:	strtpl	sp, [r5], #-259	; 0xfffffefd
    6b9c:	rscsle	r3, r6, #65536	; 0x10000
    6ba0:	teqcs	sl, r3, lsl ip
    6ba4:			; <UNDEFINED> instruction: 0xf7fc4620
    6ba8:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    6bac:			; <UNDEFINED> instruction: 0x4604d050
    6bb0:			; <UNDEFINED> instruction: 0xf804213a
    6bb4:	strtmi	r5, [r0], -r1, lsl #22
    6bb8:	bl	fe8c4bb0 <__assert_fail@plt+0xfe8c1544>
    6bbc:	smlabblt	r8, r1, r6, r4
    6bc0:	blpl	84bec <__assert_fail@plt+0x81580>
    6bc4:			; <UNDEFINED> instruction: 0xf7fc2000
    6bc8:	ldmdbge	r6, {r2, r4, r7, sl, fp, sp, lr, pc}
    6bcc:	strtmi	r2, [r0], -r0, lsl #4
    6bd0:	bl	1fc4bc8 <__assert_fail@plt+0x1fc155c>
    6bd4:			; <UNDEFINED> instruction: 0xf7fc4607
    6bd8:	stmdavs	r1, {r6, r7, r8, r9, fp, sp, lr, pc}
    6bdc:	teqle	fp, r0, lsl #18
    6be0:	ldmdavc	fp, {r1, r2, r4, r8, r9, fp, ip, pc}
    6be4:	sbcseq	pc, pc, #3
    6be8:	svclt	0x00182b3a
    6bec:			; <UNDEFINED> instruction: 0xf0402a00
    6bf0:			; <UNDEFINED> instruction: 0xf027847e
    6bf4:			; <UNDEFINED> instruction: 0xf1b90780
    6bf8:			; <UNDEFINED> instruction: 0xf0010f00
    6bfc:	teqcs	sl, ip
    6c00:			; <UNDEFINED> instruction: 0xf7fc4648
    6c04:	tstlt	r0, lr, ror fp
    6c08:	ldcls	0, cr7, [r3], {5}
    6c0c:	beq	442478 <__assert_fail@plt+0x43ee0c>
    6c10:	strtmi	r2, [r1], -r0, lsl #4
    6c14:	mrc2	7, 5, pc, cr14, cr13, {7}
    6c18:	stmdacs	r0, {r1, r7, r9, sl, lr}
    6c1c:	ldrbhi	pc, [lr], #-0	; <UNPREDICTABLE>
    6c20:	ldrdcc	pc, [r4], -sl
    6c24:	orreq	pc, r0, #19
    6c28:	movwls	sp, #264	; 0x108
    6c2c:	mrc	6, 0, r4, cr8, cr10, {1}
    6c30:			; <UNDEFINED> instruction: 0x464b1a90
    6c34:			; <UNDEFINED> instruction: 0xf7fe4650
    6c38:	ldr	pc, [lr, pc, asr #21]
    6c3c:	blcs	fea44fc0 <__assert_fail@plt+0xfea41954>
    6c40:			; <UNDEFINED> instruction: 0xf8da2100
    6c44:	strmi	r3, [r8], -r0
    6c48:			; <UNDEFINED> instruction: 0xf7fd447a
    6c4c:	ldr	pc, [r4, r3, ror #31]
    6c50:	ldrdls	pc, [ip], -sp
    6c54:	ldrb	r4, [r9, r7, lsl #12]
    6c58:	blcs	fe444fdc <__assert_fail@plt+0xfe441970>
    6c5c:	blls	4cec68 <__assert_fail@plt+0x4cb5fc>
    6c60:			; <UNDEFINED> instruction: 0xf7fd447a
    6c64:	sbfx	pc, r7, #31, #28
    6c68:			; <UNDEFINED> instruction: 0xf0402c00
    6c6c:			; <UNDEFINED> instruction: 0xf0088710
    6c70:	ldmdals	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6c74:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c78:	stcls	13, cr9, [fp], {13}
    6c7c:			; <UNDEFINED> instruction: 0xf8549f0e
    6c80:			; <UNDEFINED> instruction: 0xf7fc0b04
    6c84:			; <UNDEFINED> instruction: 0xf857e9ca
    6c88:			; <UNDEFINED> instruction: 0xf7fc0b04
    6c8c:			; <UNDEFINED> instruction: 0xf855e9c6
    6c90:			; <UNDEFINED> instruction: 0xf7fc0b04
    6c94:	adcsmi	lr, r4, #3178496	; 0x308000
    6c98:			; <UNDEFINED> instruction: 0xf8dfd1f1
    6c9c:			; <UNDEFINED> instruction: 0xf8df2b54
    6ca0:	ldrbtmi	r3, [sl], #-2876	; 0xfffff4c4
    6ca4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ca8:	subsmi	r9, sl, r7, lsr fp
    6cac:	strbhi	pc, [lr, -r0, asr #32]!	; <UNPREDICTABLE>
    6cb0:	ldc	0, cr11, [sp], #228	; 0xe4
    6cb4:	pop	{r1, r2, r8, r9, fp, pc}
    6cb8:			; <UNDEFINED> instruction: 0xf0008ff0
    6cbc:			; <UNDEFINED> instruction: 0xf7fc8438
    6cc0:			; <UNDEFINED> instruction: 0xf8dfeb4c
    6cc4:	ldrbtmi	r2, [sl], #-2864	; 0xfffff4d0
    6cc8:	andcs	r6, r1, r1, lsl #16
    6ccc:			; <UNDEFINED> instruction: 0xffa2f7fd
    6cd0:	bcs	44253c <__assert_fail@plt+0x43eed0>
    6cd4:	blcc	845058 <__assert_fail@plt+0x8419ec>
    6cd8:	tsteq	r2, fp, ror r4
    6cdc:	ldrmi	r9, [r3], #-522	; 0xfffffdf6
    6ce0:	bcs	21050 <__assert_fail@plt+0x1d9e4>
    6ce4:	strhi	pc, [r7, #-0]
    6ce8:	blcc	44506c <__assert_fail@plt+0x441a00>
    6cec:	andls	r3, r3, #52, 4	; 0x40000003
    6cf0:	ldrbtmi	r2, [fp], #-531	; 0xfffffded
    6cf4:	andmi	pc, r0, #192, 4
    6cf8:	orrsvc	pc, r4, #12582912	; 0xc00000
    6cfc:	cdp	2, 0, cr9, cr8, cr7, {0}
    6d00:	mul	r2, r0, sl
    6d04:	teqcc	r4, #3072	; 0xc00
    6d08:	blls	eb91c <__assert_fail@plt+0xe82b0>
    6d0c:	ldccc	8, cr15, [r4], #-332	; 0xfffffeb4
    6d10:			; <UNDEFINED> instruction: 0xf0002b00
    6d14:	bls	e80dc <__assert_fail@plt+0xe4a70>
    6d18:			; <UNDEFINED> instruction: 0xf852ab38
    6d1c:	b	13edd94 <__assert_fail@plt+0x13ea728>
    6d20:	strbmi	r0, [r3], #-2185	; 0xfffff777
    6d24:	stclcc	8, cr15, [r4], #-332	; 0xfffffeb4
    6d28:	mvnle	r2, r0, lsl #22
    6d2c:	stccc	8, cr15, [r8], {82}	; 0x52
    6d30:			; <UNDEFINED> instruction: 0xf852b91b
    6d34:	blcs	15d4c <__assert_fail@plt+0x126e0>
    6d38:			; <UNDEFINED> instruction: 0xf8dfd0e4
    6d3c:	tstcs	r8, #196, 20	; 0xc4000
    6d40:	blx	d7f3a <__assert_fail@plt+0xd48ce>
    6d44:	cdpvs	3, 5, cr4, cr14, cr9, {0}
    6d48:			; <UNDEFINED> instruction: 0xf0002e00
    6d4c:	strbmi	r8, [r9], -r6, asr #5
    6d50:	beq	4425bc <__assert_fail@plt+0x43ef50>
    6d54:	ldrls	r2, [r5], -r0, lsl #12
    6d58:			; <UNDEFINED> instruction: 0xf9a6f7fe
    6d5c:	bpl	fe9450e0 <__assert_fail@plt+0xfe941a74>
    6d60:	bl	19c4d58 <__assert_fail@plt+0x19c16ec>
    6d64:			; <UNDEFINED> instruction: 0x4604447d
    6d68:	b	fe844d60 <__assert_fail@plt+0xfe8416f4>
    6d6c:	strtmi	r4, [r1], -sl, lsr #12
    6d70:	strmi	r9, [r3], -r4, lsl #10
    6d74:	beq	fe4450f8 <__assert_fail@plt+0xfe441a8c>
    6d78:			; <UNDEFINED> instruction: 0xf0084478
    6d7c:	strmi	pc, [r5], -fp, lsr #26
    6d80:	b	fe544d78 <__assert_fail@plt+0xfe54170c>
    6d84:	strtmi	r9, [r1], -r4, lsl #20
    6d88:			; <UNDEFINED> instruction: 0xf8df4603
    6d8c:	ldrbtmi	r0, [r8], #-2688	; 0xfffff580
    6d90:	stc2	0, cr15, [r0, #-32]!	; 0xffffffe0
    6d94:	strtmi	r4, [r0], -r3, lsl #13
    6d98:			; <UNDEFINED> instruction: 0xf7fc4659
    6d9c:	strmi	lr, [r7], -sl, lsr #22
    6da0:	b	ff6c4d98 <__assert_fail@plt+0xff6c172c>
    6da4:			; <UNDEFINED> instruction: 0x900842b7
    6da8:	cmnhi	fp, #192, 4	; <UNPREDICTABLE>
    6dac:			; <UNDEFINED> instruction: 0x4628ab38
    6db0:	vst3.32	{d20-d22}, [pc :64], r8
    6db4:	ldrdcs	r7, [r1, #34]	; 0x22
    6db8:	stclpl	8, cr15, [r4], #-288	; 0xfffffee0
    6dbc:	mcrrmi	8, 4, pc, r4, cr8	; <UNPREDICTABLE>
    6dc0:	stclt	8, cr15, [r4], #-288	; 0xfffffee0
    6dc4:	b	c4dbc <__assert_fail@plt+0xc1750>
    6dc8:	cdp	14, 0, cr1, cr10, cr3, {0}
    6dcc:	vmov.i16	d19, #0	; 0x0000
    6dd0:			; <UNDEFINED> instruction: 0xf8df8615
    6dd4:	ldrbtmi	r1, [r9], #-2620	; 0xfffff5c4
    6dd8:	b	2c4dd0 <__assert_fail@plt+0x2c1764>
    6ddc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    6de0:	ldrhi	pc, [r5], r0
    6de4:	svceq	0x0000f1bb
    6de8:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    6dec:	bne	945170 <__assert_fail@plt+0x941b04>
    6df0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6df4:	b	ffdc4dec <__assert_fail@plt+0xffdc1780>
    6df8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6dfc:	strthi	pc, [sl], r0
    6e00:			; <UNDEFINED> instruction: 0xf8df2200
    6e04:			; <UNDEFINED> instruction: 0x46153a14
    6e08:			; <UNDEFINED> instruction: 0xf8df9205
    6e0c:	ldrbtmi	r2, [fp], #-2576	; 0xfffff5f0
    6e10:	biccc	sl, r8, #21, 30	; 0x54
    6e14:			; <UNDEFINED> instruction: 0xf10d447a
    6e18:	mcr	8, 0, r0, cr8, cr8, {2}
    6e1c:			; <UNDEFINED> instruction: 0xf8cd7a10
    6e20:	mcr	0, 0, r9, cr9, cr0, {0}
    6e24:			; <UNDEFINED> instruction: 0x46992a90
    6e28:	bne	442690 <__assert_fail@plt+0x43f024>
    6e2c:	strbmi	r2, [r2], -r0, lsl #6
    6e30:			; <UNDEFINED> instruction: 0xf7fc4658
    6e34:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
    6e38:	msrhi	SPSR_f, #64, 6
    6e3c:	andscs	r9, fp, #21, 30	; 0x54
    6e40:	ldrtmi	r4, [r9], -r8, asr #12
    6e44:	bl	ff644e3c <__assert_fail@plt+0xff6417d0>
    6e48:			; <UNDEFINED> instruction: 0xf0402800
    6e4c:	stccs	0, cr8, [r0, #-748]	; 0xfffffd14
    6e50:	ldrhi	pc, [r6, #-64]!	; 0xffffffc0
    6e54:	ldmdavc	fp!, {r0, r9, sl, sp}
    6e58:	svclt	0x00182b09
    6e5c:	tstle	r5, r0, lsr #22
    6e60:	svccc	0x0001f817
    6e64:	svclt	0x00182b09
    6e68:	rscsle	r2, r9, r0, lsr #22
    6e6c:	svclt	0x00972b0d
    6e70:	andmi	pc, r1, #536870916	; 0x20000004
    6e74:	sbcsmi	r2, sl, r1, lsl #4
    6e78:	svclt	0x009843d2
    6e7c:	andeq	pc, r1, #2
    6e80:	svclt	0x000c2b23
    6e84:			; <UNDEFINED> instruction: 0xf0022300
    6e88:	blcs	7a94 <__assert_fail@plt+0x4428>
    6e8c:	tstlt	sp, sp, ror #2
    6e90:	suble	r2, r8, r0, lsl #28
    6e94:			; <UNDEFINED> instruction: 0xe7c74635
    6e98:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e9c:	bls	5587e4 <__assert_fail@plt+0x555178>
    6ea0:			; <UNDEFINED> instruction: 0xf7fc4479
    6ea4:			; <UNDEFINED> instruction: 0x4650eb76
    6ea8:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6eac:	rscsle	r2, r1, r0, lsl #16
    6eb0:			; <UNDEFINED> instruction: 0xf7fc9815
    6eb4:			; <UNDEFINED> instruction: 0x4650e8b2
    6eb8:	ldmdavs	ip, {r3, r8, r9, fp, ip, pc}
    6ebc:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ec0:	beq	442730 <__assert_fail@plt+0x43f0c4>
    6ec4:	bl	fecc4ebc <__assert_fail@plt+0xfecc1850>
    6ec8:			; <UNDEFINED> instruction: 0xf7fc4658
    6ecc:	strtmi	lr, [r0], -lr, ror #18
    6ed0:	ldrbtcc	pc, [pc], #79	; 6ed8 <__assert_fail@plt+0x386c>	; <UNPREDICTABLE>
    6ed4:	bl	344ecc <__assert_fail@plt+0x341860>
    6ed8:	cdp2	0, 1, cr15, cr4, cr8, {0}
    6edc:			; <UNDEFINED> instruction: 0xf1039b0b
    6ee0:	blls	208768 <__assert_fail@plt+0x2050fc>
    6ee4:	stmdbvc	sp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    6ee8:			; <UNDEFINED> instruction: 0xf8d39d0b
    6eec:	and	r8, sp, r0
    6ef0:			; <UNDEFINED> instruction: 0xf7fc4610
    6ef4:	ldmdavs	r8!, {r1, r2, r6, r7, fp, sp, lr, pc}
    6ef8:			; <UNDEFINED> instruction: 0xf7fcb108
    6efc:	adcsmi	lr, r5, #12713984	; 0xc20000
    6f00:	streq	pc, [r4, -r7, lsl #2]
    6f04:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    6f08:	mcrge	4, 5, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    6f0c:	blcs	145068 <__assert_fail@plt+0x1419fc>
    6f10:	mvnle	r2, r0, lsl #20
    6f14:			; <UNDEFINED> instruction: 0xf8d96838
    6f18:	stmdacs	r0, {ip}
    6f1c:	mvnhi	pc, #0
    6f20:			; <UNDEFINED> instruction: 0xf9e2f006
    6f24:			; <UNDEFINED> instruction: 0xf007e7eb
    6f28:			; <UNDEFINED> instruction: 0xf008fb5d
    6f2c:			; <UNDEFINED> instruction: 0xf8dff833
    6f30:			; <UNDEFINED> instruction: 0xf8df28f4
    6f34:	ldrbtmi	r1, [sl], #-2292	; 0xfffff70c
    6f38:			; <UNDEFINED> instruction: 0x46034479
    6f3c:			; <UNDEFINED> instruction: 0xf7fc4650
    6f40:	ldrbmi	lr, [r0], -r8, lsr #22
    6f44:	stmia	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f48:			; <UNDEFINED> instruction: 0xd1b12800
    6f4c:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f50:	bls	558898 <__assert_fail@plt+0x55522c>
    6f54:			; <UNDEFINED> instruction: 0xf7fc4479
    6f58:			; <UNDEFINED> instruction: 0x4650eb1c
    6f5c:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f60:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6f64:	ldrtmi	sp, [r5], -r4, lsr #3
    6f68:	ldmdavc	ip!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    6f6c:			; <UNDEFINED> instruction: 0xf014463b
    6f70:	ldrdle	r0, [fp, -pc]
    6f74:	stccs	0, cr14, [sp], {12}
    6f78:	stccs	0, cr13, [sl], {10}
    6f7c:	stccs	0, cr13, [r3], #-32	; 0xffffffe0
    6f80:			; <UNDEFINED> instruction: 0xf813d006
    6f84:			; <UNDEFINED> instruction: 0xf0144f01
    6f88:	ldrdle	r0, [r1], -pc	; <UNPREDICTABLE>
    6f8c:	mvnsle	r2, r9, lsl #24
    6f90:	bls	10ef98 <__assert_fail@plt+0x10b92c>
    6f94:			; <UNDEFINED> instruction: 0x46397018
    6f98:	beq	442804 <__assert_fail@plt+0x43f198>
    6f9c:			; <UNDEFINED> instruction: 0xf7fd9309
    6fa0:	blls	28638c <__assert_fail@plt+0x282d20>
    6fa4:	stmdacs	r0, {r2, r3, r4, ip, sp, lr}
    6fa8:	svcge	0x0071f43f
    6fac:	ldrbeq	r6, [r9], r3, asr #21
    6fb0:	svcge	0x006ef53f
    6fb4:	blcs	21bc8 <__assert_fail@plt+0x1e55c>
    6fb8:	svcge	0x0069f43f
    6fbc:			; <UNDEFINED> instruction: 0xf47f2e00
    6fc0:	ldr	sl, [r0, r9, ror #30]!
    6fc4:	strtmi	r9, [lr], -r4, lsl #22
    6fc8:	svclt	0x00142b01
    6fcc:			; <UNDEFINED> instruction: 0xf0052300
    6fd0:	ldrmi	r0, [sp], -r1, lsl #6
    6fd4:			; <UNDEFINED> instruction: 0xf43f2b00
    6fd8:	mrc	15, 0, sl, cr9, cr14, {1}
    6fdc:			; <UNDEFINED> instruction: 0x46390a90
    6fe0:	svc	0x008ef7fb
    6fe4:	movwcs	fp, #6432	; 0x1920
    6fe8:	ldrmi	r9, [lr], -r5, lsl #26
    6fec:	ldr	r9, [r2, -r5, lsl #6]!
    6ff0:	str	r2, [pc, -r0, lsl #10]!
    6ff4:	andslt	pc, r4, sp, asr #17
    6ff8:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6ffc:			; <UNDEFINED> instruction: 0xf8df4650
    7000:	ldrbtmi	r1, [sl], #-2100	; 0xfffff7cc
    7004:	sbccc	r4, r8, #2030043136	; 0x79000000
    7008:	b	ff0c5000 <__assert_fail@plt+0xff0c1994>
    700c:			; <UNDEFINED> instruction: 0xf7fc4650
    7010:	strmi	lr, [r5], -r4, asr #16
    7014:			; <UNDEFINED> instruction: 0xf0402800
    7018:	blls	16728c <__assert_fail@plt+0x163c20>
    701c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    7020:	svceq	0x0001f1b9
    7024:	movwcs	fp, #3860	; 0xf14
    7028:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    702c:			; <UNDEFINED> instruction: 0xf0402b00
    7030:			; <UNDEFINED> instruction: 0xf8df8267
    7034:	bls	29504c <__assert_fail@plt+0x2919e0>
    7038:	ldrmi	r4, [r3], #-1147	; 0xfffffb85
    703c:	stmdavs	r3!, {r2, r3, r4, r6, r7, fp, sp, lr}
    7040:			; <UNDEFINED> instruction: 0xf0002b00
    7044:			; <UNDEFINED> instruction: 0xf8df80c9
    7048:	ldrtcc	r2, [r4], #-2036	; 0xfffff80c
    704c:	ubfxcc	pc, pc, #17, #17
    7050:	blt	442878 <__assert_fail@plt+0x43f20c>
    7054:			; <UNDEFINED> instruction: 0xf8df447a
    7058:	ldrbtmi	r7, [fp], #-2028	; 0xfffff814
    705c:	cfsh32	mvfx9, mvfx10, #5
    7060:			; <UNDEFINED> instruction: 0xf8df2a90
    7064:	ldrbtmi	r2, [pc], #-2020	; 706c <__assert_fail@plt+0x3a00>
    7068:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
    706c:	bcs	fe442898 <__assert_fail@plt+0xfe43f22c>
    7070:			; <UNDEFINED> instruction: 0xf854e004
    7074:	blcs	15d4c <__assert_fail@plt+0x126e0>
    7078:	adchi	pc, fp, r0
    707c:	ldccc	8, cr15, [r0], #-336	; 0xfffffeb0
    7080:	ldrbtle	r0, [r6], #2010	; 0x7da
    7084:	ldccc	8, cr15, [ip], {84}	; 0x54
    7088:			; <UNDEFINED> instruction: 0xd1f24599
    708c:	stclt	8, cr15, [r4], {84}	; 0x54
    7090:	svceq	0x0000f1bb
    7094:			; <UNDEFINED> instruction: 0xf89bd0ed
    7098:	ands	r2, pc, r0
    709c:			; <UNDEFINED> instruction: 0xf0402a31
    70a0:			; <UNDEFINED> instruction: 0xf8df851e
    70a4:	ldrbmi	r1, [r0], -r8, lsr #15
    70a8:	ldccs	8, cr15, [r4], #-336	; 0xfffffeb0
    70ac:			; <UNDEFINED> instruction: 0xf7fc4479
    70b0:			; <UNDEFINED> instruction: 0x4650ea70
    70b4:	svc	0x00f0f7fb
    70b8:	cmple	r7, r0, lsl #16
    70bc:	bleq	834f0 <__assert_fail@plt+0x7fe84>
    70c0:	mulcc	r0, fp, r8
    70c4:	svclt	0x00182b2c
    70c8:			; <UNDEFINED> instruction: 0xf0402b00
    70cc:	blcs	b284c8 <__assert_fail@plt+0xb24e5c>
    70d0:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    70d4:	mulcs	r0, fp, r8
    70d8:	sbcle	r2, sl, r0, lsl #20
    70dc:	streq	pc, [ip, #-418]!	; 0xfffffe5e
    70e0:			; <UNDEFINED> instruction: 0xf585fab5
    70e4:	bcs	96a0 <__assert_fail@plt+0x6034>
    70e8:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    70ec:			; <UNDEFINED> instruction: 0xf854bb0d
    70f0:	bl	1d6178 <__assert_fail@plt+0x1d2b0c>
    70f4:			; <UNDEFINED> instruction: 0xf8d303c3
    70f8:	blcs	13580 <__assert_fail@plt+0xff14>
    70fc:	blcs	7b43c <__assert_fail@plt+0x77dd0>
    7100:			; <UNDEFINED> instruction: 0x212cd037
    7104:			; <UNDEFINED> instruction: 0xf7fc4658
    7108:			; <UNDEFINED> instruction: 0x4606e8fc
    710c:	suble	r2, lr, r0, lsl #16
    7110:	ldrbmi	r7, [fp], -r5
    7114:	ldccs	8, cr15, [r4], #-336	; 0xfffffeb0
    7118:	ldrbmi	r4, [r0], -r1, asr #12
    711c:	b	e45114 <__assert_fail@plt+0xe41aa8>
    7120:			; <UNDEFINED> instruction: 0xf7fb4650
    7124:	stmiblt	r8, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7128:	eorsvc	r2, r3, ip, lsr #6
    712c:	bleq	8354c <__assert_fail@plt+0x7fee0>
    7130:			; <UNDEFINED> instruction: 0xf8dfe7d0
    7134:			; <UNDEFINED> instruction: 0x4650171c
    7138:	ldccs	8, cr15, [r4], #-336	; 0xfffffeb0
    713c:			; <UNDEFINED> instruction: 0xf7fc4479
    7140:	ldrbmi	lr, [r0], -r8, lsr #20
    7144:	svc	0x00a8f7fb
    7148:	adcsle	r2, r9, r0, lsl #16
    714c:	blt	4429b4 <__assert_fail@plt+0x43f348>
    7150:			; <UNDEFINED> instruction: 0xf7fb9815
    7154:	ldrbmi	lr, [r0], -r2, ror #30
    7158:	ldmdavs	ip, {r3, r8, r9, fp, ip, pc}
    715c:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7160:	beq	4429d0 <__assert_fail@plt+0x43f364>
    7164:	b	18c515c <__assert_fail@plt+0x18c1af0>
    7168:	svceq	0x0000f1bb
    716c:	mcrge	4, 5, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    7170:	blls	1c0c20 <__assert_fail@plt+0x1bd5b4>
    7174:			; <UNDEFINED> instruction: 0xf0402b00
    7178:	bcs	8a741c <__assert_fail@plt+0x8a3db0>
    717c:	ldrhi	pc, [r4, #-64]	; 0xffffffc0
    7180:	bleq	835b4 <__assert_fail@plt+0x7ff48>
    7184:	ldrbmi	r2, [r8], -ip, lsr #2
    7188:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    718c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7190:	orrshi	pc, r0, r0
    7194:	andvc	r9, r3, r6, lsl #22
    7198:			; <UNDEFINED> instruction: 0xf8544658
    719c:	andls	r2, r4, #52, 24	; 0x3400
    71a0:			; <UNDEFINED> instruction: 0xff24f7fd
    71a4:	bne	fe442a14 <__assert_fail@plt+0xfe43f3a8>
    71a8:	strmi	r9, [r3], -r4, lsl #20
    71ac:	mrc	7, 0, lr, cr9, cr5, {5}
    71b0:			; <UNDEFINED> instruction: 0x465b1a90
    71b4:	ldccs	8, cr15, [r4], #-336	; 0xfffffeb0
    71b8:			; <UNDEFINED> instruction: 0xf7fc4650
    71bc:	ldrbmi	lr, [r0], -sl, ror #19
    71c0:	svc	0x006af7fb
    71c4:	bicle	r2, r1, r0, lsl #16
    71c8:	blcc	d45320 <__assert_fail@plt+0xd41cb4>
    71cc:			; <UNDEFINED> instruction: 0xf47f2b00
    71d0:	mrc	15, 0, sl, cr8, cr5, {2}
    71d4:	vstrls	s22, [r5, #-64]	; 0xffffffc0
    71d8:	blx	1431fc <__assert_fail@plt+0x13fb90>
    71dc:	cdp2	0, 13, cr15, cr10, cr7, {0}
    71e0:			; <UNDEFINED> instruction: 0x2670f8df
    71e4:			; <UNDEFINED> instruction: 0x1670f8df
    71e8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    71ec:	strmi	r3, [r3], -r8, asr #5
    71f0:			; <UNDEFINED> instruction: 0xf7fc4650
    71f4:	ldrbmi	lr, [r0], -lr, asr #19
    71f8:	svc	0x004ef7fb
    71fc:			; <UNDEFINED> instruction: 0xd1a72800
    7200:			; <UNDEFINED> instruction: 0xf0002d00
    7204:			; <UNDEFINED> instruction: 0xf1bb819c
    7208:			; <UNDEFINED> instruction: 0xf0000f00
    720c:			; <UNDEFINED> instruction: 0xf8df81bf
    7210:			; <UNDEFINED> instruction: 0xf10d464c
    7214:	svcge	0x00150858
    7218:	and	r4, sl, ip, ror r4
    721c:			; <UNDEFINED> instruction: 0x46219a15
    7220:			; <UNDEFINED> instruction: 0xf7fc4650
    7224:			; <UNDEFINED> instruction: 0x4650e9b6
    7228:	svc	0x0036f7fb
    722c:			; <UNDEFINED> instruction: 0xf47f2800
    7230:	movwcs	sl, #3647	; 0xe3f
    7234:	ldrtmi	r4, [r9], -r2, asr #12
    7238:			; <UNDEFINED> instruction: 0xf7fb4658
    723c:	stmdacs	r0, {r2, r6, r9, sl, fp, sp, lr, pc}
    7240:			; <UNDEFINED> instruction: 0xf47fdcec
    7244:			; <UNDEFINED> instruction: 0x4658ae35
    7248:	svc	0x0026f7fb
    724c:	stmdacs	r0, {r2, r9, sl, lr}
    7250:	mcrge	4, 1, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    7254:			; <UNDEFINED> instruction: 0xf7fb9815
    7258:	ldrbmi	lr, [r0], -r0, ror #29
    725c:			; <UNDEFINED> instruction: 0xf7fb9415
    7260:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7264:	ldrbthi	pc, [fp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    7268:	beq	442ad8 <__assert_fail@plt+0x43f46c>
    726c:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7270:			; <UNDEFINED> instruction: 0xf7fb4658
    7274:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    7278:	bichi	pc, r0, #64	; 0x40
    727c:	bge	e2de90 <__assert_fail@plt+0xe2a824>
    7280:	beq	442aec <__assert_fail@plt+0x43f480>
    7284:			; <UNDEFINED> instruction: 0xf853990f
    7288:	bl	96300 <__assert_fail@plt+0x92c94>
    728c:			; <UNDEFINED> instruction: 0xf8530383
    7290:			; <UNDEFINED> instruction: 0xf7fe2c64
    7294:	stmdacs	r0, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    7298:	cfldrsge	mvf15, [r4, #-252]!	; 0xffffff04
    729c:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    72a0:	andcs	r4, r5, #4, 12	; 0x400000
    72a4:	ldrbtmi	r2, [r9], #-0
    72a8:	mrc	7, 6, APSR_nzcv, cr2, cr11, {7}
    72ac:	ldrcc	pc, [r4, #2271]!	; 0x8df
    72b0:	tstcs	r0, sl, lsl #26
    72b4:	ldmdbpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    72b8:	strmi	r4, [r8], -r2, lsl #12
    72bc:	stc2	7, cr15, [sl], #1012	; 0x3f4
    72c0:			; <UNDEFINED> instruction: 0xf7fc2016
    72c4:			; <UNDEFINED> instruction: 0xe607e916
    72c8:	ldrne	pc, [ip, #2271]	; 0x8df
    72cc:			; <UNDEFINED> instruction: 0xf854465b
    72d0:	ldrbtmi	r2, [r9], #-3124	; 0xfffff3cc
    72d4:			; <UNDEFINED> instruction: 0x465ee770
    72d8:	cdp	7, 1, cr14, cr9, cr8, {1}
    72dc:			; <UNDEFINED> instruction: 0x46320a10
    72e0:	ssaxls	r6, r5, r9
    72e4:	blx	15c52e2 <__assert_fail@plt+0x15c1c76>
    72e8:	stmdacs	r0, {r0, r2, ip, pc}
    72ec:	strhi	pc, [r7], #0
    72f0:	ldmibvs	fp, {r0, r2, r8, r9, fp, ip, pc}^
    72f4:			; <UNDEFINED> instruction: 0xf0002b00
    72f8:	blls	168550 <__assert_fail@plt+0x164ee4>
    72fc:	bl	121870 <__assert_fail@plt+0x11e204>
    7300:			; <UNDEFINED> instruction: 0xf8d404c3
    7304:	blcs	1378c <__assert_fail@plt+0x10120>
    7308:	strbthi	pc, [sp], #-0	; <UNPREDICTABLE>
    730c:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx9
    7310:			; <UNDEFINED> instruction: 0xf7fd0a10
    7314:			; <UNDEFINED> instruction: 0xf8dffec9
    7318:			; <UNDEFINED> instruction: 0xf7fc4554
    731c:	ldrbtmi	lr, [ip], #-2186	; 0xfffff776
    7320:			; <UNDEFINED> instruction: 0xf7fb4607
    7324:	strtmi	lr, [r2], -r4, asr #31
    7328:	strls	r4, [r4], #-1593	; 0xfffff9c7
    732c:			; <UNDEFINED> instruction: 0xf8df4603
    7330:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
    7334:	blx	13c335c <__assert_fail@plt+0x13bfcf0>
    7338:			; <UNDEFINED> instruction: 0xf7fb4681
    733c:	bls	143224 <__assert_fail@plt+0x13fbb8>
    7340:			; <UNDEFINED> instruction: 0x46034639
    7344:	streq	pc, [ip, #-2271]!	; 0xfffff721
    7348:			; <UNDEFINED> instruction: 0xf0084478
    734c:	blls	185c60 <__assert_fail@plt+0x1825f4>
    7350:			; <UNDEFINED> instruction: 0x46056b1c
    7354:			; <UNDEFINED> instruction: 0xf0002c00
    7358:	stmdavc	r0!, {r2, r3, r4, r5, r9, pc}
    735c:			; <UNDEFINED> instruction: 0xf0002800
    7360:			; <UNDEFINED> instruction: 0xf10480e3
    7364:			; <UNDEFINED> instruction: 0x212c0a01
    7368:			; <UNDEFINED> instruction: 0xf7fb4650
    736c:	strmi	lr, [r4], -sl, asr #31
    7370:			; <UNDEFINED> instruction: 0xf0002800
    7374:	andvc	r8, r6, r7, lsl #7
    7378:			; <UNDEFINED> instruction: 0xf7fd4650
    737c:	msrcs	CPSR_fs, #880	; 0x370
    7380:	blcc	85398 <__assert_fail@plt+0x81d2c>
    7384:	strtmi	r9, [r9], -r9
    7388:			; <UNDEFINED> instruction: 0xf7fc4638
    738c:			; <UNDEFINED> instruction: 0x4606e832
    7390:	svc	0x00e2f7fb
    7394:	andls	r2, r8, r0, lsl #28
    7398:			; <UNDEFINED> instruction: 0x81a4f2c0
    739c:			; <UNDEFINED> instruction: 0x4648ab38
    73a0:	vst3.32	{d20-d22}, [pc :64], r8
    73a4:	ldrdcs	r7, [r1, #34]	; 0x22
    73a8:	stclls	8, cr15, [r4], #-288	; 0xfffffee0
    73ac:	mcrrvc	8, 4, pc, r4, cr8	; <UNPREDICTABLE>
    73b0:	stcpl	8, cr15, [r4], #-288	; 0xfffffee0
    73b4:	svc	0x000af7fb
    73b8:	cdp	14, 0, cr1, cr10, cr3, {0}
    73bc:	vmov.i16	d19, #0	; 0x0000
    73c0:			; <UNDEFINED> instruction: 0xf8df831d
    73c4:	ldrbtmi	r1, [r9], #-1204	; 0xfffffb4c
    73c8:	svc	0x0012f7fb
    73cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    73d0:	orrshi	pc, sp, #0
    73d4:			; <UNDEFINED> instruction: 0xf0002d00
    73d8:			; <UNDEFINED> instruction: 0xf8df8288
    73dc:	ldrtmi	r1, [r8], -r0, lsr #9
    73e0:			; <UNDEFINED> instruction: 0xf7fc4479
    73e4:	strmi	lr, [r5], -r0, lsl #16
    73e8:			; <UNDEFINED> instruction: 0xf0002800
    73ec:			; <UNDEFINED> instruction: 0xf8df8398
    73f0:			; <UNDEFINED> instruction: 0xf10d3490
    73f4:	svcge	0x00150858
    73f8:	bleq	4353c <__assert_fail@plt+0x3fed0>
    73fc:	uxtab16mi	r4, r1, fp, ror #8
    7400:	mcr	6, 0, r4, cr8, cr8, {5}
    7404:			; <UNDEFINED> instruction: 0xf8df3a10
    7408:	ldrbtmi	r3, [fp], #-1148	; 0xfffffb84
    740c:	bcc	fe442c38 <__assert_fail@plt+0xfe43f5cc>
    7410:	strbmi	r2, [sl], -r0, lsl #6
    7414:	strtmi	r4, [r8], -r1, asr #12
    7418:	ldcl	7, cr15, [r4, #-1004]	; 0xfffffc14
    741c:	vsub.i8	d18, d0, d0
    7420:	svcls	0x00158259
    7424:	mrc	2, 0, r2, cr8, cr11, {0}
    7428:			; <UNDEFINED> instruction: 0x46390a90
    742c:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7430:			; <UNDEFINED> instruction: 0xf1bbb928
    7434:			; <UNDEFINED> instruction: 0xf0400f00
    7438:			; <UNDEFINED> instruction: 0xf04f8332
    743c:	ldmdavc	fp!, {r0, r8, r9, fp}
    7440:	blcs	258d30 <__assert_fail@plt+0x2556c4>
    7444:	blcs	8370ac <__assert_fail@plt+0x833a40>
    7448:			; <UNDEFINED> instruction: 0xf812d105
    744c:	blcs	257058 <__assert_fail@plt+0x2539ec>
    7450:	blcs	8370b8 <__assert_fail@plt+0x833a4c>
    7454:	blcs	37b840 <__assert_fail@plt+0x3781d4>
    7458:	vrecps.f32	d27, d18, d7
    745c:			; <UNDEFINED> instruction: 0xf04f4c01
    7460:	blx	b0a46c <__assert_fail@plt+0xb06e00>
    7464:	b	1c06478 <__assert_fail@plt+0x1c02e0c>
    7468:	svclt	0x00980c0c
    746c:	stceq	0, cr15, [r1], {12}
    7470:	svclt	0x000c2b23
    7474:			; <UNDEFINED> instruction: 0xf00c2300
    7478:	blcs	8084 <__assert_fail@plt+0x4a18>
    747c:	addshi	pc, r6, r0, asr #32
    7480:	bne	442ce8 <__assert_fail@plt+0x43f67c>
    7484:			; <UNDEFINED> instruction: 0x4630463a
    7488:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    748c:			; <UNDEFINED> instruction: 0xf7fb4630
    7490:	stmdacs	r0, {r2, r9, sl, fp, sp, lr, pc}
    7494:	ldmdals	r5, {r2, r3, r4, r5, r7, ip, lr, pc}
    7498:			; <UNDEFINED> instruction: 0xf7fb46ab
    749c:			; <UNDEFINED> instruction: 0x4630edbe
    74a0:	stmdavs	r3, {r1, r3, r8, sl, sp, lr, pc}
    74a4:			; <UNDEFINED> instruction: 0xf0402b02
    74a8:	ldrbmi	r8, [r8], -r5, lsr #6
    74ac:			; <UNDEFINED> instruction: 0xf7fb46b3
    74b0:	ldrbt	lr, [fp], #-3508	; 0xfffff24c
    74b4:	ldccs	8, cr15, [r4], #-336	; 0xfffffeb0
    74b8:	andls	r4, r4, #88, 12	; 0x5800000
    74bc:	ldc2	7, cr15, [r6, #1012]	; 0x3f4
    74c0:	bls	119c8c <__assert_fail@plt+0x116620>
    74c4:			; <UNDEFINED> instruction: 0x46034479
    74c8:			; <UNDEFINED> instruction: 0xf7fc4650
    74cc:	ldrbmi	lr, [r0], -r2, ror #16
    74d0:	stcl	7, cr15, [r2, #1004]!	; 0x3ec
    74d4:			; <UNDEFINED> instruction: 0xf47f2800
    74d8:	strb	sl, [sl, #3641]	; 0xe39
    74dc:	strmi	r4, [r1], -fp, ror #21
    74e0:	andcs	r4, r1, r3, lsr #12
    74e4:			; <UNDEFINED> instruction: 0xf7fd447a
    74e8:			; <UNDEFINED> instruction: 0xf7fffb95
    74ec:	bmi	ffa36358 <__assert_fail@plt+0xffa32cec>
    74f0:	blls	4cf8f8 <__assert_fail@plt+0x4cc28c>
    74f4:	ldrbtmi	r2, [sl], #-1
    74f8:	blx	fe3454f6 <__assert_fail@plt+0xfe341e8a>
    74fc:	bllt	1e85500 <__assert_fail@plt+0x1e81e94>
    7500:	ldrbmi	r4, [r0], -r4, ror #19
    7504:			; <UNDEFINED> instruction: 0xf7fc4479
    7508:	ldr	lr, [r2, #2116]	; 0x844
    750c:			; <UNDEFINED> instruction: 0x9010f8dd
    7510:	cfstrdge	mvd15, [lr], {127}	; 0x7f
    7514:			; <UNDEFINED> instruction: 0xf7fb4658
    7518:	stmdacs	r0, {r6, r7, r8, sl, fp, sp, lr, pc}
    751c:	cfstrdge	mvd15, [r8], {127}	; 0x7f
    7520:			; <UNDEFINED> instruction: 0xf47f2d00
    7524:	strb	sl, [r7, #-3450]!	; 0xfffff286
    7528:	andls	r4, r9, r4, lsl #12
    752c:	strbmi	lr, [r0], -fp, lsr #14
    7530:	ldc	7, cr15, [r2, #1004]!	; 0x3ec
    7534:			; <UNDEFINED> instruction: 0xf47f2800
    7538:			; <UNDEFINED> instruction: 0xf7ffabc2
    753c:	bmi	ff5b6468 <__assert_fail@plt+0xff5b2dfc>
    7540:	ldmibmi	r6, {r4, r6, r9, sl, lr}^
    7544:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7548:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    754c:			; <UNDEFINED> instruction: 0xf7fb4650
    7550:	stmdacs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    7554:	cfldrdge	mvd15, [ip, #508]!	; 0x1fc
    7558:			; <UNDEFINED> instruction: 0x465049d1
    755c:			; <UNDEFINED> instruction: 0xf7fc4479
    7560:			; <UNDEFINED> instruction: 0x4650e818
    7564:	ldc	7, cr15, [r8, #1004]	; 0x3ec
    7568:			; <UNDEFINED> instruction: 0xf47f2800
    756c:	stmibmi	sp, {r0, r4, r5, r6, r7, r8, sl, fp, sp, pc}^
    7570:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    7574:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7578:			; <UNDEFINED> instruction: 0xf7fb4650
    757c:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    7580:	cfstrdge	mvd15, [r6, #508]!	; 0x1fc
    7584:	svceq	0x0000f1bb
    7588:	mcrge	4, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    758c:			; <UNDEFINED> instruction: 0xf7fb9815
    7590:	ldrbmi	lr, [r0], -r4, asr #26
    7594:	subslt	pc, r4, sp, asr #17
    7598:	mcr	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    759c:			; <UNDEFINED> instruction: 0xf0402800
    75a0:	mrc	3, 0, r8, cr10, cr10, {0}
    75a4:			; <UNDEFINED> instruction: 0xf7fc0a10
    75a8:	strbt	lr, [r7], -r2, asr #16
    75ac:	mulge	r0, r2, r8
    75b0:	svceq	0x000df1ba
    75b4:	vrecps.f32	d27, d18, d15
    75b8:	blx	8d81c4 <__assert_fail@plt+0x8d4b58>
    75bc:	bicsmi	pc, fp, #671088640	; 0x28000000
    75c0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    75c4:	svceq	0x0023f1ba
    75c8:			; <UNDEFINED> instruction: 0xf04fbf0c
    75cc:			; <UNDEFINED> instruction: 0xf0030c00
    75d0:			; <UNDEFINED> instruction: 0xf1bc0c01
    75d4:			; <UNDEFINED> instruction: 0xf0000f00
    75d8:	lfmne	f0, 3, [r7], {83}	; 0x53
    75dc:	movwmi	pc, #4674	; 0x1242	; <UNPREDICTABLE>
    75e0:	andls	r9, ip, #4, 4	; 0x40000000
    75e4:	stmdacs	sp, {r3, r4, r5, fp, ip, sp, lr}
    75e8:	smlatbeq	r9, r0, r1, pc	; <UNPREDICTABLE>
    75ec:	blx	8f7444 <__assert_fail@plt+0x8f3dd8>
    75f0:	strbtmi	pc, [r6], r0, lsl #28	; <UNPREDICTABLE>
    75f4:	svclt	0x009cb2c9
    75f8:	vmlseq.f32	s28, s28, s31
    75fc:	cdpeq	0, 0, cr15, cr1, cr14, {0}
    7600:	svceq	0x00dff010
    7604:			; <UNDEFINED> instruction: 0xf04fbf14
    7608:			; <UNDEFINED> instruction: 0xf04f0a01
    760c:	ldmdbcs	sl, {r9, fp}
    7610:	bls	1f7490 <__assert_fail@plt+0x1f3e24>
    7614:			; <UNDEFINED> instruction: 0xf101fa22
    7618:	beq	81ec8 <__assert_fail@plt+0x7e85c>
    761c:	svclt	0x00183823
    7620:			; <UNDEFINED> instruction: 0xf1ba2001
    7624:	cmple	r8, r0, lsl #30
    7628:	svceq	0x0000ea1e
    762c:	strcc	sp, [r1, -r1]
    7630:	blls	141598 <__assert_fail@plt+0x13df2c>
    7634:			; <UNDEFINED> instruction: 0xf8939a0c
    7638:	blls	12f640 <__assert_fail@plt+0x12bfd4>
    763c:	andsvc	r2, r9, r0, lsl #2
    7640:	bvs	ff26da5c <__assert_fail@plt+0xff26a3f0>
    7644:	strtle	r0, [r1], #-1739	; 0xfffff935
    7648:	mvnslt	r9, r9, lsl #18
    764c:			; <UNDEFINED> instruction: 0xf7fb4610
    7650:			; <UNDEFINED> instruction: 0x4607ec58
    7654:			; <UNDEFINED> instruction: 0x2c00b9d0
    7658:	andhi	pc, r2, #0
    765c:			; <UNDEFINED> instruction: 0x212c1c62
    7660:	ldrmi	r9, [r0], -r9, lsl #4
    7664:	mcr	7, 2, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    7668:	strmi	r9, [r4], -r9, lsl #20
    766c:			; <UNDEFINED> instruction: 0xf0002800
    7670:	andvc	r8, r7, r2, lsr #4
    7674:			; <UNDEFINED> instruction: 0xf7fd4610
    7678:	blls	146964 <__assert_fail@plt+0x1432f8>
    767c:			; <UNDEFINED> instruction: 0xf804222c
    7680:			; <UNDEFINED> instruction: 0xf8832b01
    7684:	svcls	0x0015a000
    7688:	ldrbt	r9, [r9], r9
    768c:			; <UNDEFINED> instruction: 0xf8839b04
    7690:			; <UNDEFINED> instruction: 0xf1bba000
    7694:			; <UNDEFINED> instruction: 0xf47f0f00
    7698:			; <UNDEFINED> instruction: 0xf006aebb
    769c:			; <UNDEFINED> instruction: 0xf007ffa3
    76a0:	stmibmi	r1, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    76a4:	bcs	fe442f10 <__assert_fail@plt+0xfe43f8a4>
    76a8:			; <UNDEFINED> instruction: 0x46034479
    76ac:			; <UNDEFINED> instruction: 0xf7fb4630
    76b0:	shsub16mi	lr, r0, r0
    76b4:	ldcl	7, cr15, [r0], #1004	; 0x3ec
    76b8:			; <UNDEFINED> instruction: 0xf47f2800
    76bc:	ldmdbmi	fp!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    76c0:	bls	558f88 <__assert_fail@plt+0x55591c>
    76c4:			; <UNDEFINED> instruction: 0xf7fb4479
    76c8:	ldrtmi	lr, [r0], -r4, ror #30
    76cc:	stcl	7, cr15, [r4], #1004	; 0x3ec
    76d0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    76d4:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {1}
    76d8:			; <UNDEFINED> instruction: 0x3701e6dd
    76dc:	str	r9, [r1, r4, lsl #14]
    76e0:	str	r4, [sl], #-1544	; 0xfffff9f8
    76e4:	blcs	a16f8 <__assert_fail@plt+0x9e08c>
    76e8:	eorhi	pc, r7, #64	; 0x40
    76ec:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    76f0:	ldc	7, cr15, [r2], {251}	; 0xfb
    76f4:			; <UNDEFINED> instruction: 0xf008e652
    76f8:	blmi	1b85f14 <__assert_fail@plt+0x1b828a8>
    76fc:			; <UNDEFINED> instruction: 0xf8529a10
    7700:			; <UNDEFINED> instruction: 0xf8d99003
    7704:	blcs	1372c <__assert_fail@plt+0x100c0>
    7708:			; <UNDEFINED> instruction: 0x81a1f040
    770c:	ldmib	sp, {r0, r1, r3, r8, sl, fp, ip, pc}^
    7710:			; <UNDEFINED> instruction: 0xf105a80d
    7714:			; <UNDEFINED> instruction: 0xf8550620
    7718:			; <UNDEFINED> instruction: 0xb1b77b04
    771c:	ldrdne	pc, [r0], -r8
    7720:			; <UNDEFINED> instruction: 0xf0002900
    7724:			; <UNDEFINED> instruction: 0xf8da8235
    7728:	blcs	13730 <__assert_fail@plt+0x100c4>
    772c:	orrshi	pc, lr, r0
    7730:	ldrtmi	r2, [r8], -r0, lsl #4
    7734:	ldc2l	0, cr15, [r8, #20]
    7738:	stccs	6, cr4, [r0], {4}
    773c:	orrshi	pc, fp, r0, asr #32
    7740:			; <UNDEFINED> instruction: 0xf7fb4638
    7744:			; <UNDEFINED> instruction: 0xf845ec6a
    7748:	adcmi	r4, lr, #4, 24	; 0x400
    774c:	beq	143b7c <__assert_fail@plt+0x140510>
    7750:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    7754:			; <UNDEFINED> instruction: 0xf8d9d1df
    7758:	blcs	13780 <__assert_fail@plt+0x10114>
    775c:	cmnhi	sl, r0, asr #32	; <UNPREDICTABLE>
    7760:	ldrdcc	pc, [ip], -r9
    7764:	ldfmip	f3, [r3], {123}	; 0x7b
    7768:	ldrbtmi	r9, [ip], #-3345	; 0xfffff2ef
    776c:	strbtcc	r9, [r0], #-3851	; 0xfffff0f5
    7770:	blcc	1458cc <__assert_fail@plt+0x142260>
    7774:	stmiavs	r3!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    7778:	andcs	fp, r0, fp, lsl #2
    777c:	adcsmi	r4, sp, #152, 14	; 0x2600000
    7780:	ldreq	pc, [r8], #-260	; 0xfffffefc
    7784:	stflsd	f5, [sp], {244}	; 0xf4
    7788:			; <UNDEFINED> instruction: 0xf8df46b3
    778c:			; <UNDEFINED> instruction: 0xf8df912c
    7790:			; <UNDEFINED> instruction: 0xf104812c
    7794:	stcls	7, cr0, [lr, #-128]	; 0xffffff80
    7798:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    779c:	blvs	1458f4 <__assert_fail@plt+0x142288>
    77a0:	stmdavs	r9!, {r1, r2, r7, r8, ip, sp, pc}
    77a4:			; <UNDEFINED> instruction: 0xf0002900
    77a8:	strbmi	r8, [sl], -sl, lsl #4
    77ac:			; <UNDEFINED> instruction: 0xf0084640
    77b0:	andcs	pc, r0, #1114112	; 0x110000
    77b4:	ldrtmi	r4, [r0], -r2, lsl #13
    77b8:			; <UNDEFINED> instruction: 0xf0054651
    77bc:			; <UNDEFINED> instruction: 0x4650fd95
    77c0:	stc	7, cr15, [sl], #-1004	; 0xfffffc14
    77c4:			; <UNDEFINED> instruction: 0xf10542a7
    77c8:	mvnle	r0, r4, lsl #10
    77cc:			; <UNDEFINED> instruction: 0xf7ff465e
    77d0:	strls	fp, [r9], #-2638	; 0xfffff5b2
    77d4:	svclt	0x0000e5d7
    77d8:	andeq	r0, r2, r8, lsr #4
    77dc:	andeq	r0, r0, r0, lsr #5
    77e0:	andeq	r0, r2, lr, lsl #4
    77e4:	andeq	ip, r0, r2, lsl r3
    77e8:	andeq	fp, r0, r0, lsr #31
    77ec:	andeq	fp, r0, r0, lsr pc
    77f0:	andeq	r0, r2, r2, lsl #1
    77f4:	andeq	fp, r0, r6, asr #30
    77f8:	andeq	pc, r1, r0, asr #23
    77fc:			; <UNDEFINED> instruction: 0x0000dbbe
    7800:	andeq	pc, r1, r8, asr fp	; <UNPREDICTABLE>
    7804:	andeq	sl, r0, r0, asr #29
    7808:			; <UNDEFINED> instruction: 0x0000beb0
    780c:	andeq	fp, r0, sl, lsr #29
    7810:	andeq	sl, r0, lr, lsr sp
    7814:			; <UNDEFINED> instruction: 0x0000dcbe
    7818:	andeq	sp, r0, r2, lsr #21
    781c:	andeq	fp, r0, r4, lsr lr
    7820:	andeq	fp, r0, ip, lsl #22
    7824:	andeq	fp, r0, r2, lsr #26
    7828:	andeq	fp, r0, r8, lsr #26
    782c:	andeq	fp, r0, r4, lsr sp
    7830:	andeq	sp, r0, lr, lsr #17
    7834:	andeq	fp, r0, ip, lsl #25
    7838:	andeq	pc, r1, r0, ror #16
    783c:	andeq	fp, r0, r4, asr #24
    7840:	andeq	fp, r0, lr, lsr ip
    7844:	andeq	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    7848:	andeq	fp, r0, lr, lsr #24
    784c:	muleq	r0, r4, ip
    7850:	andeq	sl, r0, r4, lsl #24
    7854:	andeq	sp, r0, r8, asr #13
    7858:	andeq	fp, r0, lr, lsr #21
    785c:	muleq	r0, r4, r7
    7860:	ldrdeq	fp, [r0], -r6
    7864:	andeq	pc, r1, r4, ror #11
    7868:	andeq	fp, r0, r6, asr #19
    786c:	andeq	sl, r0, r6, lsl #18
    7870:	strdeq	fp, [r0], -r6
    7874:	strdeq	fp, [r0], -r0
    7878:	andeq	sl, r0, lr, asr #14
    787c:	ldrdeq	sp, [r0], -r0
    7880:			; <UNDEFINED> instruction: 0x0000b5b0
    7884:	andeq	fp, r0, lr, asr #16
    7888:	ldrdeq	fp, [r0], -r4
    788c:	strdeq	fp, [r0], -r0
    7890:			; <UNDEFINED> instruction: 0x0000b6ba
    7894:	andeq	fp, r0, r4, asr #14
    7898:	andeq	fp, r0, r4, lsl r7
    789c:	muleq	r0, lr, r7
    78a0:			; <UNDEFINED> instruction: 0x0000b7b0
    78a4:	ldrdeq	fp, [r0], -lr
    78a8:			; <UNDEFINED> instruction: 0x0000b5b8
    78ac:	andeq	fp, r0, r4, asr #11
    78b0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    78b4:	andeq	pc, r1, lr, lsr #2
    78b8:	andeq	sl, r0, ip, lsl #9
    78bc:	andeq	fp, r0, r6, lsr #13
    78c0:			; <UNDEFINED> instruction: 0xf8dd4658
    78c4:			; <UNDEFINED> instruction: 0xf7fb9010
    78c8:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    78cc:	blge	fe9849d0 <__assert_fail@plt+0xfe981364>
    78d0:	blt	ffbc58d4 <__assert_fail@plt+0xffbc2268>
    78d4:	cfldrdge	mvd15, [pc, #508]	; 7ad8 <__assert_fail@plt+0x446c>
    78d8:			; <UNDEFINED> instruction: 0xf7fb4628
    78dc:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    78e0:	cfldrdge	mvd15, [r9, #508]	; 0x1fc
    78e4:	svceq	0x0000f1bb
    78e8:	bmi	ff53bd2c <__assert_fail@plt+0xff5386c0>
    78ec:	ldmibmi	r4, {r4, r5, r9, sl, lr}^
    78f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    78f4:	addsvc	pc, r4, #8388608	; 0x800000
    78f8:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    78fc:			; <UNDEFINED> instruction: 0xf7fb4630
    7900:	strmi	lr, [r3], ip, asr #23
    7904:			; <UNDEFINED> instruction: 0xf0402800
    7908:	bls	267b7c <__assert_fail@plt+0x264510>
    790c:	svcmi	0x00cdb332
    7910:	stmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7914:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7918:	and	r4, r8, pc, ror r4
    791c:	andhi	pc, r0, r0, lsl #17
    7920:			; <UNDEFINED> instruction: 0xf7fd4650
    7924:			; <UNDEFINED> instruction: 0xf804fb63
    7928:	strmi	r9, [r2], -r1, lsl #22
    792c:			; <UNDEFINED> instruction: 0x4639b1b0
    7930:			; <UNDEFINED> instruction: 0xf7fb4630
    7934:	orrlt	lr, ip, lr, lsr #28
    7938:	beq	83d50 <__assert_fail@plt+0x806e4>
    793c:	ldrbmi	r2, [r0], -ip, lsr #2
    7940:	ldcl	7, cr15, [lr], {251}	; 0xfb
    7944:	stmdacs	r0, {r2, r9, sl, lr}
    7948:	ldrbmi	sp, [r0], -r8, ror #3
    794c:	blx	13c594a <__assert_fail@plt+0x13c22de>
    7950:	tstlt	r8, r2, lsl #12
    7954:			; <UNDEFINED> instruction: 0x46304639
    7958:	mrc	7, 0, APSR_nzcv, cr10, cr11, {7}
    795c:	cdp2	0, 4, cr15, cr2, cr6, {0}
    7960:	blx	643986 <__assert_fail@plt+0x64031a>
    7964:	ldmibmi	r9!, {r3, r4, r5, r7, r9, fp, lr}
    7968:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    796c:	addsvc	pc, r4, #8388608	; 0x800000
    7970:	ldrtmi	r4, [r0], -r3, lsl #12
    7974:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    7978:			; <UNDEFINED> instruction: 0xf7fb4630
    797c:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    7980:			; <UNDEFINED> instruction: 0xf1bbd15e
    7984:	eorsle	r0, sp, r0, lsl #30
    7988:	ldcmi	3, cr11, [r1], #20
    798c:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    7990:	ldrbtmi	sl, [ip], #-3861	; 0xfffff0eb
    7994:	bls	57f9c4 <__assert_fail@plt+0x57c358>
    7998:	ldrtmi	r4, [r0], -r1, lsr #12
    799c:	ldcl	7, cr15, [r8, #1004]!	; 0x3ec
    79a0:			; <UNDEFINED> instruction: 0xf7fb4630
    79a4:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    79a8:	cfldrdge	mvd15, [r5, #-508]!	; 0xfffffe04
    79ac:	strbmi	r2, [r2], -r0, lsl #6
    79b0:			; <UNDEFINED> instruction: 0x46284639
    79b4:	b	fe1c59a8 <__assert_fail@plt+0xfe1c233c>
    79b8:	stclle	8, cr2, [ip]
    79bc:	cfstrdge	mvd15, [fp, #-508]!	; 0xfffffe04
    79c0:			; <UNDEFINED> instruction: 0xf7fb4628
    79c4:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    79c8:	cfstrdge	mvd15, [r5, #-508]!	; 0xfffffe04
    79cc:			; <UNDEFINED> instruction: 0xf7fb9815
    79d0:	ldrtmi	lr, [r0], -r4, lsr #22
    79d4:	tstls	r5, #0, 6
    79d8:	bl	ff9c59cc <__assert_fail@plt+0xff9c2360>
    79dc:			; <UNDEFINED> instruction: 0xf0402800
    79e0:	cdp	0, 1, cr8, cr10, cr9, {6}
    79e4:			; <UNDEFINED> instruction: 0xf7fb0a10
    79e8:	stccs	14, cr14, [r0, #-136]	; 0xffffff78
    79ec:	stmibge	sl, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    79f0:			; <UNDEFINED> instruction: 0xf7fb4628
    79f4:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    79f8:	stmibge	r4, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    79fc:	ldrbtcc	pc, [pc], #79	; 7a04 <__assert_fail@plt+0x4398>	; <UNPREDICTABLE>
    7a00:	blt	1ac5a04 <__assert_fail@plt+0x1ac2398>
    7a04:			; <UNDEFINED> instruction: 0x46304a93
    7a08:	ldrbtmi	r4, [sl], #-2451	; 0xfffff66d
    7a0c:			; <UNDEFINED> instruction: 0xf7fb4479
    7a10:	ldrtmi	lr, [r0], -r0, asr #27
    7a14:	bl	1045a08 <__assert_fail@plt+0x104239c>
    7a18:	ldmibmi	r0, {r4, r7, r8, fp, ip, sp, pc}
    7a1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7a20:	ldc	7, cr15, [r6, #1004]!	; 0x3ec
    7a24:			; <UNDEFINED> instruction: 0xf7fb4630
    7a28:	stmdblt	r8, {r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    7a2c:	ldrtmi	r4, [r0], -ip, lsl #19
    7a30:			; <UNDEFINED> instruction: 0xf7fb4479
    7a34:	ldrtmi	lr, [r0], -lr, lsr #27
    7a38:	bl	bc5a2c <__assert_fail@plt+0xbc23c0>
    7a3c:	adcle	r2, r3, r0, lsl #16
    7a40:	ssatmi	r9, #12, r5, lsl #16
    7a44:	b	ffa45a38 <__assert_fail@plt+0xffa423cc>
    7a48:			; <UNDEFINED> instruction: 0xf7ff4630
    7a4c:	blls	2f6868 <__assert_fail@plt+0x2f31fc>
    7a50:	strteq	pc, [r0], -r3, lsl #2
    7a54:	stc	7, cr15, [r0], {251}	; 0xfb
    7a58:	andls	r2, r8, r0, lsl #8
    7a5c:	blt	1085a60 <__assert_fail@plt+0x10823f4>
    7a60:	strls	r9, [r9], #-2820	; 0xfffff4fc
    7a64:	andge	pc, r0, r3, lsl #17
    7a68:	str	r9, [r9, #-3861]	; 0xfffff0eb
    7a6c:			; <UNDEFINED> instruction: 0xf7fb4638
    7a70:	strmi	lr, [r4], -r0, asr #25
    7a74:			; <UNDEFINED> instruction: 0xf7fbb1d0
    7a78:	andls	lr, r8, r0, ror ip
    7a7c:	blt	c85a80 <__assert_fail@plt+0xc82414>
    7a80:	ldrb	r9, [sl, #516]	; 0x204
    7a84:			; <UNDEFINED> instruction: 0xf7fd4650
    7a88:			; <UNDEFINED> instruction: 0x9009fab1
    7a8c:	bmi	1d80c80 <__assert_fail@plt+0x1d7d614>
    7a90:	andcs	r4, r1, r1, asr #12
    7a94:			; <UNDEFINED> instruction: 0xf7fd447a
    7a98:			; <UNDEFINED> instruction: 0xf7fff8bd
    7a9c:	strtmi	fp, [r8], -r8, ror #17
    7aa0:	b	ffec5a94 <__assert_fail@plt+0xffec2428>
    7aa4:			; <UNDEFINED> instruction: 0xf43f2800
    7aa8:	ldrbt	sl, [r4], #3888	; 0xf30
    7aac:			; <UNDEFINED> instruction: 0xf7fb4638
    7ab0:	strmi	lr, [r4], -r8, ror #21
    7ab4:	ldrmi	lr, [r0], -r1, asr #12
    7ab8:	blx	fe645ab4 <__assert_fail@plt+0xfe642448>
    7abc:			; <UNDEFINED> instruction: 0xf8839b04
    7ac0:	svcls	0x0015a000
    7ac4:	ldrb	r9, [fp], #9
    7ac8:			; <UNDEFINED> instruction: 0xf6404b67
    7acc:	stmdbmi	r7!, {r3, r5, r6, r9, lr}^
    7ad0:	ldrbtmi	r4, [fp], #-2151	; 0xfffff799
    7ad4:	mvncc	r4, #2030043136	; 0x79000000
    7ad8:			; <UNDEFINED> instruction: 0xf7fb4478
    7adc:	blmi	1983204 <__assert_fail@plt+0x197fb98>
    7ae0:	eorsmi	pc, r6, #64, 12	; 0x4000000
    7ae4:	stmdami	r5!, {r2, r5, r6, r8, fp, lr}^
    7ae8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7aec:	ldrbtmi	r3, [r8], #-996	; 0xfffffc1c
    7af0:	ldc	7, cr15, [ip, #1004]!	; 0x3ec
    7af4:			; <UNDEFINED> instruction: 0xf04f4620
    7af8:			; <UNDEFINED> instruction: 0xf7fb34ff
    7afc:	strtmi	lr, [r8], -lr, lsl #21
    7b00:	b	fe2c5af4 <__assert_fail@plt+0xfe2c2488>
    7b04:			; <UNDEFINED> instruction: 0xf7fb4658
    7b08:			; <UNDEFINED> instruction: 0xf7ffea88
    7b0c:	blls	2362a8 <__assert_fail@plt+0x232c3c>
    7b10:	ldrbtcc	pc, [pc], #79	; 7b18 <__assert_fail@plt+0x44ac>	; <UNPREDICTABLE>
    7b14:			; <UNDEFINED> instruction: 0xf7fb6818
    7b18:			; <UNDEFINED> instruction: 0xf7ffecec
    7b1c:	ldmdals	r5, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, pc}
    7b20:	b	1ec5b14 <__assert_fail@plt+0x1ec24a8>
    7b24:	blls	2193ec <__assert_fail@plt+0x215d80>
    7b28:			; <UNDEFINED> instruction: 0xf7fb681c
    7b2c:	vmov.s16	lr, d10[0]
    7b30:			; <UNDEFINED> instruction: 0xf7fb0a10
    7b34:			; <UNDEFINED> instruction: 0xf7ffed7c
    7b38:	ldrtmi	fp, [r8], -sl, asr #19
    7b3c:	ldrbtcc	pc, [pc], #79	; 7b44 <__assert_fail@plt+0x44d8>	; <UNPREDICTABLE>
    7b40:	b	1ac5b34 <__assert_fail@plt+0x1ac24c8>
    7b44:			; <UNDEFINED> instruction: 0xf7fb4648
    7b48:	strtmi	lr, [r8], -r8, ror #20
    7b4c:	b	1945b40 <__assert_fail@plt+0x19424d4>
    7b50:	stmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b54:			; <UNDEFINED> instruction: 0xf7fb9815
    7b58:	ldrbmi	lr, [r0], -r0, ror #20
    7b5c:	blls	241af0 <__assert_fail@plt+0x23e484>
    7b60:	beq	4433d0 <__assert_fail@plt+0x43fd64>
    7b64:			; <UNDEFINED> instruction: 0xf7fb681c
    7b68:	ldrbmi	lr, [r8], -r2, ror #26
    7b6c:	bl	745b60 <__assert_fail@plt+0x7424f4>
    7b70:	stmiblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b74:	strtmi	r9, [fp], r8, lsl #22
    7b78:	beq	4433e8 <__assert_fail@plt+0x43fd7c>
    7b7c:			; <UNDEFINED> instruction: 0xf7fb681c
    7b80:	stccs	13, cr14, [r0, #-344]	; 0xfffffea8
    7b84:	stmibge	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    7b88:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b8c:	b	19c5b80 <__assert_fail@plt+0x19c2514>
    7b90:			; <UNDEFINED> instruction: 0xf6404b3b
    7b94:	ldmdbmi	fp!, {r1, r7, r9, ip, lr}
    7b98:	ldrbtmi	r4, [fp], #-2107	; 0xfffff7c5
    7b9c:			; <UNDEFINED> instruction: 0xf5034479
    7ba0:	ldrbtmi	r7, [r8], #-930	; 0xfffffc5e
    7ba4:	stcl	7, cr15, [r2, #-1004]!	; 0xfffffc14
    7ba8:			; <UNDEFINED> instruction: 0xf6404b38
    7bac:	ldmdbmi	r8!, {r2, r6, r9, lr}
    7bb0:	ldrbtmi	r4, [fp], #-2104	; 0xfffff7c8
    7bb4:	mvnscc	r4, #2030043136	; 0x79000000
    7bb8:			; <UNDEFINED> instruction: 0xf0054478
    7bbc:	blmi	dc5c10 <__assert_fail@plt+0xdc25a4>
    7bc0:	sbcpl	pc, sp, #64, 12	; 0x4000000
    7bc4:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    7bc8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7bcc:			; <UNDEFINED> instruction: 0x73a2f503
    7bd0:			; <UNDEFINED> instruction: 0xf7fb4478
    7bd4:	blls	24310c <__assert_fail@plt+0x23faa0>
    7bd8:	beq	443448 <__assert_fail@plt+0x43fddc>
    7bdc:			; <UNDEFINED> instruction: 0xf7fb681c
    7be0:			; <UNDEFINED> instruction: 0xf7ffed26
    7be4:	blmi	bf61bc <__assert_fail@plt+0xbf2b50>
    7be8:	subscs	pc, r6, #64, 12	; 0x4000000
    7bec:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
    7bf0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7bf4:	orrvc	pc, sl, #12582912	; 0xc00000
    7bf8:			; <UNDEFINED> instruction: 0xf7fb4478
    7bfc:	blmi	b430e4 <__assert_fail@plt+0xb3fa78>
    7c00:	subscs	pc, r4, #64, 12	; 0x4000000
    7c04:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
    7c08:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7c0c:	orrvc	pc, sl, #12582912	; 0xc00000
    7c10:			; <UNDEFINED> instruction: 0xf7fb4478
    7c14:			; <UNDEFINED> instruction: 0xf8dfed2c
    7c18:	ldcls	0, cr9, [r3], {164}	; 0xa4
    7c1c:			; <UNDEFINED> instruction: 0xf7fe44f9
    7c20:	blmi	9f7bfc <__assert_fail@plt+0x9f4590>
    7c24:	subscs	pc, r5, #64, 12	; 0x4000000
    7c28:	stmdami	r7!, {r1, r2, r5, r8, fp, lr}
    7c2c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7c30:	orrvc	pc, sl, #12582912	; 0xc00000
    7c34:			; <UNDEFINED> instruction: 0xf7fb4478
    7c38:	svclt	0x0000ed1a
    7c3c:	andeq	ip, r0, r0, asr #31
    7c40:	muleq	r0, lr, r3
    7c44:	andeq	sl, r0, r8, lsr #8
    7c48:	andeq	ip, r0, r8, asr #30
    7c4c:	andeq	fp, r0, lr, lsr #6
    7c50:	andeq	fp, r0, sl, lsl r0
    7c54:	andeq	fp, r0, lr, asr #4
    7c58:	ldrdeq	fp, [r0], -r8
    7c5c:	andeq	fp, r0, lr, ror #5
    7c60:	andeq	fp, r0, r0, lsr #6
    7c64:	andeq	fp, r0, r8, ror r3
    7c68:	ldrdeq	ip, [r0], -lr
    7c6c:	andeq	sl, r0, ip, ror sl
    7c70:	andeq	fp, r0, r0, ror #3
    7c74:	andeq	ip, r0, r8, asr #27
    7c78:	andeq	sl, r0, r6, ror #20
    7c7c:			; <UNDEFINED> instruction: 0x0000b1b2
    7c80:	andeq	ip, r0, r6, lsl sp
    7c84:			; <UNDEFINED> instruction: 0x0000a9b4
    7c88:	andeq	fp, r0, r6, asr r2
    7c8c:	strdeq	ip, [r0], -lr
    7c90:	muleq	r0, ip, r9
    7c94:	strdeq	fp, [r0], -r4
    7c98:	andeq	ip, r0, r8, ror #25
    7c9c:	andeq	sl, r0, r6, lsl #19
    7ca0:	andeq	fp, r0, r8, asr r2
    7ca4:	andeq	ip, r0, r0, asr #25
    7ca8:	andeq	sl, r0, lr, asr r9
    7cac:	andeq	fp, r0, r4, asr #3
    7cb0:	andeq	ip, r0, r8, lsr #25
    7cb4:	andeq	sl, r0, r6, asr #18
    7cb8:			; <UNDEFINED> instruction: 0x0000cfbc
    7cbc:	andeq	fp, r0, ip, ror #4
    7cc0:	andeq	ip, r0, r4, lsl #25
    7cc4:	andeq	sl, r0, r2, lsr #18
    7cc8:	andeq	fp, r0, r8, ror r1
    7ccc:	svcmi	0x00f0e92d
    7cd0:	blhi	14318c <__assert_fail@plt+0x13fb20>
    7cd4:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    7cd8:			; <UNDEFINED> instruction: 0xf8df120a
    7cdc:	movwls	r2, #22796	; 0x590c
    7ce0:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7ce4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ce8:	tstls	fp, #1769472	; 0x1b0000
    7cec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7cf0:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7cf4:	movwls	r4, #54395	; 0xd47b
    7cf8:	movwcs	r4, #1562	; 0x61a
    7cfc:	tstcc	r1, #3358720	; 0x334000
    7d00:			; <UNDEFINED> instruction: 0xf0002800
    7d04:			; <UNDEFINED> instruction: 0xf7fb8273
    7d08:	vmov.32	d25[0], lr
    7d0c:			; <UNDEFINED> instruction: 0xf8df0a10
    7d10:	strcs	r1, [r0], #-2276	; 0xfffff71c
    7d14:	beq	443580 <__assert_fail@plt+0x43ff14>
    7d18:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    7d1c:	stmib	sp, {r0, r1, r4, sl, lr}^
    7d20:	stmib	sp, {r0, r2, r4, sl, lr}^
    7d24:	stmib	sp, {r0, r1, r2, r4, sl, lr}^
    7d28:			; <UNDEFINED> instruction: 0xf7fb4419
    7d2c:	pkhtbmi	lr, r0, ip, asr #22
    7d30:			; <UNDEFINED> instruction: 0xf0002800
    7d34:			; <UNDEFINED> instruction: 0xf8df8355
    7d38:	strtmi	r3, [r5], -r0, asr #17
    7d3c:	strls	r4, [r4], #-1698	; 0xfffff95e
    7d40:	movwls	r4, #50299	; 0xc47b
    7d44:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7d48:	ldrbtmi	r9, [fp], #-1027	; 0xfffffbfd
    7d4c:	blge	4ac98c <__assert_fail@plt+0x4a9320>
    7d50:	bcc	fe443578 <__assert_fail@plt+0xfe43ff0c>
    7d54:	vmov.32	d8[0], sl
    7d58:	vmov	r3, s16
    7d5c:	movwcs	r2, #2704	; 0xa90
    7d60:	bne	4435c8 <__assert_fail@plt+0x43ff5c>
    7d64:			; <UNDEFINED> instruction: 0xf7fb4640
    7d68:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    7d6c:	cmphi	fp, r0, asr #6	; <UNPREDICTABLE>
    7d70:	ldrdls	pc, [r4], #-141	; 0xffffff73
    7d74:	beq	841a4 <__assert_fail@plt+0x80b38>
    7d78:	mulcc	r0, r9, r8
    7d7c:	blcs	2596b4 <__assert_fail@plt+0x256048>
    7d80:	blcs	8379e8 <__assert_fail@plt+0x83437c>
    7d84:			; <UNDEFINED> instruction: 0xf814d105
    7d88:	blcs	257994 <__assert_fail@plt+0x254328>
    7d8c:	blcs	8379f4 <__assert_fail@plt+0x834388>
    7d90:	blcs	37c17c <__assert_fail@plt+0x378b10>
    7d94:	vrecps.f32	d27, d18, d7
    7d98:	andcs	r4, r0, #268435456	; 0x10000000
    7d9c:			; <UNDEFINED> instruction: 0xf00240da
    7da0:	blcs	8c85ac <__assert_fail@plt+0x8c4f40>
    7da4:	sadd16mi	fp, r3, r4
    7da8:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
    7dac:	bicsle	r2, r4, r0, lsl #22
    7db0:	strbmi	r9, [ip, #-2820]	; 0xfffff4fc
    7db4:	movwcs	fp, #3860	; 0xf14
    7db8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    7dbc:			; <UNDEFINED> instruction: 0xf0402b00
    7dc0:	strbmi	r8, [ip, #-406]	; 0xfffffe6a
    7dc4:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    7dc8:			; <UNDEFINED> instruction: 0xf0002d00
    7dcc:	stmdavc	r1!, {r3, r8, pc}
    7dd0:	movwls	r4, #34467	; 0x86a3
    7dd4:			; <UNDEFINED> instruction: 0xf81be001
    7dd8:	stmdbcs	r9, {r0, r8, r9, sl, fp, ip}
    7ddc:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7de0:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    7de4:	cmphi	r8, r0	; <UNPREDICTABLE>
    7de8:	ldmdapl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7dec:	ldrbtmi	r4, [sp], #-1630	; 0xfffff9a2
    7df0:			; <UNDEFINED> instruction: 0xf816e002
    7df4:			; <UNDEFINED> instruction: 0xb1211f01
    7df8:			; <UNDEFINED> instruction: 0xf7fb4628
    7dfc:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    7e00:	ldrbmi	sp, [lr, #-247]	; 0xffffff09
    7e04:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    7e08:			; <UNDEFINED> instruction: 0x46584637
    7e0c:			; <UNDEFINED> instruction: 0xf8072500
    7e10:			; <UNDEFINED> instruction: 0xf7fe5b01
    7e14:			; <UNDEFINED> instruction: 0x1e03f9bb
    7e18:	vsubw.s8	<illegal reg q12.5>, q0, d7
    7e1c:	ldmdavc	r1!, {r4, r5, r7, r8, pc}^
    7e20:	svclt	0x00182920
    7e24:	tstle	r5, r9, lsl #18
    7e28:	svcne	0x0001f817
    7e2c:	svclt	0x00182909
    7e30:	rscsle	r2, r9, r0, lsr #18
    7e34:			; <UNDEFINED> instruction: 0xf0002900
    7e38:			; <UNDEFINED> instruction: 0xf8df81bc
    7e3c:	ldrtmi	r5, [fp], r8, asr #15
    7e40:	and	r4, r2, sp, ror r4
    7e44:	svcne	0x0001f81b
    7e48:	strtmi	fp, [r8], -r1, lsr #2
    7e4c:	b	1645e40 <__assert_fail@plt+0x16427d4>
    7e50:	rscsle	r2, r7, r0, lsl #16
    7e54:			; <UNDEFINED> instruction: 0xf00045bb
    7e58:	stmdals	r7, {r2, r3, r5, r7, r8, pc}
    7e5c:	andcs	r4, r0, #97517568	; 0x5d00000
    7e60:	blcs	85e7c <__assert_fail@plt+0x82810>
    7e64:	movwcc	r4, #5635	; 0x1603
    7e68:	andls	fp, r9, #8, 30
    7e6c:	ldrtmi	sp, [r9], -r6
    7e70:	ldc2	7, cr15, [r0, #1008]	; 0x3f0
    7e74:	stmdacs	r0, {r0, r3, ip, pc}
    7e78:	sbchi	pc, sl, #0
    7e7c:	mulcc	r1, fp, r8
    7e80:	svclt	0x00182b09
    7e84:	tstle	r5, r0, lsr #22
    7e88:	svccc	0x0001f815
    7e8c:	svclt	0x00182b09
    7e90:	rscsle	r2, r9, r0, lsr #22
    7e94:			; <UNDEFINED> instruction: 0xf0402b5b
    7e98:	stclne	0, cr8, [fp], #-716	; 0xfffffd34
    7e9c:	movwls	r2, #24925	; 0x615d
    7ea0:			; <UNDEFINED> instruction: 0xf7fb4618
    7ea4:	strmi	lr, [r5], -lr, lsr #20
    7ea8:			; <UNDEFINED> instruction: 0xf0002800
    7eac:	movwcs	r8, #641	; 0x281
    7eb0:	blcc	85ecc <__assert_fail@plt+0x82860>
    7eb4:	stmdbcs	r9, {r0, r3, r5, fp, ip, sp, lr}
    7eb8:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7ebc:			; <UNDEFINED> instruction: 0xf815d105
    7ec0:	stmdbcs	r9, {r0, r8, r9, sl, fp, ip}
    7ec4:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7ec8:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    7ecc:	addshi	pc, r6, r0
    7ed0:			; <UNDEFINED> instruction: 0x7734f8df
    7ed4:	ldrbtmi	r4, [pc], #-1707	; 7edc <__assert_fail@plt+0x4870>
    7ed8:			; <UNDEFINED> instruction: 0xf81be002
    7edc:			; <UNDEFINED> instruction: 0xb1211f01
    7ee0:			; <UNDEFINED> instruction: 0xf7fb4638
    7ee4:	stmdacs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    7ee8:	strmi	sp, [fp, #247]!	; 0xf7
    7eec:	addhi	pc, r6, r0
    7ef0:	tstcs	r0, fp, asr r6
    7ef4:	stmdbne	r1, {r0, r1, fp, ip, sp, lr, pc}
    7ef8:	andle	r4, fp, #-805306359	; 0xd0000009
    7efc:	ldrbmi	r1, [fp], -r8, ror #24
    7f00:	addsmi	lr, r8, #2
    7f04:	andle	r7, r5, r9, lsl r0
    7f08:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    7f0c:	svclt	0x00182a09
    7f10:	rscsle	r2, r6, r0, lsr #20
    7f14:	bicslt	r9, r3, r6, lsl #22
    7f18:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    7f1c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7f20:	svc	0x00eef7fa
    7f24:	stmdacs	r0, {r0, r9, sl, lr}
    7f28:	sbchi	pc, pc, r0
    7f2c:			; <UNDEFINED> instruction: 0xf8df9f06
    7f30:	ldrtmi	r1, [r8], -r0, ror #13
    7f34:			; <UNDEFINED> instruction: 0xf7fa4479
    7f38:	smlalttlt	lr, r0, r4, pc	; <UNPREDICTABLE>
    7f3c:			; <UNDEFINED> instruction: 0x16d4f8df
    7f40:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7f44:	svc	0x00dcf7fa
    7f48:			; <UNDEFINED> instruction: 0xf0402800
    7f4c:	blls	e87ec <__assert_fail@plt+0xe5180>
    7f50:	movwcc	r9, #6661	; 0x1a05
    7f54:	svclt	0x000c2a00
    7f58:			; <UNDEFINED> instruction: 0xf0032700
    7f5c:	cmnlt	pc, #262144	; 0x40000
    7f60:			; <UNDEFINED> instruction: 0xf000454c
    7f64:	blls	1e872c <__assert_fail@plt+0x1e50c0>
    7f68:	ssatcs	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    7f6c:	blls	2483d8 <__assert_fail@plt+0x244d6c>
    7f70:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    7f74:	blcs	1e0c4 <__assert_fail@plt+0x1aa58>
    7f78:	msrhi	SPSR_fsc, r0
    7f7c:	stmdbcs	r0, {r1, r2, r8, fp, ip, pc}
    7f80:	bicshi	pc, lr, r0
    7f84:			; <UNDEFINED> instruction: 0x9c059906
    7f88:			; <UNDEFINED> instruction: 0xf8df9100
    7f8c:			; <UNDEFINED> instruction: 0x46201690
    7f90:			; <UNDEFINED> instruction: 0xf7fb4479
    7f94:	adcsmi	lr, r5, #1040384	; 0xfe000
    7f98:	strtmi	sp, [r8], -r9
    7f9c:	stc2	7, cr15, [r2], #-1012	; 0xfffffc0c
    7fa0:			; <UNDEFINED> instruction: 0x167cf8df
    7fa4:			; <UNDEFINED> instruction: 0x46024479
    7fa8:			; <UNDEFINED> instruction: 0xf7fb4620
    7fac:	stmdbls	r5, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    7fb0:			; <UNDEFINED> instruction: 0xf7fb200a
    7fb4:	movwcs	lr, #2286	; 0x8ee
    7fb8:	ldrtmi	r9, [fp], -r3, lsl #6
    7fbc:	bcs	2e7ec <__assert_fail@plt+0x2b180>
    7fc0:	movwcs	fp, #3852	; 0xf0c
    7fc4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    7fc8:			; <UNDEFINED> instruction: 0xf0002b00
    7fcc:	blls	168408 <__assert_fail@plt+0x164d9c>
    7fd0:			; <UNDEFINED> instruction: 0xf0002b00
    7fd4:	movwcs	r8, #328	; 0x148
    7fd8:	movwls	r2, #13569	; 0x3501
    7fdc:			; <UNDEFINED> instruction: 0xf8dfe6bd
    7fe0:	strtmi	r2, [r9], -r4, asr #12
    7fe4:	bcc	443850 <__assert_fail@plt+0x4401e4>
    7fe8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    7fec:	andge	pc, r0, sp, asr #17
    7ff0:	ldrbtcc	pc, [pc], #79	; 7ff8 <__assert_fail@plt+0x498c>	; <UNPREDICTABLE>
    7ff4:			; <UNDEFINED> instruction: 0xf7fc9403
    7ff8:	strt	pc, [lr], sp, lsl #28
    7ffc:			; <UNDEFINED> instruction: 0xe7894635
    8000:	movwls	r2, #25344	; 0x6300
    8004:	rsbsle	lr, r2, r6, asr r7
    8008:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    800c:			; <UNDEFINED> instruction: 0x2618f8df
    8010:	bcc	44387c <__assert_fail@plt+0x440210>
    8014:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    8018:	andcs	r4, r0, r4, lsl #12
    801c:	ldc2l	7, cr15, [sl, #1008]!	; 0x3f0
    8020:			; <UNDEFINED> instruction: 0xf7fb4640
    8024:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    8028:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    802c:			; <UNDEFINED> instruction: 0xf04f9811
    8030:	movwls	r3, #13311	; 0x33ff
    8034:	svc	0x00f0f7fa
    8038:	beq	4438a4 <__assert_fail@plt+0x440238>
    803c:	svc	0x00ecf7fa
    8040:	strbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    8044:	strcc	pc, [r4, #2271]!	; 0x8df
    8048:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    804c:	blls	6e20bc <__assert_fail@plt+0x6dea50>
    8050:			; <UNDEFINED> instruction: 0xf040405a
    8054:	stmdals	r3, {r0, r2, r3, r6, r9, pc}
    8058:	ldc	0, cr11, [sp], #116	; 0x74
    805c:	pop	{r2, r8, r9, fp, pc}
    8060:	stmdavc	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    8064:	bleq	8447c <__assert_fail@plt+0x80e10>
    8068:			; <UNDEFINED> instruction: 0xf0002900
    806c:			; <UNDEFINED> instruction: 0xf8df80cb
    8070:	ldrbtmi	r5, [sp], #-1472	; 0xfffffa40
    8074:	stmdbcs	r0, {r1, sp, lr, pc}
    8078:	sbchi	pc, r4, r0
    807c:			; <UNDEFINED> instruction: 0xf7fb4628
    8080:			; <UNDEFINED> instruction: 0xf89be940
    8084:	ldrbmi	r1, [fp], -r1
    8088:	bleq	844bc <__assert_fail@plt+0x80e50>
    808c:	rscsle	r2, r2, r0, lsl #16
    8090:	strls	r2, [r8], #-512	; 0xfffffe00
    8094:	ssat	r7, #1, sl
    8098:	mufe	f2, f1, f0
    809c:			; <UNDEFINED> instruction: 0x46083a10
    80a0:			; <UNDEFINED> instruction: 0xf8cd9a0c
    80a4:	strcs	sl, [r1, #-0]
    80a8:	ldc2	7, cr15, [r4, #1008]!	; 0x3f0
    80ac:	strne	pc, [r4, #2271]	; 0x8df
    80b0:	bcc	44391c <__assert_fail@plt+0x4402b0>
    80b4:	ldrbtmi	r2, [r9], #-732	; 0xfffffd24
    80b8:			; <UNDEFINED> instruction: 0xf8cd2061
    80bc:			; <UNDEFINED> instruction: 0xf7fca000
    80c0:			; <UNDEFINED> instruction: 0xf04ffba3
    80c4:	movwls	r3, #13311	; 0x33ff
    80c8:	stmdavc	fp!, {r0, r1, r2, r6, r9, sl, sp, lr, pc}
    80cc:			; <UNDEFINED> instruction: 0xf43f2b00
    80d0:			; <UNDEFINED> instruction: 0xf8dfaf3e
    80d4:	cfmsc32	mvfx2, mvfx9, mvfx4
    80d8:	ldrbtmi	r3, [sl], #-2576	; 0xfffff5f0
    80dc:	andge	pc, r0, sp, asr #17
    80e0:	ldc2	7, cr15, [r8, #1008]	; 0x3f0
    80e4:	mvnscc	pc, #79	; 0x4f
    80e8:	movwls	r2, #13569	; 0x3501
    80ec:			; <UNDEFINED> instruction: 0x4640e635
    80f0:	svc	0x00d2f7fa
    80f4:	orrle	r2, r7, r0, lsl #16
    80f8:			; <UNDEFINED> instruction: 0xf7fb4640
    80fc:	blls	10225c <__assert_fail@plt+0xfebf0>
    8100:	blls	28f27c <__assert_fail@plt+0x28bc10>
    8104:	svclt	0x000c2b00
    8108:			; <UNDEFINED> instruction: 0xf0052500
    810c:	stmdacs	r0, {r0, r8, sl}
    8110:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    8114:			; <UNDEFINED> instruction: 0xf7fa9811
    8118:	stccs	15, cr14, [r0, #-512]	; 0xfffffe00
    811c:	blls	17c354 <__assert_fail@plt+0x178ce8>
    8120:	blx	fecee954 <__assert_fail@plt+0xfeceb2e8>
    8124:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    8128:	svclt	0x00082a00
    812c:	tstlt	fp, #0, 6
    8130:	strcc	pc, [r8, #-2271]	; 0xfffff721
    8134:	stmdbls	sp, {r9, sp}
    8138:	stmiapl	sp, {r2, r4, r9, sl, lr}^
    813c:	rscvs	r6, sl, lr, ror #17
    8140:	strtmi	r2, [r0], -r0, lsl #6
    8144:	strcc	r4, [r1], #-1562	; 0xfffff9e6
    8148:			; <UNDEFINED> instruction: 0xf7fe4619
    814c:	stccs	12, cr15, [r6], {207}	; 0xcf
    8150:	strdvs	sp, [lr], #22	; <UNPREDICTABLE>
    8154:			; <UNDEFINED> instruction: 0xf8dfb186
    8158:	cfldrsge	mvf5, [r3], {232}	; 0xe8
    815c:	ldrbtmi	sl, [sp], #-3611	; 0xfffff1e5
    8160:			; <UNDEFINED> instruction: 0xf8543560
    8164:	tstlt	fp, r4, lsl #22
    8168:	smlattlt	fp, fp, r8, r6
    816c:	ldrmi	r2, [r8, r0]
    8170:			; <UNDEFINED> instruction: 0xf10542a6
    8174:	mvnsle	r0, r8, lsl r5
    8178:	movwls	r2, #13056	; 0x3300
    817c:			; <UNDEFINED> instruction: 0xf8dfe75c
    8180:	strtmi	r2, [r9], -r4, asr #9
    8184:	bcc	4439f0 <__assert_fail@plt+0x440384>
    8188:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    818c:	andge	pc, r0, sp, asr #17
    8190:	ldrbcc	pc, [pc, #79]!	; 81e7 <__assert_fail@plt+0x4b7b>	; <UNPREDICTABLE>
    8194:			; <UNDEFINED> instruction: 0xf7fc9503
    8198:			; <UNDEFINED> instruction: 0xf8dffd3d
    819c:	cdp	4, 1, cr1, cr9, cr12, {5}
    81a0:	adccs	r3, r5, #16, 20	; 0x10000
    81a4:	rsbcs	r4, r1, r9, ror r4
    81a8:	andge	pc, r0, sp, asr #17
    81ac:	blx	b461a6 <__assert_fail@plt+0xb42b3a>
    81b0:			; <UNDEFINED> instruction: 0xf8dfe635
    81b4:			; <UNDEFINED> instruction: 0x21002498
    81b8:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx8
    81bc:	ldrbtmi	r3, [sl], #-2576	; 0xfffff5f0
    81c0:	andge	pc, r0, sp, asr #17
    81c4:	stc2	7, cr15, [r6, #-1008]!	; 0xfffffc10
    81c8:	strne	pc, [r4], #2271	; 0x8df
    81cc:	bcc	443a38 <__assert_fail@plt+0x4403cc>
    81d0:	ldrbtmi	r2, [r9], #-600	; 0xfffffda8
    81d4:			; <UNDEFINED> instruction: 0xf8cd2061
    81d8:	strcs	sl, [r1, #-0]
    81dc:	blx	5461d6 <__assert_fail@plt+0x542b6a>
    81e0:	mvnscc	pc, #79	; 0x4f
    81e4:	ldr	r9, [r8, #771]!	; 0x303
    81e8:	ldr	r2, [r6, #1281]!	; 0x501
    81ec:			; <UNDEFINED> instruction: 0xf0054604
    81f0:			; <UNDEFINED> instruction: 0xf8dffdbb
    81f4:	strtmi	r1, [r2], -r0, ror #8
    81f8:			; <UNDEFINED> instruction: 0xf0014479
    81fc:	vmls.f32	s30, s19, s26
    8200:	str	r0, [r4, #2576]	; 0xa10
    8204:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8208:	strmi	r2, [r8], -r0, lsl #2
    820c:	bcc	443a78 <__assert_fail@plt+0x44040c>
    8210:			; <UNDEFINED> instruction: 0xf8cd447a
    8214:	strmi	sl, [sp], -r0
    8218:	ldc2l	7, cr15, [ip], #1008	; 0x3f0
    821c:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8220:	mrc	2, 0, r2, cr9, cr13, {0}
    8224:	rsbcs	r3, r1, r0, lsl sl
    8228:			; <UNDEFINED> instruction: 0xf8cd4479
    822c:			; <UNDEFINED> instruction: 0xf7fca000
    8230:			; <UNDEFINED> instruction: 0xf04ffaeb
    8234:	movwls	r3, #13311	; 0x33ff
    8238:	strcs	lr, [r0, #-1423]	; 0xfffffa71
    823c:	mvnscc	pc, #79	; 0x4f
    8240:			; <UNDEFINED> instruction: 0xf8df9303
    8244:	andcs	r2, r0, ip, lsl r4
    8248:	bcc	443ab4 <__assert_fail@plt+0x440448>
    824c:	ldrbtmi	r6, [sl], #-2081	; 0xfffff7df
    8250:	stc2l	7, cr15, [r0], #1008	; 0x3f0
    8254:	stmdbls	r6, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    8258:	strcc	pc, [r8], #-2271	; 0xfffff721
    825c:	stmdbcs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    8260:	mrcge	4, 4, APSR_nzcv, cr0, cr15, {3}
    8264:	blls	14041c <__assert_fail@plt+0x13cdb0>
    8268:	cmple	r6, r0, lsl #22
    826c:	blcs	2ee94 <__assert_fail@plt+0x2b828>
    8270:	rschi	pc, r5, r0
    8274:	ldmdavc	lr, {r3, r8, r9, fp, ip, pc}
    8278:			; <UNDEFINED> instruction: 0xf0002e2a
    827c:	stmdals	r8, {r0, r1, r4, r8, pc}
    8280:			; <UNDEFINED> instruction: 0xf7fb213a
    8284:			; <UNDEFINED> instruction: 0x4604e83e
    8288:			; <UNDEFINED> instruction: 0xf0002800
    828c:	movwcs	r8, #287	; 0x11f
    8290:	blcc	862a8 <__assert_fail@plt+0x82c3c>
    8294:	ldmdavc	fp, {r3, r8, r9, fp, ip, pc}
    8298:	blmi	ffcf482c <__assert_fail@plt+0xffcf11c0>
    829c:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    82a0:			; <UNDEFINED> instruction: 0xf0002900
    82a4:	stmdals	r8, {r0, r1, r2, r4, r8, pc}
    82a8:	mcr	7, 1, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    82ac:	stccs	3, cr11, [r0], {40}	; 0x28
    82b0:	sbchi	pc, r5, r0
    82b4:	blcs	26348 <__assert_fail@plt+0x22cdc>
    82b8:	sbchi	pc, r1, r0
    82bc:	ldrbtmi	r4, [fp], #-3051	; 0xfffff415
    82c0:	stmdbcs	r0, {r0, r3, r4, r7, r8, fp, sp, lr}
    82c4:	msrhi	SPSR_, r0
    82c8:			; <UNDEFINED> instruction: 0xf7fa4620
    82cc:	lsllt	lr, sl, lr
    82d0:	orrsls	pc, ip, #14614528	; 0xdf0000
    82d4:			; <UNDEFINED> instruction: 0xf8d944f9
    82d8:	mcrcs	0, 0, r6, cr0, cr12, {0}
    82dc:	tsthi	r3, r0	; <UNPREDICTABLE>
    82e0:	stmdblt	r9!, {r0, r4, r5, fp, sp, lr}
    82e4:			; <UNDEFINED> instruction: 0xf856e0ab
    82e8:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    82ec:	adchi	pc, r7, r0
    82f0:			; <UNDEFINED> instruction: 0xf7fa4620
    82f4:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    82f8:	stflsd	f5, [r6], {245}	; 0xf5
    82fc:			; <UNDEFINED> instruction: 0xf0002c00
    8300:	ldmibmi	ip, {r0, r2, r3, r5, r7, pc}^
    8304:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8308:	ldcl	7, cr15, [sl, #1000]!	; 0x3e8
    830c:			; <UNDEFINED> instruction: 0xf0402800
    8310:	blls	2e8580 <__assert_fail@plt+0x2e4f14>
    8314:			; <UNDEFINED> instruction: 0xf0002b00
    8318:	blls	2685f0 <__assert_fail@plt+0x264f84>
    831c:	sbcsvs	r2, r8, #16, 8	; 0x10000000
    8320:	blcs	263d4 <__assert_fail@plt+0x22d68>
    8324:	sbchi	pc, fp, r0, asr #32
    8328:	strtmi	r4, [r2], -fp, lsr #12
    832c:	strcs	r9, [r0], #-2057	; 0xfffff7f7
    8330:	strls	sl, [r0], #-2323	; 0xfffff6ed
    8334:	stmib	sp, {r0, r8, sl, sp}^
    8338:			; <UNDEFINED> instruction: 0xf7fc4503
    833c:	str	pc, [ip, #-3917]	; 0xfffff0b3
    8340:	ldrbtmi	r4, [r9], #-2509	; 0xfffff633
    8344:	stmdals	r8, {r0, r1, r2, r3, r4, r9, sl, sp, lr, pc}
    8348:			; <UNDEFINED> instruction: 0xf7fa213a
    834c:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8350:	addshi	pc, ip, r0
    8354:			; <UNDEFINED> instruction: 0xf04f4604
    8358:	teqcs	sl, r0, lsl #18
    835c:	blls	86374 <__assert_fail@plt+0x82d08>
    8360:			; <UNDEFINED> instruction: 0xf7fa4620
    8364:	smlabtlt	r8, lr, pc, lr	; <UNPREDICTABLE>
    8368:	andls	pc, r0, r0, lsl #17
    836c:			; <UNDEFINED> instruction: 0xf7fd9808
    8370:	stmibmi	r2, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
    8374:			; <UNDEFINED> instruction: 0x46024479
    8378:			; <UNDEFINED> instruction: 0xf7fb9805
    837c:	strtmi	lr, [r0], -sl, lsl #18
    8380:	blx	c4637c <__assert_fail@plt+0xc42d10>
    8384:	ldmibmi	lr!, {r1, r9, sl, lr}
    8388:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    838c:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8390:			; <UNDEFINED> instruction: 0xf7fae5e9
    8394:	strmi	lr, [r4], -r2, ror #31
    8398:	bmi	feec20ec <__assert_fail@plt+0xfeebea80>
    839c:	mufe	f2, f1, f0
    83a0:			; <UNDEFINED> instruction: 0x46083a10
    83a4:			; <UNDEFINED> instruction: 0xf8cd447a
    83a8:			; <UNDEFINED> instruction: 0xf7fca000
    83ac:			; <UNDEFINED> instruction: 0xe699fc33
    83b0:			; <UNDEFINED> instruction: 0x46014ab5
    83b4:	bcc	443c20 <__assert_fail@plt+0x4405b4>
    83b8:	ldrbtmi	r2, [sl], #-1281	; 0xfffffaff
    83bc:	andge	pc, r0, sp, asr #17
    83c0:	stc2	7, cr15, [r8], #-1008	; 0xfffffc10
    83c4:			; <UNDEFINED> instruction: 0xee1949b1
    83c8:	andscs	r3, sp, #16, 20	; 0x10000
    83cc:	rsbcs	r4, r1, r9, ror r4
    83d0:	andge	pc, r0, sp, asr #17
    83d4:	blx	6463cc <__assert_fail@plt+0x642d60>
    83d8:	mvnscc	pc, #79	; 0x4f
    83dc:	ldrt	r9, [ip], #771	; 0x303
    83e0:	svc	0x00baf7fa
    83e4:	stmdavs	r1, {r1, r3, r9, fp, ip, pc}
    83e8:	svclt	0x00181e8b
    83ec:	adcmi	r2, r2, #67108864	; 0x4000000
    83f0:	movwcs	fp, #7944	; 0x1f08
    83f4:			; <UNDEFINED> instruction: 0xf43f2b00
    83f8:	bmi	fe973f00 <__assert_fail@plt+0xfe970894>
    83fc:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx0
    8400:	ldrbtmi	r3, [sl], #-2576	; 0xfffff5f0
    8404:	stc2	7, cr15, [r6], {252}	; 0xfc
    8408:	mvnscc	pc, #79	; 0x4f
    840c:	ldr	r9, [r3], -r3, lsl #6
    8410:	strmi	r4, [r1], -r0, lsr #21
    8414:	bcc	443c80 <__assert_fail@plt+0x440614>
    8418:			; <UNDEFINED> instruction: 0xf8cd447a
    841c:			; <UNDEFINED> instruction: 0xf7fca000
    8420:	ldmibmi	sp, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8424:	bcc	443c90 <__assert_fail@plt+0x440624>
    8428:	ldrbtmi	r2, [r9], #-686	; 0xfffffd52
    842c:			; <UNDEFINED> instruction: 0xf8cd2061
    8430:			; <UNDEFINED> instruction: 0xf7fca000
    8434:			; <UNDEFINED> instruction: 0xf04ff9e9
    8438:	movwls	r3, #13311	; 0x33ff
    843c:	movwcs	lr, #1310	; 0x51e
    8440:	movwls	r2, #13569	; 0x3501
    8444:	ldmibmi	r5, {r0, r3, r7, sl, sp, lr, pc}
    8448:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    844c:	ldcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    8450:	bls	276958 <__assert_fail@plt+0x2732ec>
    8454:			; <UNDEFINED> instruction: 0xf0436853
    8458:	subsvs	r0, r3, r0, lsl #7
    845c:	orrlt	r9, r3, fp, lsl #22
    8460:	ldrb	r2, [sp, -r0, lsl #8]
    8464:	stmdals	r6, {r1, r2, r3, r7, r8, fp, lr}
    8468:			; <UNDEFINED> instruction: 0xf7fa4479
    846c:	stmdacs	r0, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    8470:	bls	27cc48 <__assert_fail@plt+0x2795dc>
    8474:			; <UNDEFINED> instruction: 0xf0236853
    8478:	subsvs	r0, r3, r0, lsl #7
    847c:	blcs	2f0b0 <__assert_fail@plt+0x2ba44>
    8480:	movwcs	sp, #494	; 0x1ee
    8484:	stmib	sp, {r0, r8, sl, sp}^
    8488:	strbt	r3, [r6], #-1283	; 0xfffffafd
    848c:			; <UNDEFINED> instruction: 0xf7fd9808
    8490:	stmibmi	r4, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    8494:			; <UNDEFINED> instruction: 0x46024479
    8498:			; <UNDEFINED> instruction: 0xf7fb9805
    849c:	bmi	fe0c268c <__assert_fail@plt+0xfe0bf020>
    84a0:			; <UNDEFINED> instruction: 0xe770447a
    84a4:	blcs	26618 <__assert_fail@plt+0x22fac>
    84a8:	svcge	0x0027f43f
    84ac:	teqcs	sl, r8, lsl #16
    84b0:	svc	0x0026f7fa
    84b4:	stmdacs	r0, {r2, r9, sl, lr}
    84b8:	mcrge	4, 7, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    84bc:	cfmadd32ls	mvax7, mvfx14, mvfx9, mvfx13
    84c0:			; <UNDEFINED> instruction: 0xf7fa6b30
    84c4:	movwcs	lr, #3498	; 0xdaa
    84c8:			; <UNDEFINED> instruction: 0xe72d6333
    84cc:	adcsle	r2, r6, r0, lsl #28
    84d0:	strbt	r9, [r2], r4, lsl #24
    84d4:	ldcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    84d8:	stc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    84dc:	cmplt	r8, r6, lsl #12
    84e0:			; <UNDEFINED> instruction: 0xf7fa6830
    84e4:	blmi	1c84384 <__assert_fail@plt+0x1c80d18>
    84e8:			; <UNDEFINED> instruction: 0x4601447b
    84ec:			; <UNDEFINED> instruction: 0xe6da6158
    84f0:	ldc	7, cr15, [r4, #1000]!	; 0x3e8
    84f4:	svc	0x0030f7fa
    84f8:	ldrbtmi	r4, [sl], #-2669	; 0xfffff593
    84fc:	andcs	r6, r1, r1, lsl #16
    8500:	blx	fe2464fa <__assert_fail@plt+0xfe242e8e>
    8504:	ldrtmi	lr, [r1], -ip, ror #15
    8508:			; <UNDEFINED> instruction: 0xf7fb4630
    850c:	tstcs	r4, r4, lsl #16
    8510:	andcc	r4, r1, r6, lsl #12
    8514:	stmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8518:	ldrtmi	r4, [r0], -r7, lsl #12
    851c:			; <UNDEFINED> instruction: 0xf7fa4639
    8520:	mcrne	15, 0, lr, cr6, cr10, {7}
    8524:			; <UNDEFINED> instruction: 0x1c70db47
    8528:			; <UNDEFINED> instruction: 0xf7fb2104
    852c:			; <UNDEFINED> instruction: 0xf8c9e83e
    8530:	mcrcs	0, 0, r0, cr0, cr12, {0}
    8534:	svcne	0x003bd038
    8538:	andeq	pc, r4, #-1073741775	; 0xc0000031
    853c:	bl	ee164 <__assert_fail@plt+0xeaaf8>
    8540:	strtmi	r0, [r7], -r6, lsl #13
    8544:	andls	r4, r7, #162529280	; 0x9b00000
    8548:	andls	pc, ip, sp, asr #17
    854c:	blls	10057c <__assert_fail@plt+0xfcf10>
    8550:	ldrdeq	pc, [r0], -r9
    8554:	movwls	r6, #63963	; 0xf9db
    8558:	svc	0x006af7fa
    855c:	ldrbmi	r9, [lr, #-2831]	; 0xfffff4f1
    8560:	andsle	r5, pc, r8, lsl r1	; <UNPREDICTABLE>
    8564:	bl	ef188 <__assert_fail@plt+0xebb1c>
    8568:			; <UNDEFINED> instruction: 0xf85b040b
    856c:			; <UNDEFINED> instruction: 0xf7fb0f04
    8570:	sxtab16mi	lr, r1, r8, ror #16
    8574:	mvnle	r2, r0, lsl #16
    8578:	mcr	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    857c:	stmdavs	r1, {r1, r2, r3, r9, fp, ip, pc}
    8580:			; <UNDEFINED> instruction: 0xf7fc2001
    8584:	strb	pc, [r2, r7, asr #22]!	; <UNPREDICTABLE>
    8588:	svc	0x0008f7fa
    858c:	stmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8590:	mvnslt	r4, r6, lsl #12
    8594:			; <UNDEFINED> instruction: 0xf7fa6830
    8598:	blmi	11c42d0 <__assert_fail@plt+0x11c0c64>
    859c:			; <UNDEFINED> instruction: 0x4601447b
    85a0:			; <UNDEFINED> instruction: 0xe6916198
    85a4:	svcls	0x0008463c
    85a8:			; <UNDEFINED> instruction: 0xf7fa4638
    85ac:	blmi	10c3a8c <__assert_fail@plt+0x10c0420>
    85b0:	ldmibvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
    85b4:			; <UNDEFINED> instruction: 0xf7fae694
    85b8:	bmi	1044100 <__assert_fail@plt+0x1040a94>
    85bc:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    85c0:			; <UNDEFINED> instruction: 0xf7fc2001
    85c4:			; <UNDEFINED> instruction: 0x1c70fb27
    85c8:			; <UNDEFINED> instruction: 0xf7fa2104
    85cc:			; <UNDEFINED> instruction: 0xf8c9efee
    85d0:			; <UNDEFINED> instruction: 0xe7e9001c
    85d4:	mcr	7, 6, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    85d8:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    85dc:	andcs	r6, r1, r1, lsl #16
    85e0:	blx	6465da <__assert_fail@plt+0x642f6e>
    85e4:	svclt	0x0000e7d6
    85e8:	andeq	pc, r1, r0, asr #32
    85ec:	andeq	r0, r0, r0, lsr #5
    85f0:	andeq	pc, r1, r0, lsr r0	; <UNPREDICTABLE>
    85f4:	muleq	r0, r8, sp
    85f8:	andeq	fp, r0, r8, ror r1
    85fc:	andeq	fp, r0, sl, lsr #8
    8600:	muleq	r0, r6, r0
    8604:	andeq	fp, r0, r4, asr #32
    8608:	muleq	r0, lr, r1
    860c:	andeq	fp, r0, sl, asr r1
    8610:	muleq	r0, r0, r1
    8614:	andeq	fp, r0, sl, lsl #3
    8618:	andeq	lr, r1, r8, lsr #18
    861c:	andeq	fp, r0, r8, ror #2
    8620:	andeq	sl, r0, r4, ror fp
    8624:	andeq	sl, r0, r2, lsr #29
    8628:	andeq	fp, r0, r8, lsl #3
    862c:	ldrdeq	lr, [r1], -ip
    8630:	andeq	sl, r0, r2, lsl lr
    8634:	andeq	sl, r0, r6, lsr #28
    8638:	andeq	sl, r0, r6, lsr #31
    863c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8640:	andeq	lr, r1, sl, lsr r7
    8644:	andeq	sl, r0, sl, lsl #27
    8648:	muleq	r0, r4, sp
    864c:	andeq	sl, r0, lr, lsr #27
    8650:			; <UNDEFINED> instruction: 0x0000adba
    8654:	andeq	sl, r0, r4, asr ip
    8658:	andeq	sl, r0, ip, lsr #31
    865c:			; <UNDEFINED> instruction: 0x0000afb4
    8660:	andeq	r9, r0, r6, lsr sp
    8664:	andeq	sl, r0, ip, lsr #24
    8668:	andeq	r1, r2, r4, asr #1
    866c:	andeq	r1, r2, r2, lsr #1
    8670:	andeq	r1, r2, ip, lsl #1
    8674:	andeq	sl, r0, r2, ror sp
    8678:	andeq	sl, r0, r6, asr #22
    867c:	andeq	sl, r0, r0, asr #28
    8680:			; <UNDEFINED> instruction: 0x000099b6
    8684:	andeq	sl, r0, r4, lsr sp
    8688:	andeq	sl, r0, sl, asr ip
    868c:	andeq	sl, r0, r0, ror ip
    8690:	andeq	sl, r0, sl, asr sl
    8694:	andeq	sl, r0, r8, lsr #23
    8698:			; <UNDEFINED> instruction: 0x0000abb6
    869c:	andeq	sl, r0, r2, lsl #25
    86a0:	andeq	sl, r0, ip, asr ip
    86a4:	andeq	sl, r0, r0, lsr #26
    86a8:	andeq	sl, r0, r8, ror #19
    86ac:	andeq	r0, r2, r8, ror lr
    86b0:	andeq	sl, r0, lr, lsl #24
    86b4:	andeq	r0, r2, r4, asr #27
    86b8:			; <UNDEFINED> instruction: 0x00020db0
    86bc:	muleq	r0, r4, fp
    86c0:	andeq	sl, r0, r2, asr fp
    86c4:	strcs	pc, [ip], #2271	; 0x8df
    86c8:	strcc	pc, [ip], #2271	; 0x8df
    86cc:	push	{r1, r3, r4, r5, r6, sl, lr}
    86d0:			; <UNDEFINED> instruction: 0xb0994ff0
    86d4:	pkhtbmi	r5, r0, r3, asr #17
    86d8:	strmi	pc, [r0], #2271	; 0x8df
    86dc:	tstls	r7, #1769472	; 0x1b0000
    86e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    86e4:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    86e8:	movwcc	lr, #55757	; 0xd9cd
    86ec:			; <UNDEFINED> instruction: 0xf0002800
    86f0:	stmdavc	r2, {r1, r2, r5, r6, r8, pc}
    86f4:	movwcc	lr, #63949	; 0xf9cd
    86f8:	stmib	sp, {r0, r2, r3, r5, r9, fp, sp}^
    86fc:	stmib	sp, {r0, r4, r8, r9, ip, sp}^
    8700:	stmib	sp, {r0, r1, r4, r8, r9, ip, sp}^
    8704:			; <UNDEFINED> instruction: 0xf0403315
    8708:	stmdavc	r0, {r1, r2, r3, r4, r7, pc}^
    870c:			; <UNDEFINED> instruction: 0xf0402800
    8710:	mulls	r6, sl, r0
    8714:			; <UNDEFINED> instruction: 0xf7fa2000
    8718:			; <UNDEFINED> instruction: 0x4607edbe
    871c:			; <UNDEFINED> instruction: 0xf0002f00
    8720:			; <UNDEFINED> instruction: 0xf8df81e0
    8724:	stmiapl	r3!, {r2, r3, r4, r5, sl, ip, sp}^
    8728:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    872c:			; <UNDEFINED> instruction: 0xf0402b00
    8730:			; <UNDEFINED> instruction: 0xf8df8153
    8734:			; <UNDEFINED> instruction: 0xf10d3430
    8738:			; <UNDEFINED> instruction: 0xf10d0a38
    873c:			; <UNDEFINED> instruction: 0xf04f0934
    8740:	ldrbtmi	r3, [fp], #-3071	; 0xfffff401
    8744:			; <UNDEFINED> instruction: 0xf8df930a
    8748:	strcs	r3, [r0], -r0, lsr #8
    874c:	ldrbtmi	r9, [fp], #-1541	; 0xfffff9fb
    8750:			; <UNDEFINED> instruction: 0xf8df9309
    8754:			; <UNDEFINED> instruction: 0x96033418
    8758:	movwls	r4, #46203	; 0xb47b
    875c:	ldrbmi	r2, [r2], -r0, lsl #6
    8760:	ldrtmi	r4, [r8], -r9, asr #12
    8764:	bl	febc6754 <__assert_fail@plt+0xfebc30e8>
    8768:	ldclle	8, cr2, [sp, #-0]
    876c:	strcc	r9, [r1], -sp, lsl #24
    8770:	bcs	826800 <__assert_fail@plt+0x823194>
    8774:	bcs	2783dc <__assert_fail@plt+0x274d70>
    8778:			; <UNDEFINED> instruction: 0xf814d105
    877c:	bcs	254388 <__assert_fail@plt+0x250d1c>
    8780:	bcs	8383e8 <__assert_fail@plt+0x834d7c>
    8784:	bcs	37cb70 <__assert_fail@plt+0x379504>
    8788:	vrecps.f32	d27, d18, d7
    878c:	strcs	r4, [r0, #-1281]	; 0xfffffaff
    8790:			; <UNDEFINED> instruction: 0xf00540d5
    8794:	bcs	8c9ba0 <__assert_fail@plt+0x8c6534>
    8798:			; <UNDEFINED> instruction: 0xf045bf08
    879c:	cfstr32cs	mvfx0, [r0, #-4]
    87a0:			; <UNDEFINED> instruction: 0x4620d1dc
    87a4:			; <UNDEFINED> instruction: 0xff5af000
    87a8:	bcs	16e6838 <__assert_fail@plt+0x16e31cc>
    87ac:	adchi	pc, r2, r0
    87b0:	blcs	2f3c4 <__assert_fail@plt+0x2bd58>
    87b4:			; <UNDEFINED> instruction: 0xf1bbd1d2
    87b8:			; <UNDEFINED> instruction: 0xf2c00f00
    87bc:	stclne	0, cr8, [r5], #-956	; 0xfffffc44
    87c0:	cmnlt	r2, r3, lsr #12
    87c4:	and	r4, r3, r5, lsr #12
    87c8:	bcs	26878 <__assert_fail@plt+0x2320c>
    87cc:	rscshi	pc, r3, r0
    87d0:	svclt	0x00182a20
    87d4:	strtmi	r2, [fp], -r9, lsl #20
    87d8:	streq	pc, [r1, #-261]	; 0xfffffefb
    87dc:			; <UNDEFINED> instruction: 0xf04fd1f4
    87e0:	strtmi	r0, [r1], -r0, lsl #4
    87e4:			; <UNDEFINED> instruction: 0x4658701a
    87e8:	movwls	r2, #33280	; 0x8200
    87ec:			; <UNDEFINED> instruction: 0xf8d2f7fc
    87f0:	andls	r9, r4, r8, lsl #22
    87f4:			; <UNDEFINED> instruction: 0xf0002800
    87f8:	strtmi	r8, [r8], -r1, ror #2
    87fc:			; <UNDEFINED> instruction: 0xf0009308
    8800:	blls	248404 <__assert_fail@plt+0x244d98>
    8804:	bcs	16e6974 <__assert_fail@plt+0x16e3308>
    8808:	rscshi	pc, r6, r0
    880c:	stmdbls	r9, {r2, r8, r9, fp, ip, pc}
    8810:	bl	62d84 <__assert_fail@plt+0x5f718>
    8814:			; <UNDEFINED> instruction: 0xf8d303c3
    8818:	stfcss	f4, [r0], {32}
    881c:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    8820:			; <UNDEFINED> instruction: 0xf0002a00
    8824:	blls	128d00 <__assert_fail@plt+0x125694>
    8828:			; <UNDEFINED> instruction: 0xf7fa6b18
    882c:	bls	14380c <__assert_fail@plt+0x1401a0>
    8830:	tstvs	r3, #0, 6
    8834:	stmdals	r4, {r0, r8, sp}
    8838:	strtmi	r9, [fp], -r0, lsl #2
    883c:	strtmi	sl, [r2], -pc, lsl #18
    8840:	stc2l	7, cr15, [sl], {252}	; 0xfc
    8844:	smlawbcs	pc, sl, r7, lr	; <UNPREDICTABLE>
    8848:			; <UNDEFINED> instruction: 0xf7fa4640
    884c:	andls	lr, r6, sl, asr sp
    8850:			; <UNDEFINED> instruction: 0xf0002800
    8854:	movwcs	r8, #247	; 0xf7
    8858:	stmibmi	r5, {r1, r2, r8, r9, ip, pc}^
    885c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    8860:	stcl	7, cr15, [r0, #1000]	; 0x3e8
    8864:	ldrb	r4, [r9, -r7, lsl #12]
    8868:	ldrtmi	sp, [r8], -r9, ror #2
    886c:	ldc	7, cr15, [r4], {250}	; 0xfa
    8870:	stmdacs	r0, {r2, r9, sl, lr}
    8874:	ldrtmi	sp, [r8], -r3, ror #2
    8878:	ldc	7, cr15, [r6], {250}	; 0xfa
    887c:			; <UNDEFINED> instruction: 0xf0402800
    8880:	blls	168db8 <__assert_fail@plt+0x16574c>
    8884:			; <UNDEFINED> instruction: 0xf0402b00
    8888:	stmdals	sp, {r0, r2, r4, r6, r8, pc}
    888c:	bl	ff14687c <__assert_fail@plt+0xff143210>
    8890:	movwcs	r9, #2567	; 0xa07
    8894:	ldmvs	r5, {r2, r3, r4, r9, sl, lr}^
    8898:	andcs	r6, r0, #211	; 0xd3
    889c:	strtmi	r2, [r0], -r1, lsl #6
    88a0:	ldrmi	r4, [ip], #-1553	; 0xfffff9ef
    88a4:			; <UNDEFINED> instruction: 0xf922f7fe
    88a8:	mvnsle	r2, r6, lsl #24
    88ac:	sbcsvs	r9, sp, r7, lsl #22
    88b0:	ldfmid	f3, [r0, #500]!	; 0x1f4
    88b4:	cdpge	12, 1, cr10, cr7, cr15, {0}
    88b8:	strbcc	r4, [r0, #-1149]!	; 0xfffffb83
    88bc:	blcc	146a14 <__assert_fail@plt+0x1433a8>
    88c0:	stmiavs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    88c4:	andcs	fp, r0, fp, lsl #2
    88c8:	adcmi	r4, r6, #152, 14	; 0x2600000
    88cc:	ldreq	pc, [r8, #-261]	; 0xfffffefb
    88d0:	strcs	sp, [r0], #-500	; 0xfffffe0c
    88d4:			; <UNDEFINED> instruction: 0xf7fa9806
    88d8:	bmi	fea03760 <__assert_fail@plt+0xfea000f4>
    88dc:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
    88e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    88e4:	subsmi	r9, sl, r7, lsl fp
    88e8:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    88ec:	andslt	r4, r9, r0, lsr #12
    88f0:	svchi	0x00f0e8bd
    88f4:	cmpcs	sp, r1, lsl #8
    88f8:			; <UNDEFINED> instruction: 0xf7fa4620
    88fc:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    8900:	sbcshi	pc, r1, r0
    8904:	andvc	r7, r5, r3, asr #16
    8908:	cmnle	fp, r0, lsl #22
    890c:			; <UNDEFINED> instruction: 0xf0004620
    8910:			; <UNDEFINED> instruction: 0x4620fe77
    8914:	ldc2	7, cr15, [sl], #-1012	; 0xfffffc0c
    8918:	bleq	44fe0 <__assert_fail@plt+0x41974>
    891c:	movwcs	fp, #4004	; 0xfa4
    8920:			; <UNDEFINED> instruction: 0xf6bf9303
    8924:	blls	374598 <__assert_fail@plt+0x370f2c>
    8928:	ldmmi	r4, {r1, r4, r5, r9, sl, lr}
    892c:	bne	ff8da238 <__assert_fail@plt+0xff8d6bcc>
    8930:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    8934:			; <UNDEFINED> instruction: 0xff96f003
    8938:	movwls	r2, #13057	; 0x3301
    893c:			; <UNDEFINED> instruction: 0xf7fae70e
    8940:	stmibmi	pc, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    8944:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8948:	andcs	fp, r0, r4, lsl #5
    894c:	bl	fe04693c <__assert_fail@plt+0xfe0432d0>
    8950:	strtmi	r4, [r0], -r5, lsl #12
    8954:	stcl	7, cr15, [r4, #1000]!	; 0x3e8
    8958:			; <UNDEFINED> instruction: 0x46414632
    895c:	strtmi	r4, [r8], -r3, lsl #12
    8960:			; <UNDEFINED> instruction: 0xffb2f003
    8964:			; <UNDEFINED> instruction: 0xf7fa4638
    8968:	cmplt	r0, r0, lsr #24
    896c:	andcs	r4, r5, #2179072	; 0x214000
    8970:	ldrbtmi	r2, [r9], #-0
    8974:	bl	1b46964 <__assert_fail@plt+0x1b432f8>
    8978:			; <UNDEFINED> instruction: 0xf0034641
    897c:	stmibmi	r2, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8980:	andcs	r2, r0, r5, lsl #4
    8984:			; <UNDEFINED> instruction: 0xf7fa4479
    8988:	strbmi	lr, [r1], -r4, ror #22
    898c:			; <UNDEFINED> instruction: 0xff9cf003
    8990:			; <UNDEFINED> instruction: 0xf7fa980d
    8994:			; <UNDEFINED> instruction: 0x2c00eb42
    8998:			; <UNDEFINED> instruction: 0xe779d19c
    899c:	ldrtmi	r9, [r2], -sp, lsl #22
    89a0:	strbmi	r9, [r1], -sl, lsl #16
    89a4:			; <UNDEFINED> instruction: 0x9c051ae3
    89a8:	strls	r3, [r5], #-1025	; 0xfffffbff
    89ac:			; <UNDEFINED> instruction: 0xff5af003
    89b0:	movwls	r2, #13057	; 0x3301
    89b4:	ldcne	6, cr14, [sl], {210}	; 0xd2
    89b8:	ldrmi	r4, [r5], -fp, lsr #12
    89bc:			; <UNDEFINED> instruction: 0xf8dfe70f
    89c0:	andls	r8, pc, ip, asr #3
    89c4:	strdls	r4, [r6], -r8
    89c8:	andseq	lr, r0, sp, asr #19
    89cc:	andseq	lr, r2, sp, asr #19
    89d0:	andseq	lr, r4, sp, asr #19
    89d4:			; <UNDEFINED> instruction: 0xe69d9016
    89d8:	strbmi	r4, [r1], -sp, ror #16
    89dc:			; <UNDEFINED> instruction: 0xf0034478
    89e0:	strt	pc, [r6], r1, asr #30
    89e4:	andcc	r9, r1, sp, lsl #22
    89e8:			; <UNDEFINED> instruction: 0x46414632
    89ec:	stmdami	r9!, {r0, r1, r6, r7, r9, fp, ip}^
    89f0:			; <UNDEFINED> instruction: 0xf0034478
    89f4:			; <UNDEFINED> instruction: 0xe789ff37
    89f8:			; <UNDEFINED> instruction: 0x215d1c9c
    89fc:			; <UNDEFINED> instruction: 0xf7fa4620
    8a00:	stmdacs	r0, {r7, sl, fp, sp, lr, pc}
    8a04:			; <UNDEFINED> instruction: 0x4605d07a
    8a08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a0c:			; <UNDEFINED> instruction: 0xf8059008
    8a10:	strtmi	r3, [r8], -r1, lsl #22
    8a14:	ldc2l	0, cr15, [r4]
    8a18:	ldmdbvs	sl, {r2, r8, r9, fp, ip, pc}^
    8a1c:	bl	ef650 <__assert_fail@plt+0xebfe4>
    8a20:	blls	209530 <__assert_fail@plt+0x205ec4>
    8a24:	ldrdcs	pc, [r0, -r2]!
    8a28:	rsbsle	r2, r0, r0, lsl #20
    8a2c:			; <UNDEFINED> instruction: 0x4620495a
    8a30:			; <UNDEFINED> instruction: 0xf7fa4479
    8a34:	cmnlt	r0, #417792	; 0x66000
    8a38:	strcs	r7, [r0], #-2090	; 0xfffff7d6
    8a3c:			; <UNDEFINED> instruction: 0xf43f2a00
    8a40:			; <UNDEFINED> instruction: 0xe6f0aef9
    8a44:	strbmi	r2, [r0], -lr, lsr #2
    8a48:	mrrc	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    8a4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8a50:	svcge	0x0003f47f
    8a54:			; <UNDEFINED> instruction: 0xf99af005
    8a58:	ldmdbmi	r0, {r1, r2, r8, r9, fp, ip, pc}^
    8a5c:	movwls	r4, #1602	; 0x642
    8a60:	blmi	13d9c4c <__assert_fail@plt+0x13d65e0>
    8a64:			; <UNDEFINED> instruction: 0xf001447b
    8a68:			; <UNDEFINED> instruction: 0x4629f917
    8a6c:	strmi	r9, [r5], -r6
    8a70:	stcl	7, cr15, [r4], #1000	; 0x3e8
    8a74:	svclt	0x00082800
    8a78:			; <UNDEFINED> instruction: 0xf89846a8
    8a7c:	blcs	b54a84 <__assert_fail@plt+0xb51418>
    8a80:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    8a84:	mulcc	r1, r8, r8
    8a88:			; <UNDEFINED> instruction: 0xf47f2b00
    8a8c:	strb	sl, [r1], -r6, ror #29
    8a90:	ldrbtmi	r4, [sp], #-3396	; 0xfffff2bc
    8a94:	blls	1425b8 <__assert_fail@plt+0x13ef4c>
    8a98:	sbcsvs	r2, r8, #16, 8	; 0x10000000
    8a9c:	bcs	26b4c <__assert_fail@plt+0x234e0>
    8aa0:	mcrge	4, 6, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    8aa4:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    8aa8:	blls	35a378 <__assert_fail@plt+0x356d0c>
    8aac:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    8ab0:	strcs	lr, [r0], #-1912	; 0xfffff888
    8ab4:			; <UNDEFINED> instruction: 0xf43f2a00
    8ab8:			; <UNDEFINED> instruction: 0xe6b4aebd
    8abc:	b	13dabb0 <__assert_fail@plt+0x13d7544>
    8ac0:	bls	14cef4 <__assert_fail@plt+0x149888>
    8ac4:	blls	359cac <__assert_fail@plt+0x356640>
    8ac8:	strls	r3, [r0], #-513	; 0xfffffdff
    8acc:	bne	ff8debe8 <__assert_fail@plt+0xff8db57c>
    8ad0:			; <UNDEFINED> instruction: 0x46414837
    8ad4:	ldrtmi	r9, [r2], -r5, lsl #4
    8ad8:	strls	r4, [r1, #-1144]	; 0xfffffb88
    8adc:	cdp2	0, 12, cr15, cr2, cr3, {0}
    8ae0:			; <UNDEFINED> instruction: 0xf7fae63c
    8ae4:	addlt	lr, r4, #28, 24	; 0x1c00
    8ae8:			; <UNDEFINED> instruction: 0xf7fa4620
    8aec:			; <UNDEFINED> instruction: 0x4641ed1a
    8af0:	ldmdami	r0!, {r1, r9, sl, lr}
    8af4:			; <UNDEFINED> instruction: 0xf0034478
    8af8:	strbt	pc, [lr], r7, ror #29	; <UNPREDICTABLE>
    8afc:	ldrtmi	r9, [r2], -sp, lsl #22
    8b00:	strbmi	r4, [r1], -sp, lsr #16
    8b04:	ldrbtmi	r4, [r8], #-603	; 0xfffffda5
    8b08:	cdp2	0, 10, cr15, cr12, cr3, {0}
    8b0c:	ldmdavc	fp, {r1, r2, r5, r9, sl, sp, lr, pc}^
    8b10:	orrle	r2, fp, r0, lsl #22
    8b14:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    8b18:	stmdbmi	r9!, {r3, r7, r8, r9, sl, sp, lr, pc}
    8b1c:	strtmi	r2, [r0], -r5, lsl #4
    8b20:			; <UNDEFINED> instruction: 0xf7fa4479
    8b24:			; <UNDEFINED> instruction: 0x4641ea96
    8b28:	cdp2	0, 12, cr15, cr14, cr3, {0}
    8b2c:	blcs	2f748 <__assert_fail@plt+0x2c0dc>
    8b30:	mcrge	4, 5, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    8b34:	andcs	r4, r5, #573440	; 0x8c000
    8b38:	ldrbtmi	r2, [r9], #-0
    8b3c:	b	fe246b2c <__assert_fail@plt+0xfe2434c0>
    8b40:			; <UNDEFINED> instruction: 0xf0034641
    8b44:	stmdals	sp, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8b48:	b	19c6b38 <__assert_fail@plt+0x19c34cc>
    8b4c:			; <UNDEFINED> instruction: 0xf7fae6a0
    8b50:	svclt	0x0000ea86
    8b54:	andeq	lr, r1, r8, asr r6
    8b58:	andeq	r0, r0, r0, lsr #5
    8b5c:	andeq	lr, r1, lr, lsr r6
    8b60:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8b64:	muleq	r0, sl, fp
    8b68:	andeq	lr, r1, sl, asr #2
    8b6c:	andeq	lr, r1, r0, asr #2
    8b70:	andeq	ip, r0, r2, asr r2
    8b74:	andeq	sp, r1, r0, ror #31
    8b78:	andeq	lr, r1, r6, asr #8
    8b7c:	andeq	sl, r0, r6, ror r9
    8b80:	andeq	sl, r0, sl, lsr #20
    8b84:	andeq	sl, r0, sl, lsr #20
    8b88:	andeq	sl, r0, r4, lsl #20
    8b8c:	andeq	sl, r0, r8, asr #16
    8b90:	andeq	sl, r0, r4, asr r8
    8b94:	andeq	sl, r0, r8, lsl #17
    8b98:	andeq	sl, r0, r8, asr #12
    8b9c:	andeq	ip, r0, r4, ror r6
    8ba0:	andeq	sl, r0, ip, lsr #15
    8ba4:	andeq	sl, r0, r2, lsl #1
    8ba8:	muleq	r0, sl, r7
    8bac:	ldrdeq	sp, [r1], -r4
    8bb0:	andeq	sl, r0, r0, lsr r8
    8bb4:	andeq	sl, r0, r4, lsr #14
    8bb8:	andeq	sl, r0, sl, lsr r8
    8bbc:	strdeq	r9, [r0], -lr
    8bc0:	andeq	sl, r0, ip, ror r8
    8bc4:	andeq	sl, r0, lr, asr #16
    8bc8:	andcs	r4, r6, r8, lsl #18
    8bcc:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    8bd0:			; <UNDEFINED> instruction: 0xf7fa4c07
    8bd4:	stmdbmi	r7, {r5, r6, sl, fp, sp, lr, pc}
    8bd8:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    8bdc:			; <UNDEFINED> instruction: 0xf7fa4620
    8be0:			; <UNDEFINED> instruction: 0x4620ecde
    8be4:			; <UNDEFINED> instruction: 0x4010e8bd
    8be8:	blt	1dc6bd8 <__assert_fail@plt+0x1dc356c>
    8bec:			; <UNDEFINED> instruction: 0x0000a2ba
    8bf0:	andeq	r9, r0, r0, asr r8
    8bf4:	andeq	r9, r0, lr, asr r8
    8bf8:	tstcs	r0, r1, lsl r8
    8bfc:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    8c00:	b	fefc6bf0 <__assert_fail@plt+0xfefc3584>
    8c04:	cmnlt	r8, r4, lsl #12
    8c08:			; <UNDEFINED> instruction: 0xf7fa4620
    8c0c:	stmdbmi	sp, {r1, r4, sl, fp, sp, lr, pc}
    8c10:			; <UNDEFINED> instruction: 0x46044479
    8c14:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    8c18:	b	fecc6c08 <__assert_fail@plt+0xfecc359c>
    8c1c:	cmplt	r8, r3, lsl #12
    8c20:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8c24:			; <UNDEFINED> instruction: 0xf7fa200e
    8c28:			; <UNDEFINED> instruction: 0x4604ec5c
    8c2c:	mvnle	r2, r0, lsl #16
    8c30:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8c34:	ldrmi	r4, [ip], -r0, lsr #12
    8c38:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c3c:	svclt	0x0000e7f0
    8c40:	andeq	r9, r0, sl, lsr #16
    8c44:	andeq	r9, r0, r0, lsr #16
    8c48:	andeq	r9, r0, r2, lsl r8
    8c4c:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    8c50:	strmi	r4, [r4], -r1, lsl #12
    8c54:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    8c58:	b	fe4c6c48 <__assert_fail@plt+0xfe4c35dc>
    8c5c:	pop	{r5, r9, sl, lr}
    8c60:			; <UNDEFINED> instruction: 0xf7fa4010
    8c64:			; <UNDEFINED> instruction: 0x4770b9d7
    8c68:	ldrdeq	r9, [r0], -r2
    8c6c:	addlt	fp, r3, r0, lsr r5
    8c70:			; <UNDEFINED> instruction: 0xf7ff9001
    8c74:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8c78:	strmi	r2, [r4], -r5, lsl #4
    8c7c:			; <UNDEFINED> instruction: 0xf7fa2000
    8c80:	strmi	lr, [r5], -r8, ror #19
    8c84:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
    8c88:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    8c8c:	b	1e46c7c <__assert_fail@plt+0x1e43610>
    8c90:			; <UNDEFINED> instruction: 0xf7fa4620
    8c94:	strtmi	lr, [r8], -r2, asr #19
    8c98:	ldclt	0, cr11, [r0, #-12]!
    8c9c:	muleq	r0, lr, r7
    8ca0:	ldrbmi	lr, [r0, sp, lsr #18]!
    8ca4:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
    8ca8:	blmi	efcdfc <__assert_fail@plt+0xef9790>
    8cac:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    8cb0:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    8cb4:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
    8cb8:			; <UNDEFINED> instruction: 0xf104b1c4
    8cbc:	strtmi	r0, [r9], -r8
    8cc0:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cc4:	mvnsle	r2, r0, lsl #16
    8cc8:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    8ccc:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
    8cd0:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
    8cd4:	ldrhle	r4, [sl, #34]!	; 0x22
    8cd8:			; <UNDEFINED> instruction: 0xf04f689f
    8cdc:	strbmi	r0, [r0], -r0, lsl #16
    8ce0:	ldmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ce4:	ldrtmi	fp, [r8], -r7, asr #7
    8ce8:			; <UNDEFINED> instruction: 0x87f0e8bd
    8cec:	andcs	r2, r5, r0, lsl #2
    8cf0:	bl	ff446ce0 <__assert_fail@plt+0xff443674>
    8cf4:			; <UNDEFINED> instruction: 0xf7fab368
    8cf8:	strmi	lr, [r0], r2, lsr #25
    8cfc:	strtmi	fp, [r9], -r8, asr #6
    8d00:			; <UNDEFINED> instruction: 0xf7fa2005
    8d04:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    8d08:			; <UNDEFINED> instruction: 0xf8dfd042
    8d0c:			; <UNDEFINED> instruction: 0xf8dfa090
    8d10:	ldrbtmi	r9, [sl], #144	; 0x90
    8d14:			; <UNDEFINED> instruction: 0x465144f9
    8d18:			; <UNDEFINED> instruction: 0xf7fa4648
    8d1c:	andcs	lr, r5, #64, 24	; 0x4000
    8d20:	andcs	r4, r0, r1, lsr r6
    8d24:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d28:	strmi	r4, [r7], -r1, asr #12
    8d2c:			; <UNDEFINED> instruction: 0xf7fa2005
    8d30:			; <UNDEFINED> instruction: 0x4651ebb2
    8d34:			; <UNDEFINED> instruction: 0xf7fa4648
    8d38:			; <UNDEFINED> instruction: 0xb1a4ec32
    8d3c:			; <UNDEFINED> instruction: 0xf7fa200c
    8d40:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    8d44:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
    8d48:	strvs	lr, [r1, -r0, asr #19]
    8d4c:	rsbvs	r6, r0, r3
    8d50:	andcs	lr, r0, r5, asr #15
    8d54:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d58:	andcs	r4, r5, #51380224	; 0x3100000
    8d5c:			; <UNDEFINED> instruction: 0x47f0e8bd
    8d60:			; <UNDEFINED> instruction: 0xf7fa2000
    8d64:			; <UNDEFINED> instruction: 0x4628b973
    8d68:	b	fee46d58 <__assert_fail@plt+0xfee436ec>
    8d6c:			; <UNDEFINED> instruction: 0xf7fa300c
    8d70:			; <UNDEFINED> instruction: 0x4604e89c
    8d74:	adcsle	r2, r2, r0, lsl #16
    8d78:	strtmi	r3, [r9], -r8
    8d7c:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d80:	andcs	r4, r0, #8, 22	; 0x2000
    8d84:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
    8d88:	andsvs	r6, ip, sl, lsl r8
    8d8c:	ldrb	r6, [r5, r2, lsr #32]
    8d90:			; <UNDEFINED> instruction: 0xf7fa4640
    8d94:	ldrb	lr, [pc, r2, asr #18]
    8d98:	ldrdeq	r0, [r2], -r2
    8d9c:	andeq	r9, r0, r6, lsr #14
    8da0:	andeq	r9, r0, r4, lsl r7
    8da4:	strdeq	r0, [r2], -sl
    8da8:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    8dac:	eorsle	r2, lr, r0, lsr ip
    8db0:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    8db4:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    8db8:	svclt	0x00882c09
    8dbc:	ldmdale	r3, {r8, r9, sl, sp}
    8dc0:			; <UNDEFINED> instruction: 0xf1a47844
    8dc4:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    8dc8:			; <UNDEFINED> instruction: 0xf04f2700
    8dcc:	and	r0, r3, sl, lsl #28
    8dd0:	svcmi	0x0001f816
    8dd4:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    8dd8:	ldrtmi	fp, [r0], -sp, ror #5
    8ddc:	blx	39420a <__assert_fail@plt+0x390b9e>
    8de0:			; <UNDEFINED> instruction: 0xf1a4c707
    8de4:	ldmible	r3!, {r4, r5, sl, fp}^
    8de8:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    8dec:			; <UNDEFINED> instruction: 0xd127292e
    8df0:	mcrrne	8, 4, r7, r4, cr5
    8df4:	eorle	r2, r6, r0, lsr sp
    8df8:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    8dfc:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    8e00:	andcs	fp, r0, r8, lsl #31
    8e04:	andcs	sp, r0, sl, lsl #16
    8e08:			; <UNDEFINED> instruction: 0xf814260a
    8e0c:	blx	1a0a1a <__assert_fail@plt+0x19d3ae>
    8e10:			; <UNDEFINED> instruction: 0xf1a51000
    8e14:	sbclt	r0, sp, #48, 2
    8e18:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    8e1c:	stmdavc	r2!, {r4, sp, lr}
    8e20:	svclt	0x001c2a2e
    8e24:	andsvs	r2, sl, r0, lsl #4
    8e28:			; <UNDEFINED> instruction: 0x4620d013
    8e2c:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    8e30:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    8e34:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    8e38:			; <UNDEFINED> instruction: 0xf04fbf88
    8e3c:	stmiale	r2, {sl, fp}^
    8e40:	strtmi	r2, [r0], -r0, lsl #8
    8e44:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8e48:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    8e4c:	strdcs	sp, [r0, -r8]
    8e50:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8e54:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    8e58:			; <UNDEFINED> instruction: 0xf1a1d016
    8e5c:	sbcslt	r0, r1, #48, 4
    8e60:	svclt	0x00842909
    8e64:	andcs	r4, r0, r4, lsl #12
    8e68:	strmi	sp, [r4], -fp, lsl #16
    8e6c:	andcs	r2, r0, sl, lsl #10
    8e70:	svcne	0x0001f814
    8e74:	andcs	pc, r0, r5, lsl #22
    8e78:	eorseq	pc, r0, #1073741864	; 0x40000028
    8e7c:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    8e80:			; <UNDEFINED> instruction: 0x6018d9f6
    8e84:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    8e88:	bcc	c27118 <__assert_fail@plt+0xc23aac>
    8e8c:	ldmible	r7, {r0, r3, r9, fp, sp}^
    8e90:	strb	r2, [sl, r0, lsl #4]!
    8e94:			; <UNDEFINED> instruction: 0x4604b510
    8e98:	strmi	fp, [r8], -r9, ror #2
    8e9c:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ea0:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    8ea4:	pop	{r2, r3, r4, r8, ip, sp, pc}
    8ea8:			; <UNDEFINED> instruction: 0xf7fa4010
    8eac:	pop	{r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, pc}
    8eb0:			; <UNDEFINED> instruction: 0xf7fa4010
    8eb4:			; <UNDEFINED> instruction: 0xf7fabbc1
    8eb8:			; <UNDEFINED> instruction: 0xf7fae864
    8ebc:	stmdacs	r0, {r2, r3, r4, r5, fp, sp, lr, pc}
    8ec0:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    8ec4:	blmi	91b758 <__assert_fail@plt+0x9180ec>
    8ec8:	push	{r1, r3, r4, r5, r6, sl, lr}
    8ecc:	ldrshtlt	r4, [r2], r0
    8ed0:			; <UNDEFINED> instruction: 0x460d58d3
    8ed4:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    8ed8:			; <UNDEFINED> instruction: 0xf04f9331
    8edc:			; <UNDEFINED> instruction: 0xf7fa0300
    8ee0:			; <UNDEFINED> instruction: 0xf855e9fe
    8ee4:	movwls	r3, #11012	; 0x2b04
    8ee8:	orrslt	r4, r3, r6, lsl #12
    8eec:	stcge	6, cr4, [r3], {24}
    8ef0:	ldmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ef4:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8ef8:	and	r4, r4, r6, lsl #8
    8efc:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f00:	strmi	r4, [r6], #-1440	; 0xfffffa60
    8f04:			; <UNDEFINED> instruction: 0xf855d01e
    8f08:			; <UNDEFINED> instruction: 0xf8440b04
    8f0c:	stmdacs	r0, {r2, r8, r9, fp}
    8f10:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    8f14:	svc	0x00c8f7f9
    8f18:	teqlt	r8, r5, lsl #12
    8f1c:	ldrtmi	sl, [r9], -r2, lsl #24
    8f20:	stm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f24:	blvc	14707c <__assert_fail@plt+0x143a10>
    8f28:	mvnsle	r2, r0, lsl #30
    8f2c:	blmi	29b760 <__assert_fail@plt+0x2980f4>
    8f30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f34:	blls	c62fa4 <__assert_fail@plt+0xc5f938>
    8f38:	qaddle	r4, sl, r8
    8f3c:	eorslt	r4, r2, r8, lsr #12
    8f40:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8f44:	strcs	r2, [r0, #-22]	; 0xffffffea
    8f48:	b	ff4c6f38 <__assert_fail@plt+0xff4c38cc>
    8f4c:			; <UNDEFINED> instruction: 0xf7fae7ee
    8f50:	svclt	0x0000e886
    8f54:	andeq	sp, r1, ip, asr lr
    8f58:	andeq	r0, r0, r0, lsr #5
    8f5c:	strdeq	sp, [r1], -r4
    8f60:	svcmi	0x00f0e92d
    8f64:	bmi	fef5a9b0 <__assert_fail@plt+0xfef57344>
    8f68:	blmi	fef75204 <__assert_fail@plt+0xfef71b98>
    8f6c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    8f70:	strmi	r4, [lr], -r8, lsl #12
    8f74:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    8f78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f7c:			; <UNDEFINED> instruction: 0xf04f9323
    8f80:			; <UNDEFINED> instruction: 0xf7fa0300
    8f84:			; <UNDEFINED> instruction: 0xf859e9ac
    8f88:	blmi	fed9bba0 <__assert_fail@plt+0xfed98534>
    8f8c:	movwls	r4, #1147	; 0x47b
    8f90:	stccs	6, cr4, [r0], {131}	; 0x83
    8f94:	tsthi	sp, r0	; <UNPREDICTABLE>
    8f98:			; <UNDEFINED> instruction: 0xf10b4620
    8f9c:			; <UNDEFINED> instruction: 0xf7fa0b02
    8fa0:			; <UNDEFINED> instruction: 0xf10de99e
    8fa4:	vstmdbge	r3!, {s0-s15}
    8fa8:	and	r4, r7, r3, lsl #9
    8fac:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fb0:			; <UNDEFINED> instruction: 0xf10045aa
    8fb4:	strmi	r0, [r3], #1
    8fb8:	addshi	pc, ip, r0
    8fbc:	bleq	147128 <__assert_fail@plt+0x143abc>
    8fc0:	bleq	1470f0 <__assert_fail@plt+0x143a84>
    8fc4:	mvnsle	r2, r0, lsl #16
    8fc8:			; <UNDEFINED> instruction: 0xf10b7832
    8fcc:	bcs	1f89bd8 <__assert_fail@plt+0x1f8656c>
    8fd0:			; <UNDEFINED> instruction: 0xf04fbf1e
    8fd4:	strcs	r0, [r1, #-2304]	; 0xfffff700
    8fd8:	suble	r4, fp, fp, asr #13
    8fdc:			; <UNDEFINED> instruction: 0xf1b84618
    8fe0:	eorsle	r0, lr, r0, lsl #30
    8fe4:	svc	0x003ef7f9
    8fe8:			; <UNDEFINED> instruction: 0xf1b94682
    8fec:			; <UNDEFINED> instruction: 0xf0000f00
    8ff0:			; <UNDEFINED> instruction: 0x464980d5
    8ff4:			; <UNDEFINED> instruction: 0xf7fa4650
    8ff8:	ldmdbne	r1!, {r2, r5, fp, sp, lr, pc}^
    8ffc:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9000:	ldrbmi	r4, [r8], -r5, lsl #12
    9004:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    9008:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    900c:	bleq	45150 <__assert_fail@plt+0x41ae4>
    9010:	orrslt	r2, ip, pc, lsr #12
    9014:	svceq	0x0000f1bb
    9018:			; <UNDEFINED> instruction: 0xf89ad103
    901c:	bcs	bd1024 <__assert_fail@plt+0xbcd9b8>
    9020:			; <UNDEFINED> instruction: 0x4628d05e
    9024:			; <UNDEFINED> instruction: 0xf8004621
    9028:			; <UNDEFINED> instruction: 0xf7fa6b01
    902c:	strmi	lr, [r5], -sl, lsl #16
    9030:	blmi	14719c <__assert_fail@plt+0x143b30>
    9034:	bleq	85468 <__assert_fail@plt+0x81dfc>
    9038:	mvnle	r2, r0, lsl #24
    903c:	strle	r0, [r3, #-1979]	; 0xfffff845
    9040:	mulcc	r0, sl, r8
    9044:	cmple	lr, pc, lsr #22
    9048:	blmi	fe15ba6c <__assert_fail@plt+0xfe158400>
    904c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9050:	blls	8e30c0 <__assert_fail@plt+0x8dfa54>
    9054:			; <UNDEFINED> instruction: 0xf040405a
    9058:	ldrbmi	r8, [r0], -ip, ror #1
    905c:	pop	{r0, r2, r5, ip, sp, pc}
    9060:			; <UNDEFINED> instruction: 0xf7f98ff0
    9064:	strmi	lr, [r2], r2, lsr #30
    9068:			; <UNDEFINED> instruction: 0xd1be2800
    906c:			; <UNDEFINED> instruction: 0xf7f94658
    9070:	ubfx	lr, r4, #31, #10
    9074:	bcs	27244 <__assert_fail@plt+0x23bd8>
    9078:	bcs	bf8ce0 <__assert_fail@plt+0xbf5674>
    907c:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    9080:			; <UNDEFINED> instruction: 0xf1b89301
    9084:			; <UNDEFINED> instruction: 0xf0000f00
    9088:			; <UNDEFINED> instruction: 0xf7fa808f
    908c:	blls	837dc <__assert_fail@plt+0x80170>
    9090:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    9094:	movwls	r4, #5712	; 0x1650
    9098:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    909c:	tstlt	r8, r1, lsl #22
    90a0:	andvc	r2, r2, r0, lsl #4
    90a4:	movwls	r4, #5712	; 0x1650
    90a8:	ldmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90ac:			; <UNDEFINED> instruction: 0x46054651
    90b0:			; <UNDEFINED> instruction: 0xf7ff4640
    90b4:	strcc	pc, [r1, #-3823]	; 0xfffff111
    90b8:	ldrbmi	r4, [r0], -r3, lsl #13
    90bc:	svc	0x00acf7f9
    90c0:			; <UNDEFINED> instruction: 0xf1bb9b01
    90c4:			; <UNDEFINED> instruction: 0xf0000f00
    90c8:	ldrbmi	r8, [r8], -r7, lsl #1
    90cc:			; <UNDEFINED> instruction: 0xf7fa46d9
    90d0:	blls	834f0 <__assert_fail@plt+0x7fe84>
    90d4:	ldrmi	r4, [r8], -r3, lsl #8
    90d8:	svceq	0x0000f1b8
    90dc:	str	sp, [r1, r1, asr #1]
    90e0:	mulcs	r1, sl, r8
    90e4:	orrsle	r2, ip, r0, lsl #20
    90e8:	strtmi	r4, [r1], -r8, lsr #12
    90ec:	svc	0x00a8f7f9
    90f0:	ldr	r4, [sp, r5, lsl #12]
    90f4:	svceq	0x0000f1b8
    90f8:	addshi	pc, r3, r0, asr #32
    90fc:			; <UNDEFINED> instruction: 0x46c22016
    9100:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9104:			; <UNDEFINED> instruction: 0xf004e7a0
    9108:			; <UNDEFINED> instruction: 0x4604fa3b
    910c:	rsbsle	r2, r6, r0, lsl #16
    9110:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9114:	ldrbmi	r4, [r0], -r5, lsl #12
    9118:	stmia	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    911c:	andcc	r4, r2, r8, lsr #8
    9120:	svceq	0x0000f1b8
    9124:			; <UNDEFINED> instruction: 0xf7f9d048
    9128:			; <UNDEFINED> instruction: 0x4605ee9e
    912c:	blcs	be71c0 <__assert_fail@plt+0xbe3b54>
    9130:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    9134:	subsle	r2, r2, r0, lsl #20
    9138:	strtmi	r4, [r8], -r1, lsr #12
    913c:	svc	0x0080f7f9
    9140:	ldrbmi	r2, [r1], -pc, lsr #6
    9144:	blcc	8714c <__assert_fail@plt+0x83ae0>
    9148:	ldmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    914c:			; <UNDEFINED> instruction: 0xf7f94620
    9150:	ldrbmi	lr, [r0], -r4, ror #30
    9154:	svc	0x0060f7f9
    9158:			; <UNDEFINED> instruction: 0xf7fa4628
    915c:	stmdacs	r2, {r6, r7, fp, sp, lr, pc}
    9160:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    9164:	stclpl	8, cr1, [fp], #936	; 0x3a8
    9168:	eorsle	r2, pc, pc, lsr #22
    916c:	strb	r4, [fp, -sl, lsr #13]!
    9170:			; <UNDEFINED> instruction: 0xf04f483e
    9174:	movwls	r0, #6912	; 0x1b00
    9178:			; <UNDEFINED> instruction: 0xf7fa4478
    917c:	blls	8323c <__assert_fail@plt+0x7fbd0>
    9180:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9184:			; <UNDEFINED> instruction: 0xf899d043
    9188:	teqlt	r2, #0
    918c:	movwls	r4, #5704	; 0x1648
    9190:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9194:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    9198:	ldr	r4, [pc, -r3, lsl #8]
    919c:			; <UNDEFINED> instruction: 0x46504631
    91a0:	svc	0x004ef7f9
    91a4:	str	r4, [ip, -r5, lsl #12]!
    91a8:	b	1247198 <__assert_fail@plt+0x1243b2c>
    91ac:	strmi	r9, [r2], r1, lsl #22
    91b0:			; <UNDEFINED> instruction: 0xf47f2800
    91b4:	strb	sl, [r7, -lr, ror #30]
    91b8:	mrc	7, 3, APSR_nzcv, cr6, cr9, {7}
    91bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    91c0:			; <UNDEFINED> instruction: 0x4620d1b4
    91c4:	svc	0x0028f7f9
    91c8:			; <UNDEFINED> instruction: 0xf7f94650
    91cc:	strbmi	lr, [r2], r6, lsr #30
    91d0:			; <UNDEFINED> instruction: 0xf100e73a
    91d4:	ldrbt	r0, [r7], r1, lsl #22
    91d8:	strcs	r4, [r1, #-1753]	; 0xfffff927
    91dc:			; <UNDEFINED> instruction: 0x4628e6fe
    91e0:			; <UNDEFINED> instruction: 0xf8004651
    91e4:			; <UNDEFINED> instruction: 0xf7f93b01
    91e8:	str	lr, [pc, r6, asr #31]!
    91ec:	strtmi	r4, [sl], r8, lsr #8
    91f0:	stccc	8, cr15, [r1], {16}
    91f4:	svclt	0x00042b2e
    91f8:	andsvc	r2, r3, r0, lsl #6
    91fc:			; <UNDEFINED> instruction: 0xf1b8e724
    9200:	tstle	r8, r0, lsl #30
    9204:			; <UNDEFINED> instruction: 0x46c24650
    9208:	svc	0x0006f7f9
    920c:			; <UNDEFINED> instruction: 0x4601e71c
    9210:			; <UNDEFINED> instruction: 0xf7ff4640
    9214:	blls	88b18 <__assert_fail@plt+0x854ac>
    9218:	strmi	r4, [r1], r3, lsl #13
    921c:	sbcsle	r2, ip, r0, lsl #16
    9220:	bmi	5030ec <__assert_fail@plt+0x4ffa80>
    9224:	bicsvc	pc, r8, pc, asr #8
    9228:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    922c:			; <UNDEFINED> instruction: 0xf0034478
    9230:			; <UNDEFINED> instruction: 0xf7f9fcc9
    9234:	bls	44e8c <__assert_fail@plt+0x41820>
    9238:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    923c:			; <UNDEFINED> instruction: 0xf7fa681c
    9240:	stmdavs	r0, {r2, r3, r7, fp, sp, lr, pc}
    9244:	svc	0x00eef7f9
    9248:	tstcs	r1, ip, lsl #20
    924c:			; <UNDEFINED> instruction: 0x4603447a
    9250:			; <UNDEFINED> instruction: 0xf7fa4620
    9254:	andcs	lr, r2, r6, ror #17
    9258:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    925c:			; <UNDEFINED> instruction: 0x0001ddb6
    9260:	andeq	r0, r0, r0, lsr #5
    9264:	muleq	r1, r8, sp
    9268:	ldrdeq	sp, [r1], -r8
    926c:			; <UNDEFINED> instruction: 0x0000b8b4
    9270:	andeq	fp, r0, lr, lsl #17
    9274:	andeq	fp, r0, r4, ror #15
    9278:	andeq	r0, r0, r8, lsr #5
    927c:	andeq	fp, r0, r8, ror #15
    9280:	svcmi	0x00f0e92d
    9284:	stmdavc	r3, {r1, r2, r9, sl, lr}
    9288:	strmi	fp, [sl], r3, lsl #1
    928c:	blcs	1aaf0 <__assert_fail@plt+0x17484>
    9290:	addshi	pc, fp, r0
    9294:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    9298:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    929c:	and	r4, r5, r9, lsl r6
    92a0:	bl	2166ac <__assert_fail@plt+0x213040>
    92a4:			; <UNDEFINED> instruction: 0xf8140004
    92a8:	biclt	r1, r9, r1, lsl #30
    92ac:	svclt	0x00182925
    92b0:	svclt	0x000c293a
    92b4:	movwcs	r2, #769	; 0x301
    92b8:	svclt	0x0008290a
    92bc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    92c0:	mvnle	r2, r0, lsl #22
    92c4:			; <UNDEFINED> instruction: 0xf1ba4650
    92c8:	rscle	r0, sl, r0, lsl #30
    92cc:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92d0:	mvnle	r2, r0, lsl #16
    92d4:	andeq	lr, r4, r8, lsl #22
    92d8:	svcne	0x0001f814
    92dc:	mvnle	r2, r0, lsl #18
    92e0:	subeq	lr, r5, r0, lsl #22
    92e4:	svccs	0x00003001
    92e8:			; <UNDEFINED> instruction: 0xf7f9d065
    92ec:	ldmdavc	r1!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    92f0:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    92f4:	strcs	sp, [r0], #-103	; 0xffffff99
    92f8:	bleq	98543c <__assert_fail@plt+0x981dd0>
    92fc:	eorscs	r2, r3, #-2080374783	; 0x84000001
    9300:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    9304:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    9308:			; <UNDEFINED> instruction: 0xf1bad047
    930c:	suble	r0, lr, r0, lsl #30
    9310:	tstls	r1, r0, asr r6
    9314:	svc	0x00f4f7f9
    9318:	cmncs	r1, #16384	; 0x4000
    931c:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    9320:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    9324:	svclt	0x0094299f
    9328:	subscc	r3, r7, r0, lsr r0
    932c:	andlt	pc, r0, r9, lsl #17
    9330:	tsteq	pc, r1	; <UNPREDICTABLE>
    9334:	stcne	0, cr7, [r0], #224	; 0xe0
    9338:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    933c:	streq	lr, [r4, -r5, lsl #22]
    9340:	teqcc	r0, r4	; <illegal shifter operand>
    9344:	strtpl	r3, [r9], #-343	; 0xfffffea9
    9348:	svcne	0x0001f816
    934c:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    9350:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    9354:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    9358:	streq	lr, [r8, -r5, lsl #22]
    935c:	stfned	f5, [r1], #836	; 0x344
    9360:	andlt	pc, r4, r5, lsl #16
    9364:	andcs	pc, r8, r5, lsl #16
    9368:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    936c:			; <UNDEFINED> instruction: 0xf816192f
    9370:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    9374:	movwcs	sp, #491	; 0x1eb
    9378:			; <UNDEFINED> instruction: 0x4628703b
    937c:	pop	{r0, r1, ip, sp, pc}
    9380:	stcne	15, cr8, [r0], #960	; 0x3c0
    9384:			; <UNDEFINED> instruction: 0xf8893403
    9388:			; <UNDEFINED> instruction: 0xf04f1000
    938c:	eorsvc	r0, r9, r2, lsr r1
    9390:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    9394:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    9398:	stcne	7, cr14, [r1], #856	; 0x358
    939c:			; <UNDEFINED> instruction: 0xf8893403
    93a0:			; <UNDEFINED> instruction: 0xf04fb000
    93a4:	eorsvc	r0, r8, r0, lsr r0
    93a8:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    93ac:	strbmi	lr, [r4], -ip, asr #15
    93b0:	andne	pc, r0, r9, lsl #17
    93b4:			; <UNDEFINED> instruction: 0xf7f9e7c8
    93b8:			; <UNDEFINED> instruction: 0x4605ed78
    93bc:	sbcsle	r2, ip, r0, lsl #16
    93c0:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    93c4:			; <UNDEFINED> instruction: 0x462fd197
    93c8:	ldrdcs	lr, [r1], -r5
    93cc:	svclt	0x0000e78b
    93d0:	cmnlt	fp, r3, lsl #16
    93d4:			; <UNDEFINED> instruction: 0xf0032200
    93d8:	blcs	fe00a2e0 <__assert_fail@plt+0xfe006c74>
    93dc:	andcc	fp, r1, #24, 30	; 0x60
    93e0:	andle	r1, r1, fp, asr #24
    93e4:	andle	r3, r3, r1, lsl #18
    93e8:	svccc	0x0001f810
    93ec:	mvnsle	r2, r0, lsl #22
    93f0:			; <UNDEFINED> instruction: 0x47704610
    93f4:			; <UNDEFINED> instruction: 0xe7fb461a
    93f8:	strmi	fp, [r2], #-794	; 0xfffffce6
    93fc:	ldrbtlt	r1, [r0], #3651	; 0xe43
    9400:	mcrne	14, 2, r1, cr13, cr6, {2}
    9404:	svcmi	0x0001f813
    9408:	svcne	0x0001f815
    940c:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    9410:			; <UNDEFINED> instruction: 0xf1a1428c
    9414:	strtmi	r0, [r2], -r1, ror #14
    9418:	andle	r4, sl, r8, lsl #12
    941c:	svceq	0x0019f1bc
    9420:			; <UNDEFINED> instruction: 0xf024bf98
    9424:	svccs	0x00190220
    9428:			; <UNDEFINED> instruction: 0xf021bf98
    942c:	addsmi	r0, r0, #32
    9430:	adcsmi	sp, r3, #4, 2
    9434:	andcs	sp, r0, r6, ror #3
    9438:			; <UNDEFINED> instruction: 0x4770bcf0
    943c:	vldmialt	r0!, {s3-s18}
    9440:			; <UNDEFINED> instruction: 0x46104770
    9444:	svclt	0x00004770
    9448:	addlt	fp, r3, r0, lsr r5
    944c:	strmi	r4, [r8], -r4, lsl #12
    9450:			; <UNDEFINED> instruction: 0xf7f99101
    9454:	stmdbls	r1, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    9458:	strmi	r4, [r2], -r5, lsl #12
    945c:			; <UNDEFINED> instruction: 0xf7fa4620
    9460:	ldmiblt	r0!, {r2, r3, r6, r7, fp, sp, lr, pc}^
    9464:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    9468:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    946c:	svceq	0x00dff012
    9470:			; <UNDEFINED> instruction: 0xf383fab3
    9474:	tstcs	r1, r8, lsl #30
    9478:	cmpne	r3, #323584	; 0x4f000
    947c:	sadd16mi	fp, r9, r8
    9480:	bcs	835a0c <__assert_fail@plt+0x8323a0>
    9484:			; <UNDEFINED> instruction: 0xf043bf08
    9488:			; <UNDEFINED> instruction: 0xb12b0301
    948c:	svccc	0x0001f810
    9490:	svclt	0x00182b09
    9494:	rscsle	r2, r9, r0, lsr #22
    9498:	ldclt	0, cr11, [r0, #-12]!
    949c:	andlt	r4, r3, r8, lsl #12
    94a0:	andcs	fp, r0, r0, lsr sp
    94a4:	ldclt	0, cr11, [r0, #-12]!
    94a8:	svcmi	0x00f8e92d
    94ac:			; <UNDEFINED> instruction: 0xb1a1460e
    94b0:	pkhbtmi	r4, r0, r1, lsl #13
    94b4:	mcr	7, 6, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    94b8:			; <UNDEFINED> instruction: 0xf81e46ce
    94bc:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    94c0:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    94c4:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    94c8:	blcc	87524 <__assert_fail@plt+0x83eb8>
    94cc:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    94d0:	mulle	r5, fp, r5
    94d4:	strtmi	fp, [r8], lr, lsl #2
    94d8:			; <UNDEFINED> instruction: 0x4630e7f4
    94dc:	svchi	0x00f8e8bd
    94e0:	mulne	r1, r9, r8
    94e4:			; <UNDEFINED> instruction: 0xb1a64673
    94e8:	beq	1c4128 <__assert_fail@plt+0x1c0abc>
    94ec:	and	r4, r3, r7, asr #12
    94f0:	svcne	0x0001f813
    94f4:	andle	r4, r7, r3, asr r5
    94f8:	svcgt	0x0001f817
    94fc:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    9500:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    9504:	rscsle	r4, r3, r2, lsl #5
    9508:	mvnle	r2, r0, lsl #18
    950c:	pop	{r6, r9, sl, lr}
    9510:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9514:	strbmi	fp, [r0], -ip, lsl #30
    9518:	ldmfd	sp!, {sp}
    951c:	svclt	0x00008ff8
    9520:	suble	r2, r8, r0, lsl #18
    9524:	svcmi	0x00f0e92d
    9528:			; <UNDEFINED> instruction: 0xf81b4693
    952c:	addlt	sl, r3, r1, lsl #22
    9530:			; <UNDEFINED> instruction: 0xf1aa1843
    9534:	movwls	r0, #5217	; 0x1461
    9538:	nopeq	{42}	; 0x2a
    953c:	svclt	0x00982c19
    9540:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    9544:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    9548:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    954c:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    9550:			; <UNDEFINED> instruction: 0xf024bf98
    9554:	strmi	r0, [r2, #1056]!	; 0x420
    9558:	tstlt	r9, #2
    955c:	ldrb	r4, [r0, r0, asr #12]!
    9560:	ldrbmi	r9, [lr], -r1, lsl #24
    9564:	addsmi	r7, ip, #5570560	; 0x550000
    9568:	bl	2fd5f0 <__assert_fail@plt+0x2f9f84>
    956c:	and	r0, r3, r1, lsl #18
    9570:	svcpl	0x0001f816
    9574:	andsle	r4, r2, lr, asr #10
    9578:			; <UNDEFINED> instruction: 0xf1a5781c
    957c:	strtmi	r0, [pc], -r1, ror #24
    9580:			; <UNDEFINED> instruction: 0xf1a43301
    9584:			; <UNDEFINED> instruction: 0xf1be0e61
    9588:	svclt	0x00980f19
    958c:	strteq	pc, [r0], #-36	; 0xffffffdc
    9590:	svceq	0x0019f1bc
    9594:			; <UNDEFINED> instruction: 0xf025bf98
    9598:	adcmi	r0, r7, #32, 14	; 0x800000
    959c:	tstlt	r5, r8, ror #1
    95a0:	strb	r4, [lr, r0, asr #12]
    95a4:	andlt	r2, r3, r0
    95a8:	svchi	0x00f0e8bd
    95ac:	rscsle	r2, sl, r0, lsl #26
    95b0:	bicsle	r2, r3, r0, lsl #18
    95b4:	strdcs	lr, [r0], -r6
    95b8:	svclt	0x00004770
    95bc:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    95c0:	orrslt	fp, r0, r2, lsl #1
    95c4:	andsle	r3, r8, r1, lsl #20
    95c8:	stmne	r4, {r0, r8, fp, ip, sp}
    95cc:	and	r4, r3, r3, lsl #12
    95d0:	blcs	875e4 <__assert_fail@plt+0x83f78>
    95d4:	andle	r4, r3, r3, lsr #5
    95d8:	svccs	0x0001f811
    95dc:	mvnsle	r2, r0, lsl #20
    95e0:	andsvc	r2, sl, r0, lsl #4
    95e4:	ldclt	0, cr11, [r0, #-8]
    95e8:			; <UNDEFINED> instruction: 0x46104770
    95ec:	andls	r9, r0, #1073741824	; 0x40000000
    95f0:	ldc	7, cr15, [r8], #-996	; 0xfffffc1c
    95f4:	ldrdcs	lr, [r0, -sp]
    95f8:	strmi	lr, [r3], -r4, ror #15
    95fc:	svclt	0x0000e7f0
    9600:			; <UNDEFINED> instruction: 0x4605b570
    9604:			; <UNDEFINED> instruction: 0xb3247804
    9608:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    960c:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    9610:			; <UNDEFINED> instruction: 0xf812e002
    9614:	mvnslt	r4, r1, lsl #30
    9618:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    961c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    9620:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9624:	eorvc	r4, r9, ip, lsr #12
    9628:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    962c:			; <UNDEFINED> instruction: 0xf8316801
    9630:			; <UNDEFINED> instruction: 0xf4111016
    9634:	svclt	0x00085100
    9638:	andle	r4, r2, fp, lsl #12
    963c:	svclt	0x00082b00
    9640:			; <UNDEFINED> instruction: 0xf8124623
    9644:			; <UNDEFINED> instruction: 0xf8041f01
    9648:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    964c:	smlattlt	r3, sp, r1, sp
    9650:			; <UNDEFINED> instruction: 0x46287019
    9654:			; <UNDEFINED> instruction: 0x4628bd70
    9658:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    965c:			; <UNDEFINED> instruction: 0x4606b570
    9660:			; <UNDEFINED> instruction: 0xb1a47804
    9664:	mrc	7, 0, APSR_nzcv, cr0, cr9, {7}
    9668:	tstcs	r0, r2, lsr r6
    966c:			; <UNDEFINED> instruction: 0xf8356805
    9670:			; <UNDEFINED> instruction: 0xf4133014
    9674:	svclt	0x00085300
    9678:	andle	r4, r2, r9, lsl r6
    967c:	svclt	0x00082900
    9680:			; <UNDEFINED> instruction: 0xf8124611
    9684:	stccs	15, cr4, [r0], {1}
    9688:	strdlt	sp, [r1, -r1]
    968c:	ldrtmi	r7, [r0], -ip
    9690:	svclt	0x0000bd70
    9694:	ldrbmi	lr, [r0, sp, lsr #18]!
    9698:	mvnlt	r4, r8, lsl #13
    969c:	strmi	r1, [r1], r7, asr #16
    96a0:			; <UNDEFINED> instruction: 0x46044616
    96a4:	and	r2, r4, r0, lsl #10
    96a8:	svclt	0x00082d00
    96ac:	adcsmi	r4, ip, #89128960	; 0x5500000
    96b0:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    96b4:			; <UNDEFINED> instruction: 0x46a24630
    96b8:			; <UNDEFINED> instruction: 0xf7f93401
    96bc:	stmdacs	r0, {r1, r5, r9, sl, fp, sp, lr, pc}
    96c0:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    96c4:	mvnsle	r4, r5, lsl #12
    96c8:	movwcs	fp, #301	; 0x12d
    96cc:	andeq	lr, r9, r5, lsr #23
    96d0:	pop	{r0, r1, r3, r5, ip, sp, lr}
    96d4:			; <UNDEFINED> instruction: 0x464087f0
    96d8:			; <UNDEFINED> instruction: 0x87f0e8bd
    96dc:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    96e0:	svclt	0x00d8f7ff
    96e4:	andeq	r9, r0, r6, lsr #15
    96e8:	ldrbmi	lr, [r0, sp, lsr #18]!
    96ec:	mvnslt	r4, r8, lsl #13
    96f0:	strmi	r1, [r1], r7, asr #16
    96f4:			; <UNDEFINED> instruction: 0x46044616
    96f8:	beq	4583c <__assert_fail@plt+0x421d0>
    96fc:			; <UNDEFINED> instruction: 0xf1bae005
    9700:	svclt	0x00080f00
    9704:	adcsmi	r4, ip, #178257920	; 0xaa00000
    9708:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    970c:			; <UNDEFINED> instruction: 0x46254630
    9710:			; <UNDEFINED> instruction: 0xf7f93401
    9714:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    9718:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    971c:	mvnsle	r4, r2, lsl #13
    9720:	andeq	lr, r9, sl, lsr #23
    9724:	svceq	0x0000f1ba
    9728:	pop	{r0, ip, lr, pc}
    972c:			; <UNDEFINED> instruction: 0x464087f0
    9730:			; <UNDEFINED> instruction: 0x87f0e8bd
    9734:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    9738:	svclt	0x00d6f7ff
    973c:	andeq	r9, r0, lr, asr #14
    9740:			; <UNDEFINED> instruction: 0x212fb510
    9744:			; <UNDEFINED> instruction: 0xf7f94604
    9748:	smlawtlt	r0, r6, lr, lr
    974c:			; <UNDEFINED> instruction: 0x4010e8bd
    9750:			; <UNDEFINED> instruction: 0xf7f93001
    9754:	strtmi	fp, [r0], -fp, ror #28
    9758:			; <UNDEFINED> instruction: 0x4010e8bd
    975c:	mcrlt	7, 3, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    9760:			; <UNDEFINED> instruction: 0x212fb538
    9764:			; <UNDEFINED> instruction: 0xf7f94605
    9768:	strhlt	lr, [r0, #-230]!	; 0xffffff1a
    976c:			; <UNDEFINED> instruction: 0x1c601b44
    9770:	bl	1e4775c <__assert_fail@plt+0x1e440f0>
    9774:	strtmi	r4, [r2], -r9, lsr #12
    9778:			; <UNDEFINED> instruction: 0xf7f94605
    977c:	movwcs	lr, #3618	; 0xe22
    9780:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    9784:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9788:	ldrhtmi	lr, [r8], -sp
    978c:			; <UNDEFINED> instruction: 0xf7f94478
    9790:	svclt	0x0000be4d
    9794:	andeq	fp, r0, r8, asr r8
    9798:	andcs	fp, r1, pc, lsl #8
    979c:	addlt	fp, r3, r0, lsl #10
    97a0:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    97a4:	blmi	3f3fbc <__assert_fail@plt+0x3f0950>
    97a8:			; <UNDEFINED> instruction: 0xf85244fc
    97ac:			; <UNDEFINED> instruction: 0xf85c1b04
    97b0:	ldmdavs	fp, {r0, r1, ip, sp}
    97b4:			; <UNDEFINED> instruction: 0xf04f9301
    97b8:	andls	r0, r0, #0, 6
    97bc:	blx	ff4477c2 <__assert_fail@plt+0xff444156>
    97c0:	blmi	21bfec <__assert_fail@plt+0x218980>
    97c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    97c8:	blls	63838 <__assert_fail@plt+0x601cc>
    97cc:	qaddle	r4, sl, r4
    97d0:			; <UNDEFINED> instruction: 0xf85db003
    97d4:	andlt	lr, r4, r4, lsl #22
    97d8:			; <UNDEFINED> instruction: 0xf7f94770
    97dc:	svclt	0x0000ec40
    97e0:	andeq	sp, r1, ip, ror r5
    97e4:	andeq	r0, r0, r0, lsr #5
    97e8:	andeq	sp, r1, r0, ror #10
    97ec:	andcs	fp, r0, pc, lsl #8
    97f0:	addlt	fp, r3, r0, lsl #10
    97f4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    97f8:	blmi	3f4010 <__assert_fail@plt+0x3f09a4>
    97fc:			; <UNDEFINED> instruction: 0xf85244fc
    9800:			; <UNDEFINED> instruction: 0xf85c1b04
    9804:	ldmdavs	fp, {r0, r1, ip, sp}
    9808:			; <UNDEFINED> instruction: 0xf04f9301
    980c:	andls	r0, r0, #0, 6
    9810:	blx	fe9c7816 <__assert_fail@plt+0xfe9c41aa>
    9814:	blmi	21c040 <__assert_fail@plt+0x2189d4>
    9818:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    981c:	blls	6388c <__assert_fail@plt+0x60220>
    9820:	qaddle	r4, sl, r4
    9824:			; <UNDEFINED> instruction: 0xf85db003
    9828:	andlt	lr, r4, r4, lsl #22
    982c:			; <UNDEFINED> instruction: 0xf7f94770
    9830:	svclt	0x0000ec16
    9834:	andeq	sp, r1, r8, lsr #10
    9838:	andeq	r0, r0, r0, lsr #5
    983c:	andeq	sp, r1, ip, lsl #10
    9840:	andcs	fp, r3, pc, lsl #8
    9844:	addlt	fp, r3, r0, lsl #10
    9848:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    984c:	blmi	3f4064 <__assert_fail@plt+0x3f09f8>
    9850:			; <UNDEFINED> instruction: 0xf85244fc
    9854:			; <UNDEFINED> instruction: 0xf85c1b04
    9858:	ldmdavs	fp, {r0, r1, ip, sp}
    985c:			; <UNDEFINED> instruction: 0xf04f9301
    9860:	andls	r0, r0, #0, 6
    9864:	blx	1f4786a <__assert_fail@plt+0x1f441fe>
    9868:	blmi	21c094 <__assert_fail@plt+0x218a28>
    986c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9870:	blls	638e0 <__assert_fail@plt+0x60274>
    9874:	qaddle	r4, sl, r4
    9878:			; <UNDEFINED> instruction: 0xf85db003
    987c:	andlt	lr, r4, r4, lsl #22
    9880:			; <UNDEFINED> instruction: 0xf7f94770
    9884:	svclt	0x0000ebec
    9888:	ldrdeq	sp, [r1], -r4
    988c:	andeq	r0, r0, r0, lsr #5
    9890:			; <UNDEFINED> instruction: 0x0001d4b8
    9894:	andcs	fp, r2, pc, lsl #8
    9898:	addlt	fp, r3, r0, lsl #10
    989c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    98a0:	blmi	3f40b8 <__assert_fail@plt+0x3f0a4c>
    98a4:			; <UNDEFINED> instruction: 0xf85244fc
    98a8:			; <UNDEFINED> instruction: 0xf85c1b04
    98ac:	ldmdavs	fp, {r0, r1, ip, sp}
    98b0:			; <UNDEFINED> instruction: 0xf04f9301
    98b4:	andls	r0, r0, #0, 6
    98b8:	blx	14c78be <__assert_fail@plt+0x14c4252>
    98bc:	blmi	21c0e8 <__assert_fail@plt+0x218a7c>
    98c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    98c4:	blls	63934 <__assert_fail@plt+0x602c8>
    98c8:	qaddle	r4, sl, r4
    98cc:			; <UNDEFINED> instruction: 0xf85db003
    98d0:	andlt	lr, r4, r4, lsl #22
    98d4:			; <UNDEFINED> instruction: 0xf7f94770
    98d8:	svclt	0x0000ebc2
    98dc:	andeq	sp, r1, r0, lsl #9
    98e0:	andeq	r0, r0, r0, lsr #5
    98e4:	andeq	sp, r1, r4, ror #8
    98e8:	bllt	2478d4 <__assert_fail@plt+0x244268>
    98ec:			; <UNDEFINED> instruction: 0x4607b4f0
    98f0:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    98f4:	mcrcs	15, 1, fp, cr0, cr8, {0}
    98f8:			; <UNDEFINED> instruction: 0xf817d105
    98fc:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    9900:	mcrcs	15, 1, fp, cr0, cr8, {0}
    9904:			; <UNDEFINED> instruction: 0xf1a6d0f9
    9908:	andcs	r0, r0, r0, lsr ip
    990c:	blx	17d1d14 <__assert_fail@plt+0x17ce6a8>
    9910:	blcs	286748 <__assert_fail@plt+0x2830dc>
    9914:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    9918:	svcvs	0x0001f817
    991c:	andeq	lr, r1, #66560	; 0x10400
    9920:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    9924:	bl	104f998 <__assert_fail@plt+0x104c32c>
    9928:	ldmne	ip, {r1, r9}^
    992c:	streq	lr, [r2, #-2882]	; 0xfffff4be
    9930:	andeq	lr, ip, r4, lsl fp
    9934:	mvnvc	lr, r5, asr #22
    9938:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    993c:			; <UNDEFINED> instruction: 0xf38cfa5f
    9940:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    9944:			; <UNDEFINED> instruction: 0x4770bcf0
    9948:			; <UNDEFINED> instruction: 0xf1a27802
    994c:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    9950:	stmdble	sp, {r0, r3, r8, fp, sp}
    9954:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    9958:	svclt	0x009c2b05
    995c:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    9960:	stmdble	r6, {r0, r1, r3, r4, r8}
    9964:	msreq	SPSR_c, #-2147483608	; 0x80000028
    9968:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    996c:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    9970:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    9974:	eorseq	pc, r0, r2, lsr #3
    9978:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    997c:			; <UNDEFINED> instruction: 0xf1a2d905
    9980:	stmdbcs	r5, {r0, r6, r8}
    9984:			; <UNDEFINED> instruction: 0xf1a2d803
    9988:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    998c:			; <UNDEFINED> instruction: 0xf1a24770
    9990:	stmdbcs	r5, {r0, r5, r6, r8}
    9994:			; <UNDEFINED> instruction: 0xf1a2d803
    9998:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    999c:			; <UNDEFINED> instruction: 0xf04f4770
    99a0:			; <UNDEFINED> instruction: 0x477030ff
    99a4:	ldr	fp, [r3, #-257]	; 0xfffffeff
    99a8:	ldrbmi	r4, [r0, -r8, lsl #12]!
    99ac:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    99b0:	andcs	fp, r0, ip, lsl #31
    99b4:	ldrbmi	r2, [r0, -r1]!
    99b8:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    99bc:	andcs	fp, r0, ip, lsl #31
    99c0:	ldrbmi	r2, [r0, -r1]!
    99c4:	msreq	SPSR_c, #160, 2	; 0x28
    99c8:	svclt	0x00982b19
    99cc:	eoreq	pc, r0, r0, lsr #32
    99d0:	svclt	0x00004770
    99d4:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    99d8:	svclt	0x00982b19
    99dc:	eoreq	pc, r0, r0, asr #32
    99e0:	svclt	0x00004770
    99e4:	mvnlt	r7, r3, lsl #16
    99e8:			; <UNDEFINED> instruction: 0x4604b410
    99ec:			; <UNDEFINED> instruction: 0xf814e002
    99f0:			; <UNDEFINED> instruction: 0xb1a33f01
    99f4:	svceq	0x0080f013
    99f8:	subeq	pc, r1, #-1073741784	; 0xc0000028
    99fc:	tstcs	r1, ip, lsl #30
    9a00:	bcs	651e08 <__assert_fail@plt+0x64e79c>
    9a04:	andcs	fp, r0, #140, 30	; 0x230
    9a08:	andeq	pc, r1, #1
    9a0c:	rscle	r2, lr, r0, lsl #20
    9a10:	nopeq	{67}	; 0x43
    9a14:			; <UNDEFINED> instruction: 0xf8147023
    9a18:	blcs	19624 <__assert_fail@plt+0x15fb8>
    9a1c:			; <UNDEFINED> instruction: 0xf85dd1ea
    9a20:	ldrbmi	r4, [r0, -r4, lsl #22]!
    9a24:	svclt	0x00004770
    9a28:	mvnlt	r7, r3, lsl #16
    9a2c:			; <UNDEFINED> instruction: 0x4604b410
    9a30:			; <UNDEFINED> instruction: 0xf814e002
    9a34:			; <UNDEFINED> instruction: 0xb1a33f01
    9a38:	svceq	0x0080f013
    9a3c:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    9a40:	tstcs	r1, ip, lsl #30
    9a44:	bcs	651e4c <__assert_fail@plt+0x64e7e0>
    9a48:	andcs	fp, r0, #140, 30	; 0x230
    9a4c:	andeq	pc, r1, #1
    9a50:	rscle	r2, lr, r0, lsl #20
    9a54:	nopeq	{35}	; 0x23
    9a58:			; <UNDEFINED> instruction: 0xf8147023
    9a5c:	blcs	19668 <__assert_fail@plt+0x15ffc>
    9a60:			; <UNDEFINED> instruction: 0xf85dd1ea
    9a64:	ldrbmi	r4, [r0, -r4, lsl #22]!
    9a68:	svclt	0x00004770
    9a6c:	eorsle	r4, r9, r8, lsl #5
    9a70:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    9a74:	strmi	fp, [sl], -fp, lsr #6
    9a78:	ands	r4, r3, r4, lsl #12
    9a7c:	mulle	sp, r8, r2
    9a80:			; <UNDEFINED> instruction: 0xf1a02919
    9a84:	ldrmi	r0, [sp], -r1, ror #14
    9a88:			; <UNDEFINED> instruction: 0xf023bf98
    9a8c:	svccs	0x00190520
    9a90:	svclt	0x00984606
    9a94:	strteq	pc, [r0], -r0, lsr #32
    9a98:	tstle	lr, lr, lsr #5
    9a9c:	svccc	0x0001f814
    9aa0:	cmnlt	r3, r1, lsl r6
    9aa4:	bleq	87af4 <__assert_fail@plt+0x84488>
    9aa8:	msreq	SPSR_c, r3, lsr #3
    9aac:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    9ab0:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    9ab4:			; <UNDEFINED> instruction: 0xf02cbf98
    9ab8:	bl	feb0cb40 <__assert_fail@plt+0xfeb094d4>
    9abc:	ldcllt	0, cr0, [r0]
    9ac0:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    9ac4:	stceq	0, cr15, [r0], {79}	; 0x4f
    9ac8:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    9acc:	rscsle	r2, r6, r0, lsl #16
    9ad0:	svclt	0x00982f19
    9ad4:	eoreq	pc, r0, r0, lsr #32
    9ad8:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9adc:			; <UNDEFINED> instruction: 0xf023bf98
    9ae0:	ldrb	r0, [r5, r0, lsr #24]!
    9ae4:	ldrbmi	r2, [r0, -r0]!
    9ae8:	svclt	0x00182a00
    9aec:	andsle	r4, sp, r8, lsl #5
    9af0:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    9af4:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    9af8:			; <UNDEFINED> instruction: 0xb1a3e002
    9afc:			; <UNDEFINED> instruction: 0xd1124293
    9b00:			; <UNDEFINED> instruction: 0xf1a37803
    9b04:	bcs	64a410 <__assert_fail@plt+0x646da4>
    9b08:	svccs	0x0001f811
    9b0c:			; <UNDEFINED> instruction: 0xf043bf98
    9b10:			; <UNDEFINED> instruction: 0xf1a20320
    9b14:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    9b18:			; <UNDEFINED> instruction: 0xf042bf98
    9b1c:	adcmi	r0, r0, #32, 4
    9b20:	andeq	pc, r1, r0, lsl #2
    9b24:	bne	fe63e2d0 <__assert_fail@plt+0xfe63ac64>
    9b28:			; <UNDEFINED> instruction: 0x4770bc30
    9b2c:	ldrbmi	r2, [r0, -r0]!
    9b30:	andle	r4, r0, r1, lsl #5
    9b34:	andcs	lr, r0, r0, ror #8
    9b38:	svclt	0x00004770
    9b3c:	andsle	r4, ip, r8, lsl #5
    9b40:	stmdavc	r2, {r4, sl, ip, sp, pc}
    9b44:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    9b48:			; <UNDEFINED> instruction: 0xf810e00d
    9b4c:			; <UNDEFINED> instruction: 0xf8112f01
    9b50:	cmplt	r2, r1, lsl #30
    9b54:			; <UNDEFINED> instruction: 0xf384fab4
    9b58:	adcmi	r0, r2, #1490944	; 0x16c000
    9b5c:			; <UNDEFINED> instruction: 0xf043bf18
    9b60:	blcs	a76c <__assert_fail@plt+0x7100>
    9b64:	adcmi	sp, r2, #241	; 0xf1
    9b68:	andcs	fp, r0, r8, lsl #30
    9b6c:	subslt	sp, r2, #2
    9b70:	bne	4364f8 <__assert_fail@plt+0x432e8c>
    9b74:	blmi	147cf0 <__assert_fail@plt+0x144684>
    9b78:	andcs	r4, r0, r0, ror r7
    9b7c:	svclt	0x00004770
    9b80:			; <UNDEFINED> instruction: 0x4604b5f8
    9b84:	addmi	fp, fp, #-1073741778	; 0xc000002e
    9b88:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    9b8c:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    9b90:	addsmi	sp, r0, #-268435456	; 0xf0000000
    9b94:	andle	r4, lr, r6, lsl r6
    9b98:			; <UNDEFINED> instruction: 0x4631463a
    9b9c:			; <UNDEFINED> instruction: 0xf7ff4620
    9ba0:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    9ba4:	adcmi	r3, r5, #16777216	; 0x1000000
    9ba8:	adcmi	sp, r6, #201326592	; 0xc000000
    9bac:			; <UNDEFINED> instruction: 0x4630d1f4
    9bb0:	strdcs	fp, [r0], -r8
    9bb4:			; <UNDEFINED> instruction: 0x4620bdf8
    9bb8:	svclt	0x0000bdf8
    9bbc:			; <UNDEFINED> instruction: 0x4605b538
    9bc0:	cmplt	ip, r4, lsl #16
    9bc4:	bl	1047bb0 <__assert_fail@plt+0x1044544>
    9bc8:	strmi	r4, [r1], -fp, lsr #12
    9bcc:			; <UNDEFINED> instruction: 0xf852680a
    9bd0:	andsvc	r2, sl, r4, lsr #32
    9bd4:	svcmi	0x0001f813
    9bd8:	mvnsle	r2, r0, lsl #24
    9bdc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    9be0:	bcc	76390 <__assert_fail@plt+0x72d24>
    9be4:	mvnsmi	lr, sp, lsr #18
    9be8:	bl	11504 <__assert_fail@plt+0xde98>
    9bec:	cdpne	8, 4, cr0, cr15, cr2, {0}
    9bf0:	svcmi	0x0001f815
    9bf4:	svcvs	0x0001f817
    9bf8:			; <UNDEFINED> instruction: 0xd00842b4
    9bfc:	bl	ac7be8 <__assert_fail@plt+0xac457c>
    9c00:			; <UNDEFINED> instruction: 0xf8536803
    9c04:			; <UNDEFINED> instruction: 0xf8532026
    9c08:	addsmi	r3, sl, #36	; 0x24
    9c0c:	strmi	sp, [r8, #260]!	; 0x104
    9c10:	andcs	sp, r0, lr, ror #3
    9c14:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9c18:	pop	{r5, r7, r8, r9, fp, ip}
    9c1c:			; <UNDEFINED> instruction: 0x461081f0
    9c20:	svclt	0x00004770
    9c24:	andcs	fp, r1, #16, 2
    9c28:	bllt	ac7c2c <__assert_fail@plt+0xac45c0>
    9c2c:	svclt	0x00004770
    9c30:	andcs	fp, r0, #16, 2
    9c34:	bllt	947c38 <__assert_fail@plt+0x9445cc>
    9c38:	svclt	0x00004770
    9c3c:	bmi	4b6c80 <__assert_fail@plt+0x4b3614>
    9c40:	addlt	fp, r3, r0, lsl #10
    9c44:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    9c48:	ldmpl	r3, {r2, fp, ip, pc}^
    9c4c:	movwls	r6, #6171	; 0x181b
    9c50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9c54:	stmdbge	r5, {r7, r8, ip, sp, pc}
    9c58:			; <UNDEFINED> instruction: 0xf7ff9100
    9c5c:	bmi	348130 <__assert_fail@plt+0x344ac4>
    9c60:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9c64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9c68:	subsmi	r9, sl, r1, lsl #22
    9c6c:	andlt	sp, r3, r9, lsl #2
    9c70:	bl	147dec <__assert_fail@plt+0x144780>
    9c74:	ldrbmi	fp, [r0, -r4]!
    9c78:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    9c7c:	ldcl	7, cr15, [lr], {249}	; 0xf9
    9c80:			; <UNDEFINED> instruction: 0xf7f9e7ed
    9c84:	svclt	0x0000e9ec
    9c88:	ldrdeq	sp, [r1], -lr
    9c8c:	andeq	r0, r0, r0, lsr #5
    9c90:	andeq	sp, r1, r2, asr #1
    9c94:	andeq	r9, r0, lr, lsl #4
    9c98:	bmi	7f6cdc <__assert_fail@plt+0x7f3670>
    9c9c:	addlt	fp, r2, r0, lsl r5
    9ca0:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    9ca4:	ldcmi	8, cr9, [lr], {4}
    9ca8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    9cac:	movwls	r6, #6171	; 0x181b
    9cb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9cb4:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    9cb8:			; <UNDEFINED> instruction: 0xf7ff9100
    9cbc:	orrslt	pc, r8, r3, lsl #18
    9cc0:	blmi	59c528 <__assert_fail@plt+0x598ebc>
    9cc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9cc8:	blls	63d38 <__assert_fail@plt+0x606cc>
    9ccc:	qaddle	r4, sl, r9
    9cd0:	pop	{r1, ip, sp, pc}
    9cd4:	andlt	r4, r4, r0, lsl r0
    9cd8:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    9cdc:			; <UNDEFINED> instruction: 0xf7f94478
    9ce0:	strb	lr, [ip, r8, lsr #23]!
    9ce4:	ldmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ce8:	bl	dc7cd4 <__assert_fail@plt+0xdc4668>
    9cec:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    9cf0:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    9cf4:	andle	r2, r8, r6, lsl sl
    9cf8:	andscs	r4, r6, #851968	; 0xd0000
    9cfc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    9d00:	b	9c7cec <__assert_fail@plt+0x9c4680>
    9d04:			; <UNDEFINED> instruction: 0xf7f92002
    9d08:	stmdami	sl, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    9d0c:	tstcs	r1, r5, lsr #4
    9d10:			; <UNDEFINED> instruction: 0xf7f94478
    9d14:			; <UNDEFINED> instruction: 0xe7f5ea1e
    9d18:	andeq	sp, r1, r2, lsl #1
    9d1c:	andeq	r0, r0, r0, lsr #5
    9d20:	andeq	sp, r1, sl, ror r0
    9d24:	andeq	sp, r1, r0, rrx
    9d28:	andeq	r9, r0, ip, lsr #3
    9d2c:	andeq	r0, r0, r8, lsr #5
    9d30:	andeq	sl, r0, sl, ror sp
    9d34:	andeq	sl, r0, r0, asr #26
    9d38:	mvnsmi	lr, #737280	; 0xb4000
    9d3c:	ldrmi	fp, [lr], -r3, lsl #1
    9d40:	pkhbtmi	r4, r0, r5, lsl #12
    9d44:	andls	r4, r1, #12, 12	; 0xc00000
    9d48:	b	ff6c7d34 <__assert_fail@plt+0xff6c46c8>
    9d4c:	smlsdcs	r1, r8, r3, fp
    9d50:	strtmi	r3, [r1], -r1
    9d54:	b	ff547d40 <__assert_fail@plt+0xff5446d4>
    9d58:	smladxcc	r1, fp, r6, r4
    9d5c:	mvnsle	r2, r0, lsl #16
    9d60:			; <UNDEFINED> instruction: 0x21041c98
    9d64:	bl	9c7d50 <__assert_fail@plt+0x9c46e4>
    9d68:	biclt	r4, r0, r7, lsl #12
    9d6c:	andhi	pc, r0, r0, asr #17
    9d70:	strbmi	r4, [r0], -r1, lsr #12
    9d74:	b	ff147d60 <__assert_fail@plt+0xff1446f4>
    9d78:			; <UNDEFINED> instruction: 0x46b9b1b8
    9d7c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9d80:	andvc	r1, r5, r3, asr #24
    9d84:			; <UNDEFINED> instruction: 0xf8494621
    9d88:	ldrmi	r3, [r8], -r4, lsl #30
    9d8c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9d90:	b	fedc7d7c <__assert_fail@plt+0xfedc4710>
    9d94:	mvnsle	r2, r0, lsl #16
    9d98:			; <UNDEFINED> instruction: 0xf8c6b10e
    9d9c:	ldrtmi	r8, [r8], -r0
    9da0:	pop	{r0, r1, ip, sp, pc}
    9da4:	strdcs	r8, [r2], -r0
    9da8:			; <UNDEFINED> instruction: 0xf04fe7db
    9dac:	ldrb	r0, [r3, r1, lsl #16]!
    9db0:	ldrbmi	lr, [r0, sp, lsr #18]!
    9db4:	strmi	r4, [sp], -r4, lsl #12
    9db8:	bl	ff7c7da4 <__assert_fail@plt+0xff7c4738>
    9dbc:			; <UNDEFINED> instruction: 0xf0002800
    9dc0:	strcs	r8, [r1], -r3, lsl #1
    9dc4:	strtmi	r3, [r9], -r1
    9dc8:	bl	ff5c7db4 <__assert_fail@plt+0xff5c4748>
    9dcc:			; <UNDEFINED> instruction: 0x36014633
    9dd0:	mvnsle	r2, r0, lsl #16
    9dd4:			; <UNDEFINED> instruction: 0xf0133302
    9dd8:	b	13ddae0 <__assert_fail@plt+0x13da474>
    9ddc:	smulbble	fp, r3, r9
    9de0:			; <UNDEFINED> instruction: 0xf7f94620
    9de4:	andcc	lr, r1, ip, ror sl
    9de8:	andeq	lr, r0, r9, lsl fp
    9dec:	strcs	fp, [r1], -ip, lsr #30
    9df0:	rsble	r2, r1, #0, 12
    9df4:	ldmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9df8:	stmdacs	r0, {r7, r9, sl, lr}
    9dfc:	strmi	sp, [r1], #89	; 0x59
    9e00:	svcne	0x00074621
    9e04:			; <UNDEFINED> instruction: 0x464846b2
    9e08:			; <UNDEFINED> instruction: 0xf7f9464c
    9e0c:			; <UNDEFINED> instruction: 0x4629e9b4
    9e10:			; <UNDEFINED> instruction: 0xf7f94620
    9e14:			; <UNDEFINED> instruction: 0xb328ebb2
    9e18:	andge	pc, r0, r0, lsl #17
    9e1c:	blcs	267eb0 <__assert_fail@plt+0x264844>
    9e20:	blcs	839a88 <__assert_fail@plt+0x83641c>
    9e24:			; <UNDEFINED> instruction: 0xf814d105
    9e28:	blcs	259a34 <__assert_fail@plt+0x2563c8>
    9e2c:	blcs	839a94 <__assert_fail@plt+0x836428>
    9e30:	mcrne	0, 2, sp, cr3, cr9, {7}
    9e34:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    9e38:	and	r4, r3, r3, lsl #12
    9e3c:			; <UNDEFINED> instruction: 0xf883429c
    9e40:	andle	sl, r5, r0
    9e44:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    9e48:	svclt	0x00182a09
    9e4c:	rscsle	r2, r5, r0, lsr #20
    9e50:	svcmi	0x0004f847
    9e54:	strtmi	r1, [r9], -r4, asr #24
    9e58:	strtmi	r3, [r0], -r1, lsl #12
    9e5c:	bl	fe347e48 <__assert_fail@plt+0xfe3447dc>
    9e60:	bicsle	r2, r9, r0, lsl #16
    9e64:	blcs	267ef8 <__assert_fail@plt+0x26488c>
    9e68:	blcs	839ad0 <__assert_fail@plt+0x836464>
    9e6c:			; <UNDEFINED> instruction: 0xf814d105
    9e70:	blcs	259a7c <__assert_fail@plt+0x256410>
    9e74:	blcs	839adc <__assert_fail@plt+0x836470>
    9e78:			; <UNDEFINED> instruction: 0x4620d0f9
    9e7c:	b	bc7e68 <__assert_fail@plt+0xbc47fc>
    9e80:	stmdane	r3!, {r0, fp, ip, sp}
    9e84:	tstcs	r0, sl, lsl #4
    9e88:	addsmi	lr, ip, #2
    9e8c:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    9e90:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    9e94:	svclt	0x00182a09
    9e98:	rscsle	r2, r6, r0, lsr #20
    9e9c:	strhcs	r0, [r0, -r3]
    9ea0:	andeq	lr, r3, #8, 22	; 0x2000
    9ea4:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    9ea8:	eormi	pc, r6, r8, asr #16
    9eac:			; <UNDEFINED> instruction: 0x60514599
    9eb0:	strbmi	sp, [r0], -sp, lsl #2
    9eb4:			; <UNDEFINED> instruction: 0x87f0e8bd
    9eb8:			; <UNDEFINED> instruction: 0xf04f200c
    9ebc:			; <UNDEFINED> instruction: 0xf7f90800
    9ec0:			; <UNDEFINED> instruction: 0x4640eb18
    9ec4:			; <UNDEFINED> instruction: 0x87f0e8bd
    9ec8:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9ecc:	blmi	183cf4 <__assert_fail@plt+0x180688>
    9ed0:	andspl	pc, pc, #64, 4
    9ed4:	stmdami	r5, {r2, r8, fp, lr}
    9ed8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9edc:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    9ee0:	bl	ff147ecc <__assert_fail@plt+0xff144860>
    9ee4:	andeq	sl, r0, r0, ror #23
    9ee8:	andeq	sl, r0, r6, lsr fp
    9eec:			; <UNDEFINED> instruction: 0x0000abb2
    9ef0:			; <UNDEFINED> instruction: 0x4616b5f8
    9ef4:	blcs	827f08 <__assert_fail@plt+0x82489c>
    9ef8:			; <UNDEFINED> instruction: 0xf810d103
    9efc:	blcs	819b08 <__assert_fail@plt+0x81649c>
    9f00:	strcs	sp, [r0], #-251	; 0xffffff05
    9f04:	strtmi	r1, [r7], -sp, lsl #30
    9f08:			; <UNDEFINED> instruction: 0xd01242b4
    9f0c:			; <UNDEFINED> instruction: 0xf8452120
    9f10:			; <UNDEFINED> instruction: 0xf7f90f04
    9f14:	strcc	lr, [r1], #-2550	; 0xfffff60a
    9f18:	cmplt	r0, r3, lsl #12
    9f1c:	blvc	87f24 <__assert_fail@plt+0x848b8>
    9f20:	blcs	828094 <__assert_fail@plt+0x824a28>
    9f24:			; <UNDEFINED> instruction: 0xf810d103
    9f28:	blcs	819b34 <__assert_fail@plt+0x8164c8>
    9f2c:	blcs	3e320 <__assert_fail@plt+0x3acb4>
    9f30:	strtmi	sp, [r0], -sl, ror #3
    9f34:	svclt	0x0000bdf8
    9f38:	strcs	fp, [r0], #-1528	; 0xfffffa08
    9f3c:	strmi	r1, [r3], -sp, lsl #30
    9f40:			; <UNDEFINED> instruction: 0x46274616
    9f44:			; <UNDEFINED> instruction: 0xf845e00a
    9f48:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    9f4c:	ldmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f50:	strmi	fp, [r3], -r8, asr #2
    9f54:	blvc	87f68 <__assert_fail@plt+0x848fc>
    9f58:			; <UNDEFINED> instruction: 0xb1217841
    9f5c:			; <UNDEFINED> instruction: 0x461842b4
    9f60:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    9f64:	strtmi	sp, [r0], -pc, ror #3
    9f68:	svclt	0x0000bdf8
    9f6c:	blmi	8dc7fc <__assert_fail@plt+0x8d9190>
    9f70:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9f74:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    9f78:	movwls	r6, #30747	; 0x781b
    9f7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f80:	eorsle	r2, r3, r0, lsl #16
    9f84:	bge	b4b98 <__assert_fail@plt+0xb152c>
    9f88:	stmdbge	r1, {r2, r3, r9, sl, lr}
    9f8c:			; <UNDEFINED> instruction: 0xff0cf7fe
    9f90:	cmplt	r8, #5242880	; 0x500000
    9f94:	blge	1b6cac <__assert_fail@plt+0x1b3640>
    9f98:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    9f9c:			; <UNDEFINED> instruction: 0xf7fe4620
    9fa0:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    9fa4:	bls	130bb0 <__assert_fail@plt+0x12d544>
    9fa8:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    9fac:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    9fb0:			; <UNDEFINED> instruction: 0xf04fbfb4
    9fb4:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    9fb8:	blmi	41c804 <__assert_fail@plt+0x419198>
    9fbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9fc0:	blls	1e4030 <__assert_fail@plt+0x1e09c4>
    9fc4:	tstle	r4, sl, asr r0
    9fc8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    9fcc:	bls	170bdc <__assert_fail@plt+0x16d570>
    9fd0:			; <UNDEFINED> instruction: 0xd1eb4293
    9fd4:	bls	1b0be8 <__assert_fail@plt+0x1ad57c>
    9fd8:			; <UNDEFINED> instruction: 0xd1e74293
    9fdc:	strtmi	r4, [r8], -r1, lsl #12
    9fe0:	svc	0x008ef7f8
    9fe4:	mvnle	r2, r0, lsl #16
    9fe8:	strb	r2, [r5, r0]!
    9fec:	andmi	pc, r0, pc, asr #32
    9ff0:			; <UNDEFINED> instruction: 0xf7f9e7e2
    9ff4:	svclt	0x0000e834
    9ff8:			; <UNDEFINED> instruction: 0x0001cdb4
    9ffc:	andeq	r0, r0, r0, lsr #5
    a000:	andeq	ip, r1, r8, ror #26
    a004:	svcmi	0x00f0e92d
    a008:	strmi	fp, [lr], -r3, lsl #1
    a00c:			; <UNDEFINED> instruction: 0xf7f99200
    a010:	andls	lr, r1, r6, lsl fp
    a014:			; <UNDEFINED> instruction: 0xf0002800
    a018:			; <UNDEFINED> instruction: 0xf8df8088
    a01c:	smladcs	r0, ip, r1, r9
    a020:	ldrtmi	r4, [sp], -r4, lsl #12
    a024:			; <UNDEFINED> instruction: 0x46b844f9
    a028:	ldrbmi	r4, [r8], -r3, lsl #13
    a02c:			; <UNDEFINED> instruction: 0xf7f84649
    a030:	bl	305e58 <__assert_fail@plt+0x3027ec>
    a034:	rfeda	fp
    a038:			; <UNDEFINED> instruction: 0xf1bbb000
    a03c:	eorsle	r0, pc, sl, lsl #30
    a040:			; <UNDEFINED> instruction: 0x0004ebba
    a044:	strmi	sp, [r1], -r3
    a048:			; <UNDEFINED> instruction: 0xf7ff4620
    a04c:	addmi	pc, r6, #3162112	; 0x304000
    a050:	blls	410f0 <__assert_fail@plt+0x3da84>
    a054:	bl	fe990e6c <__assert_fail@plt+0xfe98d800>
    a058:	addmi	r0, r3, #1280	; 0x500
    a05c:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    a060:	bne	ff039f58 <__assert_fail@plt+0xff0368ec>
    a064:	streq	lr, [r0], #2820	; 0xb04
    a068:	svclt	0x00b44564
    a06c:	strcs	r2, [r1], #-1024	; 0xfffffc00
    a070:	svclt	0x00142d00
    a074:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    a078:			; <UNDEFINED> instruction: 0xf898b115
    a07c:	strbmi	fp, [r2], r0
    a080:	svceq	0x0000f1bb
    a084:			; <UNDEFINED> instruction: 0x46d3d03b
    a088:			; <UNDEFINED> instruction: 0xf80b210a
    a08c:			; <UNDEFINED> instruction: 0xf89a1b01
    a090:	stmdbcs	r0!, {r0, ip}
    a094:	smladcs	r0, fp, r0, sp
    a098:			; <UNDEFINED> instruction: 0x463d465c
    a09c:			; <UNDEFINED> instruction: 0xe7c446b8
    a0a0:	svceq	0x0000f1bb
    a0a4:			; <UNDEFINED> instruction: 0xf89ad02b
    a0a8:			; <UNDEFINED> instruction: 0xf10a1001
    a0ac:	stmdbcs	r0!, {r0, r8, r9, fp}
    a0b0:			; <UNDEFINED> instruction: 0xf81bd103
    a0b4:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    a0b8:			; <UNDEFINED> instruction: 0x4605d0fb
    a0bc:	sbfx	r4, r0, #13, #21
    a0c0:	bleq	864f0 <__assert_fail@plt+0x82e84>
    a0c4:	strtmi	r2, [r8], r0, lsl #10
    a0c8:	ldrbmi	r2, [ip], -r1, lsl #14
    a0cc:			; <UNDEFINED> instruction: 0xf89ae7ad
    a0d0:	stmdbcs	r0!, {r1, ip}
    a0d4:			; <UNDEFINED> instruction: 0xf10ad12d
    a0d8:	ldrmi	r0, [r4], -r3, lsl #4
    a0dc:	stmdavc	r1!, {r0, r9, ip, sp}
    a0e0:	rscsle	r2, sl, r0, lsr #18
    a0e4:	strcs	r4, [r0, -r0, lsr #12]
    a0e8:	ldm	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0ec:	ldrtmi	r4, [sp], -r1, lsr #12
    a0f0:			; <UNDEFINED> instruction: 0x465c46b8
    a0f4:	ldrbmi	r1, [r8], -r2, asr #24
    a0f8:	svc	0x0050f7f8
    a0fc:	stcls	7, cr14, [r1], {149}	; 0x95
    a100:			; <UNDEFINED> instruction: 0xf7f94620
    a104:	bmi	3844bc <__assert_fail@plt+0x380e50>
    a108:			; <UNDEFINED> instruction: 0x4601447a
    a10c:			; <UNDEFINED> instruction: 0xf7ff4620
    a110:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    a114:	cmplt	r3, r3, lsr #16
    a118:			; <UNDEFINED> instruction: 0xf7f94620
    a11c:	stmdacc	r1, {r5, r6, r7, fp, sp, lr, pc}
    a120:	blcs	2a11b4 <__assert_fail@plt+0x29db48>
    a124:	blls	79d3c <__assert_fail@plt+0x766d0>
    a128:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    a12c:	pop	{r0, r1, ip, sp, pc}
    a130:			; <UNDEFINED> instruction: 0xf10a8ff0
    a134:	ldrb	r0, [r5, r2, lsl #8]
    a138:	muleq	r0, r0, sl
    a13c:	andeq	fp, r0, ip, lsr #32
    a140:			; <UNDEFINED> instruction: 0x4604b570
    a144:			; <UNDEFINED> instruction: 0xf4106880
    a148:	tstle	r1, r0, lsl #6
    a14c:	vst2.8	{d22-d23}, [r0 :128], r2
    a150:	mvnvs	r4, r0
    a154:	stmib	r4, {r5, r7, sp, lr}^
    a158:	rscvs	r3, r3, r8, lsl #6
    a15c:	stmib	r4, {r1, r4, fp, sp, lr}^
    a160:	bcs	16d90 <__assert_fail@plt+0x13724>
    a164:	movwcc	lr, #51652	; 0xc9c4
    a168:	movwcs	sp, #2939	; 0xb7b
    a16c:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    a170:	blcs	24504 <__assert_fail@plt+0x20e98>
    a174:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    a178:	mvnlt	r4, lr, lsl #12
    a17c:			; <UNDEFINED> instruction: 0x46151d99
    a180:	andeq	pc, r5, #79	; 0x4f
    a184:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    a188:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    a18c:	ldclne	0, cr13, [r8], {82}	; 0x52
    a190:			; <UNDEFINED> instruction: 0xf113d06e
    a194:	rsbsle	r0, fp, ip, lsl #30
    a198:			; <UNDEFINED> instruction: 0xf0001dd9
    a19c:			; <UNDEFINED> instruction: 0xf1138089
    a1a0:			; <UNDEFINED> instruction: 0xf0000f0a
    a1a4:	movwcc	r8, #45205	; 0xb095
    a1a8:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    a1ac:	ldrbtmi	r2, [r9], #-0
    a1b0:	svc	0x004ef7f8
    a1b4:	eor	r4, r7, r3, lsl #12
    a1b8:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    a1bc:	ldclne	0, cr13, [lr], {85}	; 0x55
    a1c0:	andeq	pc, r5, #79	; 0x4f
    a1c4:			; <UNDEFINED> instruction: 0xf113d05b
    a1c8:	rsble	r0, r8, ip, lsl #30
    a1cc:			; <UNDEFINED> instruction: 0xd0761d98
    a1d0:			; <UNDEFINED> instruction: 0xf0001dd9
    a1d4:			; <UNDEFINED> instruction: 0xf1138084
    a1d8:	eorsle	r0, r9, r8, lsl #30
    a1dc:	svceq	0x0009f113
    a1e0:	addshi	pc, r1, r0
    a1e4:			; <UNDEFINED> instruction: 0xf000330b
    a1e8:	stmdbmi	ip, {r0, r1, r7, pc}^
    a1ec:	ldrbtmi	r2, [r9], #-0
    a1f0:	svc	0x002ef7f8
    a1f4:			; <UNDEFINED> instruction: 0xf0024629
    a1f8:	and	pc, fp, r7, ror #22
    a1fc:	andcs	r4, r0, r8, asr #18
    a200:			; <UNDEFINED> instruction: 0xf7f84479
    a204:	strmi	lr, [r3], -r6, lsr #30
    a208:	ldrtmi	r4, [r1], -r6, asr #16
    a20c:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    a210:	blx	16c6222 <__assert_fail@plt+0x16c2bb6>
    a214:	blcs	645a8 <__assert_fail@plt+0x60f3c>
    a218:	movwcs	fp, #3844	; 0xf04
    a21c:	adcle	r6, r4, r3, ror #1
    a220:			; <UNDEFINED> instruction: 0xf7f92002
    a224:	stmdbmi	r0, {r1, r3, r6, fp, sp, lr, pc}^
    a228:	ldrbtmi	r2, [r9], #-0
    a22c:	svc	0x0010f7f8
    a230:	strb	r4, [r9, r3, lsl #12]!
    a234:	andcs	r4, r0, sp, lsr r9
    a238:			; <UNDEFINED> instruction: 0xf7f84479
    a23c:	strmi	lr, [r3], -sl, lsl #30
    a240:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a244:	ldrbtmi	r2, [r9], #-0
    a248:	svc	0x0002f7f8
    a24c:	ldrb	r4, [fp, r3, lsl #12]
    a250:	andcs	r4, r0, r8, lsr r9
    a254:			; <UNDEFINED> instruction: 0xf7f84479
    a258:			; <UNDEFINED> instruction: 0x4629eefc
    a25c:	blx	d4626e <__assert_fail@plt+0xd42c02>
    a260:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a264:			; <UNDEFINED> instruction: 0xf0024478
    a268:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    a26c:			; <UNDEFINED> instruction: 0xe7a6447d
    a270:	andcs	r4, r0, r3, lsr r9
    a274:			; <UNDEFINED> instruction: 0xf7f84479
    a278:	strmi	lr, [r3], -ip, ror #29
    a27c:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    a280:	ldrbtmi	r2, [r9], #-0
    a284:	mcr	7, 7, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    a288:			; <UNDEFINED> instruction: 0xf0024629
    a28c:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    a290:	andcs	r4, r0, sp, lsr #18
    a294:			; <UNDEFINED> instruction: 0xf7f84479
    a298:			; <UNDEFINED> instruction: 0x4603eedc
    a29c:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a2a0:	ldrbtmi	r2, [r9], #-0
    a2a4:	mrc	7, 6, APSR_nzcv, cr4, cr8, {7}
    a2a8:			; <UNDEFINED> instruction: 0xf0024629
    a2ac:	ldr	pc, [r1, sp, lsl #22]!
    a2b0:	andcs	r4, r0, r7, lsr #18
    a2b4:			; <UNDEFINED> instruction: 0xf7f84479
    a2b8:	strmi	lr, [r3], -ip, asr #29
    a2bc:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    a2c0:	ldrbtmi	r2, [r9], #-0
    a2c4:	mcr	7, 6, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    a2c8:			; <UNDEFINED> instruction: 0xf0024629
    a2cc:			; <UNDEFINED> instruction: 0xe7a1fafd
    a2d0:	andcs	r4, r0, r1, lsr #18
    a2d4:			; <UNDEFINED> instruction: 0xf7f84479
    a2d8:			; <UNDEFINED> instruction: 0x4603eebc
    a2dc:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a2e0:	ldrbtmi	r2, [r9], #-0
    a2e4:	mrc	7, 5, APSR_nzcv, cr4, cr8, {7}
    a2e8:			; <UNDEFINED> instruction: 0xf0024629
    a2ec:	ldr	pc, [r1, sp, ror #21]
    a2f0:	andcs	r4, r0, fp, lsl r9
    a2f4:			; <UNDEFINED> instruction: 0xf7f84479
    a2f8:	strmi	lr, [r1], -ip, lsr #29
    a2fc:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    a300:	blx	ff8c6310 <__assert_fail@plt+0xff8c2ca4>
    a304:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    a308:	ldrbtmi	r2, [r9], #-0
    a30c:	mcr	7, 5, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    a310:			; <UNDEFINED> instruction: 0xf0024629
    a314:			; <UNDEFINED> instruction: 0xe77dfad9
    a318:	andeq	sl, r0, r6, lsl sl
    a31c:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    a320:	andeq	sl, r0, ip, lsr #18
    a324:	andeq	sl, r0, r6, asr #19
    a328:	andeq	sl, r0, sl, lsl r9
    a32c:	andeq	sl, r0, r8, lsl r9
    a330:	andeq	sl, r0, r2, ror r9
    a334:	andeq	sl, r0, r4, lsr #20
    a338:	andeq	sl, r0, r8, lsr #17
    a33c:	muleq	r0, r8, r8
    a340:	strdeq	sl, [r0], -r0
    a344:	andeq	sl, r0, lr, asr r9
    a348:	andeq	sl, r0, r4, ror #17
    a34c:	andeq	sl, r0, r6, ror #18
    a350:	ldrdeq	sl, [r0], -r8
    a354:	andeq	sl, r0, lr, ror #18
    a358:	andeq	sl, r0, r8, asr #17
    a35c:	andeq	sl, r0, sl, ror r9
    a360:	andeq	sl, r0, r4, asr #19
    a364:	andeq	r7, r0, r2, asr #20
    a368:	andeq	sl, r0, lr, lsl #19
    a36c:	svceq	0x0010f011
    a370:	tsteq	r7, r1	; <UNPREDICTABLE>
    a374:	mvnsmi	lr, sp, lsr #18
    a378:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    a37c:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    a380:	ldrmi	r4, [r4], -r6, lsl #12
    a384:	andle	r6, r8, r1, asr #2
    a388:	andsle	r2, fp, r4, lsl #18
    a38c:	svclt	0x001c2901
    a390:	andcs	r6, r1, r2, lsl #3
    a394:	pop	{r0, ip, lr, pc}
    a398:			; <UNDEFINED> instruction: 0xf7f881f0
    a39c:	ldrdcs	lr, [r0, -lr]
    a3a0:			; <UNDEFINED> instruction: 0x4605463a
    a3a4:	eorvs	r4, r9, r0, lsr #12
    a3a8:	ldc	7, cr15, [lr, #992]!	; 0x3e0
    a3ac:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    a3b0:	movwcc	r3, #15105	; 0x3b01
    a3b4:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    a3b8:	eorle	r2, r9, r2, lsr #22
    a3bc:			; <UNDEFINED> instruction: 0x200061b0
    a3c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a3c4:			; <UNDEFINED> instruction: 0x06297815
    a3c8:			; <UNDEFINED> instruction: 0xf7f8d40b
    a3cc:	stmdavs	r1, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    a3d0:			; <UNDEFINED> instruction: 0xf814e003
    a3d4:	strteq	r5, [sl], -r1, lsl #30
    a3d8:			; <UNDEFINED> instruction: 0xf831d403
    a3dc:	ldreq	r3, [fp], #21
    a3e0:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    a3e4:			; <UNDEFINED> instruction: 0xf7f8d01a
    a3e8:	strcs	lr, [r0, #-4024]	; 0xfffff048
    a3ec:			; <UNDEFINED> instruction: 0x4629463a
    a3f0:	strtmi	r4, [r0], -r0, lsl #13
    a3f4:	andpl	pc, r0, r8, asr #17
    a3f8:	svc	0x006af7f8
    a3fc:			; <UNDEFINED> instruction: 0x300161b0
    a400:	strtmi	sp, [r8], -r2
    a404:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a408:	ldrdcc	pc, [r0], -r8
    a40c:	mvnsle	r2, r2, lsr #22
    a410:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    a414:	rscscc	pc, pc, pc, asr #32
    a418:			; <UNDEFINED> instruction: 0xe7bc6133
    a41c:			; <UNDEFINED> instruction: 0xf06f2200
    a420:			; <UNDEFINED> instruction: 0xf04f030b
    a424:	ldrshvs	r3, [r2, pc]!
    a428:	pop	{r0, r1, r4, r5, r8, sp, lr}
    a42c:	svclt	0x000081f0
    a430:	bmi	977470 <__assert_fail@plt+0x973e04>
    a434:	ldrbmi	lr, [r0, sp, lsr #18]!
    a438:	blmi	93664c <__assert_fail@plt+0x932fe0>
    a43c:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    a440:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    a444:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    a448:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    a44c:			; <UNDEFINED> instruction: 0xf04f9301
    a450:	tstlt	ip, #0, 6
    a454:	svcmi	0x001fab0c
    a458:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    a45c:	ldrbtmi	r4, [pc], #-1664	; a464 <__assert_fail@plt+0x6df8>
    a460:	ldrmi	r2, [sp], -r0, lsl #12
    a464:	and	r9, fp, r0, lsl #6
    a468:	strbmi	r4, [r8], -r1, lsr #12
    a46c:			; <UNDEFINED> instruction: 0x46204798
    a470:			; <UNDEFINED> instruction: 0xf7f83504
    a474:	strls	lr, [r0, #-3892]	; 0xfffff0cc
    a478:	stcmi	8, cr15, [r4], {85}	; 0x55
    a47c:	cmnlt	ip, r6, lsl #8
    a480:	blcs	24574 <__assert_fail@plt+0x20f08>
    a484:			; <UNDEFINED> instruction: 0xf1b8d1f0
    a488:	andsle	r0, r5, r0, lsl #30
    a48c:			; <UNDEFINED> instruction: 0xf85a4b12
    a490:	ldmdavs	r9, {r0, r1, ip, sp}
    a494:			; <UNDEFINED> instruction: 0xf7f94620
    a498:	strb	lr, [r8, sl, lsr #17]!
    a49c:	blmi	2dcce0 <__assert_fail@plt+0x2d9674>
    a4a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a4a4:	blls	64514 <__assert_fail@plt+0x60ea8>
    a4a8:	qaddle	r4, sl, sl
    a4ac:	andlt	r4, r3, r0, lsr r6
    a4b0:			; <UNDEFINED> instruction: 0x47f0e8bd
    a4b4:	ldrbmi	fp, [r0, -r3]!
    a4b8:			; <UNDEFINED> instruction: 0xf85a4b09
    a4bc:	ldmdavs	r9, {r0, r1, ip, sp}
    a4c0:			; <UNDEFINED> instruction: 0xf7f8e7e8
    a4c4:	svclt	0x0000edcc
    a4c8:	andeq	ip, r1, r8, ror #17
    a4cc:	andeq	r0, r0, r0, lsr #5
    a4d0:	ldrdeq	ip, [r1], -lr
    a4d4:	andeq	lr, r1, r6, lsr #30
    a4d8:	andeq	r0, r0, r8, lsr #5
    a4dc:	andeq	ip, r1, r4, lsl #17
    a4e0:			; <UNDEFINED> instruction: 0x000002b8
    a4e4:	bmi	29d110 <__assert_fail@plt+0x299aa4>
    a4e8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a4ec:	tstlt	r3, fp, lsl r8
    a4f0:	tstcs	r0, r1
    a4f4:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    a4f8:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    a4fc:			; <UNDEFINED> instruction: 0xf7f86818
    a500:	blmi	1799e4 <__assert_fail@plt+0x176378>
    a504:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    a508:	ldclt	7, cr15, [r2, #-992]!	; 0xfffffc20
    a50c:	muleq	r1, ip, lr
    a510:	andeq	ip, r1, sl, lsr r8
    a514:			; <UNDEFINED> instruction: 0x000002b8
    a518:	andeq	r0, r0, r8, lsr #5
    a51c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    a520:			; <UNDEFINED> instruction: 0x47706018
    a524:	andeq	lr, r1, r6, ror #28
    a528:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    a52c:			; <UNDEFINED> instruction: 0x4604447b
    a530:	tstlt	fp, fp, asr r8
    a534:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    a538:	andeq	pc, sl, r4, lsr #3
    a53c:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    a540:			; <UNDEFINED> instruction: 0xf000e8df
    a544:			; <UNDEFINED> instruction: 0x1c101928
    a548:	eorne	r2, r5, pc, lsl r2
    a54c:	andsne	r1, r0, r0, lsl r0
    a550:	andsne	r1, r0, r0, lsl r0
    a554:	andsne	r1, r0, r0, lsl r0
    a558:	andsne	r1, r0, r0, lsl r0
    a55c:	andsne	r1, r0, r0, lsl r0
    a560:			; <UNDEFINED> instruction: 0x16161010
    a564:	ldclt	0, cr2, [r0, #-0]
    a568:			; <UNDEFINED> instruction: 0x4010e8bd
    a56c:	ldmiblt	sl!, {r1, r2, ip, sp, lr, pc}
    a570:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    a574:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    a578:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    a57c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    a580:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    a584:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    a588:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    a58c:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    a590:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    a594:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    a598:	svclt	0x0000bd10
    a59c:	andeq	lr, r1, r8, asr lr
    a5a0:	andeq	r8, r0, r6, lsl r9
    a5a4:	andeq	sl, r0, r8, ror #14
    a5a8:	andeq	sl, r0, sl, ror #20
    a5ac:	andeq	sl, r0, r0, lsr sl
    a5b0:	andeq	sl, r0, lr, lsr #19
    a5b4:	andeq	sl, r0, r4, asr r7
    a5b8:	andeq	sl, r0, r6, asr sl
    a5bc:	andcs	fp, fp, r0, lsr r5
    a5c0:			; <UNDEFINED> instruction: 0xf7ffb083
    a5c4:	andcs	pc, r0, #708	; 0x2c4
    a5c8:	ldrmi	r4, [r0], -r1, lsl #12
    a5cc:			; <UNDEFINED> instruction: 0xff30f7ff
    a5d0:			; <UNDEFINED> instruction: 0xf7ff200c
    a5d4:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    a5d8:	strmi	r4, [r2], -lr, lsr #22
    a5dc:	andcs	r4, r0, lr, lsr #18
    a5e0:	andls	r4, r0, fp, ror r4
    a5e4:			; <UNDEFINED> instruction: 0xf7ff4479
    a5e8:	andcs	pc, sp, r3, lsr #30
    a5ec:			; <UNDEFINED> instruction: 0xf7ff4d2b
    a5f0:	blmi	b0a464 <__assert_fail@plt+0xb06df8>
    a5f4:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    a5f8:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    a5fc:			; <UNDEFINED> instruction: 0x46024479
    a600:	andls	r2, r0, r0
    a604:			; <UNDEFINED> instruction: 0xff14f7ff
    a608:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    a60c:			; <UNDEFINED> instruction: 0xff8cf7ff
    a610:	strtmi	r2, [sl], -r0, lsl #6
    a614:	ldrmi	r4, [r8], -r1, lsl #12
    a618:			; <UNDEFINED> instruction: 0xf7ffb109
    a61c:	ldccs	15, cr15, [lr], {9}
    a620:	strdcs	sp, [lr], -r2
    a624:			; <UNDEFINED> instruction: 0xff80f7ff
    a628:			; <UNDEFINED> instruction: 0xb1284601
    a62c:	movwcs	r4, #2590	; 0xa1e
    a630:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    a634:	mrc2	7, 7, pc, cr12, cr15, {7}
    a638:			; <UNDEFINED> instruction: 0xf7ff200a
    a63c:			; <UNDEFINED> instruction: 0x4601ff75
    a640:	bmi	6b6ae8 <__assert_fail@plt+0x6b347c>
    a644:	ldrmi	r2, [r8], -r0, lsl #6
    a648:			; <UNDEFINED> instruction: 0xf7ff447a
    a64c:	strdcs	pc, [pc], -r1
    a650:			; <UNDEFINED> instruction: 0xff6af7ff
    a654:	tstlt	r8, r1, lsl #12
    a658:	ldrmi	r2, [r0], -r0, lsl #4
    a65c:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    a660:			; <UNDEFINED> instruction: 0xf7ff2012
    a664:	strmi	pc, [r1], -r1, ror #30
    a668:	andcs	fp, r0, #24, 2
    a66c:			; <UNDEFINED> instruction: 0xf7ff4610
    a670:			; <UNDEFINED> instruction: 0x4620fedf
    a674:			; <UNDEFINED> instruction: 0xf7ff3401
    a678:	andcs	pc, r0, #348	; 0x15c
    a67c:	ldrmi	r4, [r0], -r1, lsl #12
    a680:			; <UNDEFINED> instruction: 0xf7ffb109
    a684:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    a688:	strdcs	sp, [r0], -r3
    a68c:	pop	{r0, r1, ip, sp, pc}
    a690:			; <UNDEFINED> instruction: 0xe7274030
    a694:	andeq	sl, r0, ip, asr sl
    a698:	andeq	sl, r0, ip, asr sl
    a69c:	andeq	r8, r0, r6, asr #26
    a6a0:	andeq	r8, r0, r4, asr #26
    a6a4:	andeq	sl, r0, r8, lsr fp
    a6a8:	andeq	r8, r0, sl, lsl #26
    a6ac:	strdeq	r8, [r0], -r4
    a6b0:	svcmi	0x00f0e92d
    a6b4:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    a6b8:			; <UNDEFINED> instruction: 0xf8df8b02
    a6bc:			; <UNDEFINED> instruction: 0xf8df2420
    a6c0:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    a6c4:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    a6c8:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    a6cc:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    a6d0:	movwls	r6, #30747	; 0x781b
    a6d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a6d8:			; <UNDEFINED> instruction: 0xff70f7ff
    a6dc:	strtmi	r2, [r1], -r0, lsl #4
    a6e0:			; <UNDEFINED> instruction: 0xf7ff4610
    a6e4:	eorcs	pc, sl, r5, lsr #29
    a6e8:			; <UNDEFINED> instruction: 0xff1ef7ff
    a6ec:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    a6f0:			; <UNDEFINED> instruction: 0xf0002b31
    a6f4:	strhtcs	r8, [r9], -r4
    a6f8:			; <UNDEFINED> instruction: 0xff16f7ff
    a6fc:	movwcs	r4, #2810	; 0xafa
    a700:			; <UNDEFINED> instruction: 0x4601447a
    a704:			; <UNDEFINED> instruction: 0xf7ff4618
    a708:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    a70c:	eorsle	r2, r4, r0, lsl #22
    a710:			; <UNDEFINED> instruction: 0xb32a683a
    a714:			; <UNDEFINED> instruction: 0x2600463c
    a718:			; <UNDEFINED> instruction: 0xf893e018
    a71c:			; <UNDEFINED> instruction: 0xf1b88000
    a720:	andsle	r0, r0, r0, asr #30
    a724:	ldcl	7, cr15, [sl, #992]	; 0x3e0
    a728:	svceq	0x007cf1b8
    a72c:			; <UNDEFINED> instruction: 0xf0004605
    a730:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    a734:	movwcs	fp, #8148	; 0x1fd4
    a738:	adcsmi	r2, r5, #0, 6
    a73c:	movwcs	fp, #4056	; 0xfd8
    a740:	svclt	0x00182b00
    a744:			; <UNDEFINED> instruction: 0xf854462e
    a748:	cmnlt	r3, #16, 30	; 0x40
    a74c:	stmdacs	r0, {r5, r6, fp, sp, lr}
    a750:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    a754:	mvnle	r2, r0, lsl #22
    a758:	stcl	7, cr15, [r0, #992]	; 0x3e0
    a75c:	strb	r4, [r8, r5, lsl #12]!
    a760:	blcs	10287d4 <__assert_fail@plt+0x1025168>
    a764:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    a768:	ldreq	r9, [fp], r3, lsl #22
    a76c:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    a770:	ldrmi	r2, [r0], -r0, lsl #4
    a774:			; <UNDEFINED> instruction: 0xf7ff4479
    a778:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    a77c:	mrc2	7, 6, pc, cr4, cr15, {7}
    a780:	cmplt	r0, r4, lsl #12
    a784:	andcs	r4, r0, #3571712	; 0x368000
    a788:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    a78c:	mrc2	7, 2, pc, cr0, cr15, {7}
    a790:	strtmi	r2, [r1], -r0, lsl #4
    a794:			; <UNDEFINED> instruction: 0xf7ff4610
    a798:	andcs	pc, r0, fp, asr #28
    a79c:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    a7a0:			; <UNDEFINED> instruction: 0xf7f82000
    a7a4:	ldmvs	fp!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}^
    a7a8:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    a7ac:			; <UNDEFINED> instruction: 0xf0402b40
    a7b0:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    a7b4:	sbcsle	r2, r7, r0, lsl #22
    a7b8:	ldrcc	r4, [r0, -lr, asr #23]
    a7bc:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    a7c0:	movwls	r4, #17531	; 0x447b
    a7c4:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    a7c8:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    a7cc:	ldrbtmi	r4, [sl], #1147	; 0x47b
    a7d0:	bcc	445ff8 <__assert_fail@plt+0x44298c>
    a7d4:	stcne	8, cr15, [r4], {87}	; 0x57
    a7d8:	andcs	r2, r0, r5, lsl #4
    a7dc:	ldc	7, cr15, [r8], #-992	; 0xfffffc20
    a7e0:			; <UNDEFINED> instruction: 0xf880f006
    a7e4:	tstlt	r8, r4, lsl #12
    a7e8:	blcs	10287fc <__assert_fail@plt+0x1025190>
    a7ec:	addshi	pc, r4, r0
    a7f0:	ldcne	8, cr15, [r0], {87}	; 0x57
    a7f4:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    a7f8:	andsne	pc, r8, sp, lsl #17
    a7fc:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    a800:	movwcs	r4, #2496	; 0x9c0
    a804:			; <UNDEFINED> instruction: 0x464a4618
    a808:			; <UNDEFINED> instruction: 0xf88d4479
    a80c:			; <UNDEFINED> instruction: 0xf7ff3019
    a810:			; <UNDEFINED> instruction: 0xf857fe0f
    a814:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    a818:			; <UNDEFINED> instruction: 0xf0002b00
    a81c:			; <UNDEFINED> instruction: 0xf85780a3
    a820:			; <UNDEFINED> instruction: 0xf04f2c10
    a824:	strbmi	r0, [r0], -r0, lsl #16
    a828:			; <UNDEFINED> instruction: 0xf5b24649
    a82c:	bmi	fedaa634 <__assert_fail@plt+0xfeda6fc8>
    a830:	andhi	pc, r0, sp, asr #17
    a834:	svclt	0x00b4447a
    a838:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    a83c:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    a840:	andshi	pc, r9, sp, lsl #17
    a844:	andsgt	pc, r8, sp, lsl #17
    a848:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    a84c:	tstlt	ip, r5, lsl #8
    a850:	blcs	1f288e4 <__assert_fail@plt+0x1f25278>
    a854:	adcshi	pc, r3, r0
    a858:	andcs	r4, r0, #172, 18	; 0x2b0000
    a85c:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    a860:			; <UNDEFINED> instruction: 0xf7ff4479
    a864:	adcsmi	pc, r5, #14656	; 0x3940
    a868:			; <UNDEFINED> instruction: 0xf8dfda0a
    a86c:	ldrbtmi	r8, [r8], #676	; 0x2a4
    a870:	strcc	r2, [r1, #-512]	; 0xfffffe00
    a874:			; <UNDEFINED> instruction: 0x46414610
    a878:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    a87c:	ldrhle	r4, [r7, #37]!	; 0x25
    a880:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    a884:	ldrmi	r2, [r0], -r0, lsl #4
    a888:			; <UNDEFINED> instruction: 0xf7ff4479
    a88c:			; <UNDEFINED> instruction: 0xf857fdd1
    a890:	blcs	194d8 <__assert_fail@plt+0x15e6c>
    a894:			; <UNDEFINED> instruction: 0xe767d19e
    a898:	andcs	r4, r0, #2605056	; 0x27c000
    a89c:			; <UNDEFINED> instruction: 0xf10d4610
    a8a0:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    a8a4:			; <UNDEFINED> instruction: 0xf7ff2503
    a8a8:			; <UNDEFINED> instruction: 0xf857fdc3
    a8ac:	blcs	198e4 <__assert_fail@plt+0x16278>
    a8b0:			; <UNDEFINED> instruction: 0xe7dad1b5
    a8b4:	blcs	28948 <__assert_fail@plt+0x252dc>
    a8b8:	adcsmi	fp, r5, #24, 30	; 0x60
    a8bc:	adcshi	pc, sp, r0, lsl #6
    a8c0:	sbcsle	r2, lr, r0, lsl #22
    a8c4:			; <UNDEFINED> instruction: 0xf04f2b0a
    a8c8:	tstle	r7, r0, lsl #10
    a8cc:	blcs	28a60 <__assert_fail@plt+0x253f4>
    a8d0:	andcs	sp, r0, #215	; 0xd7
    a8d4:			; <UNDEFINED> instruction: 0x46104659
    a8d8:			; <UNDEFINED> instruction: 0xf7ff4690
    a8dc:	andcs	pc, r0, #10816	; 0x2a40
    a8e0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a8e4:			; <UNDEFINED> instruction: 0x46514610
    a8e8:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    a8ec:	ldrhle	r4, [r6, #80]!	; 0x50
    a8f0:	strcc	r7, [r1], #-2147	; 0xfffff79d
    a8f4:	sbcle	r2, r4, r0, lsl #22
    a8f8:	rscle	r2, r7, sl, lsl #22
    a8fc:	stmdbge	r6, {r9, sp}
    a900:			; <UNDEFINED> instruction: 0xf88d4610
    a904:			; <UNDEFINED> instruction: 0xf88d3018
    a908:			; <UNDEFINED> instruction: 0xf7ff5019
    a90c:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    a910:	blcs	1791c <__assert_fail@plt+0x142b0>
    a914:			; <UNDEFINED> instruction: 0xe7b4d1f0
    a918:	blcs	28a2c <__assert_fail@plt+0x253c0>
    a91c:			; <UNDEFINED> instruction: 0xf8dfd0b7
    a920:	blcs	2af118 <__assert_fail@plt+0x2abaac>
    a924:	streq	pc, [r1], #-260	; 0xfffffefc
    a928:	ldrbtmi	sl, [r9], #3334	; 0xd06
    a92c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a930:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    a934:	adcle	r2, r4, r0, lsl #22
    a938:	strbmi	r2, [r9], -r0, lsl #4
    a93c:			; <UNDEFINED> instruction: 0xf7ff4610
    a940:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    a944:	blcs	17950 <__assert_fail@plt+0x142e4>
    a948:	blcs	2bebbc <__assert_fail@plt+0x2bb550>
    a94c:	andcs	sp, r0, #241	; 0xf1
    a950:	ldrmi	r4, [r0], -r9, lsr #12
    a954:	andscc	pc, r8, sp, lsl #17
    a958:	andshi	pc, r9, sp, lsl #17
    a95c:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    a960:	strb	r7, [pc, r3, ror #16]!
    a964:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    a968:			; <UNDEFINED> instruction: 0xf0002a7c
    a96c:	strcs	r8, [r3, #-139]	; 0xffffff75
    a970:			; <UNDEFINED> instruction: 0x260ae77b
    a974:	movwcs	r4, #2666	; 0xa6a
    a978:	ldrmi	r4, [r8], -sl, ror #18
    a97c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a980:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    a984:			; <UNDEFINED> instruction: 0xf006e715
    a988:	stmiavs	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    a98c:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    a990:	andle	r2, r7, sp, lsr fp
    a994:			; <UNDEFINED> instruction: 0xf1052b7c
    a998:			; <UNDEFINED> instruction: 0xf43f0501
    a99c:	blcs	364cc <__assert_fail@plt+0x32e60>
    a9a0:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    a9a4:			; <UNDEFINED> instruction: 0xf003b120
    a9a8:	blcs	fe00b8b0 <__assert_fail@plt+0xfe008244>
    a9ac:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    a9b0:	svccc	0x0001f812
    a9b4:	svclt	0x00182b00
    a9b8:	mvnsle	r2, ip, ror fp
    a9bc:			; <UNDEFINED> instruction: 0xf894e6b9
    a9c0:	stclne	0, cr12, [r3], #-4
    a9c4:			; <UNDEFINED> instruction: 0xf1bc9305
    a9c8:			; <UNDEFINED> instruction: 0xd1200f3d
    a9cc:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    a9d0:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    a9d4:	andcs	r2, r0, #0, 10
    a9d8:	ldrmi	r4, [r0], -r9, asr #12
    a9dc:	andsgt	pc, r8, sp, lsl #17
    a9e0:	andspl	pc, r9, sp, lsl #17
    a9e4:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    a9e8:	andeq	lr, r8, r4, lsl #22
    a9ec:			; <UNDEFINED> instruction: 0xf8184643
    a9f0:			; <UNDEFINED> instruction: 0xf1bccb01
    a9f4:	svclt	0x00180f00
    a9f8:	svceq	0x007cf1bc
    a9fc:	strmi	sp, [r5], -fp, ror #3
    aa00:			; <UNDEFINED> instruction: 0xf1bc461c
    aa04:			; <UNDEFINED> instruction: 0xf43f0f00
    aa08:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    aa0c:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    aa10:	strbmi	r4, [r0], -r2, asr #12
    aa14:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    aa18:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    aa1c:	mulgt	r1, r4, r8
    aa20:			; <UNDEFINED> instruction: 0xf1bc9b05
    aa24:	andle	r0, r2, ip, ror pc
    aa28:	svceq	0x0000f1bc
    aa2c:	ldrmi	sp, [ip], -lr, asr #3
    aa30:	svceq	0x0000f1bc
    aa34:	svcge	0x0010f43f
    aa38:	andcs	lr, r0, #60555264	; 0x39c0000
    aa3c:	ldrmi	r9, [r0], -r4, lsl #18
    aa40:			; <UNDEFINED> instruction: 0xf7ff4615
    aa44:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    aa48:	andcs	r8, r0, #16, 20	; 0x10000
    aa4c:	ldrmi	r3, [r0], -r1, lsl #10
    aa50:			; <UNDEFINED> instruction: 0xf7ff4641
    aa54:	adcsmi	pc, r5, #60672	; 0xed00
    aa58:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    aa5c:	eorcs	lr, r8, r0, lsr r7
    aa60:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    aa64:	strmi	r2, [r5], -r0, lsl #4
    aa68:	andcs	r4, r1, r1, lsl #12
    aa6c:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    aa70:	blcs	28b24 <__assert_fail@plt+0x254b8>
    aa74:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    aa78:	andcs	r4, r0, #34603008	; 0x2100000
    aa7c:			; <UNDEFINED> instruction: 0xf7ff2001
    aa80:			; <UNDEFINED> instruction: 0xe638fcd7
    aa84:	ldrmi	r4, [sl], -r9, lsr #18
    aa88:			; <UNDEFINED> instruction: 0xf1044618
    aa8c:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    aa90:	streq	pc, [r3], #-452	; 0xfffffe3c
    aa94:	stc2l	7, cr15, [ip], {255}	; 0xff
    aa98:	blcs	1f42ad0 <__assert_fail@plt+0x1f3f464>
    aa9c:	andcs	sp, r0, #24
    aaa0:	ldrmi	r4, [r0], -r9, asr #12
    aaa4:	andscc	pc, r8, sp, lsl #17
    aaa8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aaac:	andscc	pc, r9, sp, lsl #17
    aab0:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    aab4:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    aab8:			; <UNDEFINED> instruction: 0xf8184642
    aabc:	blcs	196c8 <__assert_fail@plt+0x1605c>
    aac0:	ldrmi	sp, [r4], -fp, ror #3
    aac4:	stccc	8, cr15, [ip], {87}	; 0x57
    aac8:			; <UNDEFINED> instruction: 0xf47f2b00
    aacc:	strb	sl, [sl], r8, lsr #29
    aad0:	blcs	1c548 <__assert_fail@plt+0x18edc>
    aad4:			; <UNDEFINED> instruction: 0x4644d0f5
    aad8:	svclt	0x0000e7f4
    aadc:	andeq	ip, r1, r2, ror #12
    aae0:	andeq	r0, r0, r0, lsr #5
    aae4:	andeq	r8, r0, r2, ror ip
    aae8:	andeq	r8, r0, ip, lsr ip
    aaec:	andeq	sl, r0, r8, ror #17
    aaf0:			; <UNDEFINED> instruction: 0x00008bb2
    aaf4:	andeq	r8, r0, ip, ror fp
    aaf8:	andeq	r8, r0, r6, ror fp
    aafc:	andeq	sl, r0, r8, ror #18
    ab00:	andeq	sl, r0, r6, ror #18
    ab04:	andeq	sl, r0, r8, asr #16
    ab08:	andeq	sl, r0, r4, lsr #16
    ab0c:	strdeq	sl, [r0], -r4
    ab10:	andeq	sl, r0, r6, asr #17
    ab14:			; <UNDEFINED> instruction: 0x00008ab4
    ab18:			; <UNDEFINED> instruction: 0x0000a7b2
    ab1c:	andeq	r8, r0, r2, lsl sl
    ab20:	andeq	r8, r0, r0, asr #19
    ab24:	andeq	sl, r0, r6, asr #13
    ab28:	andeq	sl, r0, lr, lsl r7
    ab2c:	andeq	sl, r0, r6, lsr #13
    ab30:	svcmi	0x00f0e92d
    ab34:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    ab38:	strmi	r8, [r4], -r2, lsl #22
    ab3c:			; <UNDEFINED> instruction: 0x56c8f8df
    ab40:	addslt	r4, sp, sp, ror r4
    ab44:	ldreq	pc, [r0, -r5, lsl #2]
    ab48:	bge	435780 <__assert_fail@plt+0x432114>
    ab4c:			; <UNDEFINED> instruction: 0xf1059307
    ab50:	andls	r0, r8, #32, 16	; 0x200000
    ab54:	logeqs	f7, #5.0
    ab58:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    ab5c:	cfmv64hrls	mvdx7, r3
    ab60:	eor	pc, r4, sp, asr #17
    ab64:	andsgt	pc, r0, sp, asr #17
    ab68:	andeq	lr, pc, r6, lsl #17
    ab6c:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    ab70:	mcrls	15, 0, sl, cr8, cr8, {0}
    ab74:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    ab78:	ldm	r8, {r0, r1, r2, r3}
    ab7c:	cdpls	0, 0, cr0, cr9, cr15, {0}
    ab80:	andeq	lr, pc, r6, lsl #17
    ab84:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    ab88:	ldrdls	pc, [r0], -ip
    ab8c:	andeq	lr, pc, r7, lsl #17
    ab90:	svceq	0x0000f1b9
    ab94:	cmnhi	ip, r0	; <UNPREDICTABLE>
    ab98:	movwls	r2, #21248	; 0x5300
    ab9c:			; <UNDEFINED> instruction: 0x4699461d
    aba0:			; <UNDEFINED> instruction: 0xf10c9306
    aba4:	movwls	r0, #14864	; 0x3a10
    aba8:			; <UNDEFINED> instruction: 0x3660f8df
    abac:			; <UNDEFINED> instruction: 0x8660f8df
    abb0:			; <UNDEFINED> instruction: 0xf8df447b
    abb4:	ldrbtmi	fp, [r8], #1632	; 0x660
    abb8:	bcc	4463e0 <__assert_fail@plt+0x442d74>
    abbc:			; <UNDEFINED> instruction: 0x3658f8df
    abc0:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    abc4:	ands	r9, sp, sl, lsl #6
    abc8:			; <UNDEFINED> instruction: 0x46384659
    abcc:	ldmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abd0:			; <UNDEFINED> instruction: 0xf0002800
    abd4:	mrc	0, 0, r8, cr8, cr7, {4}
    abd8:			; <UNDEFINED> instruction: 0x46381a10
    abdc:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abe0:			; <UNDEFINED> instruction: 0xf0002800
    abe4:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    abe8:			; <UNDEFINED> instruction: 0xf7f84638
    abec:	blls	18521c <__assert_fail@plt+0x181bb0>
    abf0:	svclt	0x00082800
    abf4:	movwls	r2, #21249	; 0x5301
    abf8:	blcs	448d68 <__assert_fail@plt+0x4456fc>
    abfc:	stfeqd	f7, [r1], {5}
    ac00:			; <UNDEFINED> instruction: 0x4665b19a
    ac04:	stcvc	8, cr15, [ip], {90}	; 0x5a
    ac08:	svccs	0x00004656
    ac0c:			; <UNDEFINED> instruction: 0x4641d0f4
    ac10:			; <UNDEFINED> instruction: 0xf7f84638
    ac14:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    ac18:			; <UNDEFINED> instruction: 0xf85ad1d6
    ac1c:	movwcs	r2, #6928	; 0x1b10
    ac20:	stfeqd	f7, [r1], {5}
    ac24:	bcs	2f838 <__assert_fail@plt+0x2c1cc>
    ac28:	blls	ff3dc <__assert_fail@plt+0xfbd70>
    ac2c:			; <UNDEFINED> instruction: 0xf0002b00
    ac30:			; <UNDEFINED> instruction: 0xf1b980cb
    ac34:	tstle	ip, r0, lsl #30
    ac38:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ac3c:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    ac40:	blls	22f88c <__assert_fail@plt+0x22c220>
    ac44:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    ac48:	stfeqd	f7, [r1], {12}
    ac4c:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    ac50:	blls	18ac94 <__assert_fail@plt+0x187628>
    ac54:			; <UNDEFINED> instruction: 0xf8dfb963
    ac58:	bls	118380 <__assert_fail@plt+0x114d14>
    ac5c:	tstls	r5, #2063597568	; 0x7b000000
    ac60:	bl	b188c <__assert_fail@plt+0xae220>
    ac64:			; <UNDEFINED> instruction: 0xf10c150c
    ac68:	blgt	3cdc74 <__assert_fail@plt+0x3ca608>
    ac6c:	andeq	lr, pc, r5, lsl #17
    ac70:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    ac74:	strcc	pc, [ip, #2271]!	; 0x8df
    ac78:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    ac7c:	blls	2ef8e8 <__assert_fail@plt+0x2ec27c>
    ac80:			; <UNDEFINED> instruction: 0x1c0ceb02
    ac84:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    ac88:	andcs	r0, r0, #15
    ac8c:			; <UNDEFINED> instruction: 0x46204611
    ac90:	blx	15c8c94 <__assert_fail@plt+0x15c5628>
    ac94:	ldrdlt	pc, [r0], -r4
    ac98:			; <UNDEFINED> instruction: 0x901cf8d4
    ac9c:			; <UNDEFINED> instruction: 0xf8db6863
    aca0:			; <UNDEFINED> instruction: 0xf8cd8000
    aca4:			; <UNDEFINED> instruction: 0xf1b8b00c
    aca8:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    acac:	svclt	0x00189305
    acb0:			; <UNDEFINED> instruction: 0xf1b92201
    acb4:	svclt	0x00180f00
    acb8:	mrslt	r2, (UNDEF: 98)
    acbc:	ldrbeq	r6, [r2], r2, lsr #17
    acc0:	addhi	pc, sp, r0, lsl #2
    acc4:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    acc8:			; <UNDEFINED> instruction: 0xf04f3704
    accc:			; <UNDEFINED> instruction: 0xf1b80901
    acd0:	rsbsle	r0, r2, r0, lsl #30
    acd4:	ldmdavs	sp!, {r0, r8, sp}
    acd8:	adcvs	r6, r5, #417792	; 0x66000
    acdc:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    ace0:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    ace4:			; <UNDEFINED> instruction: 0x6123bf08
    ace8:	blls	ff2e0 <__assert_fail@plt+0xfbc74>
    acec:	andhi	pc, r0, r3, asr #17
    acf0:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    acf4:			; <UNDEFINED> instruction: 0xf8c4601f
    acf8:	andslt	r9, sp, ip, lsl r0
    acfc:	blhi	c5ff8 <__assert_fail@plt+0xc298c>
    ad00:	svchi	0x00f0e8bd
    ad04:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ad08:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    ad0c:	andle	r2, r7, sp, lsr #20
    ad10:	bcs	255a0 <__assert_fail@plt+0x21f34>
    ad14:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    ad18:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    ad1c:	ldrb	r6, [sl, r1, ror #4]
    ad20:	bcs	b68ed0 <__assert_fail@plt+0xb65864>
    ad24:	bcs	3ee00 <__assert_fail@plt+0x3b794>
    ad28:	bls	13f0f8 <__assert_fail@plt+0x13ba8c>
    ad2c:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    ad30:	tstls	r7, r1, lsl r8
    ad34:	svceq	0x0000f1ba
    ad38:	subshi	pc, lr, #64	; 0x40
    ad3c:			; <UNDEFINED> instruction: 0xf04f68a2
    ad40:	bl	14dd4c <__assert_fail@plt+0x14a6e0>
    ad44:			; <UNDEFINED> instruction: 0xf8c4000c
    ad48:	ldreq	ip, [r2], r0, lsr #32
    ad4c:			; <UNDEFINED> instruction: 0xf1409006
    ad50:	stmdbls	r7, {r0, r2, r5, r7, pc}
    ad54:			; <UNDEFINED> instruction: 0xf0002900
    ad58:	bls	12b4b8 <__assert_fail@plt+0x127e4c>
    ad5c:	strmi	r9, [r6], -r9, lsl #12
    ad60:	ldrbmi	r9, [r5], -sl, lsl #10
    ad64:	ldrmi	r9, [sl], r8, lsl #8
    ad68:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    ad6c:	ldrtmi	fp, [r1], -r8, lsr #2
    ad70:	stmia	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad74:			; <UNDEFINED> instruction: 0xf0002800
    ad78:			; <UNDEFINED> instruction: 0xf85480c9
    ad7c:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    ad80:	mvnsle	r2, r0, lsl #18
    ad84:	strvs	lr, [r9, #-2525]	; 0xfffff623
    ad88:	stcls	6, cr4, [r8], {83}	; 0x53
    ad8c:	stmdavc	r8!, {r0, r9, sp}^
    ad90:	eorvs	lr, r6, #62	; 0x3e
    ad94:	bcs	29044 <__assert_fail@plt+0x259d8>
    ad98:	orrhi	pc, r5, r0, asr #32
    ad9c:	ldreq	r6, [r6, -r2, lsr #17]
    ada0:	adcshi	pc, sl, r0, lsl #2
    ada4:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    ada8:	addvc	pc, r0, #1107296256	; 0x42000000
    adac:	streq	pc, [r4, -r7, lsl #2]
    adb0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    adb4:	adcvs	r6, r2, r1, ror #4
    adb8:	movwcs	sp, #397	; 0x18d
    adbc:	ldrmi	r6, [r8], r3, lsr #2
    adc0:	movwcs	lr, #6035	; 0x1793
    adc4:	ldr	r9, [r7, -r6, lsl #6]
    adc8:	stfeqd	f7, [r2], {5}
    adcc:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    add0:	movwls	r4, #54395	; 0xd47b
    add4:	blgt	3f19f8 <__assert_fail@plt+0x3ee38c>
    add8:	andeq	lr, pc, r6, lsl #17
    addc:			; <UNDEFINED> instruction: 0xf04fe729
    ade0:	ldrb	r0, [r7, -r0, lsl #18]!
    ade4:	rscscc	pc, pc, #79	; 0x4f
    ade8:			; <UNDEFINED> instruction: 0xf1082302
    adec:			; <UNDEFINED> instruction: 0x370438ff
    adf0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    adf4:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    adf8:	ldrb	r2, [r6, -r4, lsl #6]!
    adfc:	stmdavs	r9, {r2, r8, fp, ip, pc}
    ae00:	stmib	sp, {r3, r5, r7, fp, ip}^
    ae04:	stmdals	r6, {r1, r2, r8}
    ae08:	stmdbcs	r0, {fp, ip, sp, lr}
    ae0c:	cmnhi	sp, r0	; <UNPREDICTABLE>
    ae10:			; <UNDEFINED> instruction: 0xf04f9904
    ae14:	vstrls	s0, [r7, #-0]
    ae18:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    ae1c:			; <UNDEFINED> instruction: 0xf10a3110
    ae20:	vstrcs	s0, [r0, #-4]
    ae24:	adcmi	sp, r8, #105	; 0x69
    ae28:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ae2c:	bne	2c5770 <__assert_fail@plt+0x2c2104>
    ae30:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    ae34:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    ae38:	suble	r2, r6, r0, lsl #16
    ae3c:			; <UNDEFINED> instruction: 0x612068a9
    ae40:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    ae44:	bls	1beefc <__assert_fail@plt+0x1bb890>
    ae48:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    ae4c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    ae50:	bcs	28fa0 <__assert_fail@plt+0x25934>
    ae54:	movwcs	fp, #3848	; 0xf08
    ae58:			; <UNDEFINED> instruction: 0xf0402b00
    ae5c:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    ae60:	suble	r2, ip, r0, lsl #20
    ae64:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    ae68:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    ae6c:	smladeq	sp, r8, r1, fp
    ae70:	cmnvs	r3, r8, asr #30
    ae74:			; <UNDEFINED> instruction: 0xf108d421
    ae78:			; <UNDEFINED> instruction: 0x370438ff
    ae7c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    ae80:			; <UNDEFINED> instruction: 0xf7ff4620
    ae84:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    ae88:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    ae8c:	ands	r9, r4, r5, lsl #6
    ae90:			; <UNDEFINED> instruction: 0xf04f9e04
    ae94:	stmib	sp, {r0, sl, fp}^
    ae98:	ldr	r9, [r7, r5, lsl #18]
    ae9c:	ldr	r4, [r2, r2, ror #12]!
    aea0:	cmnvs	r3, r1, lsl #4
    aea4:	blls	1a3734 <__assert_fail@plt+0x1a00c8>
    aea8:	streq	pc, [r1], -r6
    aeac:	blcs	29020 <__assert_fail@plt+0x259b4>
    aeb0:	strcs	fp, [r1], -r8, lsl #30
    aeb4:			; <UNDEFINED> instruction: 0xf43f2e00
    aeb8:	movwcs	sl, #3864	; 0xf18
    aebc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    aec0:			; <UNDEFINED> instruction: 0xf1093704
    aec4:	eorvs	r0, r3, #16384	; 0x4000
    aec8:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    aecc:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    aed0:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    aed4:	orrshi	pc, r2, r0
    aed8:	andcc	r6, r1, #11075584	; 0xa90000
    aedc:			; <UNDEFINED> instruction: 0xf0119806
    aee0:	movwls	r0, #24448	; 0x5f80
    aee4:	andlt	pc, ip, sp, asr #17
    aee8:			; <UNDEFINED> instruction: 0xf06fbf14
    aeec:			; <UNDEFINED> instruction: 0xf06f0306
    aef0:	lslvs	r0, r1, #6
    aef4:			; <UNDEFINED> instruction: 0x61236222
    aef8:			; <UNDEFINED> instruction: 0x460de7d5
    aefc:	streq	lr, [lr, -r7, ror #15]
    af00:	cmnvs	r2, lr, asr #30
    af04:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    af08:	ldrb	r6, [r6, r3, lsr #2]
    af0c:	ldrbmi	r2, [r3], -r1, lsl #12
    af10:	strtmi	r9, [sl], r8, lsl #24
    af14:			; <UNDEFINED> instruction: 0xe7884632
    af18:	teqcs	sp, lr, lsr #25
    af1c:	ldrtmi	r9, [r0], -r5, lsl #6
    af20:	stmib	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af24:	andls	r9, r3, r5, lsl #22
    af28:	eorsle	r2, lr, r0, lsl #16
    af2c:	movwcs	r9, #2563	; 0xa03
    af30:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    af34:			; <UNDEFINED> instruction: 0xf0002b00
    af38:	blls	12b4a8 <__assert_fail@plt+0x127e3c>
    af3c:	movwls	r6, #22555	; 0x581b
    af40:	blls	137d14 <__assert_fail@plt+0x1346a8>
    af44:	bleq	47088 <__assert_fail@plt+0x43a1c>
    af48:	movwls	r4, #26266	; 0x669a
    af4c:	ldrdeq	pc, [r4], -sl
    af50:	ldrtmi	fp, [r1], -r0, lsr #2
    af54:	svc	0x00d4f7f7
    af58:	rsble	r2, sp, r0, lsl #16
    af5c:	svcpl	0x0010f85a
    af60:	bleq	87394 <__assert_fail@plt+0x83d28>
    af64:	mvnsle	r2, r0, lsl #26
    af68:			; <UNDEFINED> instruction: 0x46a34630
    af6c:	ldmib	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af70:			; <UNDEFINED> instruction: 0xa010f8dd
    af74:	strls	r9, [r7, -r5, lsl #24]
    af78:			; <UNDEFINED> instruction: 0xf8da4607
    af7c:			; <UNDEFINED> instruction: 0xb1200004
    af80:			; <UNDEFINED> instruction: 0x4631463a
    af84:	bl	e48f6c <__assert_fail@plt+0xe45900>
    af88:			; <UNDEFINED> instruction: 0xf85ab1e0
    af8c:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    af90:	mvnsle	r2, r0, lsl #24
    af94:	ldrbmi	r9, [ip], -r3, lsl #22
    af98:	blcs	32bbc <__assert_fail@plt+0x2f550>
    af9c:	rschi	pc, r0, r0
    afa0:	teqcs	sp, #12288	; 0x3000
    afa4:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    afa8:			; <UNDEFINED> instruction: 0xf06fb300
    afac:			; <UNDEFINED> instruction: 0x61a60201
    afb0:			; <UNDEFINED> instruction: 0xf1086122
    afb4:			; <UNDEFINED> instruction: 0x370438ff
    afb8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    afbc:	andlt	pc, ip, sp, asr #17
    afc0:	ldr	r9, [r2], r5, lsl #6
    afc4:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    afc8:			; <UNDEFINED> instruction: 0x46a4463a
    afcc:			; <UNDEFINED> instruction: 0x465c011b
    afd0:	bl	72bf4 <__assert_fail@plt+0x6f588>
    afd4:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    afd8:			; <UNDEFINED> instruction: 0xf0002800
    afdc:	blcc	42b430 <__assert_fail@plt+0x427dc4>
    afe0:	andshi	pc, r4, sp, asr #17
    afe4:			; <UNDEFINED> instruction: 0xf8cd440b
    afe8:	strls	r9, [r9, #-28]	; 0xffffffe4
    afec:	strls	r4, [r8], #-1721	; 0xfffff947
    aff0:			; <UNDEFINED> instruction: 0x461f4690
    aff4:	strmi	r4, [r4], -r5, ror #12
    aff8:	ldrdeq	pc, [r4], -fp
    affc:			; <UNDEFINED> instruction: 0x4642b170
    b000:			; <UNDEFINED> instruction: 0xf7f84631
    b004:	stmdblt	r8, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    b008:			; <UNDEFINED> instruction: 0xf04042ac
    b00c:			; <UNDEFINED> instruction: 0xf8db80c7
    b010:			; <UNDEFINED> instruction: 0xf8da2008
    b014:	addsmi	r3, sl, #8
    b018:	sbchi	pc, r0, r0, asr #32
    b01c:			; <UNDEFINED> instruction: 0xf10b6a3c
    b020:			; <UNDEFINED> instruction: 0x37100b10
    b024:	mvnle	r2, r0, lsl #24
    b028:	strmi	lr, [r8, #-2525]	; 0xfffff623
    b02c:			; <UNDEFINED> instruction: 0xf8dd464f
    b030:			; <UNDEFINED> instruction: 0xf8dd8014
    b034:	ssatmi	r9, #12, ip
    b038:	bcs	3184c <__assert_fail@plt+0x2e1e0>
    b03c:			; <UNDEFINED> instruction: 0xf1bbd05d
    b040:			; <UNDEFINED> instruction: 0xf04f0f00
    b044:	andsvc	r0, r3, sp, lsr r3
    b048:	blls	1425d4 <__assert_fail@plt+0x13ef68>
    b04c:	blne	305990 <__assert_fail@plt+0x302324>
    b050:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    b054:	svcmi	0x0000f5b3
    b058:	sbcshi	pc, r0, r0
    b05c:	andeq	pc, r1, #72, 4	; 0x80000004
    b060:	mlasle	ip, r3, r2, r4
    b064:	andeq	pc, r2, #72, 4	; 0x80000004
    b068:			; <UNDEFINED> instruction: 0xf0004293
    b06c:	vhadd.s8	d24, d24, d10
    b070:	addsmi	r0, r3, #805306368	; 0x30000000
    b074:	blls	13f1d0 <__assert_fail@plt+0x13bb64>
    b078:	andeq	lr, fp, #3072	; 0xc00
    b07c:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    b080:			; <UNDEFINED> instruction: 0x61236891
    b084:	eorle	r0, r0, fp, asr #14
    b088:	blcs	31c9c <__assert_fail@plt+0x2e630>
    b08c:	addshi	pc, r7, r0
    b090:	blcs	29204 <__assert_fail@plt+0x25b98>
    b094:	bls	ff238 <__assert_fail@plt+0xfbbcc>
    b098:	andcc	r4, r1, #32, 12	; 0x2000000
    b09c:			; <UNDEFINED> instruction: 0xf966f7ff
    b0a0:	movwlt	lr, #2516	; 0x9d4
    b0a4:	stcne	7, cr14, [lr], #532	; 0x214
    b0a8:	movwls	r2, #20797	; 0x513d
    b0ac:			; <UNDEFINED> instruction: 0xf7f84630
    b0b0:	blls	185558 <__assert_fail@plt+0x181eec>
    b0b4:	stmdacs	r0, {r0, r1, ip, pc}
    b0b8:	svcge	0x0038f47f
    b0bc:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    b0c0:	bcs	2f8dc <__assert_fail@plt+0x2c270>
    b0c4:	svcge	0x003df47f
    b0c8:	blls	104e8c <__assert_fail@plt+0x101820>
    b0cc:	rsbsle	r2, r1, r0, lsl #22
    b0d0:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    b0d4:	ldrdlt	pc, [r0], -r4
    b0d8:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    b0dc:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    b0e0:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    b0e4:	andls	sp, r3, r7, asr #3
    b0e8:	blx	1a490ec <__assert_fail@plt+0x1a45a80>
    b0ec:			; <UNDEFINED> instruction: 0xf7f89803
    b0f0:	bls	1c5488 <__assert_fail@plt+0x1c1e1c>
    b0f4:	andcc	r4, r1, #32, 12	; 0x2000000
    b0f8:			; <UNDEFINED> instruction: 0xf1bbe6c3
    b0fc:			; <UNDEFINED> instruction: 0xd1a40f00
    b100:	bleq	47244 <__assert_fail@plt+0x43bd8>
    b104:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    b108:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    b10c:			; <UNDEFINED> instruction: 0xf11be6df
    b110:			; <UNDEFINED> instruction: 0xd1220f02
    b114:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    b118:	ldrdlt	pc, [r0], -r4
    b11c:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    b120:	blls	144e44 <__assert_fail@plt+0x1417d8>
    b124:			; <UNDEFINED> instruction: 0xb1ab681b
    b128:	mcrrmi	13, 4, r4, r1, cr0
    b12c:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    b130:	and	r4, r2, ip, ror r4
    b134:	svccs	0x0010f856
    b138:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    b13c:	rscsle	r2, r9, r0, lsl #20
    b140:			; <UNDEFINED> instruction: 0xf01068b0
    b144:	mvnsle	r0, r0, asr #32
    b148:	strtmi	r4, [r1], -fp, lsr #12
    b14c:			; <UNDEFINED> instruction: 0xf7ff9000
    b150:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    b154:			; <UNDEFINED> instruction: 0xf7f82000
    b158:			; <UNDEFINED> instruction: 0xf1bbe8b0
    b15c:	strdle	r3, [pc, #255]	; b263 <__assert_fail@plt+0x7bf7>
    b160:	movwlt	lr, #2516	; 0x9d4
    b164:	streq	lr, [sp, -r1, lsr #14]
    b168:	movwcs	fp, #3915	; 0xf4b
    b16c:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    b170:			; <UNDEFINED> instruction: 0x61236163
    b174:			; <UNDEFINED> instruction: 0xf8d4bf4c
    b178:			; <UNDEFINED> instruction: 0xf8d4b000
    b17c:	stmdavs	r3!, {ip, sp, pc}^
    b180:	andscs	lr, r0, r7, lsl r7
    b184:			; <UNDEFINED> instruction: 0xf9d0f7ff
    b188:	movwcs	r4, #2602	; 0xa2a
    b18c:			; <UNDEFINED> instruction: 0x4601447a
    b190:			; <UNDEFINED> instruction: 0xf7ff4618
    b194:	andcs	pc, r0, sp, asr #18
    b198:	stm	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b19c:	strbmi	r9, [pc], -r3, lsl #22
    b1a0:			; <UNDEFINED> instruction: 0x8014f8dd
    b1a4:	strls	lr, [r7], #-2525	; 0xfffff623
    b1a8:	adcsle	r2, r3, r0, lsl #22
    b1ac:	teqcs	sp, #12288	; 0x3000
    b1b0:			; <UNDEFINED> instruction: 0xe7af7013
    b1b4:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    b1b8:	cmnvs	r2, r0, lsl #6
    b1bc:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    b1c0:	sbcsle	r2, r0, r0, lsl #20
    b1c4:	blcs	b69218 <__assert_fail@plt+0xb65bac>
    b1c8:	strtmi	sp, [r0], -sl
    b1cc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b1d0:			; <UNDEFINED> instruction: 0xf8ccf7ff
    b1d4:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    b1d8:			; <UNDEFINED> instruction: 0xf109b300
    b1dc:	strbt	r0, [r8], r1, lsl #18
    b1e0:	ldrble	r0, [r2, #1800]!	; 0x708
    b1e4:	cmnvs	r3, r3, lsl #22
    b1e8:	movwlt	lr, #2516	; 0x9d4
    b1ec:	teqcs	sp, #235929600	; 0xe100000
    b1f0:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    b1f4:	ldrb	fp, [r8], r0, lsl #6
    b1f8:			; <UNDEFINED> instruction: 0xe6014652
    b1fc:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    b200:	blx	15c9204 <__assert_fail@plt+0x15c5b98>
    b204:	ldr	r4, [r7, -fp, lsr #13]
    b208:	ldrdeq	lr, [r1], -r0
    b20c:	andeq	r9, r0, r8, lsr pc
    b210:	andeq	r9, r0, r2, lsr #30
    b214:	andeq	r9, r0, r0, lsr #30
    b218:	andeq	r9, r0, r2, lsr pc
    b21c:	andeq	r9, r0, r2, lsr #29
    b220:	andeq	r9, r0, ip, lsl #29
    b224:	andeq	r9, r0, sl, ror lr
    b228:	andeq	r9, r0, r8, lsl #26
    b22c:	andeq	r8, r0, lr, lsl #4
    b230:	andeq	r9, r0, r8, ror #30
    b234:			; <UNDEFINED> instruction: 0x000081b0
    b238:	svcmi	0x00f0e92d
    b23c:	blhi	c66f8 <__assert_fail@plt+0xc308c>
    b240:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    b244:	sbclt	r4, r1, ip, ror r4
    b248:			; <UNDEFINED> instruction: 0xf8df9300
    b24c:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    b250:	teqls	pc, #1769472	; 0x1b0000
    b254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b258:	movwls	r9, #6988	; 0x1b4c
    b25c:			; <UNDEFINED> instruction: 0xf0002800
    b260:			; <UNDEFINED> instruction: 0x46928174
    b264:	beq	446a8c <__assert_fail@plt+0x443420>
    b268:			; <UNDEFINED> instruction: 0xf7fe9800
    b26c:			; <UNDEFINED> instruction: 0xf8daff69
    b270:	blcs	17278 <__assert_fail@plt+0x13c0c>
    b274:	tsthi	sp, r0	; <UNPREDICTABLE>
    b278:	bleq	473bc <__assert_fail@plt+0x43d50>
    b27c:	movwls	r2, #17152	; 0x4300
    b280:			; <UNDEFINED> instruction: 0x4698461c
    b284:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    b288:			; <UNDEFINED> instruction: 0xf8df3302
    b28c:			; <UNDEFINED> instruction: 0xf64636a0
    b290:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    b294:	andls	r1, r5, #-1879048186	; 0x90000006
    b298:	movwls	r4, #25723	; 0x647b
    b29c:			; <UNDEFINED> instruction: 0x3690f8df
    b2a0:	mcr	4, 0, r4, cr8, cr11, {3}
    b2a4:			; <UNDEFINED> instruction: 0xf1bb3a90
    b2a8:	eorle	r0, r8, r0, lsl #30
    b2ac:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    b2b0:			; <UNDEFINED> instruction: 0xf10baa40
    b2b4:	bl	9a2b8 <__assert_fail@plt+0x96c4c>
    b2b8:			; <UNDEFINED> instruction: 0xf8530383
    b2bc:			; <UNDEFINED> instruction: 0xf1b77cd8
    b2c0:	svclt	0x00183fff
    b2c4:			; <UNDEFINED> instruction: 0xd1242f0a
    b2c8:	svclt	0x001e1c7a
    b2cc:	ldrdcc	pc, [r0], -sl
    b2d0:			; <UNDEFINED> instruction: 0xf8ca3301
    b2d4:	stclne	0, cr3, [r3], #-0
    b2d8:	teqhi	r4, r0	; <UNPREDICTABLE>
    b2dc:	suble	r2, r6, r2, lsl #24
    b2e0:			; <UNDEFINED> instruction: 0xf0002c03
    b2e4:	stfcsd	f0, [r4], {56}	; 0x38
    b2e8:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    b2ec:			; <UNDEFINED> instruction: 0xf0003701
    b2f0:			; <UNDEFINED> instruction: 0xf04f816b
    b2f4:	strbmi	r0, [ip], -r0, lsl #18
    b2f8:	svceq	0x0000f1bb
    b2fc:	mrc	1, 0, sp, cr8, cr6, {6}
    b300:			; <UNDEFINED> instruction: 0xf7f80a10
    b304:	strmi	lr, [r7], -r6, lsl #19
    b308:	svccc	0x00fff1b7
    b30c:	svccs	0x000abf18
    b310:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    b314:	orrlt	sp, r4, r7, asr #1
    b318:	sbcle	r2, r4, r1, lsl #24
    b31c:	suble	r2, pc, r2, lsl #24
    b320:			; <UNDEFINED> instruction: 0xf0402c03
    b324:			; <UNDEFINED> instruction: 0xf03780b6
    b328:			; <UNDEFINED> instruction: 0xf000037f
    b32c:			; <UNDEFINED> instruction: 0xf04f80a4
    b330:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    b334:	eorsvc	pc, r4, sp, lsl #17
    b338:			; <UNDEFINED> instruction: 0xf037e7b5
    b33c:	andle	r0, fp, pc, ror r4
    b340:	svceq	0x0062f1b9
    b344:	addshi	pc, r0, r0, lsl #6
    b348:	blge	1014358 <__assert_fail@plt+0x1010cec>
    b34c:			; <UNDEFINED> instruction: 0xf109444b
    b350:			; <UNDEFINED> instruction: 0xf8030901
    b354:	str	r7, [r6, ip, asr #25]!
    b358:	svc	0x0096f7f7
    b35c:			; <UNDEFINED> instruction: 0xf8336803
    b360:	ldreq	r3, [sp], #23
    b364:	svccs	0x0023d49f
    b368:	strcs	sp, [r1], #-490	; 0xfffffe16
    b36c:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    b370:	ldrmi	sl, [r9], #2880	; 0xb40
    b374:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b378:			; <UNDEFINED> instruction: 0xf809682c
    b37c:	stccs	12, cr8, [r0], {204}	; 0xcc
    b380:	cmphi	r7, r0	; <UNPREDICTABLE>
    b384:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    b388:	ldrtmi	fp, [r1], -r0, lsr #2
    b38c:	ldc	7, cr15, [r8, #988]!	; 0x3dc
    b390:	suble	r2, sl, r0, lsl #16
    b394:	svcmi	0x0010f855
    b398:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    b39c:	mvnsle	r2, r0, lsl #24
    b3a0:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    b3a4:			; <UNDEFINED> instruction: 0x066b611c
    b3a8:	svcge	0x000dd408
    b3ac:	bne	fe446c14 <__assert_fail@plt+0xfe4435a8>
    b3b0:			; <UNDEFINED> instruction: 0xf7f74638
    b3b4:	strmi	lr, [r4], -r6, lsr #27
    b3b8:	cmple	r5, r0, lsl #16
    b3bc:	ldrb	r4, [r2, -r1, lsr #13]!
    b3c0:	ldrbeq	pc, [pc, #-55]!	; b391 <__assert_fail@plt+0x7d25>	; <UNPREDICTABLE>
    b3c4:			; <UNDEFINED> instruction: 0xf7f7d1bc
    b3c8:	stmdavs	r3, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    b3cc:			; <UNDEFINED> instruction: 0xf8334606
    b3d0:	ldreq	r3, [r8], #23
    b3d4:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    b3d8:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    b3dc:	ldrdls	pc, [r0], -r4
    b3e0:	stclpl	8, cr15, [ip], {3}
    b3e4:	svceq	0x0000f1b9
    b3e8:	subhi	pc, r0, #0
    b3ec:	ldrtmi	sl, [r0], sp, lsl #30
    b3f0:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    b3f4:	ldrtmi	fp, [r9], -r8, lsr #2
    b3f8:	stc	7, cr15, [r2, #988]	; 0x3dc
    b3fc:			; <UNDEFINED> instruction: 0xf0002800
    b400:			; <UNDEFINED> instruction: 0xf854813f
    b404:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    b408:	mvnsle	r2, r0, lsl #28
    b40c:			; <UNDEFINED> instruction: 0x464646b1
    b410:	ldrdhi	pc, [r8], -r4
    b414:			; <UNDEFINED> instruction: 0xf0189b00
    b418:			; <UNDEFINED> instruction: 0xf8c30f40
    b41c:			; <UNDEFINED> instruction: 0xf0009010
    b420:			; <UNDEFINED> instruction: 0x46a8813c
    b424:	strtmi	r2, [r9], r1, lsl #8
    b428:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    b42c:	blls	1ce38 <__assert_fail@plt+0x197cc>
    b430:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    b434:			; <UNDEFINED> instruction: 0xf47f611c
    b438:			; <UNDEFINED> instruction: 0xf012af5e
    b43c:			; <UNDEFINED> instruction: 0xf0400307
    b440:	bls	2bbb4 <__assert_fail@plt+0x28548>
    b444:	rsb	r6, sp, r3, asr r1
    b448:	blvs	17b2050 <__assert_fail@plt+0x17ae9e4>
    b44c:	rsb	fp, r0, lr, lsl r9
    b450:	mcrcs	8, 0, r6, cr0, cr6, {1}
    b454:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    b458:			; <UNDEFINED> instruction: 0xf7f74639
    b45c:	stmdacs	r0, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
    b460:			; <UNDEFINED> instruction: 0x4604d1f6
    b464:	ldr	r4, [lr, -r1, lsr #13]
    b468:			; <UNDEFINED> instruction: 0xf06f9a00
    b46c:			; <UNDEFINED> instruction: 0xf04f0303
    b470:			; <UNDEFINED> instruction: 0x611334ff
    b474:			; <UNDEFINED> instruction: 0xf7f7e717
    b478:	stmdavs	r3, {r3, r8, r9, sl, fp, sp, lr, pc}
    b47c:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    b480:			; <UNDEFINED> instruction: 0xf53f049a
    b484:			; <UNDEFINED> instruction: 0xf04faf10
    b488:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    b48c:	eorsvc	pc, r4, sp, lsl #17
    b490:	stccs	7, cr14, [r4], {9}
    b494:	svcge	0x0054f47f
    b498:	strbmi	r9, [sp], -r2, lsl #20
    b49c:			; <UNDEFINED> instruction: 0xf0002a00
    b4a0:	blls	eb754 <__assert_fail@plt+0xe80e8>
    b4a4:	ldrmi	r3, [r9, #2817]	; 0xb01
    b4a8:			; <UNDEFINED> instruction: 0xf109d224
    b4ac:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    b4b0:	mrc	6, 0, lr, cr8, cr9, {7}
    b4b4:			; <UNDEFINED> instruction: 0xf04f0a10
    b4b8:			; <UNDEFINED> instruction: 0xf7f80b03
    b4bc:	strmi	lr, [r4], -sl, lsr #17
    b4c0:	beq	446d28 <__assert_fail@plt+0x4436bc>
    b4c4:			; <UNDEFINED> instruction: 0xf7f8940a
    b4c8:	strmi	lr, [r5], -r4, lsr #17
    b4cc:	beq	446d34 <__assert_fail@plt+0x4436c8>
    b4d0:			; <UNDEFINED> instruction: 0xf7f8950b
    b4d4:	ldccs	8, cr14, [fp, #632]!	; 0x278
    b4d8:	stclcs	15, cr11, [pc], #32	; b500 <__assert_fail@plt+0x7e94>
    b4dc:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    b4e0:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    b4e4:			; <UNDEFINED> instruction: 0xf044bf18
    b4e8:	andls	r0, ip, r1, lsl #8
    b4ec:			; <UNDEFINED> instruction: 0xf47f2c00
    b4f0:	strb	sl, [r1], r5, asr #29
    b4f4:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    b4f8:	movwls	r3, #13106	; 0x3332
    b4fc:			; <UNDEFINED> instruction: 0xf7f74619
    b500:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    b504:	bicshi	pc, r9, r0
    b508:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    b50c:	andls	r5, r2, r7, asr #10
    b510:			; <UNDEFINED> instruction: 0xf015e6c9
    b514:	svclt	0x00140f80
    b518:	streq	pc, [r6], #-111	; 0xffffff91
    b51c:	streq	pc, [r1], #-111	; 0xffffff91
    b520:	tstvs	ip, r0, lsl #22
    b524:	strcs	pc, [ip], #-2271	; 0xfffff721
    b528:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    b52c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b530:	subsmi	r9, sl, pc, lsr fp
    b534:	bicshi	pc, fp, r0, asr #32
    b538:	sublt	r4, r1, r0, lsr #12
    b53c:	blhi	c6838 <__assert_fail@plt+0xc31cc>
    b540:	svchi	0x00f0e8bd
    b544:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    b548:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b54c:			; <UNDEFINED> instruction: 0xf7ff0100
    b550:	strmi	pc, [r4], -pc, ror #21
    b554:	blls	1454f4 <__assert_fail@plt+0x141e88>
    b558:	cmnle	r5, r0, lsl #22
    b55c:	bl	f2168 <__assert_fail@plt+0xeeafc>
    b560:			; <UNDEFINED> instruction: 0xf8d81808
    b564:	ldrbeq	r3, [sl, -r8]
    b568:	bls	3fae0 <__assert_fail@plt+0x3c474>
    b56c:	ldmdbvs	r4, {r8, r9, sp}
    b570:			; <UNDEFINED> instruction: 0xe7d76153
    b574:	bicslt	r9, fp, r4, lsl #22
    b578:	movwlt	r9, #15106	; 0x3b02
    b57c:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    b580:			; <UNDEFINED> instruction: 0xf80049ed
    b584:	ldrbtmi	r5, [r9], #-9
    b588:	svc	0x00f6f7f7
    b58c:	teqlt	r0, r4, lsl #12
    b590:	blpl	89598 <__assert_fail@plt+0x85f2c>
    b594:			; <UNDEFINED> instruction: 0xf834f7fe
    b598:	blcs	2972c <__assert_fail@plt+0x260c0>
    b59c:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    b5a0:	ldc	7, cr15, [sl, #-988]!	; 0xfffffc24
    b5a4:			; <UNDEFINED> instruction: 0xf06f9a00
    b5a8:	ldrmi	r0, [ip], -r9, lsl #6
    b5ac:			; <UNDEFINED> instruction: 0xe7b96113
    b5b0:	bl	f21bc <__assert_fail@plt+0xeeb50>
    b5b4:			; <UNDEFINED> instruction: 0xf8d81808
    b5b8:	ldrbeq	r3, [pc, -r8]
    b5bc:	blls	3facc <__assert_fail@plt+0x3c460>
    b5c0:	streq	pc, [r5], #-111	; 0xffffff91
    b5c4:			; <UNDEFINED> instruction: 0xe7ad611c
    b5c8:	blvs	17321d0 <__assert_fail@plt+0x172eb64>
    b5cc:	strtmi	fp, [r0], -ip, lsr #2
    b5d0:			; <UNDEFINED> instruction: 0xf7f76824
    b5d4:	stccs	13, cr14, [r0], {34}	; 0x22
    b5d8:	bls	3fdc4 <__assert_fail@plt+0x3c758>
    b5dc:	cdp	3, 1, cr2, cr8, cr0, {0}
    b5e0:	cmpvs	r3, #16, 20	; 0x10000
    b5e4:	ldcl	7, cr15, [r2], #988	; 0x3dc
    b5e8:	stmdacs	r0, {r2, r9, sl, lr}
    b5ec:	blls	3f854 <__assert_fail@plt+0x3c1e8>
    b5f0:	streq	pc, [r4], #-111	; 0xffffff91
    b5f4:			; <UNDEFINED> instruction: 0xe795611c
    b5f8:	svceq	0x0062f1b9
    b5fc:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    b600:			; <UNDEFINED> instruction: 0xf7f72096
    b604:			; <UNDEFINED> instruction: 0x4606ec52
    b608:	stmdacs	r0, {r1, ip, pc}
    b60c:	tsthi	pc, r0	; <UNPREDICTABLE>
    b610:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    b614:	stcl	7, cr15, [ip], #988	; 0x3dc
    b618:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    b61c:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    b620:	strb	r9, [r0], -r3, lsl #4
    b624:	strtle	r0, [r0], #1819	; 0x71b
    b628:			; <UNDEFINED> instruction: 0xf06f9b00
    b62c:	tstvs	ip, r2, lsl #8
    b630:	blls	85418 <__assert_fail@plt+0x81dac>
    b634:	ldmvs	sp, {r5, r7, r9, sl, lr}
    b638:	strbteq	r9, [lr], -r0, lsl #22
    b63c:			; <UNDEFINED> instruction: 0xf53f611c
    b640:			; <UNDEFINED> instruction: 0xe6b2aebd
    b644:	blcs	32254 <__assert_fail@plt+0x2ebe8>
    b648:	rscshi	pc, r5, r0
    b64c:	ldrmi	r9, [sl], -r2, lsl #22
    b650:			; <UNDEFINED> instruction: 0xf8029b04
    b654:	stcls	0, cr3, [r2], {9}
    b658:			; <UNDEFINED> instruction: 0xf7fd4620
    b65c:	stmdavc	r3!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b660:	svclt	0x00182b22
    b664:			; <UNDEFINED> instruction: 0xf0004622
    b668:	stcls	0, cr8, [r0], {211}	; 0xd3
    b66c:	ldrdne	pc, [r8], -r8
    b670:			; <UNDEFINED> instruction: 0xf7fe4620
    b674:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    b678:	sbchi	pc, r4, r0
    b67c:	ldrb	r6, [r1, -r4, lsr #18]
    b680:	strtmi	r6, [r9], r3, lsr #17
    b684:	ldrbeq	r9, [r9], -r0, lsl #20
    b688:	svclt	0x00446116
    b68c:	strtmi	r2, [r8], r1, lsl #8
    b690:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    b694:	strbmi	r2, [r8], r3, lsl #8
    b698:	blls	384eb4 <__assert_fail@plt+0x381848>
    b69c:	bls	1772d8 <__assert_fail@plt+0x173c6c>
    b6a0:			; <UNDEFINED> instruction: 0xf0004293
    b6a4:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    b6a8:			; <UNDEFINED> instruction: 0xf7f74638
    b6ac:	strmi	lr, [r4], -sl, lsr #24
    b6b0:			; <UNDEFINED> instruction: 0xf0402800
    b6b4:	cdp	0, 1, cr8, cr8, cr7, {7}
    b6b8:			; <UNDEFINED> instruction: 0xf7f70a10
    b6bc:	ldmdavs	r3!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    b6c0:	stmdacs	sl, {r0, r3, sl, ip, pc}
    b6c4:			; <UNDEFINED> instruction: 0xf1b0bf18
    b6c8:			; <UNDEFINED> instruction: 0x46073fff
    b6cc:	strcs	fp, [sl, -r6, lsl #30]
    b6d0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b6d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b6d8:	movwhi	lr, #31181	; 0x79cd
    b6dc:			; <UNDEFINED> instruction: 0xf0379b08
    b6e0:			; <UNDEFINED> instruction: 0xf833027f
    b6e4:	vst4.8	{d3-d6}, [r3 :64], r7
    b6e8:	cmnle	sp, r0, lsl #6
    b6ec:	teqle	r9, r0, lsl #22
    b6f0:	ldrmi	r2, [ip], -r1, lsl #6
    b6f4:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    b6f8:			; <UNDEFINED> instruction: 0xf8029b07
    b6fc:	blcs	2a8a4 <__assert_fail@plt+0x27238>
    b700:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    b704:	beq	446f6c <__assert_fail@plt+0x443900>
    b708:	svc	0x0082f7f7
    b70c:	strmi	r1, [r7], -r1, asr #24
    b710:	rscshi	pc, r9, r0
    b714:			; <UNDEFINED> instruction: 0xf000280a
    b718:			; <UNDEFINED> instruction: 0xf8dd80f6
    b71c:	subeq	r9, r2, ip, lsl r0
    b720:	bpl	fe6a57f4 <__assert_fail@plt+0xfe6a2188>
    b724:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    b728:			; <UNDEFINED> instruction: 0xf0402c63
    b72c:			; <UNDEFINED> instruction: 0xf1b980e7
    b730:			; <UNDEFINED> instruction: 0xf0400f00
    b734:	cdp	0, 1, cr8, cr8, cr13, {7}
    b738:			; <UNDEFINED> instruction: 0xf7f70a10
    b73c:	mcrrne	15, 6, lr, r4, cr10
    b740:	sbcshi	pc, r7, r0
    b744:			; <UNDEFINED> instruction: 0xf000280a
    b748:	ldrdeq	r8, [r3], #-4
    b74c:	andcs	r4, r0, #7340032	; 0x700000
    b750:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    b754:	ldreq	r5, [fp], #2771	; 0xad3
    b758:	adcshi	pc, r8, r0, asr #2
    b75c:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    b760:	tstle	r7, r8, lsl #4
    b764:	blcs	32388 <__assert_fail@plt+0x2ed1c>
    b768:	sbcshi	pc, r2, r0, asr #32
    b76c:	beq	446fd4 <__assert_fail@plt+0x443968>
    b770:	svc	0x004ef7f7
    b774:	movwls	r6, #34867	; 0x8833
    b778:	svclt	0x0018280a
    b77c:	svccc	0x00fff1b0
    b780:			; <UNDEFINED> instruction: 0xd1ab4607
    b784:	strcs	r2, [sl, -r1, lsl #6]
    b788:	str	r9, [r7, r7, lsl #6]!
    b78c:	andsls	pc, ip, sp, asr #17
    b790:	movwls	r4, #34465	; 0x86a1
    b794:	blvs	173239c <__assert_fail@plt+0x172ed30>
    b798:	bl	f64a0 <__assert_fail@plt+0xf2e34>
    b79c:			; <UNDEFINED> instruction: 0xf04f0209
    b7a0:			; <UNDEFINED> instruction: 0xf8020300
    b7a4:	cmplt	r4, r8, ror #24
    b7a8:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    b7ac:	strbmi	r1, [r1], -r0, lsr #26
    b7b0:	bl	fe9c9794 <__assert_fail@plt+0xfe9c6128>
    b7b4:	addsle	r2, r1, r0, lsl #16
    b7b8:	stccs	8, cr6, [r0], {36}	; 0x24
    b7bc:			; <UNDEFINED> instruction: 0xf109d1f6
    b7c0:			; <UNDEFINED> instruction: 0xf7f70008
    b7c4:			; <UNDEFINED> instruction: 0x4681eb72
    b7c8:	suble	r2, r0, r0, lsl #16
    b7cc:			; <UNDEFINED> instruction: 0xf109a926
    b7d0:			; <UNDEFINED> instruction: 0xf7f70004
    b7d4:	bls	46b1c <__assert_fail@plt+0x434b0>
    b7d8:			; <UNDEFINED> instruction: 0xf8c26b53
    b7dc:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    b7e0:	andcc	pc, r0, r9, asr #17
    b7e4:	ldrb	r9, [r9, -r8, lsl #4]!
    b7e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b7ec:	bicsle	r2, r1, r0, lsl #22
    b7f0:	movwcs	r4, #5658	; 0x161a
    b7f4:			; <UNDEFINED> instruction: 0xe77d461c
    b7f8:			; <UNDEFINED> instruction: 0xf57f0710
    b7fc:	blls	37458 <__assert_fail@plt+0x33dec>
    b800:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    b804:			; <UNDEFINED> instruction: 0xf7f79802
    b808:	blls	46830 <__assert_fail@plt+0x431c4>
    b80c:	pkhbt	r6, r9, ip, lsl #18
    b810:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    b814:	andcc	r4, r1, #20, 12	; 0x1400000
    b818:			; <UNDEFINED> instruction: 0xf43f2b00
    b81c:	ldrmi	sl, [r0], -r6, lsr #30
    b820:			; <UNDEFINED> instruction: 0xf7f79201
    b824:	bls	86d9c <__assert_fail@plt+0x83730>
    b828:	blcs	8a28bc <__assert_fail@plt+0x89f250>
    b82c:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    b830:	strpl	r2, [fp], #-768	; 0xfffffd00
    b834:	blge	10454a0 <__assert_fail@plt+0x1041e34>
    b838:	ldrmi	sl, [r9], #2061	; 0x80d
    b83c:			; <UNDEFINED> instruction: 0xf8099b02
    b840:			; <UNDEFINED> instruction: 0xf7f73ccc
    b844:	strdls	lr, [r2], -ip
    b848:			; <UNDEFINED> instruction: 0xf47f2800
    b84c:	blls	37464 <__assert_fail@plt+0x33df8>
    b850:	streq	pc, [sl], #-111	; 0xffffff91
    b854:			; <UNDEFINED> instruction: 0xe665611c
    b858:	blcs	1cedb4c <__assert_fail@plt+0x1cea4e0>
    b85c:	svcge	0x0023f47f
    b860:	strtmi	r2, [r8], r1, lsl #6
    b864:	strcs	r4, [r3], #-1705	; 0xfffff957
    b868:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    b86c:			; <UNDEFINED> instruction: 0xf8d39b01
    b870:	blls	2b898 <__assert_fail@plt+0x2822c>
    b874:	svceq	0x0040f018
    b878:	andsls	pc, r0, r3, asr #17
    b87c:	svcge	0x000df43f
    b880:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    b884:	blvs	173248c <__assert_fail@plt+0x172ee20>
    b888:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    b88c:			; <UNDEFINED> instruction: 0xf7f74639
    b890:	stmdacs	r0, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    b894:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    b898:	stccs	8, cr6, [r0], {36}	; 0x24
    b89c:	bls	40078 <__assert_fail@plt+0x3ca0c>
    b8a0:	svceq	0x0080f018
    b8a4:	strtmi	r4, [r8], r9, lsr #13
    b8a8:			; <UNDEFINED> instruction: 0xf06fbf14
    b8ac:			; <UNDEFINED> instruction: 0xf06f0306
    b8b0:			; <UNDEFINED> instruction: 0xf04f0301
    b8b4:			; <UNDEFINED> instruction: 0x611334ff
    b8b8:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    b8bc:	bl	feb498a0 <__assert_fail@plt+0xfeb46234>
    b8c0:			; <UNDEFINED> instruction: 0xf06f9a00
    b8c4:	ldrmi	r0, [ip], -sl, lsl #6
    b8c8:			; <UNDEFINED> instruction: 0xe62b6113
    b8cc:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    b8d0:	beq	447138 <__assert_fail@plt+0x443acc>
    b8d4:			; <UNDEFINED> instruction: 0xf7f7270a
    b8d8:	movwcs	lr, #7836	; 0x1e9c
    b8dc:	tstcs	r4, #469762048	; 0x1c000000
    b8e0:	svccc	0x00fff1b0
    b8e4:	adcsmi	fp, r8, #24, 30	; 0x60
    b8e8:	svcge	0x0033f43f
    b8ec:			; <UNDEFINED> instruction: 0xf7f7e72d
    b8f0:	andcs	lr, r1, #186368	; 0x2d800
    b8f4:	smladcs	sl, r4, r3, r2
    b8f8:	str	r9, [sl, -r7, lsl #4]!
    b8fc:			; <UNDEFINED> instruction: 0xf8cd4622
    b900:	strcc	r9, [r1], #-28	; 0xffffffe4
    b904:	andscs	lr, r4, #257949696	; 0xf600000
    b908:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b90c:	str	r2, [r7, -sl, lsl #14]
    b910:	ldrdcc	pc, [r0], -sl
    b914:	stcls	6, cr4, [r9], {168}	; 0xa8
    b918:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b91c:			; <UNDEFINED> instruction: 0xf8ca3301
    b920:	strb	r3, [r0], #0
    b924:	andeq	fp, r1, r0, ror #21
    b928:	andeq	r0, r0, r0, lsr #5
    b92c:	andeq	r9, r0, r4, lsl #28
    b930:	strdeq	r9, [r0], -ip
    b934:	strdeq	fp, [r1], -sl
    b938:	andeq	r9, r0, lr, lsr #22
    b93c:			; <UNDEFINED> instruction: 0x4604b530
    b940:	smlawblt	r8, r7, r0, fp
    b944:	suble	r2, ip, r1, lsl #16
    b948:	eorle	r2, r3, r2, lsl #16
    b94c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    b950:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    b954:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    b958:			; <UNDEFINED> instruction: 0x4601447d
    b95c:	tstls	r5, sp
    b960:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    b964:	andcs	r4, lr, r3, lsl #12
    b968:			; <UNDEFINED> instruction: 0xf7fe9304
    b96c:	bmi	a4b0e8 <__assert_fail@plt+0xa47a7c>
    b970:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    b974:	bmi	9f017c <__assert_fail@plt+0x9ecb10>
    b978:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    b97c:	strpl	lr, [r2], #-2509	; 0xfffff633
    b980:	andcs	r9, r1, r1
    b984:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    b988:	andlt	r2, r7, r1
    b98c:	ldrhtmi	lr, [r0], -sp
    b990:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    b994:			; <UNDEFINED> instruction: 0xf7fe202a
    b998:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    b99c:	blcs	c699b0 <__assert_fail@plt+0xc66344>
    b9a0:	eorcs	sp, r9, ip
    b9a4:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    b9a8:	movwcs	r4, #2587	; 0xa1b
    b9ac:			; <UNDEFINED> instruction: 0x4601447a
    b9b0:			; <UNDEFINED> instruction: 0xf7fe4618
    b9b4:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    b9b8:	ldcl	7, cr15, [lr], #-988	; 0xfffffc24
    b9bc:			; <UNDEFINED> instruction: 0xf7fe2028
    b9c0:	andcs	pc, r0, #11456	; 0x2cc0
    b9c4:	strmi	r4, [r1], -r4, lsl #12
    b9c8:			; <UNDEFINED> instruction: 0xf7fe2001
    b9cc:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    b9d0:	rscle	r2, r6, r0, lsl #22
    b9d4:	andcs	r4, r0, #278528	; 0x44000
    b9d8:	ldrbtmi	r2, [r9], #-1
    b9dc:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    b9e0:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    b9e4:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    b9e8:	strmi	r2, [r5], -r0, lsl #4
    b9ec:	strtmi	r4, [r0], -r1, lsl #12
    b9f0:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    b9f4:			; <UNDEFINED> instruction: 0xb12b782b
    b9f8:	strtmi	r4, [r0], -r9, lsl #18
    b9fc:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    ba00:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    ba04:			; <UNDEFINED> instruction: 0xf7f72002
    ba08:	svclt	0x0000ec58
    ba0c:	andeq	r7, r0, r4, ror #19
    ba10:	andeq	r9, r0, lr, asr #14
    ba14:			; <UNDEFINED> instruction: 0x000097ba
    ba18:	muleq	r0, r0, r9
    ba1c:	andeq	r7, r0, r2, ror #18
    ba20:	andeq	r7, r0, lr, lsr r9
    ba24:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ba28:			; <UNDEFINED> instruction: 0x47706058
    ba2c:	andeq	sp, r1, lr, asr r9
    ba30:			; <UNDEFINED> instruction: 0x4604b510
    ba34:			; <UNDEFINED> instruction: 0xf1b06800
    ba38:	svclt	0x00183fff
    ba3c:	tstle	r9, r2, lsl #16
    ba40:			; <UNDEFINED> instruction: 0xf7f74620
    ba44:	blmi	1865f4 <__assert_fail@plt+0x182f88>
    ba48:	rscscc	pc, pc, #79	; 0x4f
    ba4c:	ldrbtmi	r2, [fp], #-0
    ba50:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    ba54:	stcl	7, cr15, [sl, #988]!	; 0x3dc
    ba58:	svclt	0x0000e7f2
    ba5c:	andeq	sp, r1, r2, lsl #18
    ba60:			; <UNDEFINED> instruction: 0x4606b5f0
    ba64:	addlt	r4, r7, r0, asr sp
    ba68:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    ba6c:	cmnlt	r3, fp, lsr #16
    ba70:			; <UNDEFINED> instruction: 0xf7f72002
    ba74:	stmdavs	fp!, {r4, sl, fp, sp, lr, pc}
    ba78:	andle	r4, r2, r3, lsl #5
    ba7c:			; <UNDEFINED> instruction: 0xf7f74618
    ba80:	blmi	12c68d8 <__assert_fail@plt+0x12c326c>
    ba84:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    ba88:	cmplt	lr, sl, lsl r0
    ba8c:	blcs	b69b60 <__assert_fail@plt+0xb664f4>
    ba90:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    ba94:	teqle	r9, r0, lsl #22
    ba98:			; <UNDEFINED> instruction: 0xf7f72002
    ba9c:			; <UNDEFINED> instruction: 0xf7f7ebfc
    baa0:	strmi	lr, [r4], -r0, asr #27
    baa4:			; <UNDEFINED> instruction: 0xf7f72014
    baa8:	movwcs	lr, #2526	; 0x9de
    baac:			; <UNDEFINED> instruction: 0x4605461f
    bab0:	strvc	r6, [r3], #-4
    bab4:	stmib	r0, {r0, r1, r6, sp, lr}^
    bab8:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    babc:	bmi	f552c4 <__assert_fail@plt+0xf51c58>
    bac0:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    bac4:	smlabtvs	r4, sp, r9, lr
    bac8:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    bacc:	andeq	lr, r3, r1, lsl r9
    bad0:	andvs	lr, r2, #3358720	; 0x334000
    bad4:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    bad8:	strtmi	r0, [r8], -r3
    badc:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    bae0:	eorsvs	ip, r4, ip, lsl #22
    bae4:			; <UNDEFINED> instruction: 0xf7f74479
    bae8:	strmi	lr, [r4], -r2, lsr #26
    baec:	subsle	r2, r5, r0, lsl #16
    baf0:	andcs	r2, r1, #0, 6
    baf4:			; <UNDEFINED> instruction: 0x46204619
    baf8:	bl	1749adc <__assert_fail@plt+0x1746470>
    bafc:	andcs	r4, r0, #48, 22	; 0xc000
    bb00:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    bb04:	addsvs	r4, sl, r0, lsl #14
    bb08:	ldcllt	0, cr11, [r0, #28]!
    bb0c:	andcs	r4, r6, #737280	; 0xb4000
    bb10:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    bb14:	ldcl	7, cr15, [r0, #-988]!	; 0xfffffc24
    bb18:	ldrtmi	r4, [r0], -r5, lsl #12
    bb1c:	bl	ff7c9b00 <__assert_fail@plt+0xff7c6494>
    bb20:	ldreq	pc, [r4], #-256	; 0xffffff00
    bb24:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    bb28:	strcs	fp, [r1, -r3, lsl #3]
    bb2c:			; <UNDEFINED> instruction: 0xf04f4620
    bb30:			; <UNDEFINED> instruction: 0xf7f734ff
    bb34:			; <UNDEFINED> instruction: 0x4631e998
    bb38:	andscc	r4, r0, r5, lsl #12
    bb3c:	bl	6c9b20 <__assert_fail@plt+0x6c64b4>
    bb40:	adcvs	r2, pc, r0, lsl #6
    bb44:	movwmi	lr, #2501	; 0x9c5
    bb48:	ldr	r6, [r6, fp, ror #1]!
    bb4c:	andcs	r4, r9, #491520	; 0x78000
    bb50:	smladxcs	r2, r0, r6, r4
    bb54:			; <UNDEFINED> instruction: 0xf7f74479
    bb58:	stmdacs	r0, {r4, r6, r8, sl, fp, sp, lr, pc}
    bb5c:	strtmi	sp, [r0], -r6, ror #1
    bb60:	stmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb64:			; <UNDEFINED> instruction: 0x46054631
    bb68:			; <UNDEFINED> instruction: 0xf7f73010
    bb6c:	movwcs	lr, #2820	; 0xb04
    bb70:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    bb74:	and	r3, r4, r2, lsl #6
    bb78:	bl	ffbc9b5c <__assert_fail@plt+0xffbc64f0>
    bb7c:	blcs	125b90 <__assert_fail@plt+0x122524>
    bb80:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    bb84:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    bb88:	ldrtmi	r4, [r0], -r1, asr #2
    bb8c:	bl	7c9b70 <__assert_fail@plt+0x7c6504>
    bb90:	strmi	r1, [r4], -r3, asr #24
    bb94:	rscle	r6, pc, r8, lsr #32
    bb98:	str	r2, [lr, r0, lsl #14]
    bb9c:			; <UNDEFINED> instruction: 0xf7f72002
    bba0:			; <UNDEFINED> instruction: 0x4604eb7a
    bba4:	svclt	0x0000e7a4
    bba8:	andeq	sp, r1, r2, lsr #18
    bbac:	andeq	sp, r1, r6, lsl #18
    bbb0:			; <UNDEFINED> instruction: 0xffffff6b
    bbb4:	andeq	r0, r0, r3, asr #13
    bbb8:	andeq	sp, r1, r2, ror r8
    bbbc:	andeq	r6, r0, r0, lsr r0
    bbc0:	andeq	sp, r1, ip, lsl #17
    bbc4:			; <UNDEFINED> instruction: 0x000095b2
    bbc8:	andeq	r9, r0, r8, ror r5
    bbcc:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    bbd0:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    bbd4:	strdlt	fp, [r9], r0
    bbd8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bbdc:			; <UNDEFINED> instruction: 0xf04f9307
    bbe0:	eorsle	r0, lr, r0, lsl #6
    bbe4:			; <UNDEFINED> instruction: 0x46044e71
    bbe8:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    bbec:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    bbf0:	cmple	r1, r0, lsl #22
    bbf4:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    bbf8:	tstmi	r8, #311296	; 0x4c000
    bbfc:	sbchi	pc, r5, r0, asr #32
    bc00:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    bc04:	movwmi	r6, #15987	; 0x3e73
    bc08:	addhi	pc, r4, r0, asr #32
    bc0c:	blcs	25fe0 <__assert_fail@plt+0x22974>
    bc10:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    bc14:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    bc18:	ldrdcc	lr, [r3, -r2]
    bc1c:	movwmi	r6, #48720	; 0xbe50
    bc20:	movwmi	r6, #14417	; 0x3851
    bc24:	andle	r4, ip, fp, lsl #6
    bc28:	stmvc	fp, {r0, r4, fp, sp, lr}
    bc2c:	strle	r0, [lr, #-2011]!	; 0xfffff825
    bc30:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    bc34:	eorle	r4, sl, #805306377	; 0x30000009
    bc38:	mrrcne	8, 4, r6, r8, cr10
    bc3c:			; <UNDEFINED> instruction: 0x21206108
    bc40:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    bc44:	adchi	pc, r5, r0, lsl #4
    bc48:			; <UNDEFINED> instruction: 0xf004e8df
    bc4c:	bleq	2ce880 <__assert_fail@plt+0x2cb214>
    bc50:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    bc54:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    bc58:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    bc5c:			; <UNDEFINED> instruction: 0xf7f76819
    bc60:	bmi	16465d0 <__assert_fail@plt+0x1642f64>
    bc64:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    bc68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bc6c:	subsmi	r9, sl, r7, lsl #22
    bc70:	addhi	pc, sp, r0, asr #32
    bc74:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    bc78:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    bc7c:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    bc80:			; <UNDEFINED> instruction: 0xf106447e
    bc84:			; <UNDEFINED> instruction: 0xf7f70014
    bc88:	ldmdavs	r0!, {r1, r2, r6, r9, fp, sp, lr, pc}^
    bc8c:	strhtcs	lr, [r0], -r8
    bc90:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc94:	blmi	1385bf0 <__assert_fail@plt+0x1382584>
    bc98:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    bc9c:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    bca0:	b	e49c84 <__assert_fail@plt+0xe46618>
    bca4:	blmi	1305c20 <__assert_fail@plt+0x13025b4>
    bca8:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    bcac:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    bcb0:	b	c49c94 <__assert_fail@plt+0xc46628>
    bcb4:	blmi	1285c10 <__assert_fail@plt+0x12825a4>
    bcb8:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    bcbc:	b	ffdc9ca0 <__assert_fail@plt+0xffdc6634>
    bcc0:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    bcc4:	ldrtmi	r4, [r0], -r2, lsl #12
    bcc8:	b	fff49cac <__assert_fail@plt+0xfff46640>
    bccc:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    bcd0:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    bcd4:	bmi	1127648 <__assert_fail@plt+0x1123fdc>
    bcd8:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    bcdc:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    bce0:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    bce4:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    bce8:	strle	r0, [pc, #-2010]	; b516 <__assert_fail@plt+0x7eaa>
    bcec:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    bcf0:	andle	r4, fp, #805306377	; 0x30000009
    bcf4:	mrrcne	8, 4, r6, r8, cr10
    bcf8:	teqcs	sl, r8, lsl #2
    bcfc:			; <UNDEFINED> instruction: 0xe78854d1
    bd00:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    bd04:	blcs	25e78 <__assert_fail@plt+0x2280c>
    bd08:	str	sp, [r2, sl, ror #3]
    bd0c:			; <UNDEFINED> instruction: 0xf7f7203a
    bd10:			; <UNDEFINED> instruction: 0xe77ee952
    bd14:	blcs	277e8 <__assert_fail@plt+0x2417c>
    bd18:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    bd1c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    bd20:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    bd24:	andle	r6, fp, r6, lsr r8
    bd28:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    bd2c:			; <UNDEFINED> instruction: 0xf7f79105
    bd30:	stmdbls	r5, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    bd34:	strmi	r9, [r2], -r6, lsl #22
    bd38:			; <UNDEFINED> instruction: 0xf7f74630
    bd3c:	strb	lr, [r5, r4, asr #21]
    bd40:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    bd44:	strdls	lr, [r5, -r2]
    bd48:	ldmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd4c:	stmdage	r6, {r0, r1, r9, sl, lr}
    bd50:			; <UNDEFINED> instruction: 0xf7f79306
    bd54:	stmdbls	r5, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    bd58:	strmi	r4, [r8], -r4, lsl #13
    bd5c:	ldrdne	pc, [r0], -ip
    bd60:	andcc	lr, r4, #220, 18	; 0x370000
    bd64:	movwcc	r9, #4355	; 0x1103
    bd68:	ldrdvc	pc, [r4], -ip
    bd6c:	rsbvc	pc, ip, #536870912	; 0x20000000
    bd70:	strls	r4, [r2, -r2, lsr #18]
    bd74:			; <UNDEFINED> instruction: 0xf8dc4479
    bd78:	strls	r7, [r1, -r8]
    bd7c:	ldrdvc	pc, [ip], -ip
    bd80:			; <UNDEFINED> instruction: 0xf7f79700
    bd84:	ldmdavs	r0!, {r5, r7, r9, fp, sp, lr, pc}^
    bd88:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    bd8c:			; <UNDEFINED> instruction: 0xf7f7e777
    bd90:	blmi	706330 <__assert_fail@plt+0x702cc4>
    bd94:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    bd98:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bd9c:			; <UNDEFINED> instruction: 0xf7f76818
    bda0:			; <UNDEFINED> instruction: 0xe75eea92
    bda4:	andeq	fp, r1, r2, asr r1
    bda8:	andeq	r0, r0, r0, lsr #5
    bdac:	andeq	sp, r1, r2, lsr #15
    bdb0:	muleq	r1, r6, r7
    bdb4:	andeq	sp, r1, sl, lsl #15
    bdb8:	andeq	sp, r1, r6, ror r7
    bdbc:	andeq	sp, r1, r4, lsr r7
    bdc0:	ldrdeq	r9, [r0], -r6
    bdc4:	strheq	fp, [r1], -lr
    bdc8:	andeq	sp, r1, ip, lsl #14
    bdcc:	strdeq	sp, [r1], -r2
    bdd0:	andeq	r9, r0, r4, lsl #9
    bdd4:	andeq	sp, r1, r2, ror #13
    bdd8:	andeq	r9, r0, ip, ror #8
    bddc:	ldrdeq	sp, [r1], -r4
    bde0:	andeq	r9, r0, lr, asr #8
    bde4:			; <UNDEFINED> instruction: 0x0001d6be
    bde8:			; <UNDEFINED> instruction: 0x0001d6b4
    bdec:	andeq	sp, r1, sl, lsr #13
    bdf0:	andeq	sp, r1, sl, lsl #13
    bdf4:			; <UNDEFINED> instruction: 0x000093ba
    bdf8:	muleq	r0, r6, r3
    bdfc:	andeq	r9, r0, ip, ror r3
    be00:	strdeq	sp, [r1], -r4
    be04:	muleq	r0, lr, r3
    be08:	svcmi	0x00f0e92d
    be0c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    be10:	strmi	r8, [r8], r2, lsl #22
    be14:	addlt	r4, r5, ip, lsl r6
    be18:			; <UNDEFINED> instruction: 0xf8dd9e10
    be1c:	andls	sl, r3, #68	; 0x44
    be20:	teqlt	lr, r1	; <illegal shifter operand>
    be24:	mulls	r0, r6, r8
    be28:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    be2c:			; <UNDEFINED> instruction: 0xf989fab9
    be30:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    be34:	addlt	pc, r8, #14614528	; 0xdf0000
    be38:			; <UNDEFINED> instruction: 0xf8db44fb
    be3c:	stmdacs	r0, {}	; <UNPREDICTABLE>
    be40:	rschi	pc, lr, r0
    be44:	stmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be48:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    be4c:	bcs	260bc <__assert_fail@plt+0x22a50>
    be50:	svccs	0x0001bf18
    be54:	rscshi	pc, r9, r0, asr #32
    be58:			; <UNDEFINED> instruction: 0x46494b9b
    be5c:	andcs	r4, r0, #56, 12	; 0x3800000
    be60:	addsvs	r4, sl, fp, ror r4
    be64:	mrc2	7, 5, pc, cr2, cr15, {7}
    be68:	svceq	0x0000f1b9
    be6c:	mcrcs	1, 0, sp, cr0, cr2, {2}
    be70:	blls	1003bc <__assert_fail@plt+0xfcd50>
    be74:			; <UNDEFINED> instruction: 0xf0002b00
    be78:	blmi	fe52c278 <__assert_fail@plt+0xfe528c0c>
    be7c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    be80:			; <UNDEFINED> instruction: 0xf0402b00
    be84:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    be88:	ldrtmi	r4, [r8], -r9, asr #12
    be8c:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    be90:	mrc2	7, 4, pc, cr12, cr15, {7}
    be94:	strcs	r4, [r1], -pc, lsl #17
    be98:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    be9c:	eorshi	pc, r8, #14614528	; 0xdf0000
    bea0:	ldmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bea4:	blcc	89f00 <__assert_fail@plt+0x86894>
    bea8:	ldrbtmi	r6, [r8], #2081	; 0x821
    beac:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    beb0:	blcs	383f54 <__assert_fail@plt+0x3808e8>
    beb4:	addshi	pc, sl, r0
    beb8:			; <UNDEFINED> instruction: 0xf0002b0a
    bebc:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    bec0:			; <UNDEFINED> instruction: 0xf14007d2
    bec4:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    bec8:	addsmi	r6, r0, #9043968	; 0x8a0000
    becc:	addhi	pc, r8, r0, lsl #1
    bed0:	tstvs	sl, r2, asr #24
    bed4:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    bed8:	blcc	89f34 <__assert_fail@plt+0x868c8>
    bedc:	blcs	1738450 <__assert_fail@plt+0x1734de4>
    bee0:	mvnle	r6, r6, lsr #1
    bee4:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    bee8:	ldmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    beec:	blcc	89f48 <__assert_fail@plt+0x868dc>
    bef0:	blcs	25f7c <__assert_fail@plt+0x22910>
    bef4:	blmi	1ec06c8 <__assert_fail@plt+0x1ebd05c>
    bef8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    befc:			; <UNDEFINED> instruction: 0xf0002b00
    bf00:	andcs	r8, sl, r3, lsl #1
    bf04:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf08:	andcs	r4, r0, #120832	; 0x1d800
    bf0c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    bf10:			; <UNDEFINED> instruction: 0xe079609a
    bf14:			; <UNDEFINED> instruction: 0xf8df3601
    bf18:	ldrbtmi	fp, [fp], #464	; 0x1d0
    bf1c:	ldrdpl	pc, [r0], -fp
    bf20:	strtmi	fp, [r9], -ip, lsr #2
    bf24:			; <UNDEFINED> instruction: 0xf7f74620
    bf28:			; <UNDEFINED> instruction: 0xf8dbe8f6
    bf2c:			; <UNDEFINED> instruction: 0xf1b85000
    bf30:			; <UNDEFINED> instruction: 0xf0000f00
    bf34:			; <UNDEFINED> instruction: 0xf8df809a
    bf38:			; <UNDEFINED> instruction: 0x46b381b4
    bf3c:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    bf40:			; <UNDEFINED> instruction: 0xf10844f8
    bf44:	ldrbtmi	r0, [sl], #788	; 0x314
    bf48:	bcc	447770 <__assert_fail@plt+0x444104>
    bf4c:	ldrmi	lr, [r3, #32]!
    bf50:	andcs	fp, r0, #8, 30
    bf54:			; <UNDEFINED> instruction: 0xf8d8d00b
    bf58:			; <UNDEFINED> instruction: 0xf8d80010
    bf5c:	b	140ff74 <__assert_fail@plt+0x140c908>
    bf60:	andle	r0, r4, r1, lsl #4
    bf64:	beq	4477cc <__assert_fail@plt+0x444160>
    bf68:	ldmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf6c:	bl	fe91317c <__assert_fail@plt+0xfe90fb10>
    bf70:	strtmi	r0, [r8], -fp, lsl #2
    bf74:	tstls	r0, r1, lsl #2
    bf78:			; <UNDEFINED> instruction: 0x4653495e
    bf7c:	andlt	pc, r4, sp, asr #17
    bf80:	bleq	88398 <__assert_fail@plt+0x84d2c>
    bf84:			; <UNDEFINED> instruction: 0xf7f74479
    bf88:	blmi	1706608 <__assert_fail@plt+0x1702f9c>
    bf8c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bf90:	ldrbmi	r2, [r8], -sl, lsl #2
    bf94:	ldmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf98:	stmdacs	r0, {r2, r9, sl, lr}
    bf9c:			; <UNDEFINED> instruction: 0x4629d1d7
    bfa0:			; <UNDEFINED> instruction: 0xf7f74658
    bfa4:	ldmdavc	r3!, {r3, r4, r5, r7, fp, sp, lr, pc}
    bfa8:			; <UNDEFINED> instruction: 0xf43f2b00
    bfac:	ldrtmi	sl, [r0], -r2, ror #30
    bfb0:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bfb4:			; <UNDEFINED> instruction: 0xf8104430
    bfb8:	blcs	29afc4 <__assert_fail@plt+0x297958>
    bfbc:	svcge	0x0059f43f
    bfc0:	andcs	r4, r1, #79872	; 0x13800
    bfc4:	addsvs	r4, sl, fp, ror r4
    bfc8:	bcs	327dc <__assert_fail@plt+0x2f170>
    bfcc:	mcrrmi	0, 6, sp, ip, cr5
    bfd0:	ldrbtmi	r2, [ip], #-10
    bfd4:			; <UNDEFINED> instruction: 0xf7f66821
    bfd8:	movwcs	lr, #4078	; 0xfee
    bfdc:	ldrb	r6, [r2, -r3, lsr #1]
    bfe0:			; <UNDEFINED> instruction: 0xf7f64618
    bfe4:			; <UNDEFINED> instruction: 0xf8d8efe8
    bfe8:	ldrb	r1, [r5, -r0]!
    bfec:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    bff0:	ldm	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bff4:	strb	r6, [pc, -r1, lsr #16]!
    bff8:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    bffc:	stm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c000:	bllt	eea0b4 <__assert_fail@plt+0xee6a48>
    c004:	adcvs	r6, r3, r1, lsr #16
    c008:	eorsle	r2, lr, r5, lsl #30
    c00c:	suble	r2, r8, r6, lsl #30
    c010:	andlt	r4, r5, r8, lsl #12
    c014:	blhi	c7310 <__assert_fail@plt+0xc3ca4>
    c018:	svcmi	0x00f0e8bd
    c01c:	svclt	0x003cf7f6
    c020:			; <UNDEFINED> instruction: 0xf04f483a
    c024:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    c028:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    c02c:	ldrdeq	pc, [r0], -fp
    c030:			; <UNDEFINED> instruction: 0xf47f2800
    c034:	blmi	db7c58 <__assert_fail@plt+0xdb45ec>
    c038:	rscscs	pc, r1, #64, 4
    c03c:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    c040:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c044:			; <UNDEFINED> instruction: 0xf7f74478
    c048:	ldmdavs	r9, {r1, r4, r8, r9, fp, sp, lr, pc}
    c04c:			; <UNDEFINED> instruction: 0xf7f6200a
    c050:			; <UNDEFINED> instruction: 0xe701efb2
    c054:	ldrtmi	r4, [r8], -r9, asr #12
    c058:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    c05c:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    c060:			; <UNDEFINED> instruction: 0xf7f74478
    c064:	stmdavs	r1!, {r3, r4, r6, fp, sp, lr, pc}
    c068:			; <UNDEFINED> instruction: 0x4652e736
    c06c:	ldrtmi	r4, [r1], -r8, lsr #12
    c070:	svc	0x0052f7f6
    c074:	blmi	ac5ed8 <__assert_fail@plt+0xac286c>
    c078:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    c07c:	bicle	r6, r5, r9, lsl r8
    c080:			; <UNDEFINED> instruction: 0xb113689b
    c084:			; <UNDEFINED> instruction: 0xf7f6200a
    c088:	blmi	9c7ee8 <__assert_fail@plt+0x9c487c>
    c08c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    c090:	svc	0x0004f7f6
    c094:			; <UNDEFINED> instruction: 0xf7f72002
    c098:	svccs	0x0005e910
    c09c:			; <UNDEFINED> instruction: 0xd1b56819
    c0a0:	blmi	886068 <__assert_fail@plt+0x8829fc>
    c0a4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c0a8:	blmi	83a57c <__assert_fail@plt+0x836f10>
    c0ac:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    c0b0:	mrc	7, 7, APSR_nzcv, cr4, cr6, {7}
    c0b4:	b	fe9ca098 <__assert_fail@plt+0xfe9c6a2c>
    c0b8:			; <UNDEFINED> instruction: 0xf7f6200a
    c0bc:			; <UNDEFINED> instruction: 0xe7f4ef7c
    c0c0:	andeq	sp, r1, r4, asr r5
    c0c4:	andeq	sp, r1, r2, asr #10
    c0c8:	andeq	sp, r1, ip, lsr #10
    c0cc:	andeq	sp, r1, r0, lsl r5
    c0d0:	strdeq	sp, [r1], -lr
    c0d4:	andeq	r9, r0, r6, ror #5
    c0d8:	andeq	sp, r1, r2, ror #9
    c0dc:	muleq	r0, lr, r2
    c0e0:	muleq	r1, r4, r4
    c0e4:	andeq	sp, r1, r0, lsl #9
    c0e8:	andeq	sp, r1, r2, ror r4
    c0ec:	andeq	sp, r1, ip, asr #8
    c0f0:	andeq	r6, r0, r2, asr #30
    c0f4:	strdeq	r9, [r0], -r4
    c0f8:	andeq	sp, r1, r0, lsl #8
    c0fc:	andeq	sp, r1, r8, asr #7
    c100:			; <UNDEFINED> instruction: 0x0001d3ba
    c104:	muleq	r0, sl, r1
    c108:	muleq	r0, r2, r1
    c10c:	andeq	r7, r0, r6, ror #3
    c110:	andeq	r9, r0, r4, lsl #5
    c114:	andeq	r9, r0, r2, lsl r1
    c118:	andeq	r9, r0, r8, lsr #2
    c11c:	andeq	r9, r0, r0, lsr #2
    c120:	andeq	sp, r1, r2, lsl r3
    c124:	andeq	sp, r1, r0, lsl #6
    c128:	andeq	sp, r1, r8, ror #5
    c12c:	andeq	sp, r1, r0, ror #5
    c130:	movwcs	fp, #1038	; 0x40e
    c134:	addlt	fp, r4, r0, lsr r5
    c138:	ldrd	pc, [r8], #-143	; 0xffffff71
    c13c:			; <UNDEFINED> instruction: 0xf8dfac07
    c140:	ldrmi	ip, [sl], -r8, asr #32
    c144:			; <UNDEFINED> instruction: 0xf85444fe
    c148:	tstcs	r1, r4, lsl #22
    c14c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    c150:	ldrdgt	pc, [r0], -ip
    c154:	andgt	pc, ip, sp, asr #17
    c158:	stceq	0, cr15, [r0], {79}	; 0x4f
    c15c:	strpl	lr, [r0], #-2509	; 0xfffff633
    c160:			; <UNDEFINED> instruction: 0xf7ff9402
    c164:	bmi	28bab0 <__assert_fail@plt+0x288444>
    c168:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c16c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c170:	subsmi	r9, sl, r3, lsl #22
    c174:	andlt	sp, r4, r4, lsl #2
    c178:	ldrhtmi	lr, [r0], -sp
    c17c:	ldrbmi	fp, [r0, -r3]!
    c180:	svc	0x006cf7f6
    c184:	andeq	sl, r1, r0, ror #23
    c188:	andeq	r0, r0, r0, lsr #5
    c18c:			; <UNDEFINED> instruction: 0x0001abba
    c190:	svcmi	0x00f0e92d
    c194:			; <UNDEFINED> instruction: 0xf8df460d
    c198:	ldrmi	r1, [r6], -r4, asr #8
    c19c:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c1a0:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    c1a4:			; <UNDEFINED> instruction: 0xf8d06883
    c1a8:	strmi	r8, [r4], -r0
    c1ac:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    c1b0:			; <UNDEFINED> instruction: 0xf04f922b
    c1b4:	blcs	c9bc <__assert_fail@plt+0x9350>
    c1b8:	adcshi	pc, sp, r0
    c1bc:	svccc	0x00fff1b8
    c1c0:			; <UNDEFINED> instruction: 0xf8dfd056
    c1c4:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    c1c8:	andhi	pc, r0, r3, asr #17
    c1cc:	suble	r2, r2, r0, lsl #28
    c1d0:	and	r4, r2, r7, lsr r6
    c1d4:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    c1d8:			; <UNDEFINED> instruction: 0x463ad03d
    c1dc:	strbmi	r4, [r0], -r9, lsr #12
    c1e0:	stmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c1e4:	ble	ffd561ec <__assert_fail@plt+0xffd52b80>
    c1e8:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c1ec:	blcs	126200 <__assert_fail@plt+0x122b94>
    c1f0:	blmi	fff805c4 <__assert_fail@plt+0xfff7cf58>
    c1f4:	svcvs	0x001b447b
    c1f8:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    c1fc:	eorle	r3, sl, r1, lsl #6
    c200:			; <UNDEFINED> instruction: 0xf7f72002
    c204:			; <UNDEFINED> instruction: 0xf7f7e848
    c208:			; <UNDEFINED> instruction: 0xf7f7ea0c
    c20c:			; <UNDEFINED> instruction: 0xb1a8e9e2
    c210:	stmia	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c214:	strmi	r7, [r5], -r3, lsr #24
    c218:	blcs	14228 <__assert_fail@plt+0x10bbc>
    c21c:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    c220:	ldmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c224:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    c228:	svc	0x00fcf7f6
    c22c:			; <UNDEFINED> instruction: 0xf10449ef
    c230:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    c234:	ldrtmi	r4, [r8], -r3, lsl #12
    c238:	stmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c23c:	cmplt	r3, r3, ror #17
    c240:	mcrrne	8, 2, r6, r3, cr0
    c244:			; <UNDEFINED> instruction: 0xf7f7d007
    c248:	blmi	ffa86a18 <__assert_fail@plt+0xffa833ac>
    c24c:	rscscc	pc, pc, #79	; 0x4f
    c250:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    c254:	bmi	ff9e42c4 <__assert_fail@plt+0xff9e0c58>
    c258:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    c25c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c260:	subsmi	r9, sl, fp, lsr #22
    c264:			; <UNDEFINED> instruction: 0x81aef040
    c268:	eorlt	r4, sp, r0, lsr r6
    c26c:	svchi	0x00f0e8bd
    c270:			; <UNDEFINED> instruction: 0xf10049e1
    c274:	movwcs	r0, #1808	; 0x710
    c278:	sbcvs	r2, r3, r6, lsl #4
    c27c:			; <UNDEFINED> instruction: 0x46384479
    c280:	ldmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c284:			; <UNDEFINED> instruction: 0x7da3b910
    c288:	cmple	sp, r0, lsl #22
    c28c:	andcs	r4, r9, #3588096	; 0x36c000
    c290:			; <UNDEFINED> instruction: 0xf1044638
    c294:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    c298:	stmib	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c29c:	ldrtmi	fp, [r8], r0, lsl #2
    c2a0:	mulge	r0, r8, r8
    c2a4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c2a8:	eorsls	pc, ip, sp, lsr #17
    c2ac:	svceq	0x0000f1ba
    c2b0:	sbchi	pc, r9, r0, asr #32
    c2b4:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    c2b8:			; <UNDEFINED> instruction: 0x47986edb
    c2bc:	strmi	r7, [r0], r3, lsl #16
    c2c0:			; <UNDEFINED> instruction: 0xf0002800
    c2c4:	blcs	2c854 <__assert_fail@plt+0x291e8>
    c2c8:	addshi	pc, r8, r0
    c2cc:	stmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2d0:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    c2d4:	addshi	pc, r2, r0, lsl #4
    c2d8:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    c2dc:	rsbcs	r4, fp, #68157440	; 0x4100000
    c2e0:			; <UNDEFINED> instruction: 0xf7f74618
    c2e4:	stmibmi	r7, {r1, r2, r3, r5, r6, fp, sp, lr, pc}^
    c2e8:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    c2ec:	ldmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2f0:	adcge	pc, r9, sp, lsl #17
    c2f4:	beq	f48730 <__assert_fail@plt+0xf450c4>
    c2f8:			; <UNDEFINED> instruction: 0xf7f64680
    c2fc:			; <UNDEFINED> instruction: 0xf100eff0
    c300:	strbmi	r0, [r8], -r2, lsl #22
    c304:	mrscs	r2, R9_usr
    c308:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c30c:	movwcc	r4, #5635	; 0x1603
    c310:	rsbsle	r6, r6, r0, lsr #32
    c314:			; <UNDEFINED> instruction: 0x4651465a
    c318:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c31c:			; <UNDEFINED> instruction: 0xf0003001
    c320:			; <UNDEFINED> instruction: 0xf8d480c5
    c324:			; <UNDEFINED> instruction: 0xf1b88000
    c328:			; <UNDEFINED> instruction: 0xf0003fff
    c32c:	movwcs	r8, #339	; 0x153
    c330:	movwcs	r6, #4195	; 0x1063
    c334:	blmi	fed246c8 <__assert_fail@plt+0xfed2105c>
    c338:	svccc	0x00fff1b8
    c33c:			; <UNDEFINED> instruction: 0xf8c3447b
    c340:			; <UNDEFINED> instruction: 0xf43f8000
    c344:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    c348:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    c34c:			; <UNDEFINED> instruction: 0xf7f64648
    c350:	andcc	lr, r1, r6, asr #31
    c354:	stc	7, cr15, [r8, #984]!	; 0x3d8
    c358:	stmdacs	r0, {r7, r9, sl, lr}
    c35c:	stcvc	0, cr13, [r3, #276]!	; 0x114
    c360:			; <UNDEFINED> instruction: 0xf0002b5b
    c364:	strbmi	r8, [r9], -r5, asr #1
    c368:	svc	0x0004f7f6
    c36c:			; <UNDEFINED> instruction: 0x4640213a
    c370:	svc	0x00c6f7f6
    c374:	eorsle	r2, fp, r0, lsl #16
    c378:			; <UNDEFINED> instruction: 0xf1007843
    c37c:	blcc	c0e788 <__assert_fail@plt+0xc0b11c>
    c380:	bcs	278ef0 <__assert_fail@plt+0x275884>
    c384:			; <UNDEFINED> instruction: 0xf04fd834
    c388:	and	r0, r4, sl, lsl #28
    c38c:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    c390:	svccc	0x0080f5b3
    c394:			; <UNDEFINED> instruction: 0xf819d22c
    c398:			; <UNDEFINED> instruction: 0xf1a11f01
    c39c:	blx	17ccc64 <__assert_fail@plt+0x17c95f8>
    c3a0:			; <UNDEFINED> instruction: 0xf1bcfc82
    c3a4:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    c3a8:	svclt	0x00183900
    c3ac:	blcs	147b8 <__assert_fail@plt+0x1114c>
    c3b0:	tstcs	r1, r8, lsl #30
    c3b4:	blt	16fab40 <__assert_fail@plt+0x16f74d4>
    c3b8:	andscc	pc, r2, sp, lsr #17
    c3bc:			; <UNDEFINED> instruction: 0xf04fab05
    c3c0:			; <UNDEFINED> instruction: 0xf10d0c02
    c3c4:	usatmi	r0, #1, r0, lsl #20
    c3c8:			; <UNDEFINED> instruction: 0xf04f461a
    c3cc:	andvc	r0, r1, r0, lsl fp
    c3d0:	stmib	sp, {r0, r2, r8, ip, pc}^
    c3d4:			; <UNDEFINED> instruction: 0xf8ad1106
    c3d8:			; <UNDEFINED> instruction: 0x4641c010
    c3dc:			; <UNDEFINED> instruction: 0xf7f64648
    c3e0:	stmdacs	r1, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    c3e4:			; <UNDEFINED> instruction: 0xf0004640
    c3e8:			; <UNDEFINED> instruction: 0xf7f680ef
    c3ec:	and	lr, r5, r6, lsl lr
    c3f0:			; <UNDEFINED> instruction: 0xf7f72016
    c3f4:			; <UNDEFINED> instruction: 0x4640e87e
    c3f8:	mcr	7, 0, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    c3fc:	mvnscc	pc, #79	; 0x4f
    c400:	blmi	fe0a4494 <__assert_fail@plt+0xfe0a0e28>
    c404:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    c408:	bcs	2807c <__assert_fail@plt+0x24a10>
    c40c:	adcshi	pc, r8, r0, asr #32
    c410:			; <UNDEFINED> instruction: 0xf8d4b393
    c414:			; <UNDEFINED> instruction: 0xf1b88000
    c418:	strdle	r3, [r8, pc]
    c41c:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    c420:	andhi	pc, r0, r3, asr #17
    c424:			; <UNDEFINED> instruction: 0xf7f6e6e5
    c428:	stmdavs	r2!, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    c42c:	strmi	r9, [r7], -r3, lsl #4
    c430:			; <UNDEFINED> instruction: 0xf7f66828
    c434:	ldmdbmi	r7!, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    c438:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    c43c:	ldrtmi	r4, [r8], -r3, lsl #12
    c440:	stmia	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c444:			; <UNDEFINED> instruction: 0x4640e6fa
    c448:	svc	0x0048f7f6
    c44c:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    c450:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    c454:	rsbcs	r4, fp, #68157440	; 0x4100000
    c458:			; <UNDEFINED> instruction: 0x81bcf8df
    c45c:			; <UNDEFINED> instruction: 0xf10d4618
    c460:			; <UNDEFINED> instruction: 0xf7f60a3c
    c464:	movwcs	lr, #4014	; 0xfae
    c468:	adccc	pc, r9, sp, lsl #17
    c46c:	svc	0x0036f7f6
    c470:			; <UNDEFINED> instruction: 0xf10044f8
    c474:	strb	r0, [r4, -r2, lsl #22]
    c478:			; <UNDEFINED> instruction: 0xf7f62002
    c47c:			; <UNDEFINED> instruction: 0xf7f7ef0c
    c480:			; <UNDEFINED> instruction: 0xf7f7e8d0
    c484:	stmdacs	r0, {r1, r2, r5, r7, fp, sp, lr, pc}
    c488:	svcge	0x004bf43f
    c48c:			; <UNDEFINED> instruction: 0xf7f62002
    c490:	strmi	lr, [r7], -r2, lsl #30
    c494:	svc	0x0060f7f6
    c498:			; <UNDEFINED> instruction: 0xf7f66800
    c49c:	ldmdbmi	pc, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    c4a0:			; <UNDEFINED> instruction: 0x46024479
    c4a4:			; <UNDEFINED> instruction: 0xf7f74638
    c4a8:			; <UNDEFINED> instruction: 0xe73ae874
    c4ac:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    c4b0:	svcvs	0x001b447b
    c4b4:	rsble	r4, r9, r3, lsl r3
    c4b8:			; <UNDEFINED> instruction: 0xf7f76820
    c4bc:	blmi	16867a4 <__assert_fail@plt+0x1683138>
    c4c0:	rscscc	pc, pc, #79	; 0x4f
    c4c4:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    c4c8:	blcs	2813c <__assert_fail@plt+0x24ad0>
    c4cc:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    c4d0:	movwcs	fp, #6411	; 0x190b
    c4d4:	bmi	1524668 <__assert_fail@plt+0x1520ffc>
    c4d8:	mvnscc	pc, pc, asr #32
    c4dc:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    c4e0:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    c4e4:	andsvs	r6, r9, r2, lsl pc
    c4e8:			; <UNDEFINED> instruction: 0xf47f2a00
    c4ec:	ldrt	sl, [r2], r7, lsr #29
    c4f0:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    c4f4:	mrc	7, 1, APSR_nzcv, cr14, cr6, {7}
    c4f8:			; <UNDEFINED> instruction: 0x4640215d
    c4fc:	svc	0x0000f7f6
    c500:			; <UNDEFINED> instruction: 0xf43f2800
    c504:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    c508:			; <UNDEFINED> instruction: 0xf47f2b3a
    c50c:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    c510:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    c514:	sbcslt	r3, sl, #48, 22	; 0xc000
    c518:			; <UNDEFINED> instruction: 0xf63f2a09
    c51c:			; <UNDEFINED> instruction: 0xf04faf69
    c520:	and	r0, r5, sl, lsl #28
    c524:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    c528:	svccc	0x0080f5b3
    c52c:	svcge	0x0060f4bf
    c530:	svcne	0x0001f819
    c534:	eorseq	pc, r0, #1073741864	; 0x40000028
    c538:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    c53c:	svceq	0x0009f1bc
    c540:	blx	fed02d08 <__assert_fail@plt+0xfecff69c>
    c544:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    c548:	svclt	0x000c2900
    c54c:	tstcs	r1, r1, lsl r6
    c550:			; <UNDEFINED> instruction: 0xf47f2900
    c554:			; <UNDEFINED> instruction: 0xf04faf4d
    c558:	blt	16cf588 <__assert_fail@plt+0x16cbf1c>
    c55c:	beq	848998 <__assert_fail@plt+0x84532c>
    c560:	strbtmi	sl, [r1], sl, lsl #20
    c564:	bleq	7486a8 <__assert_fail@plt+0x74503c>
    c568:			; <UNDEFINED> instruction: 0xf8ad7001
    c56c:	tstls	r9, r2, lsr #32
    c570:	smlabtne	sl, sp, r9, lr
    c574:	smlabtne	ip, sp, r9, lr
    c578:			; <UNDEFINED> instruction: 0xf8ad910e
    c57c:	str	ip, [ip, -r0, lsr #32]!
    c580:	adcle	r2, r8, r0, lsl #22
    c584:	ldrdhi	pc, [r0], -r4
    c588:	mrcle	6, 7, lr, cr15, cr5, {6}
    c58c:			; <UNDEFINED> instruction: 0xf7f62002
    c590:			; <UNDEFINED> instruction: 0xf7f7ee82
    c594:			; <UNDEFINED> instruction: 0xf7f7e846
    c598:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    c59c:	andcs	sp, r2, ip, lsl #1
    c5a0:	mrc	7, 3, APSR_nzcv, cr8, cr6, {7}
    c5a4:			; <UNDEFINED> instruction: 0xf7f64681
    c5a8:	stmdavs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    c5ac:	mrc	7, 1, APSR_nzcv, cr10, cr6, {7}
    c5b0:			; <UNDEFINED> instruction: 0x4643491f
    c5b4:			; <UNDEFINED> instruction: 0x46024479
    c5b8:	andls	r4, r0, #72, 12	; 0x4800000
    c5bc:			; <UNDEFINED> instruction: 0xf7f6463a
    c5c0:	ldrb	lr, [r9, -r8, ror #31]!
    c5c4:	stcl	7, cr15, [sl, #-984]	; 0xfffffc28
    c5c8:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c5cc:			; <UNDEFINED> instruction: 0xf7f644f8
    c5d0:	ldr	lr, [r6], r4, lsr #26
    c5d4:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    c5d8:			; <UNDEFINED> instruction: 0xe7766f1b
    c5dc:	andeq	sl, r1, r2, lsl #23
    c5e0:	andeq	r0, r0, r0, lsr #5
    c5e4:	andeq	sp, r1, sl, lsl #3
    c5e8:	muleq	r1, r8, r1
    c5ec:			; <UNDEFINED> instruction: 0x00008fb2
    c5f0:	strdeq	sp, [r1], -lr
    c5f4:	andeq	sl, r1, sl, asr #21
    c5f8:	andeq	r8, r0, r8, asr #28
    c5fc:	andeq	r8, r0, r6, lsr lr
    c600:	ldrdeq	sp, [r1], -r6
    c604:	andeq	r8, r0, r6, lsr #29
    c608:	andeq	sp, r1, r4, lsl r0
    c60c:	andeq	ip, r1, r6, lsl #31
    c610:	andeq	ip, r1, r2, lsr pc
    c614:	andeq	r8, r0, r6, asr #27
    c618:	andeq	r6, r0, r8, lsl sl
    c61c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    c620:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    c624:	andeq	ip, r1, r6, asr #29
    c628:	andeq	ip, r1, lr, lsr #29
    c62c:	andeq	ip, r1, lr, ror #28
    c630:	andeq	r8, r0, r0, lsl ip
    c634:			; <UNDEFINED> instruction: 0x000068bc
    c638:			; <UNDEFINED> instruction: 0x0001cdb6
    c63c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    c640:	tstlt	r8, sl, asr pc
    c644:	ldrbvs	r2, [r9, -r0, lsl #2]
    c648:			; <UNDEFINED> instruction: 0x47704610
    c64c:	andeq	ip, r1, lr, asr #26
    c650:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    c654:	movwcc	r6, #8019	; 0x1f53
    c658:			; <UNDEFINED> instruction: 0x47706753
    c65c:	andeq	ip, r1, sl, lsr sp
    c660:			; <UNDEFINED> instruction: 0xf04fb118
    c664:			; <UNDEFINED> instruction: 0xf7ff31ff
    c668:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    c66c:	mvnscc	pc, pc, asr #32
    c670:			; <UNDEFINED> instruction: 0xf7ff4478
    c674:	svclt	0x0000b9f5
    c678:	muleq	r0, ip, fp
    c67c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c680:			; <UNDEFINED> instruction: 0x477066d8
    c684:	andeq	ip, r1, lr, lsl #26
    c688:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c68c:			; <UNDEFINED> instruction: 0x47706698
    c690:	andeq	ip, r1, r2, lsl #26
    c694:			; <UNDEFINED> instruction: 0x460cb538
    c698:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    c69c:	subcs	r4, pc, #1048576	; 0x100000
    c6a0:			; <UNDEFINED> instruction: 0xf105447d
    c6a4:			; <UNDEFINED> instruction: 0xf7f60014
    c6a8:	movwcs	lr, #3724	; 0xe8c
    c6ac:	rsbcc	pc, r3, r5, lsl #17
    c6b0:			; <UNDEFINED> instruction: 0xf0044b08
    c6b4:			; <UNDEFINED> instruction: 0xf0040001
    c6b8:			; <UNDEFINED> instruction: 0xf0040102
    c6bc:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    c6c0:	strvc	pc, [r0], #1028	; 0x404
    c6c4:	andne	lr, r3, r3, asr #19
    c6c8:			; <UNDEFINED> instruction: 0x671c665a
    c6cc:	svclt	0x0000bd38
    c6d0:	andeq	ip, r1, ip, ror #25
    c6d4:	andeq	ip, r1, lr, asr #25
    c6d8:	blmi	438e40 <__assert_fail@plt+0x4357d4>
    c6dc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c6e0:	blcc	152f4 <__assert_fail@plt+0x11c88>
    c6e4:	movwcs	fp, #7960	; 0x1f18
    c6e8:	tstlt	r2, r3
    c6ec:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    c6f0:	blmi	2e4704 <__assert_fail@plt+0x2e1098>
    c6f4:	mrcvs	4, 2, r4, cr11, cr11, {3}
    c6f8:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    c6fc:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    c700:	blmi	224714 <__assert_fail@plt+0x2210a8>
    c704:	svcvs	0x001b447b
    c708:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    c70c:	orrvc	pc, r0, #1124073472	; 0x43000000
    c710:	stmdami	r5, {r0, r1, sp, lr}
    c714:	andscc	r4, r4, r8, ror r4
    c718:	svclt	0x00004770
    c71c:			; <UNDEFINED> instruction: 0x0001ccb0
    c720:	muleq	r1, r8, ip
    c724:	andeq	ip, r1, r8, lsl #25
    c728:	andeq	ip, r1, r8, ror ip
    c72c:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    c730:			; <UNDEFINED> instruction: 0x4604447b
    c734:	cmplt	r0, r8, lsl r8
    c738:	svc	0x0072f7f6
    c73c:	svclt	0x00181c43
    c740:	adcmi	r2, r0, #67108864	; 0x4000000
    c744:	movwcs	fp, #3864	; 0xf18
    c748:	blmi	1fac7c <__assert_fail@plt+0x1f7610>
    c74c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c750:	svclt	0x00181c58
    c754:	adcmi	r2, r3, #1
    c758:	andcs	fp, r0, r8, lsl pc
    c75c:	andcs	fp, r1, r0, lsl sp
    c760:	svclt	0x0000bd10
    c764:	andeq	ip, r1, ip, asr ip
    c768:	andeq	ip, r1, r4, lsl #24
    c76c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    c770:	tstlt	r8, r8, lsl r8
    c774:	svclt	0x0052f7f6
    c778:	rscscc	pc, pc, pc, asr #32
    c77c:	svclt	0x00004770
    c780:	andeq	ip, r1, lr, lsl ip
    c784:	cfstr32mi	mvfx11, [ip], {16}
    c788:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    c78c:	ldfltd	f3, [r0, #-0]
    c790:			; <UNDEFINED> instruction: 0xf04f480a
    c794:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    c798:			; <UNDEFINED> instruction: 0xf962f7ff
    c79c:	stmdacs	r0, {r5, fp, sp, lr}
    c7a0:	blmi	200f7c <__assert_fail@plt+0x1fd910>
    c7a4:	eorvc	pc, r8, #1325400064	; 0x4f000000
    c7a8:	stmdami	r7, {r1, r2, r8, fp, lr}
    c7ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c7b0:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    c7b4:	svc	0x005af7f6
    c7b8:	andeq	ip, r1, r4, lsl #24
    c7bc:	andeq	r6, r0, r6, ror sl
    c7c0:	andeq	r8, r0, r8, lsl fp
    c7c4:	andeq	r8, r0, r6, lsr #19
    c7c8:			; <UNDEFINED> instruction: 0x000089ba
    c7cc:	movwcs	fp, #1038	; 0x40e
    c7d0:	addlt	fp, r4, r0, lsr r5
    c7d4:	ldrd	pc, [r8], #-143	; 0xffffff71
    c7d8:			; <UNDEFINED> instruction: 0xf8dfac07
    c7dc:	ldrmi	ip, [sl], -r8, asr #32
    c7e0:			; <UNDEFINED> instruction: 0xf85444fe
    c7e4:	ldrmi	r5, [r9], -r4, lsl #22
    c7e8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    c7ec:	ldrdgt	pc, [r0], -ip
    c7f0:	andgt	pc, ip, sp, asr #17
    c7f4:	stceq	0, cr15, [r0], {79}	; 0x4f
    c7f8:	strpl	lr, [r0], #-2509	; 0xfffff633
    c7fc:			; <UNDEFINED> instruction: 0xf7ff9402
    c800:	bmi	28b414 <__assert_fail@plt+0x287da8>
    c804:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c808:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c80c:	subsmi	r9, sl, r3, lsl #22
    c810:	andlt	sp, r4, r4, lsl #2
    c814:	ldrhtmi	lr, [r0], -sp
    c818:	ldrbmi	fp, [r0, -r3]!
    c81c:	ldc	7, cr15, [lr], {246}	; 0xf6
    c820:	andeq	sl, r1, r4, asr #10
    c824:	andeq	r0, r0, r0, lsr #5
    c828:	andeq	sl, r1, lr, lsl r5
    c82c:	addlt	fp, r3, r0, lsl #10
    c830:	stmib	sp, {r8, r9, sp}^
    c834:	ldrmi	r1, [sl], -r0, lsl #4
    c838:			; <UNDEFINED> instruction: 0xf7ff4619
    c83c:	andlt	pc, r3, r5, ror #21
    c840:	blx	14a9be <__assert_fail@plt+0x147352>
    c844:	addlt	fp, r3, r0, lsr r5
    c848:			; <UNDEFINED> instruction: 0x460c4615
    c84c:	movwls	r2, #4608	; 0x1200
    c850:			; <UNDEFINED> instruction: 0x46234611
    c854:			; <UNDEFINED> instruction: 0xf7ff9500
    c858:	ldrdlt	pc, [r3], -r7
    c85c:	svclt	0x0000bd30
    c860:	svclt	0x0000e466
    c864:	movwcs	fp, #1039	; 0x40f
    c868:	addlt	fp, r5, r0, lsr r5
    c86c:	ldrd	pc, [ip], #-143	; 0xffffff71
    c870:			; <UNDEFINED> instruction: 0xf8dfac08
    c874:	ldrmi	ip, [sl], -ip, asr #32
    c878:			; <UNDEFINED> instruction: 0xf85444fe
    c87c:	ldrmi	r5, [r9], -r4, lsl #22
    c880:			; <UNDEFINED> instruction: 0xf85e2002
    c884:			; <UNDEFINED> instruction: 0xf8dcc00c
    c888:			; <UNDEFINED> instruction: 0xf8cdc000
    c88c:			; <UNDEFINED> instruction: 0xf04fc00c
    c890:	stmib	sp, {sl, fp}^
    c894:	strls	r5, [r2], #-1024	; 0xfffffc00
    c898:	blx	fedca89c <__assert_fail@plt+0xfedc7230>
    c89c:	blmi	21f0c8 <__assert_fail@plt+0x21ba5c>
    c8a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c8a4:	blls	e6914 <__assert_fail@plt+0xe32a8>
    c8a8:	qaddle	r4, sl, r4
    c8ac:	pop	{r0, r2, ip, sp, pc}
    c8b0:	andlt	r4, r4, r0, lsr r0
    c8b4:			; <UNDEFINED> instruction: 0xf7f64770
    c8b8:	svclt	0x0000ebd2
    c8bc:	andeq	sl, r1, ip, lsr #9
    c8c0:	andeq	r0, r0, r0, lsr #5
    c8c4:	andeq	sl, r1, r4, lsl #9
    c8c8:	movwcs	fp, #1039	; 0x40f
    c8cc:	addlt	fp, r5, r0, lsr r5
    c8d0:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c8d4:			; <UNDEFINED> instruction: 0xf8dfac08
    c8d8:			; <UNDEFINED> instruction: 0x461ac05c
    c8dc:			; <UNDEFINED> instruction: 0xf85444fe
    c8e0:	ldrmi	r5, [r9], -r4, lsl #22
    c8e4:			; <UNDEFINED> instruction: 0xf85e2004
    c8e8:			; <UNDEFINED> instruction: 0xf8dcc00c
    c8ec:			; <UNDEFINED> instruction: 0xf8cdc000
    c8f0:			; <UNDEFINED> instruction: 0xf04fc00c
    c8f4:	stmib	sp, {sl, fp}^
    c8f8:	strls	r5, [r2], #-1024	; 0xfffffc00
    c8fc:	blx	fe14a900 <__assert_fail@plt+0xfe147294>
    c900:	vpmax.s8	d20, d7, d13
    c904:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    c908:	addmi	r6, fp, #332	; 0x14c
    c90c:	movwcc	fp, #8156	; 0x1fdc
    c910:	bmi	2a6664 <__assert_fail@plt+0x2a2ff8>
    c914:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c918:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c91c:	subsmi	r9, sl, r3, lsl #22
    c920:	andlt	sp, r5, r4, lsl #2
    c924:	ldrhtmi	lr, [r0], -sp
    c928:	ldrbmi	fp, [r0, -r4]!
    c92c:	bl	fe5ca90c <__assert_fail@plt+0xfe5c72a0>
    c930:	andeq	sl, r1, r8, asr #8
    c934:	andeq	r0, r0, r0, lsr #5
    c938:	andeq	ip, r1, r6, lsl #21
    c93c:	andeq	sl, r1, lr, lsl #8
    c940:	movwcs	fp, #1039	; 0x40f
    c944:	addlt	fp, r5, r0, lsl #10
    c948:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    c94c:			; <UNDEFINED> instruction: 0xf8dfac06
    c950:			; <UNDEFINED> instruction: 0x461ac030
    c954:			; <UNDEFINED> instruction: 0xf85444fe
    c958:	ldrmi	r5, [r9], -r4, lsl #22
    c95c:			; <UNDEFINED> instruction: 0xf85e2005
    c960:			; <UNDEFINED> instruction: 0xf8dcc00c
    c964:			; <UNDEFINED> instruction: 0xf8cdc000
    c968:			; <UNDEFINED> instruction: 0xf04fc00c
    c96c:	stmib	sp, {sl, fp}^
    c970:	strls	r5, [r2], #-1024	; 0xfffffc00
    c974:	blx	124a978 <__assert_fail@plt+0x124730c>
    c978:	mcr	7, 2, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    c97c:	ldrdeq	sl, [r1], -r0
    c980:	andeq	r0, r0, r0, lsr #5
    c984:			; <UNDEFINED> instruction: 0x4604b510
    c988:			; <UNDEFINED> instruction: 0xff56f000
    c98c:	strtmi	fp, [r1], -r8, lsr #2
    c990:	ldmfd	sp!, {sp}
    c994:			; <UNDEFINED> instruction: 0xf7ff4010
    c998:			; <UNDEFINED> instruction: 0xf7f6b863
    c99c:	stmdavs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    c9a0:	mcrr	7, 15, pc, r0, cr6	; <UNPREDICTABLE>
    c9a4:	stmdami	r2, {r0, r9, sl, lr}
    c9a8:			; <UNDEFINED> instruction: 0xf7ff4478
    c9ac:	svclt	0x0000ffc9
    c9b0:	andeq	r8, r0, r4, lsl #17
    c9b4:	movwcs	fp, #1039	; 0x40f
    c9b8:	addlt	fp, r5, r0, lsl #10
    c9bc:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    c9c0:			; <UNDEFINED> instruction: 0xf8dfac06
    c9c4:			; <UNDEFINED> instruction: 0x461ac030
    c9c8:			; <UNDEFINED> instruction: 0xf85444fe
    c9cc:	ldrmi	r5, [r9], -r4, lsl #22
    c9d0:			; <UNDEFINED> instruction: 0xf85e2006
    c9d4:			; <UNDEFINED> instruction: 0xf8dcc00c
    c9d8:			; <UNDEFINED> instruction: 0xf8cdc000
    c9dc:			; <UNDEFINED> instruction: 0xf04fc00c
    c9e0:	stmib	sp, {sl, fp}^
    c9e4:	strls	r5, [r2], #-1024	; 0xfffffc00
    c9e8:	blx	3ca9ec <__assert_fail@plt+0x3c7380>
    c9ec:	mcr	7, 0, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    c9f0:	andeq	sl, r1, ip, asr r3
    c9f4:	andeq	r0, r0, r0, lsr #5
    c9f8:	movwcs	fp, #1039	; 0x40f
    c9fc:	addlt	fp, r5, r0, lsr r5
    ca00:	ldrd	pc, [ip], #-143	; 0xffffff71
    ca04:			; <UNDEFINED> instruction: 0xf8dfac08
    ca08:	ldrmi	ip, [sl], -ip, asr #32
    ca0c:			; <UNDEFINED> instruction: 0xf85444fe
    ca10:	ldrmi	r5, [r9], -r4, lsl #22
    ca14:			; <UNDEFINED> instruction: 0xf85e2007
    ca18:			; <UNDEFINED> instruction: 0xf8dcc00c
    ca1c:			; <UNDEFINED> instruction: 0xf8cdc000
    ca20:			; <UNDEFINED> instruction: 0xf04fc00c
    ca24:	stmib	sp, {sl, fp}^
    ca28:	strls	r5, [r2], #-1024	; 0xfffffc00
    ca2c:			; <UNDEFINED> instruction: 0xf9ecf7ff
    ca30:	blmi	21f25c <__assert_fail@plt+0x21bbf0>
    ca34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca38:	blls	e6aa8 <__assert_fail@plt+0xe343c>
    ca3c:	qaddle	r4, sl, r4
    ca40:	pop	{r0, r2, ip, sp, pc}
    ca44:	andlt	r4, r4, r0, lsr r0
    ca48:			; <UNDEFINED> instruction: 0xf7f64770
    ca4c:	svclt	0x0000eb08
    ca50:	andeq	sl, r1, r8, lsl r3
    ca54:	andeq	r0, r0, r0, lsr #5
    ca58:	strdeq	sl, [r1], -r0
    ca5c:	movwcs	fp, #1038	; 0x40e
    ca60:	addlt	fp, r4, r0, lsr r5
    ca64:	ldrd	pc, [ip], #-143	; 0xffffff71
    ca68:			; <UNDEFINED> instruction: 0xf8dfac07
    ca6c:	strmi	ip, [r2], -ip, asr #32
    ca70:			; <UNDEFINED> instruction: 0xf85444fe
    ca74:	ldrmi	r5, [r9], -r4, lsl #22
    ca78:			; <UNDEFINED> instruction: 0xf85e2007
    ca7c:			; <UNDEFINED> instruction: 0xf8dcc00c
    ca80:			; <UNDEFINED> instruction: 0xf8cdc000
    ca84:			; <UNDEFINED> instruction: 0xf04fc00c
    ca88:	stmib	sp, {sl, fp}^
    ca8c:	strls	r5, [r2], #-1024	; 0xfffffc00
    ca90:			; <UNDEFINED> instruction: 0xf9baf7ff
    ca94:	blmi	21f2c0 <__assert_fail@plt+0x21bc54>
    ca98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca9c:	blls	e6b0c <__assert_fail@plt+0xe34a0>
    caa0:	qaddle	r4, sl, r4
    caa4:	pop	{r2, ip, sp, pc}
    caa8:	andlt	r4, r3, r0, lsr r0
    caac:			; <UNDEFINED> instruction: 0xf7f64770
    cab0:	svclt	0x0000ead6
    cab4:			; <UNDEFINED> instruction: 0x0001a2b4
    cab8:	andeq	r0, r0, r0, lsr #5
    cabc:	andeq	sl, r1, ip, lsl #5
    cac0:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cac4:	ldrbtmi	fp, [ip], #1039	; 0x40f
    cac8:	addlt	fp, r5, r0, lsr r5
    cacc:	stcge	8, cr4, [r8], {18}
    cad0:			; <UNDEFINED> instruction: 0xf8542300
    cad4:	ldrmi	r5, [sl], -r4, lsl #22
    cad8:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    cadc:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    cae0:			; <UNDEFINED> instruction: 0xf04f9003
    cae4:	bne	ffa0caec <__assert_fail@plt+0xffa09480>
    cae8:	strpl	lr, [r0], #-2509	; 0xfffff633
    caec:	andcs	fp, r1, r8, lsl pc
    caf0:			; <UNDEFINED> instruction: 0xf7ff9402
    caf4:	bmi	28b120 <__assert_fail@plt+0x287ab4>
    caf8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    cafc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cb00:	subsmi	r9, sl, r3, lsl #22
    cb04:	andlt	sp, r5, r4, lsl #2
    cb08:	ldrhtmi	lr, [r0], -sp
    cb0c:	ldrbmi	fp, [r0, -r4]!
    cb10:	b	fe94aaf0 <__assert_fail@plt+0xfe947484>
    cb14:	andeq	sl, r1, lr, asr r2
    cb18:	andeq	r0, r0, r0, lsr #5
    cb1c:	andeq	sl, r1, sl, lsr #4
    cb20:	andcs	r2, r1, r0, lsl #2
    cb24:	bllt	14ab28 <__assert_fail@plt+0x1474bc>
    cb28:			; <UNDEFINED> instruction: 0x460cb5f8
    cb2c:			; <UNDEFINED> instruction: 0x46054616
    cb30:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    cb34:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    cb38:	pop	{r0, r3, r4, fp, lr}
    cb3c:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    cb40:	svclt	0x00bef7ff
    cb44:			; <UNDEFINED> instruction: 0xf8144817
    cb48:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    cb4c:			; <UNDEFINED> instruction: 0xffb8f7ff
    cb50:			; <UNDEFINED> instruction: 0xf1a62e01
    cb54:	rscle	r0, pc, r2, lsl #6
    cb58:	mrrcne	15, 1, r4, lr, cr3
    cb5c:	ldrbtmi	r4, [pc], #-1062	; cb64 <__assert_fail@plt+0x94f8>
    cb60:	blne	8abb8 <__assert_fail@plt+0x8754c>
    cb64:			; <UNDEFINED> instruction: 0xf7ff4638
    cb68:	adcsmi	pc, r4, #684	; 0x2ac
    cb6c:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    cb70:	ldfltp	f5, [r8, #904]!	; 0x388
    cb74:	stmdami	sp, {r0, r9, sl, lr}
    cb78:			; <UNDEFINED> instruction: 0xf7ff4478
    cb7c:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    cb80:			; <UNDEFINED> instruction: 0xe7dfd0da
    cb84:	rscsle	r2, r4, r0, lsl #20
    cb88:			; <UNDEFINED> instruction: 0xf8144809
    cb8c:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    cb90:			; <UNDEFINED> instruction: 0xff96f7ff
    cb94:			; <UNDEFINED> instruction: 0xf1a62e01
    cb98:	bicsle	r0, sp, r2, lsl #6
    cb9c:	svclt	0x0000bdf8
    cba0:	strdeq	r6, [r0], -lr
    cba4:	andeq	r8, r0, sl, lsl #14
    cba8:	andeq	r8, r0, lr, ror #13
    cbac:	ldrdeq	r8, [r0], -r0
    cbb0:	andeq	r8, r0, r6, asr #13
    cbb4:	stmdami	r2, {r0, r9, sl, lr}
    cbb8:			; <UNDEFINED> instruction: 0xf7ff4478
    cbbc:	svclt	0x0000bf1d
    cbc0:	andeq	r8, r0, r4, lsr #13
    cbc4:	strmi	fp, [fp], -r0, lsl #10
    cbc8:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    cbcc:			; <UNDEFINED> instruction: 0x46024614
    cbd0:	andcs	r4, r6, r9, ror r4
    cbd4:			; <UNDEFINED> instruction: 0xf7ff9400
    cbd8:			; <UNDEFINED> instruction: 0xf7f6fdf9
    cbdc:	svclt	0x0000ed14
    cbe0:	andeq	r8, r0, ip, lsr #13
    cbe4:	addlt	fp, r3, r0, lsl #10
    cbe8:	andne	lr, r0, #3358720	; 0x334000
    cbec:	stmdbmi	r3, {r1, r9, sl, lr}
    cbf0:	ldrbtmi	r2, [r9], #-6
    cbf4:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    cbf8:	stc	7, cr15, [r4, #-984]	; 0xfffffc28
    cbfc:	andeq	r8, r0, sl, lsr #13
    cc00:	stmdale	r7, {r2, r5, r6, fp, sp}
    cc04:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    cc08:	orreq	lr, r0, #2048	; 0x800
    cc0c:	ldrbeq	pc, [ip], #2259	; 0x8d3	; <UNPREDICTABLE>
    cc10:			; <UNDEFINED> instruction: 0x47704410
    cc14:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    cc18:	svclt	0x00004770
    cc1c:	strdeq	r8, [r0], -lr
    cc20:	andeq	r8, r0, r6, asr #13
    cc24:	ldmdacs	sp!, {r7, r9, ip, sp, pc}^
    cc28:	ldmdacs	r5!, {r0, r2, r3, r4, r5, fp, ip, lr, pc}
    cc2c:	ldmdacc	r6!, {r2, r4, r5, r8, fp, ip, lr, pc}
    cc30:	stmdale	lr!, {r0, r1, r2, r6, fp, sp}
    cc34:			; <UNDEFINED> instruction: 0xf000e8df
    cc38:	strmi	r2, [sp, #-3370]!	; 0xfffff2d6
    cc3c:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc40:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc44:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc48:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc4c:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc50:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc54:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc58:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc5c:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc60:	vstrcs	d20, [lr, #-288]	; 0xfffffee0
    cc64:	strtpl	r2, [sp], #-3409	; 0xfffff2af
    cc68:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc6c:	stccs	7, cr2, [sp, #-180]!	; 0xffffff4c
    cc70:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc74:	stclcs	13, cr2, [r2, #-180]	; 0xffffff4c
    cc78:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    cc7c:	strtcs	r2, [sp], #-3373	; 0xfffff2d3
    cc80:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    cc84:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    cc88:			; <UNDEFINED> instruction: 0x47704478
    cc8c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    cc90:	ldmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    cc94:			; <UNDEFINED> instruction: 0x47704478
    cc98:	andle	r2, r9, r9, lsl #16
    cc9c:			; <UNDEFINED> instruction: 0xd1222811
    cca0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    cca4:	ldmcs	r9!, {r4, r5, r6, r8, r9, sl, lr}
    cca8:	ldmdami	r5, {r0, r2, r8, ip, lr, pc}
    ccac:			; <UNDEFINED> instruction: 0x47704478
    ccb0:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    ccb4:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    ccb8:			; <UNDEFINED> instruction: 0x47704478
    ccbc:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    ccc0:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    ccc4:			; <UNDEFINED> instruction: 0x47704478
    ccc8:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    cccc:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    ccd0:			; <UNDEFINED> instruction: 0x47704478
    ccd4:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    ccd8:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    ccdc:			; <UNDEFINED> instruction: 0x47704478
    cce0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    cce4:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    cce8:			; <UNDEFINED> instruction: 0x47704478
    ccec:	andeq	r8, r0, lr, asr r6
    ccf0:	andeq	r7, r0, r8, lsl #23
    ccf4:	andeq	r8, r0, r6, ror #12
    ccf8:	andeq	r8, r0, r4, ror #25
    ccfc:	andeq	r8, r0, r2, asr r6
    cd00:	andeq	r8, r0, r4, asr r6
    cd04:	andeq	r5, r0, r2, ror #28
    cd08:	andeq	r8, r0, r0, asr #25
    cd0c:	andeq	r5, r0, r6, ror r7
    cd10:	andeq	r8, r0, r8, lsr r6
    cd14:	andeq	r8, r0, sl, lsl r6
    cd18:	andeq	r8, r0, ip, lsl r6
    cd1c:	andeq	r8, r0, sl, lsl r6
    cd20:	andeq	r8, r0, ip, lsl r6
    cd24:	andeq	r8, r0, r6, lsl #12
    cd28:	muleq	r0, r0, ip
    cd2c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    cd30:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    cd34:	strtmi	fp, [r3], -ip, asr #2
    cd38:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    cd3c:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    cd40:	ldmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd44:	stccs	0, cr6, [r0], {44}	; 0x2c
    cd48:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    cd4c:	ldrdeq	ip, [r1], -r4
    cd50:	bcs	54660 <__assert_fail@plt+0x50ff4>
    cd54:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    cd58:	cmplt	r1, ip, lsl #12
    cd5c:	svclt	0x00182801
    cd60:			; <UNDEFINED> instruction: 0xf7f62002
    cd64:			; <UNDEFINED> instruction: 0x4601ea98
    cd68:	pop	{r5, r9, sl, lr}
    cd6c:			; <UNDEFINED> instruction: 0xf7f64010
    cd70:	stmdacs	r1, {r0, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    cd74:	andcs	fp, r2, r8, lsl pc
    cd78:	b	fe34ad58 <__assert_fail@plt+0xfe3476ec>
    cd7c:			; <UNDEFINED> instruction: 0x4010e8bd
    cd80:	ldmiblt	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd84:	rscscc	pc, pc, pc, asr #32
    cd88:	svclt	0x00004770
    cd8c:			; <UNDEFINED> instruction: 0x4604b538
    cd90:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    cd94:	teqlt	sp, sp, lsl r8
    cd98:	and	r4, r1, fp, lsr #12
    cd9c:	tstlt	fp, fp, lsl r8
    cda0:	adcmi	r6, r2, #5898240	; 0x5a0000
    cda4:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    cda8:			; <UNDEFINED> instruction: 0xf7f62008
    cdac:	stmdacs	r0, {r3, r5, r9, fp, sp, lr, pc}
    cdb0:	blmi	14119c <__assert_fail@plt+0x13db30>
    cdb4:	strpl	lr, [r0], #-2496	; 0xfffff640
    cdb8:	andsvs	r4, r8, fp, ror r4
    cdbc:	svclt	0x0000bd38
    cdc0:	andeq	ip, r1, r2, ror r6
    cdc4:	andeq	ip, r1, ip, asr #12
    cdc8:	svclt	0x00004770
    cdcc:			; <UNDEFINED> instruction: 0x46024b1e
    cdd0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    cdd4:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    cdd8:	subsvs	r4, sl, lr, ror r4
    cddc:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    cde0:	cdp2	0, 8, cr15, cr8, cr4, {0}
    cde4:			; <UNDEFINED> instruction: 0xf0042000
    cde8:	ldrtmi	pc, [r0], -r1, lsl #18	; <UNPREDICTABLE>
    cdec:			; <UNDEFINED> instruction: 0xf7f6447d
    cdf0:	strhlt	lr, [r0, #150]	; 0x96
    cdf4:	bl	fe9cadd4 <__assert_fail@plt+0xfe9c7768>
    cdf8:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    cdfc:	ldmdb	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ce00:			; <UNDEFINED> instruction: 0xf7f62000
    ce04:	andcs	lr, r1, r8, asr #20
    ce08:	b	114ade8 <__assert_fail@plt+0x114777c>
    ce0c:			; <UNDEFINED> instruction: 0xf7f62002
    ce10:	ldmdami	r2, {r1, r6, r9, fp, sp, lr, pc}
    ce14:			; <UNDEFINED> instruction: 0xf7fd4478
    ce18:	blmi	48bc24 <__assert_fail@plt+0x4885b8>
    ce1c:	pop	{r3, r5, r6, r7, fp, ip, lr}
    ce20:			; <UNDEFINED> instruction: 0xf7ff4070
    ce24:	stmdbmi	pc, {r0, r1, r3, r5, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    ce28:	strmi	r2, [r4], -r5, lsl #4
    ce2c:			; <UNDEFINED> instruction: 0xf7f64479
    ce30:			; <UNDEFINED> instruction: 0x4605e910
    ce34:			; <UNDEFINED> instruction: 0xf7f64620
    ce38:	stmdbmi	fp, {r1, r4, r7, r8, fp, sp, lr, pc}
    ce3c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    ce40:	strtmi	r4, [r8], -r3, lsl #12
    ce44:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    ce48:	andeq	ip, r1, r2, lsr r6
    ce4c:	muleq	r0, ip, fp
    ce50:			; <UNDEFINED> instruction: 0xffffff4d
    ce54:	andeq	r9, r1, r8, lsr pc
    ce58:			; <UNDEFINED> instruction: 0x000002bc
    ce5c:			; <UNDEFINED> instruction: 0xffffff39
    ce60:	ldrdeq	r0, [r0], -r4
    ce64:	andeq	r8, r0, r0, asr fp
    ce68:	andeq	r8, r0, r2, ror #22
    ce6c:	orrslt	r7, fp, #4390912	; 0x430000
    ce70:	blcs	1cab080 <__assert_fail@plt+0x1ca7a14>
    ce74:	movwcs	fp, #3860	; 0xf14
    ce78:	orrvc	pc, r0, #1325400064	; 0x4f000000
    ce7c:	bcs	1df9c0c <__assert_fail@plt+0x1df65a0>
    ce80:	svclt	0x000878c2
    ce84:	orreq	pc, r0, #67	; 0x43
    ce88:	bcs	1e39b58 <__assert_fail@plt+0x1e364ec>
    ce8c:	svclt	0x00087902
    ce90:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    ce94:	bcs	1cb9aa4 <__assert_fail@plt+0x1cb6438>
    ce98:	svclt	0x00087942
    ce9c:	nopeq	{67}	; 0x43
    cea0:	bcs	1df95f0 <__assert_fail@plt+0x1df5f84>
    cea4:	svclt	0x00087982
    cea8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    ceac:	bcs	1e3953c <__assert_fail@plt+0x1e35ed0>
    ceb0:	svclt	0x000879c2
    ceb4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    ceb8:	bcs	1cb9488 <__assert_fail@plt+0x1cb5e1c>
    cebc:	svclt	0x00087a02
    cec0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    cec4:	bcs	1df93d4 <__assert_fail@plt+0x1df5d68>
    cec8:	svclt	0x00087a42
    cecc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    ced0:	svclt	0x00082a78
    ced4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    ced8:			; <UNDEFINED> instruction: 0x47704618
    cedc:	svclt	0x00004770
    cee0:	andcs	r4, r4, r0, lsr #20
    cee4:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    cee8:	addlt	fp, r9, r0, lsr r5
    ceec:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    cef0:	movwls	r6, #30747	; 0x781b
    cef4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cef8:			; <UNDEFINED> instruction: 0xf7f69101
    cefc:	stmdbls	r1, {r2, r4, r6, r7, fp, sp, lr, pc}
    cf00:	andcs	fp, r0, #24, 2
    cf04:	stmib	sp, {r8, r9, sp}^
    cf08:	andcs	r2, r4, r4, lsl #6
    cf0c:	movwcs	r2, #512	; 0x200
    cf10:	movwcs	lr, #10701	; 0x29cd
    cf14:	stmda	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf18:			; <UNDEFINED> instruction: 0xf7f6b148
    cf1c:	stmdavs	r3, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    cf20:	blcc	59e738 <__assert_fail@plt+0x59b0cc>
    cf24:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    cf28:	andcs	fp, r1, r8, lsl #30
    cf2c:	bmi	401360 <__assert_fail@plt+0x3fdcf4>
    cf30:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    cf34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf38:	subsmi	r9, sl, r7, lsl #22
    cf3c:	andlt	sp, r9, r1, lsl #2
    cf40:			; <UNDEFINED> instruction: 0xf7f6bd30
    cf44:	stmdbmi	sl, {r2, r3, r7, fp, sp, lr, pc}
    cf48:	andcs	r2, r0, r5, lsl #4
    cf4c:			; <UNDEFINED> instruction: 0xf7f64479
    cf50:	strmi	lr, [r5], -r0, lsl #17
    cf54:			; <UNDEFINED> instruction: 0xf7f66820
    cf58:	strmi	lr, [r1], -r6, ror #18
    cf5c:			; <UNDEFINED> instruction: 0xf7ff4628
    cf60:	svclt	0x0000fcef
    cf64:	andeq	r9, r1, lr, lsr lr
    cf68:	andeq	r0, r0, r0, lsr #5
    cf6c:	strdeq	r9, [r1], -r2
    cf70:	andeq	r8, r0, r0, ror #20
    cf74:	andcs	r4, r4, r2, lsl sl
    cf78:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    cf7c:	addlt	fp, r9, r0, lsl #10
    cf80:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf84:	movwls	r6, #30747	; 0x781b
    cf88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cf8c:			; <UNDEFINED> instruction: 0xf7f69101
    cf90:	ldmdblt	r8!, {r1, r3, r7, fp, sp, lr, pc}
    cf94:	movwcs	lr, #18909	; 0x49dd
    cf98:	stmdbls	r1, {r2, sp}
    cf9c:	movwcs	lr, #10701	; 0x29cd
    cfa0:	svc	0x00daf7f5
    cfa4:	blmi	1df7cc <__assert_fail@plt+0x1dc160>
    cfa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cfac:	blls	1e701c <__assert_fail@plt+0x1e39b0>
    cfb0:	qaddle	r4, sl, r3
    cfb4:	andlt	r2, r9, r1
    cfb8:	blx	14b136 <__assert_fail@plt+0x147aca>
    cfbc:	stmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cfc0:	andeq	r9, r1, sl, lsr #27
    cfc4:	andeq	r0, r0, r0, lsr #5
    cfc8:	andeq	r9, r1, ip, ror sp
    cfcc:	andcs	r4, r1, #2048	; 0x800
    cfd0:	andsvs	r4, sl, fp, ror r4
    cfd4:	svclt	0x00004770
    cfd8:	andeq	ip, r1, ip, lsr r4
    cfdc:			; <UNDEFINED> instruction: 0x4604b538
    cfe0:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    cfe4:			; <UNDEFINED> instruction: 0xb12b686b
    cfe8:	andcs	r4, r8, #7168	; 0x1c00
    cfec:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    cff0:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    cff4:	stmdane	r8!, {r3, r8, sp}^
    cff8:	b	feccafd8 <__assert_fail@plt+0xfecc796c>
    cffc:	rsbvs	r2, fp, r1, lsl #6
    d000:	svclt	0x0000e7f2
    d004:	andeq	ip, r1, sl, lsr #8
    d008:	andeq	ip, r1, lr, lsl r4
    d00c:	tstcs	r4, sp, lsl #20
    d010:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    d014:	addlt	fp, r3, r0, lsl #10
    d018:			; <UNDEFINED> instruction: 0x466858d3
    d01c:	movwls	r6, #6171	; 0x181b
    d020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d024:	b	fe74b004 <__assert_fail@plt+0xfe747998>
    d028:	blmi	1df850 <__assert_fail@plt+0x1dc1e4>
    d02c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    d030:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d034:	subsmi	r9, sl, r1, lsl #22
    d038:	andlt	sp, r3, r2, lsl #2
    d03c:	blx	14b1ba <__assert_fail@plt+0x147b4e>
    d040:	stmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d044:	andeq	r9, r1, r2, lsl sp
    d048:	andeq	r0, r0, r0, lsr #5
    d04c:	strdeq	r9, [r1], -r8
    d050:	svclt	0x00eef7f5
    d054:	blmi	79f8d0 <__assert_fail@plt+0x79c264>
    d058:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    d05c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    d060:	movwls	r6, #22555	; 0x581b
    d064:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d068:			; <UNDEFINED> instruction: 0xf64db320
    d06c:	vsubl.s8	q11, d20, d3
    d070:	vqsub.s8	d19, d4, d11
    d074:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    d078:	blx	fe88e8be <__assert_fail@plt+0xfe88b252>
    d07c:	vst1.8	{d19-d22}, [pc], r0
    d080:	stfges	f7, [r3, #-488]	; 0xfffffe18
    d084:	ldceq	12, cr10, [r3], {1}
    d088:	blx	1b1c96 <__assert_fail@plt+0x1ae62a>
    d08c:	blx	4dce2 <__assert_fail@plt+0x4a676>
    d090:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    d094:			; <UNDEFINED> instruction: 0xf7f6e008
    d098:	stmdavs	r3, {r5, r6, r8, fp, sp, lr, pc}
    d09c:	tstle	r9, r4, lsl #22
    d0a0:	muleq	r3, r5, r8
    d0a4:	andeq	lr, r3, r4, lsl #17
    d0a8:	strtmi	r4, [r0], -r9, lsr #12
    d0ac:	svc	0x0088f7f5
    d0b0:	blle	ffc170b8 <__assert_fail@plt+0xffc13a4c>
    d0b4:	blmi	19f8d8 <__assert_fail@plt+0x19c26c>
    d0b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d0bc:	blls	16712c <__assert_fail@plt+0x163ac0>
    d0c0:	qaddle	r4, sl, r1
    d0c4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    d0c8:	svc	0x00c8f7f5
    d0cc:	andeq	r9, r1, ip, asr #25
    d0d0:	andeq	r0, r0, r0, lsr #5
    d0d4:	andeq	r9, r1, ip, ror #24
    d0d8:	svclt	0x00004770
    d0dc:	svclt	0x00004770
    d0e0:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    d0e4:	blcs	27158 <__assert_fail@plt+0x23aec>
    d0e8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d0ec:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    d0f0:			; <UNDEFINED> instruction: 0xd12a2b2d
    d0f4:	blcs	9ab208 <__assert_fail@plt+0x9a7b9c>
    d0f8:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    d0fc:			; <UNDEFINED> instruction: 0xf1a33002
    d100:	stmdbcs	r9, {r4, r5, r8}
    d104:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    d108:			; <UNDEFINED> instruction: 0xf8144604
    d10c:			; <UNDEFINED> instruction: 0xf1a33f01
    d110:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    d114:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    d118:	ldfltd	f3, [r0], #-136	; 0xffffff78
    d11c:	andcs	r4, sl, #26214400	; 0x1900000
    d120:	svclt	0x0000f7f5
    d124:	andcs	r4, sl, #17825792	; 0x1100000
    d128:			; <UNDEFINED> instruction: 0xf7f5bc30
    d12c:			; <UNDEFINED> instruction: 0xf04fbefb
    d130:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    d134:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    d138:			; <UNDEFINED> instruction: 0x4619b11a
    d13c:			; <UNDEFINED> instruction: 0xf7f5220a
    d140:			; <UNDEFINED> instruction: 0x4611bef1
    d144:			; <UNDEFINED> instruction: 0xf7f5220a
    d148:			; <UNDEFINED> instruction: 0xf04fbeed
    d14c:			; <UNDEFINED> instruction: 0x477030ff
    d150:	andeq	ip, r1, sl, lsr #6
    d154:	svclt	0x00c8f7f5
    d158:	mvnsmi	lr, #737280	; 0xb4000
    d15c:	strmi	r2, [r4], -r1, lsl #2
    d160:			; <UNDEFINED> instruction: 0xf7f62000
    d164:	vmlami.f16	s29, s29, s24	; <UNPREDICTABLE>
    d168:	andcc	r4, r1, lr, ror r4
    d16c:	strcs	sp, [r0, -sl, rrx]
    d170:	strmi	r2, [r8], -r1, lsl #2
    d174:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d178:	rsbsle	r3, r2, r1
    d17c:	tstcs	r1, r0, lsl #10
    d180:			; <UNDEFINED> instruction: 0xf7f62002
    d184:	andcc	lr, r1, ip, ror r9
    d188:	blmi	11c1228 <__assert_fail@plt+0x11bdbbc>
    d18c:	svclt	0x00182d02
    d190:			; <UNDEFINED> instruction: 0xf04f2f02
    d194:	svclt	0x000c0900
    d198:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d19c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d1a0:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d1a4:	svccs	0x0001b19e
    d1a8:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    d1ac:			; <UNDEFINED> instruction: 0xf1b9d035
    d1b0:	eorsle	r0, ip, r1, lsl #30
    d1b4:	svceq	0x0000f1b8
    d1b8:	bmi	f011f0 <__assert_fail@plt+0xefdb84>
    d1bc:	ldrtmi	r4, [r0], -r3, lsr #12
    d1c0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d1c4:	stmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d1c8:			; <UNDEFINED> instruction: 0xf7f62003
    d1cc:			; <UNDEFINED> instruction: 0xf1b8e876
    d1d0:	mvnsle	r0, r0, lsl #30
    d1d4:	mvnshi	lr, #12386304	; 0xbd0000
    d1d8:	ldm	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d1dc:	blcs	2671f0 <__assert_fail@plt+0x263b84>
    d1e0:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    d1e4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d1e8:	svc	0x00f0f7f5
    d1ec:	suble	r2, r7, r2, lsl #16
    d1f0:	mvnle	r2, r0, lsl #26
    d1f4:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    d1f8:	mcrcs	8, 0, r6, cr0, cr14, {0}
    d1fc:	svccs	0x0001d0e4
    d200:	ssatmi	sp, #25, fp, asr #3
    d204:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d208:	strtmi	r4, [r3], -sl, lsr #20
    d20c:	ldrtmi	r2, [r0], -r1, lsl #2
    d210:			; <UNDEFINED> instruction: 0xf7f6447a
    d214:	vstrcs.16	s28, [r1, #-12]	; <UNPREDICTABLE>
    d218:	bmi	a01944 <__assert_fail@plt+0x9fe2d8>
    d21c:	strtmi	r4, [r3], -r9, lsr #12
    d220:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    d224:	ldm	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d228:	svceq	0x0001f1b9
    d22c:	bmi	90193c <__assert_fail@plt+0x8fe2d0>
    d230:	strtmi	r4, [r3], -r9, asr #12
    d234:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    d238:	ldm	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d23c:	svceq	0x0000f1b8
    d240:			; <UNDEFINED> instruction: 0xe7c7d1bb
    d244:	stm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d248:	blcs	26725c <__assert_fail@plt+0x263bf0>
    d24c:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    d250:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    d254:	svc	0x00baf7f5
    d258:	svclt	0x000c2800
    d25c:	strcs	r2, [r2, -r1, lsl #14]
    d260:			; <UNDEFINED> instruction: 0xf7f6e786
    d264:	stmdavs	r3, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    d268:	orrle	r2, r7, r9, lsl #22
    d26c:	tstcs	r1, r5, lsl r8
    d270:			; <UNDEFINED> instruction: 0xf7f54478
    d274:	stmdacs	r1, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d278:	svclt	0x00184605
    d27c:	ldrb	r2, [lr, -r2, lsl #10]!
    d280:	svclt	0x00182d02
    d284:	svclt	0x000c2f02
    d288:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d28c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d290:	orrsle	r2, ip, r0, lsl #26
    d294:			; <UNDEFINED> instruction: 0xf04f4b06
    d298:	ldmpl	r3!, {r0, r8, fp}^
    d29c:	usada8	r1, lr, r8, r6
    d2a0:			; <UNDEFINED> instruction: 0x00019bbc
    d2a4:	andeq	r0, r0, r8, lsr #5
    d2a8:	andeq	r8, r0, lr, lsl #17
    d2ac:	andeq	r8, r0, r6, ror #15
    d2b0:			; <UNDEFINED> instruction: 0x000002b8
    d2b4:	andeq	r8, r0, r8, asr #15
    d2b8:	ldrdeq	r8, [r0], -lr
    d2bc:	strdeq	r8, [r0], -r2
    d2c0:	andeq	r8, r0, sl, ror r7
    d2c4:	andeq	r8, r0, ip, asr r7
    d2c8:	ldrbmi	fp, [r0, -r0, lsl #2]!
    d2cc:	strmi	r4, [r2], -r3, lsl #18
    d2d0:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    d2d4:			; <UNDEFINED> instruction: 0xf7ff4478
    d2d8:	svclt	0x0000bac5
    d2dc:			; <UNDEFINED> instruction: 0x000087be
    d2e0:	andeq	r8, r0, r0, ror #15
    d2e4:	ldmdblt	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2e8:			; <UNDEFINED> instruction: 0x4606b5f8
    d2ec:	strmi	r4, [pc], -r8, lsr #26
    d2f0:	bcs	1e4ec <__assert_fail@plt+0x1ae80>
    d2f4:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    d2f8:	bllt	1adeb50 <__assert_fail@plt+0x1adb4e4>
    d2fc:			; <UNDEFINED> instruction: 0x46304639
    d300:	svc	0x00b4f7f5
    d304:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    d308:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    d30c:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    d310:			; <UNDEFINED> instruction: 0xf7f6681d
    d314:	stmdacs	r0, {r2, fp, sp, lr, pc}
    d318:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    d31c:			; <UNDEFINED> instruction: 0xf005062d
    d320:	addlt	r4, r0, #1065353216	; 0x3f800000
    d324:	orrlt	r4, r3, #335544320	; 0x14000000
    d328:	rscle	r2, ip, r0, lsl #26
    d32c:	stc2	0, cr15, [r0], #-8
    d330:	eorvs	r2, r3, r0, lsl #6
    d334:	andcs	r4, r5, #24, 18	; 0x60000
    d338:	ldrbtmi	r2, [r9], #-0
    d33c:	mcr	7, 4, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    d340:	strtmi	r4, [r8], -r4, lsl #12
    d344:	stmia	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d348:			; <UNDEFINED> instruction: 0x4631463a
    d34c:	strtmi	r4, [r0], -r3, lsl #12
    d350:	blx	feecb354 <__assert_fail@plt+0xfeec7ce8>
    d354:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    d358:	blx	ff54936a <__assert_fail@plt+0xff545cfe>
    d35c:			; <UNDEFINED> instruction: 0x46304639
    d360:	svc	0x0084f7f5
    d364:	sbcle	r2, lr, r0, lsl #16
    d368:			; <UNDEFINED> instruction: 0xf7f5e7d0
    d36c:	stmdacs	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
    d370:	blmi	24169c <__assert_fail@plt+0x23e030>
    d374:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    d378:	svc	0x00d0f7f5
    d37c:	sbcle	r2, r2, r0, lsl #16
    d380:	addlt	r0, r0, #47185920	; 0x2d00000
    d384:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    d388:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    d38c:	sbfx	sp, r2, #3, #27
    d390:	andeq	r9, r1, r4, lsr sl
    d394:	andeq	r0, r0, r8, asr #5
    d398:	muleq	r0, sl, r7
    d39c:			; <UNDEFINED> instruction: 0x4604b510
    d3a0:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    d3a4:	strmi	fp, [r8], -r3, asr #2
    d3a8:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    d3ac:	strtmi	r4, [r0], -r1, lsl #12
    d3b0:			; <UNDEFINED> instruction: 0x4010e8bd
    d3b4:	svclt	0x00eaf7f5
    d3b8:	ldrmi	r4, [r9], -r0, lsr #12
    d3bc:			; <UNDEFINED> instruction: 0x4010e8bd
    d3c0:	svclt	0x00e4f7f5
    d3c4:	mrclt	7, 4, APSR_nzcv, cr8, cr5, {7}
    d3c8:			; <UNDEFINED> instruction: 0x4604b510
    d3cc:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    d3d0:	strmi	fp, [r8], -r3, asr #2
    d3d4:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    d3d8:	strtmi	r4, [r0], -r1, lsl #12
    d3dc:			; <UNDEFINED> instruction: 0x4010e8bd
    d3e0:	stmialt	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3e4:	ldrmi	r4, [r9], -r0, lsr #12
    d3e8:			; <UNDEFINED> instruction: 0x4010e8bd
    d3ec:	stmialt	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3f0:	blmi	171fd64 <__assert_fail@plt+0x171c6f8>
    d3f4:	push	{r1, r3, r4, r5, r6, sl, lr}
    d3f8:	strdlt	r4, [r7], r0
    d3fc:	pkhtbmi	r5, r1, r3, asr #17
    d400:	movwls	r6, #22555	; 0x581b
    d404:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d408:	svc	0x0068f7f5
    d40c:	vadd.i8	d18, d0, d5
    d410:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    d414:	bl	25f96c <__assert_fail@plt+0x25c300>
    d418:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    d41c:			; <UNDEFINED> instruction: 0xf7f54628
    d420:	stmdacs	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    d424:	addshi	pc, r3, r0, asr #32
    d428:	svc	0x0096f7f5
    d42c:			; <UNDEFINED> instruction: 0xf8df4e4f
    d430:	tstcs	r8, r0, asr #2
    d434:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    d438:	ldrbtmi	r4, [fp], #1150	; 0x47e
    d43c:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    d440:	bl	35ee50 <__assert_fail@plt+0x35b7e4>
    d444:			; <UNDEFINED> instruction: 0xf8da0001
    d448:	movwls	r3, #4096	; 0x1000
    d44c:	stm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d450:	svcls	0x00039c02
    d454:			; <UNDEFINED> instruction: 0xf8dae010
    d458:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    d45c:	blls	c1a54 <__assert_fail@plt+0xbe3e8>
    d460:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    d464:	strcs	r9, [r0, -r3, lsl #20]
    d468:	strls	r1, [r2], #-2276	; 0xfffff71c
    d46c:	streq	lr, [r7, -r2, asr #22]
    d470:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    d474:	rsble	r9, fp, r3, lsl #14
    d478:	ldrtmi	r4, [r9], -r0, lsr #12
    d47c:	movwcs	r2, #574	; 0x23e
    d480:	blx	1ac9498 <__assert_fail@plt+0x1ac5e2c>
    d484:	ldrtmi	r4, [r9], -r0, lsr #12
    d488:			; <UNDEFINED> instruction: 0xf8162300
    d48c:	eorscs	ip, lr, #2
    d490:	andgt	pc, r0, r5, lsl #17
    d494:	blx	18494ac <__assert_fail@plt+0x1845e40>
    d498:	movwcs	r2, #574	; 0x23e
    d49c:	strmi	r4, [ip], -r7, lsl #12
    d4a0:	blx	16c94b8 <__assert_fail@plt+0x16c5e4c>
    d4a4:			; <UNDEFINED> instruction: 0x46214638
    d4a8:			; <UNDEFINED> instruction: 0xf8162300
    d4ac:	eorscs	ip, lr, #2
    d4b0:	andgt	pc, r1, r5, lsl #17
    d4b4:	blx	14494cc <__assert_fail@plt+0x1445e60>
    d4b8:	movwcs	r2, #574	; 0x23e
    d4bc:	strmi	r4, [ip], -r7, lsl #12
    d4c0:	blx	12c94d8 <__assert_fail@plt+0x12c5e6c>
    d4c4:			; <UNDEFINED> instruction: 0x46214638
    d4c8:			; <UNDEFINED> instruction: 0xf8162300
    d4cc:	eorscs	ip, lr, #2
    d4d0:	andgt	pc, r2, r5, lsl #17
    d4d4:	blx	10494ec <__assert_fail@plt+0x1045e80>
    d4d8:	movwcs	r2, #574	; 0x23e
    d4dc:	strmi	r4, [ip], -r7, lsl #12
    d4e0:	blx	ec94f8 <__assert_fail@plt+0xec5e8c>
    d4e4:			; <UNDEFINED> instruction: 0x46214638
    d4e8:			; <UNDEFINED> instruction: 0xf8162300
    d4ec:	eorscs	ip, lr, #2
    d4f0:	andgt	pc, r3, r5, lsl #17
    d4f4:	blx	c4950c <__assert_fail@plt+0xc45ea0>
    d4f8:	movwcs	r2, #574	; 0x23e
    d4fc:	strmi	r4, [ip], -r7, lsl #12
    d500:	blx	ac9518 <__assert_fail@plt+0xac5eac>
    d504:	ldrtmi	r2, [r8], -r0, lsl #6
    d508:			; <UNDEFINED> instruction: 0xf8164621
    d50c:	eorscs	ip, lr, #2
    d510:	andgt	pc, r4, r5, lsl #17
    d514:	blx	84952c <__assert_fail@plt+0x845ec0>
    d518:	movwcs	r2, #574	; 0x23e
    d51c:	blx	749534 <__assert_fail@plt+0x745ec8>
    d520:			; <UNDEFINED> instruction: 0x46484659
    d524:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    d528:			; <UNDEFINED> instruction: 0xff38f7ff
    d52c:	orrsle	r2, r2, r0, lsl #16
    d530:			; <UNDEFINED> instruction: 0xf7f59801
    d534:			; <UNDEFINED> instruction: 0x4648efde
    d538:	blmi	29fd78 <__assert_fail@plt+0x29c70c>
    d53c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d540:	blls	1675b0 <__assert_fail@plt+0x163f44>
    d544:	qaddle	r4, sl, r9
    d548:	pop	{r0, r1, r2, ip, sp, pc}
    d54c:			; <UNDEFINED> instruction: 0x20168ff0
    d550:	svc	0x00cef7f5
    d554:	strb	r2, [pc, r0]!
    d558:	strb	r2, [sp, r0]!
    d55c:	ldcl	7, cr15, [lr, #-980]!	; 0xfffffc2c
    d560:	andeq	r9, r1, r0, lsr r9
    d564:	andeq	r0, r0, r0, lsr #5
    d568:	ldrdeq	r8, [r0], -lr
    d56c:	andeq	r8, r0, ip, asr #15
    d570:	ldrdeq	r4, [r0], -sl
    d574:	andeq	r9, r1, r8, ror #15
    d578:	mcrlt	7, 6, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    d57c:	stmdalt	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d580:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    d584:			; <UNDEFINED> instruction: 0xf7f5e006
    d588:			; <UNDEFINED> instruction: 0xf7f5ed48
    d58c:	stmdavs	r3, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    d590:	tstle	lr, r2, lsr #22
    d594:			; <UNDEFINED> instruction: 0xf7f51c68
    d598:	strtmi	lr, [r9], -r8, lsl #25
    d59c:	cmplt	r0, r4, lsl #12
    d5a0:	mrc	7, 3, APSR_nzcv, cr14, cr5, {7}
    d5a4:	strmi	r0, [r3], -sp, rrx
    d5a8:			; <UNDEFINED> instruction: 0x4620429c
    d5ac:	ldrmi	sp, [r8], -fp, ror #3
    d5b0:	movwcs	fp, #3384	; 0xd38
    d5b4:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    d5b8:			; <UNDEFINED> instruction: 0xf04fb5f8
    d5bc:	svcmi	0x001f33ff
    d5c0:	ldrbtmi	r6, [pc], #-3	; d5c8 <__assert_fail@plt+0x9f5c>
    d5c4:			; <UNDEFINED> instruction: 0x4605b191
    d5c8:			; <UNDEFINED> instruction: 0xf7f5460c
    d5cc:	mcrrne	14, 8, lr, r3, cr14
    d5d0:	eorle	r4, r5, r6, lsl #12
    d5d4:	vst1.8	{d20-d22}, [pc :128], r1
    d5d8:			; <UNDEFINED> instruction: 0xf7f56280
    d5dc:			; <UNDEFINED> instruction: 0x3001eeb8
    d5e0:	eorvs	fp, lr, ip, lsl pc
    d5e4:	andle	r2, fp, r0, lsl #8
    d5e8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    d5ec:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    d5f0:			; <UNDEFINED> instruction: 0x0624681c
    d5f4:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    d5f8:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    d5fc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    d600:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    d604:			; <UNDEFINED> instruction: 0xf7f5681d
    d608:	strmi	lr, [r4], -sl, lsl #29
    d60c:	strteq	fp, [sp], -r0, lsr #2
    d610:			; <UNDEFINED> instruction: 0xf005b284
    d614:	movwmi	r4, #16638	; 0x40fe
    d618:			; <UNDEFINED> instruction: 0xf7f64630
    d61c:	strb	lr, [r3, r8, lsl #16]!
    d620:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    d624:			; <UNDEFINED> instruction: 0xf7f5681d
    d628:			; <UNDEFINED> instruction: 0x4604ee7a
    d62c:	sbcsle	r2, fp, r0, lsl #16
    d630:	addlt	r0, r4, #47185920	; 0x2d00000
    d634:	rscsmi	pc, lr, r5
    d638:	ldrb	r4, [r5, r4, lsl #6]
    d63c:	andeq	r9, r1, r2, ror #14
    d640:	andeq	r0, r0, r8, asr #5
    d644:			; <UNDEFINED> instruction: 0xf04fb5f8
    d648:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    d64c:	andvs	r4, r3, r6, lsl #12
    d650:	tstlt	r1, #124, 8	; 0x7c000000
    d654:			; <UNDEFINED> instruction: 0xf7f54608
    d658:			; <UNDEFINED> instruction: 0x4605eff2
    d65c:	suble	r2, r8, r0, lsl #16
    d660:	mcr	7, 2, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    d664:	strmi	r1, [r7], -r3, asr #24
    d668:			; <UNDEFINED> instruction: 0x212fd035
    d66c:			; <UNDEFINED> instruction: 0xf7f54628
    d670:	tstlt	r8, r2, lsr pc
    d674:	andvc	r2, r3, r0, lsl #6
    d678:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    d67c:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    d680:	ldrtmi	r4, [r8], -r0, lsl #4
    d684:	mcr	7, 3, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    d688:	andsle	r3, r0, r1
    d68c:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    d690:	stcl	7, cr15, [r2], {245}	; 0xf5
    d694:			; <UNDEFINED> instruction: 0x46206037
    d698:	blmi	7bce80 <__assert_fail@plt+0x7b9814>
    d69c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    d6a0:			; <UNDEFINED> instruction: 0xf0040624
    d6a4:			; <UNDEFINED> instruction: 0xf04444fe
    d6a8:			; <UNDEFINED> instruction: 0x46200437
    d6ac:	blmi	67ce94 <__assert_fail@plt+0x679828>
    d6b0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    d6b4:	mrc	7, 1, APSR_nzcv, cr2, cr5, {7}
    d6b8:			; <UNDEFINED> instruction: 0xb1204604
    d6bc:	addlt	r0, r4, #56623104	; 0x3600000
    d6c0:	rscsmi	pc, lr, r6
    d6c4:	ldrtmi	r4, [r8], -r4, lsl #6
    d6c8:	svc	0x00b0f7f5
    d6cc:			; <UNDEFINED> instruction: 0xf7f54628
    d6d0:	strtmi	lr, [r0], -r4, lsr #25
    d6d4:	blmi	3fcebc <__assert_fail@plt+0x3f9850>
    d6d8:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    d6dc:	mrc	7, 0, APSR_nzcv, cr14, cr5, {7}
    d6e0:	stmdacs	r0, {r2, r9, sl, lr}
    d6e4:			; <UNDEFINED> instruction: 0x0636d0f2
    d6e8:			; <UNDEFINED> instruction: 0xf006b284
    d6ec:	movwmi	r4, #16638	; 0x40fe
    d6f0:	blmi	2476a8 <__assert_fail@plt+0x24403c>
    d6f4:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d6f8:	mrc	7, 0, APSR_nzcv, cr0, cr5, {7}
    d6fc:	stmdacs	r0, {r2, r9, sl, lr}
    d700:	strteq	sp, [fp], -r9, asr #1
    d704:			; <UNDEFINED> instruction: 0xf003b284
    d708:	tstmi	ip, #-134217725	; 0xf8000003
    d70c:	svclt	0x0000e7c3
    d710:	ldrdeq	r9, [r1], -r4
    d714:	andeq	r0, r0, r8, asr #5
    d718:	ldrbmi	r2, [r0, -r0]!
    d71c:	mvnsmi	lr, sp, lsr #18
    d720:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    d724:	blmi	ef7b30 <__assert_fail@plt+0xef44c4>
    d728:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    d72c:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    d730:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    d734:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    d738:			; <UNDEFINED> instruction: 0xf04f931d
    d73c:	strls	r0, [r0, #-768]	; 0xfffffd00
    d740:	mrc	7, 7, APSR_nzcv, cr10, cr5, {7}
    d744:			; <UNDEFINED> instruction: 0xf8bdbb80
    d748:	strmi	r3, [r4], -r4
    d74c:	tstle	sp, r1, lsl #22
    d750:	blcs	b4358 <__assert_fail@plt+0xb0cec>
    d754:	blcs	1bc3be0 <__assert_fail@plt+0x1bc0574>
    d758:	mrcne	8, 2, sp, cr8, cr11, {1}
    d75c:			; <UNDEFINED> instruction: 0xf7f51e9d
    d760:	strmi	lr, [r6], -r4, lsr #23
    d764:	eorsle	r2, lr, r0, lsl #16
    d768:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    d76c:			; <UNDEFINED> instruction: 0xf7f5462a
    d770:	ldrbpl	lr, [r4, #-3136]!	; 0xfffff3c0
    d774:	blmi	9e0020 <__assert_fail@plt+0x9dc9b4>
    d778:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d77c:	blls	7677ec <__assert_fail@plt+0x764180>
    d780:	qsuble	r4, sl, lr
    d784:	andslt	r4, lr, r0, lsr r6
    d788:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d78c:	strbmi	r4, [r1], -r4, lsr #16
    d790:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    d794:			; <UNDEFINED> instruction: 0xf898f7ff
    d798:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d79c:	strtmi	r4, [r6], -r1, asr #12
    d7a0:			; <UNDEFINED> instruction: 0xf7ff4478
    d7a4:			; <UNDEFINED> instruction: 0xe7e5f891
    d7a8:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    d7ac:			; <UNDEFINED> instruction: 0xf7f5681c
    d7b0:			; <UNDEFINED> instruction: 0xb120edb6
    d7b4:	addlt	r0, r0, #36, 12	; 0x2400000
    d7b8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    d7bc:			; <UNDEFINED> instruction: 0xf7f54320
    d7c0:			; <UNDEFINED> instruction: 0x4641eeb0
    d7c4:	strmi	r2, [r2], -r0, lsl #12
    d7c8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    d7cc:			; <UNDEFINED> instruction: 0xf87cf7ff
    d7d0:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d7d4:	strbmi	r4, [r1], -sl, lsr #12
    d7d8:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    d7dc:			; <UNDEFINED> instruction: 0xf874f7ff
    d7e0:			; <UNDEFINED> instruction: 0xf7f5e7c8
    d7e4:	blmi	4488dc <__assert_fail@plt+0x445270>
    d7e8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d7ec:	ldc	7, cr15, [r6, #980]	; 0x3d4
    d7f0:	strteq	fp, [r4], -r0, lsr #2
    d7f4:			; <UNDEFINED> instruction: 0xf004b280
    d7f8:			; <UNDEFINED> instruction: 0x432044fe
    d7fc:	mrc	7, 4, APSR_nzcv, cr0, cr5, {7}
    d800:	strmi	r4, [r2], -r1, asr #12
    d804:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    d808:			; <UNDEFINED> instruction: 0xf85ef7ff
    d80c:	svclt	0x0000e7b2
    d810:	strdeq	r9, [r1], -sl
    d814:	andeq	r0, r0, r0, lsr #5
    d818:	strdeq	r9, [r1], -r0
    d81c:	andeq	r9, r1, ip, lsr #11
    d820:	andeq	r8, r0, lr, lsl #7
    d824:			; <UNDEFINED> instruction: 0x000083b0
    d828:	andeq	r0, r0, r8, asr #5
    d82c:	andeq	r8, r0, r6, lsr r3
    d830:	andeq	r8, r0, r6, lsr #7
    d834:	andeq	r8, r0, sl, asr #7
    d838:			; <UNDEFINED> instruction: 0xf7f5b508
    d83c:	stmdacs	r0, {r3, r6, sl, fp, sp, lr, pc}
    d840:			; <UNDEFINED> instruction: 0x2000bfb8
    d844:			; <UNDEFINED> instruction: 0xf7f5db02
    d848:	strdcs	lr, [r1], -r2
    d84c:	svclt	0x0000bd08
    d850:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    d854:	svclt	0x00004770
    d858:	strdeq	r8, [r0], -r2
    d85c:	tstcs	r0, r8, lsr r5
    d860:			; <UNDEFINED> instruction: 0xffeef7fb
    d864:	strmi	r2, [r4], -r0, lsl #2
    d868:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    d86c:			; <UNDEFINED> instruction: 0xffe8f7fb
    d870:	strtmi	r4, [r0], -r5, lsl #12
    d874:			; <UNDEFINED> instruction: 0xf7fc4629
    d878:			; <UNDEFINED> instruction: 0x4603f837
    d87c:	ldrmi	r4, [sp], -r8, lsr #12
    d880:	bl	ff2cb85c <__assert_fail@plt+0xff2c81f0>
    d884:			; <UNDEFINED> instruction: 0xf7f54620
    d888:	blx	fed887b0 <__assert_fail@plt+0xfed85144>
    d88c:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    d890:	svclt	0x0000bd38
    d894:	andeq	r8, r0, r6, ror #7
    d898:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    d89c:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    d8a0:	teqlt	r4, r0, lsl r9
    d8a4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    d8a8:			; <UNDEFINED> instruction: 0xf7f54620
    d8ac:	movwcs	lr, #2998	; 0xbb6
    d8b0:			; <UNDEFINED> instruction: 0xf7ff602b
    d8b4:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d8b8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    d8bc:			; <UNDEFINED> instruction: 0xf7fc4605
    d8c0:	smlattcs	r0, fp, r9, pc	; <UNPREDICTABLE>
    d8c4:			; <UNDEFINED> instruction: 0xf7f54604
    d8c8:			; <UNDEFINED> instruction: 0xb198edba
    d8cc:	strtmi	r4, [r8], -pc, lsl #28
    d8d0:	andcs	r4, r0, #245760	; 0x3c000
    d8d4:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    d8d8:			; <UNDEFINED> instruction: 0xf7fc6034
    d8dc:	ldrdcs	pc, [r0, -sp]
    d8e0:			; <UNDEFINED> instruction: 0xf7f54604
    d8e4:			; <UNDEFINED> instruction: 0xb128edac
    d8e8:			; <UNDEFINED> instruction: 0xf7f54620
    d8ec:	ldmdavs	r4!, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    d8f0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    d8f4:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    d8f8:			; <UNDEFINED> instruction: 0xf7f56828
    d8fc:	eorvs	lr, ip, lr, lsl #23
    d900:	svclt	0x0000e7d0
    d904:	andeq	fp, r1, r0, lsl #23
    d908:	andeq	r8, r0, r2, lsr #7
    d90c:	andeq	fp, r1, r8, asr #22
    d910:	muleq	r0, r2, r3
    d914:	andeq	fp, r1, r6, lsr #22
    d918:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    d91c:	strmi	fp, [r5], -ip, asr #2
    d920:	ldcl	7, cr15, [ip], {245}	; 0xf5
    d924:			; <UNDEFINED> instruction: 0xf8104428
    d928:	blcs	bdc934 <__assert_fail@plt+0xbd92c8>
    d92c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    d930:	strtmi	sp, [r0], -r1
    d934:			; <UNDEFINED> instruction: 0x4628bd38
    d938:	ldcl	7, cr15, [sl, #-980]!	; 0xfffffc2c
    d93c:			; <UNDEFINED> instruction: 0xf7f54604
    d940:	cdpne	12, 4, cr14, cr3, cr14, {6}
    d944:	addsmi	r4, ip, #587202560	; 0x23000000
    d948:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    d94c:	stfnee	f2, [r0], #-0
    d950:	addmi	lr, r3, #2
    d954:	rscle	r7, ip, r9, lsl r0
    d958:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    d95c:	rscsle	r2, r8, pc, lsr #20
    d960:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    d964:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    d968:	svclt	0x00004770
    d96c:	andeq	r8, r0, sl, ror #5
    d970:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    d974:			; <UNDEFINED> instruction: 0xf7f54478
    d978:	lsrslt	lr, r0, ip
    d97c:	strmi	r7, [r4], -r3, lsl #16
    d980:			; <UNDEFINED> instruction: 0x4c0db91b
    d984:			; <UNDEFINED> instruction: 0x4620447c
    d988:			; <UNDEFINED> instruction: 0xf7ffbd10
    d98c:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d990:			; <UNDEFINED> instruction: 0x4604bf18
    d994:			; <UNDEFINED> instruction: 0xf7ff4620
    d998:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d99c:	blmi	202170 <__assert_fail@plt+0x1feb04>
    d9a0:	strtmi	r2, [r0], -r1, lsl #4
    d9a4:	tstvc	sl, fp, ror r4
    d9a8:	stcmi	13, cr11, [r5], {16}
    d9ac:			; <UNDEFINED> instruction: 0x4620447c
    d9b0:	svclt	0x0000bd10
    d9b4:	andeq	r8, r0, r4, lsl #6
    d9b8:	andeq	r8, r0, ip, asr #5
    d9bc:	andeq	fp, r1, r8, ror sl
    d9c0:	andeq	r8, r0, r4, lsr #5
    d9c4:	tstlt	r0, r0, ror r5
    d9c8:	strmi	r7, [r4], -r3, lsl #16
    d9cc:			; <UNDEFINED> instruction: 0xf7ffb99b
    d9d0:	strcs	pc, [r0, #-4047]	; 0xfffff031
    d9d4:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    d9d8:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    d9dc:	bl	74b9b8 <__assert_fail@plt+0x74834c>
    d9e0:	tstcs	r0, r0, lsr #12
    d9e4:			; <UNDEFINED> instruction: 0xff2cf7fb
    d9e8:	strtmi	r4, [r8], -r3, lsl #12
    d9ec:	pop	{r0, r1, r4, r5, r7, sp, lr}
    d9f0:			; <UNDEFINED> instruction: 0xf7f54070
    d9f4:			; <UNDEFINED> instruction: 0xf7ffbb0f
    d9f8:	cdpne	15, 0, cr15, cr5, cr15, {4}
    d9fc:	qadd16mi	fp, ip, r8
    da00:			; <UNDEFINED> instruction: 0xf7ff4620
    da04:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    da08:	blmi	1021a4 <__assert_fail@plt+0xfeb38>
    da0c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    da10:			; <UNDEFINED> instruction: 0xe7e0711a
    da14:	andeq	fp, r1, r4, asr #20
    da18:	andeq	fp, r1, lr, lsl #20
    da1c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    da20:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    da24:	strtmi	fp, [r0], -ip, lsl #2
    da28:			; <UNDEFINED> instruction: 0xf7ffbd38
    da2c:	strtmi	pc, [r1], -r1, lsr #31
    da30:			; <UNDEFINED> instruction: 0xff06f7fb
    da34:	adcvs	r4, r8, r4, lsl #12
    da38:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    da3c:	strdeq	fp, [r1], -ip
    da40:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    da44:	blx	fec2beac <__assert_fail@plt+0xfec28840>
    da48:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    da4c:	svclt	0x00004770
    da50:	ldrdeq	fp, [r1], -sl
    da54:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    da58:	svclt	0x00004770
    da5c:	andeq	r7, r0, lr, ror r6
    da60:	blmi	fe8e04f0 <__assert_fail@plt+0xfe8dce84>
    da64:	push	{r1, r3, r4, r5, r6, sl, lr}
    da68:	ldrshtlt	r4, [r0], r0
    da6c:	pkhtbmi	r5, r9, r3, asr #17
    da70:	stcmi	6, cr4, [r0, #520]!	; 0x208
    da74:			; <UNDEFINED> instruction: 0x932f681b
    da78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    da7c:	andvs	r2, fp, r0, lsl #6
    da80:			; <UNDEFINED> instruction: 0xf7ff447d
    da84:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    da88:	rsbshi	pc, r0, #14614528	; 0xdf0000
    da8c:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    da90:	ldrbtmi	sl, [r8], #3844	; 0xf04
    da94:			; <UNDEFINED> instruction: 0xf7f53504
    da98:			; <UNDEFINED> instruction: 0x4642ea74
    da9c:	strtmi	r2, [r3], -pc, lsr #2
    daa0:	ldrtmi	r9, [r0], -r0
    daa4:	stcl	7, cr15, [r4], #980	; 0x3d4
    daa8:			; <UNDEFINED> instruction: 0x4631463a
    daac:			; <UNDEFINED> instruction: 0xf7f52003
    dab0:	stmdblt	r8!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    dab4:			; <UNDEFINED> instruction: 0xf4039b08
    dab8:			; <UNDEFINED> instruction: 0xf5b34370
    dabc:	andsle	r4, sp, r0, lsl #31
    dac0:	blmi	14bc1c <__assert_fail@plt+0x1485b0>
    dac4:	mvnle	r2, r0, lsl #24
    dac8:	ldrdcc	pc, [r0], -r9
    dacc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    dad0:	orreq	pc, r0, #67	; 0x43
    dad4:	andcc	pc, r0, r9, asr #17
    dad8:			; <UNDEFINED> instruction: 0xffa0f7ff
    dadc:	stc	7, cr15, [r8], #980	; 0x3d4
    dae0:	bmi	fe1df2f8 <__assert_fail@plt+0xfe1dbc8c>
    dae4:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    dae8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    daec:	subsmi	r9, sl, pc, lsr #22
    daf0:	rschi	pc, r7, r0, asr #32
    daf4:	eorslt	r4, r0, r0, lsr #12
    daf8:			; <UNDEFINED> instruction: 0x87f0e8bd
    dafc:			; <UNDEFINED> instruction: 0xf7f59c0a
    db00:	addmi	lr, r4, #64, 20	; 0x40000
    db04:			; <UNDEFINED> instruction: 0xf8d9d008
    db08:			; <UNDEFINED> instruction: 0xf0433000
    db0c:			; <UNDEFINED> instruction: 0xf8c90304
    db10:			; <UNDEFINED> instruction: 0xf1ba3000
    db14:	sbcsle	r0, fp, r0, lsl #30
    db18:			; <UNDEFINED> instruction: 0xf7f54630
    db1c:	vstrne	d30, [r3, #896]	; 0x380
    db20:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    db24:	ldrdcc	pc, [r0], -r9
    db28:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    db2c:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    db30:	msreq	CPSR_fsxc, #192, 2	; 0x30
    db34:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    db38:			; <UNDEFINED> instruction: 0xf7f54479
    db3c:			; <UNDEFINED> instruction: 0x463aeafe
    db40:	andcs	r4, r3, r1, lsr r6
    db44:	ldc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    db48:	cmple	r6, r0, lsl #16
    db4c:			; <UNDEFINED> instruction: 0xf4039b08
    db50:			; <UNDEFINED> instruction: 0xf5b34370
    db54:	rsble	r4, sl, r0, lsl #31
    db58:	ldrdcc	pc, [r0], -r9
    db5c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    db60:	andcc	pc, r0, r9, asr #17
    db64:	svceq	0x0000f1ba
    db68:	blmi	1a01e38 <__assert_fail@plt+0x19fe7cc>
    db6c:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    db70:	subsle	r2, r2, r0, lsl #22
    db74:	ldrdcc	pc, [r0], -r9
    db78:			; <UNDEFINED> instruction: 0xf043ac1e
    db7c:			; <UNDEFINED> instruction: 0xf8c90320
    db80:			; <UNDEFINED> instruction: 0xf7ff3000
    db84:	andls	pc, r3, fp, asr #30
    db88:	bl	fea4bb64 <__assert_fail@plt+0xfea484f8>
    db8c:	strtmi	r9, [r1], -r3, lsl #20
    db90:	andcs	r4, r2, r3, lsl #12
    db94:	ldcl	7, cr15, [r8], #-980	; 0xfffffc2c
    db98:	cmncs	r8, r0, lsr #12
    db9c:	ldc2l	0, cr15, [r2], {1}
    dba0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    dba4:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    dba8:	movwcs	r4, #1538	; 0x602
    dbac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    dbb0:			; <UNDEFINED> instruction: 0xf844f7fc
    dbb4:	strtmi	r4, [r8], -r4, lsl #12
    dbb8:	b	bcbb94 <__assert_fail@plt+0xbc8528>
    dbbc:	subsle	r2, r9, r0, lsl #24
    dbc0:			; <UNDEFINED> instruction: 0x4621463a
    dbc4:			; <UNDEFINED> instruction: 0xf7f52003
    dbc8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    dbcc:			; <UNDEFINED> instruction: 0xf7f5d041
    dbd0:	stmdavs	r3, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    dbd4:	blcs	9f3f0 <__assert_fail@plt+0x9bd84>
    dbd8:			; <UNDEFINED> instruction: 0xf8d9d053
    dbdc:			; <UNDEFINED> instruction: 0xf0433000
    dbe0:			; <UNDEFINED> instruction: 0xf8c90301
    dbe4:			; <UNDEFINED> instruction: 0xf1ba3000
    dbe8:			; <UNDEFINED> instruction: 0xf47f0f00
    dbec:	qsub16mi	sl, r0, sl
    dbf0:	b	4cbbcc <__assert_fail@plt+0x4c8560>
    dbf4:	ldrdcc	pc, [r0], -r9
    dbf8:			; <UNDEFINED> instruction: 0xf7f5e76a
    dbfc:	stmdavs	r3, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    dc00:	orrle	r2, pc, r2, lsl #22
    dc04:	ldrtmi	r4, [r0], -r2, asr #18
    dc08:			; <UNDEFINED> instruction: 0xf7ff4479
    dc0c:			; <UNDEFINED> instruction: 0xb1b8fbc7
    dc10:	ldrdcc	pc, [r0], -r9
    dc14:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    dc18:			; <UNDEFINED> instruction: 0x4630e75a
    dc1c:	stc	7, cr15, [r8], {245}	; 0xf5
    dc20:	stccs	6, cr4, [r0], {4}
    dc24:	svcge	0x005df47f
    dc28:	ldrdcc	pc, [r0], -r9
    dc2c:	stcls	7, cr14, [sl], {80}	; 0x50
    dc30:	stmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc34:	orrle	r4, pc, r4, lsl #5
    dc38:	ldreq	r9, [sl], r8, lsl #22
    dc3c:	ldr	sp, [r4, ip, lsl #3]
    dc40:			; <UNDEFINED> instruction: 0x4631463a
    dc44:			; <UNDEFINED> instruction: 0xf7f52003
    dc48:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    dc4c:	svcge	0x007ef43f
    dc50:	blls	2479f8 <__assert_fail@plt+0x24438c>
    dc54:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    dc58:	svcmi	0x0080f5b3
    dc5c:			; <UNDEFINED> instruction: 0xf8d9d01b
    dc60:			; <UNDEFINED> instruction: 0xf0433000
    dc64:			; <UNDEFINED> instruction: 0xf8c90308
    dc68:			; <UNDEFINED> instruction: 0xf1ba3000
    dc6c:			; <UNDEFINED> instruction: 0xf47f0f00
    dc70:			; <UNDEFINED> instruction: 0xe7bcaf38
    dc74:	ldrdcc	pc, [r0], -r9
    dc78:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    dc7c:	andcc	pc, r0, r9, asr #17
    dc80:			; <UNDEFINED> instruction: 0xf1bae726
    dc84:	andle	r0, pc, r0, lsl #30
    dc88:	ldrdcc	pc, [r0], -r9
    dc8c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    dc90:	andcc	pc, r0, r9, asr #17
    dc94:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    dc98:	ldmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc9c:	bicsle	r4, lr, r5, lsl #5
    dca0:	ldreq	r9, [fp], r8, lsl #22
    dca4:			; <UNDEFINED> instruction: 0xe71cd1db
    dca8:			; <UNDEFINED> instruction: 0x4620491a
    dcac:			; <UNDEFINED> instruction: 0xf7ff4479
    dcb0:	hvclt	4021	; 0xfb5
    dcb4:	ldrdcc	pc, [r0], -r9
    dcb8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    dcbc:	andcc	pc, r0, r9, asr #17
    dcc0:			; <UNDEFINED> instruction: 0xf7f5e795
    dcc4:	ldrtmi	lr, [sl], -ip, asr #19
    dcc8:	andcs	r4, r3, r1, lsr r6
    dccc:	ldcl	7, cr15, [sl], #-980	; 0xfffffc2c
    dcd0:	adcle	r2, r6, r0, lsl #16
    dcd4:	ldrdcc	pc, [r0], -r9
    dcd8:	bcs	a7d88 <__assert_fail@plt+0xa471c>
    dcdc:			; <UNDEFINED> instruction: 0xf043bf14
    dce0:			; <UNDEFINED> instruction: 0xf0430301
    dce4:			; <UNDEFINED> instruction: 0xf8c90340
    dce8:	str	r3, [r0, r0]
    dcec:	andeq	r9, r1, r0, asr #5
    dcf0:	andeq	r0, r0, r0, lsr #5
    dcf4:	muleq	r1, ip, r0
    dcf8:	andeq	r8, r0, lr, ror #7
    dcfc:	strdeq	r8, [r0], -r2
    dd00:	andeq	r9, r1, lr, lsr r2
    dd04:	andeq	r8, r0, r0, ror r1
    dd08:			; <UNDEFINED> instruction: 0x0001b8b0
    dd0c:	andeq	r8, r0, r2, ror #1
    dd10:	andeq	r4, r0, ip, lsl #4
    dd14:	andeq	r4, r0, r8, ror #2
    dd18:	addlt	fp, r2, r0, lsl r5
    dd1c:	bmi	3e0d5c <__assert_fail@plt+0x3dd6f0>
    dd20:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    dd24:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    dd28:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd2c:			; <UNDEFINED> instruction: 0xf04f9301
    dd30:	mrslt	r0, (UNDEF: 120)
    dd34:	blmi	2a0568 <__assert_fail@plt+0x29cefc>
    dd38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dd3c:	blls	67dac <__assert_fail@plt+0x64740>
    dd40:	qaddle	r4, sl, r6
    dd44:	ldclt	0, cr11, [r0, #-8]
    dd48:			; <UNDEFINED> instruction: 0xf7ff4669
    dd4c:	rscvs	pc, r0, r9, lsl #29
    dd50:			; <UNDEFINED> instruction: 0xf7f5e7f0
    dd54:	svclt	0x0000e984
    dd58:	strdeq	fp, [r1], -sl
    dd5c:	andeq	r9, r1, r0
    dd60:	andeq	r0, r0, r0, lsr #5
    dd64:	andeq	r8, r1, ip, ror #31
    dd68:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dd6c:	svclt	0x00004770
    dd70:	andeq	r7, r0, sl, lsr #30
    dd74:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dd78:	svclt	0x00004770
    dd7c:	andeq	r7, r0, sl, lsr #30
    dd80:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dd84:	svclt	0x00004770
    dd88:	andeq	r7, r0, lr, lsr #30
    dd8c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dd90:	svclt	0x00004770
    dd94:	andeq	r7, r0, r6, asr #30
    dd98:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dd9c:	svclt	0x00004770
    dda0:	muleq	r0, lr, r6
    dda4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dda8:	svclt	0x00004770
    ddac:	andeq	r7, r0, r2, asr #30
    ddb0:	addlt	fp, r2, r0, lsl r5
    ddb4:	bmi	520e08 <__assert_fail@plt+0x51d79c>
    ddb8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    ddbc:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    ddc0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ddc4:			; <UNDEFINED> instruction: 0xf04f9301
    ddc8:	mrslt	r0, (UNDEF: 120)
    ddcc:	blmi	3e0614 <__assert_fail@plt+0x3dcfa8>
    ddd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ddd4:	blls	67e44 <__assert_fail@plt+0x647d8>
    ddd8:	tstle	r1, sl, asr r0
    dddc:	ldclt	0, cr11, [r0, #-8]
    dde0:	smlalttlt	r6, r0, r0, r8
    dde4:	andcs	r4, r0, #180224	; 0x2c000
    dde8:			; <UNDEFINED> instruction: 0xf7fb4479
    ddec:	blmi	2cd148 <__assert_fail@plt+0x2c9adc>
    ddf0:	tstvs	r8, fp, ror r4
    ddf4:	strbtmi	lr, [r9], -sl, ror #15
    ddf8:	mrc2	7, 1, pc, cr2, cr15, {7}
    ddfc:	ldrb	r6, [r1, r0, ror #1]!
    de00:	stmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de04:	andeq	fp, r1, r2, ror #12
    de08:	andeq	r8, r1, r8, ror #30
    de0c:	andeq	r0, r0, r0, lsr #5
    de10:	andeq	r8, r1, r4, asr pc
    de14:	andeq	r4, r0, r4, lsr #5
    de18:	andeq	fp, r1, ip, lsr #12
    de1c:	cfstr32mi	mvfx11, [pc], {16}
    de20:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    de24:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    de28:			; <UNDEFINED> instruction: 0xf7f5b96b
    de2c:	lslvs	lr, r8, #24
    de30:	blmi	2fd278 <__assert_fail@plt+0x2f9c0c>
    de34:	andmi	pc, sp, #64, 4
    de38:	stmdami	fp, {r1, r3, r8, fp, lr}
    de3c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    de40:			; <UNDEFINED> instruction: 0xf7fe4478
    de44:	blmi	28d988 <__assert_fail@plt+0x28a31c>
    de48:	andmi	pc, lr, #64, 4
    de4c:	stmdami	r9, {r3, r8, fp, lr}
    de50:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    de54:			; <UNDEFINED> instruction: 0xf7fe4478
    de58:	svclt	0x0000fec5
    de5c:	strdeq	fp, [r1], -ip
    de60:	andeq	r8, r0, r8, asr #32
    de64:			; <UNDEFINED> instruction: 0x00007ebe
    de68:	ldrdeq	r7, [r0], -r4
    de6c:	andeq	r8, r0, r4, lsr r0
    de70:	andeq	r7, r0, sl, lsr #29
    de74:	ldrdeq	r7, [r0], -ip
    de78:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    de7c:	andcs	r4, r1, #162816	; 0x27c00
    de80:	cmpvs	sl, fp, ror r4
    de84:	vadd.i8	d2, d0, d11
    de88:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    de8c:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    de90:	eoreq	r0, sl, r6, lsr #32
    de94:	subseq	r0, r0, sp, lsr r0
    de98:	rsbseq	r0, r6, r3, rrx
    de9c:	addseq	r0, fp, r9, lsl #1
    dea0:	sbceq	r0, r1, lr, lsr #1
    dea4:	blmi	fe58dedc <__assert_fail@plt+0xfe58a870>
    dea8:	blvs	ff61f09c <__assert_fail@plt+0xff61ba30>
    deac:			; <UNDEFINED> instruction: 0xf0002800
    deb0:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    deb4:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    deb8:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    debc:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    dec0:	blcs	1f6d0 <__assert_fail@plt+0x1c064>
    dec4:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    dec8:	ldrmi	r4, [r8], -pc, lsl #19
    decc:			; <UNDEFINED> instruction: 0xf7fb4479
    ded0:	blmi	fe3cda64 <__assert_fail@plt+0xfe3ca3f8>
    ded4:	bicsvs	r4, r8, fp, ror r4
    ded8:	pop	{r3, r8, sl, fp, ip, sp, pc}
    dedc:	andcs	r4, r0, r8
    dee0:	blmi	fe307250 <__assert_fail@plt+0xfe303be4>
    dee4:	bvs	61f0d8 <__assert_fail@plt+0x61ba6c>
    dee8:	mvnle	r2, r0, lsl #16
    deec:			; <UNDEFINED> instruction: 0x4602699b
    def0:			; <UNDEFINED> instruction: 0xf0002b00
    def4:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    def8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    defc:	mcr2	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    df00:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    df04:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    df08:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    df0c:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    df10:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    df14:	blcs	1f724 <__assert_fail@plt+0x1c0b8>
    df18:	adchi	pc, r0, r0
    df1c:	ldrmi	r4, [r8], -r0, lsl #19
    df20:			; <UNDEFINED> instruction: 0xf7fb4479
    df24:	blmi	200da10 <__assert_fail@plt+0x200a3a4>
    df28:	subsvs	r4, r8, #2063597568	; 0x7b000000
    df2c:	blmi	1fbd354 <__assert_fail@plt+0x1fb9ce8>
    df30:	bvs	fe61f124 <__assert_fail@plt+0xfe61bab8>
    df34:			; <UNDEFINED> instruction: 0xd1bc2800
    df38:			; <UNDEFINED> instruction: 0x4602699b
    df3c:			; <UNDEFINED> instruction: 0xf0002b00
    df40:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    df44:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    df48:	mcr2	7, 5, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    df4c:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    df50:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    df54:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    df58:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    df5c:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    df60:	blcs	1f770 <__assert_fail@plt+0x1c104>
    df64:	addshi	pc, sp, r0
    df68:			; <UNDEFINED> instruction: 0x46184973
    df6c:			; <UNDEFINED> instruction: 0xf7fb4479
    df70:	blmi	1ccd9c4 <__assert_fail@plt+0x1cca358>
    df74:	tstvs	r8, #2063597568	; 0x7b000000
    df78:	blmi	1c7d3a0 <__assert_fail@plt+0x1c79d34>
    df7c:	blvs	161f170 <__assert_fail@plt+0x161bb04>
    df80:	orrsle	r2, r6, r0, lsl #16
    df84:			; <UNDEFINED> instruction: 0x4602699b
    df88:			; <UNDEFINED> instruction: 0xf0002b00
    df8c:	stmdbmi	sp!, {r0, r1, r7, pc}^
    df90:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    df94:	mcr2	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    df98:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    df9c:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    dfa0:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    dfa4:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    dfa8:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    dfac:	blcs	1f7bc <__assert_fail@plt+0x1c150>
    dfb0:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    dfb4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    dfb8:	mcr2	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    dfbc:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    dfc0:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    dfc4:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    dfc8:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    dfcc:	svcge	0x0071f47f
    dfd0:			; <UNDEFINED> instruction: 0x4602699b
    dfd4:	suble	r2, pc, r0, lsl #22
    dfd8:	ldrmi	r4, [r8], -r0, ror #18
    dfdc:			; <UNDEFINED> instruction: 0xf7fb4479
    dfe0:	blmi	180d954 <__assert_fail@plt+0x180a2e8>
    dfe4:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    dfe8:	blmi	17bd410 <__assert_fail@plt+0x17b9da4>
    dfec:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    dff0:			; <UNDEFINED> instruction: 0xf47f2800
    dff4:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    dff8:	blcs	1f808 <__assert_fail@plt+0x1c19c>
    dffc:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    e000:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e004:	mcr2	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    e008:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    e00c:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    e010:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    e014:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    e018:	svcge	0x004bf47f
    e01c:			; <UNDEFINED> instruction: 0x4602699b
    e020:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    e024:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    e028:	mrc2	7, 1, pc, cr6, cr11, {7}
    e02c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    e030:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    e034:			; <UNDEFINED> instruction: 0x4602699b
    e038:	suble	r2, r0, r0, lsl #22
    e03c:	ldrmi	r4, [r8], -pc, asr #18
    e040:			; <UNDEFINED> instruction: 0xf7fb4479
    e044:	blmi	13cd8f0 <__assert_fail@plt+0x13ca284>
    e048:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    e04c:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    e050:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    e054:			; <UNDEFINED> instruction: 0xf7fb4478
    e058:			; <UNDEFINED> instruction: 0xe7e7fe1f
    e05c:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    e060:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e064:	mrc2	7, 0, pc, cr8, cr11, {7}
    e068:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    e06c:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    e070:			; <UNDEFINED> instruction: 0xf7fb4478
    e074:	bfi	pc, r1, (invalid: 28:7)	; <UNPREDICTABLE>
    e078:	stmdami	r9, {r3, r6, r8, fp, lr}^
    e07c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e080:	mcr2	7, 0, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    e084:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    e088:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    e08c:			; <UNDEFINED> instruction: 0xf7fb4478
    e090:	ldrb	pc, [fp, -r3, lsl #28]	; <UNPREDICTABLE>
    e094:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    e098:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e09c:	ldc2l	7, cr15, [ip, #1004]!	; 0x3ec
    e0a0:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    e0a4:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    e0a8:			; <UNDEFINED> instruction: 0xf7fb4478
    e0ac:			; <UNDEFINED> instruction: 0xe760fdf5
    e0b0:	stmdami	r3, {r1, r6, r8, fp, lr}^
    e0b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e0b8:	stc2l	7, cr15, [lr, #1004]!	; 0x3ec
    e0bc:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    e0c0:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    e0c4:			; <UNDEFINED> instruction: 0xf7fb4478
    e0c8:	ldr	pc, [ip, r7, ror #27]!
    e0cc:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    e0d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e0d4:	stc2l	7, cr15, [r0, #1004]!	; 0x3ec
    e0d8:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    e0dc:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    e0e0:			; <UNDEFINED> instruction: 0xf7fb4478
    e0e4:	usat	pc, #20, r9, asr #27	; <UNPREDICTABLE>
    e0e8:	vpmin.s8	d20, d0, d28
    e0ec:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    e0f0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    e0f4:			; <UNDEFINED> instruction: 0xf7fe3214
    e0f8:	svclt	0x0000fd65
    e0fc:	muleq	r1, ip, r5
    e100:	andeq	fp, r1, r4, ror r5
    e104:	andeq	fp, r1, r6, ror #10
    e108:	andeq	r7, r0, ip, ror lr
    e10c:	andeq	fp, r1, r8, asr #10
    e110:	andeq	fp, r1, r8, lsr r5
    e114:	andeq	r7, r0, lr, ror #28
    e118:	andeq	fp, r1, sl, lsl r5
    e11c:	andeq	fp, r1, r2, lsl r5
    e120:	andeq	r7, r0, r8, asr lr
    e124:	strdeq	fp, [r1], -r4
    e128:	andeq	fp, r1, ip, ror #9
    e12c:	andeq	r7, r0, r6, asr #28
    e130:	andeq	fp, r1, lr, asr #9
    e134:	andeq	fp, r1, r6, asr #9
    e138:	andeq	r7, r0, r4, ror #28
    e13c:	andeq	fp, r1, r8, lsr #9
    e140:	andeq	fp, r1, r0, lsr #9
    e144:	andeq	r7, r0, lr, ror #28
    e148:	andeq	fp, r1, r2, lsl #9
    e14c:	andeq	fp, r1, sl, ror r4
    e150:	andeq	r7, r0, lr, asr lr
    e154:	andeq	fp, r1, lr, asr r4
    e158:	andeq	fp, r1, r6, asr r4
    e15c:	andeq	r7, r0, r0, asr lr
    e160:	andeq	fp, r1, r8, lsr r4
    e164:	andeq	fp, r1, r0, lsr r4
    e168:	andeq	r7, r0, sl, asr lr
    e16c:	andeq	fp, r1, r2, lsl r4
    e170:	andeq	fp, r1, sl, lsl #8
    e174:	muleq	r0, r2, sp
    e178:	andeq	fp, r1, lr, ror #7
    e17c:	andeq	r7, r0, r0, ror #27
    e180:	ldrdeq	fp, [r1], -r4
    e184:	andeq	r7, r0, lr, ror #26
    e188:	andeq	r7, r0, ip, asr #24
    e18c:	andeq	r7, r0, r0, lsr #26
    e190:	andeq	r7, r0, r2, ror #23
    e194:	strdeq	r7, [r0], -lr
    e198:	ldrdeq	r7, [r0], -r4
    e19c:	andeq	r7, r0, ip, asr #27
    e1a0:	andeq	r7, r0, r6, asr #23
    e1a4:	andeq	r7, r0, sl, lsl sp
    e1a8:	andeq	r7, r0, r4, lsl ip
    e1ac:	andeq	r7, r0, r4, ror sp
    e1b0:	andeq	r7, r0, sl, lsr #23
    e1b4:	andeq	r7, r0, r6, asr #26
    e1b8:	strdeq	r7, [r0], -r8
    e1bc:	andeq	r7, r0, r4, ror #26
    e1c0:	andeq	r7, r0, lr, lsl #23
    e1c4:	andeq	r7, r0, r2, ror #26
    e1c8:	andeq	r7, r0, r0, lsl #23
    e1cc:	muleq	r0, ip, ip
    e1d0:	andeq	r7, r0, lr, asr #23
    e1d4:	andeq	r7, r0, lr, ror ip
    e1d8:	andeq	r7, r0, r4, ror #22
    e1dc:	muleq	r0, r4, sp
    e1e0:	andeq	r7, r0, sl, lsl #24
    e1e4:			; <UNDEFINED> instruction: 0xf7ff2001
    e1e8:	svclt	0x0000bb57
    e1ec:	andeq	r0, r0, r0
    e1f0:	mcrne	4, 2, fp, cr12, cr0, {0}
    e1f4:	msrne	SPSR_fsc, #64, 4
    e1f8:	bl	ff118608 <__assert_fail@plt+0xff114f9c>
    e1fc:	svclt	0x00c41444
    e200:	tstcc	r7, r9, lsl #1
    e204:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    e208:			; <UNDEFINED> instruction: 0xf100bfd8
    e20c:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
    e210:	vmov.i32	d21, #6225920	; 0x005f0000
    e214:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
    e218:			; <UNDEFINED> instruction: 0xf64cbfc4
    e21c:			; <UNDEFINED> instruction: 0xf6cc43cd
    e220:			; <UNDEFINED> instruction: 0xf50243cc
    e224:	blx	fe112d76 <__assert_fail@plt+0xfe10f70a>
    e228:			; <UNDEFINED> instruction: 0xf502c400
    e22c:	svclt	0x00c87239
    e230:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
    e234:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
    e238:	bl	fe8be160 <__assert_fail@plt+0xfe8baaf4>
    e23c:			; <UNDEFINED> instruction: 0x17c102d1
    e240:	cmnne	r4, r1, asr #23
    e244:	eoreq	lr, r0, r0, lsr sl
    e248:	ldrmi	fp, [r8], -r8, lsr #30
    e24c:			; <UNDEFINED> instruction: 0xf85d3101
    e250:	addne	r4, r3, r4, lsl #22
    e254:	cmpeq	r1, r1, lsl #22
    e258:	b	c55580 <__assert_fail@plt+0xc51f14>
    e25c:	svclt	0x00280121
    e260:	bl	fe8dfa6c <__assert_fail@plt+0xfe8dc400>
    e264:	ldrmi	r0, [r0], #-161	; 0xffffff5f
    e268:	svclt	0x00004770
    e26c:	svcmi	0x00f0e92d
    e270:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
    e274:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
    e278:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
    e27c:	strcc	pc, [pc], -fp, asr #5
    e280:	addlt	r4, r5, r5, lsl #12
    e284:	strmi	pc, [r9, -r5, asr #12]!
    e288:	streq	pc, [r4], #-2982	; 0xfffff45a
    e28c:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    e290:	strtmi	pc, [r8], -r5, asr #12
    e294:	strcs	pc, [pc, ip, asr #5]
    e298:	strcs	pc, [pc], r0, asr #5
    e29c:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
    e2a0:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
    e2a4:	andne	lr, r1, #3358720	; 0x334000
    e2a8:	beq	932ebc <__assert_fail@plt+0x92f850>
    e2ac:	strcc	lr, [r1], #-0
    e2b0:	strtmi	r2, [r0], -r1, lsl #4
    e2b4:			; <UNDEFINED> instruction: 0xf7ff4611
    e2b8:	blx	20e12e <__assert_fail@plt+0x20aac2>
    e2bc:			; <UNDEFINED> instruction: 0xf004f304
    e2c0:	bl	fed8ead4 <__assert_fail@plt+0xfed8b468>
    e2c4:	bl	fe952198 <__assert_fail@plt+0xfe94eb2c>
    e2c8:	movwle	r0, #20480	; 0x5000
    e2cc:	svcne	0x0033ebb9
    e2d0:	vrecps.f32	d27, d0, d24
    e2d4:	movwle	r1, #17261	; 0x436d
    e2d8:	svclt	0x000c2a00
    e2dc:			; <UNDEFINED> instruction: 0x73b7f44f
    e2e0:	addsmi	r4, r8, #70254592	; 0x4300000
    e2e4:			; <UNDEFINED> instruction: 0xf640dce3
    e2e8:	vmlal.s<illegal width 8>	q8, d8, d3[0]
    e2ec:	strbne	r4, [r3, r1, lsr #4]
    e2f0:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e2f4:	andne	pc, r0, #133120	; 0x20800
    e2f8:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
    e2fc:	bl	ff0df344 <__assert_fail@plt+0xff0dbcd8>
    e300:	movwcc	r1, #4896	; 0x1320
    e304:	strcs	pc, [r4], -r9, lsr #23
    e308:	bleq	8a71c <__assert_fail@plt+0x870b0>
    e30c:			; <UNDEFINED> instruction: 0xf0042364
    e310:	ldmdbeq	r7!, {r0, r1, fp}^
    e314:	blx	d0af6 <__assert_fail@plt+0xcd48a>
    e318:	vst1.8	{d20}, [pc :64], r7
    e31c:	blx	eb246 <__assert_fail@plt+0xe7bda>
    e320:			; <UNDEFINED> instruction: 0xf10b4616
    e324:	andcs	r3, r1, #1044480	; 0xff000
    e328:	ldrbmi	r4, [r1], -r0, lsr #12
    e32c:			; <UNDEFINED> instruction: 0xff60f7ff
    e330:	mvnscc	pc, #-2147483646	; 0x80000002
    e334:	blcs	2d4bdc <__assert_fail@plt+0x2d1570>
    e338:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    e33c:	blmi	1ca350 <__assert_fail@plt+0x1c6ce4>
    e340:	svceq	0x00060f06
    e344:	streq	r0, [pc], -r6, lsl #12
    e348:	andscs	r0, pc, #15728640	; 0xf00000
    e34c:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
    e350:	svceq	0x000df1bb
    e354:			; <UNDEFINED> instruction: 0xf10bd050
    e358:	strb	r0, [r2, r1, lsl #22]!
    e35c:	addsmi	r2, r0, #-536870911	; 0xe0000001
    e360:	strdcc	sp, [r1], -r6
    e364:	lfmle	f4, 4, [pc, #-576]!	; e12c <__assert_fail@plt+0xaac0>
    e368:	svceq	0x000df1bb
    e36c:	svclt	0x000146da
    e370:	beq	8a4b4 <__assert_fail@plt+0x86e48>
    e374:	ldrbmi	r4, [r0], -r2, lsr #12
    e378:	cmple	r2, r4, asr r4
    e37c:	ldrpl	pc, [pc], -r8, asr #4
    e380:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
    e384:	blx	fe1b4f92 <__assert_fail@plt+0xfe1b1926>
    e388:	andsvs	r1, ip, r2, lsl #14
    e38c:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
    e390:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
    e394:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
    e398:	andge	pc, r0, r1, asr #17
    e39c:	cmnne	r7, #199680	; 0x30c00
    e3a0:	movwcc	r9, #7427	; 0x1d03
    e3a4:	b	c956f0 <__assert_fail@plt+0xc92084>
    e3a8:	svclt	0x00280222
    e3ac:	bl	dfbdc <__assert_fail@plt+0xdc570>
    e3b0:	eorvs	r0, r8, r3, asr #6
    e3b4:			; <UNDEFINED> instruction: 0xf5a41cd9
    e3b8:	b	cd2708 <__assert_fail@plt+0xccf09c>
    e3bc:	svclt	0x00280323
    e3c0:	addsne	r4, r2, fp, lsl #12
    e3c4:	eorsvc	pc, r9, r0, lsr #11
    e3c8:			; <UNDEFINED> instruction: 0x03a3eba2
    e3cc:	andlt	r1, r5, r0, asr #21
    e3d0:	svchi	0x00f0e8bd
    e3d4:	cmplt	lr, r7, asr r9
    e3d8:	addsmi	r2, r0, #28, 4	; 0xc0000001
    e3dc:			; <UNDEFINED> instruction: 0x3001dcbb
    e3e0:	sfmle	f4, 4, [ip], {144}	; 0x90
    e3e4:	beq	ca528 <__assert_fail@plt+0xc6ebc>
    e3e8:	strb	r1, [r7, r2, ror #28]
    e3ec:	svceq	0x0000f1b8
    e3f0:	andscs	fp, sp, #12, 30	; 0x30
    e3f4:			; <UNDEFINED> instruction: 0xe7f0221c
    e3f8:	movwcs	r3, #5121	; 0x1401
    e3fc:			; <UNDEFINED> instruction: 0xf04fe782
    e400:	vmulne.f32	s1, s4, s6
    e404:	ldr	r2, [r9, r1]!
    e408:	vpmax.s8	d20, d0, d3
    e40c:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
    e410:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    e414:	blx	ff5cc416 <__assert_fail@plt+0xff5c8daa>
    e418:	andeq	r7, r0, ip, lsl #24
    e41c:	muleq	r0, sl, sl
    e420:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    e424:			; <UNDEFINED> instruction: 0xf8104602
    e428:	blcc	c1d034 <__assert_fail@plt+0xc199c8>
    e42c:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
    e430:	mvnsle	r4, r8, lsl #5
    e434:	blcs	152c448 <__assert_fail@plt+0x1528ddc>
    e438:	ldrlt	sp, [r0, #-290]	; 0xfffffede
    e43c:			; <UNDEFINED> instruction: 0xf1021c93
    e440:	ldrmi	r0, [r8], -r8, lsl #8
    e444:	stmdavc	r1, {r0, r8, r9, ip, sp}
    e448:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    e44c:	addsmi	sp, ip, #28, 16	; 0x1c0000
    e450:	bvc	542c34 <__assert_fail@plt+0x53f5c8>
    e454:	svclt	0x00082c5a
    e458:	orrslt	r7, ip, r4, lsl #17
    e45c:	strle	r0, [r6], #-1570	; 0xfffff9de
    e460:	svc	0x0012f7f4
    e464:			; <UNDEFINED> instruction: 0xf8336803
    e468:	ldreq	r3, [fp], #20
    e46c:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
    e470:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
    e474:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    e478:			; <UNDEFINED> instruction: 0xf0842400
    e47c:	ldclt	0, cr0, [r0, #-4]
    e480:	ldrbmi	r2, [r0, -r0]!
    e484:	ldclt	0, cr2, [r0, #-4]
    e488:	ldclt	0, cr2, [r0, #-0]
    e48c:			; <UNDEFINED> instruction: 0xf8101d02
    e490:	blcc	c1d09c <__assert_fail@plt+0xc19a30>
    e494:	vqdmulh.s<illegal width 8>	d2, d0, d9
    e498:	addsmi	r8, r0, #131	; 0x83
    e49c:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    e4a0:	cmnle	sp, sp, lsr #22
    e4a4:	blcc	c2c5b8 <__assert_fail@plt+0xc28f4c>
    e4a8:	bcs	27b018 <__assert_fail@plt+0x2779ac>
    e4ac:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
    e4b0:	bcc	c2c6c0 <__assert_fail@plt+0xc29054>
    e4b4:	sfmcs	f3, 1, [r9], {212}	; 0xd4
    e4b8:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
    e4bc:	cmnle	r1, sp, lsr #24
    e4c0:	blx	1174f2 <__assert_fail@plt+0x113e86>
    e4c4:	blcc	570d8 <__assert_fail@plt+0x53a6c>
    e4c8:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
    e4cc:	blcc	c2c8e0 <__assert_fail@plt+0xc29274>
    e4d0:	bcs	27b040 <__assert_fail@plt+0x2779d4>
    e4d4:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
    e4d8:	sbcslt	r3, r5, #48, 20	; 0x30000
    e4dc:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
    e4e0:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    e4e4:	blcs	79d0f0 <__assert_fail@plt+0x799a84>
    e4e8:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
    e4ec:	msreq	CPSR_fs, #-2147483608	; 0x80000028
    e4f0:			; <UNDEFINED> instruction: 0xf383fab3
    e4f4:	bcs	10a68 <__assert_fail@plt+0xd3fc>
    e4f8:	movwcs	fp, #7944	; 0x1f08
    e4fc:	cmple	r4, r0, lsl #22
    e500:	svclt	0x00182a20
    e504:	cmple	sp, r9, lsl #20
    e508:	cmple	lr, r0, lsl #18
    e50c:	blcs	26cc20 <__assert_fail@plt+0x2695b4>
    e510:	blcs	83e178 <__assert_fail@plt+0x83ab0c>
    e514:	blcc	c42640 <__assert_fail@plt+0xc3efd4>
    e518:	bcs	27b088 <__assert_fail@plt+0x277a1c>
    e51c:	bvc	c462c <__assert_fail@plt+0xc0fc0>
    e520:	sbcslt	r3, r4, #48, 20	; 0x30000
    e524:	ldmdale	sp!, {r0, r3, sl, fp, sp}
    e528:	blx	11755a <__assert_fail@plt+0x113eee>
    e52c:	blcs	5d7140 <__assert_fail@plt+0x5d3ad4>
    e530:	bvc	1105618 <__assert_fail@plt+0x1101fac>
    e534:	eorsle	r2, r8, r0, lsl #22
    e538:	eorsle	r2, r6, ip, lsr #22
    e53c:	teqle	r1, sl, lsr fp
    e540:	blcc	c2cf54 <__assert_fail@plt+0xc298e8>
    e544:	bcs	27b0b4 <__assert_fail@plt+0x277a48>
    e548:	bvc	ff0c4600 <__assert_fail@plt+0xff0c0f94>
    e54c:	sbcslt	r3, r1, #48, 20	; 0x30000
    e550:	stmdale	r7!, {r0, r3, r8, fp, sp}
    e554:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    e558:			; <UNDEFINED> instruction: 0xdc232b3b
    e55c:			; <UNDEFINED> instruction: 0xb3227b02
    e560:	msreq	CPSR_fs, r2, lsr #3
    e564:	cmpmi	fp, fp, asr #4
    e568:	bcs	ebcd5c <__assert_fail@plt+0xeb96f0>
    e56c:	blvc	10c29dc <__assert_fail@plt+0x10bf370>
    e570:	sbcslt	r3, r1, #48, 20	; 0x30000
    e574:	ldmdale	r5, {r0, r3, r8, fp, sp}
    e578:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
    e57c:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
    e580:	blx	1445ca <__assert_fail@plt+0x140f5e>
    e584:	bcs	f12d94 <__assert_fail@plt+0xf0f728>
    e588:	blvc	ff0455c0 <__assert_fail@plt+0xff041f54>
    e58c:	svceq	0x00dff010
    e590:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
    e594:			; <UNDEFINED> instruction: 0xf1a0d009
    e598:	subsmi	r0, r8, #603979776	; 0x24000000
    e59c:	and	r4, r2, r8, asr r1
    e5a0:	ldrbmi	r2, [r0, -r0]!
    e5a4:	ldclt	0, cr2, [r0], #-0
    e5a8:	andcs	r4, r1, r0, ror r7
    e5ac:	svclt	0x0000e7fb
    e5b0:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    e5b4:	andcc	r4, r1, r2, lsl #12
    e5b8:	blcc	c2c60c <__assert_fail@plt+0xc28fa0>
    e5bc:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
    e5c0:	mvnsle	r4, r8, lsl #5
    e5c4:	blcs	152c5d8 <__assert_fail@plt+0x1528f6c>
    e5c8:	andcc	sp, r7, #-2147483646	; 0x80000002
    e5cc:			; <UNDEFINED> instruction: 0xf8114601
    e5d0:	blcc	c1e1dc <__assert_fail@plt+0xc1ab70>
    e5d4:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
    e5d8:	mvnsle	r4, sl, lsl #5
    e5dc:	ldrbmi	r2, [r0, -r0]!
    e5e0:	ldrbmi	r2, [r0, -r1, lsr #1]!
    e5e4:	andcs	fp, r0, r8, lsl #10
    e5e8:	stc	7, cr15, [r8, #-976]	; 0xfffffc30
    e5ec:	andle	r1, sp, r3, asr #24
    e5f0:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    e5f4:	cmplt	r3, r3, lsl r8
    e5f8:	blcs	68748 <__assert_fail@plt+0x650dc>
    e5fc:	ldrmi	fp, [r0], -r8, lsl #30
    e600:	blcs	c2614 <__assert_fail@plt+0xbefa8>
    e604:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
    e608:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
    e60c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    e610:			; <UNDEFINED> instruction: 0xf996f7fe
    e614:	andeq	sl, r1, r2, ror lr
    e618:			; <UNDEFINED> instruction: 0x000078b6
    e61c:	mcrrlt	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
    e620:	blmi	720e94 <__assert_fail@plt+0x71d828>
    e624:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    e628:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
    e62c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    e630:			; <UNDEFINED> instruction: 0xf04f9313
    e634:			; <UNDEFINED> instruction: 0xf7ff0300
    e638:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e63c:	stmdage	r7, {r0, r1, r9, sl, lr}
    e640:			; <UNDEFINED> instruction: 0xf7f49307
    e644:			; <UNDEFINED> instruction: 0x4604ec3a
    e648:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
    e64c:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
    e650:	bmi	456a98 <__assert_fail@plt+0x45342c>
    e654:	vmax.s8	d9, d3, d4
    e658:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    e65c:	strls	r4, [r3, #-1146]	; 0xfffffb86
    e660:	strls	r6, [r2, #-2213]	; 0xfffff75b
    e664:	strls	r6, [r1, #-2277]	; 0xfffff71b
    e668:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    e66c:			; <UNDEFINED> instruction: 0xf7f49400
    e670:	bmi	2ca278 <__assert_fail@plt+0x2c6c0c>
    e674:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e678:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e67c:	subsmi	r9, sl, r3, lsl fp
    e680:	andslt	sp, r4, r3, lsl #2
    e684:	eorvc	fp, r8, r0, ror sp
    e688:			; <UNDEFINED> instruction: 0xf7f4e7f3
    e68c:	svclt	0x0000ece8
    e690:	andeq	r8, r1, r0, lsl #14
    e694:	andeq	r0, r0, r0, lsr #5
    e698:	andeq	r7, r0, r8, ror r8
    e69c:	andeq	r8, r1, lr, lsr #13
    e6a0:			; <UNDEFINED> instruction: 0x4604b538
    e6a4:	strmi	r2, [sp], -r0
    e6a8:	stc	7, cr15, [r8], #976	; 0x3d0
    e6ac:	svclt	0x001842a0
    e6b0:	svccc	0x00fff1b4
    e6b4:	blmi	3c2ad0 <__assert_fail@plt+0x3bf464>
    e6b8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    e6bc:	andcs	lr, r0, #3194880	; 0x30c000
    e6c0:			; <UNDEFINED> instruction: 0xb12dbd38
    e6c4:	andcs	r4, r1, #11264	; 0x2c00
    e6c8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e6cc:	cfldrslt	mvf2, [r8, #-0]
    e6d0:	ble	19f158 <__assert_fail@plt+0x19baec>
    e6d4:	bne	9212fc <__assert_fail@plt+0x91dc90>
    e6d8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    e6dc:	strcs	lr, [r0], #-2499	; 0xfffff63d
    e6e0:	blmi	1bdbc8 <__assert_fail@plt+0x1ba55c>
    e6e4:	andcs	r1, r3, #4, 22	; 0x1000
    e6e8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e6ec:	cfldrslt	mvf2, [r8, #-0]
    e6f0:	andeq	sl, r1, sl, lsr #27
    e6f4:	muleq	r1, ip, sp
    e6f8:	andeq	sl, r1, sl, lsl #27
    e6fc:	andeq	sl, r1, ip, ror sp
    e700:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    e704:			; <UNDEFINED> instruction: 0x47706818
    e708:	andeq	sl, r1, r2, ror #26
    e70c:	svclt	0x006af7ff
    e710:	blmi	e60ff8 <__assert_fail@plt+0xe5d98c>
    e714:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    e718:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
    e71c:	ldmdavs	fp, {r2, r9, sl, lr}
    e720:			; <UNDEFINED> instruction: 0xf04f930b
    e724:			; <UNDEFINED> instruction: 0xf7f40300
    e728:	stmdacs	sl, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    e72c:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
    e730:	andle	r2, sl, sp, lsr #22
    e734:	bmi	c5673c <__assert_fail@plt+0xc530d0>
    e738:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    e73c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e740:	subsmi	r9, sl, fp, lsl #22
    e744:	andlt	sp, ip, r4, asr r1
    e748:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    e74c:	mvnsle	r2, sp, lsr #22
    e750:	stclne	14, cr1, [r1], #392	; 0x188
    e754:	svccc	0x0001f812
    e758:	blcs	25d420 <__assert_fail@plt+0x259db4>
    e75c:	addmi	sp, sl, #15335424	; 0xea0000
    e760:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    e764:	blcs	25d42c <__assert_fail@plt+0x259dc0>
    e768:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
    e76c:	blcs	25d434 <__assert_fail@plt+0x259dc8>
    e770:	bvc	904af8 <__assert_fail@plt+0x90148c>
    e774:	blcs	25d43c <__assert_fail@plt+0x259dd0>
    e778:	bvc	1904af0 <__assert_fail@plt+0x1901484>
    e77c:	blcs	25d444 <__assert_fail@plt+0x259dd8>
    e780:	andcs	sp, sl, #216, 16	; 0xd80000
    e784:	strtmi	r2, [r0], -r0, lsl #2
    e788:	bl	ff3cc760 <__assert_fail@plt+0xff3c90f4>
    e78c:	tstcs	r0, sl, lsl #4
    e790:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
    e794:	bl	ff24c76c <__assert_fail@plt+0xff249100>
    e798:	andcs	r2, sl, #0, 2
    e79c:			; <UNDEFINED> instruction: 0xf1044603
    e7a0:	ldrmi	r0, [ip], -r8
    e7a4:	bl	ff04c77c <__assert_fail@plt+0xff049110>
    e7a8:			; <UNDEFINED> instruction: 0x71b1f240
    e7ac:			; <UNDEFINED> instruction: 0xf104428d
    e7b0:	svclt	0x00cc34ff
    e7b4:	mrscs	r2, (UNDEF: 17)
    e7b8:	svclt	0x00882c0b
    e7bc:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    e7c0:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    e7c4:	mcrne	1, 2, sp, cr3, cr6, {5}
    e7c8:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
    e7cc:	eorcs	r4, ip, #112197632	; 0x6b00000
    e7d0:			; <UNDEFINED> instruction: 0xf2a54618
    e7d4:			; <UNDEFINED> instruction: 0xf7f4756c
    e7d8:			; <UNDEFINED> instruction: 0xf04fede8
    e7dc:			; <UNDEFINED> instruction: 0x960333ff
    e7e0:	strls	r9, [r5, #-776]	; 0xfffffcf8
    e7e4:			; <UNDEFINED> instruction: 0xf7f49404
    e7e8:	mcrrne	11, 11, lr, r3, cr14
    e7ec:	str	sp, [r1, r3, lsr #3]!
    e7f0:	ldc	7, cr15, [r4], #-976	; 0xfffffc30
    e7f4:	andeq	r8, r1, r0, lsl r6
    e7f8:	andeq	r0, r0, r0, lsr #5
    e7fc:	andeq	r8, r1, sl, ror #11
    e800:	tstlt	r3, r3, lsl #16
    e804:	ldrmi	lr, [r8], -ip, lsl #12
    e808:	svclt	0x00004770
    e80c:	tstlt	r3, r3, lsl #16
    e810:			; <UNDEFINED> instruction: 0x4618e63c
    e814:	svclt	0x00004770
    e818:	blmi	11a1134 <__assert_fail@plt+0x119dac8>
    e81c:	push	{r1, r3, r4, r5, r6, sl, lr}
    e820:	strdlt	r4, [r6], r0
    e824:	stcge	8, cr5, [r1], {211}	; 0xd3
    e828:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    e82c:			; <UNDEFINED> instruction: 0xf04f9305
    e830:	mrslt	r0, LR_irq
    e834:	strcs	r4, [r0, -r4, lsl #12]
    e838:			; <UNDEFINED> instruction: 0xf8987027
    e83c:	strtmi	r5, [r8], -r0
    e840:			; <UNDEFINED> instruction: 0x4640b155
    e844:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    e848:	stmdacs	r0, {r1, r2, r9, sl, lr}
    e84c:			; <UNDEFINED> instruction: 0x4601d15c
    e850:			; <UNDEFINED> instruction: 0xf7ff4640
    e854:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
    e858:	blmi	da113c <__assert_fail@plt+0xd9dad0>
    e85c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e860:	blls	1688d0 <__assert_fail@plt+0x165264>
    e864:	qdsuble	r4, sl, r1
    e868:	pop	{r1, r2, ip, sp, pc}
    e86c:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
    e870:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
    e874:	mulcs	r1, r8, r8
    e878:	rsbvc	r2, r2, r4, asr r1
    e87c:	mulcs	r2, r8, r8
    e880:			; <UNDEFINED> instruction: 0xf89870a2
    e884:	rscvc	r2, r2, r3
    e888:	mulcs	r5, r8, r8
    e88c:			; <UNDEFINED> instruction: 0xf8987122
    e890:	cmnvc	r2, r6
    e894:	mulcs	r8, r8, r8
    e898:			; <UNDEFINED> instruction: 0xf89871a2
    e89c:	mvnvc	r2, #9
    e8a0:	mvnvc	r7, r1, lsr #4
    e8a4:	andcc	pc, r9, r4, asr #17
    e8a8:	andcc	pc, sp, r4, lsr #17
    e8ac:	mulcc	sl, r8, r8
    e8b0:	svclt	0x00182b20
    e8b4:	svclt	0x00182b09
    e8b8:	bicle	r2, sp, sl
    e8bc:	mulcc	fp, r8, r8
    e8c0:	svclt	0x00182b09
    e8c4:	svclt	0x00082b20
    e8c8:	sbcle	r2, r5, fp
    e8cc:			; <UNDEFINED> instruction: 0xf8987263
    e8d0:	adcvc	r3, r3, #12
    e8d4:	mulcc	sp, r8, r8
    e8d8:	svclt	0x00182b3a
    e8dc:			; <UNDEFINED> instruction: 0xd1bb200d
    e8e0:	mulcc	lr, r8, r8
    e8e4:			; <UNDEFINED> instruction: 0xf89872e3
    e8e8:			; <UNDEFINED> instruction: 0x7323300f
    e8ec:	mulscc	r0, r8, r8
    e8f0:	svclt	0x00052b3a
    e8f4:	mulscc	r1, r8, r8
    e8f8:	andscs	r2, r0, r3, lsl r0
    e8fc:	svclt	0x00047363
    e900:	mulscc	r2, r8, r8
    e904:	str	r7, [r7, r3, lsr #7]!
    e908:	ldrdcs	pc, [r4], -r8
    e90c:			; <UNDEFINED> instruction: 0xf8d8200f
    e910:			; <UNDEFINED> instruction: 0xf8d83008
    e914:	rsbvs	r1, r2, r0
    e918:	eorvs	r6, r1, r3, lsr #1
    e91c:			; <UNDEFINED> instruction: 0x200cf8b8
    e920:	mulcc	lr, r8, r8
    e924:			; <UNDEFINED> instruction: 0x81a273e7
    e928:	ldr	r7, [r5, r3, lsr #7]
    e92c:	bl	fe5cc904 <__assert_fail@plt+0xfe5c9298>
    e930:	andeq	r8, r1, r8, lsl #10
    e934:	andeq	r0, r0, r0, lsr #5
    e938:	andeq	r8, r1, r8, asr #9
    e93c:	blmi	1121250 <__assert_fail@plt+0x111dbe4>
    e940:	push	{r1, r3, r4, r5, r6, sl, lr}
    e944:	strdlt	r4, [sp], r0
    e948:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
    e94c:	movwls	r6, #47131	; 0xb81b
    e950:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e954:	rsbsle	r2, r3, r0, lsl #26
    e958:			; <UNDEFINED> instruction: 0xf7ff4604
    e95c:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    e960:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
    e964:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
    e968:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
    e96c:	blcc	c1ca34 <__assert_fail@plt+0xc193c8>
    e970:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
    e974:	blx	1acf1a <__assert_fail@plt+0x1a98ae>
    e978:	bcc	c0fd94 <__assert_fail@plt+0xc0c728>
    e97c:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
    e980:	blx	196f1a <__assert_fail@plt+0x1938ae>
    e984:			; <UNDEFINED> instruction: 0xf8947202
    e988:			; <UNDEFINED> instruction: 0xf8949006
    e98c:	vhadd.s8	d28, d0, d7
    e990:			; <UNDEFINED> instruction: 0xf1a970b1
    e994:			; <UNDEFINED> instruction: 0xf8940930
    e998:	blx	6e9c6 <__assert_fail@plt+0x6b35a>
    e99c:			; <UNDEFINED> instruction: 0xf1ac3505
    e9a0:	bvc	fe84f668 <__assert_fail@plt+0xfe84bffc>
    e9a4:	ldreq	pc, [r1, -r2, lsr #3]!
    e9a8:	mul	fp, r4, r8
    e9ac:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    e9b0:	blvc	89f3cc <__assert_fail@plt+0x89bd60>
    e9b4:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
    e9b8:	blvc	fe92d74c <__assert_fail@plt+0xfe92a0e0>
    e9bc:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
    e9c0:	rndeqdp	f7, #0.5
    e9c4:	eorseq	pc, r0, #-2147483608	; 0x80000028
    e9c8:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    e9cc:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
    e9d0:	andcs	fp, r0, ip, asr #31
    e9d4:	svccs	0x000b2001
    e9d8:			; <UNDEFINED> instruction: 0xf040bf88
    e9dc:	blx	18e9ea <__assert_fail@plt+0x18b37e>
    e9e0:	blx	192e0a <__assert_fail@plt+0x18f79e>
    e9e4:	blx	197226 <__assert_fail@plt+0x193bba>
    e9e8:	bllt	121f5fc <__assert_fail@plt+0x121bf90>
    e9ec:	rscscc	pc, pc, r9, lsl #2
    e9f0:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
    e9f4:			; <UNDEFINED> instruction: 0xdc232917
    e9f8:	svclt	0x00d82b3d
    e9fc:	svclt	0x00cc2a3b
    ea00:	strcs	r2, [r0], #-1025	; 0xfffffbff
    ea04:			; <UNDEFINED> instruction: 0x4668dc1c
    ea08:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
    ea0c:	strls	r9, [r5, #-1030]	; 0xfffffbfa
    ea10:	ldrbcc	pc, [pc, #79]!	; ea67 <__assert_fail@plt+0xb3fb>	; <UNPREDICTABLE>
    ea14:	stmib	sp, {r8, r9, ip, pc}^
    ea18:	stmib	sp, {r0, r8, sp}^
    ea1c:	strls	r9, [r7], #-1795	; 0xfffff8fd
    ea20:	strmi	lr, [r9], #-2509	; 0xfffff633
    ea24:			; <UNDEFINED> instruction: 0xf7f49508
    ea28:	bmi	2c9ff0 <__assert_fail@plt+0x2c6984>
    ea2c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    ea30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea34:	subsmi	r9, sl, fp, lsl #22
    ea38:	andlt	sp, sp, r5, lsl #2
    ea3c:	mvnshi	lr, #12386304	; 0xbd0000
    ea40:	rscscc	pc, pc, pc, asr #32
    ea44:			; <UNDEFINED> instruction: 0xf7f4e7f1
    ea48:	svclt	0x0000eb0a
    ea4c:	andeq	r8, r1, r4, ror #7
    ea50:	andeq	r0, r0, r0, lsr #5
    ea54:	strdeq	r8, [r1], -r6
    ea58:	blmi	6e12c8 <__assert_fail@plt+0x6ddc5c>
    ea5c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    ea60:			; <UNDEFINED> instruction: 0x4605b095
    ea64:	tstcc	r1, r7, lsl #2
    ea68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea6c:			; <UNDEFINED> instruction: 0xf04f9313
    ea70:	svclt	0x00040300
    ea74:	andvc	r2, r3, r0, lsl #6
    ea78:	stmdbge	r8, {r3, r4, ip, lr, pc}
    ea7c:			; <UNDEFINED> instruction: 0xf7f4a807
    ea80:	bmi	4c92f8 <__assert_fail@plt+0x4c5c8c>
    ea84:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    ea88:	strtmi	r4, [r8], -r4, lsl #12
    ea8c:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
    ea90:	vrshl.s8	d9, d4, d3
    ea94:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    ea98:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
    ea9c:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
    eaa0:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
    eaa4:	strls	r3, [r0], #-1025	; 0xfffffbff
    eaa8:	stcl	7, cr15, [r2], #976	; 0x3d0
    eaac:	blmi	1a12d4 <__assert_fail@plt+0x19dc68>
    eab0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eab4:	blls	4e8b24 <__assert_fail@plt+0x4e54b8>
    eab8:	qaddle	r4, sl, r1
    eabc:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
    eac0:	b	ff34ca98 <__assert_fail@plt+0xff34942c>
    eac4:	andeq	r8, r1, r6, asr #5
    eac8:	andeq	r0, r0, r0, lsr #5
    eacc:	andeq	r7, r0, lr, asr #8
    ead0:	andeq	r8, r1, r4, ror r2
    ead4:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    ead8:	suble	r2, r2, r0, lsl #28
    eadc:	tstcs	r1, ip, lsl #12
    eae0:			; <UNDEFINED> instruction: 0xf7ff4605
    eae4:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    eae8:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
    eaec:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
    eaf0:	stmiavc	r9!, {r1, r3, sp}^
    eaf4:	blcc	c1d3bc <__assert_fail@plt+0xc19d50>
    eaf8:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
    eafc:	strcs	pc, [r6], -r0, lsl #22
    eb00:	blx	2d0b2 <__assert_fail@plt+0x29a46>
    eb04:	bcc	c13718 <__assert_fail@plt+0xc100ac>
    eb08:	blx	170a2 <__assert_fail@plt+0x13a36>
    eb0c:	blx	6b31e <__assert_fail@plt+0x67cb2>
    eb10:	vmax.s8	d19, d0, d6
    eb14:	bvc	a6b9e0 <__assert_fail@plt+0xa68374>
    eb18:	bvc	1b5d3e4 <__assert_fail@plt+0x1b59d78>
    eb1c:			; <UNDEFINED> instruction: 0xf1a1429e
    eb20:			; <UNDEFINED> instruction: 0xf1a50130
    eb24:	svclt	0x00cc0530
    eb28:	movwcs	r2, #4864	; 0x1300
    eb2c:	svclt	0x00882a0b
    eb30:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    eb34:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
    eb38:			; <UNDEFINED> instruction: 0x1e48b99b
    eb3c:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
    eb40:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
    eb44:	ldrbcc	pc, [pc, #79]!	; eb9b <__assert_fail@plt+0xb52f>	; <UNPREDICTABLE>
    eb48:			; <UNDEFINED> instruction: 0x61a34618
    eb4c:	mvnvs	r6, r6, ror #2
    eb50:	adcvs	r6, r3, #805306374	; 0x30000006
    eb54:	movwcc	lr, #2500	; 0x9c4
    eb58:	smlabtcc	r2, r4, r9, lr
    eb5c:	eorvs	r6, r5, #-2147483640	; 0x80000008
    eb60:			; <UNDEFINED> instruction: 0xf04fbdf8
    eb64:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    eb68:	blmi	112147c <__assert_fail@plt+0x111de10>
    eb6c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    eb70:	addlt	r7, sp, r4, lsl #16
    eb74:			; <UNDEFINED> instruction: 0x460558d3
    eb78:	strmi	r2, [lr], -r0, lsr #24
    eb7c:	movwls	r6, #47131	; 0xb81b
    eb80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eb84:			; <UNDEFINED> instruction: 0xf815d103
    eb88:	stccs	15, cr4, [r0], #-4
    eb8c:			; <UNDEFINED> instruction: 0x4620d0fb
    eb90:	subsle	r2, pc, r0, lsl #24
    eb94:			; <UNDEFINED> instruction: 0xf7f44628
    eb98:	stmdacs	lr, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    eb9c:	bvc	b05134 <__assert_fail@plt+0xb01ac8>
    eba0:	cmnle	r1, r4, asr fp
    eba4:			; <UNDEFINED> instruction: 0xf1a47868
    eba8:	stmiavc	sl!, {r4, r5, r8, r9}
    ebac:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
    ebb0:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
    ebb4:	rsbcs	r3, r4, r0, lsr sl
    ebb8:	blx	1dd082 <__assert_fail@plt+0x1d9a16>
    ebbc:	blx	1df7d2 <__assert_fail@plt+0x1dc166>
    ebc0:	vhsub.s8	d17, d0, d2
    ebc4:	blx	2b17a <__assert_fail@plt+0x27b0e>
    ebc8:	addmi	r2, fp, #201326592	; 0xc000000
    ebcc:			; <UNDEFINED> instruction: 0xf04fbfd8
    ebd0:	ldcle	0, cr3, [pc, #-1020]!	; e7dc <__assert_fail@plt+0xb170>
    ebd4:			; <UNDEFINED> instruction: 0xf105b116
    ebd8:	eorsvs	r0, r2, pc, lsl #4
    ebdc:	rscsvc	pc, r5, #64, 4
    ebe0:	svclt	0x00c44293
    ebe4:	rscvs	pc, fp, r0, asr #12
    ebe8:	rscvc	pc, r8, r7, asr #13
    ebec:	bvc	fea85cbc <__assert_fail@plt+0xfea82650>
    ebf0:	msrvc	SPSR_fs, #805306378	; 0x3000000a
    ebf4:	andcs	r7, sl, pc, lsr #19
    ebf8:	bvc	1bad3b0 <__assert_fail@plt+0x1ba9d44>
    ebfc:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
    ec00:	movwls	r3, #23600	; 0x5c30
    ec04:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
    ec08:	bcc	c2d1b4 <__assert_fail@plt+0xc29b48>
    ec0c:			; <UNDEFINED> instruction: 0xf8953e30
    ec10:	blx	3ec4a <__assert_fail@plt+0x3b5de>
    ec14:	bvc	ffb20838 <__assert_fail@plt+0xffb1d1cc>
    ec18:	strcc	pc, [r6], -r0, lsl #22
    ec1c:	blx	1dce6 <__assert_fail@plt+0x1a67a>
    ec20:	blvc	1a53830 <__assert_fail@plt+0x1a501c4>
    ec24:			; <UNDEFINED> instruction: 0xf1ac7baa
    ec28:	ldmdbcc	r0!, {r4, r5, sl, fp}
    ec2c:	bcc	c34840 <__assert_fail@plt+0xc311d4>
    ec30:	blx	1d8fe <__assert_fail@plt+0x1a292>
    ec34:	movwls	ip, #17412	; 0x4404
    ec38:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
    ec3c:	andcs	r4, r0, #104, 12	; 0x6800000
    ec40:	andls	r9, r7, #2097152	; 0x200000
    ec44:	andls	r9, r6, #16777216	; 0x1000000
    ec48:	stmib	sp, {r8, ip, pc}^
    ec4c:	andls	r2, sl, #8, 4	; 0x80000000
    ec50:	mrrc	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
    ec54:	blmi	261484 <__assert_fail@plt+0x25de18>
    ec58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ec5c:	blls	2e8ccc <__assert_fail@plt+0x2e5660>
    ec60:	qaddle	r4, sl, r7
    ec64:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    ec68:			; <UNDEFINED> instruction: 0x46284631
    ec6c:			; <UNDEFINED> instruction: 0xf7f4220a
    ec70:			; <UNDEFINED> instruction: 0xe7efeb30
    ec74:	ldmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec78:			; <UNDEFINED> instruction: 0x000181b6
    ec7c:	andeq	r0, r0, r0, lsr #5
    ec80:	andeq	r8, r1, ip, asr #1
    ec84:			; <UNDEFINED> instruction: 0x43a3f44f
    ec88:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    ec8c:	andeq	pc, r1, r3, lsl #22
    ec90:	svclt	0x00004770
    ec94:	mvnsmi	lr, #737280	; 0xb4000
    ec98:	streq	pc, [r9, #1608]	; 0x648
    ec9c:	streq	pc, [r8, #1736]	; 0x6c8
    eca0:			; <UNDEFINED> instruction: 0x21abf64a
    eca4:			; <UNDEFINED> instruction: 0x21aaf6ca
    eca8:	rsbcc	pc, r1, #-268435452	; 0xf0000004
    ecac:	vmlacc.f64	d15, d16, d21
    ecb0:	andsvc	pc, r9, #1610612748	; 0x6000000c
    ecb4:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ecb8:	ldceq	0, cr15, [r8], {79}	; 0x4f
    ecbc:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
    ecc0:	addlt	r4, r5, lr, lsl ip
    ecc4:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    ecc8:	vnmlane.f32	s29, s28, s30
    eccc:	blx	fe95bcf6 <__assert_fail@plt+0xfe95868a>
    ecd0:	blmi	6dc110 <__assert_fail@plt+0x6d8aa4>
    ecd4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    ecd8:	blx	fe851296 <__assert_fail@plt+0xfe84dc2a>
    ecdc:	blx	2330fa <__assert_fail@plt+0x22fa8e>
    ece0:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
    ece4:	andhi	pc, r1, #165888	; 0x28800
    ece8:	and	pc, ip, sp, asr #17
    ecec:			; <UNDEFINED> instruction: 0x5c11fb0c
    ecf0:	bl	9572c <__assert_fail@plt+0x920c0>
    ecf4:	beq	54f650 <__assert_fail@plt+0x54bfe4>
    ecf8:	andgt	pc, r8, sp, asr #17
    ecfc:	andls	r4, r0, #44040192	; 0x2a00000
    ed00:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
    ed04:	tstcs	r1, lr, lsl r2
    ed08:			; <UNDEFINED> instruction: 0xf7f49501
    ed0c:	vpadd.i8	d30, d3, d18
    ed10:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
    ed14:	strtmi	r1, [r0], -r1, ror #7
    ed18:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
    ed1c:	cmncs	r4, r5, lsr r9
    ed20:	b	ffbcccf8 <__assert_fail@plt+0xffbc968c>
    ed24:	andlt	r3, r5, r1
    ed28:	mvnshi	lr, #12386304	; 0xbd0000
    ed2c:			; <UNDEFINED> instruction: 0xf7f42179
    ed30:	andcc	lr, r1, r8, ror #21
    ed34:	pop	{r0, r2, ip, sp, pc}
    ed38:	svclt	0x000083f0
    ed3c:	muleq	r1, lr, r7
    ed40:	andeq	r7, r0, sl, lsl r2
    ed44:	strmi	r4, [r1], -fp, lsl #12
    ed48:			; <UNDEFINED> instruction: 0x4618b5f0
    ed4c:	blcs	3af68 <__assert_fail@plt+0x378fc>
    ed50:			; <UNDEFINED> instruction: 0xf7f4d046
    ed54:			; <UNDEFINED> instruction: 0xeeb5eb60
    ed58:	vsqrt.f64	d16, d0
    ed5c:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    ed60:	blvs	e0a3e4 <__assert_fail@plt+0xe06d78>
    ed64:	streq	pc, [r9], #1608	; 0x648
    ed68:	streq	pc, [r8], #1736	; 0x6c8
    ed6c:	strcs	pc, [fp, #1610]!	; 0x64a
    ed70:	strcs	pc, [sl, #1738]!	; 0x6ca
    ed74:	cdpeq	0, 3, cr15, cr12, cr15, {2}
    ed78:	rsbcc	pc, r1, pc, asr #4
    ed7c:	andsvc	pc, r9, r6, asr #5
    ed80:	blvc	1ca788 <__assert_fail@plt+0x1c711c>
    ed84:	ldceq	0, cr15, [r8], {79}	; 0x4f
    ed88:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
    ed8c:	blvs	ff04a984 <__assert_fail@plt+0xff047318>
    ed90:	bvs	fe44a5f0 <__assert_fail@plt+0xfe446f84>
    ed94:	andcc	pc, r6, #164, 22	; 0x29000
    ed98:	blx	3912ea <__assert_fail@plt+0x38dc7e>
    ed9c:	mrc	2, 7, r6, cr12, cr2, {0}
    eda0:	vnmla.f64	d7, d23, d7
    eda4:	blx	fe91d7ee <__assert_fail@plt+0xfe91a182>
    eda8:	stmdbeq	r1!, {r0, r1, sl, ip}^
    edac:	strvs	pc, [r1, #-2981]	; 0xfffff45b
    edb0:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
    edb4:	blx	fe81126a <__assert_fail@plt+0xfe80dbfe>
    edb8:	blx	326dce <__assert_fail@plt+0x323762>
    edbc:	bne	654210 <__assert_fail@plt+0x650ba4>
    edc0:	subseq	lr, r1, r0, lsl #22
    edc4:	blx	1d15d2 <__assert_fail@plt+0x1cdf66>
    edc8:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
    edcc:	tstlt	r4, #95232	; 0x17400
    edd0:			; <UNDEFINED> instruction: 0x4621481d
    edd4:	andlt	r4, r5, r8, ror r4
    edd8:	ldrhtmi	lr, [r0], #141	; 0x8d
    eddc:	ldclt	0, cr15, [r2, #-0]
    ede0:			; <UNDEFINED> instruction: 0xf7ff9103
    ede4:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ede8:	bl	54cdc0 <__assert_fail@plt+0x549754>
    edec:	bleq	ff04a8c8 <__assert_fail@plt+0xff04725c>
    edf0:	blx	44a9bc <__assert_fail@plt+0x447350>
    edf4:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
    edf8:	andlt	r4, r5, r8, ror r4
    edfc:	ldrhtmi	lr, [r0], #141	; 0x8d
    ee00:	ldclt	7, cr15, [sl], {244}	; 0xf4
    ee04:			; <UNDEFINED> instruction: 0x46234812
    ee08:	strtmi	r9, [sl], -r0, lsl #4
    ee0c:			; <UNDEFINED> instruction: 0xf0004478
    ee10:	andlt	pc, r5, r9, lsl sp	; <UNPREDICTABLE>
    ee14:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    ee18:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    ee1c:	pop	{r0, r2, ip, sp, pc}
    ee20:			; <UNDEFINED> instruction: 0xf00040f0
    ee24:	stmdami	ip, {r0, r1, r2, r3, r8, sl, fp, ip, sp, pc}
    ee28:			; <UNDEFINED> instruction: 0x46294613
    ee2c:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    ee30:	pop	{r0, r2, ip, sp, pc}
    ee34:			; <UNDEFINED> instruction: 0xf00040f0
    ee38:	svclt	0x0000bd05
    ee3c:	andhi	pc, r0, pc, lsr #7
    ee40:	andeq	r0, r0, r0
    ee44:	submi	r0, lr, r0
    ee48:	andeq	r7, r0, r4, asr r1
    ee4c:	andeq	r7, r0, r8, lsl #2
    ee50:	andeq	r7, r0, r0, lsl #2
    ee54:	andeq	r7, r0, r6, lsl r1
    ee58:	andeq	r7, r0, lr, ror #1
    ee5c:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
    ee60:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    ee64:	addlt	fp, r5, r0, lsr r5
    ee68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ee6c:			; <UNDEFINED> instruction: 0xf04f9303
    ee70:	andls	r0, r2, r0, lsl #6
    ee74:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
    ee78:	b	febcce50 <__assert_fail@plt+0xfebc97e4>
    ee7c:	tstcs	r0, r7, lsl sl
    ee80:			; <UNDEFINED> instruction: 0x4604447a
    ee84:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
    ee88:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
    ee8c:	strls	r3, [r1, #-40]	; 0xffffffd8
    ee90:	msrvc	SPSR_fs, #805306368	; 0x30000000
    ee94:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    ee98:			; <UNDEFINED> instruction: 0xf7f49400
    ee9c:	bmi	489a4c <__assert_fail@plt+0x4863e0>
    eea0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    eea4:	ldmpl	r3, {r4, fp, lr}^
    eea8:	eorcc	r4, r8, r8, ror r4
    eeac:	blls	e8f1c <__assert_fail@plt+0xe58b0>
    eeb0:	qaddle	r4, sl, sp
    eeb4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    eeb8:	blmi	3616f0 <__assert_fail@plt+0x35e084>
    eebc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    eec0:			; <UNDEFINED> instruction: 0x3328ca07
    eec4:	movwgt	r0, #15380	; 0x3c14
    eec8:	blcs	ccf5c <__assert_fail@plt+0xc98f0>
    eecc:			; <UNDEFINED> instruction: 0xe7e6701c
    eed0:	stmia	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eed4:	andeq	r7, r1, r2, asr #29
    eed8:	andeq	r0, r0, r0, lsr #5
    eedc:	andeq	r7, r0, r0, asr #1
    eee0:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    eee4:	andeq	r7, r1, r2, lsl #29
    eee8:			; <UNDEFINED> instruction: 0x0001a5bc
    eeec:	andeq	r7, r0, r8, ror r0
    eef0:	andeq	sl, r1, r6, lsr #11
    eef4:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
    eef8:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    eefc:	addlt	fp, r9, r0, lsr r5
    ef00:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ef04:			; <UNDEFINED> instruction: 0xf04f9307
    ef08:	andls	r0, r6, r0, lsl #6
    ef0c:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
    ef10:	b	18ccee8 <__assert_fail@plt+0x18c987c>
    ef14:	tstcs	lr, r9, lsl sl
    ef18:			; <UNDEFINED> instruction: 0x4604447a
    ef1c:	stmdavs	r5!, {r3, r4, fp, lr}
    ef20:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
    ef24:	strls	r3, [r4, #-56]	; 0xffffffc8
    ef28:	msrvc	SPSR_fs, #805306368	; 0x30000000
    ef2c:	strls	r6, [r3, #-2149]	; 0xfffff79b
    ef30:	strls	r6, [r2, #-2213]	; 0xfffff75b
    ef34:	strls	r6, [r1, #-2277]	; 0xfffff71b
    ef38:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    ef3c:			; <UNDEFINED> instruction: 0xf7f49400
    ef40:	bmi	4499a8 <__assert_fail@plt+0x44633c>
    ef44:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    ef48:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
    ef4c:	eorscc	r4, r8, r8, ror r4
    ef50:	blls	1e8fc0 <__assert_fail@plt+0x1e5954>
    ef54:	qaddle	r4, sl, fp
    ef58:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    ef5c:	stcmi	13, cr4, [ip], {11}
    ef60:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    ef64:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
    ef68:	strgt	r6, [pc], #-2093	; ef70 <__assert_fail@plt+0xb904>
    ef6c:	strb	r6, [r8, r5, lsr #32]!
    ef70:	ldmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef74:	andeq	r7, r1, sl, lsr #28
    ef78:	andeq	r0, r0, r0, lsr #5
    ef7c:	andeq	r7, r0, ip, asr #32
    ef80:	andeq	sl, r1, r2, asr #10
    ef84:	ldrdeq	r7, [r1], -lr
    ef88:	andeq	sl, r1, r8, lsl r5
    ef8c:	strdeq	r6, [r0], -r0
    ef90:	andeq	sl, r1, r2, lsl #10
    ef94:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
    ef98:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    ef9c:	addlt	fp, r4, r0, lsl r5
    efa0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    efa4:			; <UNDEFINED> instruction: 0xf04f9303
    efa8:	andls	r0, r2, r0, lsl #6
    efac:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
    efb0:			; <UNDEFINED> instruction: 0xf7f44c25
    efb4:	ldrbtmi	lr, [ip], #-2372	; 0xfffff6bc
    efb8:	strmi	r3, [r3], -ip, lsl #9
    efbc:	vaddl.s8	q9, d0, d24
    efc0:	movwls	r0, #4098	; 0x1002
    efc4:	b	fe34cf9c <__assert_fail@plt+0xfe349930>
    efc8:	strmi	r2, [r1], -pc, lsr #4
    efcc:			; <UNDEFINED> instruction: 0xf7fa4620
    efd0:	ldmdbmi	lr, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    efd4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    efd8:	svc	0x0050f7f3
    efdc:			; <UNDEFINED> instruction: 0xb3209b01
    efe0:	teqcs	r1, fp, lsl ip
    efe4:			; <UNDEFINED> instruction: 0xf104447c
    efe8:			; <UNDEFINED> instruction: 0xf104028c
    efec:			; <UNDEFINED> instruction: 0xf7f40058
    eff0:	movwcs	lr, #2336	; 0x920
    eff4:	addcc	pc, r9, r4, lsl #17
    eff8:	blmi	4a1858 <__assert_fail@plt+0x49e1ec>
    effc:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
    f000:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    f004:	ldmdavs	sl, {r3, r4, r6, ip, sp}
    f008:	subsmi	r9, sl, r3, lsl #22
    f00c:	andlt	sp, r4, r5, lsl r1
    f010:	bmi	4be458 <__assert_fail@plt+0x4badec>
    f014:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    f018:	bgt	1e020c <__assert_fail@plt+0x1dcba0>
    f01c:	ldceq	3, cr3, [r4], {88}	; 0x58
    f020:			; <UNDEFINED> instruction: 0xf823c303
    f024:	andsvc	r2, ip, r2, lsl #22
    f028:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f02c:	eorscs	r4, r2, #32, 12	; 0x2000000
    f030:			; <UNDEFINED> instruction: 0xf7f44479
    f034:	blls	8969c <__assert_fail@plt+0x86030>
    f038:			; <UNDEFINED> instruction: 0xf7f4e7d2
    f03c:	svclt	0x0000e810
    f040:	andeq	r7, r1, sl, lsl #27
    f044:	andeq	r0, r0, r0, lsr #5
    f048:	andeq	sl, r1, lr, lsr #9
    f04c:	andeq	r6, r0, lr, lsr #31
    f050:	andeq	sl, r1, r0, lsl #9
    f054:	andeq	r7, r1, r8, lsr #26
    f058:	andeq	sl, r1, r2, ror #8
    f05c:	andeq	r6, r0, lr, lsl pc
    f060:	andeq	sl, r1, ip, asr #8
    f064:	andeq	r6, r0, r8, asr pc
    f068:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
    f06c:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    f070:			; <UNDEFINED> instruction: 0xb093b5f0
    f074:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f078:			; <UNDEFINED> instruction: 0xf04f9311
    f07c:	andls	r0, r5, r0, lsl #6
    f080:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
    f084:			; <UNDEFINED> instruction: 0xf7f3a805
    f088:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    f08c:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
    f090:	strtcs	pc, [fp], #1610	; 0x64a
    f094:	strtcs	pc, [sl], #1730	; 0x6c2
    f098:	vmla.i8	d22, d18, d1
    f09c:	vshl.s64	d20, d3, #9
    f0a0:	blx	fe1185ce <__assert_fail@plt+0xfe114f62>
    f0a4:	ldrbne	r4, [r4, r2, lsl #6]
    f0a8:	strvs	pc, [r1, #-2949]	; 0xfffff47b
    f0ac:	bl	ff1290d0 <__assert_fail@plt+0xff125a64>
    f0b0:	stmdane	lr!, {r0, r1, r5, r6, sl}^
    f0b4:	strbne	r2, [sp, ip, lsl #6]
    f0b8:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
    f0bc:	streq	lr, [r6, #3013]!	; 0xbc5
    f0c0:	strls	r6, [r3, -r2, asr #17]
    f0c4:	strbeq	lr, [r5, #3013]	; 0xbc5
    f0c8:	blne	12691e8 <__assert_fail@plt+0x1265b7c>
    f0cc:	bl	121d24 <__assert_fail@plt+0x11e6b8>
    f0d0:	bl	501e8 <__assert_fail@plt+0x4cb7c>
    f0d4:	strls	r0, [r2], -r1, asr #2
    f0d8:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
    f0dc:	cfmuldmi	mvd4, mvd1, mvd3
    f0e0:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
    f0e4:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
    f0e8:	vadd.i8	d4, d4, d15
    f0ec:	strls	r7, [r0], #-1132	; 0xfffffb94
    f0f0:			; <UNDEFINED> instruction: 0xf0004478
    f0f4:	bmi	38df98 <__assert_fail@plt+0x38a92c>
    f0f8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    f0fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f100:	subsmi	r9, sl, r1, lsl fp
    f104:	andslt	sp, r3, r6, lsl #2
    f108:			; <UNDEFINED> instruction: 0x2016bdf0
    f10c:	ldmib	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f110:	ldrb	r2, [r0, r0]!
    f114:	svc	0x00a2f7f3
    f118:			; <UNDEFINED> instruction: 0x00017cb6
    f11c:	andeq	r0, r0, r0, lsr #5
    f120:			; <UNDEFINED> instruction: 0x00006eb4
    f124:	ldrdeq	r6, [r0], -r2
    f128:	ldrdeq	r6, [r0], -ip
    f12c:	andeq	r7, r1, sl, lsr #24
    f130:	tstlt	fp, r3, lsl #16
    f134:	blt	f4d138 <__assert_fail@plt+0xf49acc>
    f138:			; <UNDEFINED> instruction: 0x4770201a
    f13c:	addlt	fp, r5, r0, lsl #10
    f140:	stmdavc	r3, {r3, r8, ip, sp, pc}
    f144:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    f148:	andcs	r2, r0, r5, lsl #4
    f14c:			; <UNDEFINED> instruction: 0xf7f34479
    f150:	strmi	lr, [r1], -r0, lsl #31
    f154:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    f158:			; <UNDEFINED> instruction: 0xf85db005
    f15c:			; <UNDEFINED> instruction: 0xf7fdeb04
    f160:			; <UNDEFINED> instruction: 0xf100bcaf
    f164:			; <UNDEFINED> instruction: 0xf100020d
    f168:	strmi	r0, [r1], -fp, lsl #6
    f16c:	movwls	r9, #4610	; 0x1202
    f170:	andeq	pc, r9, #0, 2
    f174:	andls	r1, r0, #8384	; 0x20c0
    f178:	stmdami	r5, {r1, r8, sl, fp, ip}
    f17c:			; <UNDEFINED> instruction: 0xf7fd4478
    f180:	mullt	r5, pc, ip	; <UNPREDICTABLE>
    f184:	blx	14d302 <__assert_fail@plt+0x149c96>
    f188:	andeq	r6, r0, ip, lsr #29
    f18c:	andeq	r3, r0, r6, asr r8
    f190:	andeq	r6, r0, r4, lsl #29
    f194:			; <UNDEFINED> instruction: 0x4605b538
    f198:			; <UNDEFINED> instruction: 0xb1ab780b
    f19c:	strmi	r4, [ip], -r8, lsl #12
    f1a0:	ldm	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f1a4:	tstle	r1, pc, lsl #16
    f1a8:	blcs	152da3c <__assert_fail@plt+0x152a3d0>
    f1ac:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
    f1b0:	stmiavs	r3!, {r8, sp}
    f1b4:	rsbvs	r6, sl, r0, lsr #16
    f1b8:	eorvs	r6, r8, fp, lsr #1
    f1bc:	blvc	fe8f184c <__assert_fail@plt+0xfe8ee1e0>
    f1c0:			; <UNDEFINED> instruction: 0x81aa73e9
    f1c4:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
    f1c8:	ldclt	0, cr7, [r8, #-12]!
    f1cc:	vpmax.s8	d20, d0, d4
    f1d0:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
    f1d4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    f1d8:			; <UNDEFINED> instruction: 0xf7fd3210
    f1dc:	svclt	0x0000fcf3
    f1e0:	andeq	r6, r0, r8, asr #28
    f1e4:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    f1e8:	blmi	1ea1bd4 <__assert_fail@plt+0x1e9e568>
    f1ec:	push	{r1, r3, r4, r5, r6, sl, lr}
    f1f0:	strdlt	r4, [sp], r0
    f1f4:	ldrcs	r7, [sl], -r7, lsl #16
    f1f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f1fc:			; <UNDEFINED> instruction: 0xf04f930b
    f200:	svccs	0x00000300
    f204:	sbcshi	pc, r4, r0
    f208:	strmi	r4, [sp], -r4, lsl #12
    f20c:			; <UNDEFINED> instruction: 0xf9d0f7ff
    f210:	stmdacs	r0, {r1, r2, r9, sl, lr}
    f214:	sbchi	pc, ip, r0, asr #32
    f218:	bicvc	pc, r1, #82837504	; 0x4f00000
    f21c:	mvnsvc	pc, #208666624	; 0xc700000
    f220:	vqsub.s8	d4, d16, d13
    f224:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
    f228:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
    f22c:	mul	r2, r4, r8
    f230:			; <UNDEFINED> instruction: 0xf894200a
    f234:			; <UNDEFINED> instruction: 0xf1a2c003
    f238:			; <UNDEFINED> instruction: 0xf1ae0730
    f23c:			; <UNDEFINED> instruction: 0xf8940e30
    f240:			; <UNDEFINED> instruction: 0xf1ac9004
    f244:	stmdbvc	r1!, {r4, r5, sl, fp}^
    f248:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    f24c:	mulhi	r6, r4, r8
    f250:			; <UNDEFINED> instruction: 0xcc0efb00
    f254:			; <UNDEFINED> instruction: 0xf1a979e2
    f258:			; <UNDEFINED> instruction: 0xf1a80730
    f25c:	ldmdbcc	r0!, {r4, r5, fp}
    f260:			; <UNDEFINED> instruction: 0xf04f3a30
    f264:			; <UNDEFINED> instruction: 0xf8940964
    f268:	blx	3729e <__assert_fail@plt+0x33c32>
    f26c:			; <UNDEFINED> instruction: 0xf8941107
    f270:	blx	28729e <__assert_fail@plt+0x283c32>
    f274:			; <UNDEFINED> instruction: 0xf894c303
    f278:	blx	3b2aa <__assert_fail@plt+0x37c3e>
    f27c:			; <UNDEFINED> instruction: 0xf8942208
    f280:			; <UNDEFINED> instruction: 0xf894800c
    f284:			; <UNDEFINED> instruction: 0xf1aac00d
    f288:			; <UNDEFINED> instruction: 0xf1a80a30
    f28c:			; <UNDEFINED> instruction: 0xf8940830
    f290:			; <UNDEFINED> instruction: 0xf1ae900e
    f294:			; <UNDEFINED> instruction: 0xf1ab0e30
    f298:	blx	11f62 <__assert_fail@plt+0xe8f6>
    f29c:			; <UNDEFINED> instruction: 0xf1ac870a
    f2a0:			; <UNDEFINED> instruction: 0xf1a90c30
    f2a4:	vmul.i8	d16, d0, d16
    f2a8:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
    f2ac:	blx	33ed6 <__assert_fail@plt+0x3086a>
    f2b0:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
    f2b4:	blx	13ae2 <__assert_fail@plt+0x10476>
    f2b8:	vhadd.u8	d25, d0, d12
    f2bc:	strmi	r8, [r5], #-133	; 0xffffff7b
    f2c0:	stceq	6, cr15, [r9], {72}	; 0x48
    f2c4:	stceq	6, cr15, [r8], {200}	; 0xc8
    f2c8:	b	13f3eec <__assert_fail@plt+0x13f0880>
    f2cc:	blx	fe32e26a <__assert_fail@plt+0xfe32abfe>
    f2d0:	ldrmi	r0, [r8], -r5, lsl #16
    f2d4:	bl	ff2e057c <__assert_fail@plt+0xff2dcf10>
    f2d8:	ldrtmi	r1, [r8], #2152	; 0x868
    f2dc:	strcc	pc, [r8, -ip, lsl #23]
    f2e0:	bvc	ffa49c24 <__assert_fail@plt+0xffa465b8>
    f2e4:	bl	ff2a0408 <__assert_fail@plt+0xff29cd9c>
    f2e8:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
    f2ec:			; <UNDEFINED> instruction: 0xff80f7fe
    f2f0:	adccs	pc, fp, #77594624	; 0x4a00000
    f2f4:	adccs	pc, sl, #203423744	; 0xc200000
    f2f8:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    f2fc:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
    f300:	andcc	pc, r7, #133120	; 0x20800
    f304:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
    f308:	orrvs	pc, sl, #1862270976	; 0x6f000000
    f30c:	adceq	lr, r2, #205824	; 0x32400
    f310:			; <UNDEFINED> instruction: 0xf5a04410
    f314:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
    f318:	addmi	r9, sl, #7168	; 0x1c00
    f31c:	blge	2c5338 <__assert_fail@plt+0x2c1ccc>
    f320:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
    f324:			; <UNDEFINED> instruction: 0xffa2f7fe
    f328:	vqdmulh.s<illegal width 8>	d25, d2, d8
    f32c:	addsmi	r7, r3, #-268435456	; 0xf0000000
    f330:	bls	286460 <__assert_fail@plt+0x282df4>
    f334:	mcrrle	10, 0, r2, r7, cr12
    f338:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
    f33c:			; <UNDEFINED> instruction: 0xf10e2a00
    f340:	svclt	0x00cc30ff
    f344:	mrscs	r2, (UNDEF: 17)
    f348:	svclt	0x0088281e
    f34c:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    f350:	bicsvc	lr, r3, r1, asr sl
    f354:			; <UNDEFINED> instruction: 0xf64ad138
    f358:			; <UNDEFINED> instruction: 0xf6c221ab
    f35c:			; <UNDEFINED> instruction: 0xf64821aa
    f360:			; <UNDEFINED> instruction: 0xf6c80c89
    f364:	blx	fe05258e <__assert_fail@plt+0xfe04ef22>
    f368:			; <UNDEFINED> instruction: 0xf8cd0107
    f36c:	andls	lr, r0, #4
    f370:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    f374:	blx	fe33379a <__assert_fail@plt+0xfe33012e>
    f378:	stmdbls	r7, {r0, r2, ip}
    f37c:			; <UNDEFINED> instruction: 0xec08fb8c
    f380:	bl	ff260428 <__assert_fail@plt+0xff25cdbc>
    f384:	teqcs	ip, r1, lsr #19
    f388:	bl	ff2e06a0 <__assert_fail@plt+0xff2dd034>
    f38c:	strtmi	r1, [r0], -r0, ror #22
    f390:	bne	1b4a2c0 <__assert_fail@plt+0x1b46c54>
    f394:	ldceq	0, cr15, [r8], {79}	; 0x4f
    f398:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
    f39c:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
    f3a0:	blx	3177ea <__assert_fail@plt+0x31417e>
    f3a4:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
    f3a8:	strls	r4, [r2, -r3, lsl #10]
    f3ac:	stmda	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3b0:	blmi	221be0 <__assert_fail@plt+0x21e574>
    f3b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f3b8:	blls	2e9428 <__assert_fail@plt+0x2e5dbc>
    f3bc:	qaddle	r4, sl, r5
    f3c0:	andlt	r4, sp, r0, lsr r6
    f3c4:	svchi	0x00f0e8bd
    f3c8:			; <UNDEFINED> instruction: 0xe7f12637
    f3cc:	mcr	7, 2, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    f3d0:	andeq	r7, r1, r8, lsr fp
    f3d4:	andeq	r0, r0, r0, lsr #5
    f3d8:	andeq	r6, r0, r2, ror #22
    f3dc:	andeq	r7, r1, r0, ror r9
    f3e0:	blmi	1561d38 <__assert_fail@plt+0x155e6cc>
    f3e4:	push	{r1, r3, r4, r5, r6, sl, lr}
    f3e8:	strdlt	r4, [sp], r0
    f3ec:	ldrcs	r7, [sl, -r6, lsl #16]
    f3f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f3f4:			; <UNDEFINED> instruction: 0xf04f930b
    f3f8:	cdpcs	3, 0, cr0, cr0, cr0, {0}
    f3fc:	addhi	pc, r9, r0
    f400:	strmi	r4, [sp], -r4, lsl #12
    f404:			; <UNDEFINED> instruction: 0xf8d4f7ff
    f408:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    f40c:	addhi	pc, r1, r0, asr #32
    f410:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
    f414:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
    f418:	vqsub.s8	d4, d16, d13
    f41c:	stmdavc	r3!, {r1, r2, r7, pc}^
    f420:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
    f424:	stceq	0, cr15, [sl], {79}	; 0x4f
    f428:	blcc	c2d7b8 <__assert_fail@plt+0xc2a14c>
    f42c:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
    f430:			; <UNDEFINED> instruction: 0xf8943a30
    f434:	blx	347452 <__assert_fail@plt+0x343de6>
    f438:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
    f43c:	strcs	pc, [r0], -ip, lsl #22
    f440:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
    f444:	rndeqdp	f7, #0.5
    f448:			; <UNDEFINED> instruction: 0xf04f3a30
    f44c:	ldmdacc	r0!, {r2, r5, r6, fp}
    f450:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
    f454:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
    f458:	strtvs	pc, [lr], -r0, asr #4
    f45c:	andeq	pc, r2, #12, 22	; 0x3000
    f460:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
    f464:	andls	r3, sl, #8, 2
    f468:			; <UNDEFINED> instruction: 0x4618dd5f
    f46c:			; <UNDEFINED> instruction: 0xf7fe9307
    f470:			; <UNDEFINED> instruction: 0xf46ffebf
    f474:			; <UNDEFINED> instruction: 0xf641638a
    f478:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
    f47c:			; <UNDEFINED> instruction: 0xf8940111
    f480:			; <UNDEFINED> instruction: 0xf8948009
    f484:			; <UNDEFINED> instruction: 0xf894b00a
    f488:	blvc	9b34bc <__assert_fail@plt+0x9afe50>
    f48c:	mulge	sp, r4, r8
    f490:	blvc	fe960538 <__assert_fail@plt+0xfe95cecc>
    f494:	sbcsne	pc, r2, #160, 10	; 0x28000000
    f498:	blls	1e0508 <__assert_fail@plt+0x1dce9c>
    f49c:	stmdale	r5, {r1, r3, r7, r9, lr}
    f4a0:	bge	27a0d0 <__assert_fail@plt+0x276a64>
    f4a4:			; <UNDEFINED> instruction: 0xf7fea908
    f4a8:	blls	24f034 <__assert_fail@plt+0x24b9c8>
    f4ac:	andvc	pc, pc, #536870916	; 0x20000004
    f4b0:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
    f4b4:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
    f4b8:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
    f4bc:			; <UNDEFINED> instruction: 0xf1002900
    f4c0:	svclt	0x00cc3cff
    f4c4:	andcs	r2, r1, #0, 4
    f4c8:	svceq	0x001ef1bc
    f4cc:			; <UNDEFINED> instruction: 0xf042bf88
    f4d0:	b	148fcdc <__assert_fail@plt+0x148c670>
    f4d4:	ldrdle	r7, [r8, -r3]!
    f4d8:			; <UNDEFINED> instruction: 0xf1aa3d30
    f4dc:			; <UNDEFINED> instruction: 0xf1a90a30
    f4e0:			; <UNDEFINED> instruction: 0x3e300930
    f4e4:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    f4e8:	bleq	c4bb9c <__assert_fail@plt+0xc48530>
    f4ec:	andls	r2, r1, sl, lsl #4
    f4f0:	bpl	2ce100 <__assert_fail@plt+0x2caa94>
    f4f4:	blx	b38fe <__assert_fail@plt+0xb0292>
    f4f8:	strtmi	r6, [r0], -r9, lsl #12
    f4fc:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
    f500:	tstcs	r0, lr, lsl #20
    f504:	andsge	pc, r0, sp, asr #17
    f508:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    f50c:			; <UNDEFINED> instruction: 0xf7f35602
    f510:	bmi	30b3d8 <__assert_fail@plt+0x307d6c>
    f514:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    f518:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f51c:	subsmi	r9, sl, fp, lsl #22
    f520:	ldrtmi	sp, [r8], -r5, lsl #2
    f524:	pop	{r0, r2, r3, ip, sp, pc}
    f528:			; <UNDEFINED> instruction: 0x27378ff0
    f52c:			; <UNDEFINED> instruction: 0xf7f3e7f1
    f530:	svclt	0x0000ed96
    f534:	andeq	r7, r1, r0, asr #18
    f538:	andeq	r0, r0, r0, lsr #5
    f53c:	andeq	r6, r0, ip, asr #19
    f540:	andeq	r7, r1, lr, lsl #16
    f544:	svcmi	0x00f0e92d
    f548:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
    f54c:			; <UNDEFINED> instruction: 0xf1b8b083
    f550:	tstls	r1, r8, lsl #30
    f554:	sbchi	pc, sl, r0, lsl #1
    f558:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    f55c:	bicmi	pc, sp, #76, 12	; 0x4c00000
    f560:	bicmi	pc, ip, #204, 12	; 0xcc00000
    f564:	blx	fe8e0f72 <__assert_fail@plt+0xfe8dd906>
    f568:	ldmeq	fp, {r3, r8, r9, sp}
    f56c:	strmi	r0, [r3], #-152	; 0xffffff68
    f570:	movweq	lr, #15272	; 0x3ba8
    f574:	blcs	a05dc <__assert_fail@plt+0x9cf70>
    f578:	movwcs	fp, #3980	; 0xf8c
    f57c:	bl	d8188 <__assert_fail@plt+0xd4b1c>
    f580:			; <UNDEFINED> instruction: 0xf7f30040
    f584:			; <UNDEFINED> instruction: 0x4603ec92
    f588:	stmdacs	r0, {ip, pc}
    f58c:	adchi	pc, sl, r0
    f590:	svceq	0x0004f1b8
    f594:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    f598:			; <UNDEFINED> instruction: 0xf1094c89
    f59c:	movwcc	r0, #33029	; 0x8105
    f5a0:			; <UNDEFINED> instruction: 0xf811447c
    f5a4:			; <UNDEFINED> instruction: 0xf1a86c04
    f5a8:			; <UNDEFINED> instruction: 0xf8110805
    f5ac:			; <UNDEFINED> instruction: 0xf1b80c02
    f5b0:			; <UNDEFINED> instruction: 0xf8110f04
    f5b4:	strmi	ip, [r9], r5, lsl #24
    f5b8:	stccs	8, cr15, [r3], {17}
    f5bc:	strne	lr, [r6, #-2639]	; 0xfffff5b1
    f5c0:	stcvc	8, cr15, [r1], {17}
    f5c4:	ldreq	pc, [r0, #-5]
    f5c8:			; <UNDEFINED> instruction: 0x0e8cea4f
    f5cc:	beq	ff049f10 <__assert_fail@plt+0xff0468a4>
    f5d0:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
    f5d4:	subeq	lr, r2, #323584	; 0x4f000
    f5d8:	cdpeq	0, 1, cr15, cr12, cr14, {0}
    f5dc:	andseq	pc, lr, #2
    f5e0:	beq	64b610 <__assert_fail@plt+0x647fa4>
    f5e4:	vfnmane.f32	s28, s12, s28
    f5e8:	sbcsne	lr, r0, #270336	; 0x42000
    f5ec:	bne	1609f1c <__assert_fail@plt+0x16068b0>
    f5f0:	vldmiaeq	ip, {s29-s107}
    f5f4:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
    f5f8:	addeq	pc, r4, r0, asr #7
    f5fc:	ldreq	pc, [pc, -r7]
    f600:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    f604:			; <UNDEFINED> instruction: 0xf814469b
    f608:			; <UNDEFINED> instruction: 0xf101e00e
    f60c:	stfpls	f0, [r6, #20]!
    f610:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    f614:	stcpl	13, cr5, [r2], #404	; 0x194
    f618:			; <UNDEFINED> instruction: 0xf8145c20
    f61c:	stclpl	0, cr10, [r7, #40]!	; 0x28
    f620:	ldcgt	8, cr15, [r0], {3}
    f624:	stc	8, cr15, [pc], {3}
    f628:	stcvs	8, cr15, [lr], {3}
    f62c:	stcpl	8, cr15, [sp], {3}
    f630:	stccs	8, cr15, [ip], {3}
    f634:	stceq	8, cr15, [fp], {3}
    f638:	stcge	8, cr15, [sl], {3}
    f63c:	stcvc	8, cr15, [r9], {3}
    f640:			; <UNDEFINED> instruction: 0xf108d8af
    f644:			; <UNDEFINED> instruction: 0xf1b838ff
    f648:	vmax.f32	d0, d0, d3
    f64c:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    f650:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
    f654:			; <UNDEFINED> instruction: 0xf8990287
    f658:			; <UNDEFINED> instruction: 0xf10b6000
    f65c:			; <UNDEFINED> instruction: 0xf8990007
    f660:			; <UNDEFINED> instruction: 0xf8995001
    f664:	adcseq	r2, r4, r2
    f668:			; <UNDEFINED> instruction: 0xf8994b56
    f66c:			; <UNDEFINED> instruction: 0x012f1003
    f670:	ldreq	pc, [ip], #-4
    f674:	b	1120868 <__assert_fail@plt+0x111d1fc>
    f678:			; <UNDEFINED> instruction: 0xf0071495
    f67c:	vorr.i32	d16, #-805306368	; 0xd0000000
    f680:	b	11d0b98 <__assert_fail@plt+0x11cd52c>
    f684:	subseq	r1, r2, r2, lsl r7
    f688:			; <UNDEFINED> instruction: 0xf81308f6
    f68c:			; <UNDEFINED> instruction: 0xf002c005
    f690:	sbceq	r0, sp, lr, lsl r2
    f694:	sbcsne	lr, r1, #270336	; 0x42000
    f698:	ldreq	pc, [r8, #-5]
    f69c:	orreq	pc, r4, r1, asr #7
    f6a0:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    f6a4:	ldcpl	13, cr5, [lr, #112]	; 0x70
    f6a8:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
    f6ac:			; <UNDEFINED> instruction: 0xf88b5c5b
    f6b0:			; <UNDEFINED> instruction: 0xf88b4001
    f6b4:			; <UNDEFINED> instruction: 0xf88b6000
    f6b8:			; <UNDEFINED> instruction: 0xf88bc002
    f6bc:			; <UNDEFINED> instruction: 0xf88b7003
    f6c0:			; <UNDEFINED> instruction: 0xf88be004
    f6c4:			; <UNDEFINED> instruction: 0xf88b2006
    f6c8:	blls	5b6e4 <__assert_fail@plt+0x58078>
    f6cc:	bicmi	pc, sp, ip, asr #12
    f6d0:	bicmi	pc, ip, ip, asr #13
    f6d4:	movwcc	r2, #16896	; 0x4200
    f6d8:	blx	fe86b6ea <__assert_fail@plt+0xfe86807e>
    f6dc:	stmdbls	r0, {r0, r1, r8, r9, ip}
    f6e0:	strbpl	r0, [sl], #2203	; 0x89b
    f6e4:	andlt	r9, r3, r0, lsl #16
    f6e8:	svchi	0x00f0e8bd
    f6ec:	mrc	7, 1, APSR_nzcv, cr4, cr3, {7}
    f6f0:	andls	r2, r0, #0, 4
    f6f4:	andvs	r2, r3, r6, lsl r3
    f6f8:	andlt	r9, r3, r0, lsl #16
    f6fc:	svchi	0x00f0e8bd
    f700:	mulcs	r0, r9, r8
    f704:	blmi	c2106c <__assert_fail@plt+0xc1da00>
    f708:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
    f70c:			; <UNDEFINED> instruction: 0xf00108d2
    f710:	ldfpls	f0, [sl], {28}
    f714:			; <UNDEFINED> instruction: 0xf8005c5b
    f718:			; <UNDEFINED> instruction: 0xf88b2b02
    f71c:	ldrb	r3, [r4, r1]
    f720:	mulmi	r0, r9, r8
    f724:	andeq	pc, r4, fp, lsl #2
    f728:	mulcs	r1, r9, r8
    f72c:	adceq	r4, r1, r7, lsr #22
    f730:	tsteq	r5, r4, ror #17
    f734:	tsteq	ip, r1	; <UNPREDICTABLE>
    f738:	b	106092c <__assert_fail@plt+0x105d2c0>
    f73c:			; <UNDEFINED> instruction: 0xf0051192
    f740:	vorr.i32	d16, #10485760	; 0x00a00000
    f744:	lfmpl	f0, 2, [lr], {68}	; 0x44
    f748:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
    f74c:			; <UNDEFINED> instruction: 0xf88b5c9b
    f750:			; <UNDEFINED> instruction: 0xf88b6001
    f754:			; <UNDEFINED> instruction: 0xf88b4000
    f758:			; <UNDEFINED> instruction: 0xf88b1003
    f75c:	ldr	r3, [r4, r2]!
    f760:	mulne	r1, r9, r8
    f764:	andeq	pc, r5, fp, lsl #2
    f768:	mulvs	r0, r9, r8
    f76c:	mulcs	r2, r9, r8
    f770:	blmi	5cfba8 <__assert_fail@plt+0x5cc53c>
    f774:			; <UNDEFINED> instruction: 0xf00400b5
    f778:	b	11107c0 <__assert_fail@plt+0x110d154>
    f77c:			; <UNDEFINED> instruction: 0xf0051412
    f780:	subseq	r0, r2, ip, lsl r5
    f784:	b	1160978 <__assert_fail@plt+0x115d30c>
    f788:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
    f78c:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
    f790:	andseq	pc, lr, #2
    f794:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
    f798:	ldcpl	13, cr5, [sl], {157}	; 0x9d
    f79c:			; <UNDEFINED> instruction: 0xf88b5c5b
    f7a0:			; <UNDEFINED> instruction: 0xf88b7001
    f7a4:			; <UNDEFINED> instruction: 0xf88b5000
    f7a8:			; <UNDEFINED> instruction: 0xf88b4003
    f7ac:			; <UNDEFINED> instruction: 0xf88b2004
    f7b0:	str	r3, [sl, r2]
    f7b4:	ldrdlt	pc, [r0], -sp
    f7b8:	ldrbmi	lr, [r8], -r3, asr #14
    f7bc:	svclt	0x0000e785
    f7c0:	muleq	r0, ip, sl
    f7c4:	andeq	r6, r0, r8, asr #19
    f7c8:	andeq	r6, r0, r2, lsr r9
    f7cc:	andeq	r6, r0, r4, lsl #18
    f7d0:			; <UNDEFINED> instruction: 0x000068b8
    f7d4:			; <UNDEFINED> instruction: 0xf8dfb40f
    f7d8:	strlt	ip, [r0, #-92]	; 0xffffffa4
    f7dc:	bge	1bb9f8 <__assert_fail@plt+0x1b838c>
    f7e0:	ldrbtmi	r4, [ip], #2837	; 0xb15
    f7e4:			; <UNDEFINED> instruction: 0xf852a802
    f7e8:			; <UNDEFINED> instruction: 0xf85c1b04
    f7ec:	ldmdavs	fp, {r0, r1, ip, sp}
    f7f0:			; <UNDEFINED> instruction: 0xf04f9303
    f7f4:	andls	r0, r1, #0, 6
    f7f8:	stcl	7, cr15, [r8, #972]!	; 0x3cc
    f7fc:	blle	359804 <__assert_fail@plt+0x356198>
    f800:	blmi	362040 <__assert_fail@plt+0x35e9d4>
    f804:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    f808:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f80c:	subsmi	r9, sl, r3, lsl #22
    f810:	andlt	sp, r5, lr, lsl #2
    f814:	bl	14d990 <__assert_fail@plt+0x14a324>
    f818:	ldrbmi	fp, [r0, -r4]!
    f81c:	ldc	7, cr15, [ip, #972]	; 0x3cc
    f820:			; <UNDEFINED> instruction: 0xf7f36800
    f824:	strmi	lr, [r1], -r0, lsl #26
    f828:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    f82c:			; <UNDEFINED> instruction: 0xf888f7fd
    f830:	ldc	7, cr15, [r4], {243}	; 0xf3
    f834:	andeq	r7, r1, r2, asr #10
    f838:	andeq	r0, r0, r0, lsr #5
    f83c:	andeq	r7, r1, r0, lsr #10
    f840:	andeq	r6, r0, r2, lsr r8
    f844:			; <UNDEFINED> instruction: 0xf8dfb40f
    f848:	strlt	ip, [r0, #-76]	; 0xffffffb4
    f84c:	bge	1bba68 <__assert_fail@plt+0x1b83fc>
    f850:	ldrbtmi	r4, [ip], #2833	; 0xb11
    f854:			; <UNDEFINED> instruction: 0xf852a802
    f858:			; <UNDEFINED> instruction: 0xf85c1b04
    f85c:	ldmdavs	fp, {r0, r1, ip, sp}
    f860:			; <UNDEFINED> instruction: 0xf04f9303
    f864:	andls	r0, r1, #0, 6
    f868:	ldc	7, cr15, [r0, #972]!	; 0x3cc
    f86c:	blmi	2a20a0 <__assert_fail@plt+0x29ea34>
    f870:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f874:	svclt	0x00ac2800
    f878:	andcs	r9, r0, r2, lsl #16
    f87c:	blls	e98ec <__assert_fail@plt+0xe6280>
    f880:	qaddle	r4, sl, r4
    f884:			; <UNDEFINED> instruction: 0xf85db005
    f888:	andlt	lr, r4, r4, lsl #22
    f88c:			; <UNDEFINED> instruction: 0xf7f34770
    f890:	svclt	0x0000ebe6
    f894:	ldrdeq	r7, [r1], -r2
    f898:	andeq	r0, r0, r0, lsr #5
    f89c:			; <UNDEFINED> instruction: 0x000174b4
    f8a0:	andcs	r4, r1, #2048	; 0x800
    f8a4:	andsvs	r4, sl, fp, ror r4
    f8a8:	svclt	0x00004770
    f8ac:	andeq	r9, r1, r0, lsl #25
    f8b0:			; <UNDEFINED> instruction: 0x460db570
    f8b4:	sbclt	r4, r8, r4, lsl r9
    f8b8:			; <UNDEFINED> instruction: 0x46044b14
    f8bc:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    f8c0:	movtls	r6, #30747	; 0x781b
    f8c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f8c8:	mcrge	1, 0, fp, cr1, cr10, {1}
    f8cc:	ldrtmi	r2, [r2], -r0, lsl #2
    f8d0:	stc	7, cr15, [ip], #-972	; 0xfffffc34
    f8d4:	blcs	699a8 <__assert_fail@plt+0x6633c>
    f8d8:	stmdage	r5!, {r0, r3, ip, lr, pc}
    f8dc:			; <UNDEFINED> instruction: 0xf7f39524
    f8e0:	andcs	lr, r0, #224, 26	; 0x3800
    f8e4:	strtmi	sl, [r0], -r4, lsr #18
    f8e8:			; <UNDEFINED> instruction: 0xf7f39245
    f8ec:	bmi	24a974 <__assert_fail@plt+0x247308>
    f8f0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    f8f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f8f8:	subsmi	r9, sl, r7, asr #22
    f8fc:	sublt	sp, r8, r1, lsl #2
    f900:			; <UNDEFINED> instruction: 0xf7f3bd70
    f904:	svclt	0x0000ebac
    f908:	andeq	r7, r1, r8, ror #8
    f90c:	andeq	r0, r0, r0, lsr #5
    f910:	andeq	r7, r1, r2, lsr r4
    f914:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    f918:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    f91c:	addlt	r4, r3, sp, asr #28
    f920:			; <UNDEFINED> instruction: 0x4605685b
    f924:	blcs	20b24 <__assert_fail@plt+0x1d4b8>
    f928:	addhi	pc, r7, r0, asr #32
    f92c:	tstcs	r1, sl, asr #22
    f930:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    f934:	qaddlt	r6, r9, r2
    f938:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
    f93c:	andcs	r2, r2, r1, lsl #4
    f940:			; <UNDEFINED> instruction: 0xf7f34479
    f944:	andcs	lr, r0, ip, asr sp
    f948:	mcr2	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    f94c:	teqlt	r0, r4, lsl #12
    f950:	stcl	7, cr15, [r4], {243}	; 0xf3
    f954:	strmi	r4, [r2], -r1, lsr #12
    f958:			; <UNDEFINED> instruction: 0xf7f32002
    f95c:	stmdbmi	r0, {r4, r6, r8, sl, fp, sp, lr, pc}^
    f960:	andcs	r2, r2, r9, lsl #4
    f964:			; <UNDEFINED> instruction: 0xf7f34479
    f968:	stclcs	13, cr14, [r0, #-296]	; 0xfffffed8
    f96c:	blmi	f85aa4 <__assert_fail@plt+0xf82438>
    f970:			; <UNDEFINED> instruction: 0xf85358f3
    f974:	stmdbcs	r0, {r0, r2, r5, ip}
    f978:	blmi	f03f08 <__assert_fail@plt+0xf0089c>
    f97c:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
    f980:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    f984:	adcsmi	r4, r4, #48234496	; 0x2e00000
    f988:	vqshl.s8	q10, <illegal reg q13.5>, q3
    f98c:	strmi	r6, [pc], -r7, ror #18
    f990:	ldrbtmi	r9, [sl], #769	; 0x301
    f994:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
    f998:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
    f99c:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f9a0:	stccs	13, cr13, [r1], {34}	; 0x22
    f9a4:			; <UNDEFINED> instruction: 0xf043bf08
    f9a8:	strtmi	r0, [r1], -r1, lsl #6
    f9ac:	blcs	21274 <__assert_fail@plt+0x1dc08>
    f9b0:			; <UNDEFINED> instruction: 0xf001d041
    f9b4:	andcs	pc, r1, #656	; 0x290
    f9b8:			; <UNDEFINED> instruction: 0x46034651
    f9bc:	ldmdblt	r3!, {r1, sp}
    f9c0:	ldc	7, cr15, [ip, #-972]	; 0xfffffc34
    f9c4:			; <UNDEFINED> instruction: 0x46214630
    f9c8:			; <UNDEFINED> instruction: 0xff68f001
    f9cc:	blx	fe26120e <__assert_fail@plt+0xfe25dba2>
    f9d0:			; <UNDEFINED> instruction: 0xf1b82304
    f9d4:	b	13d19e0 <__assert_fail@plt+0x13ce374>
    f9d8:	bl	ff12cd70 <__assert_fail@plt+0xff129704>
    f9dc:	andsle	r0, r9, r3, lsr #9
    f9e0:			; <UNDEFINED> instruction: 0xf00742b4
    f9e4:	ldclle	3, cr0, [ip], {1}
    f9e8:	ldrtmi	r4, [r0], -r1, lsr #12
    f9ec:	cdp2	0, 0, cr15, cr12, cr1, {0}
    f9f0:	andcs	r9, r1, #1024	; 0x400
    f9f4:	pkhbtmi	r1, r3, r9, lsl #16
    f9f8:			; <UNDEFINED> instruction: 0xf7f32002
    f9fc:			; <UNDEFINED> instruction: 0xf1bbed00
    fa00:	svclt	0x00180f00
    fa04:	ldrb	r2, [sp, r1, lsl #14]
    fa08:	andcs	r4, r1, #409600	; 0x64000
    fa0c:	andcs	r4, r2, r9, ror r4
    fa10:	ldcl	7, cr15, [r4], #972	; 0x3cc
    fa14:	andscs	r4, r4, #376832	; 0x5c000
    fa18:	ldrbtmi	r2, [r9], #-2
    fa1c:	stcl	7, cr15, [lr], #972	; 0x3cc
    fa20:	strtmi	r2, [r8], -r0, lsl #4
    fa24:			; <UNDEFINED> instruction: 0xf7ff4611
    fa28:	strtmi	pc, [r8], -r3, asr #30
    fa2c:	pop	{r0, r1, ip, sp, pc}
    fa30:			; <UNDEFINED> instruction: 0xf7f34ff0
    fa34:	ldrmi	fp, [pc], -r9, lsr #20
    fa38:			; <UNDEFINED> instruction: 0xf7f3e7c9
    fa3c:	ldrb	lr, [r5, -r8, lsr #20]!
    fa40:	tstls	r1, r8, lsl #12
    fa44:	mcrr	7, 15, pc, sl, cr3	; <UNPREDICTABLE>
    fa48:	strmi	r9, [r2], -r1, lsl #18
    fa4c:	svclt	0x0000e7df
    fa50:	andeq	r9, r1, sl, lsl #24
    fa54:	andeq	r7, r1, r0, lsl #8
    fa58:	strdeq	r9, [r1], -r4
    fa5c:	strdeq	r3, [r0], -ip
    fa60:	andeq	r6, r0, r8, lsl r7
    fa64:	andeq	r0, r0, ip, lsr #5
    fa68:	andeq	r6, r0, r0, lsl #14
    fa6c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    fa70:	ldrdeq	r5, [r0], -r0
    fa74:	andeq	r6, r0, sl, ror r6
    fa78:	addlt	fp, r2, r0, ror r5
    fa7c:	blmi	6fe824 <__assert_fail@plt+0x6fb1b8>
    fa80:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
    fa84:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    fa88:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
    fa8c:	ldrmi	r2, [r9], -r2
    fa90:	adcsvs	r9, r5, r1, lsl #6
    fa94:			; <UNDEFINED> instruction: 0xff0cf7ff
    fa98:	stmdbls	r1, {r0, r9, sp}
    fa9c:			; <UNDEFINED> instruction: 0xf7ff4610
    faa0:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    faa4:	andcs	r2, pc, r1, lsl #4
    faa8:			; <UNDEFINED> instruction: 0xff02f7ff
    faac:	andcs	r9, r1, #16384	; 0x4000
    fab0:			; <UNDEFINED> instruction: 0xf7ff2003
    fab4:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    fab8:	andcs	r2, fp, r1, lsl #4
    fabc:	mrc2	7, 7, pc, cr8, cr15, {7}
    fac0:	strtmi	r4, [r2], -ip, lsl #18
    fac4:	ldrbtmi	r2, [r9], #-10
    fac8:	mrc2	7, 7, pc, cr2, cr15, {7}
    facc:	tstcs	r1, r2, lsr #12
    fad0:	andlt	r2, r2, sp
    fad4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    fad8:	blmi	209688 <__assert_fail@plt+0x20601c>
    fadc:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
    fae0:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    fae4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    fae8:	stcl	7, cr15, [r0, #972]	; 0x3cc
    faec:			; <UNDEFINED> instruction: 0xfffffe8b
    faf0:	muleq	r1, sl, sl
    faf4:			; <UNDEFINED> instruction: 0xfffffdd7
    faf8:	andeq	r6, r0, r6, lsr #12
    fafc:	andeq	r6, r0, r8, asr #11
    fb00:	ldrdeq	r6, [r0], -lr
    fb04:	adclt	fp, r5, r0, lsr r5
    fb08:	bmi	562b60 <__assert_fail@plt+0x55f4f4>
    fb0c:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
    fb10:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    fb14:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb18:			; <UNDEFINED> instruction: 0xf04f9323
    fb1c:	ldmiblt	r5!, {r8, r9}
    fb20:	tstls	r1, r3, lsl #18
    fb24:			; <UNDEFINED> instruction: 0xf7f34608
    fb28:			; <UNDEFINED> instruction: 0xf104ec0c
    fb2c:	stmdbls	r1, {r4, r9}
    fb30:			; <UNDEFINED> instruction: 0xf7f34628
    fb34:	bmi	34a3ec <__assert_fail@plt+0x346d80>
    fb38:	rscvs	r2, r3, r1, lsl #6
    fb3c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    fb40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb44:	subsmi	r9, sl, r3, lsr #22
    fb48:	eorlt	sp, r5, r5, lsl #2
    fb4c:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    fb50:			; <UNDEFINED> instruction: 0xf7fc4478
    fb54:			; <UNDEFINED> instruction: 0xf7f3ff2f
    fb58:	svclt	0x0000ea82
    fb5c:	andeq	r9, r1, r6, lsl sl
    fb60:	andeq	r7, r1, r4, lsl r2
    fb64:	andeq	r0, r0, r0, lsr #5
    fb68:	andeq	r7, r1, r6, ror #3
    fb6c:	andeq	r6, r0, ip, ror r5
    fb70:	cfstr32mi	mvfx11, [r8], {16}
    fb74:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    fb78:			; <UNDEFINED> instruction: 0xf104b143
    fb7c:	andcs	r0, r0, #16, 2
    fb80:			; <UNDEFINED> instruction: 0xf7f32002
    fb84:	movwcs	lr, #2564	; 0xa04
    fb88:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    fb8c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    fb90:			; <UNDEFINED> instruction: 0xff10f7fc
    fb94:			; <UNDEFINED> instruction: 0x000199b0
    fb98:	andeq	r6, r0, lr, asr r5
    fb9c:	mvnsmi	lr, sp, lsr #18
    fba0:	ldrmi	r4, [r6], -sp, lsl #12
    fba4:			; <UNDEFINED> instruction: 0x46044698
    fba8:	mrrc	7, 15, pc, ip, cr3	; <UNPREDICTABLE>
    fbac:	ldrbtmi	r4, [pc], #-3891	; fbb4 <__assert_fail@plt+0xc548>
    fbb0:	andsle	r3, fp, r1
    fbb4:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
    fbb8:	svceq	0x0000f1b8
    fbbc:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
    fbc0:			; <UNDEFINED> instruction: 0xf7f34479
    fbc4:			; <UNDEFINED> instruction: 0x2600eb16
    fbc8:	orrslt	r6, r0, #40	; 0x28
    fbcc:	pop	{r4, r5, r9, sl, lr}
    fbd0:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    fbd4:	svceq	0x0000f1b8
    fbd8:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
    fbdc:			; <UNDEFINED> instruction: 0xe7f04479
    fbe0:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    fbe4:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fbe8:			; <UNDEFINED> instruction: 0xe7ea4479
    fbec:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
    fbf0:			; <UNDEFINED> instruction: 0xf7f3681f
    fbf4:			; <UNDEFINED> instruction: 0x4606eb94
    fbf8:	ldrteq	fp, [pc], -r0, lsr #2
    fbfc:			; <UNDEFINED> instruction: 0xf007b286
    fc00:	teqmi	lr, #66584576	; 0x3f80000
    fc04:	andcs	r4, r5, #573440	; 0x8c000
    fc08:	ldrbtmi	r2, [r9], #-0
    fc0c:	b	84dbe0 <__assert_fail@plt+0x84a574>
    fc10:	ldrtmi	r4, [r0], -r7, lsl #12
    fc14:	stc	7, cr15, [r4], {243}	; 0xf3
    fc18:	ldrtmi	r4, [r8], -r1, lsl #12
    fc1c:	mrc2	7, 2, pc, cr4, cr12, {7}
    fc20:	mvnscc	pc, #79	; 0x4f
    fc24:	stmib	r4, {r9, sp}^
    fc28:	ldrtmi	r3, [r0], -r0, lsl #6
    fc2c:	pop	{r1, r3, r5, sp, lr}
    fc30:	blmi	5f03f8 <__assert_fail@plt+0x5ecd8c>
    fc34:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    fc38:	bl	1c4dc0c <__assert_fail@plt+0x1c4a5a0>
    fc3c:			; <UNDEFINED> instruction: 0xb1204606
    fc40:	addlt	r0, r6, #47185920	; 0x2d00000
    fc44:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    fc48:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
    fc4c:	andcs	r2, r0, r5, lsl #4
    fc50:			; <UNDEFINED> instruction: 0xf7f34479
    fc54:			; <UNDEFINED> instruction: 0x4605e9fe
    fc58:			; <UNDEFINED> instruction: 0xf7f34630
    fc5c:	strmi	lr, [r1], -r2, ror #24
    fc60:			; <UNDEFINED> instruction: 0xf7fc4628
    fc64:	stmdavs	r0!, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    fc68:	stcl	7, cr15, [r0], #972	; 0x3cc
    fc6c:			; <UNDEFINED> instruction: 0xf7f36860
    fc70:			; <UNDEFINED> instruction: 0xf04fecde
    fc74:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    fc78:	str	r3, [r7, r0, lsl #6]!
    fc7c:	andeq	r7, r1, r6, ror r1
    fc80:	andeq	r1, r0, r4, asr pc
    fc84:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    fc88:	andeq	r6, r0, r6, asr #10
    fc8c:	andeq	r6, r0, r4, lsr r5
    fc90:	andeq	r0, r0, r8, asr #5
    fc94:	andeq	r6, r0, sl, lsr #10
    fc98:	andeq	r6, r0, r0, lsl #10
    fc9c:			; <UNDEFINED> instruction: 0x4605b538
    fca0:	bl	ff84dc74 <__assert_fail@plt+0xff84a608>
    fca4:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
    fca8:	svclt	0x00183001
    fcac:	andle	r2, r0, r0
    fcb0:	blmi	27f198 <__assert_fail@plt+0x27bb2c>
    fcb4:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    fcb8:	bl	c4dc8c <__assert_fail@plt+0xc4a620>
    fcbc:	strteq	fp, [r4], -r8, lsr #2
    fcc0:			; <UNDEFINED> instruction: 0xf004b283
    fcc4:	b	11210c4 <__assert_fail@plt+0x111da58>
    fcc8:			; <UNDEFINED> instruction: 0xf04f0003
    fccc:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    fcd0:	ldclt	3, cr3, [r8, #-0]
    fcd4:	andeq	r7, r1, lr, ror r0
    fcd8:	andeq	r0, r0, r8, asr #5
    fcdc:	blmi	b62594 <__assert_fail@plt+0xb5ef28>
    fce0:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
    fce4:	addlt	fp, r9, r0, lsr r5
    fce8:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    fcec:	ldrbtcc	pc, [pc], #79	; fcf4 <__assert_fail@plt+0xc688>	; <UNPREDICTABLE>
    fcf0:	movwls	r6, #30747	; 0x781b
    fcf4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fcf8:	b	18cdccc <__assert_fail@plt+0x18ca660>
    fcfc:			; <UNDEFINED> instruction: 0xb3284605
    fd00:			; <UNDEFINED> instruction: 0xf7f34628
    fd04:	strdlt	lr, [r0, ip]
    fd08:	blcc	c2f01c <__assert_fail@plt+0xc2b9b0>
    fd0c:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
    fd10:	andcs	r3, sl, #19
    fd14:			; <UNDEFINED> instruction: 0xf7f32100
    fd18:	addmi	lr, r4, #8, 18	; 0x20000
    fd1c:			; <UNDEFINED> instruction: 0x4604bfb8
    fd20:			; <UNDEFINED> instruction: 0xf7f34628
    fd24:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    fd28:	strtmi	sp, [r8], -lr, ror #3
    fd2c:	ldc	7, cr15, [r2], {243}	; 0xf3
    fd30:	svclt	0x00181c61
    fd34:	andle	r1, r9, r0, ror #24
    fd38:	blmi	5a25a0 <__assert_fail@plt+0x59ef34>
    fd3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fd40:	blls	1e9db0 <__assert_fail@plt+0x1e6744>
    fd44:	qsuble	r4, sl, r1
    fd48:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    fd4c:	andcs	sl, r7, r2, lsl #18
    fd50:			; <UNDEFINED> instruction: 0xf7f39101
    fd54:	stmdbls	r1, {r3, r5, r7, r8, fp, sp, lr, pc}
    fd58:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
    fd5c:	andle	r1, r6, r2, asr #24
    fd60:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    fd64:	svclt	0x00084298
    fd68:	addvc	pc, r0, pc, asr #8
    fd6c:	andcs	lr, r7, r4, ror #15
    fd70:	ldmib	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd74:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
    fd78:	mvnsle	r1, r3, asr #24
    fd7c:			; <UNDEFINED> instruction: 0xf7f32004
    fd80:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    fd84:			; <UNDEFINED> instruction: 0x2014bfb8
    fd88:	ubfx	sp, r6, #23, #10
    fd8c:	stmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd90:	andeq	r7, r1, r4, asr #32
    fd94:	andeq	r0, r0, r0, lsr #5
    fd98:	andeq	r6, r0, lr, lsl #9
    fd9c:	andeq	r6, r1, r8, ror #31
    fda0:			; <UNDEFINED> instruction: 0x4604b5f8
    fda4:			; <UNDEFINED> instruction: 0xf7ff460d
    fda8:			; <UNDEFINED> instruction: 0x4607ff99
    fdac:	adcmi	fp, r0, #1073741887	; 0x4000003f
    fdb0:	strcs	fp, [r0], -r8, asr #31
    fdb4:			; <UNDEFINED> instruction: 0xf855dd12
    fdb8:	mrrcne	0, 2, r3, sl, cr6
    fdbc:	shadd16mi	fp, r2, r8
    fdc0:	ands	sp, r0, r4, lsl #2
    fdc4:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    fdc8:	andle	r1, ip, r9, asr ip
    fdcc:			; <UNDEFINED> instruction: 0xf10242a3
    fdd0:	mvnsle	r0, r1, lsl #4
    fdd4:	strcc	r4, [r1], #-1558	; 0xfffff9ea
    fdd8:	mvnle	r4, r7, lsr #5
    fddc:	ldrhtmi	lr, [r8], #141	; 0x8d
    fde0:			; <UNDEFINED> instruction: 0xf7f32000
    fde4:	strtmi	fp, [r0], -r3, lsl #23
    fde8:	stc	7, cr15, [r0], #-972	; 0xfffffc34
    fdec:	adcmi	lr, r0, #63700992	; 0x3cc0000
    fdf0:			; <UNDEFINED> instruction: 0x4620ddf4
    fdf4:			; <UNDEFINED> instruction: 0xf7f33401
    fdf8:	adcmi	lr, r7, #6656	; 0x1a00
    fdfc:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    fe00:	strdcs	r4, [r0], -r8
    fe04:	bllt	1ccddd8 <__assert_fail@plt+0x1cca76c>
    fe08:	svcmi	0x00f0e92d
    fe0c:	strmi	fp, [r5], -r7, lsl #1
    fe10:	andls	r4, r2, #4849664	; 0x4a0000
    fe14:	bmi	12a185c <__assert_fail@plt+0x129e1f0>
    fe18:	mrcls	4, 0, r4, cr0, cr8, {3}
    fe1c:	stmpl	r2, {r2, r3, r9, sl, lr}
    fe20:	ldmdavs	r2, {r3, r9, sl, lr}
    fe24:			; <UNDEFINED> instruction: 0xf04f9205
    fe28:	strls	r0, [r4], -r0, lsl #4
    fe2c:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    fe30:	cmplt	r1, r1, lsl r6
    fe34:	teqlt	r0, r8, lsl #16
    fe38:	andcs	r4, r0, sl, lsl #12
    fe3c:	svcne	0x0004f852
    fe40:	stmdbcs	r0, {r0, ip, sp}
    fe44:	strdcs	sp, [r4, -sl]
    fe48:			; <UNDEFINED> instruction: 0xf7f33002
    fe4c:			; <UNDEFINED> instruction: 0x212febae
    fe50:	strtmi	r4, [r8], -r1, lsl #13
    fe54:	bl	fcde28 <__assert_fail@plt+0xfca7bc>
    fe58:	andeq	pc, r0, r9, asr #17
    fe5c:	subsle	r2, r0, r0, lsl #16
    fe60:			; <UNDEFINED> instruction: 0xf8c93001
    fe64:	mrslt	r0, (UNDEF: 76)
    fe68:	teqlt	fp, r3, lsr #16
    fe6c:	strbmi	r4, [sl], -r1, lsr #12
    fe70:	svccc	0x0004f842
    fe74:	svccc	0x0004f851
    fe78:	mvnsle	r2, r0, lsl #22
    fe7c:	ldrdlt	pc, [r4], #143	; 0x8f
    fe80:	svccc	0x00fff1b8
    fe84:	beq	34c2c0 <__assert_fail@plt+0x348c54>
    fe88:	streq	pc, [r0], #-79	; 0xffffffb1
    fe8c:	strdle	r4, [r7], -fp
    fe90:	cfstrscs	mvf3, [r3], {1}
    fe94:			; <UNDEFINED> instruction: 0xf85ad019
    fe98:			; <UNDEFINED> instruction: 0xf1b88b04
    fe9c:	ldrshle	r3, [r7, #255]!	; 0xff
    fea0:	ldrbmi	r1, [r8], -r1, lsr #28
    fea4:	tstcs	r1, r8, lsl pc
    fea8:	b	114de7c <__assert_fail@plt+0x114a810>
    feac:	stceq	8, cr15, [r4], {74}	; 0x4a
    feb0:	mvnle	r3, r1
    feb4:	b	144de88 <__assert_fail@plt+0x144a81c>
    feb8:			; <UNDEFINED> instruction: 0xf7f36800
    febc:			; <UNDEFINED> instruction: 0x4659e9b4
    fec0:	stmdami	r1!, {r1, r9, sl, lr}
    fec4:			; <UNDEFINED> instruction: 0xf7fc4478
    fec8:			; <UNDEFINED> instruction: 0xf10dfd3b
    fecc:	strcs	r0, [r0], #-2056	; 0xfffff7f8
    fed0:	bleq	14e038 <__assert_fail@plt+0x14a9cc>
    fed4:	andle	r4, r4, r0, lsr #5
    fed8:			; <UNDEFINED> instruction: 0xf7f34621
    fedc:	ldrdcc	lr, [r1], -r8
    fee0:	strcc	sp, [r1], #-21	; 0xffffffeb
    fee4:	mvnsle	r2, r3, lsl #24
    fee8:			; <UNDEFINED> instruction: 0x46204639
    feec:			; <UNDEFINED> instruction: 0xff58f7ff
    fef0:	ldrmi	fp, [r0, r6, lsl #2]!
    fef4:	strtmi	r4, [r8], -r9, asr #12
    fef8:	b	5cdecc <__assert_fail@plt+0x5ca860>
    fefc:			; <UNDEFINED> instruction: 0xf7f3207f
    ff00:			; <UNDEFINED> instruction: 0x4628e872
    ff04:	b	fe54ded8 <__assert_fail@plt+0xfe54a86c>
    ff08:	andeq	pc, r0, r9, asr #17
    ff0c:			; <UNDEFINED> instruction: 0xb124e7ab
    ff10:	andsle	r2, r0, r1, lsl #24
    ff14:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    ff18:	stmdbmi	sp, {r0, sp, lr, pc}
    ff1c:	tstls	r1, r9, ror r4
    ff20:	b	6cdef4 <__assert_fail@plt+0x6ca888>
    ff24:			; <UNDEFINED> instruction: 0xf7f36800
    ff28:	stmdbls	r1, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    ff2c:	stmdami	r9, {r1, r9, sl, lr}
    ff30:			; <UNDEFINED> instruction: 0xf7fc4478
    ff34:	stmdbmi	r8, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    ff38:			; <UNDEFINED> instruction: 0xe7f04479
    ff3c:	andeq	r6, r1, ip, lsl #30
    ff40:	andeq	r0, r0, r0, lsr #5
    ff44:	andeq	r5, r0, r0, asr #22
    ff48:	andeq	r6, r0, r8, asr #5
    ff4c:	andeq	r6, r0, r2, ror r2
    ff50:			; <UNDEFINED> instruction: 0x000042b4
    ff54:	andeq	r6, r0, r8, ror r2
    ff58:	andeq	r3, r0, r8, asr #21
    ff5c:	blmi	ba2818 <__assert_fail@plt+0xb9f1ac>
    ff60:	push	{r1, r3, r4, r5, r6, sl, lr}
    ff64:			; <UNDEFINED> instruction: 0xb09c47f0
    ff68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ff6c:			; <UNDEFINED> instruction: 0xf04f931b
    ff70:			; <UNDEFINED> instruction: 0xf7ff0300
    ff74:			; <UNDEFINED> instruction: 0x2104feb3
    ff78:	eorcs	r4, r0, r1, lsl #13
    ff7c:	svc	0x0078f7f2
    ff80:	orrslt	r4, r0, #128, 12	; 0x8000000
    ff84:	svceq	0x0000f1b9
    ff88:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
    ff8c:	strtmi	r4, [ip], -sl, ror #13
    ff90:	ands	r2, r6, r0, lsr #12
    ff94:	adcsmi	r1, r7, #28416	; 0x6f00
    ff98:			; <UNDEFINED> instruction: 0xf5b6d30d
    ff9c:	strbmi	r7, [r0], -r0, lsl #31
    ffa0:			; <UNDEFINED> instruction: 0x2320bf34
    ffa4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    ffa8:	adcseq	r4, r1, lr, lsl r4
    ffac:	stm	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffb0:	movtlt	r4, #1539	; 0x603
    ffb4:			; <UNDEFINED> instruction: 0xf8484680
    ffb8:	strcc	r4, [r1], #-37	; 0xffffffdb
    ffbc:	ldrtmi	r4, [sp], -r1, lsr #11
    ffc0:	ldrbmi	sp, [r2], -lr
    ffc4:	andcs	r4, r3, r1, lsr #12
    ffc8:	stmia	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffcc:	mvnle	r3, r1
    ffd0:	stmib	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffd4:	blcs	269fe8 <__assert_fail@plt+0x26697c>
    ffd8:	strcc	sp, [r1], #-476	; 0xfffffe24
    ffdc:	mvnsle	r4, r1, lsr #11
    ffe0:	streq	lr, [r5, #2824]	; 0xb08
    ffe4:	mvnscc	pc, #79	; 0x4f
    ffe8:	bmi	32809c <__assert_fail@plt+0x324a30>
    ffec:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    fff0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fff4:	subsmi	r9, sl, fp, lsl fp
    fff8:	strbmi	sp, [r0], -sl, lsl #2
    fffc:	pop	{r2, r3, r4, ip, sp, pc}
   10000:			; <UNDEFINED> instruction: 0x460587f0
   10004:	strbmi	lr, [r0], -lr, ror #15
   10008:			; <UNDEFINED> instruction: 0xf7f24698
   1000c:	strb	lr, [ip, lr, asr #31]!
   10010:	stmda	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10014:	andeq	r6, r1, r4, asr #27
   10018:	andeq	r0, r0, r0, lsr #5
   1001c:	andeq	r6, r1, r6, lsr sp
   10020:	tstlt	r9, r3, lsl r6
   10024:	ldr	r2, [r9, #512]!	; 0x200
   10028:	svclt	0x0000e638
   1002c:	tstlt	r9, r3, lsl r6
   10030:	ldr	r2, [r3, #513]!	; 0x201
   10034:	svclt	0x0000e632
   10038:	svclt	0x0000e630
   1003c:	svcmi	0x00f0e92d
   10040:	mcrmi	0, 4, fp, cr13, cr5, {4}
   10044:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
   10048:	strmi	r7, [r6], r7, lsl #4
   1004c:	bmi	fe2e124c <__assert_fail@plt+0xfe2ddbe0>
   10050:			; <UNDEFINED> instruction: 0xf10d9309
   10054:	ldm	r6, {r2, r4, r5, sl, fp}
   10058:	ldrbtmi	r0, [sl], #-3
   1005c:			; <UNDEFINED> instruction: 0xf10d4b88
   10060:	vldrls.16	s0, [pc, #-120]	; fff0 <__assert_fail@plt+0xc984>	; <UNPREDICTABLE>
   10064:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   10068:	ands	pc, r8, sp, asr #17
   1006c:	andeq	lr, r3, ip, lsl #17
   10070:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
   10074:			; <UNDEFINED> instruction: 0xf8df2200
   10078:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
   1007c:			; <UNDEFINED> instruction: 0xf04f9313
   10080:	ldmib	sp, {r8, r9}^
   10084:	ldrbtmi	r6, [fp], #1824	; 0x720
   10088:	ldrdge	pc, [r8], sp
   1008c:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
   10090:	andeq	lr, r3, r9, lsl #17
   10094:	andcs	lr, sl, #3358720	; 0x334000
   10098:	andeq	lr, r3, r8, lsl #17
   1009c:	tstlt	r5, ip, lsl #4
   100a0:	tstlt	lr, sl, lsr #32
   100a4:	eorsvs	r2, r2, r0, lsl #4
   100a8:	andcs	fp, r0, #-1073741821	; 0xc0000003
   100ac:			; <UNDEFINED> instruction: 0xf04f603a
   100b0:			; <UNDEFINED> instruction: 0xf8ca32ff
   100b4:	mrslt	r2, (UNDEF: 77)
   100b8:	strbtmi	sl, [r0], -sl, lsl #18
   100bc:	movwls	r2, #20993	; 0x5201
   100c0:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   100c4:	strmi	r9, [r4], -r5, lsl #22
   100c8:	teqle	r6, r0, lsl #16
   100cc:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
   100d0:	andcs	r4, r0, #72, 12	; 0x4800000
   100d4:			; <UNDEFINED> instruction: 0xf7ff9305
   100d8:	blls	18f664 <__assert_fail@plt+0x18bff8>
   100dc:	stmdacs	r0, {r2, r9, sl, lr}
   100e0:	teqlt	pc, ip, asr #2
   100e4:	strbmi	sl, [r0], -ip, lsl #18
   100e8:			; <UNDEFINED> instruction: 0xf7ff2200
   100ec:			; <UNDEFINED> instruction: 0x4604fd57
   100f0:			; <UNDEFINED> instruction: 0xd12e2800
   100f4:	ldmib	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   100f8:			; <UNDEFINED> instruction: 0xf8ca1c44
   100fc:	suble	r0, r6, r0
   10100:			; <UNDEFINED> instruction: 0xf0002800
   10104:	stmdals	sp, {r5, r7, pc}
   10108:	andle	r1, r1, r1, asr #24
   1010c:	b	fe3ce0e0 <__assert_fail@plt+0xfe3caa74>
   10110:	mcrrne	8, 1, r9, r2, cr0
   10114:			; <UNDEFINED> instruction: 0xf7f3d001
   10118:	ldmdals	r2, {r1, r3, r7, r9, fp, sp, lr, pc}
   1011c:	andle	r1, r1, r3, asr #24
   10120:	b	fe14e0f4 <__assert_fail@plt+0xfe14aa88>
   10124:	blls	2bc560 <__assert_fail@plt+0x2b8ef4>
   10128:	tstlt	lr, fp, lsr #32
   1012c:	eorsvs	r9, r3, fp, lsl #22
   10130:	tstlt	r7, ip, lsr r6
   10134:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   10138:	bmi	14e822c <__assert_fail@plt+0x14e4bc0>
   1013c:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   10140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10144:	subsmi	r9, sl, r3, lsl fp
   10148:			; <UNDEFINED> instruction: 0x4620d17b
   1014c:	pop	{r0, r2, r4, ip, sp, pc}
   10150:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10154:	subsle	r2, r0, r0, lsl #16
   10158:	stmda	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1015c:	mcrrne	8, 0, r9, r7, cr13
   10160:			; <UNDEFINED> instruction: 0xf7f3d001
   10164:	stmdals	fp, {r2, r5, r6, r9, fp, sp, lr, pc}
   10168:	suble	r2, ip, r0, lsl #16
   1016c:	ldmda	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10170:	mcrrne	8, 1, r9, r5, cr0
   10174:			; <UNDEFINED> instruction: 0xf7f3d0e1
   10178:			; <UNDEFINED> instruction: 0xe7deea5a
   1017c:	stmdacs	r0, {r1, r3, fp, ip, pc}
   10180:			; <UNDEFINED> instruction: 0xf7f3d047
   10184:	stmdals	sp, {r1, r4, fp, sp, lr, pc}
   10188:	sbcsle	r1, r6, r2, asr #24
   1018c:	blmi	100a160 <__assert_fail@plt+0x1006af4>
   10190:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   10194:			; <UNDEFINED> instruction: 0xf7f3681d
   10198:	strmi	lr, [r4], -r2, asr #17
   1019c:	strteq	fp, [sp], -r8, lsr #2
   101a0:			; <UNDEFINED> instruction: 0xf005b280
   101a4:	b	11619a4 <__assert_fail@plt+0x115e338>
   101a8:	ldmdbmi	r9!, {sl}
   101ac:	andcs	r2, r0, r5, lsl #4
   101b0:			; <UNDEFINED> instruction: 0xf7f24479
   101b4:	strmi	lr, [r5], -lr, asr #30
   101b8:			; <UNDEFINED> instruction: 0xf7f34620
   101bc:			; <UNDEFINED> instruction: 0x4601e9b2
   101c0:			; <UNDEFINED> instruction: 0xf7fc4628
   101c4:	stmdals	sl, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   101c8:			; <UNDEFINED> instruction: 0xf7f2b348
   101cc:	stmdals	sp, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   101d0:	andle	r1, r1, r2, asr #24
   101d4:	b	ace1a8 <__assert_fail@plt+0xacab3c>
   101d8:	teqlt	r0, #720896	; 0xb0000
   101dc:	svc	0x00e4f7f2
   101e0:	mcrrne	8, 1, r9, r7, cr0
   101e4:			; <UNDEFINED> instruction: 0xf7f3d001
   101e8:	stmdals	ip, {r1, r5, r9, fp, sp, lr, pc}
   101ec:			; <UNDEFINED> instruction: 0xf7f2b318
   101f0:	ldmdals	r2, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   101f4:	adcle	r1, r0, r5, asr #24
   101f8:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   101fc:	adcle	r1, sp, r3, asr #24
   10200:	b	54e1d4 <__assert_fail@plt+0x54ab68>
   10204:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   10208:	adcsle	r1, r1, r6, asr #24
   1020c:	b	3ce1e0 <__assert_fail@plt+0x3cab74>
   10210:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   10214:	adcsle	r1, r6, r1, asr #24
   10218:	b	24e1ec <__assert_fail@plt+0x24ab80>
   1021c:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   10220:	sbcsle	r1, r4, r1, asr #24
   10224:	b	ce1f8 <__assert_fail@plt+0xcab8c>
   10228:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1022c:	sbcsle	r1, r7, r3, asr #24
   10230:	ldmib	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10234:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10238:	sbcsle	r1, sl, r6, asr #24
   1023c:	ldmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10240:			; <UNDEFINED> instruction: 0xf7f2e7d7
   10244:	andscs	lr, r9, ip, lsl #30
   10248:	ldmib	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1024c:			; <UNDEFINED> instruction: 0xf7f2980a
   10250:	stmdals	fp, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   10254:	svc	0x00a8f7f2
   10258:			; <UNDEFINED> instruction: 0xf7f2980c
   1025c:	bls	28c0fc <__assert_fail@plt+0x288a90>
   10260:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
   10264:	ldmib	sp, {r1, r9, ip, pc}^
   10268:	movwls	r1, #519	; 0x207
   1026c:	andls	r9, r1, #16, 22	; 0x4000
   10270:			; <UNDEFINED> instruction: 0xf7ff9a0d
   10274:	svclt	0x0000fdc9
   10278:	andeq	r6, r0, r8, lsr #5
   1027c:	andeq	r6, r1, sl, asr #25
   10280:	andeq	r0, r0, r0, lsr #5
   10284:	muleq	r1, lr, ip
   10288:	andeq	r6, r1, r6, ror #23
   1028c:	andeq	r0, r0, r8, asr #5
   10290:	andeq	r6, r0, r0, lsl r0
   10294:	mvnsmi	lr, #737280	; 0xb4000
   10298:	ldrmi	fp, [r0], r5, lsl #1
   1029c:	mcrls	6, 0, r4, cr13, cr9, {4}
   102a0:	strmi	r4, [pc], -r5, lsl #12
   102a4:	stmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   102a8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   102ac:	eorsvs	r1, r0, r2, asr #24
   102b0:	strmi	sp, [r4], -r6
   102b4:	strcs	fp, [r0], #-800	; 0xfffffce0
   102b8:	andlt	r4, r5, r0, lsr #12
   102bc:	mvnshi	lr, #12386304	; 0xbd0000
   102c0:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   102c4:			; <UNDEFINED> instruction: 0xf7f3681d
   102c8:	strmi	lr, [r4], -sl, lsr #16
   102cc:	strteq	fp, [sp], -r0, lsr #2
   102d0:			; <UNDEFINED> instruction: 0xf005b284
   102d4:	movwmi	r4, #16638	; 0x40fe
   102d8:	andcs	r4, r5, #294912	; 0x48000
   102dc:	ldrbtmi	r2, [r9], #-0
   102e0:	mrc	7, 5, APSR_nzcv, cr6, cr2, {7}
   102e4:			; <UNDEFINED> instruction: 0xf7f34605
   102e8:	stmdavs	r0, {r3, r4, r5, fp, sp, lr, pc}
   102ec:	svc	0x009af7f2
   102f0:	strtmi	r4, [r8], -r1, lsl #12
   102f4:	blx	ffa4e2ec <__assert_fail@plt+0xffa4ac80>
   102f8:	andlt	r4, r5, r0, lsr #12
   102fc:	mvnshi	lr, #12386304	; 0xbd0000
   10300:			; <UNDEFINED> instruction: 0xf7f32019
   10304:	bls	34a7dc <__assert_fail@plt+0x347170>
   10308:	ldrtmi	r4, [r9], -fp, asr #12
   1030c:	stmib	sp, {r3, r5, r9, sl, lr}^
   10310:	andls	r4, r0, #16777216	; 0x1000000
   10314:			; <UNDEFINED> instruction: 0xf7ff4642
   10318:	svclt	0x0000fd77
   1031c:	andeq	r6, r1, sl, ror sl
   10320:	andeq	r0, r0, r8, asr #5
   10324:	andeq	r5, r0, r2, ror #29
   10328:	mvnsmi	lr, #737280	; 0xb4000
   1032c:	stmdami	r2, {r0, r7, r9, sl, lr}^
   10330:	stmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
   10334:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
   10338:	stmdapl	r1, {r3, r4, r7, r9, sl, lr}^
   1033c:	tstls	r1, r9, lsl #16
   10340:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   10344:			; <UNDEFINED> instruction: 0xf04fb11b
   10348:			; <UNDEFINED> instruction: 0xf8c833ff
   1034c:	ldclne	0, cr3, [r1], #-0
   10350:	blx	fecc44b0 <__assert_fail@plt+0xfecc0e44>
   10354:	strbtmi	pc, [pc], -r2, lsl #11	; <UNPREDICTABLE>
   10358:	and	r0, r5, sp, ror #18
   1035c:	svc	0x00fcf7f2
   10360:	stmdavs	r0, {r2, r9, sl, lr}
   10364:			; <UNDEFINED> instruction: 0xd12e2804
   10368:	ldrtmi	r4, [r9], -sl, lsr #12
   1036c:			; <UNDEFINED> instruction: 0xf7f24630
   10370:	mcrrne	14, 15, lr, r3, cr12
   10374:	ldmdblt	r8, {r1, r4, r5, r6, r7, ip, lr, pc}^
   10378:	bmi	c58478 <__assert_fail@plt+0xc54e0c>
   1037c:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   10380:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10384:	subsmi	r9, sl, r1, lsl #22
   10388:	andlt	sp, r3, r4, asr r1
   1038c:	mvnshi	lr, #12386304	; 0xbd0000
   10390:			; <UNDEFINED> instruction: 0xf0109800
   10394:	tstle	fp, pc, ror r2
   10398:	andcs	pc, r7, r0, asr #7
   1039c:	eorsle	r2, r1, pc, ror r8
   103a0:			; <UNDEFINED> instruction: 0xf1b8b340
   103a4:	eorsle	r0, r8, r0, lsl #30
   103a8:	andeq	pc, r0, r8, asr #17
   103ac:	strb	r2, [r4, r1]!
   103b0:	andcs	r4, r5, #36, 18	; 0x90000
   103b4:	ldrbtmi	r2, [r9], #-0
   103b8:	mcr	7, 2, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   103bc:			; <UNDEFINED> instruction: 0xf7fc4649
   103c0:	andcs	pc, r1, r3, lsl #21
   103c4:			; <UNDEFINED> instruction: 0xf7f2e7d9
   103c8:	ldmdbmi	pc, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   103cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   103d0:	andcs	r4, r0, r5, lsl #12
   103d4:	mrc	7, 1, APSR_nzcv, cr12, cr2, {7}
   103d8:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   103dc:	svc	0x0022f7f2
   103e0:			; <UNDEFINED> instruction: 0x46024631
   103e4:			; <UNDEFINED> instruction: 0xf7fc4638
   103e8:	adclt	pc, r8, #454656	; 0x6f000
   103ec:	bicle	r2, r4, r0, lsl #26
   103f0:	strb	r2, [r2, r0]
   103f4:	svceq	0x0000f1b8
   103f8:			; <UNDEFINED> instruction: 0xf8c8d0fa
   103fc:	ldr	r0, [ip, r0]!
   10400:			; <UNDEFINED> instruction: 0xe7ba2037
   10404:			; <UNDEFINED> instruction: 0x46104911
   10408:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1040c:	mcr	7, 1, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   10410:			; <UNDEFINED> instruction: 0xf7fc4649
   10414:	rsbscs	pc, r3, r9, asr sl	; <UNPREDICTABLE>
   10418:	stmdbmi	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1041c:	strbmi	r2, [r0], -r5, lsl #4
   10420:			; <UNDEFINED> instruction: 0xf7f24479
   10424:			; <UNDEFINED> instruction: 0xf89dee16
   10428:	strbmi	r2, [r9], -r1
   1042c:	blx	134e424 <__assert_fail@plt+0x134adb8>
   10430:	str	r2, [r2, r1]!
   10434:	mrc	7, 0, APSR_nzcv, cr2, cr2, {7}
   10438:	andeq	r6, r1, lr, ror #19
   1043c:	andeq	r0, r0, r0, lsr #5
   10440:	andeq	r6, r1, r6, lsr #19
   10444:	andeq	r5, r0, r6, ror lr
   10448:	andeq	r5, r0, lr, ror lr
   1044c:	ldrdeq	r5, [r0], -r2
   10450:	andeq	r5, r0, r8, ror #27
   10454:	svcmi	0x00f0e92d
   10458:	ldrmi	fp, [r1], fp, lsl #1
   1045c:	movwls	r4, #23189	; 0x5a95
   10460:	ldcls	6, cr4, [r4, #-48]	; 0xffffffd0
   10464:	blmi	fe521654 <__assert_fail@plt+0xfe51dfe8>
   10468:	strls	r9, [r2, #-6]
   1046c:	sublt	pc, ip, #14614528	; 0xdf0000
   10470:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   10474:	movwls	r6, #38939	; 0x981b
   10478:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1047c:			; <UNDEFINED> instruction: 0xf0002d00
   10480:	movwcs	r8, #247	; 0xf7
   10484:			; <UNDEFINED> instruction: 0xf1b99304
   10488:			; <UNDEFINED> instruction: 0xf0000f00
   1048c:	svcne	0x002680fa
   10490:	strls	r9, [r3], -r2, lsl #22
   10494:			; <UNDEFINED> instruction: 0xf85646ca
   10498:	blcc	1180b0 <__assert_fail@plt+0x114a44>
   1049c:	movwls	r2, #29696	; 0x7400
   104a0:	ldrmi	r1, [r8], r8, asr #24
   104a4:	blmi	fe1c452c <__assert_fail@plt+0xfe1c0ec0>
   104a8:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   104ac:			; <UNDEFINED> instruction: 0xb32b683b
   104b0:	and	r4, r2, sp, lsr r6
   104b4:	streq	pc, [r8, #-256]	; 0xffffff00
   104b8:	ldmdavs	sl, {r0, r1, r8, r9, ip, sp, pc}
   104bc:	ldmvs	fp, {r3, r4, r9, sl, lr}
   104c0:			; <UNDEFINED> instruction: 0xd1f74291
   104c4:	stclne	0, cr6, [r5], #-172	; 0xffffff54
   104c8:			; <UNDEFINED> instruction: 0xf10a6843
   104cc:	movwls	r3, #6911	; 0x1aff
   104d0:	stc	7, cr15, [r2, #968]!	; 0x3c8
   104d4:	strmi	r9, [r9, #2817]!	; 0xb01
   104d8:	svccc	0x0004f848
   104dc:			; <UNDEFINED> instruction: 0xf856d015
   104e0:	strtmi	r1, [ip], -r4, lsl #30
   104e4:	bicsle	r1, lr, r8, asr #24
   104e8:			; <UNDEFINED> instruction: 0xf85b4b76
   104ec:	ldmdavs	r8, {r0, r1, ip, sp}
   104f0:			; <UNDEFINED> instruction: 0xf0000600
   104f4:			; <UNDEFINED> instruction: 0xf04040fe
   104f8:	adds	r0, r2, r7, lsr r0
   104fc:			; <UNDEFINED> instruction: 0xf04f1c65
   10500:	strmi	r3, [r9, #1023]!	; 0x3ff
   10504:	svccc	0x0004f848
   10508:			; <UNDEFINED> instruction: 0xf1bad1e9
   1050c:	eorsle	r0, r3, r0, lsl #30
   10510:			; <UNDEFINED> instruction: 0xf10d9b05
   10514:	blx	fecd259c <__assert_fail@plt+0xfeccef30>
   10518:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
   1051c:			; <UNDEFINED> instruction: 0xf7f2e004
   10520:	stmdavs	r3, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   10524:			; <UNDEFINED> instruction: 0xd12a2b04
   10528:			; <UNDEFINED> instruction: 0x46414632
   1052c:	rscscc	pc, pc, pc, asr #32
   10530:	mrc	7, 0, APSR_nzcv, cr10, cr2, {7}
   10534:	svccc	0x00fff1b0
   10538:	rscsle	r4, r0, r3, lsl #13
   1053c:			; <UNDEFINED> instruction: 0xf0002800
   10540:	stmdals	r3, {r1, r5, r7, pc}
   10544:	and	r2, r4, r0, lsl #6
   10548:			; <UNDEFINED> instruction: 0xf10342a3
   1054c:	rsbsle	r0, r8, r1, lsl #4
   10550:			; <UNDEFINED> instruction: 0xf8504613
   10554:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
   10558:	addsmi	sp, sp, #-2147483587	; 0x8000003d
   1055c:	bls	c4728 <__assert_fail@plt+0xc10bc>
   10560:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   10564:			; <UNDEFINED> instruction: 0xf0403201
   10568:	bls	2307b4 <__assert_fail@plt+0x22d148>
   1056c:	beq	8cc5c <__assert_fail@plt+0x895f0>
   10570:			; <UNDEFINED> instruction: 0xf8419902
   10574:	bicsle	r2, r7, r3, lsr #32
   10578:	bleq	4c6bc <__assert_fail@plt+0x49050>
   1057c:			; <UNDEFINED> instruction: 0x461ae015
   10580:	ldrmi	r4, [r0], -r3, lsl #12
   10584:			; <UNDEFINED> instruction: 0xf7f29301
   10588:	stmdbmi	pc, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   1058c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10590:	andcs	r4, r0, r3, lsl #13
   10594:	ldcl	7, cr15, [ip, #-968]	; 0xfffffc38
   10598:	strmi	r9, [r4], -r1, lsl #22
   1059c:			; <UNDEFINED> instruction: 0xf7f26818
   105a0:	strmi	lr, [r1], -r2, asr #28
   105a4:			; <UNDEFINED> instruction: 0xf7fc4620
   105a8:	vstrmi.16	s31, [r8, #-286]	; 0xfffffee2	; <UNPREDICTABLE>
   105ac:	cdpmi	12, 4, cr9, cr8, cr6, {0}
   105b0:	svcmi	0x0048447d
   105b4:	stmibeq	r9, {r2, r8, r9, fp, sp, lr, pc}
   105b8:			; <UNDEFINED> instruction: 0x801cf8dd
   105bc:	ldrbtmi	r4, [pc], #-1150	; 105c4 <__assert_fail@plt+0xcf58>
   105c0:	strtmi	lr, [r9], -ip
   105c4:	andcs	r2, r0, r5, lsl #4
   105c8:	bleq	8c70c <__assert_fail@plt+0x890a0>
   105cc:	stcl	7, cr15, [r0, #-968]	; 0xfffffc38
   105d0:			; <UNDEFINED> instruction: 0xf7fc6821
   105d4:	strcc	pc, [r4], #-2425	; 0xfffff687
   105d8:	andsle	r4, sp, r1, lsr #11
   105dc:	svccc	0x0004f858
   105e0:	rscsle	r1, r8, sl, asr ip
   105e4:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   105e8:	vmla.f<illegal width 8>	<illegal reg q14.5>, <illegal reg q9.5>, d3[6]
   105ec:	blcs	1fd9210 <__assert_fail@plt+0x1fd5ba4>
   105f0:	blcs	446c8 <__assert_fail@plt+0x4105c>
   105f4:	bls	1449b8 <__assert_fail@plt+0x14134c>
   105f8:	andcs	fp, r5, #-2147483588	; 0x8000003c
   105fc:			; <UNDEFINED> instruction: 0xf7f24631
   10600:	strcc	lr, [r4], #-3368	; 0xfffff2d8
   10604:	stcne	8, cr15, [r4], {84}	; 0x54
   10608:	bleq	8c74c <__assert_fail@plt+0x890e0>
   1060c:	mulcs	r1, r8, r8
   10610:			; <UNDEFINED> instruction: 0xf95af7fc
   10614:	mvnle	r4, r1, lsr #11
   10618:			; <UNDEFINED> instruction: 0xf7f29804
   1061c:	blx	80ba1c <__assert_fail@plt+0x8083b0>
   10620:	bmi	b8c854 <__assert_fail@plt+0xb891e8>
   10624:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   10628:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1062c:	subsmi	r9, sl, r9, lsl #22
   10630:	andlt	sp, fp, r7, lsr r1
   10634:	svchi	0x00f0e8bd
   10638:	bleq	8c77c <__assert_fail@plt+0x89110>
   1063c:	andcc	pc, r0, r8, asr #17
   10640:	bls	24a56c <__assert_fail@plt+0x246f00>
   10644:	andls	r2, r1, #12
   10648:	stc	7, cr15, [lr], #-968	; 0xfffffc38
   1064c:	cmplt	r0, #4096	; 0x1000
   10650:	stmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
   10654:	eorsvs	fp, r8, r0, lsl #4
   10658:	strb	r6, [r5, -r3, lsl #1]!
   1065c:	andcs	r4, r5, #59768832	; 0x3900000
   10660:	ldcl	7, cr15, [r6], #968	; 0x3c8
   10664:			; <UNDEFINED> instruction: 0xf04f6821
   10668:			; <UNDEFINED> instruction: 0xf7fc0b73
   1066c:	ldr	pc, [r2, sp, lsr #18]!
   10670:	addeq	lr, r9, pc, asr #20
   10674:	ldc	7, cr15, [r8], {242}	; 0xf2
   10678:	cmnlt	r8, r2
   1067c:	movwls	r9, #19202	; 0x4b02
   10680:	strbmi	lr, [fp], r1, lsl #14
   10684:			; <UNDEFINED> instruction: 0xf04fe7c8
   10688:			; <UNDEFINED> instruction: 0xe78e0b3e
   1068c:			; <UNDEFINED> instruction: 0x46594813
   10690:	bleq	8c7d4 <__assert_fail@plt+0x89168>
   10694:			; <UNDEFINED> instruction: 0xf7fc4478
   10698:	usad8	r6, r7, r9
   1069c:	mrc	7, 1, APSR_nzcv, cr14, cr2, {7}
   106a0:			; <UNDEFINED> instruction: 0xf7f2e7bf
   106a4:			; <UNDEFINED> instruction: 0xf7f2ecdc
   106a8:			; <UNDEFINED> instruction: 0x4683ee3a
   106ac:			; <UNDEFINED> instruction: 0xf47f2800
   106b0:			; <UNDEFINED> instruction: 0xe739af7c
   106b4:	andeq	r6, r1, r0, asr #17
   106b8:	andeq	r0, r0, r0, lsr #5
   106bc:			; <UNDEFINED> instruction: 0x000168b2
   106c0:	andeq	r0, r0, r0, asr #5
   106c4:	andeq	r0, r0, r8, asr #5
   106c8:	andeq	r5, r0, r2, lsl #26
   106cc:	andeq	r5, r0, ip, ror ip
   106d0:	andeq	r5, r0, ip, asr #24
   106d4:	andeq	r5, r0, lr, lsl ip
   106d8:	strdeq	r6, [r1], -lr
   106dc:	andeq	r5, r0, r8, ror #23
   106e0:	svclt	0x00004770
   106e4:	mvnsmi	lr, sp, lsr #18
   106e8:	strmi	fp, [pc], -r4, lsl #1
   106ec:			; <UNDEFINED> instruction: 0x46054616
   106f0:	mcrr	7, 15, pc, r6, cr2	; <UNPREDICTABLE>
   106f4:			; <UNDEFINED> instruction: 0x811cf8df
   106f8:			; <UNDEFINED> instruction: 0x460444f8
   106fc:	stc	7, cr15, [r4, #-968]	; 0xfffffc38
   10700:	andle	r4, fp, r4, lsl #5
   10704:			; <UNDEFINED> instruction: 0xf8584b44
   10708:	ldmdavs	r8, {r0, r1, ip, sp}
   1070c:			; <UNDEFINED> instruction: 0xf0000600
   10710:			; <UNDEFINED> instruction: 0xf04040fe
   10714:	andlt	r0, r4, fp, lsr r0
   10718:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1071c:	strtmi	r2, [r8], -r1, lsl #2
   10720:	mcr	7, 4, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   10724:	ldmiblt	r8, {r2, r9, sl, lr}^
   10728:	mcr	7, 6, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   1072c:	eorle	r1, lr, r2, asr #24
   10730:	andscs	fp, r9, r8, lsl fp
   10734:	svc	0x001af7f2
   10738:	ldcl	7, cr15, [ip, #968]	; 0x3c8
   1073c:	subsle	r3, r0, r1
   10740:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   10744:	ldcl	7, cr15, [sl], {242}	; 0xf2
   10748:	stmdacs	r0, {r2, r9, sl, lr}
   1074c:			; <UNDEFINED> instruction: 0xf7f2d149
   10750:	mcrrne	14, 10, lr, r3, cr14
   10754:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   10758:	strtmi	sp, [r0], -r6, asr #32
   1075c:	mcrr	7, 15, pc, r2, cr2	; <UNPREDICTABLE>
   10760:			; <UNDEFINED> instruction: 0xf8584b2d
   10764:	ldmdavs	ip, {r0, r1, ip, sp}
   10768:	ldcl	7, cr15, [r8, #968]	; 0x3c8
   1076c:			; <UNDEFINED> instruction: 0x0624b158
   10770:			; <UNDEFINED> instruction: 0xf004b282
   10774:	tstmi	r0, #254	; 0xfe
   10778:	strtmi	lr, [r2], -sp, asr #15
   1077c:			; <UNDEFINED> instruction: 0xf7f24621
   10780:	strdcc	lr, [r1], -r4
   10784:	andcs	sp, r0, r1, lsr #32
   10788:	pop	{r2, ip, sp, pc}
   1078c:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
   10790:	strtmi	r2, [r0], -r5, lsl #4
   10794:			; <UNDEFINED> instruction: 0xf7f24479
   10798:			; <UNDEFINED> instruction: 0x4604ec5c
   1079c:	ldcl	7, cr15, [ip, #968]	; 0x3c8
   107a0:			; <UNDEFINED> instruction: 0xf7f26800
   107a4:	strmi	lr, [r1], -r0, asr #26
   107a8:			; <UNDEFINED> instruction: 0xf7fc4620
   107ac:	blmi	6ce9e8 <__assert_fail@plt+0x6cb37c>
   107b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   107b4:			; <UNDEFINED> instruction: 0xf7f2681c
   107b8:	stmdacs	r0, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   107bc:	strteq	sp, [r4], -r3, ror #1
   107c0:			; <UNDEFINED> instruction: 0xf004b283
   107c4:	tstmi	r8, #254	; 0xfe
   107c8:			; <UNDEFINED> instruction: 0xf7f2e7a5
   107cc:	stmdavs	r0, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
   107d0:	stc	7, cr15, [r8, #-968]!	; 0xfffffc38
   107d4:	ldmdami	r3, {r0, r9, sl, lr}
   107d8:			; <UNDEFINED> instruction: 0xf7fc4478
   107dc:			; <UNDEFINED> instruction: 0x4620f875
   107e0:	mulcs	r1, r9, r7
   107e4:	bl	fffce7b4 <__assert_fail@plt+0xfffcb148>
   107e8:	mvfccsm	f3, #0.5
   107ec:			; <UNDEFINED> instruction: 0xf7f2e003
   107f0:			; <UNDEFINED> instruction: 0xf7f2ee20
   107f4:			; <UNDEFINED> instruction: 0xf856ee62
   107f8:	stmdacs	r0, {r2, r8, r9, sl, fp}
   107fc:			; <UNDEFINED> instruction: 0xf04fd1f7
   10800:	strcs	r3, [r0], #-1023	; 0xfffffc01
   10804:			; <UNDEFINED> instruction: 0x46284639
   10808:	movwls	r4, #1562	; 0x61a
   1080c:	strmi	lr, [r1], #-2509	; 0xfffff633
   10810:	blx	ffece814 <__assert_fail@plt+0xffecb1a8>
   10814:	andeq	r6, r1, ip, lsr #12
   10818:	andeq	r0, r0, r8, asr #5
   1081c:	muleq	r0, r2, r9
   10820:	andeq	r5, r0, ip, lsr #20
   10824:	andeq	r5, r0, r8, ror #21
   10828:	tstle	r0, r3, asr #24
   1082c:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
   10830:	stclt	7, cr15, [r2, #-968]!	; 0xfffffc38
   10834:	svcmi	0x00f0e92d
   10838:	strmi	fp, [fp], r3, lsl #1
   1083c:	stmib	sp, {r6, r8, sp}^
   10840:			; <UNDEFINED> instruction: 0xf7f2b200
   10844:			; <UNDEFINED> instruction: 0xf8dfed5e
   10848:			; <UNDEFINED> instruction: 0xf8df9088
   1084c:	ldrbtmi	r8, [r9], #136	; 0x88
   10850:			; <UNDEFINED> instruction: 0x460544f8
   10854:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   10858:	ldrtmi	r2, [r0], -r0, asr #2
   1085c:	ldcl	7, cr15, [r0, #-968]	; 0xfffffc38
   10860:	blcc	106ea14 <__assert_fail@plt+0x106b3a8>
   10864:			; <UNDEFINED> instruction: 0x46042b19
   10868:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   1086c:	andlt	r4, r3, r0, lsr #12
   10870:	svchi	0x00f0e8bd
   10874:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   10878:	strtmi	sp, [ip], -sp, ror #3
   1087c:	andlt	r4, r3, r0, lsr #12
   10880:	svchi	0x00f0e8bd
   10884:	strbmi	r1, [fp], r7, lsl #23
   10888:			; <UNDEFINED> instruction: 0xf04f2005
   1088c:	and	r0, r9, r0, lsl #20
   10890:	beq	8ccc0 <__assert_fail@plt+0x89654>
   10894:	svceq	0x000af1ba
   10898:			; <UNDEFINED> instruction: 0xf858d0ec
   1089c:			; <UNDEFINED> instruction: 0x4658b03a
   108a0:	ldc	7, cr15, [ip, #-968]	; 0xfffffc38
   108a4:	mvnsle	r4, r7, lsl #5
   108a8:			; <UNDEFINED> instruction: 0x463a4658
   108ac:			; <UNDEFINED> instruction: 0xf7f24631
   108b0:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   108b4:	blls	4506c <__assert_fail@plt+0x41a00>
   108b8:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   108bc:	bl	a8938 <__assert_fail@plt+0xa52cc>
   108c0:	bls	517f0 <__assert_fail@plt+0x4e184>
   108c4:	ldmdavs	ip, {r2, r4, sp, lr}^
   108c8:	andlt	r4, r3, r0, lsr #12
   108cc:	svchi	0x00f0e8bd
   108d0:	andeq	r5, r0, lr, lsr #21
   108d4:	ldrdeq	r6, [r1], -r8
   108d8:	andeq	r6, r1, lr, ror #4
   108dc:	str	fp, [r9, r0, lsl #2]!
   108e0:	svclt	0x00004770
   108e4:	bmi	ee2dd4 <__assert_fail@plt+0xedf768>
   108e8:	blmi	ee1ad4 <__assert_fail@plt+0xede468>
   108ec:	mvnsmi	lr, #737280	; 0xb4000
   108f0:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   108f4:			; <UNDEFINED> instruction: 0x4606447b
   108f8:	andls	r6, r7, #1179648	; 0x120000
   108fc:	andeq	pc, r0, #79	; 0x4f
   10900:	orrlt	r6, r3, fp, lsl r8
   10904:	addsmi	r6, r6, #5898240	; 0x5a0000
   10908:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1090c:	bmi	cfcec4 <__assert_fail@plt+0xcf9858>
   10910:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   10914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10918:	subsmi	r9, sl, r7, lsl #22
   1091c:	strtmi	sp, [r0], -ip, asr #2
   10920:	pop	{r0, r3, ip, sp, pc}
   10924:	mcrcs	3, 0, r8, cr0, cr0, {7}
   10928:			; <UNDEFINED> instruction: 0xf10dd044
   1092c:	svcge	0x00010808
   10930:			; <UNDEFINED> instruction: 0x46424630
   10934:			; <UNDEFINED> instruction: 0xf7ff4639
   10938:			; <UNDEFINED> instruction: 0x4605ff7d
   1093c:	eorsle	r2, r9, r0, lsl #16
   10940:			; <UNDEFINED> instruction: 0xf10d4630
   10944:			; <UNDEFINED> instruction: 0xf7f2090c
   10948:	ldrtmi	lr, [r4], -sl, asr #25
   1094c:	strbmi	r4, [r8], -r1, lsl #12
   10950:			; <UNDEFINED> instruction: 0xf0003164
   10954:	bls	8fd40 <__assert_fail@plt+0x8c6d4>
   10958:	strbmi	r4, [r8], -r1, lsr #12
   1095c:			; <UNDEFINED> instruction: 0xf0001b12
   10960:	strtmi	pc, [r9], -r7, lsr #26
   10964:			; <UNDEFINED> instruction: 0xf0004648
   10968:	stcls	13, cr15, [r2], {93}	; 0x5d
   1096c:	ldrtmi	r4, [r9], -r2, asr #12
   10970:	strtmi	r3, [r0], -r1, lsl #8
   10974:			; <UNDEFINED> instruction: 0xff5ef7ff
   10978:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1097c:	strtmi	sp, [r1], -fp, ror #3
   10980:			; <UNDEFINED> instruction: 0xf0004648
   10984:	ldmdbmi	r6, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   10988:	strbmi	r2, [r8], -r1, lsl #4
   1098c:			; <UNDEFINED> instruction: 0xf0004479
   10990:	strtmi	pc, [r9], -pc, lsl #26
   10994:			; <UNDEFINED> instruction: 0xf0004648
   10998:	strmi	pc, [r4], -r5, lsr #27
   1099c:	andcs	fp, ip, r0, ror r1
   109a0:	b	184e970 <__assert_fail@plt+0x184b304>
   109a4:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   109a8:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   109ac:	andsvs	r6, r8, r1, lsl #8
   109b0:	str	r6, [ip, r2]!
   109b4:			; <UNDEFINED> instruction: 0xe7aa4634
   109b8:	bl	144e988 <__assert_fail@plt+0x144b31c>
   109bc:	stcl	7, cr15, [ip], {242}	; 0xf2
   109c0:			; <UNDEFINED> instruction: 0xf7f26800
   109c4:			; <UNDEFINED> instruction: 0x4601ec30
   109c8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   109cc:			; <UNDEFINED> instruction: 0xffb8f7fb
   109d0:	andeq	r6, r1, ip, lsr r4
   109d4:	andeq	r0, r0, r0, lsr #5
   109d8:	andeq	r8, r1, r0, asr #25
   109dc:	andeq	r6, r1, r2, lsl r4
   109e0:	strdeq	r2, [r0], -ip
   109e4:	andeq	r8, r1, lr, lsl #24
   109e8:	andeq	r5, r0, sl, lsr r9
   109ec:			; <UNDEFINED> instruction: 0x4607b5f8
   109f0:	ldrmi	r4, [r5], -lr, lsl #12
   109f4:	ldc	7, cr15, [r0], #968	; 0x3c8
   109f8:	blcs	5aaa0c <__assert_fail@plt+0x5a73a0>
   109fc:	blmi	884a8c <__assert_fail@plt+0x881420>
   10a00:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   10a04:			; <UNDEFINED> instruction: 0xb1786898
   10a08:	andcs	r4, r1, #31744	; 0x7c00
   10a0c:	addsvs	r4, sl, fp, ror r4
   10a10:	bmi	7bcf4c <__assert_fail@plt+0x7b98e0>
   10a14:	blmi	798a1c <__assert_fail@plt+0x7953b0>
   10a18:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
   10a1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10a20:	stmib	r3, {r0, r4, sp, lr}^
   10a24:	ldcllt	0, cr0, [r8, #12]!
   10a28:	andcs	r4, r5, #442368	; 0x6c000
   10a2c:			; <UNDEFINED> instruction: 0xf7f24479
   10a30:			; <UNDEFINED> instruction: 0x4606eb10
   10a34:			; <UNDEFINED> instruction: 0xf7f26820
   10a38:			; <UNDEFINED> instruction: 0x4601ebf6
   10a3c:			; <UNDEFINED> instruction: 0xf7fb4630
   10a40:			; <UNDEFINED> instruction: 0xe7e1ff11
   10a44:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
   10a48:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   10a4c:	b	164ea1c <__assert_fail@plt+0x164b3b0>
   10a50:	blmi	4ff058 <__assert_fail@plt+0x4fb9ec>
   10a54:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   10a58:	andsvs	r6, sl, r8, lsl r8
   10a5c:	bicsle	r2, r7, r0, lsl #16
   10a60:	andcs	r4, r5, #16, 18	; 0x40000
   10a64:			; <UNDEFINED> instruction: 0xf7f24479
   10a68:			; <UNDEFINED> instruction: 0x463aeaf4
   10a6c:			; <UNDEFINED> instruction: 0xf7fb4631
   10a70:			; <UNDEFINED> instruction: 0xe7cdfef9
   10a74:	andcs	r4, r1, #12, 22	; 0x3000
   10a78:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10a7c:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
   10a80:	strb	sp, [sp, r6, asr #3]!
   10a84:			; <UNDEFINED> instruction: 0x00018bb6
   10a88:	andeq	r8, r1, ip, lsr #23
   10a8c:	andeq	r8, r1, sl, lsr r9
   10a90:	muleq	r1, ip, fp
   10a94:	andeq	r1, r0, r2, lsl sl
   10a98:	andeq	r5, r0, r4, lsl #19
   10a9c:	andeq	r1, r0, r6, ror #19
   10aa0:	andeq	r8, r1, r2, ror #22
   10aa4:	andeq	r5, r0, r0, lsr #18
   10aa8:	andeq	r8, r1, r0, asr #22
   10aac:	svcmi	0x00f0e92d
   10ab0:	stc	7, cr2, [sp, #-0]
   10ab4:	ldrtmi	r8, [r8], r2, lsl #22
   10ab8:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   10abc:	addslt	r4, r3, ip, ror r4
   10ac0:			; <UNDEFINED> instruction: 0xf8df9204
   10ac4:	movwls	r2, #38116	; 0x94e4
   10ac8:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   10acc:	strls	r4, [r8], #-1146	; 0xfffffb86
   10ad0:	andne	lr, r6, sp, asr #19
   10ad4:	strvc	lr, [r2, -sp, asr #19]
   10ad8:			; <UNDEFINED> instruction: 0xf8df58d3
   10adc:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
   10ae0:			; <UNDEFINED> instruction: 0xf04f9311
   10ae4:	blls	1916ec <__assert_fail@plt+0x18e080>
   10ae8:	mcr	4, 0, r4, cr8, cr12, {3}
   10aec:	blcs	23334 <__assert_fail@plt+0x1fcc8>
   10af0:	bls	204c20 <__assert_fail@plt+0x2015b4>
   10af4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10af8:	strbmi	r9, [lr], -r3, lsl #24
   10afc:	beq	10b70c <__assert_fail@plt+0x1080a0>
   10b00:			; <UNDEFINED> instruction: 0x46431e55
   10b04:	bcc	cf34 <__assert_fail@plt+0x98c8>
   10b08:	ldrmi	r4, [pc], -r8, asr #13
   10b0c:	svccc	0x0001f815
   10b10:			; <UNDEFINED> instruction: 0xf103b157
   10b14:	ldmibeq	sl, {r6, r8}^
   10b18:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
   10b1c:	andcs	fp, r0, #148, 30	; 0x250
   10b20:	andeq	pc, r1, #2
   10b24:	cmple	ip, r0, lsl #20
   10b28:	svceq	0x0000f1b8
   10b2c:	ldreq	sp, [pc], -r1, ror #2
   10b30:	addhi	pc, fp, r0, lsl #2
   10b34:	mrrcne	10, 0, r9, r0, cr4
   10b38:	andsle	r4, r1, r1, lsl r6
   10b3c:	svclt	0x00182b7f
   10b40:	vpadd.i8	d18, d0, d15
   10b44:	addsmi	r8, r3, #170	; 0xaa
   10b48:	adchi	pc, r7, r0
   10b4c:	subseq	pc, ip, #-1073741784	; 0xc0000028
   10b50:			; <UNDEFINED> instruction: 0xf282fab2
   10b54:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   10b58:	andcs	fp, r0, #8, 30
   10b5c:	cmple	r0, r0, lsl #20
   10b60:			; <UNDEFINED> instruction: 0xf804b10c
   10b64:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
   10b68:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   10b6c:	streq	pc, [r0, -pc, asr #32]
   10b70:	blls	1052a8 <__assert_fail@plt+0x101c3c>
   10b74:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
   10b78:	andeq	pc, r1, r9, lsl #2
   10b7c:	ldmdb	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b80:	andls	r9, r3, r6, lsl #22
   10b84:			; <UNDEFINED> instruction: 0xd1b42b00
   10b88:			; <UNDEFINED> instruction: 0x9c039b03
   10b8c:			; <UNDEFINED> instruction: 0x9018f8dd
   10b90:	rscsle	r2, r1, r0, lsl #22
   10b94:	blcs	377c0 <__assert_fail@plt+0x34154>
   10b98:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   10b9c:	eorvc	r9, r3, r9, lsl #22
   10ba0:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   10ba4:	strcc	pc, [r4], #-2271	; 0xfffff721
   10ba8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10bac:	blls	46ac1c <__assert_fail@plt+0x4675b0>
   10bb0:			; <UNDEFINED> instruction: 0xf040405a
   10bb4:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
   10bb8:	ldc	0, cr11, [sp], #76	; 0x4c
   10bbc:	pop	{r1, r8, r9, fp, pc}
   10bc0:	strdlt	r8, [ip, #-240]	; 0xffffff10
   10bc4:	strtmi	r9, [r0], -r0, lsl #6
   10bc8:			; <UNDEFINED> instruction: 0xf04f4bfb
   10bcc:	strdcs	r3, [r1, -pc]
   10bd0:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
   10bd4:	bl	ff34eba4 <__assert_fail@plt+0xff34b538>
   10bd8:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   10bdc:	orrsle	r4, r5, r5, asr r5
   10be0:	stccs	7, cr14, [r0], {199}	; 0xc7
   10be4:	teqhi	r7, r0	; <UNPREDICTABLE>
   10be8:	cmpcs	ip, #32, 12	; 0x2000000
   10bec:	blcc	8ebf4 <__assert_fail@plt+0x8b588>
   10bf0:			; <UNDEFINED> instruction: 0xf083e137
   10bf4:			; <UNDEFINED> instruction: 0xf1060280
   10bf8:	bcs	fd3804 <__assert_fail@plt+0xfd0198>
   10bfc:			; <UNDEFINED> instruction: 0x2c00d908
   10c00:	addshi	pc, r4, r0, asr #32
   10c04:	bl	25a40c <__assert_fail@plt+0x256da0>
   10c08:	ldrtmi	r0, [r0], fp, lsl #19
   10c0c:	strb	r2, [r5, r1, lsl #14]!
   10c10:			; <UNDEFINED> instruction: 0xf0039902
   10c14:			; <UNDEFINED> instruction: 0xf1b8023f
   10c18:	b	1092c24 <__assert_fail@plt+0x108f5b8>
   10c1c:	andls	r1, r2, #268435464	; 0x10000008
   10c20:	svclt	0x0018aa12
   10c24:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
   10c28:	uadd16mi	fp, lr, r8
   10c2c:	stccc	8, cr15, [ip], {2}
   10c30:	blls	245388 <__assert_fail@plt+0x241d1c>
   10c34:	svccs	0x000068df
   10c38:	adchi	pc, fp, r0
   10c3c:			; <UNDEFINED> instruction: 0xf0402c00
   10c40:			; <UNDEFINED> instruction: 0x270080d5
   10c44:			; <UNDEFINED> instruction: 0x463e44d9
   10c48:			; <UNDEFINED> instruction: 0xf003e7c8
   10c4c:	bcs	ff0117d4 <__assert_fail@plt+0xff00e168>
   10c50:	addshi	pc, r6, r0
   10c54:	rscseq	pc, r0, #3
   10c58:			; <UNDEFINED> instruction: 0xf0002ae0
   10c5c:			; <UNDEFINED> instruction: 0xf00380a2
   10c60:	bcs	ffc11848 <__assert_fail@plt+0xffc0e1dc>
   10c64:	adcshi	pc, r8, r0
   10c68:	rscseq	pc, ip, #3
   10c6c:			; <UNDEFINED> instruction: 0xf0002af8
   10c70:			; <UNDEFINED> instruction: 0xf00380c8
   10c74:	bcs	fff11874 <__assert_fail@plt+0xfff0e208>
   10c78:	rschi	pc, r1, r0
   10c7c:	movwls	fp, #332	; 0x14c
   10c80:	blmi	ff3a2508 <__assert_fail@plt+0xff39ee9c>
   10c84:	rscscc	pc, pc, #79	; 0x4f
   10c88:	strcc	r2, [r4], #-257	; 0xfffffeff
   10c8c:			; <UNDEFINED> instruction: 0xf7f2447b
   10c90:			; <UNDEFINED> instruction: 0xf109eb70
   10c94:	strcs	r0, [r1, -r4, lsl #18]
   10c98:			; <UNDEFINED> instruction: 0xb3bce7a0
   10c9c:	eorvc	r2, r2, ip, asr r2
   10ca0:	vqdmulh.s<illegal width 8>	d2, d0, d13
   10ca4:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   10ca8:	blle	acccbc <__assert_fail@plt+0xac9650>
   10cac:	blle	ff707c20 <__assert_fail@plt+0xff7045b4>
   10cb0:	blle	907c24 <__assert_fail@plt+0x9045b8>
   10cb4:	smladeq	lr, ip, r5, r1
   10cb8:			; <UNDEFINED> instruction: 0xf1092372
   10cbc:	rsbvc	r0, r3, r2, lsl #18
   10cc0:	strcc	r2, [r2], #-1792	; 0xfffff900
   10cc4:	cmncs	r6, #36175872	; 0x2280000
   10cc8:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   10ccc:	strcs	r7, [r0, -r3, rrx]
   10cd0:	str	r3, [r3, r2, lsl #8]
   10cd4:			; <UNDEFINED> instruction: 0xf1092376
   10cd8:	rsbvc	r0, r3, r2, lsl #18
   10cdc:	strcc	r2, [r2], #-1792	; 0xfffff900
   10ce0:	cmncs	lr, #124, 14	; 0x1f00000
   10ce4:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   10ce8:	strcs	r7, [r0, -r3, rrx]
   10cec:	ldrb	r3, [r5, -r2, lsl #8]!
   10cf0:			; <UNDEFINED> instruction: 0xf1092362
   10cf4:	rsbvc	r0, r3, r2, lsl #18
   10cf8:	strcc	r2, [r2], #-1792	; 0xfffff900
   10cfc:	teqcs	r0, #28835840	; 0x1b80000
   10d00:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   10d04:	strcs	r7, [r0, -r3, rrx]
   10d08:	strb	r3, [r7, -r2, lsl #8]!
   10d0c:	vqdmulh.s<illegal width 8>	d2, d0, d13
   10d10:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
   10d14:	andge	pc, r7, r3
   10d18:	adcge	sl, r0, r0, lsr #1
   10d1c:	andge	sl, r7, r0, lsr #1
   10d20:	streq	r0, [r7, -r7, lsl #14]
   10d24:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   10d28:	ldrb	r2, [r7, -r0, lsl #14]
   10d2c:			; <UNDEFINED> instruction: 0xf0002e00
   10d30:			; <UNDEFINED> instruction: 0xf8df8090
   10d34:	bl	13176c <__assert_fail@plt+0x12e100>
   10d38:	svcge	0x000f0686
   10d3c:	andslt	pc, r4, sp, asr #17
   10d40:			; <UNDEFINED> instruction: 0x46d344f8
   10d44:			; <UNDEFINED> instruction: 0xf81746aa
   10d48:	strtmi	r5, [r0], -r1, lsl #22
   10d4c:	strcc	r4, [r4], #-1603	; 0xfffff9bd
   10d50:	rscscc	pc, pc, #79	; 0x4f
   10d54:	strls	r2, [r0, #-257]	; 0xfffffeff
   10d58:	bl	2ced28 <__assert_fail@plt+0x2cb6bc>
   10d5c:	ldrhle	r4, [r2, #36]!	; 0x24
   10d60:			; <UNDEFINED> instruction: 0x46da4655
   10d64:			; <UNDEFINED> instruction: 0xf8dd782b
   10d68:	movwls	fp, #20
   10d6c:	blmi	fe562634 <__assert_fail@plt+0xfe55efc8>
   10d70:	rscscc	pc, pc, #79	; 0x4f
   10d74:	ldfnes	f2, [r4, #-4]!
   10d78:			; <UNDEFINED> instruction: 0xf7f2447b
   10d7c:			; <UNDEFINED> instruction: 0xe741eafa
   10d80:	strbmi	r2, [r7], -r1, lsl #12
   10d84:	eorscc	pc, ip, sp, lsl #17
   10d88:			; <UNDEFINED> instruction: 0xf00346b0
   10d8c:	movwls	r0, #8991	; 0x231f
   10d90:	blls	28aa28 <__assert_fail@plt+0x2873bc>
   10d94:	stfcsd	f3, [r0], {123}	; 0x7b
   10d98:	strcs	sp, [r0], -r6, asr #2
   10d9c:	ssatmi	r4, #17, r9, asr #9
   10da0:			; <UNDEFINED> instruction: 0x4647e71c
   10da4:	eorscc	pc, ip, sp, lsl #17
   10da8:			; <UNDEFINED> instruction: 0xf0032601
   10dac:			; <UNDEFINED> instruction: 0xf04f030f
   10db0:	movwls	r0, #10242	; 0x2802
   10db4:	bls	caa04 <__assert_fail@plt+0xc7398>
   10db8:	orreq	pc, r0, #-2147483608	; 0x80000028
   10dbc:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   10dc0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   10dc4:	stccs	6, cr4, [r0], {94}	; 0x5e
   10dc8:	adchi	pc, pc, r0
   10dcc:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   10dd0:	blcs	8ede8 <__assert_fail@plt+0x8b77c>
   10dd4:	str	r4, [r1, -r7, asr #12]
   10dd8:			; <UNDEFINED> instruction: 0xf88d4647
   10ddc:			; <UNDEFINED> instruction: 0x2601303c
   10de0:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   10de4:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10de8:	ldrbt	r9, [r7], r2, lsl #6
   10dec:	bge	3e1e8c <__assert_fail@plt+0x3de820>
   10df0:			; <UNDEFINED> instruction: 0xf8121e63
   10df4:			; <UNDEFINED> instruction: 0xf8031b01
   10df8:	addsmi	r1, lr, #1, 30
   10dfc:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   10e00:			; <UNDEFINED> instruction: 0x4647e71f
   10e04:	eorscc	pc, ip, sp, lsl #17
   10e08:			; <UNDEFINED> instruction: 0xf0032601
   10e0c:			; <UNDEFINED> instruction: 0xf04f0303
   10e10:	movwls	r0, #10244	; 0x2804
   10e14:	b	140a9a4 <__assert_fail@plt+0x1407338>
   10e18:			; <UNDEFINED> instruction: 0x2c000b8b
   10e1c:	strcs	sp, [r0, -pc, ror #2]
   10e20:			; <UNDEFINED> instruction: 0x463e44d9
   10e24:			; <UNDEFINED> instruction: 0xe6d946b8
   10e28:	bge	3e1ec8 <__assert_fail@plt+0x3de85c>
   10e2c:			; <UNDEFINED> instruction: 0xf8121e63
   10e30:			; <UNDEFINED> instruction: 0xf8031b01
   10e34:	adcsmi	r1, r3, #1, 30
   10e38:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   10e3c:	strbmi	lr, [r7], -sp, lsr #15
   10e40:	eorscc	pc, ip, sp, lsl #17
   10e44:			; <UNDEFINED> instruction: 0xf0032601
   10e48:			; <UNDEFINED> instruction: 0xf04f0301
   10e4c:	movwls	r0, #10245	; 0x2805
   10e50:	strtmi	lr, [r6], -r4, asr #13
   10e54:	strcs	lr, [r0, -r9, lsl #15]
   10e58:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   10e5c:			; <UNDEFINED> instruction: 0xe6bd463c
   10e60:	movwls	r1, #3168	; 0xc60
   10e64:	rscscc	pc, pc, #79	; 0x4f
   10e68:	tstcs	r1, r7, asr fp
   10e6c:			; <UNDEFINED> instruction: 0xf1091cc4
   10e70:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
   10e74:			; <UNDEFINED> instruction: 0xf7f22700
   10e78:			; <UNDEFINED> instruction: 0xe6afea7c
   10e7c:			; <UNDEFINED> instruction: 0x26004f53
   10e80:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
   10e84:	eorvc	r4, r6, pc, ror r4
   10e88:			; <UNDEFINED> instruction: 0x463944f8
   10e8c:	ldrdeq	pc, [r0], -r8
   10e90:	ldmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10e94:	strmi	r1, [r5], -r3, asr #24
   10e98:	blls	105038 <__assert_fail@plt+0x1019cc>
   10e9c:	strls	r1, [sp], #-2788	; 0xfffff51c
   10ea0:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
   10ea4:	andls	r0, lr, r8, lsl r1
   10ea8:	svcne	0x0010ebb3
   10eac:			; <UNDEFINED> instruction: 0xf7f1d171
   10eb0:	bge	3cce20 <__assert_fail@plt+0x3c97b4>
   10eb4:	andls	sl, r0, #12, 22	; 0x3000
   10eb8:	bge	37b2ec <__assert_fail@plt+0x377c80>
   10ebc:	strtmi	r4, [r8], -r4, lsl #12
   10ec0:			; <UNDEFINED> instruction: 0xf7f2940c
   10ec4:	andcc	lr, r1, r6, lsl r8
   10ec8:	blmi	10c5398 <__assert_fail@plt+0x10c1d2c>
   10ecc:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10ed0:	eorsle	r2, r4, r0, lsl #16
   10ed4:	andcs	r4, r1, #64, 22	; 0x10000
   10ed8:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
   10edc:			; <UNDEFINED> instruction: 0xf7f2615a
   10ee0:			; <UNDEFINED> instruction: 0x4620e89c
   10ee4:	ldm	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ee8:	ldmib	sp, {r2, r9, fp, ip, pc}^
   10eec:	movwcs	r1, #6
   10ef0:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   10ef4:	strtmi	r9, [r8], -r3
   10ef8:	svc	0x00f2f7f1
   10efc:	strls	lr, [r5, #-1616]	; 0xfffff9b0
   10f00:	streq	lr, [fp, -r4, lsl #22]
   10f04:	bpl	44c76c <__assert_fail@plt+0x449100>
   10f08:	ldrtmi	sl, [r8], pc, lsl #28
   10f0c:	blvc	8ef6c <__assert_fail@plt+0x8b900>
   10f10:	strtmi	r4, [fp], -r0, lsr #12
   10f14:			; <UNDEFINED> instruction: 0xf04f3404
   10f18:	strdcs	r3, [r1, -pc]
   10f1c:			; <UNDEFINED> instruction: 0xf7f29700
   10f20:	strbmi	lr, [r4, #-2600]	; 0xfffff5d8
   10f24:	stflsd	f5, [r5, #-968]	; 0xfffffc38
   10f28:			; <UNDEFINED> instruction: 0x4627e779
   10f2c:	ldrb	r4, [r5], -r0, lsr #13
   10f30:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
   10f34:	andsvc	r9, lr, r3, lsl #8
   10f38:	stmda	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10f3c:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10f40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f44:	stm	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f48:			; <UNDEFINED> instruction: 0xf7f24606
   10f4c:			; <UNDEFINED> instruction: 0xf8d8ea06
   10f50:	andls	r2, r2, #0
   10f54:			; <UNDEFINED> instruction: 0xf7f26800
   10f58:	bls	cb4f8 <__assert_fail@plt+0xc7e8c>
   10f5c:			; <UNDEFINED> instruction: 0x46034639
   10f60:			; <UNDEFINED> instruction: 0xf7fb4630
   10f64:			; <UNDEFINED> instruction: 0xe7b5fc7f
   10f68:	andcs	r4, r1, #59768832	; 0x3900000
   10f6c:	ldrdeq	pc, [r0], -r8
   10f70:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   10f74:			; <UNDEFINED> instruction: 0xf7f29803
   10f78:	blmi	68b0c0 <__assert_fail@plt+0x687a54>
   10f7c:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   10f80:	ldrdne	lr, [r6], -sp
   10f84:			; <UNDEFINED> instruction: 0xf7ff691b
   10f88:	mulls	r3, r1, sp
   10f8c:			; <UNDEFINED> instruction: 0xf7f2e608
   10f90:	bmi	54b130 <__assert_fail@plt+0x547ac4>
   10f94:	orrcs	pc, r3, r0, asr #4
   10f98:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
   10f9c:			; <UNDEFINED> instruction: 0xf7fb4478
   10fa0:	svclt	0x0000fe11
   10fa4:	strdeq	r8, [r1], -ip
   10fa8:	andeq	r6, r1, r8, asr r2
   10fac:	andeq	r0, r0, r0, lsr #5
   10fb0:	andeq	r5, r0, r0, ror #17
   10fb4:	andeq	r6, r1, ip, ror r1
   10fb8:	strdeq	r5, [r0], -r6
   10fbc:	andeq	r5, r0, ip, lsr r7
   10fc0:	andeq	r5, r0, r8, lsl #13
   10fc4:	andeq	r5, r0, r0, asr r6
   10fc8:	andeq	r5, r0, lr, asr r5
   10fcc:	andeq	r1, r0, ip, lsr #11
   10fd0:	andeq	r8, r1, ip, asr #9
   10fd4:	andeq	r8, r1, ip, ror #13
   10fd8:	ldrdeq	r8, [r1], -lr
   10fdc:	andeq	r5, r0, lr, lsr #9
   10fe0:	andeq	r8, r1, sl, lsr r6
   10fe4:			; <UNDEFINED> instruction: 0x000054b6
   10fe8:	andeq	r5, r0, ip, lsr r4
   10fec:			; <UNDEFINED> instruction: 0x4604b570
   10ff0:	subsle	r2, r4, r0, lsl #16
   10ff4:			; <UNDEFINED> instruction: 0xf7f24620
   10ff8:	stmdacs	r3, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
   10ffc:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
   11000:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
   11004:	andcs	r4, r0, #1081344	; 0x108000
   11008:	ldrmi	r4, [r0], -r2, asr #22
   1100c:	cfstrdmi	mvd4, [r2], {121}	; 0x79
   11010:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   11014:	stmib	r3, {r2, r3, sp, lr}^
   11018:	lfmlt	f2, 2, [r0, #-12]!
   1101c:	andcs	r4, r3, #1032192	; 0xfc000
   11020:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   11024:	stc2	7, cr15, [r4, #992]	; 0x3e0
   11028:	mvnle	r2, r0, lsl #16
   1102c:	blcs	17ef3c0 <__assert_fail@plt+0x17ebd54>
   11030:	blcs	b80c98 <__assert_fail@plt+0xb7d62c>
   11034:	stclne	15, cr11, [r5], #72	; 0x48
   11038:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
   1103c:	rscle	r2, r1, r0, lsl #22
   11040:			; <UNDEFINED> instruction: 0x46284937
   11044:			; <UNDEFINED> instruction: 0xf7f84479
   11048:	stmdacs	r0, {r0, r4, r8, sl, fp, ip, sp, lr, pc}
   1104c:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
   11050:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   11054:	stc2	7, cr15, [sl, #-992]	; 0xfffffc20
   11058:	sbcsle	r2, r3, r0, lsl #16
   1105c:			; <UNDEFINED> instruction: 0x46284932
   11060:			; <UNDEFINED> instruction: 0xf7f84479
   11064:	stmdacs	r0, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
   11068:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
   1106c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   11070:	ldc2l	7, cr15, [ip], #992	; 0x3e0
   11074:	sbcle	r2, r5, r0, lsl #16
   11078:	strtmi	r4, [r8], -sp, lsr #18
   1107c:			; <UNDEFINED> instruction: 0xf7f84479
   11080:	stmiblt	r8, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   11084:	strcs	r4, [r0], #-2603	; 0xfffff5d5
   11088:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
   1108c:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
   11090:			; <UNDEFINED> instruction: 0x4620447b
   11094:	andsvs	r4, r1, r9, ror r4
   11098:	strpl	lr, [r3], #-2499	; 0xfffff63d
   1109c:	andcs	fp, lr, r0, ror sp
   110a0:	b	7cf070 <__assert_fail@plt+0x7cba04>
   110a4:	str	r4, [r5, r4, lsl #12]!
   110a8:	strtmi	r4, [r8], -r5, lsr #28
   110ac:			; <UNDEFINED> instruction: 0x4631447e
   110b0:	ldc2l	7, cr15, [ip], {248}	; 0xf8
   110b4:	rscle	r2, r5, r0, lsl #16
   110b8:			; <UNDEFINED> instruction: 0x46204631
   110bc:	stmia	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   110c0:	strmi	r1, [r5], -r2, asr #24
   110c4:			; <UNDEFINED> instruction: 0xf7f1d015
   110c8:	strtmi	lr, [r1], -ip, lsl #30
   110cc:			; <UNDEFINED> instruction: 0xf7f24630
   110d0:	mcrrne	8, 9, lr, r3, cr14
   110d4:	andsle	r4, r3, r5, lsl #12
   110d8:	svc	0x0002f7f1
   110dc:	blmi	6a3948 <__assert_fail@plt+0x6a02dc>
   110e0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   110e4:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   110e8:	andsvs	r4, r4, r8, lsl #12
   110ec:	strne	lr, [r3, #-2499]	; 0xfffff63d
   110f0:			; <UNDEFINED> instruction: 0x4620bd70
   110f4:	andcs	r4, r0, #51380224	; 0x3100000
   110f8:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   110fc:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   11100:			; <UNDEFINED> instruction: 0x46214630
   11104:			; <UNDEFINED> instruction: 0xf7ff2200
   11108:			; <UNDEFINED> instruction: 0x4628fc71
   1110c:	svclt	0x0000bd70
   11110:	andeq	r8, r1, r8, asr #6
   11114:	andeq	r8, r1, r8, lsr #11
   11118:	andeq	r5, r0, lr, lsl #8
   1111c:	strdeq	r5, [r0], -sl
   11120:	andeq	r5, r0, r0, ror #7
   11124:	ldrdeq	r5, [r0], -sl
   11128:	ldrdeq	r5, [r0], -r0
   1112c:	andeq	r5, r0, sl, asr #7
   11130:	andeq	r5, r0, ip, asr #7
   11134:	andeq	r8, r1, r8, asr #5
   11138:	andeq	r8, r1, r8, lsr #10
   1113c:	muleq	r0, ip, r3
   11140:	andeq	r1, r0, r4, lsl #7
   11144:	andeq	r8, r1, r2, ror r2
   11148:	ldrdeq	r8, [r1], -r2
   1114c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   11150:			; <UNDEFINED> instruction: 0x47706818
   11154:	andeq	r8, r1, r6, lsl #4
   11158:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1115c:			; <UNDEFINED> instruction: 0x477068d8
   11160:	andeq	r8, r1, lr, asr r4
   11164:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   11168:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
   1116c:	push	{r0, r3, r4, r5, r6, sl, lr}
   11170:	strdlt	r4, [sl], r0
   11174:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
   11178:	andls	r6, r9, #1179648	; 0x120000
   1117c:	andeq	pc, r0, #79	; 0x4f
   11180:	cmnle	r1, r0, lsl #28
   11184:	ldmdbvs	r8, {r2, r9, sl, lr}
   11188:	teqle	r7, r0, lsl #16
   1118c:	blcs	2f220 <__assert_fail@plt+0x2bbb4>
   11190:	addshi	pc, sp, r0
   11194:	ldreq	r4, [r9], -r2, lsr #12
   11198:	svccc	0x0001f812
   1119c:	andcc	fp, r1, r4, asr pc
   111a0:	blcs	1d1b0 <__assert_fail@plt+0x19b44>
   111a4:	strdcc	sp, [r1], -r7
   111a8:	mrc	7, 2, APSR_nzcv, cr12, cr1, {7}
   111ac:	strmi	r7, [r5], -r3, lsr #16
   111b0:			; <UNDEFINED> instruction: 0xb1ab4602
   111b4:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
   111b8:			; <UNDEFINED> instruction: 0xf802bfa8
   111bc:	ble	2dfdc8 <__assert_fail@plt+0x2dc75c>
   111c0:	ldmibeq	fp, {r4, r9, sl, lr}
   111c4:	teqeq	pc, r1	; <UNPREDICTABLE>
   111c8:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
   111cc:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
   111d0:	blcc	cf1d8 <__assert_fail@plt+0xcbb6c>
   111d4:			; <UNDEFINED> instruction: 0x46027051
   111d8:	svccc	0x0001f814
   111dc:	mvnle	r2, r0, lsl #22
   111e0:	andsvc	r2, r3, r0, lsl #6
   111e4:	blmi	fe3aec <__assert_fail@plt+0xfe0480>
   111e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   111ec:	blls	26b25c <__assert_fail@plt+0x267bf0>
   111f0:	cmnle	r1, sl, asr r0
   111f4:	andlt	r4, sl, r8, lsr #12
   111f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   111fc:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   11200:	ldrbtmi	r4, [r8], #3387	; 0xd3b
   11204:			; <UNDEFINED> instruction: 0xf8d8447d
   11208:	strtmi	r1, [r8], -r0
   1120c:	svc	0x00fef7f1
   11210:	strmi	r1, [r7], -r2, asr #24
   11214:	stmdavc	r3!, {r4, r6, ip, lr, pc}
   11218:	blcs	22aa8 <__assert_fail@plt+0x1f43c>
   1121c:			; <UNDEFINED> instruction: 0x061bd059
   11220:	svccc	0x0001f812
   11224:			; <UNDEFINED> instruction: 0x3601bf54
   11228:	blcs	1ea48 <__assert_fail@plt+0x1b3dc>
   1122c:	ldfnep	f5, [r0], #-988	; 0xfffffc24
   11230:	mrc	7, 0, APSR_nzcv, cr8, cr1, {7}
   11234:	strmi	r9, [r5], -r5, lsl #8
   11238:			; <UNDEFINED> instruction: 0xf7f24620
   1123c:	bge	24b384 <__assert_fail@plt+0x247d18>
   11240:	andls	sl, r0, #6144	; 0x1800
   11244:	bge	1fb660 <__assert_fail@plt+0x1f7ff4>
   11248:	strmi	r9, [r4], r6, lsl #10
   1124c:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   11250:			; <UNDEFINED> instruction: 0xf7f1c607
   11254:	andcc	lr, r1, lr, asr #28
   11258:	blls	1c5288 <__assert_fail@plt+0x1c1c1c>
   1125c:	andsvc	r2, sl, r0, lsl #4
   11260:			; <UNDEFINED> instruction: 0xf7f14638
   11264:			; <UNDEFINED> instruction: 0xe7bdee3e
   11268:	stmia	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1126c:	ldr	r4, [r9, r5, lsl #12]!
   11270:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   11274:			; <UNDEFINED> instruction: 0xb1406998
   11278:			; <UNDEFINED> instruction: 0x46214b1f
   1127c:	andcs	r4, r1, #40, 12	; 0x2800000
   11280:	orrsvs	r4, sl, fp, ror r4
   11284:	svc	0x0076f7f1
   11288:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1128c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11290:	mrc	7, 6, APSR_nzcv, cr14, cr1, {7}
   11294:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   11298:	tstls	r3, r9, lsl r8
   1129c:			; <UNDEFINED> instruction: 0xf7f24606
   112a0:	stmdavs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
   112a4:	svc	0x00bef7f1
   112a8:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
   112ac:			; <UNDEFINED> instruction: 0x4603447a
   112b0:			; <UNDEFINED> instruction: 0xf7fb4630
   112b4:			; <UNDEFINED> instruction: 0xe7dffad7
   112b8:			; <UNDEFINED> instruction: 0xf8d84628
   112bc:	andcs	r1, r1, #0
   112c0:	blx	fe54f2c6 <__assert_fail@plt+0xfe54bc5a>
   112c4:			; <UNDEFINED> instruction: 0xf7ff4620
   112c8:	strmi	pc, [r5], -sp, asr #30
   112cc:	andcs	lr, r1, sl, lsl #15
   112d0:	ldrmi	lr, [lr], -sl, ror #14
   112d4:	str	r2, [fp, r1]!
   112d8:	mcr	7, 6, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   112dc:	andeq	r8, r1, lr, asr #8
   112e0:			; <UNDEFINED> instruction: 0x00015bb8
   112e4:	andeq	r0, r0, r0, lsr #5
   112e8:	andeq	r5, r1, ip, lsr fp
   112ec:	andeq	r8, r1, r2, asr r1
   112f0:	andeq	r1, r0, ip, lsr #4
   112f4:	andeq	r8, r1, r6, asr #6
   112f8:	andeq	r8, r1, r8, lsr r3
   112fc:	andeq	r5, r0, r2, ror #2
   11300:	strheq	r8, [r1], -lr
   11304:	andeq	r1, r0, r4, lsl #3
   11308:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1130c:			; <UNDEFINED> instruction: 0xf7ff691b
   11310:	svclt	0x0000bbcd
   11314:	andeq	r8, r1, lr, lsr #5
   11318:	svclt	0x0076f7f1
   1131c:	stcllt	7, cr15, [r6, #964]!	; 0x3c4
   11320:	ldcllt	7, cr15, [ip, #964]	; 0x3c4
   11324:			; <UNDEFINED> instruction: 0x4604b510
   11328:	teqlt	r8, r0, lsl #17
   1132c:			; <UNDEFINED> instruction: 0xf0006821
   11330:	stmiavs	r0!, {r0, r5, r8, fp, ip, sp, lr, pc}
   11334:	mrc	7, 3, APSR_nzcv, cr0, cr1, {7}
   11338:	adcvs	r2, r3, r0, lsl #6
   1133c:			; <UNDEFINED> instruction: 0xf7f268e0
   11340:	ldrdcs	lr, [r0], -r8
   11344:	svclt	0x0000bd10
   11348:			; <UNDEFINED> instruction: 0x4604b510
   1134c:	strmi	r2, [r8], -r0, lsl #6
   11350:	eorvs	r6, r3, r1, rrx
   11354:			; <UNDEFINED> instruction: 0xf7f160e3
   11358:	adcvs	lr, r0, r8, lsr #27
   1135c:	ldfltd	f3, [r0, #-0]
   11360:	svc	0x00faf7f1
   11364:	rscvs	r6, r3, r3, lsl #16
   11368:	svclt	0x0000bd10
   1136c:			; <UNDEFINED> instruction: 0x4604b510
   11370:	strmi	r2, [r8], -r0, lsl #6
   11374:	eorvs	r6, r3, r1, rrx
   11378:			; <UNDEFINED> instruction: 0xf7f160e3
   1137c:	adcvs	lr, r0, r4, lsr pc
   11380:	ldfltd	f3, [r0, #-0]
   11384:	svc	0x00e8f7f1
   11388:	rscvs	r6, r3, r3, lsl #16
   1138c:	svclt	0x0000bd10
   11390:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   11394:	addmi	r6, sl, #131072	; 0x20000
   11398:	andvs	sp, r3, r2, lsl #16
   1139c:			; <UNDEFINED> instruction: 0x47704770
   113a0:	bne	14ab5b4 <__assert_fail@plt+0x14a7f48>
   113a4:	ldrmi	r6, [r9], #-2
   113a8:			; <UNDEFINED> instruction: 0xf7f14618
   113ac:	svclt	0x0000bdf5
   113b0:			; <UNDEFINED> instruction: 0xf382fab2
   113b4:			; <UNDEFINED> instruction: 0x4604b570
   113b8:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   113bc:	svclt	0x00182800
   113c0:	tstlt	r3, r1, lsl #6
   113c4:			; <UNDEFINED> instruction: 0x4615bd70
   113c8:	andcc	lr, r0, #212, 18	; 0x350000
   113cc:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   113d0:	addsmi	r1, r1, #1458176	; 0x164000
   113d4:			; <UNDEFINED> instruction: 0xf505d308
   113d8:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   113dc:			; <UNDEFINED> instruction: 0xf7f26061
   113e0:	cmplt	r0, r4, lsr r8
   113e4:	adcvs	r6, r0, r3, lsr #16
   113e8:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   113ec:			; <UNDEFINED> instruction: 0xf7f14631
   113f0:	stmdavs	r2!, {r9, sl, fp, sp, lr, pc}
   113f4:	eorvs	r4, r2, sl, lsr #8
   113f8:			; <UNDEFINED> instruction: 0xf7f1bd70
   113fc:	stmdavs	r1!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   11400:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   11404:	svclt	0x00082b00
   11408:	rscvs	r2, r3, ip, lsl #6
   1140c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11410:	ldmlt	r0!, {ip, sp, lr, pc}
   11414:	strlt	fp, [r8, #-289]	; 0xfffffedf
   11418:			; <UNDEFINED> instruction: 0xffcaf7ff
   1141c:	stclt	0, cr2, [r8, #-0]
   11420:	ldrbmi	r2, [r0, -r0]!
   11424:	addlt	fp, r2, r0, lsl r5
   11428:	strmi	r4, [r8], -r4, lsl #12
   1142c:			; <UNDEFINED> instruction: 0xf7f19101
   11430:	stmdbls	r1, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   11434:	strtmi	r4, [r0], -r2, lsl #12
   11438:	pop	{r1, ip, sp, pc}
   1143c:			; <UNDEFINED> instruction: 0xf7ff4010
   11440:	svclt	0x0000bfb7
   11444:			; <UNDEFINED> instruction: 0xf8dfb40e
   11448:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   1144c:	bge	27d670 <__assert_fail@plt+0x27a004>
   11450:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   11454:			; <UNDEFINED> instruction: 0xf8524604
   11458:	stmdage	r4, {r2, r8, r9, fp, ip}
   1145c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   11460:	movwls	r6, #22555	; 0x581b
   11464:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11468:			; <UNDEFINED> instruction: 0xf7f19203
   1146c:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   11470:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   11474:	tstls	r1, r8, lsl #12
   11478:	svc	0x0030f7f1
   1147c:	strmi	r9, [r2], -r1, lsl #18
   11480:			; <UNDEFINED> instruction: 0xf7ff4620
   11484:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11488:	stcl	7, cr15, [r6, #964]	; 0x3c4
   1148c:	blmi	323cc8 <__assert_fail@plt+0x32065c>
   11490:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11494:	blls	16b504 <__assert_fail@plt+0x167e98>
   11498:	qaddle	r4, sl, ip
   1149c:	pop	{r0, r1, r2, ip, sp, pc}
   114a0:	andlt	r4, r3, r0, lsl r0
   114a4:			; <UNDEFINED> instruction: 0xf7f14770
   114a8:	stmdavs	r3, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   114ac:	svclt	0x00082b00
   114b0:	rscvs	r2, r3, ip, lsl #6
   114b4:			; <UNDEFINED> instruction: 0xf7f1e7ea
   114b8:	svclt	0x0000edd2
   114bc:	ldrdeq	r5, [r1], -r2
   114c0:	andeq	r0, r0, r0, lsr #5
   114c4:	muleq	r1, r4, r8
   114c8:	strmi	r6, [r3], -r2, asr #17
   114cc:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   114d0:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   114d4:	tstcs	r0, sl
   114d8:	stmib	r3, {r2, r3, r9, sp}^
   114dc:	ldrbmi	r1, [r0, -r2, lsl #4]!
   114e0:	svclt	0x0000e720
   114e4:	blmi	6a3d50 <__assert_fail@plt+0x6a06e4>
   114e8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   114ec:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   114f0:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   114f4:			; <UNDEFINED> instruction: 0xf04f9301
   114f8:	mvnlt	r0, r0, lsl #6
   114fc:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   11500:	andcs	r6, ip, #65536	; 0x10000
   11504:	eorvs	r6, r9, r4, lsl #17
   11508:	andcc	lr, r2, #192, 18	; 0x300000
   1150c:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   11510:	bmi	43fa5c <__assert_fail@plt+0x43c3f0>
   11514:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   11518:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1151c:	subsmi	r9, sl, r1, lsl #22
   11520:			; <UNDEFINED> instruction: 0x4620d111
   11524:	ldclt	0, cr11, [r0, #-12]!
   11528:			; <UNDEFINED> instruction: 0xf7f14620
   1152c:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   11530:			; <UNDEFINED> instruction: 0x4604bf18
   11534:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   11538:	blcs	22ef4 <__assert_fail@plt+0x1f888>
   1153c:			; <UNDEFINED> instruction: 0xf7ffd0e0
   11540:			; <UNDEFINED> instruction: 0x4604fef1
   11544:			; <UNDEFINED> instruction: 0xf7f1e7e2
   11548:	svclt	0x0000ed8a
   1154c:	andeq	r5, r1, ip, lsr r8
   11550:	andeq	r0, r0, r0, lsr #5
   11554:	andeq	r5, r1, lr, lsl #16
   11558:	strmi	fp, [r3], -r8, lsl #10
   1155c:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   11560:			; <UNDEFINED> instruction: 0xb1096898
   11564:	andvs	r6, fp, fp, lsl r8
   11568:			; <UNDEFINED> instruction: 0xf7f1bd08
   1156c:	andcs	lr, r0, r2, asr #31
   11570:	svclt	0x0000bd08
   11574:	rscscc	pc, pc, #79	; 0x4f
   11578:	svclt	0x00a4f7f1
   1157c:	blmi	7e3dfc <__assert_fail@plt+0x7e0790>
   11580:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   11584:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
   11588:	strmi	r4, [sp], -r4, lsl #12
   1158c:	teqls	r5, #1769472	; 0x1b0000
   11590:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11594:			; <UNDEFINED> instruction: 0xf9a8f7f8
   11598:	andcs	fp, r1, r0, asr r9
   1159c:	blmi	5e3e04 <__assert_fail@plt+0x5e0798>
   115a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   115a4:	blls	d6b614 <__assert_fail@plt+0xd67fa8>
   115a8:	qsuble	r4, sl, r2
   115ac:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
   115b0:	strbtmi	r4, [sl], -r1, lsr #12
   115b4:			; <UNDEFINED> instruction: 0xf7f22003
   115b8:	tstlt	r8, r6, lsl #16
   115bc:	strb	r2, [sp, r0]!
   115c0:			; <UNDEFINED> instruction: 0x4629aa1a
   115c4:			; <UNDEFINED> instruction: 0xf7f12003
   115c8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   115cc:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   115d0:	ldmib	sp, {r8}^
   115d4:	addsmi	r2, r9, #1744830464	; 0x68000000
   115d8:	addsmi	fp, r0, #8, 30
   115dc:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   115e0:	ldmib	sp, {r3, r4, r8}^
   115e4:	addsmi	r2, r9, #-939524096	; 0xc8000000
   115e8:	addsmi	fp, r0, #6, 30
   115ec:	andcs	r2, r0, r1
   115f0:			; <UNDEFINED> instruction: 0xf7f1e7d4
   115f4:	svclt	0x0000ed34
   115f8:	andeq	r5, r1, r4, lsr #15
   115fc:	andeq	r0, r0, r0, lsr #5
   11600:	andeq	r5, r1, r4, lsl #15
   11604:	andeq	r0, r0, r0
   11608:			; <UNDEFINED> instruction: 0xf0002900
   1160c:	b	fe031b0c <__assert_fail@plt+0xfe02e4a0>
   11610:	svclt	0x00480c01
   11614:	cdpne	2, 4, cr4, cr10, cr9, {2}
   11618:	tsthi	pc, r0	; <UNPREDICTABLE>
   1161c:	svclt	0x00480003
   11620:	addmi	r4, fp, #805306372	; 0x30000004
   11624:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   11628:			; <UNDEFINED> instruction: 0xf0004211
   1162c:	blx	fecf1ac0 <__assert_fail@plt+0xfecee454>
   11630:	blx	fec8e044 <__assert_fail@plt+0xfec8a9d8>
   11634:	bl	fe84d840 <__assert_fail@plt+0xfe84a1d4>
   11638:			; <UNDEFINED> instruction: 0xf1c20202
   1163c:	andge	r0, r4, pc, lsl r2
   11640:	andne	lr, r2, #0, 22
   11644:	andeq	pc, r0, pc, asr #32
   11648:	svclt	0x00004697
   1164c:	andhi	pc, r0, pc, lsr #7
   11650:	svcvc	0x00c1ebb3
   11654:	bl	104125c <__assert_fail@plt+0x103dbf0>
   11658:	svclt	0x00280000
   1165c:	bicvc	lr, r1, #166912	; 0x28c00
   11660:	svcvc	0x0081ebb3
   11664:	bl	104126c <__assert_fail@plt+0x103dc00>
   11668:	svclt	0x00280000
   1166c:	orrvc	lr, r1, #166912	; 0x28c00
   11670:	svcvc	0x0041ebb3
   11674:	bl	104127c <__assert_fail@plt+0x103dc10>
   11678:	svclt	0x00280000
   1167c:	movtvc	lr, #7075	; 0x1ba3
   11680:	svcvc	0x0001ebb3
   11684:	bl	104128c <__assert_fail@plt+0x103dc20>
   11688:	svclt	0x00280000
   1168c:	movwvc	lr, #7075	; 0x1ba3
   11690:	svcvs	0x00c1ebb3
   11694:	bl	104129c <__assert_fail@plt+0x103dc30>
   11698:	svclt	0x00280000
   1169c:	bicvs	lr, r1, #166912	; 0x28c00
   116a0:	svcvs	0x0081ebb3
   116a4:	bl	10412ac <__assert_fail@plt+0x103dc40>
   116a8:	svclt	0x00280000
   116ac:	orrvs	lr, r1, #166912	; 0x28c00
   116b0:	svcvs	0x0041ebb3
   116b4:	bl	10412bc <__assert_fail@plt+0x103dc50>
   116b8:	svclt	0x00280000
   116bc:	movtvs	lr, #7075	; 0x1ba3
   116c0:	svcvs	0x0001ebb3
   116c4:	bl	10412cc <__assert_fail@plt+0x103dc60>
   116c8:	svclt	0x00280000
   116cc:	movwvs	lr, #7075	; 0x1ba3
   116d0:	svcpl	0x00c1ebb3
   116d4:	bl	10412dc <__assert_fail@plt+0x103dc70>
   116d8:	svclt	0x00280000
   116dc:	bicpl	lr, r1, #166912	; 0x28c00
   116e0:	svcpl	0x0081ebb3
   116e4:	bl	10412ec <__assert_fail@plt+0x103dc80>
   116e8:	svclt	0x00280000
   116ec:	orrpl	lr, r1, #166912	; 0x28c00
   116f0:	svcpl	0x0041ebb3
   116f4:	bl	10412fc <__assert_fail@plt+0x103dc90>
   116f8:	svclt	0x00280000
   116fc:	movtpl	lr, #7075	; 0x1ba3
   11700:	svcpl	0x0001ebb3
   11704:	bl	104130c <__assert_fail@plt+0x103dca0>
   11708:	svclt	0x00280000
   1170c:	movwpl	lr, #7075	; 0x1ba3
   11710:	svcmi	0x00c1ebb3
   11714:	bl	104131c <__assert_fail@plt+0x103dcb0>
   11718:	svclt	0x00280000
   1171c:	bicmi	lr, r1, #166912	; 0x28c00
   11720:	svcmi	0x0081ebb3
   11724:	bl	104132c <__assert_fail@plt+0x103dcc0>
   11728:	svclt	0x00280000
   1172c:	orrmi	lr, r1, #166912	; 0x28c00
   11730:	svcmi	0x0041ebb3
   11734:	bl	104133c <__assert_fail@plt+0x103dcd0>
   11738:	svclt	0x00280000
   1173c:	movtmi	lr, #7075	; 0x1ba3
   11740:	svcmi	0x0001ebb3
   11744:	bl	104134c <__assert_fail@plt+0x103dce0>
   11748:	svclt	0x00280000
   1174c:	movwmi	lr, #7075	; 0x1ba3
   11750:	svccc	0x00c1ebb3
   11754:	bl	104135c <__assert_fail@plt+0x103dcf0>
   11758:	svclt	0x00280000
   1175c:	biccc	lr, r1, #166912	; 0x28c00
   11760:	svccc	0x0081ebb3
   11764:	bl	104136c <__assert_fail@plt+0x103dd00>
   11768:	svclt	0x00280000
   1176c:	orrcc	lr, r1, #166912	; 0x28c00
   11770:	svccc	0x0041ebb3
   11774:	bl	104137c <__assert_fail@plt+0x103dd10>
   11778:	svclt	0x00280000
   1177c:	movtcc	lr, #7075	; 0x1ba3
   11780:	svccc	0x0001ebb3
   11784:	bl	104138c <__assert_fail@plt+0x103dd20>
   11788:	svclt	0x00280000
   1178c:	movwcc	lr, #7075	; 0x1ba3
   11790:	svccs	0x00c1ebb3
   11794:	bl	104139c <__assert_fail@plt+0x103dd30>
   11798:	svclt	0x00280000
   1179c:	biccs	lr, r1, #166912	; 0x28c00
   117a0:	svccs	0x0081ebb3
   117a4:	bl	10413ac <__assert_fail@plt+0x103dd40>
   117a8:	svclt	0x00280000
   117ac:	orrcs	lr, r1, #166912	; 0x28c00
   117b0:	svccs	0x0041ebb3
   117b4:	bl	10413bc <__assert_fail@plt+0x103dd50>
   117b8:	svclt	0x00280000
   117bc:	movtcs	lr, #7075	; 0x1ba3
   117c0:	svccs	0x0001ebb3
   117c4:	bl	10413cc <__assert_fail@plt+0x103dd60>
   117c8:	svclt	0x00280000
   117cc:	movwcs	lr, #7075	; 0x1ba3
   117d0:	svcne	0x00c1ebb3
   117d4:	bl	10413dc <__assert_fail@plt+0x103dd70>
   117d8:	svclt	0x00280000
   117dc:	bicne	lr, r1, #166912	; 0x28c00
   117e0:	svcne	0x0081ebb3
   117e4:	bl	10413ec <__assert_fail@plt+0x103dd80>
   117e8:	svclt	0x00280000
   117ec:	orrne	lr, r1, #166912	; 0x28c00
   117f0:	svcne	0x0041ebb3
   117f4:	bl	10413fc <__assert_fail@plt+0x103dd90>
   117f8:	svclt	0x00280000
   117fc:	movtne	lr, #7075	; 0x1ba3
   11800:	svcne	0x0001ebb3
   11804:	bl	104140c <__assert_fail@plt+0x103dda0>
   11808:	svclt	0x00280000
   1180c:	movwne	lr, #7075	; 0x1ba3
   11810:	svceq	0x00c1ebb3
   11814:	bl	104141c <__assert_fail@plt+0x103ddb0>
   11818:	svclt	0x00280000
   1181c:	biceq	lr, r1, #166912	; 0x28c00
   11820:	svceq	0x0081ebb3
   11824:	bl	104142c <__assert_fail@plt+0x103ddc0>
   11828:	svclt	0x00280000
   1182c:	orreq	lr, r1, #166912	; 0x28c00
   11830:	svceq	0x0041ebb3
   11834:	bl	104143c <__assert_fail@plt+0x103ddd0>
   11838:	svclt	0x00280000
   1183c:	movteq	lr, #7075	; 0x1ba3
   11840:	svceq	0x0001ebb3
   11844:	bl	104144c <__assert_fail@plt+0x103dde0>
   11848:	svclt	0x00280000
   1184c:	movweq	lr, #7075	; 0x1ba3
   11850:	svceq	0x0000f1bc
   11854:	submi	fp, r0, #72, 30	; 0x120
   11858:	b	fe723620 <__assert_fail@plt+0xfe71ffb4>
   1185c:	svclt	0x00480f00
   11860:	ldrbmi	r4, [r0, -r0, asr #4]!
   11864:	andcs	fp, r0, r8, lsr pc
   11868:	b	1401480 <__assert_fail@plt+0x13fde14>
   1186c:			; <UNDEFINED> instruction: 0xf04070ec
   11870:	ldrbmi	r0, [r0, -r1]!
   11874:			; <UNDEFINED> instruction: 0xf281fab1
   11878:	andseq	pc, pc, #-2147483600	; 0x80000030
   1187c:	svceq	0x0000f1bc
   11880:			; <UNDEFINED> instruction: 0xf002fa23
   11884:	submi	fp, r0, #72, 30	; 0x120
   11888:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1188c:			; <UNDEFINED> instruction: 0xf06fbfc8
   11890:	svclt	0x00b84000
   11894:	andmi	pc, r0, pc, asr #32
   11898:	ldmdalt	r6!, {ip, sp, lr, pc}^
   1189c:	rscsle	r2, r4, r0, lsl #18
   118a0:	andmi	lr, r3, sp, lsr #18
   118a4:	mrc2	7, 5, pc, cr3, cr15, {7}
   118a8:			; <UNDEFINED> instruction: 0x4006e8bd
   118ac:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   118b0:	smlatbeq	r3, r1, fp, lr
   118b4:	svclt	0x00004770
   118b8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   118bc:	svclt	0x00be2900
   118c0:			; <UNDEFINED> instruction: 0xf04f2000
   118c4:	and	r4, r6, r0, lsl #2
   118c8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   118cc:			; <UNDEFINED> instruction: 0xf06fbf1c
   118d0:			; <UNDEFINED> instruction: 0xf04f4100
   118d4:			; <UNDEFINED> instruction: 0xf00030ff
   118d8:			; <UNDEFINED> instruction: 0xf1adb857
   118dc:	stmdb	sp!, {r3, sl, fp}^
   118e0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   118e4:	blcs	48510 <__assert_fail@plt+0x44ea4>
   118e8:			; <UNDEFINED> instruction: 0xf000db1a
   118ec:			; <UNDEFINED> instruction: 0xf8ddf853
   118f0:	ldmib	sp, {r2, sp, lr, pc}^
   118f4:	andlt	r2, r4, r2, lsl #6
   118f8:	submi	r4, r0, #112, 14	; 0x1c00000
   118fc:	cmpeq	r1, r1, ror #22
   11900:	blle	6dc508 <__assert_fail@plt+0x6d8e9c>
   11904:			; <UNDEFINED> instruction: 0xf846f000
   11908:	ldrd	pc, [r4], -sp
   1190c:	movwcs	lr, #10717	; 0x29dd
   11910:	submi	fp, r0, #4
   11914:	cmpeq	r1, r1, ror #22
   11918:	bl	18e2268 <__assert_fail@plt+0x18debfc>
   1191c:	ldrbmi	r0, [r0, -r3, asr #6]!
   11920:	bl	18e2270 <__assert_fail@plt+0x18dec04>
   11924:			; <UNDEFINED> instruction: 0xf0000343
   11928:			; <UNDEFINED> instruction: 0xf8ddf835
   1192c:	ldmib	sp, {r2, sp, lr, pc}^
   11930:	andlt	r2, r4, r2, lsl #6
   11934:	bl	186223c <__assert_fail@plt+0x185ebd0>
   11938:	ldrbmi	r0, [r0, -r1, asr #2]!
   1193c:	bl	18e228c <__assert_fail@plt+0x18dec20>
   11940:			; <UNDEFINED> instruction: 0xf0000343
   11944:			; <UNDEFINED> instruction: 0xf8ddf827
   11948:	ldmib	sp, {r2, sp, lr, pc}^
   1194c:	andlt	r2, r4, r2, lsl #6
   11950:	bl	18e22a0 <__assert_fail@plt+0x18dec34>
   11954:	ldrbmi	r0, [r0, -r3, asr #6]!
   11958:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   1195c:	svclt	0x00082900
   11960:	svclt	0x001c2800
   11964:	mvnscc	pc, pc, asr #32
   11968:	rscscc	pc, pc, pc, asr #32
   1196c:	stmdalt	ip, {ip, sp, lr, pc}
   11970:	stfeqd	f7, [r8], {173}	; 0xad
   11974:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   11978:			; <UNDEFINED> instruction: 0xf80cf000
   1197c:	ldrd	pc, [r4], -sp
   11980:	movwcs	lr, #10717	; 0x29dd
   11984:	ldrbmi	fp, [r0, -r4]!
   11988:			; <UNDEFINED> instruction: 0xf04fb502
   1198c:			; <UNDEFINED> instruction: 0xf7f10008
   11990:	vstrlt	s28, [r2, #-504]	; 0xfffffe08
   11994:	svclt	0x00084299
   11998:	push	{r4, r7, r9, lr}
   1199c:			; <UNDEFINED> instruction: 0x46044ff0
   119a0:	andcs	fp, r0, r8, lsr pc
   119a4:			; <UNDEFINED> instruction: 0xf8dd460d
   119a8:	svclt	0x0038c024
   119ac:	cmnle	fp, #1048576	; 0x100000
   119b0:			; <UNDEFINED> instruction: 0x46994690
   119b4:			; <UNDEFINED> instruction: 0xf283fab3
   119b8:	rsbsle	r2, r0, r0, lsl #22
   119bc:			; <UNDEFINED> instruction: 0xf385fab5
   119c0:	rsble	r2, r8, r0, lsl #26
   119c4:			; <UNDEFINED> instruction: 0xf1a21ad2
   119c8:	blx	255250 <__assert_fail@plt+0x251be4>
   119cc:	blx	2505dc <__assert_fail@plt+0x24cf70>
   119d0:			; <UNDEFINED> instruction: 0xf1c2f30e
   119d4:	b	12d365c <__assert_fail@plt+0x12cfff0>
   119d8:	blx	a145ec <__assert_fail@plt+0xa10f80>
   119dc:	b	130e600 <__assert_fail@plt+0x130af94>
   119e0:	blx	2145f4 <__assert_fail@plt+0x210f88>
   119e4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   119e8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   119ec:	andcs	fp, r0, ip, lsr pc
   119f0:	movwle	r4, #42497	; 0xa601
   119f4:	bl	fed19a00 <__assert_fail@plt+0xfed16394>
   119f8:	blx	12a28 <__assert_fail@plt+0xf3bc>
   119fc:	blx	84de3c <__assert_fail@plt+0x84a7d0>
   11a00:	bl	198e624 <__assert_fail@plt+0x198afb8>
   11a04:	tstmi	r9, #46137344	; 0x2c00000
   11a08:	bcs	21c50 <__assert_fail@plt+0x1e5e4>
   11a0c:	b	1405b04 <__assert_fail@plt+0x1402498>
   11a10:	b	13d3b80 <__assert_fail@plt+0x13d0514>
   11a14:	b	1213f88 <__assert_fail@plt+0x121091c>
   11a18:	ldrmi	r7, [r6], -fp, asr #17
   11a1c:	bl	fed49a50 <__assert_fail@plt+0xfed463e4>
   11a20:	bl	1952648 <__assert_fail@plt+0x194efdc>
   11a24:	ldmne	fp, {r0, r3, r9, fp}^
   11a28:	beq	2cc758 <__assert_fail@plt+0x2c90ec>
   11a2c:			; <UNDEFINED> instruction: 0xf14a1c5c
   11a30:	cfsh32cc	mvfx0, mvfx1, #0
   11a34:	strbmi	sp, [sp, #-7]
   11a38:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   11a3c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   11a40:	adfccsz	f4, f1, #5.0
   11a44:	blx	186228 <__assert_fail@plt+0x182bbc>
   11a48:	blx	94f66c <__assert_fail@plt+0x94c000>
   11a4c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   11a50:	vseleq.f32	s30, s28, s11
   11a54:	blx	957e5c <__assert_fail@plt+0x9547f0>
   11a58:	b	110fa68 <__assert_fail@plt+0x110c3fc>
   11a5c:			; <UNDEFINED> instruction: 0xf1a2040e
   11a60:			; <UNDEFINED> instruction: 0xf1c20720
   11a64:	blx	2132ec <__assert_fail@plt+0x20fc80>
   11a68:	blx	14e678 <__assert_fail@plt+0x14b00c>
   11a6c:	blx	14f690 <__assert_fail@plt+0x14c024>
   11a70:	b	110e280 <__assert_fail@plt+0x110ac14>
   11a74:	blx	912698 <__assert_fail@plt+0x90f02c>
   11a78:	bl	118f298 <__assert_fail@plt+0x118bc2c>
   11a7c:	teqmi	r3, #1073741824	; 0x40000000
   11a80:	strbmi	r1, [r5], -r0, lsl #21
   11a84:	tsteq	r3, r1, ror #22
   11a88:	svceq	0x0000f1bc
   11a8c:	stmib	ip, {r0, ip, lr, pc}^
   11a90:	pop	{r8, sl, lr}
   11a94:	blx	fed35a5c <__assert_fail@plt+0xfed323f0>
   11a98:	msrcc	CPSR_, #132, 6	; 0x10000002
   11a9c:	blx	fee4b8ec <__assert_fail@plt+0xfee48280>
   11aa0:	blx	fed8e4c8 <__assert_fail@plt+0xfed8ae5c>
   11aa4:	eorcc	pc, r0, #335544322	; 0x14000002
   11aa8:	orrle	r2, fp, r0, lsl #26
   11aac:	svclt	0x0000e7f3
   11ab0:	mvnsmi	lr, #737280	; 0xb4000
   11ab4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   11ab8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   11abc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   11ac0:	stmib	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ac4:	blne	1da2cc0 <__assert_fail@plt+0x1d9f654>
   11ac8:	strhle	r1, [sl], -r6
   11acc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   11ad0:	svccc	0x0004f855
   11ad4:	strbmi	r3, [sl], -r1, lsl #8
   11ad8:	ldrtmi	r4, [r8], -r1, asr #12
   11adc:	adcmi	r4, r6, #152, 14	; 0x2600000
   11ae0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11ae4:	svclt	0x000083f8
   11ae8:			; <UNDEFINED> instruction: 0x00014dbe
   11aec:			; <UNDEFINED> instruction: 0x00014db4
   11af0:	svclt	0x00004770
   11af4:	tstcs	r0, r2, lsl #22
   11af8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   11afc:	ldclt	7, cr15, [lr], #-964	; 0xfffffc3c
   11b00:	andeq	r5, r1, r8, lsl #10

Disassembly of section .fini:

00011b04 <.fini>:
   11b04:	push	{r3, lr}
   11b08:	pop	{r3, pc}
