{
  "module_name": "gpio-ixp4xx.c",
  "hash_id": "1d8149e0e53c3c9f4dd3c43ea93fb7263ae10a586ba66965584044e940c19d5a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpio/gpio-ixp4xx.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/gpio/driver.h>\n#include <linux/io.h>\n#include <linux/irq.h>\n#include <linux/irqdomain.h>\n#include <linux/irqchip.h>\n#include <linux/of_irq.h>\n#include <linux/platform_device.h>\n#include <linux/bitops.h>\n\n#define IXP4XX_REG_GPOUT\t0x00\n#define IXP4XX_REG_GPOE\t\t0x04\n#define IXP4XX_REG_GPIN\t\t0x08\n#define IXP4XX_REG_GPIS\t\t0x0C\n#define IXP4XX_REG_GPIT1\t0x10\n#define IXP4XX_REG_GPIT2\t0x14\n#define IXP4XX_REG_GPCLK\t0x18\n#define IXP4XX_REG_GPDBSEL\t0x1C\n\n \n#define IXP4XX_GPIO_STYLE_ACTIVE_HIGH\t0x0\n#define IXP4XX_GPIO_STYLE_ACTIVE_LOW\t0x1\n#define IXP4XX_GPIO_STYLE_RISING_EDGE\t0x2\n#define IXP4XX_GPIO_STYLE_FALLING_EDGE\t0x3\n#define IXP4XX_GPIO_STYLE_TRANSITIONAL\t0x4\n#define IXP4XX_GPIO_STYLE_MASK\t\tGENMASK(2, 0)\n#define IXP4XX_GPIO_STYLE_SIZE\t\t3\n\n \nstruct ixp4xx_gpio {\n\tstruct device *dev;\n\tstruct fwnode_handle *fwnode;\n\tstruct gpio_chip gc;\n\tvoid __iomem *base;\n\tunsigned long long irq_edge;\n};\n\nstatic void ixp4xx_gpio_irq_ack(struct irq_data *d)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\tstruct ixp4xx_gpio *g = gpiochip_get_data(gc);\n\n\t__raw_writel(BIT(d->hwirq), g->base + IXP4XX_REG_GPIS);\n}\n\nstatic void ixp4xx_gpio_mask_irq(struct irq_data *d)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\n\tirq_chip_mask_parent(d);\n\tgpiochip_disable_irq(gc, d->hwirq);\n}\n\nstatic void ixp4xx_gpio_irq_unmask(struct irq_data *d)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\tstruct ixp4xx_gpio *g = gpiochip_get_data(gc);\n\n\t \n\tif (!(g->irq_edge & BIT(d->hwirq)))\n\t\tixp4xx_gpio_irq_ack(d);\n\n\tgpiochip_enable_irq(gc, d->hwirq);\n\tirq_chip_unmask_parent(d);\n}\n\nstatic int ixp4xx_gpio_irq_set_type(struct irq_data *d, unsigned int type)\n{\n\tstruct gpio_chip *gc = irq_data_get_irq_chip_data(d);\n\tstruct ixp4xx_gpio *g = gpiochip_get_data(gc);\n\tint line = d->hwirq;\n\tunsigned long flags;\n\tu32 int_style;\n\tu32 int_reg;\n\tu32 val;\n\n\tswitch (type) {\n\tcase IRQ_TYPE_EDGE_BOTH:\n\t\tirq_set_handler_locked(d, handle_edge_irq);\n\t\tint_style = IXP4XX_GPIO_STYLE_TRANSITIONAL;\n\t\tg->irq_edge |= BIT(d->hwirq);\n\t\tbreak;\n\tcase IRQ_TYPE_EDGE_RISING:\n\t\tirq_set_handler_locked(d, handle_edge_irq);\n\t\tint_style = IXP4XX_GPIO_STYLE_RISING_EDGE;\n\t\tg->irq_edge |= BIT(d->hwirq);\n\t\tbreak;\n\tcase IRQ_TYPE_EDGE_FALLING:\n\t\tirq_set_handler_locked(d, handle_edge_irq);\n\t\tint_style = IXP4XX_GPIO_STYLE_FALLING_EDGE;\n\t\tg->irq_edge |= BIT(d->hwirq);\n\t\tbreak;\n\tcase IRQ_TYPE_LEVEL_HIGH:\n\t\tirq_set_handler_locked(d, handle_level_irq);\n\t\tint_style = IXP4XX_GPIO_STYLE_ACTIVE_HIGH;\n\t\tg->irq_edge &= ~BIT(d->hwirq);\n\t\tbreak;\n\tcase IRQ_TYPE_LEVEL_LOW:\n\t\tirq_set_handler_locked(d, handle_level_irq);\n\t\tint_style = IXP4XX_GPIO_STYLE_ACTIVE_LOW;\n\t\tg->irq_edge &= ~BIT(d->hwirq);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (line >= 8) {\n\t\t \n\t\tline -= 8;\n\t\tint_reg = IXP4XX_REG_GPIT2;\n\t} else {\n\t\t \n\t\tint_reg = IXP4XX_REG_GPIT1;\n\t}\n\n\traw_spin_lock_irqsave(&g->gc.bgpio_lock, flags);\n\n\t \n\tval = __raw_readl(g->base + int_reg);\n\tval &= ~(IXP4XX_GPIO_STYLE_MASK << (line * IXP4XX_GPIO_STYLE_SIZE));\n\t__raw_writel(val, g->base + int_reg);\n\n\t__raw_writel(BIT(line), g->base + IXP4XX_REG_GPIS);\n\n\t \n\tval = __raw_readl(g->base + int_reg);\n\tval |= (int_style << (line * IXP4XX_GPIO_STYLE_SIZE));\n\t__raw_writel(val, g->base + int_reg);\n\n\t \n\tval = __raw_readl(g->base + IXP4XX_REG_GPOE);\n\tval |= BIT(d->hwirq);\n\t__raw_writel(val, g->base + IXP4XX_REG_GPOE);\n\n\traw_spin_unlock_irqrestore(&g->gc.bgpio_lock, flags);\n\n\t \n\treturn irq_chip_set_type_parent(d, IRQ_TYPE_LEVEL_HIGH);\n}\n\nstatic const struct irq_chip ixp4xx_gpio_irqchip = {\n\t.name = \"IXP4GPIO\",\n\t.irq_ack = ixp4xx_gpio_irq_ack,\n\t.irq_mask = ixp4xx_gpio_mask_irq,\n\t.irq_unmask = ixp4xx_gpio_irq_unmask,\n\t.irq_set_type = ixp4xx_gpio_irq_set_type,\n\t.flags = IRQCHIP_IMMUTABLE,\n\tGPIOCHIP_IRQ_RESOURCE_HELPERS,\n};\n\nstatic int ixp4xx_gpio_child_to_parent_hwirq(struct gpio_chip *gc,\n\t\t\t\t\t     unsigned int child,\n\t\t\t\t\t     unsigned int child_type,\n\t\t\t\t\t     unsigned int *parent,\n\t\t\t\t\t     unsigned int *parent_type)\n{\n\t \n\t*parent_type = IRQ_TYPE_LEVEL_HIGH;\n\n\t \n\tif (child == 0) {\n\t\t*parent = 6;\n\t\treturn 0;\n\t}\n\tif (child == 1) {\n\t\t*parent = 7;\n\t\treturn 0;\n\t}\n\tif (child >= 2 && child <= 12) {\n\t\t*parent = child + 17;\n\t\treturn 0;\n\t}\n\treturn -EINVAL;\n}\n\nstatic int ixp4xx_gpio_probe(struct platform_device *pdev)\n{\n\tunsigned long flags;\n\tstruct device *dev = &pdev->dev;\n\tstruct device_node *np = dev->of_node;\n\tstruct irq_domain *parent;\n\tstruct ixp4xx_gpio *g;\n\tstruct gpio_irq_chip *girq;\n\tstruct device_node *irq_parent;\n\tint ret;\n\n\tg = devm_kzalloc(dev, sizeof(*g), GFP_KERNEL);\n\tif (!g)\n\t\treturn -ENOMEM;\n\tg->dev = dev;\n\n\tg->base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(g->base))\n\t\treturn PTR_ERR(g->base);\n\n\tirq_parent = of_irq_find_parent(np);\n\tif (!irq_parent) {\n\t\tdev_err(dev, \"no IRQ parent node\\n\");\n\t\treturn -ENODEV;\n\t}\n\tparent = irq_find_host(irq_parent);\n\tif (!parent) {\n\t\tdev_err(dev, \"no IRQ parent domain\\n\");\n\t\treturn -ENODEV;\n\t}\n\tg->fwnode = of_node_to_fwnode(np);\n\n\t \n\tif (of_machine_is_compatible(\"dlink,dsm-g600-a\") ||\n\t    of_machine_is_compatible(\"iom,nas-100d\"))\n\t\t__raw_writel(0x0, g->base + IXP4XX_REG_GPCLK);\n\n\t \n#if defined(CONFIG_CPU_BIG_ENDIAN)\n\tflags = BGPIOF_BIG_ENDIAN_BYTE_ORDER;\n#else\n\tflags = 0;\n#endif\n\n\t \n\tret = bgpio_init(&g->gc, dev, 4,\n\t\t\t g->base + IXP4XX_REG_GPIN,\n\t\t\t g->base + IXP4XX_REG_GPOUT,\n\t\t\t NULL,\n\t\t\t NULL,\n\t\t\t g->base + IXP4XX_REG_GPOE,\n\t\t\t flags);\n\tif (ret) {\n\t\tdev_err(dev, \"unable to init generic GPIO\\n\");\n\t\treturn ret;\n\t}\n\tg->gc.ngpio = 16;\n\tg->gc.label = \"IXP4XX_GPIO_CHIP\";\n\t \n\tg->gc.base = 0;\n\tg->gc.parent = &pdev->dev;\n\tg->gc.owner = THIS_MODULE;\n\n\tgirq = &g->gc.irq;\n\tgpio_irq_chip_set_chip(girq, &ixp4xx_gpio_irqchip);\n\tgirq->fwnode = g->fwnode;\n\tgirq->parent_domain = parent;\n\tgirq->child_to_parent_hwirq = ixp4xx_gpio_child_to_parent_hwirq;\n\tgirq->handler = handle_bad_irq;\n\tgirq->default_type = IRQ_TYPE_NONE;\n\n\tret = devm_gpiochip_add_data(dev, &g->gc, g);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to add SoC gpiochip\\n\");\n\t\treturn ret;\n\t}\n\n\tplatform_set_drvdata(pdev, g);\n\tdev_info(dev, \"IXP4 GPIO registered\\n\");\n\n\treturn 0;\n}\n\nstatic const struct of_device_id ixp4xx_gpio_of_match[] = {\n\t{\n\t\t.compatible = \"intel,ixp4xx-gpio\",\n\t},\n\t{},\n};\n\n\nstatic struct platform_driver ixp4xx_gpio_driver = {\n\t.driver = {\n\t\t.name\t\t= \"ixp4xx-gpio\",\n\t\t.of_match_table = ixp4xx_gpio_of_match,\n\t},\n\t.probe = ixp4xx_gpio_probe,\n};\nbuiltin_platform_driver(ixp4xx_gpio_driver);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}