$date
	Sun Mar 22 17:13:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cp0_test $end
$var wire 32 ! rd_data [31:0] $end
$var wire 1 " TakenInterrupt $end
$var wire 30 # EPC [29:0] $end
$var reg 1 $ ERET $end
$var reg 1 % MTC0 $end
$var reg 1 & TimerInterrupt $end
$var reg 1 ' clock $end
$var reg 30 ( next_pc [29:0] $end
$var reg 5 ) regnum [4:0] $end
$var reg 1 * reset $end
$var reg 32 + wr_data [31:0] $end
$scope module c0 $end
$var wire 1 $ ERET $end
$var wire 1 % MTC0 $end
$var wire 1 " TakenInterrupt $end
$var wire 1 & TimerInterrupt $end
$var wire 1 ' clock $end
$var wire 1 , epc_enable $end
$var wire 1 - exception_and_status $end
$var wire 1 . exception_reset $end
$var wire 30 / next_pc [29:0] $end
$var wire 1 0 not_s1 $end
$var wire 5 1 regnum [4:0] $end
$var wire 1 * reset $end
$var wire 1 2 timer_interrupt_mask $end
$var wire 32 3 wr_data [31:0] $end
$var wire 32 4 user_status [31:0] $end
$var wire 1 5 user_enable $end
$var wire 32 6 status_register [31:0] $end
$var wire 32 7 rd_data [31:0] $end
$var wire 1 8 exception_level $end
$var wire 32 9 epc_zext [31:0] $end
$var wire 30 : epc_d [29:0] $end
$var wire 32 ; d_out [31:0] $end
$var wire 32 < cause_register [31:0] $end
$var wire 30 = EPC [29:0] $end
$scope module epc_reg $end
$var wire 1 ' clk $end
$var wire 1 , enable $end
$var wire 1 * reset $end
$var wire 30 > d [29:0] $end
$var reg 30 ? q [29:0] $end
$upscope $end
$scope module ex_lvl $end
$var wire 1 ' clk $end
$var wire 1 @ d $end
$var wire 1 " enable $end
$var wire 1 . reset $end
$var reg 1 8 q $end
$upscope $end
$scope module m1 $end
$var wire 30 A A [29:0] $end
$var wire 30 B B [29:0] $end
$var wire 30 C out [29:0] $end
$var wire 1 " sel $end
$var wire 30 D temp1 [29:0] $end
$var wire 30 E temp2 [29:0] $end
$upscope $end
$scope module m2 $end
$var wire 32 F A [31:0] $end
$var wire 32 G B [31:0] $end
$var wire 32 H C [31:0] $end
$var wire 2 I sel [1:0] $end
$var wire 32 J wAB [31:0] $end
$var wire 32 K out [31:0] $end
$scope module mAB $end
$var wire 32 L A [31:0] $end
$var wire 32 M B [31:0] $end
$var wire 32 N out [31:0] $end
$var wire 1 O sel $end
$var wire 32 P temp1 [31:0] $end
$var wire 32 Q temp2 [31:0] $end
$upscope $end
$scope module mfinal $end
$var wire 32 R A [31:0] $end
$var wire 32 S B [31:0] $end
$var wire 32 T out [31:0] $end
$var wire 1 U sel $end
$var wire 32 V temp1 [31:0] $end
$var wire 32 W temp2 [31:0] $end
$upscope $end
$upscope $end
$scope module regnum_dec $end
$var wire 1 % enable $end
$var wire 5 X in [4:0] $end
$var wire 32 Y out [31:0] $end
$upscope $end
$scope module user_stat $end
$var wire 1 ' clk $end
$var wire 32 Z d [31:0] $end
$var wire 1 5 enable $end
$var wire 1 * reset $end
$var reg 32 [ q [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx [
b0 Z
b0 Y
b0 X
b0 W
b0xxxxxxxx000000xx V
0U
b0xxxxxxxx000000xx T
bx00 S
b0xxxxxxxx000000xx R
b0 Q
b0xxxxxxxx000000xx P
0O
b0xxxxxxxx000000xx N
b0 M
b0xxxxxxxx000000xx L
b0xxxxxxxx000000xx K
b0xxxxxxxx000000xx J
b0 I
bx00 H
b0 G
b0xxxxxxxx000000xx F
b0 E
b0 D
b0 C
b0 B
b0 A
1@
bx ?
b0 >
bx =
b0 <
b0 ;
b0 :
bx00 9
x8
b0xxxxxxxx000000xx 7
b0xxxxxxxx000000xx 6
05
bx 4
b0 3
02
b0 1
x0
b0 /
1.
x-
0,
b0 +
1*
b0 )
b0 (
0'
0&
0%
0$
bx #
0"
b0xxxxxxxx000000xx !
$end
#5
b0 !
b0 7
b0 K
b0 T
b0 V
0-
10
b0 J
b0 N
b0 R
b0 P
b0 6
b0 F
b0 L
08
b0 4
b0 [
b0 9
b0 H
b0 S
b0 #
b0 =
b0 ?
1'
#10
b111111111111111111111111111111 :
b111111111111111111111111111111 >
b111111111111111111111111111111 C
b111111111111111111111111111111 D
15
b111111111111111111111111111111 A
b1000000000000 ;
b1000000000000 Y
0.
0'
b11111111111111111111111111111111 +
b11111111111111111111111111111111 3
b11111111111111111111111111111111 Z
b1100 )
b1100 1
b1100 X
1%
0*
#15
b1111111100000001 !
b1111111100000001 7
b1111111100000001 K
b1111111100000001 T
b1111111100000001 V
1-
b1111111100000001 J
b1111111100000001 N
b1111111100000001 R
b1111111100000001 P
b1111111100000001 6
b1111111100000001 F
b1111111100000001 L
b11111111111111111111111111111111 4
b11111111111111111111111111111111 [
1'
#20
05
b0 ;
b0 Y
0'
0%
#25
1'
#30
b100000000000000000001 :
b100000000000000000001 >
b100000000000000000001 C
1,
b0 D
b100000000000000000001 E
1"
12
0'
b100000000000000000001 (
b100000000000000000001 /
b100000000000000000001 B
b1000000000000000 <
b1000000000000000 G
b1000000000000000 M
1&
#35
b111111111111111111111111111111 :
b111111111111111111111111111111 >
b111111111111111111111111111111 C
0,
b111111111111111111111111111111 D
b0 E
0"
b1111111100000011 !
b1111111100000011 7
b1111111100000011 K
b1111111100000011 T
0-
b1111111100000011 V
00
b1111111100000011 J
b1111111100000011 N
b1111111100000011 R
b1111111100000011 P
b10000000000000000000100 9
b10000000000000000000100 H
b10000000000000000000100 S
b100000000000000000001 #
b100000000000000000001 =
b100000000000000000001 ?
b1111111100000011 6
b1111111100000011 F
b1111111100000011 L
18
1'
#40
0'
b100000000000000000010 (
b100000000000000000010 /
b100000000000000000010 B
#45
1'
#50
b10000000000000000000100 !
b10000000000000000000100 7
b10000000000000000000100 K
b10000000000000000000100 T
b0 V
b10000000000000000000100 W
1U
b10 I
0'
b1110 )
b1110 1
b1110 X
#55
1'
#60
b1000000000000000 J
b1000000000000000 N
b1000000000000000 R
b1000000000000000 !
b1000000000000000 7
b1000000000000000 K
b1000000000000000 T
b0 P
b1000000000000000 Q
b1000000000000000 V
b0 W
1O
0U
b1 I
0'
b1101 )
b1101 1
b1101 X
#65
1'
#70
b0 !
b0 7
b0 K
b0 T
b0 V
02
b0 J
b0 N
b0 R
1.
b0 Q
0'
1$
b0 <
b0 G
b0 M
0&
#75
1-
10
b1111111100000001 6
b1111111100000001 F
b1111111100000001 L
08
1'
#80
b1111111100000001 !
b1111111100000001 7
b1111111100000001 K
b1111111100000001 T
b1111111100000001 V
b1111111100000001 J
b1111111100000001 N
b1111111100000001 R
b1111111100000001 P
0O
b0 I
0'
b1100 )
b1100 1
b1100 X
#85
1'
#90
b0 !
b0 7
b0 K
b0 T
b0 V
b0 J
b0 N
b0 R
b0 P
1O
b1 I
0'
b1101 )
b1101 1
b1101 X
#95
1'
#100
b1111111100000001 J
b1111111100000001 N
b1111111100000001 R
b10000000000000000000100 !
b10000000000000000000100 7
b10000000000000000000100 K
b10000000000000000000100 T
b1111111100000001 P
b10000000000000000000100 W
1,
0O
1U
b10 I
b100000000000000 ;
b100000000000000 Y
0'
b1110 )
b1110 1
b1110 X
1%
#105
b11111111111111111111111111111100 !
b11111111111111111111111111111100 7
b11111111111111111111111111111100 K
b11111111111111111111111111111100 T
b11111111111111111111111111111100 W
b11111111111111111111111111111100 9
b11111111111111111111111111111100 H
b11111111111111111111111111111100 S
b111111111111111111111111111111 #
b111111111111111111111111111111 =
b111111111111111111111111111111 ?
1'
#110
b1111111100000001 !
b1111111100000001 7
b1111111100000001 K
b1111111100000001 T
b1111111100000001 V
b0 W
0,
b0 :
b0 >
b0 C
0U
15
b0 D
b0 I
b1000000000000 ;
b1000000000000 Y
b0 A
0'
b1100 )
b1100 1
b1100 X
b1 +
b1 3
b1 Z
#115
b1 !
b1 7
b1 K
b1 T
b1 V
b1 J
b1 N
b1 R
b1 P
b1 6
b1 F
b1 L
b1 4
b1 [
1'
#120
05
b0 ;
b0 Y
0'
b1000000000000000 <
b1000000000000000 G
b1000000000000000 M
1&
0%
#125
1'
#130
b1111111000000 :
b1111111000000 >
b1111111000000 C
15
b1111111000000 D
b1000000000000 ;
b1000000000000 Y
b1111111000000 A
0'
1%
b111111100000001 +
b111111100000001 3
b111111100000001 Z
#135
b111111100000001 !
b111111100000001 7
b111111100000001 K
b111111100000001 T
b111111100000001 V
b111111100000001 J
b111111100000001 N
b111111100000001 R
b111111100000001 P
b111111100000001 6
b111111100000001 F
b111111100000001 L
b111111100000001 4
b111111100000001 [
1'
#140
05
b0 ;
b0 Y
0'
1*
0%
b0 <
b0 G
b0 M
0&
#145
b0 !
b0 7
b0 K
b0 T
b0 V
0-
b0 J
b0 N
b0 R
b0 P
b0 6
b0 F
b0 L
b0 4
b0 [
b0 9
b0 H
b0 S
b0 #
b0 =
b0 ?
1'
#150
0'
