#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr 16 13:29:45 2019
# Process ID: 4984
# Current directory: H:/ICGTRMP1/MBS_V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33984 H:\ICGTRMP1\MBS_V1\MicroBlazeServer.xpr
# Log file: H:/ICGTRMP1/MBS_V1/vivado.log
# Journal file: H:/ICGTRMP1/MBS_V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/ICGTRMP1/MBS_V1/MicroBlazeServer.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/khanm/ICGTRMP1/MBS_V1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'h:/ICGTRMP1/IPs/control_mp1_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'h:/ICGTRMP1/IPs/control_mp1_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'h:/ICGTRMP1/IPs/control_mp1_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ICGTRMP1/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:02:56 . Memory (MB): peak = 935.781 ; gain = 227.695
open_bd_design {H:/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:user:UDP:3 - UDP_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:user:clk:5 - clk_0
Adding cell -- xilinx.com:user:control_mp1:1.0 - control_mp1_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out4(clk) and /UDP_1/clk100MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /dist_mem_gen_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /UDP_1/clk_125MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /clk_0/clk_in_500MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reswww(rst) and /clk_0/reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out5(clk) and /UDP_1/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clear_small_counter(undef) and /c_counter_binary_1/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clear_large_counter(undef) and /c_counter_binary_0/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_p(clk) and /clk_0/clk_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out6(clk) and /clk_0/clk_in_10MHz(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <H:/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.410 ; gain = 87.613
update_compile_order -fileset sources_1
launch_sdk -workspace H:/ICGTRMP1/MBS_V1/MicroBlazeServer.sdk -hwspec H:/ICGTRMP1/MBS_V1/MicroBlazeServer.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/ICGTRMP1/MBS_V1/MicroBlazeServer.sdk -hwspec H:/ICGTRMP1/MBS_V1/MicroBlazeServer.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 15:04:08 2019...
