//! Automatically rewritten from C Header to Rust Module
//! Source: include/video/pmagb-b-fb.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


//
// linux/include/video/pmagb-b-fb.h
//
// TURBOchannel PMAGB-B Smart Frame Buffer (SFB) card support,
// Copyright (C) 1999, 2000, 2001 by
// Michael Engel <engel@unix-ag.org> and
// Karsten Merker <merker@linuxtag.org>
// Copyright (c) 2005  Maciej W. Rozycki
//
// This file is subject to the terms and conditions of the GNU General
// Public License.  See the file COPYING in the main directory of this
// archive for more details.
//
// IOmem resource offsets.
pub const PMAGB_B_ROM: c_uint = 0x000000	/* REX option ROM */;
pub const PMAGB_B_SFB: c_uint = 0x100000	/* SFB ASIC */;
pub const PMAGB_B_GP0: c_uint = 0x140000	/* general purpose output 0 */;
pub const PMAGB_B_GP1: c_uint = 0x180000	/* general purpose output 1 */;
pub const PMAGB_B_BT459: c_uint = 0x1c0000	/* Bt459 RAMDAC */;
pub const PMAGB_B_FBMEM: c_uint = 0x200000	/* frame buffer */;
pub const PMAGB_B_SIZE: c_uint = 0x400000	/* address space size */;
// IOmem register offsets.
pub const SFB_REG_VID_HOR: c_uint = 0x64		/* video horizontal setup */;
pub const SFB_REG_VID_VER: c_uint = 0x68		/* video vertical setup */;
pub const SFB_REG_VID_BASE: c_uint = 0x6c		/* video base address */;
pub const SFB_REG_TCCLK_COUNT: c_uint = 0x78		/* TURBOchannel clock count */;
pub const SFB_REG_VIDCLK_COUNT: c_uint = 0x7c		/* video clock count */;
// Video horizontal setup register constants.  All bits are r/w.
pub const SFB_VID_HOR_BP_SHIFT: c_uint = 0x15		/* back porch */;
pub const SFB_VID_HOR_BP_MASK: c_uint = 0x7f;
pub const SFB_VID_HOR_SYN_SHIFT: c_uint = 0x0e		/* sync pulse */;
pub const SFB_VID_HOR_SYN_MASK: c_uint = 0x7f;
pub const SFB_VID_HOR_FP_SHIFT: c_uint = 0x09		/* front porch */;
pub const SFB_VID_HOR_FP_MASK: c_uint = 0x1f;
pub const SFB_VID_HOR_PIX_SHIFT: c_uint = 0x00		/* active video */;
pub const SFB_VID_HOR_PIX_MASK: c_uint = 0x1ff;
// Video vertical setup register constants.  All bits are r/w.
pub const SFB_VID_VER_BP_SHIFT: c_uint = 0x16		/* back porch */;
pub const SFB_VID_VER_BP_MASK: c_uint = 0x3f;
pub const SFB_VID_VER_SYN_SHIFT: c_uint = 0x10		/* sync pulse */;
pub const SFB_VID_VER_SYN_MASK: c_uint = 0x3f;
pub const SFB_VID_VER_FP_SHIFT: c_uint = 0x0b		/* front porch */;
pub const SFB_VID_VER_FP_MASK: c_uint = 0x1f;
pub const SFB_VID_VER_SL_SHIFT: c_uint = 0x00		/* active scan lines */;
pub const SFB_VID_VER_SL_MASK: c_uint = 0x7ff;
// Video base address register constants.  All bits are r/w.
pub const SFB_VID_BASE_MASK: c_uint = 0x1ff		/* video base row address */;
// Bt459 register offsets, byte-wide registers.
pub const BT459_ADDR_LO: c_uint = 0x0		/* address low */;
pub const BT459_ADDR_HI: c_uint = 0x4		/* address high */;
pub const BT459_DATA: c_uint = 0x8		/* data window register */;
pub const BT459_CMAP: c_uint = 0xc		/* color map window register */;
