{"vcs1":{"timestamp_begin":1678940528.270556055, "rt":1.26, "ut":0.18, "st":0.12}}
{"vcselab":{"timestamp_begin":1678940529.591988206, "rt":0.43, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1678940530.066651509, "rt":0.23, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678940527.966932165}
{"VCS_COMP_START_TIME": 1678940527.966932165}
{"VCS_COMP_END_TIME": 1678940530.366661692}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338980}}
{"stitch_vcselab": {"peak_mem": 239040}}
