$comment
	File created using the following command:
		vcd file Product01.msim.vcd -direction
$end
$date
	Fri Sep 01 02:03:47 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mainmodule_vlg_vec_tst $end
$var reg 1 ! BT0 $end
$var reg 1 " BT1 $end
$var reg 1 # BT2 $end
$var reg 1 $ BT3 $end
$var reg 1 % CH0 $end
$var reg 1 & CH1 $end
$var reg 1 ' CH2 $end
$var reg 1 ( CH3 $end
$var reg 1 ) CH4 $end
$var reg 1 * CH5 $end
$var reg 1 + CH6 $end
$var reg 1 , CH7 $end
$var wire 1 - COL0 $end
$var wire 1 . COL1 $end
$var wire 1 / COL2 $end
$var wire 1 0 COL3 $end
$var wire 1 1 COL4 $end
$var wire 1 2 COL5 $end
$var wire 1 3 LED0 $end
$var wire 1 4 LED1 $end
$var wire 1 5 LED2 $end
$var wire 1 6 LED3 $end
$var wire 1 7 LED4 $end
$var wire 1 8 LED5 $end
$var wire 1 9 LED6 $end
$var wire 1 : LIN0 $end
$var wire 1 ; LIN1 $end
$var wire 1 < LIN2 $end
$var wire 1 = LIN3 $end
$var wire 1 > LIN4 $end
$var wire 1 ? LIN5 $end
$var wire 1 @ LIN6 $end
$var wire 1 A SGDA $end
$var wire 1 B SGDB $end
$var wire 1 C SGDC $end
$var wire 1 D SGDD $end
$var wire 1 E SGDE $end
$var wire 1 F SGDF $end
$var wire 1 G SGDG $end
$var wire 1 H tmp0 $end
$var wire 1 I tmp1 $end
$var wire 1 J tmp2 $end
$var wire 1 K tmp3 $end
$var wire 1 L tmp4 $end

$scope module i1 $end
$var wire 1 M gnd $end
$var wire 1 N vcc $end
$var wire 1 O unknown $end
$var tri1 1 P devclrn $end
$var tri1 1 Q devpor $end
$var tri1 1 R devoe $end
$var wire 1 S CH6~combout $end
$var wire 1 T CH0~combout $end
$var wire 1 U CH2~combout $end
$var wire 1 V CH1~combout $end
$var wire 1 W ssdisplay_0|ft2chkand1~0_combout $end
$var wire 1 X CH4~combout $end
$var wire 1 Y CH5~combout $end
$var wire 1 Z ssdisplay_0|ft2chkor~combout $end
$var wire 1 [ CH3~combout $end
$var wire 1 \ CH7~combout $end
$var wire 1 ] BT1~combout $end
$var wire 1 ^ BT3~combout $end
$var wire 1 _ eisel_0|finalOutput~0_combout $end
$var wire 1 ` eisel_0|finalOutput~1_combout $end
$var wire 1 a BT2~combout $end
$var wire 1 b BT0~combout $end
$var wire 1 c displaymux_0|finalout2~2_combout $end
$var wire 1 d eisel_0|finalOutput~2_combout $end
$var wire 1 e displaymux_0|finalout0~0_combout $end
$var wire 1 f ssdisplay_0|comb~0_combout $end
$var wire 1 g displaymux_0|finalout1~0_combout $end
$var wire 1 h ssdisplay_0|comb~1_combout $end
$var wire 1 i ssdisplay_0|comb~2_combout $end
$var wire 1 j ssdisplay_0|comb~3_combout $end
$var wire 1 k ssdisplay_0|comb~4_combout $end
$var wire 1 l ssdisplay_0|comb~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
x&
x'
0(
x)
x*
x+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
xA
xB
1C
xD
xE
1F
xG
0H
0I
0J
0K
0L
0M
1N
xO
1P
1Q
1R
xS
xT
xU
xV
xW
xX
xY
xZ
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
xf
0g
xh
0i
xj
0k
xl
$end
#500000
1!
1b
#1000000
1"
0!
1]
0b
#1500000
1!
1b
#2000000
1(
0"
0!
1[
0]
0b
#2500000
1!
1b
#3000000
1"
0!
1]
0b
1_
1d
1g
1e
1H
0l
0j
xi
0f
1D
1A
xC
1E
1G
#3500000
1!
1b
0d
0g
0e
0H
xl
xj
0i
xf
xD
xA
1C
xE
xG
#4000000
1#
0(
0"
0!
1a
0[
0]
0b
1d
0_
1H
#4500000
1!
1b
1c
0l
0j
0h
0f
1D
1A
1B
1E
1G
#5000000
1"
0!
1]
0b
1g
0c
xl
xi
xh
xf
xD
xA
xB
xC
xG
#5500000
1!
1b
1c
0l
0i
0h
0f
1D
1A
1B
1C
1G
#6000000
1(
0"
0!
1[
0]
0b
1e
0g
0c
#6500000
1!
1b
1c
xl
xk
xi
xh
xB
xC
xF
xG
#7000000
1"
0!
1]
0b
1g
1_
0c
0l
0k
1F
1G
#7500000
1!
1b
1c
0i
0h
1B
1C
#8000000
1$
0#
0(
0"
0!
1^
0a
0[
0]
0b
0g
0c
0e
xl
xj
xh
xf
xD
xA
xB
xE
xG
#8500000
1!
1b
0d
1g
0H
0j
xi
xC
1E
#9000000
1"
0!
1]
0b
0_
1d
0d
1H
0H
#9500000
1!
1b
#10000000
1(
0"
0!
1[
0]
0b
#10500000
1!
1b
#11000000
1"
0!
1]
0b
1_
1d
1e
1H
0l
0f
1D
1A
1G
#11500000
1!
1b
0d
0e
0H
xl
xf
xD
xA
xG
#12000000
1#
0(
0"
0!
1a
0[
0]
0b
1d
0g
1H
xj
0i
1C
xE
#12500000
1!
1b
1c
0l
0j
0h
0f
1D
1A
1B
1E
1G
#13000000
1"
0!
1]
0b
1g
0_
0c
xl
xi
xh
xf
xD
xA
xB
xC
xG
#13500000
1!
1b
1c
0l
0i
0h
0f
1D
1A
1B
1C
1G
#14000000
1(
0"
0!
1[
0]
0b
1e
0g
0c
#14500000
1!
1b
1c
xl
xk
xi
xh
xB
xC
xF
xG
#15000000
1"
0!
1]
0b
1g
1_
0c
0l
0k
1F
1G
#15500000
1!
1b
1c
0i
0h
1B
1C
#16000000
1,
0$
0#
0(
0"
0!
1\
0^
0a
0[
0]
0b
0e
1`
0_
0g
0c
xl
xj
xh
xf
xD
xA
xB
xE
xG
#16500000
1!
1b
1c
0l
0j
0h
0f
1D
1A
1B
1E
1G
#17000000
1"
0!
1]
0b
1g
0c
xl
xi
xh
xf
xD
xA
xB
xC
xG
#17500000
1!
1b
1c
0l
0i
0h
0f
1D
1A
1B
1C
1G
#18000000
1(
0"
0!
1[
0]
0b
1e
1_
0g
0c
#18500000
1!
1b
1c
xl
xk
xi
xh
xB
xC
xF
xG
#19000000
1"
0!
1]
0b
1g
0_
0c
0l
0k
1F
1G
#19500000
1!
1b
1c
0i
0h
1B
1C
#20000000
1#
0(
0"
0!
1a
0[
0]
0b
0c
0e
0g
xl
xj
xh
xf
xD
xA
xB
xE
xG
#20500000
1!
1b
0d
1c
1e
0l
0j
0h
0f
0H
xl
xk
xi
xh
1D
1A
1B
1E
1G
xB
xC
xF
xG
#21000000
1"
0!
1]
0b
1d
0c
1g
0e
0l
0k
0i
0h
1H
xl
xi
xh
xf
1B
1C
1F
1G
xD
xA
xB
xC
xG
#21500000
1!
1b
0d
1c
0g
1e
0l
0i
0h
0f
0H
xl
xk
xi
xh
1D
1A
1B
1C
1G
xB
xC
xF
xG
#22000000
1(
0"
0!
1[
0]
0b
1_
1d
0c
0d
1c
0l
0k
0i
0h
1H
xl
xk
xi
xh
0H
1B
1C
1F
1G
xB
xC
xF
xG
#22500000
1!
1b
#23000000
1"
0!
1]
0b
0_
1d
0c
1g
0l
0k
0i
0h
1H
xi
xh
1B
1C
1F
1G
xB
xC
#23500000
1!
1b
0d
1c
0g
0i
0h
0H
xl
xk
xi
xh
1B
1C
xB
xC
xF
xG
#24000000
1$
0#
0(
0"
0!
1^
0a
0[
0]
0b
1g
0`
1d
0c
0l
0k
0d
0g
0e
1H
1g
1e
xl
xj
0i
xf
0H
1F
1G
0l
0j
xi
0f
xD
xA
1C
xE
xG
1D
1A
xC
1E
1G
#24500000
1!
1b
#25000000
1"
0!
1]
0b
#25500000
1!
1b
#26000000
1(
0"
0!
1[
0]
0b
#26500000
1!
1b
#27000000
1"
0!
1]
0b
#27500000
1!
1b
#28000000
1#
0(
0"
0!
1a
0[
0]
0b
1d
0g
0e
1H
xl
xj
0i
xf
xD
xA
1C
xE
xG
#28500000
1!
1b
1c
0l
0j
0h
0f
1D
1A
1B
1E
1G
#29000000
1"
0!
1]
0b
1g
0c
xl
xi
xh
xf
xD
xA
xB
xC
xG
#29500000
1!
1b
1c
0l
0i
0h
0f
1D
1A
1B
1C
1G
#30000000
1(
0"
0!
1[
0]
0b
1e
0g
0c
#30500000
1!
1b
1c
xl
xk
xi
xh
xB
xC
xF
xG
#31000000
1"
0!
1]
0b
1g
0c
0l
0k
1F
1G
#31500000
1!
1b
1c
0i
0h
1B
1C
#32000000
