// Seed: 568334718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'h0;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5
    , id_18,
    output tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    output tri id_10,
    input tri1 id_11,
    output supply0 id_12,
    input wand id_13,
    input uwire id_14,
    output supply0 id_15,
    input tri0 id_16
);
  id_19(
      .id_0(1), .id_1(1), .id_2(id_3), .id_3(1)
  ); module_0(
      id_18, id_18, id_18, id_18
  );
endmodule
