{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600783548870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600783548870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 11:05:48 2020 " "Processing started: Tue Sep 22 11:05:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600783548870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600783548870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600783548870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600783549266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600783549266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tarci/desktop/vhdl_projects/animation7seg/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tarci/desktop/vhdl_projects/animation7seg/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-count " "Found design unit 1: counter-count" {  } { { "../../counter.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/counter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600783559198 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../counter.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600783559198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600783559198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tarci/desktop/vhdl_projects/animation7seg/animationfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tarci/desktop/vhdl_projects/animation7seg/animationfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-RTL " "Found design unit 1: fsm-RTL" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600783559198 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600783559198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600783559198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite.vhd 2 1 " "Using design file de10_lite.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite-RTL " "Found design unit 1: de10_lite-RTL" {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600783559250 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600783559250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600783559250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600783559250 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de10_lite.vhd(20) " "VHDL Signal Declaration warning at de10_lite.vhd(20): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de10_lite.vhd(21) " "VHDL Signal Declaration warning at de10_lite.vhd(21): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de10_lite.vhd(22) " "VHDL Signal Declaration warning at de10_lite.vhd(22): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de10_lite.vhd(23) " "VHDL Signal Declaration warning at de10_lite.vhd(23): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de10_lite.vhd(24) " "VHDL Signal Declaration warning at de10_lite.vhd(24): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de10_lite.vhd(25) " "VHDL Signal Declaration warning at de10_lite.vhd(25): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de10_lite.vhd(27) " "VHDL Signal Declaration warning at de10_lite.vhd(27): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de10_lite.vhd(28) " "VHDL Signal Declaration warning at de10_lite.vhd(28): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de10_lite.vhd(29) " "VHDL Signal Declaration warning at de10_lite.vhd(29): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de10_lite.vhd(30) " "VHDL Signal Declaration warning at de10_lite.vhd(30): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 de10_lite.vhd(34) " "VHDL Signal Declaration warning at de10_lite.vhd(34): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 de10_lite.vhd(35) " "VHDL Signal Declaration warning at de10_lite.vhd(35): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 de10_lite.vhd(36) " "VHDL Signal Declaration warning at de10_lite.vhd(36): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 de10_lite.vhd(37) " "VHDL Signal Declaration warning at de10_lite.vhd(37): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 de10_lite.vhd(38) " "VHDL Signal Declaration warning at de10_lite.vhd(38): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de10_lite.vhd(50) " "VHDL Signal Declaration warning at de10_lite.vhd(50): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de10_lite.vhd(51) " "VHDL Signal Declaration warning at de10_lite.vhd(51): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de10_lite.vhd(52) " "VHDL Signal Declaration warning at de10_lite.vhd(52): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de10_lite.vhd(53) " "VHDL Signal Declaration warning at de10_lite.vhd(53): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de10_lite.vhd(54) " "VHDL Signal Declaration warning at de10_lite.vhd(54): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de10_lite.vhd(57) " "VHDL Signal Declaration warning at de10_lite.vhd(57): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de10_lite.vhd(59) " "VHDL Signal Declaration warning at de10_lite.vhd(59): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..2\] de10_lite.vhd(44) " "Using initial value X (don't care) for net \"LEDR\[9..2\]\" at de10_lite.vhd(44)" {  } { { "de10_lite.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600783559250 "|de10_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:animation " "Elaborating entity \"fsm\" for hierarchy \"fsm:animation\"" {  } { { "de10_lite.vhd" "animation" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont animationFSM.vhd(19) " "Verilog HDL or VHDL warning at animationFSM.vhd(19): object \"cont\" assigned a value but never read" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 "|de10_lite|fsm:animation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont2 animationFSM.vhd(20) " "Verilog HDL or VHDL warning at animationFSM.vhd(20): object \"cont2\" assigned a value but never read" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 "|de10_lite|fsm:animation"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "enable_c animationFSM.vhd(29) " "Can't infer register for \"enable_c\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "dout\[0\] animationFSM.vhd(29) " "Can't infer register for \"dout\[0\]\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "dout\[1\] animationFSM.vhd(29) " "Can't infer register for \"dout\[1\]\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "dout\[2\] animationFSM.vhd(29) " "Can't infer register for \"dout\[2\]\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "dout\[3\] animationFSM.vhd(29) " "Can't infer register for \"dout\[3\]\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "dout\[4\] animationFSM.vhd(29) " "Can't infer register for \"dout\[4\]\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "dout\[5\] animationFSM.vhd(29) " "Can't infer register for \"dout\[5\]\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "dout\[6\] animationFSM.vhd(29) " "Can't infer register for \"dout\[6\]\" at animationFSM.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "animationFSM.vhd(32) " "HDL error at animationFSM.vhd(32): couldn't implement registers for assignments on this clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 32 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "animationFSM.vhd(96) " "HDL error at animationFSM.vhd(96): couldn't implement registers for assignments on this clock edge" {  } { { "../../animationFSM.vhd" "" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/animationFSM.vhd" 96 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fsm:animation " "Can't elaborate user hierarchy \"fsm:animation\"" {  } { { "de10_lite.vhd" "animation" { Text "C:/Users/tarci/Desktop/VHDL_projects/Animation7seg/sint/de10lite/de10_lite.vhd" 84 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600783559271 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600783559431 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 22 11:05:59 2020 " "Processing ended: Tue Sep 22 11:05:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600783559431 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600783559431 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600783559431 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600783559431 ""}
