Source Block: hdl/library/axi_dacfifo/axi_dacfifo_dac.v@98:108@HdlIdDef
  reg                                 axi_almost_full = 1'b0;
  reg                                 axi_dwunf = 1'b0;
  reg                                 axi_almost_empty  = 1'b0;
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;
  reg                                 dac_rd = 'd0;
  reg                                 dac_rd_d = 'd0;
  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;

Diff Content:
- 103   reg                                 dac_rst = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@94:104
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;
  reg                                 axi_dready = 'd0;
  reg                                 axi_almost_full = 1'b0;
  reg                                 axi_dwunf = 1'b0;
  reg                                 axi_almost_empty  = 1'b0;
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;
  reg                                 dac_rd = 'd0;

Clone Blocks 2:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@101:111
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;
  reg                                 dac_rd = 'd0;
  reg                                 dac_rd_d = 'd0;
  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;

  reg     [ 2:0]                      dac_dunf_m = 3'b0;
  reg     [ 2:0]                      dac_dovf_m = 3'b0;

Clone Blocks 3:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@100:110
  reg                                 axi_almost_empty  = 1'b0;
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;
  reg                                 dac_rd = 'd0;
  reg                                 dac_rd_d = 'd0;
  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;

  reg     [ 2:0]                      dac_dunf_m = 3'b0;

Clone Blocks 4:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@99:109
  reg                                 axi_dwunf = 1'b0;
  reg                                 axi_almost_empty  = 1'b0;
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;
  reg                                 dac_rd = 'd0;
  reg                                 dac_rd_d = 'd0;
  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;


Clone Blocks 5:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@89:99

  // internal registers

  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_waddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_waddr_g = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;
  reg                                 axi_dready = 'd0;
  reg                                 axi_almost_full = 1'b0;
  reg                                 axi_dwunf = 1'b0;

Clone Blocks 6:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@95:105
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;
  reg                                 axi_dready = 'd0;
  reg                                 axi_almost_full = 1'b0;
  reg                                 axi_dwunf = 1'b0;
  reg                                 axi_almost_empty  = 1'b0;
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;
  reg                                 dac_rd = 'd0;
  reg                                 dac_rd_d = 'd0;

Clone Blocks 7:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@93:103
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_waddr_g = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;
  reg                                 axi_dready = 'd0;
  reg                                 axi_almost_full = 1'b0;
  reg                                 axi_dwunf = 1'b0;
  reg                                 axi_almost_empty  = 1'b0;
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;

Clone Blocks 8:
hdl/library/axi_dacfifo/axi_dacfifo_dac.v@96:106
  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;
  reg                                 axi_dready = 'd0;
  reg                                 axi_almost_full = 1'b0;
  reg                                 axi_dwunf = 1'b0;
  reg                                 axi_almost_empty  = 1'b0;
  reg                                 axi_dwovf = 1'b0;

  reg                                 dac_rst = 'd0;
  reg                                 dac_rd = 'd0;
  reg                                 dac_rd_d = 'd0;
  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;

