// Seed: 2257821098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  tri id_6;
  assign id_6 = "" && !1 && id_2 && 1;
  wire  id_7;
  uwire id_8 = 1'b0, id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_4 = id_4;
  wire id_7 = id_5;
  module_0(
      id_4, id_6, id_7, id_4, id_6
  );
endmodule
