{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709827595247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709827595260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 11:06:35 2024 " "Processing started: Thu Mar 07 11:06:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709827595260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709827595260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_E -c ALU_E " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_E -c ALU_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709827595260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709827595561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/bcd7seg2/bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/bcd7seg2/bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596164 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/uarith/uarith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/uarith/uarith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UArith-arch_UArith " "Found design unit 1: UArith-arch_UArith" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596167 ""} { "Info" "ISGN_ENTITY_NAME" "1 UArith " "Found entity 1: UArith" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/u_logic/u_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/u_logic/u_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_logic-arch_U_logic " "Found design unit 1: U_logic-arch_U_logic" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_logic " "Found entity 1: U_logic" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/conversor/conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/conversor/conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor-arch_Conversor " "Found design unit 1: Conversor-arch_Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor " "Found entity 1: Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/uarith/alu_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/uarith/alu_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_E-arch_ALU_E " "Found design unit 1: ALU_E-arch_ALU_E" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_E " "Found entity 1: ALU_E" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_E " "Elaborating entity \"ALU_E\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709827596226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UArith UArith:UNi_a " "Elaborating entity \"UArith\" for hierarchy \"UArith:UNi_a\"" {  } { { "../UArith/ALU_E.vhd" "UNi_a" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596227 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGB UArith.vhd(43) " "VHDL Process Statement warning at UArith.vhd(43): signal \"SIGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGB UArith.vhd(49) " "VHDL Process Statement warning at UArith.vhd(49): signal \"SIGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_Out1 UArith.vhd(24) " "VHDL Process Statement warning at UArith.vhd(24): inferring latch(es) for signal or variable \"S_Out1\", which holds its previous value in one or more paths through the process" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[0\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[0\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[1\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[1\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[2\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[2\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[3\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[3\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[4\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[4\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596227 "|ALU_E|UArith:UNi_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_logic U_logic:UNi_l " "Elaborating entity \"U_logic\" for hierarchy \"U_logic:UNi_l\"" {  } { { "../UArith/ALU_E.vhd" "UNi_l" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596257 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SOUT U_logic.vhd(20) " "VHDL Process Statement warning at U_logic.vhd(20): inferring latch(es) for signal or variable \"SOUT\", which holds its previous value in one or more paths through the process" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[0\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[0\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[1\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[1\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[2\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[2\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[3\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[3\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|U_logic:UNi_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor Conversor:BCD_Con " "Elaborating entity \"Conversor\" for hierarchy \"Conversor:BCD_Con\"" {  } { { "../UArith/ALU_E.vhd" "BCD_Con" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Seg2 BCD7Seg2:DIS_DEC " "Elaborating entity \"BCD7Seg2\" for hierarchy \"BCD7Seg2:DIS_DEC\"" {  } { { "../UArith/ALU_E.vhd" "DIS_DEC" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN BCD7Seg2.vhd(25) " "VHDL Process Statement warning at BCD7Seg2.vhd(25): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827596257 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[1\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[1\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[2\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[2\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[3\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[3\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[4\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[4\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[5\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[5\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[6\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[6\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[0\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[0\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[1\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[1\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[2\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[2\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[3\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[3\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[4\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[4\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[5\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[5\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[6\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[6\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[0\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[0\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[4\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[4\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[3\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[3\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[2\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[2\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[1\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[1\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[0\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[0\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827596550 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor:BCD_Con\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor:BCD_Con\|Mod0\"" {  } { { "../Conversor/Conversor.vhd" "Mod0" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827596557 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor:BCD_Con\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor:BCD_Con\|Div0\"" {  } { { "../Conversor/Conversor.vhd" "Div0" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827596557 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1709827596557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor:BCD_Con\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Conversor:BCD_Con\|lpm_divide:Mod0\"" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827596604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor:BCD_Con\|lpm_divide:Mod0 " "Instantiated megafunction \"Conversor:BCD_Con\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596604 ""}  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709827596604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor:BCD_Con\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Conversor:BCD_Con\|lpm_divide:Div0\"" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827596873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor:BCD_Con\|lpm_divide:Div0 " "Instantiated megafunction \"Conversor:BCD_Con\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827596873 ""}  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709827596873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827596981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827596981 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1709827597172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[0\] " "Latch U_logic:UNi_l\|SOUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827597204 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827597204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[1\] " "Latch U_logic:UNi_l\|SOUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827597204 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827597204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[2\] " "Latch U_logic:UNi_l\|SOUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827597204 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827597204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[3\] " "Latch U_logic:UNi_l\|SOUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827597204 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827597204 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DE\[5\] GND " "Pin \"DE\[5\]\" is stuck at GND" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|DE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[0\] GND " "Pin \"SI_G\[0\]\" is stuck at GND" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|SI_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[1\] VCC " "Pin \"SI_G\[1\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|SI_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[2\] VCC " "Pin \"SI_G\[2\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|SI_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[3\] VCC " "Pin \"SI_G\[3\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|SI_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[4\] VCC " "Pin \"SI_G\[4\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|SI_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[5\] VCC " "Pin \"SI_G\[5\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|SI_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[6\] VCC " "Pin \"SI_G\[6\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827597251 "|ALU_E|SI_G[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709827597251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709827597363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709827597734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827597734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709827597773 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709827597773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709827597773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709827597773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709827597812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 11:06:37 2024 " "Processing ended: Thu Mar 07 11:06:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709827597812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709827597812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709827597812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709827597812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709827599351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709827599351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 11:06:38 2024 " "Processing started: Thu Mar 07 11:06:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709827599351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709827599351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU_E -c ALU_E " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU_E -c ALU_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709827599351 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709827599425 ""}
{ "Info" "0" "" "Project  = ALU_E" {  } {  } 0 0 "Project  = ALU_E" 0 0 "Fitter" 0 0 1709827599425 ""}
{ "Info" "0" "" "Revision = ALU_E" {  } {  } 0 0 "Revision = ALU_E" 0 0 "Fitter" 0 0 1709827599425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709827599582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU_E EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ALU_E\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709827599588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709827599659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709827599667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709827599667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709827599745 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709827599760 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709827599979 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709827599979 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709827599979 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709827599979 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709827599979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709827599979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709827599979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709827599979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709827599979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709827599979 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709827599979 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709827601172 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_E.sdc " "Synopsys Design Constraints File file not found: 'ALU_E.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709827601172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709827601172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709827601172 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709827601172 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709827601172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "U_logic:UNi_l\|SOUT\[3\]~1  " "Automatically promoted node U_logic:UNi_l\|SOUT\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709827601187 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_logic:UNi_l|SOUT[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709827601187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709827601422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709827601422 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709827601422 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709827601453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709827602096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709827602159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709827602176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709827602427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709827602427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709827602646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709827603321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709827603321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709827603447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709827603447 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709827603447 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709827603447 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709827603462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709827603511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709827603888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709827603934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709827604418 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709827605131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/output_files/ALU_E.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/output_files/ALU_E.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709827606100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709827606383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 11:06:46 2024 " "Processing ended: Thu Mar 07 11:06:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709827606383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709827606383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709827606383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709827606383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709827608278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709827608278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 11:06:48 2024 " "Processing started: Thu Mar 07 11:06:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709827608278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709827608278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU_E -c ALU_E " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU_E -c ALU_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709827608278 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709827609107 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709827609124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709827609434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 11:06:49 2024 " "Processing ended: Thu Mar 07 11:06:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709827609434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709827609434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709827609434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709827609434 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709827610130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709827611043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 11:06:50 2024 " "Processing started: Thu Mar 07 11:06:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709827611043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709827611043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_E -c ALU_E " "Command: quartus_sta ALU_E -c ALU_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709827611043 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709827611121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709827611268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709827611268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709827611325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709827611325 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1709827611484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_E.sdc " "Synopsys Design Constraints File file not found: 'ALU_E.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709827611529 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709827611529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S\[0\] S\[0\] " "create_clock -period 1.000 -name S\[0\] S\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611529 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611529 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1709827611544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611544 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709827611544 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709827611623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.247 " "Worst-case setup slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 S\[0\]  " "    0.247               0.000 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827611659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709827611663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709827611663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.702 " "Worst-case hold slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -2.502 S\[0\]  " "   -0.702              -2.502 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827611666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709827611670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709827611670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 S\[0\]  " "   -3.000              -3.000 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827611670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827611670 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709827611723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709827611733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709827612392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.144 " "Worst-case setup slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 S\[0\]  " "    0.144               0.000 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827612439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709827612439 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709827612439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.636 " "Worst-case hold slack is -0.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636              -2.212 S\[0\]  " "   -0.636              -2.212 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827612455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709827612468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709827612472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 S\[0\]  " "   -3.000              -3.000 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827612472 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709827612517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.644 " "Worst-case setup slack is 0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 S\[0\]  " "    0.644               0.000 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827612608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709827612612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709827612612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.661 " "Worst-case hold slack is -0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661              -2.431 S\[0\]  " "   -0.661              -2.431 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827612612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709827612612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709827612627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.735 S\[0\]  " "   -3.000              -4.735 S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709827612627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709827612627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709827612815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709827612815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709827612909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 11:06:52 2024 " "Processing ended: Thu Mar 07 11:06:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709827612909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709827612909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709827612909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709827612909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709827614529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709827614529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 11:06:54 2024 " "Processing started: Thu Mar 07 11:06:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709827614529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709827614529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU_E -c ALU_E " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU_E -c ALU_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709827614529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_E.vo C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/simulation/qsim// simulation " "Generated file ALU_E.vo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709827614875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709827614907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 11:06:54 2024 " "Processing ended: Thu Mar 07 11:06:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709827614907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709827614907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709827614907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709827614907 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709827615724 ""}
