--------------------------------------------------------------------------------
Xilinx TRACE, Version D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

trce xilinx.ncd xilinx.pcf -e 3 -o xilinx.twr

Design file:              xilinx.ncd
Physical constraint file: xilinx.pcf
Device,speed:             xcs10,-4 (x1_0.14.2.2 1.7 PRELIMINARY)
Report level:             error report
--------------------------------------------------------------------------------


================================================================================
Timing constraint: TS_WB_CLK_I = PERIOD TIMEGRP "WB_CLK_I"  100 nS   HIGH 50.000 % ;
 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.


Table of Timegroups:
-------------------
TimeGroup WB_CLK_I:
BELs:
 ReadA_reg/I$1  LoadA_reg/I$1  TxData_reg<7>  TxData_reg<6>  TxData_reg<5>  TxData_reg<4>  TxData_reg<3>  TxData_reg<2>  
 TxData_reg<1>  TxData_reg<0>  



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 0 paths, 0 nets, and 18 connections (5.1% coverage)

Design statistics:
No global statistics to report.  This generally means that either the timing
analysis was performed on fully combinatorial portions of the design, or the
constraints specified did not cover any paths.

Analysis completed Thu Jan 09 22:24:05 2003
--------------------------------------------------------------------------------

