module new_highscore(iCLK, new_hs, state, leds);
	
	input wire iCLK;
	input wire new_hs;
	input wire state; 
	output reg [9:0] leds;
	
	reg [22:0] counter = 0;
	
	always @(posedge iCLK) begin
		if (new_hs && state == 3) begin
			if (counter == 23'h0)
				leds <= 10'b1010101010;
			else if (counter == 23'h7fffff - 1)
				leds <= 10'b0101010101;
		end
	end
endmodule