#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b91aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b91c30 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x1b9a850 .functor NOT 1, L_0x1bc4210, C4<0>, C4<0>, C4<0>;
L_0x1bc3f70 .functor XOR 1, L_0x1bc3e30, L_0x1bc3ed0, C4<0>, C4<0>;
L_0x1bc4150 .functor XOR 1, L_0x1bc3f70, L_0x1bc4080, C4<0>, C4<0>;
v0x1bc0ae0_0 .net *"_ivl_10", 0 0, L_0x1bc4080;  1 drivers
v0x1bc0be0_0 .net *"_ivl_12", 0 0, L_0x1bc4150;  1 drivers
v0x1bc0cc0_0 .net *"_ivl_2", 0 0, L_0x1bc3d40;  1 drivers
v0x1bc0d80_0 .net *"_ivl_4", 0 0, L_0x1bc3e30;  1 drivers
v0x1bc0e60_0 .net *"_ivl_6", 0 0, L_0x1bc3ed0;  1 drivers
v0x1bc0f90_0 .net *"_ivl_8", 0 0, L_0x1bc3f70;  1 drivers
v0x1bc1070_0 .var "clk", 0 0;
v0x1bc1110_0 .net "f_dut", 0 0, L_0x1bc3be0;  1 drivers
v0x1bc11b0_0 .net "f_ref", 0 0, v0x1b9aac0_0;  1 drivers
v0x1bc1250_0 .var/2u "stats1", 159 0;
v0x1bc12f0_0 .var/2u "strobe", 0 0;
v0x1bc1390_0 .net "tb_match", 0 0, L_0x1bc4210;  1 drivers
v0x1bc1450_0 .net "tb_mismatch", 0 0, L_0x1b9a850;  1 drivers
v0x1bc1510_0 .net "x", 4 1, v0x1bbe050_0;  1 drivers
L_0x1bc3d40 .concat [ 1 0 0 0], v0x1b9aac0_0;
L_0x1bc3e30 .concat [ 1 0 0 0], v0x1b9aac0_0;
L_0x1bc3ed0 .concat [ 1 0 0 0], L_0x1bc3be0;
L_0x1bc4080 .concat [ 1 0 0 0], v0x1b9aac0_0;
L_0x1bc4210 .cmp/eeq 1, L_0x1bc3d40, L_0x1bc4150;
S_0x1b91dc0 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x1b91c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x1b9aac0_0 .var "f", 0 0;
v0x1b9ab60_0 .net "x", 4 1, v0x1bbe050_0;  alias, 1 drivers
E_0x1b8d090 .event anyedge, v0x1b9ab60_0;
S_0x1bbdd00 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x1b91c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x1bbdf70_0 .net "clk", 0 0, v0x1bc1070_0;  1 drivers
v0x1bbe050_0 .var "x", 4 1;
E_0x1b8d350/0 .event negedge, v0x1bbdf70_0;
E_0x1b8d350/1 .event posedge, v0x1bbdf70_0;
E_0x1b8d350 .event/or E_0x1b8d350/0, E_0x1b8d350/1;
S_0x1bbe150 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x1b91c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x1b92540 .functor AND 1, L_0x1bc1620, L_0x1bc1780, C4<1>, C4<1>;
L_0x1b9a8c0 .functor NOT 1, L_0x1bc1880, C4<0>, C4<0>, C4<0>;
L_0x1bc1970 .functor AND 1, L_0x1b92540, L_0x1b9a8c0, C4<1>, C4<1>;
L_0x1bc1b50 .functor NOT 1, L_0x1bc1a80, C4<0>, C4<0>, C4<0>;
L_0x1bc1c40 .functor AND 1, L_0x1bc1970, L_0x1bc1b50, C4<1>, C4<1>;
L_0x1bc1ed0 .functor NOT 1, L_0x1bc1df0, C4<0>, C4<0>, C4<0>;
L_0x1bc1fd0 .functor AND 1, L_0x1bc1d50, L_0x1bc1ed0, C4<1>, C4<1>;
L_0x1bc2180 .functor AND 1, L_0x1bc1fd0, L_0x1bc20e0, C4<1>, C4<1>;
L_0x1bc23d0 .functor NOT 1, L_0x1bc22e0, C4<0>, C4<0>, C4<0>;
L_0x1bc2490 .functor AND 1, L_0x1bc2180, L_0x1bc23d0, C4<1>, C4<1>;
L_0x1bc2600 .functor OR 1, L_0x1bc1c40, L_0x1bc2490, C4<0>, C4<0>;
L_0x1bc2760 .functor NOT 1, L_0x1bc26c0, C4<0>, C4<0>, C4<0>;
L_0x1bc2990 .functor AND 1, L_0x1bc2760, L_0x1bc2890, C4<1>, C4<1>;
L_0x1bc2af0 .functor AND 1, L_0x1bc2990, L_0x1bc2a50, C4<1>, C4<1>;
L_0x1bc2820 .functor NOT 1, L_0x1bc2c80, C4<0>, C4<0>, C4<0>;
L_0x1bc2de0 .functor AND 1, L_0x1bc2af0, L_0x1bc2820, C4<1>, C4<1>;
L_0x1bc2f80 .functor OR 1, L_0x1bc2600, L_0x1bc2de0, C4<0>, C4<0>;
L_0x1bc3340 .functor NOT 1, L_0x1bc3090, C4<0>, C4<0>, C4<0>;
L_0x1bc2d20 .functor AND 1, L_0x1bc3340, L_0x1bc34a0, C4<1>, C4<1>;
L_0x1bc3700 .functor NOT 1, L_0x1bc3660, C4<0>, C4<0>, C4<0>;
L_0x1bc3870 .functor AND 1, L_0x1bc2d20, L_0x1bc3700, C4<1>, C4<1>;
L_0x1bc3a10 .functor AND 1, L_0x1bc3870, L_0x1bc3400, C4<1>, C4<1>;
L_0x1bc3be0 .functor OR 1, L_0x1bc2f80, L_0x1bc3a10, C4<0>, C4<0>;
v0x1bbe380_0 .net *"_ivl_1", 0 0, L_0x1bc1620;  1 drivers
v0x1bbe460_0 .net *"_ivl_10", 0 0, L_0x1bc1970;  1 drivers
v0x1bbe540_0 .net *"_ivl_13", 0 0, L_0x1bc1a80;  1 drivers
v0x1bbe600_0 .net *"_ivl_14", 0 0, L_0x1bc1b50;  1 drivers
v0x1bbe6e0_0 .net *"_ivl_16", 0 0, L_0x1bc1c40;  1 drivers
v0x1bbe810_0 .net *"_ivl_19", 0 0, L_0x1bc1d50;  1 drivers
v0x1bbe8f0_0 .net *"_ivl_21", 0 0, L_0x1bc1df0;  1 drivers
v0x1bbe9d0_0 .net *"_ivl_22", 0 0, L_0x1bc1ed0;  1 drivers
v0x1bbeab0_0 .net *"_ivl_24", 0 0, L_0x1bc1fd0;  1 drivers
v0x1bbeb90_0 .net *"_ivl_27", 0 0, L_0x1bc20e0;  1 drivers
v0x1bbec70_0 .net *"_ivl_28", 0 0, L_0x1bc2180;  1 drivers
v0x1bbed50_0 .net *"_ivl_3", 0 0, L_0x1bc1780;  1 drivers
v0x1bbee30_0 .net *"_ivl_31", 0 0, L_0x1bc22e0;  1 drivers
v0x1bbef10_0 .net *"_ivl_32", 0 0, L_0x1bc23d0;  1 drivers
v0x1bbeff0_0 .net *"_ivl_34", 0 0, L_0x1bc2490;  1 drivers
v0x1bbf0d0_0 .net *"_ivl_36", 0 0, L_0x1bc2600;  1 drivers
v0x1bbf1b0_0 .net *"_ivl_39", 0 0, L_0x1bc26c0;  1 drivers
v0x1bbf290_0 .net *"_ivl_4", 0 0, L_0x1b92540;  1 drivers
v0x1bbf370_0 .net *"_ivl_40", 0 0, L_0x1bc2760;  1 drivers
v0x1bbf450_0 .net *"_ivl_43", 0 0, L_0x1bc2890;  1 drivers
v0x1bbf530_0 .net *"_ivl_44", 0 0, L_0x1bc2990;  1 drivers
v0x1bbf610_0 .net *"_ivl_47", 0 0, L_0x1bc2a50;  1 drivers
v0x1bbf6f0_0 .net *"_ivl_48", 0 0, L_0x1bc2af0;  1 drivers
v0x1bbf7d0_0 .net *"_ivl_51", 0 0, L_0x1bc2c80;  1 drivers
v0x1bbf8b0_0 .net *"_ivl_52", 0 0, L_0x1bc2820;  1 drivers
v0x1bbf990_0 .net *"_ivl_54", 0 0, L_0x1bc2de0;  1 drivers
v0x1bbfa70_0 .net *"_ivl_56", 0 0, L_0x1bc2f80;  1 drivers
v0x1bbfb50_0 .net *"_ivl_59", 0 0, L_0x1bc3090;  1 drivers
v0x1bbfc30_0 .net *"_ivl_60", 0 0, L_0x1bc3340;  1 drivers
v0x1bbfd10_0 .net *"_ivl_63", 0 0, L_0x1bc34a0;  1 drivers
v0x1bbfdf0_0 .net *"_ivl_64", 0 0, L_0x1bc2d20;  1 drivers
v0x1bbfed0_0 .net *"_ivl_67", 0 0, L_0x1bc3660;  1 drivers
v0x1bbffb0_0 .net *"_ivl_68", 0 0, L_0x1bc3700;  1 drivers
v0x1bc02a0_0 .net *"_ivl_7", 0 0, L_0x1bc1880;  1 drivers
v0x1bc0380_0 .net *"_ivl_70", 0 0, L_0x1bc3870;  1 drivers
v0x1bc0460_0 .net *"_ivl_73", 0 0, L_0x1bc3400;  1 drivers
v0x1bc0540_0 .net *"_ivl_74", 0 0, L_0x1bc3a10;  1 drivers
v0x1bc0620_0 .net *"_ivl_8", 0 0, L_0x1b9a8c0;  1 drivers
v0x1bc0700_0 .net "f", 0 0, L_0x1bc3be0;  alias, 1 drivers
v0x1bc07c0_0 .net "x", 4 1, v0x1bbe050_0;  alias, 1 drivers
L_0x1bc1620 .part v0x1bbe050_0, 3, 1;
L_0x1bc1780 .part v0x1bbe050_0, 2, 1;
L_0x1bc1880 .part v0x1bbe050_0, 1, 1;
L_0x1bc1a80 .part v0x1bbe050_0, 0, 1;
L_0x1bc1d50 .part v0x1bbe050_0, 3, 1;
L_0x1bc1df0 .part v0x1bbe050_0, 2, 1;
L_0x1bc20e0 .part v0x1bbe050_0, 1, 1;
L_0x1bc22e0 .part v0x1bbe050_0, 0, 1;
L_0x1bc26c0 .part v0x1bbe050_0, 3, 1;
L_0x1bc2890 .part v0x1bbe050_0, 2, 1;
L_0x1bc2a50 .part v0x1bbe050_0, 1, 1;
L_0x1bc2c80 .part v0x1bbe050_0, 0, 1;
L_0x1bc3090 .part v0x1bbe050_0, 3, 1;
L_0x1bc34a0 .part v0x1bbe050_0, 2, 1;
L_0x1bc3660 .part v0x1bbe050_0, 1, 1;
L_0x1bc3400 .part v0x1bbe050_0, 0, 1;
S_0x1bc08e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1b91c30;
 .timescale -12 -12;
E_0x1b8d0d0 .event anyedge, v0x1bc12f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bc12f0_0;
    %nor/r;
    %assign/vec4 v0x1bc12f0_0, 0;
    %wait E_0x1b8d0d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bbdd00;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b8d350;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1bbe050_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b91dc0;
T_2 ;
Ewait_0 .event/or E_0x1b8d090, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1b9ab60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1b9aac0_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1b91c30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc12f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b91c30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bc1070_0;
    %inv;
    %store/vec4 v0x1bc1070_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1b91c30;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bbdf70_0, v0x1bc1450_0, v0x1bc1510_0, v0x1bc11b0_0, v0x1bc1110_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b91c30;
T_6 ;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1b91c30;
T_7 ;
    %wait E_0x1b8d350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc1250_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1250_0, 4, 32;
    %load/vec4 v0x1bc1390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1250_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc1250_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1250_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1bc11b0_0;
    %load/vec4 v0x1bc11b0_0;
    %load/vec4 v0x1bc1110_0;
    %xor;
    %load/vec4 v0x1bc11b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1250_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1bc1250_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1250_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q3/m2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/m2014_q3/iter1/response2/top_module.sv";
