/*
 * OMAP3 Power Management Routines
 *
 * Copyright (C) 2006-2008 Nokia Corporation
 * Tony Lindgren <tony@atomide.com>
 * Jouni Hogander
 *
 * Copyright (C) 2007 Texas Instruments, Inc.
 * Rajendra Nayak <rnayak@ti.com>
 *
 * Copyright (C) 2005 Texas Instruments, Inc.
 * Richard Woodruff <r-woodruff2@ti.com>
 *
 * Based on pm.c for omap1
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/pm.h>
#include <linux/i2c/twl.h> // LGE_CHANGE

#include <linux/suspend.h>
#include <linux/interrupt.h>
#include <linux/module.h>
#include <linux/bootmem.h>
#include <linux/list.h>
#include <linux/err.h>
#include <linux/gpio.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/slab.h>

#include <linux/i2c/twl.h>

#include <linux/reboot.h>

#include <plat/sram.h>
#include <plat/clockdomain.h>
#include <plat/powerdomain.h>
#include <plat/control.h>
#include <plat/serial.h>
#include <plat/sdrc.h>
#include <plat/prcm.h>
#include <plat/gpmc.h>
#include <plat/dma.h>
#include <plat/usb.h>

#include <plat/mcbsp.h>

// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [START]
#include <plat/common.h>
// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [END]

#include <asm/tlbflush.h>

#include "cm.h"
#include "cm-regbits-34xx.h"
#include "prm-regbits-34xx.h"
#include "mux34xx.h" //LGSI Saravanan TI Patch 14491

#include "prm.h"
#include "pm.h"
#include "sdrc.h"

/* Scratchpad offsets */
#define OMAP343X_TABLE_ADDRESS_OFFSET	   0xC4
#define OMAP343X_TABLE_VALUE_OFFSET	   0xC0
#define OMAP343X_CONTROL_REG_VALUE_OFFSET  0xC8
#define RTA_ERRATA_i608				(1 << 1)
#define PER_WAKEUP_ERRATA_i582			(1 << 0)
static u16 pm34xx_errata;
#define IS_PM34XX_ERRATA(id)			(pm34xx_errata & (id))

/* Secure ram save size - store the defaults */
static struct omap3_secure_copy_data secure_copy_data = {
	.size = 0x803F,
};

// prime@sdcmicro.com Added PM debug dump [START]
static int pm_dump_on_suspend = 0;
// prime@sdcmicro.com Added PM debug dump [END]

struct power_state {
	struct powerdomain *pwrdm;
	u32 next_state;
#ifdef CONFIG_SUSPEND
	u32 saved_state;
#endif
	struct list_head node;
};
struct list_head *mg_omap_clk_clocks_list_head(void);
/*LGE_CHANGE_S, mg.jeong@lge.com, 2011-04-24, Only pwr-key awake sleep*/
u8 reg_save_TWL_KEYP_IMR1=0;
/*LGE_CHANGE_S, mg.jeong@lge.com, 2011-03-14, During call->remap*/
extern int voice_get_curmode(void);
/*LGE_CHANGE_E, mg.jeong@lge.com, 2011-03-14, During call->remap*/
//LGSI_VS910_FroyoToGB_FM radio sleep shidhar.ms@lge.com_24Aug2011_START 
//20101222 inbang.park@lge.com Wake lock for  FM Radio [START] 
extern int fmradio_get_curmode(void);
//20101222 inbang.park@lge.com Wake lock for  FM Radio [END] 
//LGSI_VS910_FroyoToGB_FM radio sleep shidhar.ms@lge.com_24Aug2011_END
static LIST_HEAD(pwrst_list);

static void (*_omap_sram_idle)(u32 *addr, int save_state);

static int (*_omap_save_secure_sram)(u32 *addr);

static struct powerdomain *mpu_pwrdm, *neon_pwrdm;
static struct powerdomain *core_pwrdm, *per_pwrdm;

static struct powerdomain *wkup_pwrdm;

static struct powerdomain *cam_pwrdm, *dss_pwrdm;

static void omap3_enable_io_chain(void)
{
	int timeout = 0;

	if (omap_rev() >= OMAP3430_REV_ES3_1) {
		prm_set_mod_reg_bits(OMAP3430_EN_IO_CHAIN_MASK, WKUP_MOD,
				     PM_WKEN);
		/* Do a readback to assure write has been done */
		prm_read_mod_reg(WKUP_MOD, PM_WKEN);

		while (!(prm_read_mod_reg(WKUP_MOD, PM_WKEN) &
			 OMAP3430_ST_IO_CHAIN_MASK)) {
			timeout++;
			if (timeout > 1000) {
				printk(KERN_ERR "Wake up daisy chain "
				       "activation failed.\n");
				return;
			}
			prm_set_mod_reg_bits(OMAP3430_ST_IO_CHAIN_MASK,
					     WKUP_MOD, PM_WKEN);
		}
	}
}

static void omap3_disable_io_chain(void)
{
	if (omap_rev() >= OMAP3430_REV_ES3_1)
		prm_clear_mod_reg_bits(OMAP3430_EN_IO_CHAIN_MASK, WKUP_MOD,
				       PM_WKEN);
}

static void omap3_core_save_context(void)
{
	u32 control_padconf_off;

	/* Save the padconf registers */
	control_padconf_off = omap_ctrl_readl(OMAP343X_CONTROL_PADCONF_OFF);
	control_padconf_off |= START_PADCONF_SAVE;
	omap_ctrl_writel(control_padconf_off, OMAP343X_CONTROL_PADCONF_OFF);
	/* wait for the save to complete */
	while (!(omap_ctrl_readl(OMAP343X_CONTROL_GENERAL_PURPOSE_STATUS)
			& PADCONF_SAVE_DONE))
		udelay(1);

	/*
	 * Force write last pad into memory, as this can fail in some
	 * cases according to erratas 1.157, 1.185
	 */
	omap_ctrl_writel(omap_ctrl_readl(OMAP343X_PADCONF_ETK_D14),
		OMAP343X_CONTROL_MEM_WKUP + 0x2a0);
	//LGSI Saravanan TI Patch 14491

	/*
	 * override the value saved in scratchpad memory, errata i583
	 */
	if (omap_rev() <= OMAP3630_REV_ES1_1)
		omap_ctrl_writew(0x1f, OMAP343X_CONTROL_MEM_WKUP +
			OMAP3_CONTROL_PADCONF_SDRC_CKE1_OFFSET);
	//LGSI Saravanan TI Patch 14491
	/* Save the Interrupt controller context */
	omap_intc_save_context();
	/* Save the GPMC context */
	omap3_gpmc_save_context();
	/* Save the system control module context, padconf already save above*/
	omap3_control_save_context();
	omap2_dma_context_save();//TIREL09042011
}

static void omap3_core_restore_context(void)
{
//LGSI Saravanan TI Patch 14491
	if (omap_rev() <= OMAP3630_REV_ES1_1) {
		/*
		 * errata i583 workaround, safe transition sequence for CKE1:
		 */
		omap_ctrl_writew(0x1b, OMAP2_CONTROL_PADCONFS +
			OMAP3_CONTROL_PADCONF_SDRC_CKE1_OFFSET);
		omap_ctrl_writew(0x19, OMAP2_CONTROL_PADCONFS +
			OMAP3_CONTROL_PADCONF_SDRC_CKE1_OFFSET);
		omap_ctrl_writew(0x18, OMAP2_CONTROL_PADCONFS +
			OMAP3_CONTROL_PADCONF_SDRC_CKE1_OFFSET);
	}
//LGSI Saravanan TI Patch 14491
	/* Restore the control module context, padconf restored by h/w */
	omap3_control_restore_context();
	/* Restore the GPMC context */
	omap3_gpmc_restore_context();
	/* Restore the interrupt controller context */
	omap_intc_restore_context();
	omap2_dma_context_restore(); //TIREL09042011
}

/**
 * omap3_secure_copy_data_set() - set up the secure ram copy size
 * @data - platform specific customization
 *
 * This function should be invoked by the board's init_irq function to update
 * data prior to pm_init call is invoked. This call be done to update based on
 * ppa used on that platform.
 *
 * Returns -EINVAL for bad values, and 0 if all good.
 */
int __init omap3_secure_copy_data_set(struct omap3_secure_copy_data *data)
{
	if (!data || !data->size)
		return -EINVAL;

	memcpy(&secure_copy_data, data, sizeof(secure_copy_data));

	return 0;
}

/*
 * FIXME: This function should be called before entering off-mode after
 * OMAP3 secure services have been accessed. Currently it is only called
 * once during boot sequence, but this works as we are not using secure
 * services.
 */
static void omap3_save_secure_ram_context(u32 target_mpu_state)
{
	u32 ret;
	struct clockdomain *clkd = mpu_pwrdm->pwrdm_clkdms[0];

	if (omap_type() != OMAP2_DEVICE_TYPE_GP) {
		/*
		 * MPU next state must be set to POWER_ON temporarily,
		 * otherwise the WFI executed inside the ROM code
		 * will hang the system.
		 */
		pwrdm_set_next_pwrst(mpu_pwrdm, PWRDM_POWER_ON);
		omap2_clkdm_deny_idle(clkd);
		ret = _omap_save_secure_sram((u32 *)
				__pa(omap3_secure_ram_storage));
		pwrdm_set_next_pwrst(mpu_pwrdm, target_mpu_state);
		omap2_clkdm_allow_idle(clkd);
		/* Following is for error tracking, it should not happen */
		if (ret) {
			printk(KERN_ERR "save_secure_sram() returns %08x\n",
				ret);
			while (1)
				;
		}
	}
}

/*
 * PRCM Interrupt Handler Helper Function
 *
 * The purpose of this function is to clear any wake-up events latched
 * in the PRCM PM_WKST_x registers. It is possible that a wake-up event
 * may occur whilst attempting to clear a PM_WKST_x register and thus
 * set another bit in this register. A while loop is used to ensure
 * that any peripheral wake-up events occurring while attempting to
 * clear the PM_WKST_x are detected and cleared.
 */
static int prcm_clear_mod_irqs(s16 module, u8 regs)
{
	u32 wkst, fclk, iclk, clken;
	u16 wkst_off = (regs == 3) ? OMAP3430ES2_PM_WKST3 : PM_WKST1;
	u16 fclk_off = (regs == 3) ? OMAP3430ES2_CM_FCLKEN3 : CM_FCLKEN1;
	u16 iclk_off = (regs == 3) ? CM_ICLKEN3 : CM_ICLKEN1;
	u16 grpsel_off = (regs == 3) ?
		OMAP3430ES2_PM_MPUGRPSEL3 : OMAP3430_PM_MPUGRPSEL;
	int c = 0;

	wkst = prm_read_mod_reg(module, wkst_off);
	wkst &= prm_read_mod_reg(module, grpsel_off);
	if (wkst) {
		iclk = cm_read_mod_reg(module, iclk_off);
		fclk = cm_read_mod_reg(module, fclk_off);
		while (wkst) {
			clken = wkst;
			cm_set_mod_reg_bits(clken, module, iclk_off);
			/*
			 * For USBHOST, we don't know whether HOST1 or
			 * HOST2 woke us up, so enable both f-clocks
			 */
			if (module == OMAP3430ES2_USBHOST_MOD)
				clken |= 1 << OMAP3430ES2_EN_USBHOST2_SHIFT;
			cm_set_mod_reg_bits(clken, module, fclk_off);
			prm_write_mod_reg(wkst, module, wkst_off);
			wkst = prm_read_mod_reg(module, wkst_off);
			c++;
		}
		cm_write_mod_reg(iclk, module, iclk_off);
		cm_write_mod_reg(fclk, module, fclk_off);
	}

	return c;
}

static int _prcm_int_handle_wakeup(void)
{
	int c;

	/* By OMAP3630ES1.x and OMAP3430ES3.1 TRM, S/W must clear
	 * the EN_IO and EN_IO_CHAIN bits of WKEN_WKUP. Those bits
	 * would be set again by S/W in sleep sequences.
	 */
	if (omap_rev() >= OMAP3430_REV_ES3_1)
		prm_clear_mod_reg_bits(OMAP3430_EN_IO_MASK |
				       OMAP3430_EN_IO_CHAIN_MASK,
				       WKUP_MOD, PM_WKEN);

	c = prcm_clear_mod_irqs(WKUP_MOD, 1);
	c += prcm_clear_mod_irqs(CORE_MOD, 1);
	c += prcm_clear_mod_irqs(OMAP3430_PER_MOD, 1);
	if (omap_rev() > OMAP3430_REV_ES1_0) {
		c += prcm_clear_mod_irqs(CORE_MOD, 3);
		c += prcm_clear_mod_irqs(OMAP3430ES2_USBHOST_MOD, 1);
	}

	return c;
}

/*
 * PRCM Interrupt Handler
 *
 * The PRM_IRQSTATUS_MPU register indicates if there are any pending
 * interrupts from the PRCM for the MPU. These bits must be cleared in
 * order to clear the PRCM interrupt. The PRCM interrupt handler is
 * implemented to simply clear the PRM_IRQSTATUS_MPU in order to clear
 * the PRCM interrupt. Please note that bit 0 of the PRM_IRQSTATUS_MPU
 * register indicates that a wake-up event is pending for the MPU and
 * this bit can only be cleared if the all the wake-up events latched
 * in the various PM_WKST_x registers have been cleared. The interrupt
 * handler is implemented using a do-while loop so that if a wake-up
 * event occurred during the processing of the prcm interrupt handler
 * (setting a bit in the corresponding PM_WKST_x register and thus
 * preventing us from clearing bit 0 of the PRM_IRQSTATUS_MPU register)
 * this would be handled.
 */
static irqreturn_t prcm_interrupt_handler (int irq, void *dev_id)
{
	u32 irqenable_mpu, irqstatus_mpu;
	int c = 0;
	int ct = 0;

	irqenable_mpu = prm_read_mod_reg(OCP_MOD,
					 OMAP3_PRM_IRQENABLE_MPU_OFFSET);
	irqstatus_mpu = prm_read_mod_reg(OCP_MOD,
					 OMAP3_PRM_IRQSTATUS_MPU_OFFSET);
	irqstatus_mpu &= irqenable_mpu;

	do {
		if (irqstatus_mpu & (OMAP3430_WKUP_ST_MASK |
				     OMAP3430_IO_ST_MASK)) {
			c = _prcm_int_handle_wakeup();
			ct++;

			/*
			 * Is the MPU PRCM interrupt handler racing with the
			 * IVA2 PRCM interrupt handler ?
			 */
			WARN(!c && (ct == 1), "prcm: WARNING: PRCM indicated "
				"MPU wakeup but no wakeup sources are "
				"marked\n");
		} else {
			/* XXX we need to expand our PRCM interrupt handler */
			WARN(1, "prcm: WARNING: PRCM interrupt received, but "
			     "no code to handle it (%08x)\n", irqstatus_mpu);
		}

		prm_write_mod_reg(irqstatus_mpu, OCP_MOD,
					OMAP3_PRM_IRQSTATUS_MPU_OFFSET);

		irqstatus_mpu = prm_read_mod_reg(OCP_MOD,
					OMAP3_PRM_IRQSTATUS_MPU_OFFSET);
		irqstatus_mpu &= irqenable_mpu;

	} while (irqstatus_mpu);

	return IRQ_HANDLED;
}

static void restore_control_register(u32 val)
{
	__asm__ __volatile__ ("mcr p15, 0, %0, c1, c0, 0" : : "r" (val));
}

/* Function to restore the table entry that was modified for enabling MMU */
static void restore_table_entry(void)
{
	void __iomem *scratchpad_address;
	u32 previous_value, control_reg_value;
	u32 *address;

	scratchpad_address = OMAP2_L4_IO_ADDRESS(OMAP343X_SCRATCHPAD);

	/* Get address of entry that was modified */
	address = (u32 *)__raw_readl(scratchpad_address +
				     OMAP343X_TABLE_ADDRESS_OFFSET);
	/* Get the previous value which needs to be restored */
	previous_value = __raw_readl(scratchpad_address +
				     OMAP343X_TABLE_VALUE_OFFSET);
	address = __va(address);
	*address = previous_value;
	flush_tlb_all();
	control_reg_value = __raw_readl(scratchpad_address
					+ OMAP343X_CONTROL_REG_VALUE_OFFSET);
	/* This will enable caches and prediction */
	restore_control_register(control_reg_value);
}

// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [START_LGE]
static unsigned int padconf[128][2];
static int padindex = 0;
/* Save the current register value into padconf[][]
 * then update the register with the given value in the parameter. */
static void pad_save(u16 value, unsigned int addr)
{
	padconf[padindex][0] = addr;
	padconf[padindex][1] = (u32) omap_readw(addr);
	omap_writew(value, addr);
	padindex ++;
}
static void hgg_padconf_restore()
{
	int j;
	for(j=0;j<padindex;j++)
		omap_writew((u16) padconf[j][1], padconf[j][0]);

	padindex = 0;
}
/* LGE_CHANGE_S [daewung.kim@lge.com] 2011-02-21, SmartReflex error */
static void i2c4_pulltype_change()
{
	//  I2C4_SCL Input PU mode 4 to reduce sleep current.
	padconf[126][0] = 0x48002A00;
	padconf[126][1] = (u32) omap_readw(0x48002A00);
	omap_writew(0x011C, 0x48002A00);

	//  I2C4_SDA Input PU mode 4 to reduce sleep current.
	padconf[127][0] = 0x48002A02;
	padconf[127][1] = (u32) omap_readw(0x48002A02);
	omap_writew(0x011C, 0x48002A02);
}

static void i2c4_pulltype_restore()
{
	omap_writew((u16) padconf[126][1], padconf[126][0]);
	omap_writew((u16) padconf[127][1], padconf[127][0]);
}
static void hgg_padconf_save()
{
	pad_save(0x010F/*GPIO-OUT*/, 0x4800207E);//  GPMC_A3 GPIO_36 VT_CAM_PWDN
	/* LGE_CHANGE_S [daewung.kim@lge.com] 2011-02-09, Prevent Sensors i2c failure */
	pad_save(0x000C/*GPIO-IN*/, 0x48002088);//  GPMC_A8 GPIO_41 GYRO_INT_N (PULL UP)
	pad_save(0x000C/*GPIO-IN*/, 0x480020BC);//  GPMC_nCS7 GPIO_58 COM_INT
	//pad_save(0x000C/*GPIO-OUT*/, 0x480021C2);//  I2C3_SCL Output PD mode 4 to prevent gyro i2c failure
	//pad_save(0x000C/*GPIO-OUT*/, 0x480021C4);//  I2C3_SDA Output PD mode 4 to prevent gyro i2c failure
	/* LGE_CHANGE_E [daewung.kim@lge.com] 2011-02-09, Prevent Sensors i2c failure */

	//pad_save(0x010F/*GPIO-OUT*/, 0x48002080);	//  GPMC_A4 GPIO_37 CAM_SUBPM_EM
	pad_save(0x010F/*GPIO-OUT*/, 0x48002188);   //  McBSP4_DX GPIO_154 FLASH_LED_TOURCH
	pad_save(0x010F/*GPIO-OUT*/, 0x4800218A);   //  McBSP4_FSX GPIO_155 FLASH_LED_EN
	/* LGE_CHANGE_S [daewung.kim@lge.com] 2011-02-21, SmartReflex error: move to above function */
	//pad_save(0x011C/*IN*/, 0x48002A00);	//  I2C4_SCL Input PU mode 4 to reduce sleep current.
	//pad_save(0x011C/*IN*/, 0x48002A02);	//  I2C4_SDA Input PU mode 4 to reduce sleep current.
	/* LGE_CHANGE_E [daewung.kim@lge.com] 2011-02-21, SmartReflex error */
}
// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [END_LGE]



void omap_sram_idle(void)
{
	/* Variable to tell what needs to be saved and restored
	 * in omap_sram_idle*/
	/* save_state = 0 => Nothing to save and restored */
	/* save_state = 1 => Only L1 and logic lost */
	/* save_state = 2 => Only L2 lost */
	/* save_state = 3 => L1, L2 and logic lost */
	int save_state = 0;
	int mpu_next_state = PWRDM_POWER_ON;
	int per_next_state = PWRDM_POWER_ON;
	int core_next_state = PWRDM_POWER_ON;
	int core_prev_state = PWRDM_POWER_ON;//LGSI Saravanan TI Patch 14353
	int per_prev_state = PWRDM_POWER_ON;//LGSI Saravanan TI Patch 14353
	u32 sdrc_pwr = 0;
	int per_state_modified = 0;
	int dss_next_state = PWRDM_POWER_ON;
	int dss_state_modified = 0;
	int per_context_saved = 0;
	int cam_fclken;
	int dss_fclken;
	int sgx_fclken;
	int usb_fclken;
	int iva2_idlest;
	int dma_idlest;

	if (!_omap_sram_idle)
		return;

	pwrdm_clear_all_prev_pwrst(mpu_pwrdm);
	pwrdm_clear_all_prev_pwrst(neon_pwrdm);
	pwrdm_clear_all_prev_pwrst(core_pwrdm);
	pwrdm_clear_all_prev_pwrst(per_pwrdm);
	pwrdm_clear_all_prev_pwrst(dss_pwrdm);

	mpu_next_state = pwrdm_read_next_pwrst(mpu_pwrdm);
	switch (mpu_next_state) {
	case PWRDM_POWER_ON:
	case PWRDM_POWER_RET:
		/* No need to save context */
		save_state = 0;
		break;
	case PWRDM_POWER_OFF:
		save_state = 3;
		break;
	default:
		/* Invalid state */
		printk(KERN_ERR "Invalid mpu state in sram_idle\n");
		return;
	}
	pwrdm_pre_transition();

	/* NEON control */
	if (pwrdm_read_pwrst(neon_pwrdm) == PWRDM_POWER_ON)
		pwrdm_set_next_pwrst(neon_pwrdm, mpu_next_state);

// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [START]
#if 1
	omap_idle_notifier_start();
#endif
// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [END]

	/* Enable IO-PAD and IO-CHAIN wakeups */
	per_next_state = pwrdm_read_next_pwrst(per_pwrdm);
	core_next_state = pwrdm_read_next_pwrst(core_pwrdm);
	dss_next_state = pwrdm_read_next_pwrst(dss_pwrdm);

	/*
	 * Hardware maintains sleep dependencies which will keep the core
	 * domain from sleeping if certain other domains are active.  However,
	 * we will be making decisions based on what core is doing.  For
	 * example, should we call set_dpll3_volt_freq() or not.  So let's
	 * find out what core will really do.
	 */
	if (core_next_state < PWRDM_POWER_ON) {
		cam_fclken = cm_read_mod_reg(OMAP3430_CAM_MOD, CM_FCLKEN);
		dss_fclken = cm_read_mod_reg(OMAP3430_DSS_MOD, CM_FCLKEN);
		sgx_fclken = cm_read_mod_reg(OMAP3430ES2_SGX_MOD, CM_FCLKEN);
		usb_fclken = cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD,
							CM_FCLKEN);
		iva2_idlest = cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_IDLEST);
                dma_idlest = cm_read_mod_reg(CORE_MOD, CM_IDLEST) &
							OMAP3430_ST_SDMA_MASK;

		if ((cam_fclken != 0) ||
			(dss_fclken != 0) ||
			(sgx_fclken != 0) ||
			(usb_fclken != 0) ||
			(iva2_idlest == 0) ||
			(dma_idlest == 0)) {
			core_next_state = PWRDM_POWER_ON;
			pwrdm_set_next_pwrst(core_pwrdm, core_next_state);
		}
	}

	if (per_next_state < PWRDM_POWER_ON ||
			core_next_state < PWRDM_POWER_ON) {
		prm_set_mod_reg_bits(OMAP3430_EN_IO_MASK, WKUP_MOD, PM_WKEN);
		omap3_enable_io_chain();
	}

	/* DSS */
	if(dss_next_state < PWRDM_POWER_ON){
		if(dss_next_state == PWRDM_POWER_OFF){
			if(core_next_state == PWRDM_POWER_ON){
				dss_next_state = PWRDM_POWER_RET;
				pwrdm_set_next_pwrst(dss_pwrdm, dss_next_state);
				dss_state_modified = 1;
			}
			/* allow dss sleep */
			clkdm_add_sleepdep(dss_pwrdm->pwrdm_clkdms[0],
					mpu_pwrdm->pwrdm_clkdms[0]);
		}else{
			dss_next_state = PWRDM_POWER_RET;
			pwrdm_set_next_pwrst(dss_pwrdm, dss_next_state);
		}
	}

	/* PER */
	//if (per_next_state < PWRDM_POWER_ON) {
	if ((per_next_state < PWRDM_POWER_ON) &&(core_next_state < PWRDM_POWER_ON)) { //TOUCH_PERFORMANCE
		if (per_next_state == PWRDM_POWER_OFF) {
			if (core_next_state == PWRDM_POWER_ON) {
				per_next_state = PWRDM_POWER_RET;
				pwrdm_set_next_pwrst(per_pwrdm, per_next_state);
				per_state_modified = 1;
			}
		}
		if (per_next_state == PWRDM_POWER_OFF)
    { 
// 20100615 sookyoung.kim@lge.com TI patch for sleep current optimizaiton [START_LGE]
				hgg_padconf_save();	// pad configuration value save
// 20100615 sookyoung.kim@lge.com TI patch for sleep current optimizaiton [END_LGE]
//LGSI Saravanan TI Patch 13759
			//omap2_gpio_prepare_for_idle(true);
			per_context_saved = 1;
    }
		//else
		//	omap2_gpio_prepare_for_idle(false);
	omap2_gpio_prepare_for_idle(per_context_saved);
//LGSI Saravanan TI Patch 13759
		omap_uart_prepare_idle(2);
/* sudhir Start */
		omap_uart_prepare_idle(3);  /* 2011_01_13 by seunghyun.yi@lge.com for UART4 sleep */
/* sudhir End */
	}

	/* CORE */
	if (core_next_state <= PWRDM_POWER_RET) {
		set_dpll3_volt_freq(0);
		cm_write_mod_reg((1 << OMAP3430_AUTO_PERIPH_DPLL_SHIFT) |
				(1 << OMAP3430_AUTO_CORE_DPLL_SHIFT),
				PLL_MOD,
				CM_AUTOIDLE);
	}

	if (core_next_state < PWRDM_POWER_ON) {
		omap_uart_prepare_idle(0);
		omap_uart_prepare_idle(1);
		if (core_next_state == PWRDM_POWER_OFF) {
#if defined(CONFIG_MACH_LGE_OMAP3)
			prm_set_mod_reg_bits(OMAP3430_AUTO_OFF_MASK | OMAP3430_SEL_OFF_MASK,
					OMAP3430_GR_MOD,
					OMAP3_PRM_VOLTCTRL_OFFSET);
/* LGE_CHANGE_S [daewung.kim@lge.com] 2011-02-21, SmartReflex error */
//		i2c4_pulltype_change();
/* LGE_CHANGE_E [daewung.kim@lge.com] 2011-02-21, SmartReflex error */
#endif
			omap3_core_save_context();
			omap3_prcm_save_context();
			/* Save MUSB context */
			musb_context_save_restore(save_context);
			if (omap_type() != OMAP2_DEVICE_TYPE_GP)
				omap3_save_secure_ram_context(mpu_next_state);
		} else {
			/*LGE_CHANGE_S, mg.jeong@lge.com, 2011-01-, Reason*/
			if (core_next_state == PWRDM_POWER_RET) {
				prm_set_mod_reg_bits(OMAP3430_AUTO_RET_MASK, // TEDCHO
						OMAP3430_GR_MOD,
						OMAP3_PRM_VOLTCTRL_OFFSET);
			}
			/*LGE_CHANGE_E, mg.jeong@lge.com, 2011-04-06, Reason*/
			musb_context_save_restore(disable_clk);
		}
	}

// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [START]
#if 0
	omap3_intc_prepare_idle();
#endif
// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [END]

	/*
	* On EMU/HS devices ROM code restores a SRDC value
	* from scratchpad which has automatic self refresh on timeout
	* of AUTO_CNT = 1 enabled. This takes care of errata 1.142.
	* Hence store/restore the SDRC_POWER register here.
	*/
	if (omap_rev() >= OMAP3430_REV_ES3_0 &&
	    omap_type() != OMAP2_DEVICE_TYPE_GP &&
	    core_next_state == PWRDM_POWER_OFF)
		sdrc_pwr = sdrc_read_reg(SDRC_POWER);

	/*
	 * omap3_arm_context is the location where ARM registers
	 * get saved. The restore path then reads from this
	 * location and restores them back.
	 */
	// prime@sdcmicro.com Added PM debug dump [START]
	// prime@sdcmicro.com Added PM debug dump [END]
	_omap_sram_idle(omap3_arm_context, save_state);
	cpu_init();

	/* Restore normal SDRC POWER settings */
	if (omap_rev() >= OMAP3430_REV_ES3_0 &&
	    omap_type() != OMAP2_DEVICE_TYPE_GP &&
	    core_next_state == PWRDM_POWER_OFF)
		sdrc_write_reg(sdrc_pwr, SDRC_POWER);

	/* Restore table entry modified during MMU restoration */
	if (pwrdm_read_prev_pwrst(mpu_pwrdm) == PWRDM_POWER_OFF)
		restore_table_entry();

	/* CORE */
	if (core_next_state < PWRDM_POWER_ON) {
		core_prev_state = pwrdm_read_prev_pwrst(core_pwrdm);
		if (core_prev_state == PWRDM_POWER_OFF) {
			omap3_core_restore_context();
			omap3_prcm_restore_context();
			omap3_sram_restore_context();
			omap2_sms_restore_context();
			/* Restore MUSB context */
			musb_context_save_restore(restore_context);
		} else {
			musb_context_save_restore(enable_clk);
		}
		omap_uart_resume_idle(0);
		omap_uart_resume_idle(1);
		/*LGE_CHANGE_S, mg.jeong@lge.com, 2011-01-, Reason*/
		if (core_next_state == PWRDM_POWER_OFF)
			//prm_clear_mod_reg_bits(OMAP3430_AUTO_OFF_MASK,
			prm_clear_mod_reg_bits(0x1<<2|0x1<<3,
					       OMAP3430_GR_MOD,
					       OMAP3_PRM_VOLTCTRL_OFFSET);
		else if (core_next_state == PWRDM_POWER_RET)
			prm_clear_mod_reg_bits(OMAP3430_AUTO_RET_MASK, // TEDCHO
					OMAP3430_GR_MOD,
					OMAP3_PRM_VOLTCTRL_OFFSET);
			/*LGE_CHANGE_E, mg.jeong@lge.com, 2011-01-, Reason*/
	}
	cm_write_mod_reg(1 << OMAP3430_AUTO_PERIPH_DPLL_SHIFT,
				PLL_MOD,
				CM_AUTOIDLE);
	if (core_next_state <= PWRDM_POWER_RET)
	    set_dpll3_volt_freq(1);

// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [START]
#if 0
	omap3_intc_resume_idle();
#endif
// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [END]

#if 1
	if (core_next_state <= PWRDM_POWER_RET) {
/* LGE_CHANGE_S [daewung.kim@lge.com] 2011-02-21, SmartReflex error */
//		i2c4_pulltype_restore();
/* LGE_CHANGE_E [daewung.kim@lge.com] 2011-02-21, SmartReflex error */
		cm_rmw_mod_reg_bits(OMAP3430_AUTO_CORE_DPLL_MASK,
						0x0, PLL_MOD, CM_AUTOIDLE);
	}
#endif 

	/* PER */
	//if (per_next_state < PWRDM_POWER_ON) {
	if ((per_next_state < PWRDM_POWER_ON) &&(core_next_state < PWRDM_POWER_ON)) { //TOUCH_PERFORMANCE
		omap_uart_resume_idle(2);
/* sudhir Start */
		omap_uart_resume_idle(3);
/* sudhir End */
		per_prev_state = pwrdm_read_prev_pwrst(per_pwrdm);
		//LGSI Saravanan TI Patch 13759
	/*	if (per_prev_state == PWRDM_POWER_OFF)
		{ 
// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [START_LGE]
				hgg_padconf_restore();	// pad configuration value restore
// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [END_LGE]

			omap2_gpio_resume_after_idle(true);
		}
		else
		{
// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [START_LGE]
				hgg_padconf_restore();	// pad configuration value restore
// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [END_LGE]

			omap2_gpio_resume_after_idle(false);
		}*/
// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [START_LGE]
	hgg_padconf_restore();	// pad configuration value restore
// 20100608 sookyoung.kim@lge.com TI patch for sleep current optimization [END_LGE]
	omap2_gpio_resume_after_idle(per_context_saved);
	//LGSI Saravanan TI Patch 13759;
//LGSI Saravanan TI Patch 14353
/* Errata i582 */
		if ((omap_rev() <= OMAP3630_REV_ES1_1) &&
			omap_uart_check_per_uarts_used() &&
			(core_prev_state == PWRDM_POWER_ON) &&
			(per_prev_state == PWRDM_POWER_OFF)) {
			/*
			 * We dont seem to have a real recovery other than reset
			 * Errata i582:Alternative available here is to do a
			 * reboot OR go to per off/core off, we will just print
			 * and cause uart to be in an unstable state and
			 * continue on till we hit the next off transition.
			 * Reboot of the device due to this corner case is
			 * undesirable.
			 */
			if (omap_uart_per_errata())
				pr_err("%s: PER UART hit with Errata i582 "
					"Corner case.\n", __func__);
		}
//LGSI Saravanan TI Patch 14353
		if (per_state_modified)
			pwrdm_set_next_pwrst(per_pwrdm, PWRDM_POWER_OFF);
	}

	/* DSS */
	if (dss_next_state < PWRDM_POWER_ON) {
		if (dss_next_state == PWRDM_POWER_OFF){
			/* return to the previous state. */
			clkdm_del_sleepdep(dss_pwrdm->pwrdm_clkdms[0],
					mpu_pwrdm->pwrdm_clkdms[0]);
		}
		if (dss_state_modified)
			pwrdm_set_next_pwrst(dss_pwrdm, PWRDM_POWER_OFF);
	}

	/* Disable IO-PAD and IO-CHAIN wakeup */
	if (core_next_state < PWRDM_POWER_ON) {
		prm_clear_mod_reg_bits(OMAP3430_EN_IO_MASK, WKUP_MOD, PM_WKEN);
		omap3_disable_io_chain();
	}

// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [START]
#if 1
	omap_idle_notifier_end();
#endif
// 20110425 prime@sdcmicro.com Patch for INTC autoidle management to make sure it is done in atomic operation with interrupt disabled [END]

	pwrdm_post_transition();
}

int omap3_can_sleep(void)
{
	if (!sleep_while_idle)
		return 0;
	if (!omap_uart_can_sleep())
		return 0;
	return 1;
}

/* This sets pwrdm state (other than mpu & core. Currently only ON &
 * RET are supported. Function is assuming that clkdm doesn't have
 * hw_sup mode enabled. */
int set_pwrdm_state(struct powerdomain *pwrdm, u32 state)
{
	u32 cur_state;
	int sleep_switch = 0;
	int ret = 0;

	if (pwrdm == NULL || IS_ERR(pwrdm))
		return -EINVAL;

	while (!(pwrdm->pwrsts & (1 << state))) {
		if (state == PWRDM_POWER_OFF)
			return ret;
		state--;
	}

	cur_state = pwrdm_read_next_pwrst(pwrdm);
	if (cur_state == state)
		return ret;

	/*
	 * Bridge pm handles dsp hibernation. just return success
	 * If OFF mode is not enabled, sleep switch is performed for IVA which
	 * is not necessary. This causes conflict between PM and bridge
	 * touching IVA reg.
	 * REVISIT: Bridge has to set powerstate based on enable_off_mode state.
	 */
	if (!strcmp(pwrdm->name, "iva2_pwrdm"))
		return 0;

	if (pwrdm_read_pwrst(pwrdm) < PWRDM_POWER_ON) {
		omap2_clkdm_wakeup(pwrdm->pwrdm_clkdms[0]);
		sleep_switch = 1;
		pwrdm_wait_transition(pwrdm);
	}

	ret = pwrdm_set_next_pwrst(pwrdm, state);
	if (ret) {
		printk(KERN_ERR "Unable to set state of powerdomain: %s\n",
		       pwrdm->name);
		goto err;
	}

	if (sleep_switch) {
		omap2_clkdm_allow_idle(pwrdm->pwrdm_clkdms[0]);
		pwrdm_wait_transition(pwrdm);
		pwrdm_state_switch(pwrdm);
	}

err:
	return ret;
}

static void omap3_pm_idle(void)
{
	local_irq_disable();
	local_fiq_disable();

	if (!omap3_can_sleep())
		goto out;

	if (omap_irq_pending() || need_resched())
		goto out;

	omap_sram_idle();

out:
	local_fiq_enable();
	local_irq_enable();
}

#ifdef CONFIG_SUSPEND
static suspend_state_t suspend_state;

#include <linux/platform_device.h>
#include <plat/omap_device.h>
#include <plat/omap_hwmod.h>
#include "../../../drivers/base/base.h"

static int _check_this_device(struct device *dev, void *arg)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct omap_device *od = to_omap_device(pdev);
	struct omap_hwmod *oh = NULL;
	const char * const od_states[4] = {
		"UNKNOWN", "ENABLED", "IDLE", "SHUTDOWN"
	};
	int i;
	int need_force_idle = 0;
	int not_bound = 0;
	int do_force_idle = *(int*)arg;

	if (!omap_device_is_valid(od)) {
		/*printk("%s: %s is not an omap_device.\n", __func__,
				pdev->name); */
		return 0;
	}

	if (!klist_node_attached(&dev->p->knode_driver)) {
		dev_warn(&pdev->dev, "Not yet bound with any driver.\n");
		not_bound = 1;
	}

	pr_debug("%s: %s: %s\n", __func__, pdev->name, od_states[od->_state]);
	for (i = 0; i < od->hwmods_cnt; i++) {
		oh = od->hwmods[i];
		pr_debug("\t+ %s\n", oh->name);
	}

	switch (od->_state) {
	case OMAP_DEVICE_STATE_ENABLED:
		need_force_idle++;
		break;
	case OMAP_DEVICE_STATE_IDLE:
		if (!strcmp(pdev->name, "dss_rfbi")) {
			/* false information. it's not in idle state. */
			omap_device_enable(pdev);
			need_force_idle++;
			break;
		}
		break;
	case OMAP_DEVICE_STATE_UNKNOWN:
		if (!strcmp(pdev->name, "dss_rfbi") ||
			!strcmp(pdev->name, "omap-timer"))
			need_force_idle++;
		break;
	}

	if (unlikely(!strcmp(pdev->name, "omap-hsuart") ||
			!strcmp(pdev->name, "omap-gpio") ||
			!strcmp(pdev->name, "musb_hdrc") ||
			!strcmp(pdev->name, "smartreflex")))
		return 0;

	/* FORCE IDLE */
	if (need_force_idle) {
		dev_err(&pdev->dev, "PM stuff needed.\n");
		if (do_force_idle) {
			if (od->_state == OMAP_DEVICE_STATE_UNKNOWN) {
				omap_device_enable(pdev);
				for (i = 0; i < od->hwmods_cnt; i++) {
					oh = od->hwmods[i];
					omap_hwmod_set_module_autoidle(oh, 1);
				}
			}
			omap_device_idle(pdev);
		}
	}

	return 0;
}

static int _check_this_clkdm(struct clockdomain *clkdm, void *arg)
{
	unsigned int val, mask, shift;
	void __iomem *adr;
	struct clkdm_dep *cd;
	const char * const onoff_str[2] = { "OFF", "ON" };

	pr_debug("%15s: usecount %d\n",
		clkdm->name, atomic_read(&clkdm->usecount));

	if (clkdm->clkstctrl_reg) {
		adr = clkdm->clkstctrl_reg;
		mask = clkdm->clktrctrl_mask;
		val = __raw_readl(adr);

		pr_debug("%15s: clkstctrl[%p] 0x%08x (0x%x)\n",
			" ", adr, val, val & mask);
		if (likely(strcmp(clkdm->name, "d2d_clkdm"))) {
			adr = clkdm->clkstctrl_reg + 0x4;
			mask = 0x1;
			shift = 0;
			if (unlikely(!strcmp(clkdm->name, "core_l4_clkdm"))) {
				mask = 0x02;
				shift = 1;
			}
			val = __raw_readl(adr);
			pr_debug("%15s:   clkstst[%p] 0x%08x (0x%x): %s\n",
				" ", adr, val, val & mask,
				onoff_str[(val & mask) >> shift]
				); /* CLOCKACTIVITY */
		}
	}

	for (cd = clkdm->sleepdep_srcs; cd && cd->clkdm_name; cd++) {
		pr_debug("%15s sleepdep-%s: on %s, sleepdep_usecount %d\n",
			" ", cd->clkdm_name, cd->clkdm->name,
			atomic_read(&cd->sleepdep_usecount));
		val = cm_read_mod_reg(clkdm->pwrdm.ptr->prcm_offs,
			OMAP3430_CM_SLEEPDEP);
		mask = 1 << cd->clkdm->dep_bit;
		shift = __ffs(mask);
		pr_debug("%15s   0x%08x (0x%x): %s\n",
			" ", val, val & mask,
			onoff_str[(val & mask) >> shift]); /* SLEEPDEP on xx */

#if 1
		/* FORCE SLEEP */
		if ((val & mask) &&
				unlikely(!strcmp(clkdm->name, "dss_clkdm"))) {
			cm_rmw_mod_reg_bits(mask, 0,
				clkdm->pwrdm.ptr->prcm_offs,
				OMAP3430_CM_SLEEPDEP);
		}
#endif
	}

	return 0;
}

static inline void __check_before_suspend(void)
{
	int d = 1;
	bus_for_each_dev(&platform_bus_type, NULL, &d, _check_this_device);
	clkdm_for_each(_check_this_clkdm, NULL);
}

extern void lock_scratchpad_sem(void);
extern void unlock_scratchpad_sem(void);

static int omap3_pm_prepare(void)
{
#if 0
	u8 buf_from_twl;
#endif

	disable_hlt();

#if 0
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x00);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, CFG_P1_TRANSITION", 0x00, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x01);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, CFG_P2_TRANSITION", 0x01, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x02);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, CFG_P3_TRANSITION", 0x02, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x03);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, CFG_P123_TRANSITION", 0x03, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x04);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, STS_BOOT", 0x04, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x05);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, CFG_BOOT", 0x05, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x06);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SHUNDAN", 0x06, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x07);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, BOOT_BCI", 0x07, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x08);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, CFG_PWRANA1", 0x08, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x09);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, CFG_PWRANA2", 0x09, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x0b);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, BACKUP_MISC_STS", 0x0b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x0c);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, BACKUP_MISC_CFG", 0x0c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x0e);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, PROTECT_KEY", 0x0e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x0f);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, STS_HW_CONDITIONS", 0x0f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x10);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, P1_SW_EVENTS", 0x10, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x11);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, P2_SW_EVENTS", 0x11, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x12);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, P3_SW_EVENTS", 0x12, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x13);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, STS_P123_STATE", 0x13, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x14);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, PB_CFG", 0x14, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x15);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, PB_WORD_MSB", 0x15, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x16);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, PB_WORD_LSB", 0x16, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x17);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, RESERVED_A", 0x17, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x18);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, RESERVED_B", 0x18, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x19);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, RESERVED_C", 0x19, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x1a);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, RESERVED_D", 0x1a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x1b);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, RESERVED_E", 0x1b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x1c);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SEQ_ADD_W2P", 0x1c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x1d);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SEQ_ADD_P2A", 0x1d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x1e);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SEQ_ADD_A2W", 0x1e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x1f);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SEQ_ADD_A2S", 0x1f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x20);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SEQ_ADD_S2A12", 0x20, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x21);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SEQ_ADD_S2A3", 0x21, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x22);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, SEQ_ADD_WARM", 0x22, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_MASTER,&buf_from_twl, 0x23);
	printk("\n[TWL_MASTER]ADDRESS:%02x, VALUE:%02x, MEMORY_ADDRESS", 0x23, buf_from_twl);

	

	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x00);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, SC_CONFIG", 0x00, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x01);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, SC_DETECT1", 0x01, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x02);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, SC_DETECT2", 0x02, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x03);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, WATCHDOG_CF", 0x03, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x04);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, IT_CHECK_CFG", 0x04, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x05);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIBRATOR_CFG", 0x05, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x06);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, dc_GLOBAL_CFG", 0x06, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x07);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_TRIM1", 0x07, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x08);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_TRIM2", 0x08, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x09);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_TRIM1", 0x09, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x0a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_TRIM2", 0x0a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x0b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_TRIM1", 0x0b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x0c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_TRIM2", 0x0c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x0d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, MISC_CFG", 0x0d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x0e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, LS_TST_A", 0x0e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x0f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, LS_TST_B", 0x0f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x10);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, LS_TST_C", 0x10, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x11);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, LS_TST_D", 0x11, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x12);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, BB_CFG", 0x12, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x13);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, MISC_TST", 0x13, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x14);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, TRIM1", 0x14, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x15);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, TRIM2", 0x15, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x16);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, dc_TIMEOUT", 0x16, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x17);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX1_DEV_GRP", 0x17, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x18);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX1_TYPE", 0x18, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x19);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX1_REMAP", 0x19, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x1a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX1_DEDICATED", 0x1a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x1b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX2_DEV_GRP", 0x1b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x1c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX2_TYPE", 0x1c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x1d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX2_REMAP", 0x1d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x1e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX2_DEDICATED", 0x1e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x1f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX3_DEV_GRP", 0x1f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x20);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX3_TYPE", 0x20, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x21);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX3_REMAP", 0x21, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x22);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX3_DEDICATED", 0x22, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x23);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX4_DEV_GRP", 0x23, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x24);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX4_TYPE", 0x24, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x25);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX4_REMAPv", 0x25, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x26);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VAUX4_DEDICATED", 0x26, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x27);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VMMC1_DEV_GRP", 0x27, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x28);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VMMC1_TYPE", 0x28, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x29);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VMMC1_REMAP", 0x29, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x2a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VMMC1_DEDICATED", 0x2a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x2b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VMMC2_DEV_GRP", 0x2b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x2c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VMMC2_TYPE", 0x2c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x2d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, MMC2_REMAP", 0x2d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x2e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VMMC2_DEDICATED", 0x2e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x2f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL1_DEV_GRP", 0x2f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x30);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL1_TYPE", 0x30, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x31);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL1_REMAP", 0x31, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x32);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL1_DEDICATED", 0x32, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x33);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL2_DEV_GRP", 0x33, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x34);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL2_TYPE", 0x34, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x35);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL2_REMAP", 0x35, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x36);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VPLL2_DEDICATED", 0x36, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x37);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VSIM_DEV_GRP", 0x37, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x38);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VSIM_TYPE", 0x38, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x39);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VSIM_REMAP", 0x39, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x3a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VSIM_DEDICATED", 0x3a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x3b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDAC_DEV_GRP", 0x3b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x3c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDAC_TYPE", 0x3c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x3d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDAC_REMAP", 0x3d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x3e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDAC_DEDICATED", 0x3e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x3f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA1_DEV_GRP", 0x3f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x40);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA1_TYPE", 0x40, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x41);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA1_REMAP", 0x41, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x42);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA1_DEDICATE", 0x42, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x43);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA2_DEV_GRP", 0x43, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x44);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA2_TYPE", 0x44, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x45);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA2_REMAP", 0x45, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x46);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTANA2_DEDICATE", 0x46, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x47);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTDIG_DEV_GRP", 0x47, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x48);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTDIG_TYPE", 0x48, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x49);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTDIG_REMAP", 0x49, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x4a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VINTDIG_DEDICATED", 0x4a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x4b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_DEV_GRP", 0x4b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x4c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_TYPE", 0x4c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x4d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_REMAP", 0x4d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x4e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_CFG", 0x4e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x4f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_MISC_CFG", 0x4f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x50);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_TEST1", 0x50, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x51);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_TEST2", 0x51, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x52);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_OSC", 0x52, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x53);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_RESERVED", 0x53, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x54);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VIO_VSEL", 0x54, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x55);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_DEV_GRP", 0x55, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x56);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_TYPE", 0x56, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x57);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_REMAP", 0x57, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x58);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_CFG", 0x58, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x59);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_MISC_CFG", 0x59, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x5a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_TEST1", 0x5a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x5b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_TEST2", 0x5b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x5c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_OSC", 0x5c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x5d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_RESERVED", 0x5d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x5e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_VSEL", 0x5e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x5f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_VMODE_CFG", 0x5f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x60);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_VFLOOR", 0x60, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x61);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_VROOF", 0x61, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x62);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD1_STEP", 0x62, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x63);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_DEV_GRP", 0x63, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x64);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_TYPE", 0x64, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x65);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_REMAP", 0x65, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x66);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_CFG", 0x66, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x67);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_MISC_CFG", 0x67, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x68);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_TEST1", 0x68, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x69);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_TEST2", 0x69, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x6a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_OSC", 0x6a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x6b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_RESERVED", 0x6b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x6c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_VSEL", 0x6c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x6d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_VMODE_CFG", 0x6d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x6e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_VFLOOR", 0x6e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x6f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_VROOF", 0x6f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x70);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VDD2_STEP", 0x70, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x71);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB1V5_DEV_GRP", 0x71, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x72);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB1V5_TYPE", 0x72, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x73);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB1V5_REMAP", 0x73, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x74);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB1V8_DEV_GRP", 0x74, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x75);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB1V8_TYPE", 0x75, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x76);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB1V8_REMAP", 0x76, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x77);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB3V1_DEV_GRP", 0x77, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x78);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB3V1_TYPE", 0x78, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x79);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB3V1_REMAP", 0x79, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x7a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSBCP_DEV_GRP", 0x7a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x7b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSBCP_TYPE", 0x7b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x7c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSBCP_REMAP", 0x7c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x7d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB_DEDICATED1", 0x7d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x7e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, VUSB_DEDICATED2", 0x7e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x7f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, REGEN_DEV_GRP", 0x7f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x80);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, REGEN_TYPE", 0x80, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x81);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, REGEN_REMAP", 0x81, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x82);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, NRESPWRON_DEV_G", 0x82, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x83);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, NRESPWRON_TYPE", 0x83, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x84);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, NRESPWRON_REMAP", 0x84, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x85);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, CLKEN_DEV_GRP", 0x85, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x86);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, CLKEN_TYPE", 0x86, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x87);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, CLKEN_REMAP", 0x87, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x88);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, SYSEN_DEV_GRP", 0x88, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x89);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, SYSEN_TYPE", 0x89, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x8a);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, SYSEN_REMAP", 0x8a, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x8b);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, HFCLKOUT_DEV_GRP", 0x8b, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x8c);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, HFCLKOUT_TYPE", 0x8c, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x8d);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, HFCLKOUT_REMAP", 0x8d, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x8e);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, 32KCLKOUT_DEV_GR", 0x8e, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x8f);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, 32KCLKOUT_TYPE", 0x8f, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x90);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, 32KCLKOUT_REMAP", 0x90, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x91);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, TRITON_RESET_DEV_", 0x91, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x92);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, TRITON_RESET_TYPE", 0x92, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x93);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, TRITON_RESET_REMA", 0x93, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x94);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, MAINREF_DEV_GRP", 0x94, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x95);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, MAINREF_TYPE", 0x95, buf_from_twl);
	twl_i2c_read_u8(TWL4030_MODULE_PM_RECEIVER,&buf_from_twl, 0x96);
	printk("\n[TWL_RECEIVER]ADDRESS:%02x, VALUE:%02x, MAINREF_REMAP", 0x96, buf_from_twl);
#endif

	twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER,0x01, 0x22);
	twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER,0x01, 0x2a);
	twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER,0x0f, 0x88);
	twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER,0xff, 0x8a);

//LGSI_VS910_FroyoToGB_FM radio sleep shidhar.ms@lge.com_24Aug2011_START 
if(voice_get_curmode() != 0 || fmradio_get_curmode()!=0) //20101222 inbang.park@lge.com Wake lock for  FM Radio [START] 
	{
		printk("[mg.jeong] Wake state of Call");
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x0e, 0x41); //VINTANA1_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x0e, 0x45); //VINTANA2_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x0e, 0x49); //VINTDIG_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x0e, 0x87); //CLKEN_REMAP
	/* LGE_CHANGE_S [daewung.kim@lge.com] 2011-02-09, Bug Fix: insufficient RF Clock when FMR+Call both using */
	//if (voice_get_curmode() != 0) /* B Project GB FM Radio sleep issue */ // aravind.srinivas@lge.com
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x0e, 0x8D); //HFCLKOUT_REMAP
	//else // aravind.srinivas@lge.com
	//	twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x00, 0x8D); //HFCLKOUT_REMAP
	/* LGE_CHANGE_E [daewung.kim@lge.com] 2011-02-09, Bug Fix: insufficient RF Clock when FMR+Call both using */
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x0e, 0x35); //VPLL2_REMAP
//LGSI_VS910_FroyoToGB_FM radio sleep shidhar.ms@lge.com_24Aug2011_END
	}
	else
	{
		printk("[mg.jeong] Sleep state of NOCall");
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x08, 0x41); //VINTANA1_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x08, 0x45); //VINTANA2_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x08, 0x49); //VINTDIG_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x00, 0x87); //CLKEN_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x00, 0x8D); //HFCLKOUT_REMAP
		twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x00, 0x35); //VPLL2_REMAP
		/*LGE_CHANGE_S, mg.jeong@lge.com, 2011-04-24, Only pwr-key awake sleep*/
		twl_i2c_read_u8(TWL4030_MODULE_KEYPAD, &reg_save_TWL_KEYP_IMR1, 0x12);
		twl_i2c_write_u8(TWL4030_MODULE_KEYPAD, 0xff, 0x12);
	}

	return 0;
}

static int omap3_pm_suspend(void)
{
	struct power_state *pwrst;
	int state, ret = 0;

#if 0 // temporary block.. should be checked...
	
	if (cpu_is_omap3630())
		__check_before_suspend();
#endif

	omap3_pm_off_mode_enable(1);
	
#if 0 // just debug by revizes
	if (wakeup_timer_seconds || wakeup_timer_milliseconds)
		omap2_pm_wakeup_on_timer(wakeup_timer_seconds,
					 wakeup_timer_milliseconds);
#else
	if (wakeup_timer_seconds || wakeup_timer_milliseconds) {
		printk(KERN_DEBUG "wakeup_timer_seconds = %d\n"
				"wakeup_timer_milliseconds = %d\n",
				wakeup_timer_seconds, 
				wakeup_timer_milliseconds);
		omap2_pm_wakeup_on_timer(wakeup_timer_seconds,
					 wakeup_timer_milliseconds);
	}
#endif

	/* Read current next_pwrsts */
	list_for_each_entry(pwrst, &pwrst_list, node)
		pwrst->saved_state = pwrdm_read_next_pwrst(pwrst->pwrdm);
	/* Set ones wanted by suspend */
	list_for_each_entry(pwrst, &pwrst_list, node) {
		state = pwrdm_read_pwrst(pwrst->pwrdm);
		if (set_pwrdm_state(pwrst->pwrdm, pwrst->next_state))
			goto restore;
		pr_debug("%s: %d(should be %d) -> %d(should be %d)\n",
			pwrst->pwrdm->name,
			state, pwrdm_read_prev_pwrst(pwrst->pwrdm),
			pwrst->next_state, pwrdm_read_next_pwrst(pwrst->pwrdm));
		if (pwrdm_clear_all_prev_pwrst(pwrst->pwrdm))
			goto restore;
	}

	omap_uart_prepare_suspend();
	omap3_intc_suspend();

// prime@sdcmicro.com Enable PM dump [START]
//	pm_dump_on_suspend = 1;
	lock_scratchpad_sem();
	omap3_save_scratchpad_contents();
	unlock_scratchpad_sem();
	omap_sram_idle();
//	pm_dump_on_suspend = 0;
// prime@sdcmicro.com Enable PM dump [END]

restore:
#if 1
	pr_info("Read Powerdomain states..\n");
	pr_info("0 : off, 1 : retention, 2 : on-inactive, 3 : on-active\n");
#endif
	/* Restore next_pwrsts */
	list_for_each_entry(pwrst, &pwrst_list, node) {
		state = pwrdm_read_prev_pwrst(pwrst->pwrdm);
		if (state > pwrst->next_state) {
			printk(KERN_INFO "Powerdomain (%s) didn't enter "
			       "target state %d\n",
			       pwrst->pwrdm->name, pwrst->next_state);
			ret = -1;
		}
		set_pwrdm_state(pwrst->pwrdm, pwrst->saved_state);
	}
	if (ret)
		printk(KERN_ERR "Could not enter target state in pm_suspend\n");
	else
		printk(KERN_INFO "Successfully put all powerdomains "
		       "to target state\n");

	return ret;
}

static int omap3_pm_enter(suspend_state_t unused)
{
	int ret = 0;

	switch (suspend_state) {
	case PM_SUSPEND_STANDBY:
	case PM_SUSPEND_MEM:
		ret = omap3_pm_suspend();
		break;
	default:
		ret = -EINVAL;
	}

	return ret;
}

static void omap3_pm_finish(void)
{
	enable_hlt();
	twl_i2c_write_u8(TWL4030_MODULE_KEYPAD, reg_save_TWL_KEYP_IMR1, 0x12);
}

/* Hooks to enable / disable UART interrupts during suspend */
static int omap3_pm_begin(suspend_state_t state)
{
	suspend_state = state;
	omap_uart_enable_irqs(0);
	return 0;
}

extern void omap_uart_disable_rtspullup_exported(unsigned int num);

static void omap3_pm_end(void)
{
	suspend_state = PM_SUSPEND_ON;
	omap_uart_enable_irqs(1);
	//TESTBT
	omap_uart_disable_rtspullup_exported(1); 
	return;
}

static struct platform_suspend_ops omap_pm_ops = {
	.begin		= omap3_pm_begin,
	.end		= omap3_pm_end,
	.prepare	= omap3_pm_prepare,
	.enter		= omap3_pm_enter,
	.finish		= omap3_pm_finish,
	.valid		= suspend_valid_only_mem,
};
#endif /* CONFIG_SUSPEND */


/**
 * omap3_iva_idle(): ensure IVA is in idle so it can be put into
 *                   retention
 *
 * In cases where IVA2 is activated by bootcode, it may prevent
 * full-chip retention or off-mode because it is not idle.  This
 * function forces the IVA2 into idle state so it can go
 * into retention/off and thus allow full-chip retention/off.
 *
 **/
static void __init omap3_iva_idle(void)
{
	/* ensure IVA2 clock is disabled */
	cm_write_mod_reg(0, OMAP3430_IVA2_MOD, CM_FCLKEN);

	/* if no clock activity, nothing else to do */
	if (!(cm_read_mod_reg(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKSTST) &
	      OMAP3430_CLKACTIVITY_IVA2_MASK))
		return;

	/* Reset IVA2 */
	prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK |
			  OMAP3430_RST2_IVA2_MASK |
			  OMAP3430_RST3_IVA2_MASK,
			  OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);

	/* Enable IVA2 clock */
	cm_write_mod_reg(OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_MASK,
			 OMAP3430_IVA2_MOD, CM_FCLKEN);

	/* Set IVA2 boot mode to 'idle' */
	omap_ctrl_writel(OMAP3_IVA2_BOOTMOD_IDLE,
			 OMAP343X_CONTROL_IVA2_BOOTMOD);

	/* Un-reset IVA2 */
	prm_write_mod_reg(0, OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);

	/* Disable IVA2 clock */
	cm_write_mod_reg(0, OMAP3430_IVA2_MOD, CM_FCLKEN);

	/* Reset IVA2 */
	prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK |
			  OMAP3430_RST2_IVA2_MASK |
			  OMAP3430_RST3_IVA2_MASK,
			  OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);
}

static void __init omap3_d2d_idle(void)
{
	u16 mask, padconf;

	/* In a stand alone OMAP3430 where there is not a stacked
	 * modem for the D2D Idle Ack and D2D MStandby must be pulled
	 * high. S CONTROL_PADCONF_SAD2D_IDLEACK and
	 * CONTROL_PADCONF_SAD2D_MSTDBY to have a pull up. */
	mask = (1 << 4) | (1 << 3); /* pull-up, enabled */
	padconf = omap_ctrl_readw(OMAP3_PADCONF_SAD2D_MSTANDBY);
	padconf |= mask;
	omap_ctrl_writew(padconf, OMAP3_PADCONF_SAD2D_MSTANDBY);

	padconf = omap_ctrl_readw(OMAP3_PADCONF_SAD2D_IDLEACK);
	padconf |= mask;
	omap_ctrl_writew(padconf, OMAP3_PADCONF_SAD2D_IDLEACK);

	/* reset modem */
	prm_write_mod_reg(OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RSTPWRON_MASK |
			  OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RST_MASK,
			  CORE_MOD, OMAP2_RM_RSTCTRL);
	prm_write_mod_reg(0, CORE_MOD, OMAP2_RM_RSTCTRL);
}

static void __init prcm_setup_regs(void)
{
	//2011_01_13 by seunghyun.yi@lge.com for UART4 [START]	
	u32 omap3630_auto_uart4 = cpu_is_omap3630() ? OMAP3630_AUTO_UART4 : 0;
	u32 omap3630_en_uart4 = cpu_is_omap3630() ? OMAP3630_EN_UART4 : 0;
	//2011_01_13 by seunghyun.yi@lge.com for UART4 [END]	

	/* XXX Reset all wkdeps. This should be done when initializing
	 * powerdomains */
	prm_write_mod_reg(0, OMAP3430_IVA2_MOD, PM_WKDEP);
	prm_write_mod_reg(0, MPU_MOD, PM_WKDEP);
	prm_write_mod_reg(0, OMAP3430_DSS_MOD, PM_WKDEP);
	prm_write_mod_reg(0, OMAP3430_NEON_MOD, PM_WKDEP);
	prm_write_mod_reg(0, OMAP3430_CAM_MOD, PM_WKDEP);
	prm_write_mod_reg(0, OMAP3430_PER_MOD, PM_WKDEP);
	if (omap_rev() > OMAP3430_REV_ES1_0) {
		prm_write_mod_reg(0, OMAP3430ES2_SGX_MOD, PM_WKDEP);
		prm_write_mod_reg(0, OMAP3430ES2_USBHOST_MOD, PM_WKDEP);
	} else
		prm_write_mod_reg(0, GFX_MOD, PM_WKDEP);

	/*
	 * Enable interface clock autoidle for all modules.
	 * Note that in the long run this should be done by clockfw
	 */
	//2011_01_13 by seunghyun.yi@lge.com for UART4 
	//added => omap3630_auto_uart4 
	cm_write_mod_reg(
	/* sudhir Start */
		/* omap3630_auto_uart4 | //disable UART4*/
	/* sudhir end */
		OMAP3430_AUTO_MODEM_MASK |
		OMAP3430ES2_AUTO_MMC3_MASK |
		OMAP3430ES2_AUTO_ICR_MASK |
		OMAP3430_AUTO_AES2_MASK |
		OMAP3430_AUTO_SHA12_MASK |
		OMAP3430_AUTO_DES2_MASK |
		OMAP3430_AUTO_MMC2_MASK |
		OMAP3430_AUTO_MMC1_MASK |
		OMAP3430_AUTO_MSPRO_MASK |
		OMAP3430_AUTO_HDQ_MASK |
		OMAP3430_AUTO_MCSPI4_MASK |
		OMAP3430_AUTO_MCSPI3_MASK |
		OMAP3430_AUTO_MCSPI2_MASK |
		OMAP3430_AUTO_MCSPI1_MASK |
		OMAP3430_AUTO_I2C3_MASK |
		OMAP3430_AUTO_I2C2_MASK |
		OMAP3430_AUTO_I2C1_MASK |
		OMAP3430_AUTO_UART2_MASK |
		OMAP3430_AUTO_UART1_MASK |
		OMAP3430_AUTO_GPT11_MASK |
		OMAP3430_AUTO_GPT10_MASK |
		OMAP3430_AUTO_MCBSP5_MASK |
		OMAP3430_AUTO_MCBSP1_MASK |
		OMAP3430ES1_AUTO_FAC_MASK | /* This is es1 only */
		OMAP3430_AUTO_MAILBOXES_MASK |
		OMAP3430_AUTO_OMAPCTRL_MASK |
		OMAP3430ES1_AUTO_FSHOSTUSB_MASK |
		OMAP3430_AUTO_HSOTGUSB_MASK |
		OMAP3430_AUTO_SAD2D_MASK |
		OMAP3430_AUTO_SSI_MASK,
		CORE_MOD, CM_AUTOIDLE1);

	cm_write_mod_reg(
		OMAP3430_AUTO_PKA_MASK |
		OMAP3430_AUTO_AES1_MASK |
		OMAP3430_AUTO_RNG_MASK |
		OMAP3430_AUTO_SHA11_MASK |
		OMAP3430_AUTO_DES1_MASK,
		CORE_MOD, CM_AUTOIDLE2);

	if (omap_rev() > OMAP3430_REV_ES1_0) {
		cm_write_mod_reg(
			OMAP3430_AUTO_MAD2D_MASK |
			OMAP3430ES2_AUTO_USBTLL_MASK,
			CORE_MOD, CM_AUTOIDLE3);
	}

	cm_write_mod_reg(
		OMAP3430_AUTO_WDT2_MASK |
		OMAP3430_AUTO_WDT1_MASK |
		OMAP3430_AUTO_GPIO1_MASK |
		OMAP3430_AUTO_32KSYNC_MASK |
		OMAP3430_AUTO_GPT12_MASK |
		OMAP3430_AUTO_GPT1_MASK,
		WKUP_MOD, CM_AUTOIDLE);

	cm_write_mod_reg(
		OMAP3430_AUTO_DSS_MASK,
		OMAP3430_DSS_MOD,
		CM_AUTOIDLE);

	cm_write_mod_reg(
		OMAP3430_AUTO_CAM_MASK,
		OMAP3430_CAM_MOD,
		CM_AUTOIDLE);

	//2011_01_13 by seunghyun.yi@lge.com for UART4 [START]	
	//added => omap3630_auto_uart4 
	cm_write_mod_reg(
		omap3630_auto_uart4 |
		OMAP3430_AUTO_GPIO6_MASK |
		OMAP3430_AUTO_GPIO5_MASK |
		OMAP3430_AUTO_GPIO4_MASK |
		OMAP3430_AUTO_GPIO3_MASK |
		OMAP3430_AUTO_GPIO2_MASK |
		OMAP3430_AUTO_WDT3_MASK |
		OMAP3430_AUTO_UART3_MASK |
		OMAP3430_AUTO_GPT9_MASK |
		OMAP3430_AUTO_GPT8_MASK |
		OMAP3430_AUTO_GPT7_MASK |
		OMAP3430_AUTO_GPT6_MASK |
		OMAP3430_AUTO_GPT5_MASK |
		OMAP3430_AUTO_GPT4_MASK |
		OMAP3430_AUTO_GPT3_MASK |
		OMAP3430_AUTO_GPT2_MASK |
		OMAP3430_AUTO_MCBSP4_MASK |
		OMAP3430_AUTO_MCBSP3_MASK |
		OMAP3430_AUTO_MCBSP2_MASK,
		OMAP3430_PER_MOD,
		CM_AUTOIDLE);

	if (omap_rev() > OMAP3430_REV_ES1_0) {
		cm_write_mod_reg(
			OMAP3430ES2_AUTO_USBHOST_MASK,
			OMAP3430ES2_USBHOST_MOD,
			CM_AUTOIDLE);
	}

	omap_ctrl_writel(OMAP3430_AUTOIDLE_MASK, OMAP2_CONTROL_SYSCONFIG);

	/*
	 * Set all plls to autoidle. This is needed until autoidle is
	 * enabled by clockfw
	 */
	cm_write_mod_reg(1 << OMAP3430_AUTO_IVA2_DPLL_SHIFT,
			 OMAP3430_IVA2_MOD, CM_AUTOIDLE2);
	cm_write_mod_reg(1 << OMAP3430_AUTO_MPU_DPLL_SHIFT,
			 MPU_MOD,
			 CM_AUTOIDLE2);
	cm_write_mod_reg((1 << OMAP3430_AUTO_PERIPH_DPLL_SHIFT),
			 PLL_MOD,
			 CM_AUTOIDLE);
	cm_write_mod_reg(1 << OMAP3430ES2_AUTO_PERIPH2_DPLL_SHIFT,
			 PLL_MOD,
			 CM_AUTOIDLE2);

	/*
	 * Enable control of expternal oscillator through
	 * sys_clkreq. In the long run clock framework should
	 * take care of this.
	 */
	prm_rmw_mod_reg_bits(OMAP_AUTOEXTCLKMODE_MASK,
			     1 << OMAP_AUTOEXTCLKMODE_SHIFT,
			     OMAP3430_GR_MOD,
			     OMAP3_PRM_CLKSRC_CTRL_OFFSET);

	/* setup wakup source:
	 *  By OMAP3630ES1.x and OMAP3430ES3.1 TRM, S/W must take care
	 *  the EN_IO and EN_IO_CHAIN bits in sleep-wakeup sequences.
	 */
	prm_write_mod_reg(OMAP3430_EN_GPIO1_MASK | OMAP3430_EN_GPT1_MASK |
			  OMAP3430_EN_GPT12_MASK, WKUP_MOD, PM_WKEN);
	if (omap_rev() < OMAP3430_REV_ES3_1)
		prm_set_mod_reg_bits(OMAP3430_EN_IO_MASK, WKUP_MOD, PM_WKEN);
	/* No need to write EN_IO, that is always enabled */
	prm_write_mod_reg(OMAP3430_GRPSEL_GPIO1_MASK |
			  OMAP3430_GRPSEL_GPT1_MASK |
			  OMAP3430_GRPSEL_GPT12_MASK,
			  WKUP_MOD, OMAP3430_PM_MPUGRPSEL);
	/* For some reason IO doesn't generate wakeup event even if
	 * it is selected to mpu wakeup goup */
	prm_write_mod_reg(OMAP3430_IO_EN_MASK | OMAP3430_WKUP_EN_MASK,
			  OCP_MOD, OMAP3_PRM_IRQENABLE_MPU_OFFSET);

	/* Enable PM_WKEN to support DSS LPR */
	prm_write_mod_reg(OMAP3430_PM_WKEN_DSS_EN_DSS_MASK,
				OMAP3430_DSS_MOD, PM_WKEN);

	/* Enable wakeups in PER */
	//2011_01_13 by seunghyun.yi@lge.com for UART4	added : omap3630_en_uart4
	prm_write_mod_reg(OMAP3430_EN_GPIO2_MASK | OMAP3430_EN_GPIO3_MASK |
			  OMAP3430_EN_GPIO4_MASK | OMAP3430_EN_GPIO5_MASK |
			  OMAP3430_EN_GPIO6_MASK | OMAP3430_EN_UART3_MASK |
			  OMAP3430_EN_MCBSP2_MASK | OMAP3430_EN_MCBSP3_MASK |
			  OMAP3430_EN_MCBSP4_MASK | omap3630_en_uart4,
			  OMAP3430_PER_MOD, PM_WKEN);
	/* and allow them to wake up MPU */
	//2011_01_13 by seunghyun.yi@lge.com for UART4 added : omap3630_en_uart4
	prm_write_mod_reg(OMAP3430_GRPSEL_GPIO2_MASK |
			  OMAP3430_GRPSEL_GPIO3_MASK |
			  OMAP3430_GRPSEL_GPIO4_MASK |
			  OMAP3430_GRPSEL_GPIO5_MASK |
			  OMAP3430_GRPSEL_GPIO6_MASK |
			  OMAP3430_GRPSEL_UART3_MASK |
			  OMAP3430_GRPSEL_MCBSP2_MASK |
			  OMAP3430_GRPSEL_MCBSP3_MASK |
			  OMAP3430_GRPSEL_MCBSP4_MASK |
			  omap3630_en_uart4,
			  OMAP3430_PER_MOD, OMAP3430_PM_MPUGRPSEL);

	/* Don't attach IVA interrupts */
	prm_write_mod_reg(0, WKUP_MOD, OMAP3430_PM_IVAGRPSEL);
	prm_write_mod_reg(0, CORE_MOD, OMAP3430_PM_IVAGRPSEL1);
	prm_write_mod_reg(0, CORE_MOD, OMAP3430ES2_PM_IVAGRPSEL3);
	prm_write_mod_reg(0, OMAP3430_PER_MOD, OMAP3430_PM_IVAGRPSEL);

	/* Clear any pending 'reset' flags */
	prm_write_mod_reg(0xffffffff, MPU_MOD, OMAP2_RM_RSTST);
	prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP2_RM_RSTST);
	prm_write_mod_reg(0xffffffff, OMAP3430_PER_MOD, OMAP2_RM_RSTST);
	prm_write_mod_reg(0xffffffff, OMAP3430_EMU_MOD, OMAP2_RM_RSTST);
	prm_write_mod_reg(0xffffffff, OMAP3430_NEON_MOD, OMAP2_RM_RSTST);
	prm_write_mod_reg(0xffffffff, OMAP3430_DSS_MOD, OMAP2_RM_RSTST);
	prm_write_mod_reg(0xffffffff, OMAP3430ES2_USBHOST_MOD, OMAP2_RM_RSTST);

	/* Clear any pending PRCM interrupts */
	prm_write_mod_reg(0, OCP_MOD, OMAP3_PRM_IRQSTATUS_MPU_OFFSET);

	omap3_iva_idle();
	omap3_d2d_idle();
}

void omap3_pm_off_mode_enable(int enable)
{
	struct power_state *pwrst;
	u32 state;

	if (enable)
		state = PWRDM_POWER_OFF;
	else
		state = PWRDM_POWER_RET;

#ifdef CONFIG_CPU_IDLE
	omap3_cpuidle_update_states();
#endif

	list_for_each_entry(pwrst, &pwrst_list, node) {
		pwrst->next_state = state;
		set_pwrdm_state(pwrst->pwrdm, state);
	}
}

int omap3_pm_get_suspend_state(struct powerdomain *pwrdm)
{
	struct power_state *pwrst;

	list_for_each_entry(pwrst, &pwrst_list, node) {
		if (pwrst->pwrdm == pwrdm)
			return pwrst->next_state;
	}
	return -EINVAL;
}

int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state)
{
	struct power_state *pwrst;

	list_for_each_entry(pwrst, &pwrst_list, node) {
		if (pwrst->pwrdm == pwrdm) {
			pwrst->next_state = state;
			return 0;
		}
	}
	return -EINVAL;
}

static int __init pwrdms_setup(struct powerdomain *pwrdm, void *unused)
{
	struct power_state *pwrst;

	if (!pwrdm->pwrsts)
		return 0;

	pwrst = kmalloc(sizeof(struct power_state), GFP_ATOMIC);
	if (!pwrst)
		return -ENOMEM;
	pwrst->pwrdm = pwrdm;
	pwrst->next_state = PWRDM_POWER_RET;
	list_add(&pwrst->node, &pwrst_list);

	if (pwrdm_has_hdwr_sar(pwrdm))
		pwrdm_enable_hdwr_sar(pwrdm);

	return set_pwrdm_state(pwrst->pwrdm, pwrst->next_state);
}

/*
 * Enable hw supervised mode for all clockdomains if it's
 * supported. Initiate sleep transition for other clockdomains, if
 * they are not used
 */
static int __init clkdms_setup(struct clockdomain *clkdm, void *unused)
{
	clkdm_clear_all_wkdeps(clkdm);
	clkdm_clear_all_sleepdeps(clkdm);

	if (clkdm->flags & CLKDM_CAN_ENABLE_AUTO)
		omap2_clkdm_allow_idle(clkdm);
	else if (clkdm->flags & CLKDM_CAN_FORCE_SLEEP &&
		 atomic_read(&clkdm->usecount) == 0)
		omap2_clkdm_sleep(clkdm);
	return 0;
}

void omap_push_sram_idle(void)
{
	_omap_sram_idle = omap_sram_push(omap34xx_cpu_suspend,
					omap34xx_cpu_suspend_sz);
	if (omap_type() != OMAP2_DEVICE_TYPE_GP)
		_omap_save_secure_sram = omap_sram_push(save_secure_ram_context,
				save_secure_ram_context_sz);
}


#if defined(CONFIG_MACH_LGE_OMAP3)
static int prcm_prepare_reboot(struct notifier_block *this, unsigned long code,
					void *x)
{
	if ((code == SYS_DOWN) || (code == SYS_HALT) ||
		(code == SYS_POWER_OFF)) {
		//set_opps_max();
	}
	return NOTIFY_DONE;
}

static struct notifier_block prcm_notifier = {
	.notifier_call	= prcm_prepare_reboot,
	.next		= NULL,
	.priority	= INT_MAX,
};

static int panic_prepare_reboot(struct notifier_block *this,
					unsigned long code, void *x)
{
	//set_opps_max();
	return NOTIFY_DONE;
}

static struct notifier_block prcm_panic_notifier = {
	.notifier_call	= panic_prepare_reboot,
	.next		= NULL,
	.priority	= INT_MAX,
};
#endif	// defined(CONFIG_MACH_LGE_OMAP3)


static int __init omap3_pm_init(void)
{
	struct power_state *pwrst, *tmp;
	struct clockdomain *neon_clkdm, *per_clkdm, *mpu_clkdm, *core_clkdm;
	int ret;

	if (!cpu_is_omap34xx())
		return -ENODEV;

	printk(KERN_ERR "Power Management for TI OMAP3.\n");

	/* XXX prcm_setup_regs needs to be before enabling hw
	 * supervised mode for powerdomains */
	prcm_setup_regs();

// 20100905 sookyoung.kim@lge.com Turn off unneccessary LDOs [START_LGE]
	twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x0e, 0x88);	// SYSEN_DEV_GRP
	twl_i2c_write_u8(TWL4030_MODULE_PM_RECEIVER, 0x00, 0x8a);	// SYSEN_REMAP
// 20100905 sookyoung.kim@lge.com Turn off unneccessary LDOs [END_LGE]

	ret = request_irq(INT_34XX_PRCM_MPU_IRQ,
			  (irq_handler_t)prcm_interrupt_handler,
			  IRQF_DISABLED, "prcm", NULL);
	if (ret) {
		printk(KERN_ERR "request_irq failed to register for 0x%x\n",
		       INT_34XX_PRCM_MPU_IRQ);
		goto err1;
	}

	ret = pwrdm_for_each(pwrdms_setup, NULL);
	if (ret) {
		printk(KERN_ERR "Failed to setup powerdomains\n");
		goto err2;
	}

	(void) clkdm_for_each(clkdms_setup, NULL);

	mpu_pwrdm = pwrdm_lookup("mpu_pwrdm");
	if (mpu_pwrdm == NULL) {
		printk(KERN_ERR "Failed to get mpu_pwrdm\n");
		goto err2;
	}

	neon_pwrdm = pwrdm_lookup("neon_pwrdm");
	per_pwrdm = pwrdm_lookup("per_pwrdm");
	core_pwrdm = pwrdm_lookup("core_pwrdm");
	cam_pwrdm = pwrdm_lookup("cam_pwrdm");
	dss_pwrdm = pwrdm_lookup("dss_pwrdm");

	neon_clkdm = clkdm_lookup("neon_clkdm");
	mpu_clkdm = clkdm_lookup("mpu_clkdm");
	per_clkdm = clkdm_lookup("per_clkdm");
	core_clkdm = clkdm_lookup("core_clkdm");

	omap_push_sram_idle();
#ifdef CONFIG_SUSPEND
	suspend_set_ops(&omap_pm_ops);
#endif /* CONFIG_SUSPEND */

	pm_idle = omap3_pm_idle;
	omap3_idle_init();

/* LGE_CHANGE_S [LS855:bking.moon@lge.com] 2011-07-15, */ 
#if 1 /* OMAPS00244637 - realted to "cm: Module associated with clock dss1_alwon_fck didn't enable in 100000 tries" */
	omap3_pm_off_mode_enable(1); /* Add this line of code*/
#endif 
/* LGE_CHANGE_E [LS855:bking.moon@lge.com] 2011-07-15 */

	clkdm_add_wkdep(neon_clkdm, mpu_clkdm);
//LGSI Saravanan TI Patch 13759
	/*
	 * Part of fix for errata i468.
	 * GPIO pad spurious transition (glitch/spike) upon wakeup
	 * from SYSTEM OFF mode.
	 */
	if (omap_rev() <= OMAP3630_REV_ES1_2) {
		struct clockdomain *wkup_clkdm;

		clkdm_add_wkdep(per_clkdm, core_clkdm);

		/* Also part of fix for errata i582. */
		wkup_clkdm = clkdm_lookup("wkup_clkdm");
		if (wkup_clkdm)
			clkdm_add_wkdep(per_clkdm, wkup_clkdm);
		else
			printk(KERN_ERR "%s: failed to look up wkup clock "
				"domain\n", __func__);
	}
//LGSI Saravanan TI Patch 13759
//LGSI Saravanan TI Patch 13948
	if (cpu_is_omap3630())
		pm34xx_errata |= RTA_ERRATA_i608;
	/*
	 * RTA is disabled during initialization as per errata i608
	 * it is safer to disable rta by the bootloader, but we would like
	 * to be doubly sure here and prevent any mishaps.
	 */
	if (IS_PM34XX_ERRATA(RTA_ERRATA_i608))
		omap_ctrl_writel(OMAP36XX_RTA_DISABLE,
				OMAP36XX_CONTROL_MEM_RTA_CTRL);
//LGSI Saravanan TI Patch 13948
	omap3_save_scratchpad_contents();

#if defined(CONFIG_MACH_LGE_OMAP3)
	register_reboot_notifier(&prcm_notifier);
	atomic_notifier_chain_register(&panic_notifier_list,
					&prcm_panic_notifier);
#endif // defined(CONFIG_MACH_LGE_OMAP3)

err1:
	return ret;
err2:
	free_irq(INT_34XX_PRCM_MPU_IRQ, NULL);
	list_for_each_entry_safe(pwrst, tmp, &pwrst_list, node) {
		list_del(&pwrst->node);
		kfree(pwrst);
	}
	return ret;
}

static int __init omap3_pm_early_init(void)
{
	prm_clear_mod_reg_bits(1 << 3, OMAP3430_GR_MOD,
				OMAP3_PRM_POLCTRL_OFFSET);

	//configure_vc();

	return 0;
}
/*LGE_CHANGE_E, mg.jeong@lge.com, 2011-01-, Reason*/


arch_initcall(omap3_pm_early_init);
late_initcall(omap3_pm_init);

void __init pm_alloc_secure_ram(void)
{
	if (omap_type() != OMAP2_DEVICE_TYPE_GP) {
		omap3_secure_ram_storage =
			alloc_bootmem_low_pages(secure_copy_data.size);
		if (!omap3_secure_ram_storage)
			pr_err("Memory alloc failed for secure RAM context.\n");
	}
}
