<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='604' ll='606' type='bool llvm::GCNSubtarget::hasAddNoCarry() const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='600'>/// \returns true if the target has integer add/sub instructions that do not
  /// produce a carry-out. This includes v_add_[iu]32, v_sub_[iu]32,
  /// v_add_[iu]16, and v_sub_[iu]16, all of which support the clamp modifier
  /// for saturation.</doc>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='211462' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='211463' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='211509' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1228' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel20SelectDS1Addr1OffsetEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1338' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18SelectDSReadWrite2EN4llvm7SDValueERS2_S3_S3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1734' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16SelectFlatOffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='142' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector30computeAvailableModuleFeaturesEPKNS_12GCNSubtargetE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='144' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector30computeAvailableModuleFeaturesEPKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='313' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='516' u='c' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='445' u='c' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4216' u='c' c='_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4220' u='c' c='_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5745' u='c' c='_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5862' u='c' c='_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6953' u='c' c='_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6969' u='c' c='_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE'/>
