#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep  2 23:20:27 2023
# Process ID: 11292
# Current directory: C:/Users/liyon/Desktop/Kernel_rbf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8232 C:\Users\liyon\Desktop\Kernel_rbf\Kernel_rbf.xpr
# Log file: C:/Users/liyon/Desktop/Kernel_rbf/vivado.log
# Journal file: C:/Users/liyon/Desktop/Kernel_rbf\vivado.jou
# Running On: DESKTOP-L6ICV7M, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16520 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::basys3:1.2' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1130.375 ; gain = 328.680
update_compile_order -fileset sources_1
close [ open C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_55bits.vhd w ]
add_files C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_55bits.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_55bits.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_55bits.vhd
file delete -force C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_55bits.vhd
close [ open C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd w ]
add_files C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd
update_compile_order -fileset sources_1
set_property top Multiplier_gamma [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Multiplier_gamma_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Multiplier_gamma_tb.vhd
update_compile_order -fileset sim_1
set_property top Multiplier_gamma_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_gamma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_56bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Multiplier_gamma_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_32bits [adder_unsigned_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_56bits [adder_unsigned_56bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_gamma [multiplier_gamma_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_gamma_tb
Built simulation snapshot Multiplier_gamma_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_gamma_tb_behav -key {Behavioral:sim_1:Functional:Multiplier_gamma_tb} -tclbatch {Multiplier_gamma_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Multiplier_gamma_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_gamma_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1224.570 ; gain = 25.656
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_gamma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 40 elements; expected 56 [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:95]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_gamma_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_gamma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 40 elements; expected 56 [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:95]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_gamma_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_gamma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_32bits [adder_unsigned_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_56bits [adder_unsigned_56bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_gamma [multiplier_gamma_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_gamma_tb
Built simulation snapshot Multiplier_gamma_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_gamma_tb_behav -key {Behavioral:sim_1:Functional:Multiplier_gamma_tb} -tclbatch {Multiplier_gamma_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Multiplier_gamma_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_gamma_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <12> is out of range [11:0] of array <input_b> [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:117]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_gamma_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/Users/liyon/Desktop/Kernel_rbf/Multiplier_gamma_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_gamma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <12> is out of range [11:0] of array <input_b> [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:117]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_gamma_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_gamma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_32bits [adder_unsigned_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_56bits [adder_unsigned_56bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_gamma [multiplier_gamma_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_gamma_tb
Built simulation snapshot Multiplier_gamma_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_gamma_tb_behav -key {Behavioral:sim_1:Functional:Multiplier_gamma_tb} -tclbatch {Multiplier_gamma_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Multiplier_gamma_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_gamma_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_gamma_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_gamma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_gamma_tb_behav xil_defaultlib.Multiplier_gamma_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
save_wave_config {C:/Users/liyon/Desktop/Kernel_rbf/Multiplier_gamma_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd w ]
add_files C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd
update_compile_order -fileset sources_1
set_property top Kernel_rbf [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd
update_compile_order -fileset sim_1
set_property top Kernel_rbf_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Kernel_rbf_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Kernel_rbf_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Kernel_rbf_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Exponential.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Exponential'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Negate_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Negate_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_Difference'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Subtractor_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Subtractor_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_Inv_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 44 elements; formal 'output' expects 11 [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:243]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit kernel_rbf_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Kernel_rbf_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Kernel_rbf_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Kernel_rbf_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 44 elements; expected 11 [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit kernel_rbf_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Kernel_rbf_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Kernel_rbf_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Kernel_rbf_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 44 elements; formal 'output' expects 11 [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd:101]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit kernel_rbf_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Kernel_rbf_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Kernel_rbf_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Kernel_rbf_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Kernel_rbf_tb_behav xil_defaultlib.Kernel_rbf_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_28bits [twos_complement_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_Inv_28bits [twos_complement_inv_28bits_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Negate_28bits [negate_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_28bits [adder_unsigned_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Subtractor_28bits [subtractor_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_32bits [adder_unsigned_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_56bits [adder_unsigned_56bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_28bits [multiplier_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Square_28bits [square_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Square_Difference [square_difference_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_44bits [adder_unsigned_44bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_gamma [multiplier_gamma_default]
Compiling architecture behavioral of entity xil_defaultlib.Exponential [exponential_default]
Compiling architecture behavioral of entity xil_defaultlib.Kernel_rbf [kernel_rbf_default]
Compiling architecture behavioral of entity xil_defaultlib.kernel_rbf_tb
Built simulation snapshot Kernel_rbf_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Kernel_rbf_tb_behav -key {Behavioral:sim_1:Functional:Kernel_rbf_tb} -tclbatch {Kernel_rbf_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Kernel_rbf_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Kernel_rbf_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.762 ; gain = 53.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Sep  3 00:37:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Kernel_rbf
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2021.086 ; gain = 396.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Kernel_rbf' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:56]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_0' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:42]
INFO: [Synth 8-3491] module 'Subtractor_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Subtractor_28bits.vhd:36' bound to instance 'Subtractor_28bits_0' of component 'Subtractor_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Subtractor_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Subtractor_28bits.vhd:44]
INFO: [Synth 8-3491] module 'Negate_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Negate_28bits.vhd:34' bound to instance 'Negate_28bits_0' of component 'Negate_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Subtractor_28bits.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Negate_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Negate_28bits.vhd:40]
INFO: [Synth 8-3491] module 'Twos_Complement_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_28bits.vhd:35' bound to instance 'Twos_Complement_0' of component 'Twos_Complement_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Negate_28bits.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Twos_Complement_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Twos_Complement_28bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_28bits.vhd:41]
INFO: [Synth 8-3491] module 'Twos_Complement_Inv_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_Inv_28bits.vhd:35' bound to instance 'Twos_Complement_Inv_0' of component 'Twos_Complement_Inv_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Negate_28bits.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Twos_Complement_Inv_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_Inv_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Twos_Complement_Inv_28bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_Inv_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Negate_28bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Negate_28bits.vhd:40]
INFO: [Synth 8-3491] module 'Adder_Unsigned_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd:34' bound to instance 'Adder_Unsigned_28bits_0' of component 'Adder_Unsigned_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Subtractor_28bits.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_0' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_0' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_1bit' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_1bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_1' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:73]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_2' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:81]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_3' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_4bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_0' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_1' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_8bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_16bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:34' bound to instance 'Adder_Unsigned_16bits_0' of component 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_1' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_16bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_28bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Subtractor_28bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Subtractor_28bits.vhd:44]
INFO: [Synth 8-3491] module 'Square_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_28bits.vhd:34' bound to instance 'Square_28bits_0' of component 'Square_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Square_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_28bits.vhd:41]
INFO: [Synth 8-3491] module 'Twos_Complement_Inv_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_Inv_28bits.vhd:35' bound to instance 'Twos_Complement_Inv_0' of component 'Twos_Complement_Inv_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_28bits.vhd:61]
INFO: [Synth 8-3491] module 'Multiplier_28bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:34' bound to instance 'Multiplier_28bits_0' of component 'Multiplier_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_28bits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Multiplier_28bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:41]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_0' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:81]
INFO: [Synth 8-3491] module 'Adder_Unsigned_16bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:34' bound to instance 'Adder_Unsigned_16bits_0' of component 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:89]
INFO: [Synth 8-3491] module 'Adder_Unsigned_32bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_32bits.vhd:34' bound to instance 'Adder_Unsigned_32bits_0' of component 'Adder_Unsigned_32bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_32bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_32bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_16bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:34' bound to instance 'Adder_Unsigned_16bits_0' of component 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_32bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder_Unsigned_16bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd:34' bound to instance 'Adder_Unsigned_16bits_1' of component 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_32bits.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_32bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_32bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_56bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_1' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:203]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_2' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:211]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_3' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:219]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_4' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:227]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_5' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:235]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_6' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:243]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_7' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:251]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_8' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:259]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_9' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:267]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_10' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:275]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_11' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:283]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_12' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:291]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_13' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:299]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_14' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:307]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_15' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:315]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_16' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:323]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_17' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:331]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_18' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:339]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_19' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:347]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_20' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:355]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_21' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:363]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_22' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:371]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_23' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:379]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_24' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:387]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_25' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:395]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_26' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:403]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_28bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Square_28bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Square_Difference' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:42]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_1' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:130]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_2' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:137]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_3' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:144]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_4' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:151]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_5' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:158]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_6' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:165]
INFO: [Synth 8-3491] module 'Square_Difference' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd:34' bound to instance 'Square_Difference_7' of component 'Square_Difference' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:172]
INFO: [Synth 8-3491] module 'Adder_Unsigned_44bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:34' bound to instance 'Adder_Unsigned_44bits_00' of component 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_0' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:81]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:89]
INFO: [Synth 8-3491] module 'Adder_Unsigned_32bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_32bits.vhd:34' bound to instance 'Adder_Unsigned_32bits_0' of component 'Adder_Unsigned_32bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_44bits' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_44bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:34' bound to instance 'Adder_Unsigned_44bits_01' of component 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:187]
INFO: [Synth 8-3491] module 'Adder_Unsigned_44bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:34' bound to instance 'Adder_Unsigned_44bits_02' of component 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:195]
INFO: [Synth 8-3491] module 'Adder_Unsigned_44bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:34' bound to instance 'Adder_Unsigned_44bits_03' of component 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:203]
INFO: [Synth 8-3491] module 'Adder_Unsigned_44bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:34' bound to instance 'Adder_Unsigned_44bits_10' of component 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:211]
INFO: [Synth 8-3491] module 'Adder_Unsigned_44bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:34' bound to instance 'Adder_Unsigned_44bits_11' of component 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:219]
INFO: [Synth 8-3491] module 'Adder_Unsigned_44bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd:34' bound to instance 'Adder_Unsigned_44bits_20' of component 'Adder_Unsigned_44bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:227]
INFO: [Synth 8-3491] module 'Multiplier_gamma' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:34' bound to instance 'Multiplier_gamma_0' of component 'Multiplier_gamma' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:235]
INFO: [Synth 8-638] synthesizing module 'Multiplier_gamma' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:41]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_0' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:116]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_1' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:124]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_2' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:132]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_3' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:140]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_4' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:148]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_5' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:156]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_6' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:164]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_7' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:172]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_8' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:180]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_9' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:188]
INFO: [Synth 8-3491] module 'Adder_Unsigned_56bits' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd:34' bound to instance 'Adder_Unsigned_56bits_10' of component 'Adder_Unsigned_56bits' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_gamma' (0#1) [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd:41]
INFO: [Synth 8-3491] module 'Exponential' declared at 'C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Exponential.vhd:34' bound to instance 'Exponential_0' of component 'Exponential' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Exponential' [C:/Users/liyon/Desktop/Kernel_rbf/Kernel_rbf.srcs/sources_1/imports/SVM/Exponential.vhd:40]
