[15:39:09.326] <TB1>     INFO: *** Welcome to pxar ***
[15:39:09.326] <TB1>     INFO: *** Today: 2016/05/16
[15:39:09.334] <TB1>     INFO: *** Version: b2a7-dirty
[15:39:09.334] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C15.dat
[15:39:09.335] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:39:09.335] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//defaultMaskFile.dat
[15:39:09.335] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters_C15.dat
[15:39:09.412] <TB1>     INFO:         clk: 4
[15:39:09.412] <TB1>     INFO:         ctr: 4
[15:39:09.413] <TB1>     INFO:         sda: 19
[15:39:09.413] <TB1>     INFO:         tin: 9
[15:39:09.413] <TB1>     INFO:         level: 15
[15:39:09.413] <TB1>     INFO:         triggerdelay: 0
[15:39:09.413] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:39:09.413] <TB1>     INFO: Log level: DEBUG
[15:39:09.423] <TB1>     INFO: Found DTB DTB_WRECOM
[15:39:09.432] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:39:09.435] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:39:09.438] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:39:10.000] <TB1>     INFO: DUT info: 
[15:39:10.001] <TB1>     INFO: The DUT currently contains the following objects:
[15:39:10.001] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:39:10.001] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:39:10.001] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:39:10.001] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:39:10.001] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:39:10.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:39:10.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:10.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:10.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:10.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:39:10.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:39:10.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:39:10.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:39:10.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:39:10.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:39:11.014] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28520448
[15:39:11.014] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x189ff90
[15:39:11.014] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1816770
[15:39:11.014] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2609d94010
[15:39:11.014] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f260ffff510
[15:39:11.014] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28585984 fPxarMemory = 0x7f2609d94010
[15:39:11.015] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 378.6mA
[15:39:11.016] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 468.7mA
[15:39:11.016] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[15:39:11.016] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:39:11.417] <TB1>     INFO: enter 'restricted' command line mode
[15:39:11.417] <TB1>     INFO: enter test to run
[15:39:11.417] <TB1>     INFO:   test: FPIXTest no parameter change
[15:39:11.417] <TB1>     INFO:   running: fpixtest
[15:39:11.417] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:39:11.420] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:39:11.421] <TB1>     INFO: ######################################################################
[15:39:11.421] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:39:11.421] <TB1>     INFO: ######################################################################
[15:39:11.424] <TB1>     INFO: ######################################################################
[15:39:11.424] <TB1>     INFO: PixTestPretest::doTest()
[15:39:11.424] <TB1>     INFO: ######################################################################
[15:39:11.426] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:11.426] <TB1>     INFO:    PixTestPretest::programROC() 
[15:39:11.426] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:29.443] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:39:29.443] <TB1>     INFO: IA differences per ROC:  20.1 18.5 20.1 18.5 18.5 16.9 16.1 16.9 18.5 19.3 17.7 20.9 19.3 20.9 18.5 18.5
[15:39:29.508] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:29.508] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:39:29.508] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:29.611] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[15:39:29.712] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.7687 mA
[15:39:29.813] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  74 Ia 23.9688 mA
[15:39:29.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[15:39:30.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  83 Ia 24.7687 mA
[15:39:30.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  79 Ia 23.1688 mA
[15:39:30.217] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  84 Ia 23.9688 mA
[15:39:30.318] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.7687 mA
[15:39:30.420] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  74 Ia 23.9688 mA
[15:39:30.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1688 mA
[15:39:30.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7687 mA
[15:39:30.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 23.1688 mA
[15:39:30.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  84 Ia 24.7687 mA
[15:39:30.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  80 Ia 23.9688 mA
[15:39:31.028] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1688 mA
[15:39:31.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7687 mA
[15:39:31.232] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  79 Ia 23.1688 mA
[15:39:31.332] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  84 Ia 24.7687 mA
[15:39:31.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  80 Ia 23.9688 mA
[15:39:31.534] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.5687 mA
[15:39:31.635] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  93 Ia 24.7687 mA
[15:39:31.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  89 Ia 23.9688 mA
[15:39:31.837] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.5687 mA
[15:39:31.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  93 Ia 23.9688 mA
[15:39:32.039] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.5687 mA
[15:39:32.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  93 Ia 24.7687 mA
[15:39:32.240] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  89 Ia 23.9688 mA
[15:39:32.342] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1688 mA
[15:39:32.442] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 23.9688 mA
[15:39:32.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.7687 mA
[15:39:32.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  74 Ia 23.1688 mA
[15:39:32.746] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 24.7687 mA
[15:39:32.847] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  75 Ia 23.9688 mA
[15:39:32.948] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[15:39:33.049] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 23.9688 mA
[15:39:33.150] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.5688 mA
[15:39:33.251] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  70 Ia 23.9688 mA
[15:39:33.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1688 mA
[15:39:33.453] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7687 mA
[15:39:33.554] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 23.1688 mA
[15:39:33.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  84 Ia 24.7687 mA
[15:39:33.755] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  80 Ia 23.9688 mA
[15:39:33.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 26.3688 mA
[15:39:33.960] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  65 Ia 22.3687 mA
[15:39:34.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  75 Ia 24.7687 mA
[15:39:34.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  71 Ia 24.7687 mA
[15:39:34.262] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  67 Ia 23.9688 mA
[15:39:34.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.3687 mA
[15:39:34.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  88 Ia 24.7687 mA
[15:39:34.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  84 Ia 24.7687 mA
[15:39:34.666] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 23.1688 mA
[15:39:34.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  85 Ia 24.7687 mA
[15:39:34.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  81 Ia 23.9688 mA
[15:39:34.969] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1688 mA
[15:39:35.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 23.9688 mA
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  74
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  74
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  89
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  93
[15:39:35.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  89
[15:39:35.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[15:39:35.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  75
[15:39:35.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[15:39:35.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  70
[15:39:35.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[15:39:35.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  67
[15:39:35.100] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[15:39:35.100] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  83
[15:39:36.928] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[15:39:36.928] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.9  19.3  20.1  19.3  19.3  19.3  20.1  20.1  19.3  20.1  20.1  20.1  18.5  19.3  20.1
[15:39:36.963] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:36.963] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:39:36.964] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:37.106] <TB1>     INFO: Expecting 231680 events.
[15:39:45.245] <TB1>     INFO: 231680 events read in total (7421ms).
[15:39:45.397] <TB1>     INFO: Test took 8431ms.
[15:39:45.598] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 70 and Delta(CalDel) = 61
[15:39:45.602] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 60
[15:39:45.606] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 60
[15:39:45.610] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 57
[15:39:45.613] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 62
[15:39:45.617] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 80 and Delta(CalDel) = 58
[15:39:45.620] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:39:45.624] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:39:45.627] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 63
[15:39:45.631] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 64
[15:39:45.635] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 59
[15:39:45.638] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 63
[15:39:45.642] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 123 and Delta(CalDel) = 58
[15:39:45.646] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 86 and Delta(CalDel) = 59
[15:39:45.650] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 77 and Delta(CalDel) = 63
[15:39:45.654] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 116 and Delta(CalDel) = 62
[15:39:45.696] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:39:45.729] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:45.729] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:39:45.729] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:45.865] <TB1>     INFO: Expecting 231680 events.
[15:39:54.032] <TB1>     INFO: 231680 events read in total (7453ms).
[15:39:54.037] <TB1>     INFO: Test took 8304ms.
[15:39:54.061] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[15:39:54.371] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[15:39:54.375] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:39:54.379] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[15:39:54.382] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[15:39:54.386] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[15:39:54.389] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:39:54.393] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:39:54.396] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[15:39:54.400] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[15:39:54.403] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[15:39:54.407] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[15:39:54.411] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[15:39:54.414] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[15:39:54.418] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 32
[15:39:54.421] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[15:39:54.457] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:39:54.457] <TB1>     INFO: CalDel:      146   132   143   128   136   131   143   143   155   154   144   137   123   134   159   140
[15:39:54.457] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:39:54.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C0.dat
[15:39:54.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C1.dat
[15:39:54.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C2.dat
[15:39:54.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C3.dat
[15:39:54.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C4.dat
[15:39:54.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C5.dat
[15:39:54.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C6.dat
[15:39:54.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C7.dat
[15:39:54.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C8.dat
[15:39:54.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C9.dat
[15:39:54.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C10.dat
[15:39:54.463] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C11.dat
[15:39:54.463] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C12.dat
[15:39:54.463] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C13.dat
[15:39:54.463] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C14.dat
[15:39:54.463] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters_C15.dat
[15:39:54.463] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:39:54.463] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:39:54.464] <TB1>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[15:39:54.464] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:39:54.550] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:39:54.550] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:39:54.550] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:39:54.550] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:39:54.553] <TB1>     INFO: ######################################################################
[15:39:54.553] <TB1>     INFO: PixTestTiming::doTest()
[15:39:54.553] <TB1>     INFO: ######################################################################
[15:39:54.553] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:54.553] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[15:39:54.553] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:54.553] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:39:56.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:39:58.723] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:40:00.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:40:03.269] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:40:05.542] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:40:07.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:40:10.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:40:12.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:40:13.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:40:15.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:40:16.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:40:18.452] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:40:19.973] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:40:21.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:40:23.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:40:24.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:40:26.050] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:40:27.570] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:40:29.090] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:40:30.611] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:40:32.131] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:40:33.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:40:35.181] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:40:36.702] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:40:38.225] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:40:39.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:40:41.271] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:40:42.800] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:40:44.323] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:40:45.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:40:47.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:40:48.890] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:40:50.410] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:40:51.931] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:40:53.451] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:40:54.973] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:40:56.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:40:58.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:40:59.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:41:01.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:41:03.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:41:04.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:41:06.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:41:07.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:41:09.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:41:10.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:41:12.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:41:13.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:41:16.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:41:18.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:41:20.792] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:41:23.066] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:41:25.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:41:27.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:41:29.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:41:32.161] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:41:34.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:41:36.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:41:38.982] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:41:41.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:41:43.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:41:45.802] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:41:48.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:41:50.349] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:41:52.622] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:41:54.896] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:41:57.170] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:41:59.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:42:01.717] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:42:03.990] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:42:06.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:42:08.547] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:42:10.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:42:13.094] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:42:15.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:42:17.641] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:42:19.914] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:42:22.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:42:24.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:42:26.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:42:30.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:42:32.034] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:42:33.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:42:35.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:42:36.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:42:38.114] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:42:39.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:42:41.156] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:42:42.677] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:42:44.197] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:42:45.716] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:42:47.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:42:48.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:42:50.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:42:51.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:42:53.316] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:42:54.837] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:42:56.358] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:42:57.878] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:42:59.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:43:00.921] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:43:02.442] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:43:03.963] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:43:05.483] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:43:07.768] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:43:09.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:43:10.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:43:12.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:43:13.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:43:15.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:43:16.888] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:43:18.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:43:20.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:43:22.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:43:25.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:43:27.502] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:43:29.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:43:32.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:43:34.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:43:36.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:43:38.868] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:43:41.142] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:43:43.415] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:43:45.690] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:43:47.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:43:50.238] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:43:52.511] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:43:55.171] <TB1>     INFO: TBM Phase Settings: 236
[15:43:55.171] <TB1>     INFO: 400MHz Phase: 3
[15:43:55.171] <TB1>     INFO: 160MHz Phase: 7
[15:43:55.171] <TB1>     INFO: Functional Phase Area: 3
[15:43:55.173] <TB1>     INFO: Test took 240620 ms.
[15:43:55.173] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:43:55.174] <TB1>     INFO:    ----------------------------------------------------------------------
[15:43:55.174] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[15:43:55.174] <TB1>     INFO:    ----------------------------------------------------------------------
[15:43:55.174] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:43:58.570] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:44:01.596] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:44:05.381] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:44:09.157] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:44:12.933] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:44:16.709] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:44:20.490] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:44:27.650] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:44:31.433] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:44:32.955] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:44:34.475] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:44:35.001] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:44:37.524] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:44:39.045] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:44:40.567] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:44:45.490] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:44:49.269] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:44:50.805] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:44:52.325] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:44:53.844] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:44:55.364] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:44:56.884] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:44:58.404] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:45:03.310] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:45:07.083] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:45:08.603] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:45:10.876] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:45:13.149] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:45:15.430] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:45:17.704] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:45:19.977] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:45:24.881] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:45:28.657] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:45:30.180] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:45:32.454] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:45:34.732] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:45:37.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:45:39.278] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:45:41.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:45:46.455] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:45:50.231] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:45:51.750] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:45:54.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:45:56.297] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:45:58.571] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:46:00.846] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:46:03.118] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:46:08.027] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:46:11.803] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:46:13.323] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:46:14.843] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:46:16.362] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:46:17.881] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:46:19.401] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:46:20.922] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:46:25.834] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:46:29.610] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:46:31.130] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:46:32.650] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:46:34.171] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:46:35.692] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:46:37.212] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:46:38.732] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:46:44.019] <TB1>     INFO: ROC Delay Settings: 228
[15:46:44.019] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:46:44.019] <TB1>     INFO: ROC Port 0 Delay: 4
[15:46:44.019] <TB1>     INFO: ROC Port 1 Delay: 4
[15:46:44.019] <TB1>     INFO: Functional ROC Area: 3
[15:46:44.021] <TB1>     INFO: Test took 168847 ms.
[15:46:44.021] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:46:44.022] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:44.022] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:46:44.022] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:45.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e062 c000 a101 80c0 40e8 40e8 40e8 40e8 40e9 40e9 40e9 40e9 e062 c000 
[15:46:45.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40e9 40e9 40e9 40e9 40e9 40e9 40e9 40e9 e022 c000 a102 8000 40e8 40e8 40e9 40e9 40e8 40e8 40e9 40e9 e022 c000 
[15:46:45.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40e9 40e9 40e9 40e9 40e9 40e9 40e9 40e9 e022 c000 a103 8040 40e8 40e9 40e8 40e9 40e8 40e9 40e8 40e9 e022 c000 
[15:46:45.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:46:59.464] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:59.465] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:47:13.665] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:13.665] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:47:27.002] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:27.002] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:47:42.428] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:42.428] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:47:56.805] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:56.805] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:48:11.128] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:11.128] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:48:25.407] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:25.407] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:48:39.739] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:39.739] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:48:54.080] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:54.080] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:49:08.312] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:08.693] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:08.706] <TB1>     INFO: Decoding statistics:
[15:49:08.706] <TB1>     INFO:   General information:
[15:49:08.706] <TB1>     INFO: 	 16bit words read:         240000000
[15:49:08.706] <TB1>     INFO: 	 valid events total:       20000000
[15:49:08.706] <TB1>     INFO: 	 empty events:             20000000
[15:49:08.706] <TB1>     INFO: 	 valid events with pixels: 0
[15:49:08.706] <TB1>     INFO: 	 valid pixel hits:         0
[15:49:08.706] <TB1>     INFO:   Event errors: 	           0
[15:49:08.706] <TB1>     INFO: 	 start marker:             0
[15:49:08.706] <TB1>     INFO: 	 stop marker:              0
[15:49:08.706] <TB1>     INFO: 	 overflow:                 0
[15:49:08.706] <TB1>     INFO: 	 invalid 5bit words:       0
[15:49:08.706] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:49:08.706] <TB1>     INFO:   TBM errors: 		           0
[15:49:08.706] <TB1>     INFO: 	 flawed TBM headers:       0
[15:49:08.706] <TB1>     INFO: 	 flawed TBM trailers:      0
[15:49:08.706] <TB1>     INFO: 	 event ID mismatches:      0
[15:49:08.706] <TB1>     INFO:   ROC errors: 		           0
[15:49:08.706] <TB1>     INFO: 	 missing ROC header(s):    0
[15:49:08.706] <TB1>     INFO: 	 misplaced readback start: 0
[15:49:08.706] <TB1>     INFO:   Pixel decoding errors:	   0
[15:49:08.706] <TB1>     INFO: 	 pixel data incomplete:    0
[15:49:08.707] <TB1>     INFO: 	 pixel address:            0
[15:49:08.707] <TB1>     INFO: 	 pulse height fill bit:    0
[15:49:08.707] <TB1>     INFO: 	 buffer corruption:        0
[15:49:08.707] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:08.707] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:49:08.707] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:08.707] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:08.707] <TB1>     INFO:    Read back bit status: 1
[15:49:08.707] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:08.707] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:08.707] <TB1>     INFO:    Timings are good!
[15:49:08.707] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:08.707] <TB1>     INFO: Test took 144686 ms.
[15:49:08.707] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:49:08.707] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:49:08.707] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:49:08.707] <TB1>     INFO: PixTestTiming::doTest took 554157 ms.
[15:49:08.707] <TB1>     INFO: PixTestTiming::doTest() done
[15:49:08.707] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:49:08.707] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:49:08.707] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:49:08.707] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:49:08.708] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:49:08.708] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:49:08.708] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:49:09.060] <TB1>     INFO: ######################################################################
[15:49:09.060] <TB1>     INFO: PixTestAlive::doTest()
[15:49:09.060] <TB1>     INFO: ######################################################################
[15:49:09.064] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:09.064] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:49:09.064] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:09.066] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:49:09.417] <TB1>     INFO: Expecting 41600 events.
[15:49:13.530] <TB1>     INFO: 41600 events read in total (3398ms).
[15:49:13.531] <TB1>     INFO: Test took 4465ms.
[15:49:13.539] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:13.539] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:49:13.539] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:49:13.915] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:49:13.915] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[15:49:13.915] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[15:49:13.920] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:13.920] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:49:13.920] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:13.921] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:49:14.270] <TB1>     INFO: Expecting 41600 events.
[15:49:17.255] <TB1>     INFO: 41600 events read in total (2270ms).
[15:49:17.255] <TB1>     INFO: Test took 3334ms.
[15:49:17.255] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:17.256] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:49:17.256] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:49:17.256] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:49:17.660] <TB1>     INFO: PixTestAlive::maskTest() done
[15:49:17.660] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:49:17.663] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:17.663] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:49:17.663] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:17.665] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:49:18.014] <TB1>     INFO: Expecting 41600 events.
[15:49:22.089] <TB1>     INFO: 41600 events read in total (3360ms).
[15:49:22.090] <TB1>     INFO: Test took 4425ms.
[15:49:22.098] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:22.099] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:49:22.099] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:49:22.471] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:49:22.471] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:49:22.471] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:49:22.471] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:49:22.480] <TB1>     INFO: ######################################################################
[15:49:22.480] <TB1>     INFO: PixTestTrim::doTest()
[15:49:22.480] <TB1>     INFO: ######################################################################
[15:49:22.483] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:22.483] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:49:22.483] <TB1>     INFO:    ----------------------------------------------------------------------
[15:49:22.562] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:49:22.562] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:49:22.586] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:49:22.586] <TB1>     INFO:     run 1 of 1
[15:49:22.586] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:22.930] <TB1>     INFO: Expecting 5025280 events.
[15:50:07.831] <TB1>     INFO: 1366264 events read in total (44186ms).
[15:50:51.781] <TB1>     INFO: 2715200 events read in total (88136ms).
[15:51:35.835] <TB1>     INFO: 4074288 events read in total (132190ms).
[15:52:06.422] <TB1>     INFO: 5025280 events read in total (162777ms).
[15:52:06.465] <TB1>     INFO: Test took 163879ms.
[15:52:06.528] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:06.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:08.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:09.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:10.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:12.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:13.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:15.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:16.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:18.052] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:19.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:20.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:22.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:23.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:25.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:26.871] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:28.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:29.806] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239374336
[15:52:29.809] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5246 minThrLimit = 84.5146 minThrNLimit = 109.156 -> result = 84.5246 -> 84
[15:52:29.810] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8907 minThrLimit = 98.859 minThrNLimit = 127.206 -> result = 98.8907 -> 98
[15:52:29.810] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8117 minThrLimit = 95.7938 minThrNLimit = 118.784 -> result = 95.8117 -> 95
[15:52:29.810] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2959 minThrLimit = 85.2746 minThrNLimit = 113.168 -> result = 85.2959 -> 85
[15:52:29.811] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7385 minThrLimit = 93.7313 minThrNLimit = 119.376 -> result = 93.7385 -> 93
[15:52:29.811] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3941 minThrLimit = 93.3916 minThrNLimit = 116.286 -> result = 93.3941 -> 93
[15:52:29.812] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3625 minThrLimit = 81.3543 minThrNLimit = 103.477 -> result = 81.3625 -> 81
[15:52:29.812] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2646 minThrLimit = 86.2589 minThrNLimit = 111.138 -> result = 86.2646 -> 86
[15:52:29.812] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9198 minThrLimit = 89.7999 minThrNLimit = 118.793 -> result = 89.9198 -> 89
[15:52:29.813] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8123 minThrLimit = 85.6939 minThrNLimit = 108.97 -> result = 85.8123 -> 85
[15:52:29.813] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4581 minThrLimit = 87.4573 minThrNLimit = 116.268 -> result = 87.4581 -> 87
[15:52:29.813] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.068 minThrLimit = 103.02 minThrNLimit = 134.21 -> result = 103.068 -> 103
[15:52:29.814] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3584 minThrLimit = 98.3547 minThrNLimit = 125.801 -> result = 98.3584 -> 98
[15:52:29.814] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9811 minThrLimit = 88.9797 minThrNLimit = 120.655 -> result = 88.9811 -> 88
[15:52:29.814] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9216 minThrLimit = 82.8876 minThrNLimit = 105.546 -> result = 82.9216 -> 82
[15:52:29.815] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5732 minThrLimit = 98.5191 minThrNLimit = 125.808 -> result = 98.5732 -> 98
[15:52:29.815] <TB1>     INFO: ROC 0 VthrComp = 84
[15:52:29.818] <TB1>     INFO: ROC 1 VthrComp = 98
[15:52:29.818] <TB1>     INFO: ROC 2 VthrComp = 95
[15:52:29.818] <TB1>     INFO: ROC 3 VthrComp = 85
[15:52:29.818] <TB1>     INFO: ROC 4 VthrComp = 93
[15:52:29.818] <TB1>     INFO: ROC 5 VthrComp = 93
[15:52:29.818] <TB1>     INFO: ROC 6 VthrComp = 81
[15:52:29.818] <TB1>     INFO: ROC 7 VthrComp = 86
[15:52:29.819] <TB1>     INFO: ROC 8 VthrComp = 89
[15:52:29.819] <TB1>     INFO: ROC 9 VthrComp = 85
[15:52:29.819] <TB1>     INFO: ROC 10 VthrComp = 87
[15:52:29.819] <TB1>     INFO: ROC 11 VthrComp = 103
[15:52:29.819] <TB1>     INFO: ROC 12 VthrComp = 98
[15:52:29.819] <TB1>     INFO: ROC 13 VthrComp = 88
[15:52:29.819] <TB1>     INFO: ROC 14 VthrComp = 82
[15:52:29.819] <TB1>     INFO: ROC 15 VthrComp = 98
[15:52:29.819] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:52:29.819] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:52:29.834] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:52:29.834] <TB1>     INFO:     run 1 of 1
[15:52:29.834] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:30.177] <TB1>     INFO: Expecting 5025280 events.
[15:53:06.282] <TB1>     INFO: 882704 events read in total (35387ms).
[15:53:41.670] <TB1>     INFO: 1763464 events read in total (70775ms).
[15:54:17.745] <TB1>     INFO: 2643360 events read in total (106850ms).
[15:54:52.919] <TB1>     INFO: 3514176 events read in total (142024ms).
[15:55:27.979] <TB1>     INFO: 4381384 events read in total (177085ms).
[15:55:54.058] <TB1>     INFO: 5025280 events read in total (203163ms).
[15:55:54.134] <TB1>     INFO: Test took 204301ms.
[15:55:54.313] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:54.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:56.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:57.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:59.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:00.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:02.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:04.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:05.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:07.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:08.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:10.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:11.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:13.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:15.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:16.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:18.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:19.968] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251273216
[15:56:19.972] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.2339 for pixel 0/35 mean/min/max = 43.4417/32.5927/54.2906
[15:56:19.972] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.0089 for pixel 4/10 mean/min/max = 45.0335/32.0185/58.0484
[15:56:19.972] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.7473 for pixel 25/3 mean/min/max = 44.8698/32.6872/57.0524
[15:56:19.973] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 53.411 for pixel 17/79 mean/min/max = 43.0258/32.1457/53.9059
[15:56:19.973] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.5451 for pixel 0/77 mean/min/max = 44.5254/33.2638/55.7869
[15:56:19.973] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.8808 for pixel 17/0 mean/min/max = 44.6095/33.3378/55.8812
[15:56:19.974] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.6606 for pixel 20/11 mean/min/max = 44.0157/32.1477/55.8837
[15:56:19.974] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.3767 for pixel 0/9 mean/min/max = 43.6507/31.7461/55.5554
[15:56:19.974] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.8687 for pixel 6/7 mean/min/max = 45.0918/34.2947/55.889
[15:56:19.974] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.0238 for pixel 0/19 mean/min/max = 43.811/32.422/55.1999
[15:56:19.975] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 52.9389 for pixel 1/79 mean/min/max = 42.9168/32.2401/53.5935
[15:56:19.975] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.1558 for pixel 17/79 mean/min/max = 43.6257/32.0792/55.1722
[15:56:19.975] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.0975 for pixel 11/79 mean/min/max = 45.2519/31.3118/59.192
[15:56:19.976] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.0492 for pixel 51/63 mean/min/max = 44.1577/34.6858/53.6297
[15:56:19.976] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3998 for pixel 5/23 mean/min/max = 44.331/33.1145/55.5474
[15:56:19.976] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.0207 for pixel 1/0 mean/min/max = 43.9917/32.2717/55.7117
[15:56:19.977] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:56:20.108] <TB1>     INFO: Expecting 411648 events.
[15:56:27.669] <TB1>     INFO: 411648 events read in total (6846ms).
[15:56:27.676] <TB1>     INFO: Expecting 411648 events.
[15:56:35.477] <TB1>     INFO: 411648 events read in total (7134ms).
[15:56:35.487] <TB1>     INFO: Expecting 411648 events.
[15:56:43.073] <TB1>     INFO: 411648 events read in total (6946ms).
[15:56:43.086] <TB1>     INFO: Expecting 411648 events.
[15:56:50.688] <TB1>     INFO: 411648 events read in total (6943ms).
[15:56:50.703] <TB1>     INFO: Expecting 411648 events.
[15:56:58.290] <TB1>     INFO: 411648 events read in total (6929ms).
[15:56:58.306] <TB1>     INFO: Expecting 411648 events.
[15:57:05.000] <TB1>     INFO: 411648 events read in total (7037ms).
[15:57:06.019] <TB1>     INFO: Expecting 411648 events.
[15:57:13.682] <TB1>     INFO: 411648 events read in total (7011ms).
[15:57:13.703] <TB1>     INFO: Expecting 411648 events.
[15:57:21.300] <TB1>     INFO: 411648 events read in total (6943ms).
[15:57:21.323] <TB1>     INFO: Expecting 411648 events.
[15:57:29.052] <TB1>     INFO: 411648 events read in total (7080ms).
[15:57:29.080] <TB1>     INFO: Expecting 411648 events.
[15:57:36.758] <TB1>     INFO: 411648 events read in total (7038ms).
[15:57:36.787] <TB1>     INFO: Expecting 411648 events.
[15:57:44.339] <TB1>     INFO: 411648 events read in total (6907ms).
[15:57:44.372] <TB1>     INFO: Expecting 411648 events.
[15:57:51.891] <TB1>     INFO: 411648 events read in total (6878ms).
[15:57:51.927] <TB1>     INFO: Expecting 411648 events.
[15:57:59.417] <TB1>     INFO: 411648 events read in total (6854ms).
[15:57:59.454] <TB1>     INFO: Expecting 411648 events.
[15:58:07.083] <TB1>     INFO: 411648 events read in total (6990ms).
[15:58:07.121] <TB1>     INFO: Expecting 411648 events.
[15:58:14.743] <TB1>     INFO: 411648 events read in total (6989ms).
[15:58:14.785] <TB1>     INFO: Expecting 411648 events.
[15:58:22.512] <TB1>     INFO: 411648 events read in total (7098ms).
[15:58:22.565] <TB1>     INFO: Test took 122588ms.
[15:58:23.064] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6975 < 35 for itrim+1 = 105; old thr = 34.7097 ... break
[15:58:23.105] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1996 < 35 for itrim = 104; old thr = 34.7729 ... break
[15:58:23.146] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.624 < 35 for itrim+1 = 108; old thr = 34.8992 ... break
[15:58:23.184] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5112 < 35 for itrim = 97; old thr = 34.4807 ... break
[15:58:23.226] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3921 < 35 for itrim = 100; old thr = 33.84 ... break
[15:58:23.267] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3469 < 35 for itrim+1 = 102; old thr = 34.9442 ... break
[15:58:23.307] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1018 < 35 for itrim = 98; old thr = 34.3356 ... break
[15:58:23.341] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6388 < 35 for itrim = 101; old thr = 34.3153 ... break
[15:58:23.388] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0194 < 35 for itrim = 110; old thr = 34.6817 ... break
[15:58:23.423] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9218 < 35 for itrim+1 = 101; old thr = 34.526 ... break
[15:58:23.460] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2328 < 35 for itrim = 96; old thr = 34.0027 ... break
[15:58:23.501] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5289 < 35 for itrim = 114; old thr = 33.8254 ... break
[15:58:23.533] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4321 < 35 for itrim = 106; old thr = 32.4506 ... break
[15:58:23.574] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2858 < 35 for itrim = 92; old thr = 34.4124 ... break
[15:58:23.611] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1266 < 35 for itrim = 100; old thr = 34.6937 ... break
[15:58:23.654] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.118 < 35 for itrim = 100; old thr = 34.3348 ... break
[15:58:23.730] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:58:23.741] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:58:23.741] <TB1>     INFO:     run 1 of 1
[15:58:23.741] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:24.092] <TB1>     INFO: Expecting 5025280 events.
[15:59:00.085] <TB1>     INFO: 869480 events read in total (35277ms).
[15:59:34.139] <TB1>     INFO: 1737688 events read in total (69331ms).
[16:00:09.192] <TB1>     INFO: 2604544 events read in total (104384ms).
[16:00:44.053] <TB1>     INFO: 3462112 events read in total (139245ms).
[16:01:19.489] <TB1>     INFO: 4316032 events read in total (174681ms).
[16:01:48.721] <TB1>     INFO: 5025280 events read in total (203913ms).
[16:01:48.803] <TB1>     INFO: Test took 205062ms.
[16:01:48.989] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:49.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:50.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:52.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:53.962] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:55.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:57.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:58.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:00.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:01.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:03.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:04.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:06.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:07.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:09.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:10.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:12.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:14.056] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253378560
[16:02:14.058] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.495583 .. 49.395259
[16:02:14.133] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 59 (-1/-1) hits flags = 528 (plus default)
[16:02:14.144] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:02:14.144] <TB1>     INFO:     run 1 of 1
[16:02:14.144] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:14.491] <TB1>     INFO: Expecting 1996800 events.
[16:02:56.568] <TB1>     INFO: 1171560 events read in total (41362ms).
[16:03:26.015] <TB1>     INFO: 1996800 events read in total (70809ms).
[16:03:26.038] <TB1>     INFO: Test took 71895ms.
[16:03:26.080] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:03:26.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:03:27.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:03:28.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:03:29.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:03:30.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:03:31.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:03:32.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:03:33.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:03:34.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:03:35.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:03:36.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:03:37.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:03:38.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:03:39.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:03:40.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:03:41.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:03:42.683] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231473152
[16:03:42.765] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.874630 .. 44.795886
[16:03:42.844] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[16:03:42.854] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:03:42.854] <TB1>     INFO:     run 1 of 1
[16:03:42.854] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:03:43.215] <TB1>     INFO: Expecting 1597440 events.
[16:04:25.263] <TB1>     INFO: 1163064 events read in total (41333ms).
[16:04:40.740] <TB1>     INFO: 1597440 events read in total (56810ms).
[16:04:40.753] <TB1>     INFO: Test took 57899ms.
[16:04:40.786] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:40.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:41.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:42.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:43.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:44.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:45.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:46.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:47.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:48.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:49.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:50.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:51.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:52.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:53.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:54.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:55.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:56.813] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292364288
[16:04:56.899] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.643198 .. 41.830539
[16:04:56.976] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:04:56.987] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:04:56.987] <TB1>     INFO:     run 1 of 1
[16:04:56.987] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:57.341] <TB1>     INFO: Expecting 1331200 events.
[16:05:38.379] <TB1>     INFO: 1156656 events read in total (40323ms).
[16:05:44.911] <TB1>     INFO: 1331200 events read in total (46856ms).
[16:05:44.923] <TB1>     INFO: Test took 47937ms.
[16:05:44.952] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:45.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:05:45.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:05:46.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:47.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:48.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:49.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:50.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:51.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:52.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:53.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:54.390] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:55.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:56.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:57.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:58.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:59.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:00.016] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231473152
[16:06:00.098] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.937748 .. 41.526354
[16:06:00.172] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:06:00.182] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:06:00.182] <TB1>     INFO:     run 1 of 1
[16:06:00.182] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:00.526] <TB1>     INFO: Expecting 1264640 events.
[16:06:42.008] <TB1>     INFO: 1139928 events read in total (40767ms).
[16:06:46.577] <TB1>     INFO: 1264640 events read in total (45336ms).
[16:06:46.589] <TB1>     INFO: Test took 46407ms.
[16:06:46.619] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:46.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:47.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:48.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:49.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:50.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:51.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:52.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:53.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:54.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:55.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:55.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:56.918] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:57.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:58.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:59.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:00.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:01.554] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303337472
[16:07:01.637] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:07:01.637] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:07:01.648] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:07:01.648] <TB1>     INFO:     run 1 of 1
[16:07:01.648] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:07:01.991] <TB1>     INFO: Expecting 1364480 events.
[16:07:44.661] <TB1>     INFO: 1074768 events read in total (41955ms).
[16:07:55.810] <TB1>     INFO: 1364480 events read in total (53104ms).
[16:07:55.824] <TB1>     INFO: Test took 54176ms.
[16:07:55.859] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:07:55.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:07:56.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:07:57.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:07:58.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:07:59.892] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:08:00.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:08:01.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:08:02.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:08:03.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:08:04.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:08:05.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:08:06.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:08:07.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:08:08.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:08:09.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:08:10.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:08:11.936] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354762752
[16:08:11.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C0.dat
[16:08:11.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C1.dat
[16:08:11.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C2.dat
[16:08:11.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C3.dat
[16:08:11.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C4.dat
[16:08:11.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C5.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C6.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C7.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C8.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C9.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C10.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C11.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C12.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C13.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C14.dat
[16:08:11.997] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C15.dat
[16:08:11.998] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C0.dat
[16:08:12.006] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C1.dat
[16:08:12.014] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C2.dat
[16:08:12.022] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C3.dat
[16:08:12.029] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C4.dat
[16:08:12.037] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C5.dat
[16:08:12.044] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C6.dat
[16:08:12.052] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C7.dat
[16:08:12.060] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C8.dat
[16:08:12.067] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C9.dat
[16:08:12.075] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C10.dat
[16:08:12.082] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C11.dat
[16:08:12.090] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C12.dat
[16:08:12.099] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C13.dat
[16:08:12.107] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C14.dat
[16:08:12.114] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//trimParameters35_C15.dat
[16:08:12.121] <TB1>     INFO: PixTestTrim::trimTest() done
[16:08:12.121] <TB1>     INFO: vtrim:     105 104 108  97 100 102  98 101 110 101  96 114 106  92 100 100 
[16:08:12.121] <TB1>     INFO: vthrcomp:   84  98  95  85  93  93  81  86  89  85  87 103  98  88  82  98 
[16:08:12.121] <TB1>     INFO: vcal mean:  34.96  34.93  34.92  34.94  34.98  34.95  34.93  34.93  34.98  34.96  34.93  34.94  34.93  34.98  34.98  34.94 
[16:08:12.121] <TB1>     INFO: vcal RMS:    0.78   0.80   0.82   0.77   0.75   0.83   0.79   1.00   0.77   0.79   0.76   0.80   0.83   0.69   0.79   0.84 
[16:08:12.121] <TB1>     INFO: bits mean:  10.00   9.24   9.82  10.20   9.30  10.02  10.30  10.33   9.37   9.98  10.18  10.18   9.68   9.09   9.76   9.86 
[16:08:12.121] <TB1>     INFO: bits RMS:    2.52   2.83   2.56   2.52   2.72   2.42   2.38   2.44   2.45   2.51   2.50   2.50   2.72   2.50   2.52   2.68 
[16:08:12.131] <TB1>     INFO:    ----------------------------------------------------------------------
[16:08:12.132] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:08:12.132] <TB1>     INFO:    ----------------------------------------------------------------------
[16:08:12.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:08:12.136] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:08:12.147] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:08:12.148] <TB1>     INFO:     run 1 of 1
[16:08:12.148] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:08:12.511] <TB1>     INFO: Expecting 4160000 events.
[16:08:58.036] <TB1>     INFO: 1099985 events read in total (44811ms).
[16:09:43.582] <TB1>     INFO: 2190900 events read in total (90357ms).
[16:10:30.089] <TB1>     INFO: 3270750 events read in total (136865ms).
[16:11:07.706] <TB1>     INFO: 4160000 events read in total (174481ms).
[16:11:07.771] <TB1>     INFO: Test took 175623ms.
[16:11:07.918] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:08.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:11:10.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:11:11.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:11:13.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:11:15.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:11:17.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:11:19.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:11:21.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:11:23.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:11:25.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:11:27.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:11:29.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:11:31.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:11:33.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:11:35.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:11:37.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:11:39.344] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335437824
[16:11:39.345] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:11:39.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:11:39.422] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[16:11:39.433] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:11:39.433] <TB1>     INFO:     run 1 of 1
[16:11:39.433] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:11:39.776] <TB1>     INFO: Expecting 3286400 events.
[16:12:28.082] <TB1>     INFO: 1187335 events read in total (47591ms).
[16:13:15.675] <TB1>     INFO: 2354135 events read in total (95184ms).
[16:13:53.814] <TB1>     INFO: 3286400 events read in total (133323ms).
[16:13:53.859] <TB1>     INFO: Test took 134426ms.
[16:13:53.951] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:54.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:13:55.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:13:57.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:13:59.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:14:00.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:14:02.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:14:03.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:14:05.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:14:07.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:14:08.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:14:10.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:14:12.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:14:13.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:14:15.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:14:17.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:14:18.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:14:20.409] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293621760
[16:14:20.410] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:14:20.484] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:14:20.484] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[16:14:20.495] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:14:20.495] <TB1>     INFO:     run 1 of 1
[16:14:20.495] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:14:20.840] <TB1>     INFO: Expecting 3120000 events.
[16:15:09.726] <TB1>     INFO: 1223240 events read in total (48171ms).
[16:15:57.389] <TB1>     INFO: 2422360 events read in total (95834ms).
[16:16:25.215] <TB1>     INFO: 3120000 events read in total (123660ms).
[16:16:25.254] <TB1>     INFO: Test took 124759ms.
[16:16:25.334] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:25.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:16:27.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:16:28.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:16:30.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:16:31.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:16:33.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:16:34.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:16:36.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:16:38.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:16:39.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:16:41.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:16:43.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:16:44.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:16:46.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:16:47.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:16:49.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:16:50.908] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357306368
[16:16:50.910] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:16:50.983] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:16:50.983] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[16:16:50.994] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:16:50.994] <TB1>     INFO:     run 1 of 1
[16:16:50.994] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:16:51.343] <TB1>     INFO: Expecting 3099200 events.
[16:17:42.860] <TB1>     INFO: 1227445 events read in total (50802ms).
[16:18:30.592] <TB1>     INFO: 2430270 events read in total (98534ms).
[16:18:56.667] <TB1>     INFO: 3099200 events read in total (124610ms).
[16:18:56.703] <TB1>     INFO: Test took 125710ms.
[16:18:56.786] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:56.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:18:58.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:19:00.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:19:01.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:19:03.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:19:05.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:19:06.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:19:08.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:19:10.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:19:11.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:19:13.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:19:14.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:19:16.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:19:18.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:19:19.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:19:21.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:19:22.849] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293621760
[16:19:22.850] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:19:22.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:19:22.924] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[16:19:22.934] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:19:22.935] <TB1>     INFO:     run 1 of 1
[16:19:22.935] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:19:23.278] <TB1>     INFO: Expecting 3099200 events.
[16:20:11.373] <TB1>     INFO: 1226815 events read in total (47380ms).
[16:20:58.095] <TB1>     INFO: 2429345 events read in total (94102ms).
[16:21:24.078] <TB1>     INFO: 3099200 events read in total (120085ms).
[16:21:24.113] <TB1>     INFO: Test took 121178ms.
[16:21:24.193] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:24.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:25.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:27.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:21:29.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:21:30.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:21:32.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:21:33.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:21:35.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:21:37.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:21:38.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:21:40.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:21:42.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:21:43.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:21:45.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:21:46.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:21:48.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:21:50.213] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362450944
[16:21:50.214] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.82622, thr difference RMS: 1.14708
[16:21:50.214] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.41363, thr difference RMS: 1.56218
[16:21:50.215] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.05546, thr difference RMS: 1.68154
[16:21:50.215] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.04475, thr difference RMS: 1.32859
[16:21:50.215] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.59231, thr difference RMS: 1.2545
[16:21:50.215] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.73919, thr difference RMS: 1.66191
[16:21:50.215] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.49468, thr difference RMS: 1.22193
[16:21:50.216] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.87293, thr difference RMS: 1.14661
[16:21:50.216] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.21049, thr difference RMS: 1.32106
[16:21:50.216] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.39879, thr difference RMS: 1.31522
[16:21:50.216] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.13985, thr difference RMS: 1.16721
[16:21:50.216] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.18831, thr difference RMS: 1.57541
[16:21:50.217] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.10054, thr difference RMS: 1.64822
[16:21:50.217] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.64508, thr difference RMS: 1.19764
[16:21:50.217] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.26713, thr difference RMS: 1.2993
[16:21:50.217] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.55361, thr difference RMS: 1.70417
[16:21:50.218] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.71899, thr difference RMS: 1.15349
[16:21:50.218] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.41898, thr difference RMS: 1.58249
[16:21:50.218] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.08268, thr difference RMS: 1.67093
[16:21:50.218] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.97142, thr difference RMS: 1.24737
[16:21:50.218] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.55324, thr difference RMS: 1.2341
[16:21:50.219] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.71039, thr difference RMS: 1.66695
[16:21:50.219] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.54204, thr difference RMS: 1.20926
[16:21:50.219] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.87315, thr difference RMS: 1.13892
[16:21:50.219] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.14578, thr difference RMS: 1.32442
[16:21:50.219] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.30742, thr difference RMS: 1.30163
[16:21:50.220] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.04416, thr difference RMS: 1.15591
[16:21:50.220] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.14326, thr difference RMS: 1.55276
[16:21:50.220] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.24792, thr difference RMS: 1.62732
[16:21:50.220] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.56372, thr difference RMS: 1.19313
[16:21:50.220] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.26974, thr difference RMS: 1.30524
[16:21:50.221] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.55602, thr difference RMS: 1.69968
[16:21:50.221] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.70919, thr difference RMS: 1.14634
[16:21:50.221] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.50031, thr difference RMS: 1.58208
[16:21:50.221] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.1959, thr difference RMS: 1.67556
[16:21:50.221] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.98417, thr difference RMS: 1.19175
[16:21:50.222] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.61968, thr difference RMS: 1.23659
[16:21:50.222] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.7471, thr difference RMS: 1.65998
[16:21:50.222] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.59731, thr difference RMS: 1.1957
[16:21:50.222] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.11571, thr difference RMS: 1.14246
[16:21:50.222] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.16774, thr difference RMS: 1.32253
[16:21:50.223] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.25935, thr difference RMS: 1.31643
[16:21:50.223] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.0678, thr difference RMS: 1.13846
[16:21:50.223] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.23641, thr difference RMS: 1.55284
[16:21:50.223] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.45148, thr difference RMS: 1.61471
[16:21:50.224] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.64333, thr difference RMS: 1.20741
[16:21:50.224] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.37829, thr difference RMS: 1.33657
[16:21:50.224] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.63606, thr difference RMS: 1.70277
[16:21:50.224] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.71569, thr difference RMS: 1.13909
[16:21:50.224] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.56234, thr difference RMS: 1.55047
[16:21:50.225] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.21654, thr difference RMS: 1.6713
[16:21:50.225] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.00418, thr difference RMS: 1.18814
[16:21:50.225] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.69627, thr difference RMS: 1.25249
[16:21:50.225] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.84744, thr difference RMS: 1.63398
[16:21:50.225] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.71004, thr difference RMS: 1.19752
[16:21:50.226] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.24437, thr difference RMS: 1.13467
[16:21:50.226] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.22637, thr difference RMS: 1.33782
[16:21:50.226] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.20508, thr difference RMS: 1.30723
[16:21:50.226] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.11137, thr difference RMS: 1.13247
[16:21:50.226] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.26146, thr difference RMS: 1.54973
[16:21:50.227] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.58269, thr difference RMS: 1.63578
[16:21:50.227] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.88109, thr difference RMS: 1.19197
[16:21:50.227] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.44057, thr difference RMS: 1.2958
[16:21:50.227] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.75818, thr difference RMS: 1.69749
[16:21:50.336] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[16:21:50.339] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1947 seconds
[16:21:50.339] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:21:51.045] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:21:51.045] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:21:51.048] <TB1>     INFO: ######################################################################
[16:21:51.048] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[16:21:51.048] <TB1>     INFO: ######################################################################
[16:21:51.048] <TB1>     INFO:    ----------------------------------------------------------------------
[16:21:51.048] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:21:51.048] <TB1>     INFO:    ----------------------------------------------------------------------
[16:21:51.048] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:21:51.059] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:21:51.059] <TB1>     INFO:     run 1 of 1
[16:21:51.059] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:21:51.402] <TB1>     INFO: Expecting 59072000 events.
[16:22:20.922] <TB1>     INFO: 1072600 events read in total (28805ms).
[16:22:48.014] <TB1>     INFO: 2141000 events read in total (55897ms).
[16:23:16.322] <TB1>     INFO: 3209400 events read in total (84205ms).
[16:23:45.042] <TB1>     INFO: 4282000 events read in total (112925ms).
[16:24:14.363] <TB1>     INFO: 5350600 events read in total (142246ms).
[16:24:42.949] <TB1>     INFO: 6419600 events read in total (170832ms).
[16:25:11.249] <TB1>     INFO: 7491200 events read in total (199132ms).
[16:25:40.017] <TB1>     INFO: 8559400 events read in total (227900ms).
[16:26:08.552] <TB1>     INFO: 9627800 events read in total (256435ms).
[16:26:37.217] <TB1>     INFO: 10700200 events read in total (285100ms).
[16:27:05.750] <TB1>     INFO: 11768600 events read in total (313633ms).
[16:27:34.477] <TB1>     INFO: 12837400 events read in total (342360ms).
[16:28:03.259] <TB1>     INFO: 13909600 events read in total (371142ms).
[16:28:31.916] <TB1>     INFO: 14978200 events read in total (399799ms).
[16:29:00.696] <TB1>     INFO: 16046400 events read in total (428579ms).
[16:29:29.412] <TB1>     INFO: 17118600 events read in total (457295ms).
[16:29:58.108] <TB1>     INFO: 18186800 events read in total (485991ms).
[16:30:26.636] <TB1>     INFO: 19255000 events read in total (514519ms).
[16:30:55.241] <TB1>     INFO: 20327600 events read in total (543124ms).
[16:31:23.781] <TB1>     INFO: 21396000 events read in total (571664ms).
[16:31:52.396] <TB1>     INFO: 22464400 events read in total (600279ms).
[16:32:20.979] <TB1>     INFO: 23536800 events read in total (628862ms).
[16:32:49.630] <TB1>     INFO: 24605200 events read in total (657513ms).
[16:33:18.098] <TB1>     INFO: 25674600 events read in total (685981ms).
[16:33:46.648] <TB1>     INFO: 26746600 events read in total (714531ms).
[16:34:15.119] <TB1>     INFO: 27814800 events read in total (743002ms).
[16:34:43.628] <TB1>     INFO: 28883600 events read in total (771511ms).
[16:35:12.188] <TB1>     INFO: 29955600 events read in total (800071ms).
[16:35:40.779] <TB1>     INFO: 31024200 events read in total (828662ms).
[16:36:09.446] <TB1>     INFO: 32093200 events read in total (857329ms).
[16:36:38.053] <TB1>     INFO: 33164200 events read in total (885936ms).
[16:37:06.818] <TB1>     INFO: 34232400 events read in total (914701ms).
[16:37:35.541] <TB1>     INFO: 35300200 events read in total (943424ms).
[16:38:04.199] <TB1>     INFO: 36371400 events read in total (972082ms).
[16:38:33.081] <TB1>     INFO: 37440200 events read in total (1000964ms).
[16:39:01.706] <TB1>     INFO: 38507800 events read in total (1029589ms).
[16:39:30.505] <TB1>     INFO: 39575600 events read in total (1058388ms).
[16:39:59.286] <TB1>     INFO: 40647800 events read in total (1087169ms).
[16:40:28.058] <TB1>     INFO: 41715400 events read in total (1115941ms).
[16:40:58.820] <TB1>     INFO: 42783000 events read in total (1146703ms).
[16:41:30.032] <TB1>     INFO: 43851000 events read in total (1177915ms).
[16:41:59.979] <TB1>     INFO: 44921400 events read in total (1207862ms).
[16:42:28.991] <TB1>     INFO: 45989600 events read in total (1236874ms).
[16:42:59.274] <TB1>     INFO: 47057800 events read in total (1267157ms).
[16:43:28.873] <TB1>     INFO: 48127200 events read in total (1296756ms).
[16:43:58.578] <TB1>     INFO: 49197200 events read in total (1326461ms).
[16:44:28.453] <TB1>     INFO: 50264800 events read in total (1356336ms).
[16:44:57.558] <TB1>     INFO: 51332600 events read in total (1385441ms).
[16:45:28.371] <TB1>     INFO: 52403800 events read in total (1416254ms).
[16:45:57.542] <TB1>     INFO: 53472200 events read in total (1445425ms).
[16:46:26.275] <TB1>     INFO: 54539800 events read in total (1474158ms).
[16:46:54.947] <TB1>     INFO: 55607800 events read in total (1502830ms).
[16:47:23.567] <TB1>     INFO: 56678400 events read in total (1531450ms).
[16:47:52.133] <TB1>     INFO: 57746600 events read in total (1560016ms).
[16:48:20.853] <TB1>     INFO: 58815200 events read in total (1588736ms).
[16:48:27.902] <TB1>     INFO: 59072000 events read in total (1595785ms).
[16:48:27.923] <TB1>     INFO: Test took 1596864ms.
[16:48:27.984] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:28.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:28.126] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:29.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:29.350] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:30.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:30.571] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:31.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:31.789] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:33.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:33.020] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:34.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:34.266] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:35.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:35.480] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:36.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:36.628] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:37.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:37.819] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:38.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:48:38.974] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:40.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:48:40.128] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:41.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:41.294] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:42.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:42.448] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:43.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:43.602] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:44.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:44.750] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:45.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:45.915] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:47.084] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495927296
[16:48:47.119] <TB1>     INFO: PixTestScurves::scurves() done 
[16:48:47.119] <TB1>     INFO: Vcal mean:  35.06  35.02  35.07  35.04  35.08  35.08  35.08  35.02  35.05  35.11  35.04  35.01  35.02  35.07  35.06  35.08 
[16:48:47.119] <TB1>     INFO: Vcal RMS:    0.67   0.66   0.70   0.63   0.62   0.71   0.66   0.92   0.63   0.66   0.62   0.68   0.71   0.55   0.64   0.70 
[16:48:47.119] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:48:47.195] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:48:47.196] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:48:47.196] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:48:47.196] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:48:47.196] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:48:47.196] <TB1>     INFO: ######################################################################
[16:48:47.196] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:48:47.196] <TB1>     INFO: ######################################################################
[16:48:47.199] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:48:47.550] <TB1>     INFO: Expecting 41600 events.
[16:48:51.623] <TB1>     INFO: 41600 events read in total (3349ms).
[16:48:51.625] <TB1>     INFO: Test took 4426ms.
[16:48:51.633] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:51.633] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:48:51.633] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:48:51.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 23, 23] has eff 0/10
[16:48:51.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 23, 23]
[16:48:51.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:48:51.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:48:51.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:48:51.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:48:51.980] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:48:52.323] <TB1>     INFO: Expecting 41600 events.
[16:48:56.449] <TB1>     INFO: 41600 events read in total (3411ms).
[16:48:56.450] <TB1>     INFO: Test took 4470ms.
[16:48:56.458] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:56.458] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:48:56.458] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:48:56.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.221
[16:48:56.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[16:48:56.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.622
[16:48:56.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.988
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.819
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 199
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.104
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 178
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.595
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 184
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.702
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 190
[16:48:56.509] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.324
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 187
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.408
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 180
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.214
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.255
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.508
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.955
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.001
[16:48:56.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 190
[16:48:56.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.635
[16:48:56.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[16:48:56.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.199
[16:48:56.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[16:48:56.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:48:56.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:48:56.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:48:56.553] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:48:56.896] <TB1>     INFO: Expecting 41600 events.
[16:49:01.022] <TB1>     INFO: 41600 events read in total (3411ms).
[16:49:01.023] <TB1>     INFO: Test took 4470ms.
[16:49:01.031] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:01.031] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:49:01.031] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:49:01.035] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 1
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1385
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,7] phvalue 85
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4477
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 62
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5976
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 74
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 102.379
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 103
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9175
[16:49:01.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9512
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1414
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 85
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2491
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 86
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9955
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.962
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 79
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9969
[16:49:01.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 89
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0595
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 85
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1971
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 69
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.8126
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,48] phvalue 88
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8881
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,50] phvalue 71
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0336
[16:49:01.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 65
[16:49:01.041] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 7, 0 0
[16:49:01.449] <TB1>     INFO: Expecting 2560 events.
[16:49:02.419] <TB1>     INFO: 2560 events read in total (255ms).
[16:49:02.419] <TB1>     INFO: Test took 1378ms.
[16:49:02.421] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:02.421] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[16:49:02.927] <TB1>     INFO: Expecting 2560 events.
[16:49:03.884] <TB1>     INFO: 2560 events read in total (243ms).
[16:49:03.884] <TB1>     INFO: Test took 1463ms.
[16:49:03.884] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:03.884] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[16:49:04.392] <TB1>     INFO: Expecting 2560 events.
[16:49:05.350] <TB1>     INFO: 2560 events read in total (243ms).
[16:49:05.350] <TB1>     INFO: Test took 1465ms.
[16:49:05.350] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:05.351] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[16:49:05.858] <TB1>     INFO: Expecting 2560 events.
[16:49:06.816] <TB1>     INFO: 2560 events read in total (243ms).
[16:49:06.816] <TB1>     INFO: Test took 1465ms.
[16:49:06.817] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:06.817] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[16:49:07.324] <TB1>     INFO: Expecting 2560 events.
[16:49:08.281] <TB1>     INFO: 2560 events read in total (242ms).
[16:49:08.281] <TB1>     INFO: Test took 1464ms.
[16:49:08.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:08.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[16:49:08.789] <TB1>     INFO: Expecting 2560 events.
[16:49:09.747] <TB1>     INFO: 2560 events read in total (243ms).
[16:49:09.749] <TB1>     INFO: Test took 1468ms.
[16:49:09.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:09.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 6 6
[16:49:10.255] <TB1>     INFO: Expecting 2560 events.
[16:49:11.213] <TB1>     INFO: 2560 events read in total (243ms).
[16:49:11.213] <TB1>     INFO: Test took 1463ms.
[16:49:11.216] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:11.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 7 7
[16:49:11.721] <TB1>     INFO: Expecting 2560 events.
[16:49:12.678] <TB1>     INFO: 2560 events read in total (242ms).
[16:49:12.678] <TB1>     INFO: Test took 1461ms.
[16:49:12.678] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:12.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 8 8
[16:49:13.194] <TB1>     INFO: Expecting 2560 events.
[16:49:14.153] <TB1>     INFO: 2560 events read in total (244ms).
[16:49:14.153] <TB1>     INFO: Test took 1474ms.
[16:49:14.154] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:14.154] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 9 9
[16:49:14.661] <TB1>     INFO: Expecting 2560 events.
[16:49:15.619] <TB1>     INFO: 2560 events read in total (243ms).
[16:49:15.619] <TB1>     INFO: Test took 1465ms.
[16:49:15.619] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:15.619] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 10 10
[16:49:16.127] <TB1>     INFO: Expecting 2560 events.
[16:49:17.083] <TB1>     INFO: 2560 events read in total (241ms).
[16:49:17.083] <TB1>     INFO: Test took 1464ms.
[16:49:17.084] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:17.084] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[16:49:17.590] <TB1>     INFO: Expecting 2560 events.
[16:49:18.549] <TB1>     INFO: 2560 events read in total (242ms).
[16:49:18.549] <TB1>     INFO: Test took 1465ms.
[16:49:18.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:18.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[16:49:19.058] <TB1>     INFO: Expecting 2560 events.
[16:49:20.015] <TB1>     INFO: 2560 events read in total (242ms).
[16:49:20.016] <TB1>     INFO: Test took 1466ms.
[16:49:20.016] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:20.016] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 48, 13 13
[16:49:20.523] <TB1>     INFO: Expecting 2560 events.
[16:49:21.480] <TB1>     INFO: 2560 events read in total (242ms).
[16:49:21.481] <TB1>     INFO: Test took 1465ms.
[16:49:21.481] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:21.481] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 50, 14 14
[16:49:21.989] <TB1>     INFO: Expecting 2560 events.
[16:49:22.947] <TB1>     INFO: 2560 events read in total (242ms).
[16:49:22.948] <TB1>     INFO: Test took 1467ms.
[16:49:22.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:22.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 15 15
[16:49:23.455] <TB1>     INFO: Expecting 2560 events.
[16:49:24.412] <TB1>     INFO: 2560 events read in total (242ms).
[16:49:24.412] <TB1>     INFO: Test took 1464ms.
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:49:24.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC15
[16:49:24.416] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:24.922] <TB1>     INFO: Expecting 655360 events.
[16:49:36.600] <TB1>     INFO: 655360 events read in total (10963ms).
[16:49:36.610] <TB1>     INFO: Expecting 655360 events.
[16:49:48.244] <TB1>     INFO: 655360 events read in total (11062ms).
[16:49:48.261] <TB1>     INFO: Expecting 655360 events.
[16:49:59.640] <TB1>     INFO: 655360 events read in total (10820ms).
[16:49:59.660] <TB1>     INFO: Expecting 655360 events.
[16:50:11.234] <TB1>     INFO: 655360 events read in total (11011ms).
[16:50:11.258] <TB1>     INFO: Expecting 655360 events.
[16:50:22.858] <TB1>     INFO: 655360 events read in total (11041ms).
[16:50:22.887] <TB1>     INFO: Expecting 655360 events.
[16:50:34.385] <TB1>     INFO: 655360 events read in total (10946ms).
[16:50:34.418] <TB1>     INFO: Expecting 655360 events.
[16:50:45.767] <TB1>     INFO: 655360 events read in total (10798ms).
[16:50:45.803] <TB1>     INFO: Expecting 655360 events.
[16:50:57.532] <TB1>     INFO: 655360 events read in total (11180ms).
[16:50:57.574] <TB1>     INFO: Expecting 655360 events.
[16:51:09.190] <TB1>     INFO: 655360 events read in total (11077ms).
[16:51:09.236] <TB1>     INFO: Expecting 655360 events.
[16:51:21.014] <TB1>     INFO: 655360 events read in total (11242ms).
[16:51:21.064] <TB1>     INFO: Expecting 655360 events.
[16:51:32.660] <TB1>     INFO: 655360 events read in total (11067ms).
[16:51:32.713] <TB1>     INFO: Expecting 655360 events.
[16:51:44.411] <TB1>     INFO: 655360 events read in total (11170ms).
[16:51:44.470] <TB1>     INFO: Expecting 655360 events.
[16:51:56.076] <TB1>     INFO: 655360 events read in total (11080ms).
[16:51:56.141] <TB1>     INFO: Expecting 655360 events.
[16:52:07.736] <TB1>     INFO: 655360 events read in total (11069ms).
[16:52:07.806] <TB1>     INFO: Expecting 655360 events.
[16:52:19.465] <TB1>     INFO: 655360 events read in total (11133ms).
[16:52:19.536] <TB1>     INFO: Expecting 655360 events.
[16:52:31.151] <TB1>     INFO: 655360 events read in total (11088ms).
[16:52:31.229] <TB1>     INFO: Test took 186813ms.
[16:52:31.329] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:52:31.635] <TB1>     INFO: Expecting 655360 events.
[16:52:43.494] <TB1>     INFO: 655360 events read in total (11143ms).
[16:52:43.505] <TB1>     INFO: Expecting 655360 events.
[16:52:55.135] <TB1>     INFO: 655360 events read in total (11061ms).
[16:52:55.152] <TB1>     INFO: Expecting 655360 events.
[16:53:06.714] <TB1>     INFO: 655360 events read in total (11005ms).
[16:53:06.734] <TB1>     INFO: Expecting 655360 events.
[16:53:18.271] <TB1>     INFO: 655360 events read in total (10982ms).
[16:53:18.296] <TB1>     INFO: Expecting 655360 events.
[16:53:29.867] <TB1>     INFO: 655360 events read in total (11014ms).
[16:53:29.895] <TB1>     INFO: Expecting 655360 events.
[16:53:41.425] <TB1>     INFO: 655360 events read in total (10976ms).
[16:53:41.457] <TB1>     INFO: Expecting 655360 events.
[16:53:52.805] <TB1>     INFO: 655360 events read in total (10799ms).
[16:53:52.841] <TB1>     INFO: Expecting 655360 events.
[16:54:04.397] <TB1>     INFO: 655360 events read in total (11006ms).
[16:54:04.437] <TB1>     INFO: Expecting 655360 events.
[16:54:16.178] <TB1>     INFO: 655360 events read in total (11200ms).
[16:54:16.224] <TB1>     INFO: Expecting 655360 events.
[16:54:27.936] <TB1>     INFO: 655360 events read in total (11180ms).
[16:54:27.984] <TB1>     INFO: Expecting 655360 events.
[16:54:39.689] <TB1>     INFO: 655360 events read in total (11172ms).
[16:54:39.741] <TB1>     INFO: Expecting 655360 events.
[16:54:51.394] <TB1>     INFO: 655360 events read in total (11123ms).
[16:54:51.451] <TB1>     INFO: Expecting 655360 events.
[16:55:03.089] <TB1>     INFO: 655360 events read in total (11111ms).
[16:55:03.150] <TB1>     INFO: Expecting 655360 events.
[16:55:14.801] <TB1>     INFO: 655360 events read in total (11124ms).
[16:55:14.867] <TB1>     INFO: Expecting 655360 events.
[16:55:26.486] <TB1>     INFO: 655360 events read in total (11092ms).
[16:55:26.556] <TB1>     INFO: Expecting 655360 events.
[16:55:38.188] <TB1>     INFO: 655360 events read in total (11105ms).
[16:55:38.262] <TB1>     INFO: Test took 186933ms.
[16:55:38.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:55:38.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:55:38.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:55:38.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:55:38.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:55:38.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:55:38.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:55:38.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:55:38.457] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:55:38.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:55:38.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:55:38.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:55:38.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:55:38.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:55:38.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:55:38.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:38.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:55:38.461] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.468] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.474] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.481] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.488] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.495] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.502] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.509] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.516] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.523] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.530] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.537] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:55:38.543] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.550] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.557] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.564] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.571] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:38.578] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:55:38.608] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C0.dat
[16:55:38.608] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C1.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C2.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C3.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C4.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C5.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C6.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C7.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C8.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C9.dat
[16:55:38.609] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C10.dat
[16:55:38.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C11.dat
[16:55:38.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C12.dat
[16:55:38.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C13.dat
[16:55:38.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C14.dat
[16:55:38.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//dacParameters35_C15.dat
[16:55:38.955] <TB1>     INFO: Expecting 41600 events.
[16:55:42.779] <TB1>     INFO: 41600 events read in total (3109ms).
[16:55:42.780] <TB1>     INFO: Test took 4168ms.
[16:55:43.434] <TB1>     INFO: Expecting 41600 events.
[16:55:47.258] <TB1>     INFO: 41600 events read in total (3110ms).
[16:55:47.259] <TB1>     INFO: Test took 4176ms.
[16:55:47.913] <TB1>     INFO: Expecting 41600 events.
[16:55:51.734] <TB1>     INFO: 41600 events read in total (3106ms).
[16:55:51.734] <TB1>     INFO: Test took 4169ms.
[16:55:52.043] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:52.174] <TB1>     INFO: Expecting 2560 events.
[16:55:53.132] <TB1>     INFO: 2560 events read in total (243ms).
[16:55:53.132] <TB1>     INFO: Test took 1089ms.
[16:55:53.135] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:53.641] <TB1>     INFO: Expecting 2560 events.
[16:55:54.598] <TB1>     INFO: 2560 events read in total (243ms).
[16:55:54.600] <TB1>     INFO: Test took 1465ms.
[16:55:54.603] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:55.108] <TB1>     INFO: Expecting 2560 events.
[16:55:56.067] <TB1>     INFO: 2560 events read in total (244ms).
[16:55:56.067] <TB1>     INFO: Test took 1465ms.
[16:55:56.069] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:56.576] <TB1>     INFO: Expecting 2560 events.
[16:55:57.535] <TB1>     INFO: 2560 events read in total (244ms).
[16:55:57.535] <TB1>     INFO: Test took 1466ms.
[16:55:57.537] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:58.044] <TB1>     INFO: Expecting 2560 events.
[16:55:58.002] <TB1>     INFO: 2560 events read in total (243ms).
[16:55:58.003] <TB1>     INFO: Test took 1466ms.
[16:55:59.005] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:59.511] <TB1>     INFO: Expecting 2560 events.
[16:56:00.470] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:00.470] <TB1>     INFO: Test took 1465ms.
[16:56:00.472] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:00.978] <TB1>     INFO: Expecting 2560 events.
[16:56:01.936] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:01.937] <TB1>     INFO: Test took 1465ms.
[16:56:01.940] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:02.445] <TB1>     INFO: Expecting 2560 events.
[16:56:03.405] <TB1>     INFO: 2560 events read in total (245ms).
[16:56:03.405] <TB1>     INFO: Test took 1465ms.
[16:56:03.407] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:03.914] <TB1>     INFO: Expecting 2560 events.
[16:56:04.873] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:04.873] <TB1>     INFO: Test took 1466ms.
[16:56:04.875] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:05.382] <TB1>     INFO: Expecting 2560 events.
[16:56:06.339] <TB1>     INFO: 2560 events read in total (242ms).
[16:56:06.339] <TB1>     INFO: Test took 1464ms.
[16:56:06.341] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:06.848] <TB1>     INFO: Expecting 2560 events.
[16:56:07.806] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:07.806] <TB1>     INFO: Test took 1466ms.
[16:56:07.808] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:08.315] <TB1>     INFO: Expecting 2560 events.
[16:56:09.273] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:09.273] <TB1>     INFO: Test took 1465ms.
[16:56:09.276] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:09.782] <TB1>     INFO: Expecting 2560 events.
[16:56:10.740] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:10.741] <TB1>     INFO: Test took 1465ms.
[16:56:10.743] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:11.250] <TB1>     INFO: Expecting 2560 events.
[16:56:12.208] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:12.209] <TB1>     INFO: Test took 1466ms.
[16:56:12.213] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:12.717] <TB1>     INFO: Expecting 2560 events.
[16:56:13.674] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:13.675] <TB1>     INFO: Test took 1462ms.
[16:56:13.678] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:14.183] <TB1>     INFO: Expecting 2560 events.
[16:56:15.142] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:15.143] <TB1>     INFO: Test took 1465ms.
[16:56:15.146] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:15.651] <TB1>     INFO: Expecting 2560 events.
[16:56:16.608] <TB1>     INFO: 2560 events read in total (242ms).
[16:56:16.608] <TB1>     INFO: Test took 1462ms.
[16:56:16.610] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:17.116] <TB1>     INFO: Expecting 2560 events.
[16:56:18.076] <TB1>     INFO: 2560 events read in total (245ms).
[16:56:18.076] <TB1>     INFO: Test took 1466ms.
[16:56:18.078] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:18.584] <TB1>     INFO: Expecting 2560 events.
[16:56:19.543] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:19.544] <TB1>     INFO: Test took 1466ms.
[16:56:19.547] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:20.052] <TB1>     INFO: Expecting 2560 events.
[16:56:21.010] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:21.011] <TB1>     INFO: Test took 1464ms.
[16:56:21.013] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:21.519] <TB1>     INFO: Expecting 2560 events.
[16:56:22.477] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:22.478] <TB1>     INFO: Test took 1465ms.
[16:56:22.480] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:22.987] <TB1>     INFO: Expecting 2560 events.
[16:56:23.946] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:23.946] <TB1>     INFO: Test took 1466ms.
[16:56:23.948] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:24.463] <TB1>     INFO: Expecting 2560 events.
[16:56:25.421] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:25.421] <TB1>     INFO: Test took 1473ms.
[16:56:25.423] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:25.930] <TB1>     INFO: Expecting 2560 events.
[16:56:26.888] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:26.888] <TB1>     INFO: Test took 1465ms.
[16:56:26.890] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:27.397] <TB1>     INFO: Expecting 2560 events.
[16:56:28.357] <TB1>     INFO: 2560 events read in total (245ms).
[16:56:28.358] <TB1>     INFO: Test took 1468ms.
[16:56:28.360] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:28.867] <TB1>     INFO: Expecting 2560 events.
[16:56:29.825] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:29.825] <TB1>     INFO: Test took 1465ms.
[16:56:29.828] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:30.334] <TB1>     INFO: Expecting 2560 events.
[16:56:31.291] <TB1>     INFO: 2560 events read in total (242ms).
[16:56:31.292] <TB1>     INFO: Test took 1465ms.
[16:56:31.294] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:31.800] <TB1>     INFO: Expecting 2560 events.
[16:56:32.759] <TB1>     INFO: 2560 events read in total (244ms).
[16:56:32.759] <TB1>     INFO: Test took 1465ms.
[16:56:32.762] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:33.268] <TB1>     INFO: Expecting 2560 events.
[16:56:34.225] <TB1>     INFO: 2560 events read in total (242ms).
[16:56:34.226] <TB1>     INFO: Test took 1464ms.
[16:56:34.228] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:34.734] <TB1>     INFO: Expecting 2560 events.
[16:56:35.692] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:35.692] <TB1>     INFO: Test took 1465ms.
[16:56:35.694] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:36.201] <TB1>     INFO: Expecting 2560 events.
[16:56:37.158] <TB1>     INFO: 2560 events read in total (242ms).
[16:56:37.159] <TB1>     INFO: Test took 1465ms.
[16:56:37.161] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:37.667] <TB1>     INFO: Expecting 2560 events.
[16:56:38.625] <TB1>     INFO: 2560 events read in total (243ms).
[16:56:38.626] <TB1>     INFO: Test took 1465ms.
[16:56:39.642] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:56:39.643] <TB1>     INFO: PH scale (per ROC):    83  72  79  81  80  84  88  81  84  79  82  72  80  86  82  79
[16:56:39.643] <TB1>     INFO: PH offset (per ROC):  160 189 175 147 173 174 159 160 170 171 159 166 176 157 174 180
[16:56:39.820] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:56:39.824] <TB1>     INFO: ######################################################################
[16:56:39.824] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:56:39.824] <TB1>     INFO: ######################################################################
[16:56:39.824] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:56:39.839] <TB1>     INFO: scanning low vcal = 10
[16:56:40.183] <TB1>     INFO: Expecting 41600 events.
[16:56:43.901] <TB1>     INFO: 41600 events read in total (3003ms).
[16:56:43.901] <TB1>     INFO: Test took 4062ms.
[16:56:43.903] <TB1>     INFO: scanning low vcal = 20
[16:56:44.410] <TB1>     INFO: Expecting 41600 events.
[16:56:48.125] <TB1>     INFO: 41600 events read in total (3000ms).
[16:56:48.125] <TB1>     INFO: Test took 4222ms.
[16:56:48.127] <TB1>     INFO: scanning low vcal = 30
[16:56:48.634] <TB1>     INFO: Expecting 41600 events.
[16:56:52.366] <TB1>     INFO: 41600 events read in total (3017ms).
[16:56:52.367] <TB1>     INFO: Test took 4240ms.
[16:56:52.369] <TB1>     INFO: scanning low vcal = 40
[16:56:52.873] <TB1>     INFO: Expecting 41600 events.
[16:56:57.125] <TB1>     INFO: 41600 events read in total (3538ms).
[16:56:57.125] <TB1>     INFO: Test took 4756ms.
[16:56:57.128] <TB1>     INFO: scanning low vcal = 50
[16:56:57.550] <TB1>     INFO: Expecting 41600 events.
[16:57:01.804] <TB1>     INFO: 41600 events read in total (3538ms).
[16:57:01.805] <TB1>     INFO: Test took 4677ms.
[16:57:01.808] <TB1>     INFO: scanning low vcal = 60
[16:57:02.230] <TB1>     INFO: Expecting 41600 events.
[16:57:06.480] <TB1>     INFO: 41600 events read in total (3536ms).
[16:57:06.480] <TB1>     INFO: Test took 4672ms.
[16:57:06.483] <TB1>     INFO: scanning low vcal = 70
[16:57:06.903] <TB1>     INFO: Expecting 41600 events.
[16:57:11.155] <TB1>     INFO: 41600 events read in total (3537ms).
[16:57:11.155] <TB1>     INFO: Test took 4672ms.
[16:57:11.158] <TB1>     INFO: scanning low vcal = 80
[16:57:11.582] <TB1>     INFO: Expecting 41600 events.
[16:57:15.851] <TB1>     INFO: 41600 events read in total (3554ms).
[16:57:15.852] <TB1>     INFO: Test took 4694ms.
[16:57:15.854] <TB1>     INFO: scanning low vcal = 90
[16:57:16.274] <TB1>     INFO: Expecting 41600 events.
[16:57:20.597] <TB1>     INFO: 41600 events read in total (3608ms).
[16:57:20.598] <TB1>     INFO: Test took 4743ms.
[16:57:20.601] <TB1>     INFO: scanning low vcal = 100
[16:57:21.033] <TB1>     INFO: Expecting 41600 events.
[16:57:25.434] <TB1>     INFO: 41600 events read in total (3687ms).
[16:57:25.435] <TB1>     INFO: Test took 4834ms.
[16:57:25.437] <TB1>     INFO: scanning low vcal = 110
[16:57:25.860] <TB1>     INFO: Expecting 41600 events.
[16:57:30.122] <TB1>     INFO: 41600 events read in total (3546ms).
[16:57:30.122] <TB1>     INFO: Test took 4685ms.
[16:57:30.125] <TB1>     INFO: scanning low vcal = 120
[16:57:30.549] <TB1>     INFO: Expecting 41600 events.
[16:57:34.804] <TB1>     INFO: 41600 events read in total (3540ms).
[16:57:34.805] <TB1>     INFO: Test took 4680ms.
[16:57:34.808] <TB1>     INFO: scanning low vcal = 130
[16:57:35.232] <TB1>     INFO: Expecting 41600 events.
[16:57:39.550] <TB1>     INFO: 41600 events read in total (3603ms).
[16:57:39.550] <TB1>     INFO: Test took 4742ms.
[16:57:39.554] <TB1>     INFO: scanning low vcal = 140
[16:57:39.976] <TB1>     INFO: Expecting 41600 events.
[16:57:44.400] <TB1>     INFO: 41600 events read in total (3709ms).
[16:57:44.400] <TB1>     INFO: Test took 4846ms.
[16:57:44.403] <TB1>     INFO: scanning low vcal = 150
[16:57:44.826] <TB1>     INFO: Expecting 41600 events.
[16:57:49.106] <TB1>     INFO: 41600 events read in total (3565ms).
[16:57:49.107] <TB1>     INFO: Test took 4704ms.
[16:57:49.110] <TB1>     INFO: scanning low vcal = 160
[16:57:49.536] <TB1>     INFO: Expecting 41600 events.
[16:57:53.849] <TB1>     INFO: 41600 events read in total (3598ms).
[16:57:53.850] <TB1>     INFO: Test took 4740ms.
[16:57:53.853] <TB1>     INFO: scanning low vcal = 170
[16:57:54.282] <TB1>     INFO: Expecting 41600 events.
[16:57:58.520] <TB1>     INFO: 41600 events read in total (3523ms).
[16:57:58.521] <TB1>     INFO: Test took 4668ms.
[16:57:58.525] <TB1>     INFO: scanning low vcal = 180
[16:57:58.948] <TB1>     INFO: Expecting 41600 events.
[16:58:03.224] <TB1>     INFO: 41600 events read in total (3561ms).
[16:58:03.225] <TB1>     INFO: Test took 4700ms.
[16:58:03.228] <TB1>     INFO: scanning low vcal = 190
[16:58:03.653] <TB1>     INFO: Expecting 41600 events.
[16:58:07.908] <TB1>     INFO: 41600 events read in total (3540ms).
[16:58:07.909] <TB1>     INFO: Test took 4681ms.
[16:58:07.912] <TB1>     INFO: scanning low vcal = 200
[16:58:08.334] <TB1>     INFO: Expecting 41600 events.
[16:58:12.606] <TB1>     INFO: 41600 events read in total (3557ms).
[16:58:12.608] <TB1>     INFO: Test took 4696ms.
[16:58:12.610] <TB1>     INFO: scanning low vcal = 210
[16:58:13.033] <TB1>     INFO: Expecting 41600 events.
[16:58:17.293] <TB1>     INFO: 41600 events read in total (3545ms).
[16:58:17.294] <TB1>     INFO: Test took 4684ms.
[16:58:17.297] <TB1>     INFO: scanning low vcal = 220
[16:58:17.717] <TB1>     INFO: Expecting 41600 events.
[16:58:21.973] <TB1>     INFO: 41600 events read in total (3541ms).
[16:58:21.974] <TB1>     INFO: Test took 4677ms.
[16:58:21.977] <TB1>     INFO: scanning low vcal = 230
[16:58:22.400] <TB1>     INFO: Expecting 41600 events.
[16:58:26.671] <TB1>     INFO: 41600 events read in total (3556ms).
[16:58:26.671] <TB1>     INFO: Test took 4694ms.
[16:58:26.674] <TB1>     INFO: scanning low vcal = 240
[16:58:27.100] <TB1>     INFO: Expecting 41600 events.
[16:58:31.368] <TB1>     INFO: 41600 events read in total (3553ms).
[16:58:31.369] <TB1>     INFO: Test took 4695ms.
[16:58:31.372] <TB1>     INFO: scanning low vcal = 250
[16:58:31.794] <TB1>     INFO: Expecting 41600 events.
[16:58:36.067] <TB1>     INFO: 41600 events read in total (3558ms).
[16:58:36.068] <TB1>     INFO: Test took 4696ms.
[16:58:36.071] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:58:36.493] <TB1>     INFO: Expecting 41600 events.
[16:58:40.760] <TB1>     INFO: 41600 events read in total (3552ms).
[16:58:40.760] <TB1>     INFO: Test took 4689ms.
[16:58:40.763] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:58:41.189] <TB1>     INFO: Expecting 41600 events.
[16:58:45.442] <TB1>     INFO: 41600 events read in total (3538ms).
[16:58:45.442] <TB1>     INFO: Test took 4679ms.
[16:58:45.446] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:58:45.870] <TB1>     INFO: Expecting 41600 events.
[16:58:50.120] <TB1>     INFO: 41600 events read in total (3535ms).
[16:58:50.121] <TB1>     INFO: Test took 4675ms.
[16:58:50.124] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:58:50.545] <TB1>     INFO: Expecting 41600 events.
[16:58:54.792] <TB1>     INFO: 41600 events read in total (3532ms).
[16:58:54.794] <TB1>     INFO: Test took 4670ms.
[16:58:54.797] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:58:55.218] <TB1>     INFO: Expecting 41600 events.
[16:58:59.491] <TB1>     INFO: 41600 events read in total (3558ms).
[16:58:59.492] <TB1>     INFO: Test took 4695ms.
[16:59:00.046] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:59:00.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:59:00.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:59:00.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:59:00.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:59:00.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:59:00.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:59:00.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:59:00.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:59:00.051] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:59:00.051] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:59:00.051] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:59:00.051] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:59:00.052] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:59:00.052] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:59:00.052] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:59:00.052] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:59:38.482] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:59:38.482] <TB1>     INFO: non-linearity mean:  0.955 0.950 0.959 0.951 0.962 0.962 0.959 0.958 0.959 0.961 0.963 0.950 0.961 0.954 0.957 0.963
[16:59:38.482] <TB1>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.005 0.005 0.006 0.005 0.006 0.005 0.005 0.004 0.007 0.004 0.005 0.006 0.007
[16:59:38.482] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:59:38.506] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:59:38.529] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:59:38.552] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:59:38.575] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:59:38.599] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:59:38.622] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:59:38.645] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:59:38.669] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:59:38.692] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:59:38.715] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:59:38.738] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:59:38.761] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:59:38.785] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:59:38.808] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:59:38.832] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-K-NT_FPIXTest-17C-Nebraska-160516-1536_2016-05-16_15h37m_1463431021//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:59:38.855] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[16:59:38.855] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:59:38.863] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:59:38.863] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:59:38.867] <TB1>     INFO: ######################################################################
[16:59:38.867] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:59:38.867] <TB1>     INFO: ######################################################################
[16:59:38.870] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:59:38.880] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:59:38.880] <TB1>     INFO:     run 1 of 1
[16:59:38.880] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:39.223] <TB1>     INFO: Expecting 3120000 events.
[17:00:28.942] <TB1>     INFO: 1285975 events read in total (49004ms).
[17:01:17.434] <TB1>     INFO: 2566230 events read in total (97496ms).
[17:01:38.764] <TB1>     INFO: 3120000 events read in total (118826ms).
[17:01:38.807] <TB1>     INFO: Test took 119928ms.
[17:01:38.881] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:39.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:40.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:42.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:43.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:45.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:46.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:01:47.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:01:49.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:01:50.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:01:52.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:01:53.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:01:55.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:01:56.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:01:58.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:01:59.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:02:01.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:02:02.848] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408453120
[17:02:02.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:02:02.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0944, RMS = 1.37479
[17:02:02.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:02:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:02:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3127, RMS = 1.71302
[17:02:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:02:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:02:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1185, RMS = 1.84507
[17:02:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:02:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:02:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5087, RMS = 1.40695
[17:02:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:02:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:02:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5343, RMS = 1.22461
[17:02:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:02:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:02:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7534, RMS = 1.31613
[17:02:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:02:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:02:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2544, RMS = 1.27085
[17:02:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:02:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:02:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7605, RMS = 1.31361
[17:02:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:02:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:02:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6463, RMS = 1.09284
[17:02:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:02:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:02:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1791, RMS = 1.02397
[17:02:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:02:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:02:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3065, RMS = 1.28916
[17:02:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:02:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:02:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.88, RMS = 1.16285
[17:02:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:02:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:02:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9384, RMS = 1.95939
[17:02:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:02:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:02:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.6009, RMS = 2.07737
[17:02:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[17:02:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:02:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2333, RMS = 1.46723
[17:02:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:02:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:02:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1703, RMS = 1.82693
[17:02:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:02:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:02:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6649, RMS = 0.99776
[17:02:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:02:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:02:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1687, RMS = 0.951282
[17:02:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:02:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:02:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7905, RMS = 0.849641
[17:02:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:02:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:02:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3122, RMS = 0.982048
[17:02:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:02:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:02:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.542, RMS = 0.995582
[17:02:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:02:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:02:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0951, RMS = 0.981154
[17:02:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:02:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:02:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.7016, RMS = 1.7261
[17:02:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:02:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:02:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.1718, RMS = 1.93499
[17:02:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:02:02.923] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:02:02.923] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7909, RMS = 1.8205
[17:02:02.923] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:02:02.923] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:02:02.923] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1722, RMS = 1.94448
[17:02:02.923] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[17:02:02.924] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:02:02.924] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5618, RMS = 0.986897
[17:02:02.924] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:02:02.924] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:02:02.924] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5157, RMS = 0.959713
[17:02:02.924] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:02:02.925] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:02:02.925] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1043, RMS = 1.39164
[17:02:02.925] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[17:02:02.925] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:02:02.925] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2381, RMS = 1.6431
[17:02:02.926] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:02:02.927] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:02:02.927] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5784, RMS = 1.97238
[17:02:02.927] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[17:02:02.927] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:02:02.927] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0458, RMS = 2.138
[17:02:02.927] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:02:02.930] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[17:02:02.930] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    2    6    0    0    0    0    0    0    0
[17:02:02.930] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:02:03.053] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:02:03.053] <TB1>     INFO: enter test to run
[17:02:03.053] <TB1>     INFO:   test:  no parameter change
[17:02:03.054] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[17:02:03.055] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[17:02:03.055] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[17:02:03.055] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:02:03.583] <TB1>    QUIET: Connection to board 26 closed.
[17:02:03.583] <TB1>     INFO: pXar: this is the end, my friend
[17:02:03.584] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
