Classic Timing Analyzer report for diviseur
Thu Sep 03 11:26:40 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.258 ns                        ; A_res        ; sig_clk_out ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.272 ns                         ; clk_out~reg0 ; clk_out     ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.488 ns                         ; A_res        ; sig_clk_out ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 280.03 MHz ( period = 3.571 ns ) ; div[6]       ; div[0]      ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; div[6]  ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; div[9]  ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 284.90 MHz ( period = 3.510 ns )                    ; div[7]  ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; div[15] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; div[0]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; div[16] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; div[8]  ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; div[17] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; div[12] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; div[0]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; div[23] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; div[13] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; div[1]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; div[18] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; div[2]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; div[0]  ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; div[21] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; div[11] ; div[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; div[1]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[6]  ; div[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; div[19] ; div[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.066 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;         ;         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; -0.258 ns  ; A_res ; sig_clk_out ; clk_in   ;
+-------+--------------+------------+-------+-------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 7.272 ns   ; clk_out~reg0 ; clk_out ; clk_in     ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; 0.488 ns  ; A_res ; sig_clk_out ; clk_in   ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 03 11:26:39 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off diviseur -c diviseur --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 280.03 MHz between source register "div[6]" and destination register "div[10]" (period= 3.571 ns)
    Info: + Longest register to register delay is 3.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N19; Fanout = 3; REG Node = 'div[6]'
        Info: 2: + IC(0.812 ns) + CELL(0.398 ns) = 1.210 ns; Loc. = LCCOMB_X17_Y18_N16; Fanout = 1; COMB Node = 'LessThan0~2'
        Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 1.741 ns; Loc. = LCCOMB_X17_Y18_N26; Fanout = 1; COMB Node = 'LessThan0~3'
        Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 2.135 ns; Loc. = LCCOMB_X17_Y18_N10; Fanout = 29; COMB Node = 'LessThan0~7'
        Info: 5: + IC(0.712 ns) + CELL(0.510 ns) = 3.357 ns; Loc. = LCFF_X18_Y19_N27; Fanout = 3; REG Node = 'div[10]'
        Info: Total cell delay = 1.333 ns ( 39.71 % )
        Info: Total interconnect delay = 2.024 ns ( 60.29 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 2.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X18_Y19_N27; Fanout = 3; REG Node = 'div[10]'
            Info: Total cell delay = 1.536 ns ( 57.27 % )
            Info: Total interconnect delay = 1.146 ns ( 42.73 % )
        Info: - Longest clock path from clock "clk_in" to source register is 2.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X18_Y19_N19; Fanout = 3; REG Node = 'div[6]'
            Info: Total cell delay = 1.536 ns ( 57.27 % )
            Info: Total interconnect delay = 1.146 ns ( 42.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "sig_clk_out" (data pin = "A_res", clock pin = "clk_in") is -0.258 ns
    Info: + Longest pin to register delay is 2.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'A_res'
        Info: 2: + IC(0.957 ns) + CELL(0.419 ns) = 2.375 ns; Loc. = LCCOMB_X17_Y18_N18; Fanout = 1; COMB Node = 'sig_clk_out~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.459 ns; Loc. = LCFF_X17_Y18_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.502 ns ( 61.08 % )
        Info: Total interconnect delay = 0.957 ns ( 38.92 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X17_Y18_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
Info: tco from clock "clk_in" to destination pin "clk_out" through register "clk_out~reg0" is 7.272 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X17_Y18_N1; Fanout = 2; REG Node = 'clk_out~reg0'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y18_N1; Fanout = 2; REG Node = 'clk_out~reg0'
        Info: 2: + IC(1.709 ns) + CELL(2.632 ns) = 4.341 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'clk_out'
        Info: Total cell delay = 2.632 ns ( 60.63 % )
        Info: Total interconnect delay = 1.709 ns ( 39.37 % )
Info: th for register "sig_clk_out" (data pin = "A_res", clock pin = "clk_in") is 0.488 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X17_Y18_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'A_res'
        Info: 2: + IC(0.957 ns) + CELL(0.419 ns) = 2.375 ns; Loc. = LCCOMB_X17_Y18_N18; Fanout = 1; COMB Node = 'sig_clk_out~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.459 ns; Loc. = LCFF_X17_Y18_N19; Fanout = 2; REG Node = 'sig_clk_out'
        Info: Total cell delay = 1.502 ns ( 61.08 % )
        Info: Total interconnect delay = 0.957 ns ( 38.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Sep 03 11:26:40 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


