// Seed: 1609970044
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    input tri1 id_8,
    output uwire id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output tri0 id_13
);
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output tri0 id_12
);
  wire id_14;
  assign id_0 = id_4;
  module_0(
      id_8, id_12, id_6, id_9, id_9, id_9, id_6, id_5, id_4, id_5, id_12, id_3, id_4, id_12
  );
endmodule
