module layer (
	input clk,
	input [31:0]inputLayer[11:0],
	output [31:0]out[9:0]
);

always @ (posedge clk) begin
	
end

multAcc m0 (
	.clk(),
	.in1(),
	.in2(),
	.out()
);

endmodule