// Seed: 159112983
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output wire id_6
);
  assign id_3 = id_5;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    input wor id_6,
    output wor id_7,
    output tri1 id_8,
    output tri0 id_9
    , id_17,
    input tri1 id_10,
    output wire id_11,
    input tri0 id_12
    , id_18,
    output supply0 id_13,
    input supply1 id_14,
    input wor id_15
);
  assign id_4 = 1;
  module_0(
      id_4, id_2, id_6, id_4, id_2, id_3, id_4
  );
endmodule
