<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - rx_dma_test_src_Complex3Multiply_block.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../rx_dma_test_src_Complex3Multiply_block.v" target="rtwreport_document_frame" id="linkToText_plain">rx_dma_test_src_Complex3Multiply_block.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: /home/draco/git/adi_dma_testing/iq_dma_example/hdl_ip/hdlsrc/rx_dma_test/rx_dma_test_src_Complex3Multiply_block.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2025-08-21 13:52:00</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: rx_dma_test_src_Complex3Multiply_block</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: rx_dma_test/LDCR_D/Channelizer_CH1/FFT/RADIX22FFT_SDF1_5/Complex3Multiply</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 4</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 9.535</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">module</span> rx_dma_test_src_Complex3Multiply_block
</span><span><a class="LN" name="23">   23   </a>          (clk,
</span><span><a class="LN" name="24">   24   </a>           reset,
</span><span><a class="LN" name="25">   25   </a>           enb,
</span><span><a class="LN" name="26">   26   </a>           din_re,
</span><span><a class="LN" name="27">   27   </a>           din_im,
</span><span><a class="LN" name="28">   28   </a>           din_5_vld_dly,
</span><span><a class="LN" name="29">   29   </a>           twdl_5_1_re,
</span><span><a class="LN" name="30">   30   </a>           twdl_5_1_im,
</span><span><a class="LN" name="31">   31   </a>           softReset,
</span><span><a class="LN" name="32">   32   </a>           dinXTwdl_re,
</span><span><a class="LN" name="33">   33   </a>           dinXTwdl_im,
</span><span><a class="LN" name="34">   34   </a>           dinXTwdl_5_1_vld);
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [18:0] din_re;  <span class="CT">// sfix19_En5</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [18:0] din_im;  <span class="CT">// sfix19_En5</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">input</span>   din_5_vld_dly;
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [13:0] twdl_5_1_re;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [13:0] twdl_5_1_im;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">input</span>   softReset;
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [18:0] dinXTwdl_re;  <span class="CT">// sfix19_En5</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [18:0] dinXTwdl_im;  <span class="CT">// sfix19_En5</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">output</span>  dinXTwdl_5_1_vld;
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] din_re_reg;  <span class="CT">// sfix19_En5</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] din_im_reg;  <span class="CT">// sfix19_En5</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] adder_add_cast;  <span class="CT">// sfix20_En5</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] adder_add_cast_1;  <span class="CT">// sfix20_En5</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] din_sum;  <span class="CT">// sfix20_En5</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] twdl_re_reg;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] twdl_im_reg;  <span class="CT">// sfix14_En12</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [14:0] adder_add_cast_2;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [14:0] adder_add_cast_3;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [14:0] twdl_sum;  <span class="CT">// sfix15_En12</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Complex3Multiply_din1_re_pipe1;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Complex3Multiply_din1_im_pipe1;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] Complex3Multiply_din1_sum_pipe1;  <span class="CT">// sfix20</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [32:0] Complex3Multiply_prodOfRe_pipe1;  <span class="CT">// sfix33</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [32:0] Complex3Multiply_ProdOfIm_pipe1;  <span class="CT">// sfix33</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [34:0] Complex3Multiply_prodOfSum_pipe1;  <span class="CT">// sfix35</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Complex3Multiply_twiddle_re_pipe1;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] Complex3Multiply_twiddle_im_pipe1;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [14:0] Complex3Multiply_twiddle_sum_pipe1;  <span class="CT">// sfix15</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [32:0] prodOfRe;  <span class="CT">// sfix33_En17</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [32:0] prodOfIm;  <span class="CT">// sfix33_En17</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [34:0] prodOfSum;  <span class="CT">// sfix35_En17</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">reg</span>  din_vld_dly1;
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">reg</span>  din_vld_dly2;
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">reg</span>  din_vld_dly3;
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">reg</span>  prod_vld;
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [34:0] Complex3Add_tmpResult_reg;  <span class="CT">// sfix35</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [33:0] Complex3Add_multRes_re_reg1;  <span class="CT">// sfix34</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [33:0] Complex3Add_multRes_re_reg2;  <span class="CT">// sfix34</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Complex3Add_multRes_im_reg;  <span class="CT">// sfix36</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">reg</span>  Complex3Add_prod_vld_reg1;
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [34:0] Complex3Add_prodOfSum_reg;  <span class="CT">// sfix35</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [34:0] Complex3Add_tmpResult_reg_next;  <span class="CT">// sfix35_En17</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] Complex3Add_multRes_re_reg1_next;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] Complex3Add_multRes_re_reg2_next;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Complex3Add_multRes_im_reg_next;  <span class="CT">// sfix36_En17</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] Complex3Add_sub_cast;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] Complex3Add_sub_cast_1;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Complex3Add_sub_cast_2;  <span class="CT">// sfix36_En17</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Complex3Add_sub_cast_3;  <span class="CT">// sfix36_En17</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] Complex3Add_add_cast;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] Complex3Add_add_cast_1;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] Complex3Add_add_temp;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [33:0] multResFP_re;  <span class="CT">// sfix34_En17</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] multResFP_im;  <span class="CT">// sfix36_En17</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">reg</span>  dinXTwdl_5_1_vld_1;
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">initial</span> <span class="KW">begin</span>
</span><span><a class="LN" name="99">   99   </a>    Complex3Multiply_din1_re_pipe1 = 19'sb0000000000000000000;
</span><span><a class="LN" name="100">  100   </a>    Complex3Multiply_din1_im_pipe1 = 19'sb0000000000000000000;
</span><span><a class="LN" name="101">  101   </a>    Complex3Multiply_din1_sum_pipe1 = 20'sb00000000000000000000;
</span><span><a class="LN" name="102">  102   </a>    Complex3Multiply_twiddle_re_pipe1 = 14'sb00000000000000;
</span><span><a class="LN" name="103">  103   </a>    Complex3Multiply_twiddle_im_pipe1 = 14'sb00000000000000;
</span><span><a class="LN" name="104">  104   </a>    Complex3Multiply_twiddle_sum_pipe1 = 15'sb000000000000000;
</span><span><a class="LN" name="105">  105   </a>    Complex3Multiply_prodOfRe_pipe1 = 33'sh000000000;
</span><span><a class="LN" name="106">  106   </a>    Complex3Multiply_ProdOfIm_pipe1 = 33'sh000000000;
</span><span><a class="LN" name="107">  107   </a>    Complex3Multiply_prodOfSum_pipe1 = 35'sh000000000;
</span><span><a class="LN" name="108">  108   </a>    prodOfRe = 33'sh000000000;
</span><span><a class="LN" name="109">  109   </a>    prodOfIm = 33'sh000000000;
</span><span><a class="LN" name="110">  110   </a>    prodOfSum = 35'sh000000000;
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="112">  112   </a>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="114">  114   </a>    <span class="KW">begin</span> : intdelay_process
</span><span><a class="LN" name="115">  115   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="116">  116   </a>        din_re_reg &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="117">  117   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="118">  118   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="119">  119   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="120">  120   </a>          <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="121">  121   </a>            din_re_reg &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="122">  122   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="123">  123   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="124">  124   </a>            din_re_reg &lt;= din_re;
</span><span><a class="LN" name="125">  125   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="126">  126   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="127">  127   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="128">  128   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="129">  129   </a>
</span><span><a class="LN" name="130">  130   </a>
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="133">  133   </a>    <span class="KW">begin</span> : intdelay_1_process
</span><span><a class="LN" name="134">  134   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="135">  135   </a>        din_im_reg &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="136">  136   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="137">  137   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="138">  138   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="139">  139   </a>          <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="140">  140   </a>            din_im_reg &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="141">  141   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="142">  142   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="143">  143   </a>            din_im_reg &lt;= din_im;
</span><span><a class="LN" name="144">  144   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="145">  145   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="146">  146   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="147">  147   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="148">  148   </a>
</span><span><a class="LN" name="149">  149   </a>
</span><span><a class="LN" name="150">  150   </a>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">assign</span> adder_add_cast = <b>{</b>din_re_reg[18], din_re_reg<b>}</b>;
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">assign</span> adder_add_cast_1 = <b>{</b>din_im_reg[18], din_im_reg<b>}</b>;
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">assign</span> din_sum = adder_add_cast + adder_add_cast_1;
</span><span><a class="LN" name="154">  154   </a>
</span><span><a class="LN" name="155">  155   </a>
</span><span><a class="LN" name="156">  156   </a>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="158">  158   </a>    <span class="KW">begin</span> : intdelay_2_process
</span><span><a class="LN" name="159">  159   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="160">  160   </a>        twdl_re_reg &lt;= 14'sb00000000000000;
</span><span><a class="LN" name="161">  161   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="162">  162   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="163">  163   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="164">  164   </a>          <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="165">  165   </a>            twdl_re_reg &lt;= 14'sb00000000000000;
</span><span><a class="LN" name="166">  166   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="167">  167   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="168">  168   </a>            twdl_re_reg &lt;= twdl_5_1_re;
</span><span><a class="LN" name="169">  169   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="170">  170   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="171">  171   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="172">  172   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="173">  173   </a>
</span><span><a class="LN" name="174">  174   </a>
</span><span><a class="LN" name="175">  175   </a>
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="177">  177   </a>    <span class="KW">begin</span> : intdelay_3_process
</span><span><a class="LN" name="178">  178   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="179">  179   </a>        twdl_im_reg &lt;= 14'sb00000000000000;
</span><span><a class="LN" name="180">  180   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="181">  181   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="182">  182   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="183">  183   </a>          <span class="KW">if</span> (softReset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="184">  184   </a>            twdl_im_reg &lt;= 14'sb00000000000000;
</span><span><a class="LN" name="185">  185   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="186">  186   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="187">  187   </a>            twdl_im_reg &lt;= twdl_5_1_im;
</span><span><a class="LN" name="188">  188   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="189">  189   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="190">  190   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="191">  191   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="192">  192   </a>
</span><span><a class="LN" name="193">  193   </a>
</span><span><a class="LN" name="194">  194   </a>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">assign</span> adder_add_cast_2 = <b>{</b>twdl_re_reg[13], twdl_re_reg<b>}</b>;
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">assign</span> adder_add_cast_3 = <b>{</b>twdl_im_reg[13], twdl_im_reg<b>}</b>;
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">assign</span> twdl_sum = adder_add_cast_2 + adder_add_cast_3;
</span><span><a class="LN" name="198">  198   </a>
</span><span><a class="LN" name="199">  199   </a>
</span><span><a class="LN" name="200">  200   </a>
</span><span><a class="LN" name="201">  201   </a>  <span class="CT">// Complex3Multiply</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="203">  203   </a>    <span class="KW">begin</span> : Complex3Multiply_process
</span><span><a class="LN" name="204">  204   </a>      <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="205">  205   </a>        prodOfRe &lt;= Complex3Multiply_prodOfRe_pipe1;
</span><span><a class="LN" name="206">  206   </a>        prodOfIm &lt;= Complex3Multiply_ProdOfIm_pipe1;
</span><span><a class="LN" name="207">  207   </a>        prodOfSum &lt;= Complex3Multiply_prodOfSum_pipe1;
</span><span><a class="LN" name="208">  208   </a>        Complex3Multiply_prodOfRe_pipe1 &lt;= Complex3Multiply_din1_re_pipe1 * Complex3Multiply_twiddle_re_pipe1;
</span><span><a class="LN" name="209">  209   </a>        Complex3Multiply_ProdOfIm_pipe1 &lt;= Complex3Multiply_din1_im_pipe1 * Complex3Multiply_twiddle_im_pipe1;
</span><span><a class="LN" name="210">  210   </a>        Complex3Multiply_prodOfSum_pipe1 &lt;= Complex3Multiply_din1_sum_pipe1 * Complex3Multiply_twiddle_sum_pipe1;
</span><span><a class="LN" name="211">  211   </a>        Complex3Multiply_twiddle_re_pipe1 &lt;= twdl_re_reg;
</span><span><a class="LN" name="212">  212   </a>        Complex3Multiply_twiddle_im_pipe1 &lt;= twdl_im_reg;
</span><span><a class="LN" name="213">  213   </a>        Complex3Multiply_twiddle_sum_pipe1 &lt;= twdl_sum;
</span><span><a class="LN" name="214">  214   </a>        Complex3Multiply_din1_re_pipe1 &lt;= din_re_reg;
</span><span><a class="LN" name="215">  215   </a>        Complex3Multiply_din1_im_pipe1 &lt;= din_im_reg;
</span><span><a class="LN" name="216">  216   </a>        Complex3Multiply_din1_sum_pipe1 &lt;= din_sum;
</span><span><a class="LN" name="217">  217   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="218">  218   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="219">  219   </a>
</span><span><a class="LN" name="220">  220   </a>
</span><span><a class="LN" name="221">  221   </a>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="223">  223   </a>    <span class="KW">begin</span> : intdelay_4_process
</span><span><a class="LN" name="224">  224   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="225">  225   </a>        din_vld_dly1 &lt;= 1'b0;
</span><span><a class="LN" name="226">  226   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="227">  227   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="228">  228   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="229">  229   </a>          din_vld_dly1 &lt;= din_5_vld_dly;
</span><span><a class="LN" name="230">  230   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="231">  231   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="232">  232   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="233">  233   </a>
</span><span><a class="LN" name="234">  234   </a>
</span><span><a class="LN" name="235">  235   </a>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="237">  237   </a>    <span class="KW">begin</span> : intdelay_5_process
</span><span><a class="LN" name="238">  238   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="239">  239   </a>        din_vld_dly2 &lt;= 1'b0;
</span><span><a class="LN" name="240">  240   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="241">  241   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="242">  242   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="243">  243   </a>          din_vld_dly2 &lt;= din_vld_dly1;
</span><span><a class="LN" name="244">  244   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="245">  245   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="246">  246   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="247">  247   </a>
</span><span><a class="LN" name="248">  248   </a>
</span><span><a class="LN" name="249">  249   </a>
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="251">  251   </a>    <span class="KW">begin</span> : intdelay_6_process
</span><span><a class="LN" name="252">  252   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="253">  253   </a>        din_vld_dly3 &lt;= 1'b0;
</span><span><a class="LN" name="254">  254   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="255">  255   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="256">  256   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="257">  257   </a>          din_vld_dly3 &lt;= din_vld_dly2;
</span><span><a class="LN" name="258">  258   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="259">  259   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="260">  260   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="261">  261   </a>
</span><span><a class="LN" name="262">  262   </a>
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="265">  265   </a>    <span class="KW">begin</span> : intdelay_7_process
</span><span><a class="LN" name="266">  266   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="267">  267   </a>        prod_vld &lt;= 1'b0;
</span><span><a class="LN" name="268">  268   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="269">  269   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="270">  270   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="271">  271   </a>          prod_vld &lt;= din_vld_dly3;
</span><span><a class="LN" name="272">  272   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="273">  273   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="274">  274   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="275">  275   </a>
</span><span><a class="LN" name="276">  276   </a>
</span><span><a class="LN" name="277">  277   </a>
</span><span><a class="LN" name="278">  278   </a>  <span class="CT">// Complex3Add</span>
</span><span><a class="LN" name="279">  279   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="280">  280   </a>    <span class="KW">begin</span> : Complex3Add_process
</span><span><a class="LN" name="281">  281   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="282">  282   </a>        Complex3Add_prodOfSum_reg &lt;= 35'sh000000000;
</span><span><a class="LN" name="283">  283   </a>        Complex3Add_tmpResult_reg &lt;= 35'sh000000000;
</span><span><a class="LN" name="284">  284   </a>        Complex3Add_multRes_re_reg1 &lt;= 34'sh000000000;
</span><span><a class="LN" name="285">  285   </a>        Complex3Add_multRes_re_reg2 &lt;= 34'sh000000000;
</span><span><a class="LN" name="286">  286   </a>        Complex3Add_multRes_im_reg &lt;= 36'sh000000000;
</span><span><a class="LN" name="287">  287   </a>        Complex3Add_prod_vld_reg1 &lt;= 1'b0;
</span><span><a class="LN" name="288">  288   </a>        dinXTwdl_5_1_vld_1 &lt;= 1'b0;
</span><span><a class="LN" name="289">  289   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="290">  290   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="291">  291   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="292">  292   </a>          Complex3Add_tmpResult_reg &lt;= Complex3Add_tmpResult_reg_next;
</span><span><a class="LN" name="293">  293   </a>          Complex3Add_multRes_re_reg1 &lt;= Complex3Add_multRes_re_reg1_next;
</span><span><a class="LN" name="294">  294   </a>          Complex3Add_multRes_re_reg2 &lt;= Complex3Add_multRes_re_reg2_next;
</span><span><a class="LN" name="295">  295   </a>          Complex3Add_multRes_im_reg &lt;= Complex3Add_multRes_im_reg_next;
</span><span><a class="LN" name="296">  296   </a>          Complex3Add_prodOfSum_reg &lt;= prodOfSum;
</span><span><a class="LN" name="297">  297   </a>          dinXTwdl_5_1_vld_1 &lt;= Complex3Add_prod_vld_reg1;
</span><span><a class="LN" name="298">  298   </a>          Complex3Add_prod_vld_reg1 &lt;= prod_vld;
</span><span><a class="LN" name="299">  299   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="300">  300   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="301">  301   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="302">  302   </a>
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">assign</span> Complex3Add_multRes_re_reg2_next = Complex3Add_multRes_re_reg1;
</span><span><a class="LN" name="304">  304   </a>  <span class="KW">assign</span> Complex3Add_sub_cast = <b>{</b>prodOfRe[32], prodOfRe<b>}</b>;
</span><span><a class="LN" name="305">  305   </a>  <span class="KW">assign</span> Complex3Add_sub_cast_1 = <b>{</b>prodOfIm[32], prodOfIm<b>}</b>;
</span><span><a class="LN" name="306">  306   </a>  <span class="KW">assign</span> Complex3Add_multRes_re_reg1_next = Complex3Add_sub_cast - Complex3Add_sub_cast_1;
</span><span><a class="LN" name="307">  307   </a>  <span class="KW">assign</span> Complex3Add_sub_cast_2 = <b>{</b>Complex3Add_prodOfSum_reg[34], Complex3Add_prodOfSum_reg<b>}</b>;
</span><span><a class="LN" name="308">  308   </a>  <span class="KW">assign</span> Complex3Add_sub_cast_3 = <b>{</b>Complex3Add_tmpResult_reg[34], Complex3Add_tmpResult_reg<b>}</b>;
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">assign</span> Complex3Add_multRes_im_reg_next = Complex3Add_sub_cast_2 - Complex3Add_sub_cast_3;
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">assign</span> Complex3Add_add_cast = <b>{</b>prodOfRe[32], prodOfRe<b>}</b>;
</span><span><a class="LN" name="311">  311   </a>  <span class="KW">assign</span> Complex3Add_add_cast_1 = <b>{</b>prodOfIm[32], prodOfIm<b>}</b>;
</span><span><a class="LN" name="312">  312   </a>  <span class="KW">assign</span> Complex3Add_add_temp = Complex3Add_add_cast + Complex3Add_add_cast_1;
</span><span><a class="LN" name="313">  313   </a>  <span class="KW">assign</span> Complex3Add_tmpResult_reg_next = <b>{</b>Complex3Add_add_temp[33], Complex3Add_add_temp<b>}</b>;
</span><span><a class="LN" name="314">  314   </a>  <span class="KW">assign</span> multResFP_re = Complex3Add_multRes_re_reg2;
</span><span><a class="LN" name="315">  315   </a>  <span class="KW">assign</span> multResFP_im = Complex3Add_multRes_im_reg;
</span><span><a class="LN" name="316">  316   </a>
</span><span><a class="LN" name="317">  317   </a>
</span><span><a class="LN" name="318">  318   </a>
</span><span><a class="LN" name="319">  319   </a>  <span class="KW">assign</span> dinXTwdl_re = multResFP_re[30:12];
</span><span><a class="LN" name="320">  320   </a>
</span><span><a class="LN" name="321">  321   </a>
</span><span><a class="LN" name="322">  322   </a>
</span><span><a class="LN" name="323">  323   </a>  <span class="KW">assign</span> dinXTwdl_im = multResFP_im[30:12];
</span><span><a class="LN" name="324">  324   </a>
</span><span><a class="LN" name="325">  325   </a>
</span><span><a class="LN" name="326">  326   </a>
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">assign</span> dinXTwdl_5_1_vld = dinXTwdl_5_1_vld_1;
</span><span><a class="LN" name="328">  328   </a>
</span><span><a class="LN" name="329">  329   </a><span class="KW">endmodule</span>  <span class="CT">// rx_dma_test_src_Complex3Multiply_block</span>
</span><span><a class="LN" name="330">  330   </a>
</span><span><a class="LN" name="331">  331   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>