OpenROAD 1 v2.0-880-gd1c7001ad
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 437 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/serv_fr/fakeram130_2x576.lef
[WARNING ODB-0176] error: undefined layer (OVERLAP) referenced
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/serv_fr/fakeram130_2x576.lef
[WARNING STA-0337] port 'clk_i' not found.
number instances in verilog is 876
[INFO IFP-0001] Added 3432 rows of 22593 sites.
[INFO RSZ-0026] Removed 50 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _1350_ (rising edge-triggered flip-flop)
Endpoint: rf_ram.mem (rising edge-triggered flip-flop)
Path Group: (none)
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ _1350_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.52    0.62    0.62 ^ _1350_/Q (sky130_fd_sc_hd__dfxtp_1)
    20    0.06                           o_ext_funct3[1] (net)
                  0.52    0.00    0.62 ^ _0654_/A (sky130_fd_sc_hd__nor3_1)
                  0.15    0.20    0.82 v _0654_/Y (sky130_fd_sc_hd__nor3_1)
     5    0.01                           _0241_ (net)
                  0.15    0.01    0.83 v _0655_/A3 (sky130_fd_sc_hd__a31oi_2)
                  0.19    0.26    1.09 ^ _0655_/Y (sky130_fd_sc_hd__a31oi_2)
     4    0.01                           _0242_ (net)
                  0.19    0.00    1.10 ^ _0656_/B (sky130_fd_sc_hd__and2b_1)
                  0.25    0.30    1.39 ^ _0656_/X (sky130_fd_sc_hd__and2b_1)
    10    0.03                           _0243_ (net)
                  0.25    0.00    1.40 ^ _0667_/A (sky130_fd_sc_hd__nand3_2)
                  0.11    0.12    1.52 v _0667_/Y (sky130_fd_sc_hd__nand3_2)
     1    0.01                           _0254_ (net)
                  0.11    0.02    1.54 v _0670_/A2 (sky130_fd_sc_hd__a21oi_4)
                  0.78    0.66    2.20 ^ _0670_/Y (sky130_fd_sc_hd__a21oi_4)
    35    0.11                           _0257_ (net)
                  0.78    0.00    2.20 ^ _0671_/A_N (sky130_fd_sc_hd__nand2b_1)
                  0.10    0.23    2.43 ^ _0671_/Y (sky130_fd_sc_hd__nand2b_1)
     3    0.01                           _0258_ (net)
                  0.10    0.00    2.43 ^ _1223_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.07    0.09    2.52 v _1223_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _0576_ (net)
                  0.07    0.01    2.53 v _1479_/B (sky130_fd_sc_hd__fa_1)
                  0.08    0.47    3.00 v _1479_/SUM (sky130_fd_sc_hd__fa_1)
     2    0.00                           _0578_ (net)
                  0.08    0.00    3.00 v _0702_/A1 (sky130_fd_sc_hd__o311ai_0)
                  0.29    0.34    3.34 ^ _0702_/Y (sky130_fd_sc_hd__o311ai_0)
     1    0.00                           _0289_ (net)
                  0.29    0.01    3.34 ^ _0703_/A3 (sky130_fd_sc_hd__o31ai_1)
                  0.09    0.12    3.47 v _0703_/Y (sky130_fd_sc_hd__o31ai_1)
     2    0.01                           _0290_ (net)
                  0.09    0.00    3.47 v _0746_/A2 (sky130_fd_sc_hd__a31oi_1)
                  0.17    0.21    3.68 ^ _0746_/Y (sky130_fd_sc_hd__a31oi_1)
     1    0.01                           rf_ram.i_wdata[1] (net)
                  0.18    0.01    3.69 ^ rf_ram.mem/wd_in[1] (fakeram130_2x576)
                                  3.69   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock CLK
No launch/capture paths found.


==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.03e-12   3.97e-13   1.53e-09   1.53e-09   0.0%
Combinational          2.73e-12   8.68e-13   2.44e-04   2.44e-04 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.76e-12   1.26e-12   2.44e-04   2.44e-04 100.0%
                           0.0%       0.0%     100.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 107734 u^2 0% utilization.

Elapsed time: 0:03.73[h:]min:sec. Average CPU: 27%. Peak memory: 101176KB.
