/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [10:0] celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [20:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_9z ? celloutsig_1_8z[3] : celloutsig_1_11z);
  assign celloutsig_1_18z = ~(in_data[152] | celloutsig_1_16z);
  assign celloutsig_0_1z = ~(in_data[40] | in_data[49]);
  assign celloutsig_0_65z = celloutsig_0_1z | ~(celloutsig_0_36z[6]);
  assign celloutsig_0_23z = celloutsig_0_6z[15] | ~(celloutsig_0_13z[0]);
  assign celloutsig_0_5z = celloutsig_0_4z[2] | in_data[66];
  assign celloutsig_0_22z = celloutsig_0_20z[0] | celloutsig_0_13z[2];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= in_data[71:67];
  assign celloutsig_0_4z = celloutsig_0_2z[4:0] / { 1'h1, _00_[3:0] };
  assign celloutsig_1_19z = { celloutsig_1_0z[7:1], celloutsig_1_14z } / { 1'h1, celloutsig_1_17z[2:0], celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] && celloutsig_1_0z[5:0];
  assign celloutsig_1_6z = { in_data[155:152], celloutsig_1_5z, celloutsig_1_4z } && { celloutsig_1_2z[8:4], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_4z } && { celloutsig_1_8z[2:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z } && { celloutsig_1_5z[2:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_16z = { celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_7z } && in_data[161:158];
  assign celloutsig_0_19z = { celloutsig_0_4z[4:2], celloutsig_0_15z, celloutsig_0_15z } && { celloutsig_0_11z[1:0], celloutsig_0_13z };
  assign celloutsig_1_7z = ! celloutsig_1_0z[9:6];
  assign celloutsig_0_8z = ! { _00_[4:1], celloutsig_0_5z };
  assign celloutsig_0_15z = ! { celloutsig_0_9z[7:0], celloutsig_0_1z };
  assign celloutsig_0_42z = _00_[3] & ~(celloutsig_0_29z);
  assign celloutsig_1_4z = celloutsig_1_2z[3] & ~(celloutsig_1_2z[14]);
  assign celloutsig_1_10z = celloutsig_1_9z & ~(celloutsig_1_5z[1]);
  assign celloutsig_1_15z = celloutsig_1_3z & ~(celloutsig_1_5z[2]);
  assign celloutsig_0_14z = celloutsig_0_0z[7] & ~(celloutsig_0_2z[5]);
  assign celloutsig_0_25z = celloutsig_0_13z[1] & ~(celloutsig_0_17z[8]);
  assign celloutsig_1_0z = in_data[125:116] % { 1'h1, in_data[147:139] };
  assign celloutsig_0_16z = celloutsig_0_7z[5:3] % { 1'h1, in_data[79:78] };
  assign celloutsig_0_17z = { in_data[37:33], celloutsig_0_2z, celloutsig_0_12z } % { 1'h1, celloutsig_0_10z[18:3] };
  assign celloutsig_0_36z = { celloutsig_0_17z[8:2], celloutsig_0_1z } * { _00_, celloutsig_0_28z };
  assign celloutsig_0_20z = celloutsig_0_18z[8:0] * { celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_19z, _00_, celloutsig_0_15z };
  assign celloutsig_1_8z = celloutsig_1_6z ? { celloutsig_1_0z[8:5], 2'h3 } : { 1'h0, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_12z = - in_data[29:24];
  assign celloutsig_1_2z = { in_data[121:112], celloutsig_1_0z } | { in_data[181:172], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_0z[7:5] | in_data[140:138];
  assign celloutsig_0_6z = in_data[71:51] | { _00_[4:3], celloutsig_0_2z, _00_, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_10z = in_data[55:29] | { celloutsig_0_6z[18:11], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, _00_, _00_, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_4z[2:0] | { celloutsig_0_9z[2], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_28z = { celloutsig_0_4z[2:1], celloutsig_0_8z } | { celloutsig_0_12z[3:2], celloutsig_0_25z };
  assign celloutsig_0_66z = & { celloutsig_0_42z, celloutsig_0_21z, in_data[20:16] };
  assign celloutsig_1_3z = | celloutsig_1_0z[9:2];
  assign celloutsig_0_29z = | { celloutsig_0_18z[19:0], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_0_0z = in_data[48:38] << in_data[55:45];
  assign celloutsig_1_17z = celloutsig_1_0z[6:1] << { celloutsig_1_0z[9:6], celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_18z = celloutsig_0_10z[24:3] << { celloutsig_0_10z[20:9], celloutsig_0_11z, celloutsig_0_14z, _00_, celloutsig_0_14z };
  assign celloutsig_0_7z = celloutsig_0_2z >> { in_data[41:38], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_6z[13:11], celloutsig_0_2z } >> celloutsig_0_0z[10:2];
  assign celloutsig_0_11z = { in_data[26], celloutsig_0_5z, celloutsig_0_1z } >> celloutsig_0_2z[5:3];
  assign celloutsig_0_21z = celloutsig_0_2z[5:1] >> celloutsig_0_9z[5:1];
  assign celloutsig_0_2z = { celloutsig_0_0z[9:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >> celloutsig_0_0z[7:2];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
