--
-- Automatically generated by
-- CONPRO: Hardware Synthesis with an Imperative High Level Multiprocess Approach
--         (c) 2006-2011 by BSSLAB, Dr. Stefan Bosse
--         Version: 2.1 Revision: D174 Genetic size: 2713135
--         Compile date: Fri Jan 21 09:49:21 CET 2011
--         Compiled by:  sbosse
--         Compiled on:  SunOS sunsil 5.10 Generic_137137-09 sun4u sparc SUNW,Sun-Blade-2500

-- Implementation of Interconnect <l_connect>.
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
use IEEE.numeric_std.all;
entity l_connect is
port(
  signal Lc1_ln_din: out std_logic_vector(23 downto 0);
  signal Lc1_ln_din_ack: in std_logic;
  signal Lc1_ln_dout: in std_logic_vector(23 downto 0);
  signal Lc1_ln_dout_ack: out std_logic;
  signal Lc2_ln_din: out std_logic_vector(23 downto 0);
  signal Lc2_ln_din_ack: in std_logic;
  signal Lc2_ln_dout: in std_logic_vector(23 downto 0);
  signal Lc2_ln_dout_ack: out std_logic;
  signal CLK: in std_logic;
  signal RESET: in std_logic
);
end l_connect;
architecture main of l_connect is
  signal IC_Lc1_ln_din_ack: std_logic;
  signal IC_Lc1_ln_dout: std_logic_vector(23 downto 0);
  signal IC_Lc2_ln_din_ack: std_logic;
  signal IC_Lc2_ln_dout: std_logic_vector(23 downto 0);
begin
  IC_Lc1_ln_din_ack <= Lc1_ln_din_ack;
  IC_Lc1_ln_dout <= Lc1_ln_dout;
  IC_Lc2_ln_din_ack <= Lc2_ln_din_ack;
  IC_Lc2_ln_dout <= Lc2_ln_dout;
  Lc1_ln_din <= IC_Lc2_ln_dout;
  Lc2_ln_dout_ack <= IC_Lc1_ln_din_ack;
  Lc2_ln_din <= IC_Lc1_ln_dout;
  Lc1_ln_dout_ack <= IC_Lc2_ln_din_ack;
end main;
