From c26bb6bc044a9224eee23a0fea73b112daff52a4 Mon Sep 17 00:00:00 2001
From: Marian Chereji <marian.chereji@nxp.com>
Date: Tue, 29 Mar 2016 12:05:15 +0300
Subject: [PATCH 1261/1429] dpa_offload: Resync T4240QDS example device trees

The description of the USDPAA memory was moved from the Linux kernel
boot arguments to the device tree files.

The clocking scheme was updated.

These updates required all the DPAA offloading scenarios example
device trees to be resynchronized.

Signed-off-by: Marian Chereji <marian.chereji@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 .../dts/t4240qds-usdpaa-shared-interfaces.dts      |   34 ++++++++++-------
 .../fsl_dpa_offload/dts/t4240qds-usdpaa.dts        |   39 ++++++++++++--------
 .../staging/fsl_dpa_offload/dts/t4240si-pre.dtsi   |   24 ++++++------
 3 files changed, 55 insertions(+), 42 deletions(-)

diff --git a/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa-shared-interfaces.dts b/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa-shared-interfaces.dts
index 54dc5ce..8614077 100644
--- a/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa-shared-interfaces.dts
+++ b/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa-shared-interfaces.dts
@@ -98,12 +98,6 @@
 	};
 
 	fsl,dpaa {
-		ethernet@4 {
-			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
-			fsl,bman-buffer-pools = <&bp16>;
-			fsl,qman-frame-queues-rx = <0x58 1 0x59 1>;
-			fsl,qman-frame-queues-tx = <0x78 1 0x79 1>;
-		};
 		ethernet@6 {
 			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
 			fsl,bman-buffer-pools = <&bp16>;
@@ -116,13 +110,13 @@
 			fsl,qman-frame-queues-rx = <0x5e 1 0x5f 1>;
 			fsl,qman-frame-queues-tx = <0x7e 1 0x7f 1>;
 		};
-		ethernet@12 {
+		ethernet@8 {
 			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
 			fsl,bman-buffer-pools = <&bp16>;
 			fsl,qman-frame-queues-rx = <0x68 1 0x69 1>;
 			fsl,qman-frame-queues-tx = <0x88 1 0x89 1>;
 		};
-		ethernet@14 {
+		ethernet@9 {
 			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
 			fsl,bman-buffer-pools = <&bp16>;
 			fsl,qman-frame-queues-rx = <0x6c 1 0x6d 1>;
@@ -159,11 +153,11 @@
 			local-mac-address = [00 11 22 33 44 66];
 		};
 		ethernet@18 {
-                        compatible = "fsl,t4240-dpa-ethernet-macless", "fsl,dpa-ethernet-macless";
-                        fsl,bman-buffer-pools = <&bp16>;
-                        fsl,qman-frame-queues-rx = <6000 8>;
-                        fsl,qman-frame-queues-tx = <6008 8>;
-                        local-mac-address = [00 11 22 33 44 77];
+			compatible = "fsl,t4240-dpa-ethernet-macless", "fsl,dpa-ethernet-macless";
+			fsl,bman-buffer-pools = <&bp16>;
+			fsl,qman-frame-queues-rx = <6000 8>;
+			fsl,qman-frame-queues-tx = <6008 8>;
+			local-mac-address = [00 11 22 33 44 77];
         };
         ethernet@19 {
 			compatible = "fsl,t4240-dpa-ethernet-generic", "fsl,dpa-ethernet-generic";
@@ -190,9 +184,21 @@
 		};
 		dpa_fman0_oh4: dpa-fman0-oh@4 {
 			compatible = "fsl,dpa-oh";
-			fsl,qman-frame-queues-oh = <0x94 1 0x795 1>;
+			fsl,qman-frame-queues-oh = <0x94 1 0x95 1>;
 			fsl,bman-buffer-pools = <&bp9>;
 			fsl,fman-oh-port = <&fman0_oh4>;
 		};
 	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		usdpaa_mem: usdpaa_mem {
+			compatible = "fsl,usdpaa-mem";
+			alloc-ranges = <0 0 0x10000 0>;
+			size = <0 0x10000000>;
+			alignment = <0 0x10000000>;
+		};
+	};
 };
diff --git a/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa.dts b/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa.dts
index 9c74e08..0977a5e 100644
--- a/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa.dts
+++ b/drivers/staging/fsl_dpa_offload/dts/t4240qds-usdpaa.dts
@@ -77,6 +77,13 @@
 		fsl,bpid = <12>;
 		fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
 	};
+	bp13: buffer-pool@13 {
+			compatible = "fsl,t4240-bpool", "fsl,bpool";
+			fsl,bpid = <13>;
+			fsl,bpool-ethernet-cfg = <0 2048 0 1728 0 0>;
+			fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+			fsl,bpool-ethernet-seeds;
+	};
 
 	bp16: buffer-pool@16 {
 		compatible = "fsl,t4240-bpool", "fsl,bpool";
@@ -86,12 +93,6 @@
 	};
 
 	fsl,dpaa {
-		ethernet@4 {
-			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
-			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
-			fsl,qman-frame-queues-rx = <0x58 1 0x59 1>;
-			fsl,qman-frame-queues-tx = <0x78 1 0x79 1>;
-		};
 		ethernet@6 {
 			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
 			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
@@ -104,25 +105,18 @@
 			fsl,qman-frame-queues-rx = <0x5e 1 0x5f 1>;
 			fsl,qman-frame-queues-tx = <0x7e 1 0x7f 1>;
 		};
-		ethernet@12 {
+		ethernet@8 {
 			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
 			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
 			fsl,qman-frame-queues-rx = <0x68 1 0x69 1>;
 			fsl,qman-frame-queues-tx = <0x88 1 0x89 1>;
 		};
-		ethernet@14 {
+		ethernet@9 {
 			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
 			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
 			fsl,qman-frame-queues-rx = <0x6c 1 0x6d 1>;
 			fsl,qman-frame-queues-tx = <0x8c 1 0x8d 1>;
 		};
-		ethernet@15 {
-			compatible = "fsl,t4240-dpa-ethernet-init", "fsl,dpa-ethernet-init";
-			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
-			fsl,qman-frame-queues-rx = <0x6e 1 0x6f 1>;
-			fsl,qman-frame-queues-tx = <0x8e 1 0x8f 1>;
-		};
-
 		ethernet@16 {
 			compatible = "fsl,t4240-dpa-ethernet-macless", "fsl,dpa-ethernet-macless";
 			fsl,bman-buffer-pools = <&bp16>;
@@ -161,9 +155,22 @@
 		};
 		dpa_fman0_oh4: dpa-fman0-oh@4 {
 			compatible = "fsl,dpa-oh";
-			fsl,qman-frame-queues-oh = <0x94 1 0x795 1>;
+			fsl,qman-frame-queues-oh = <0x94 1 0x95 1>;
 			fsl,bman-buffer-pools = <&bp9>;
 			fsl,fman-oh-port = <&fman0_oh4>;
 		};
+
+	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		usdpaa_mem: usdpaa_mem {
+			compatible = "fsl,usdpaa-mem";
+			alloc-ranges = <0 0 0x10000 0>;
+			size = <0 0x10000000>;
+			alignment = <0 0x10000000>;
+		};
 	};
 };
diff --git a/drivers/staging/fsl_dpa_offload/dts/t4240si-pre.dtsi b/drivers/staging/fsl_dpa_offload/dts/t4240si-pre.dtsi
index 0137a6c..e5bc4c6 100644
--- a/drivers/staging/fsl_dpa_offload/dts/t4240si-pre.dtsi
+++ b/drivers/staging/fsl_dpa_offload/dts/t4240si-pre.dtsi
@@ -103,73 +103,73 @@
 		cpu0: PowerPC,e6500@0 {
 			device_type = "cpu";
 			reg = <0 1>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu1: PowerPC,e6500@2 {
 			device_type = "cpu";
 			reg = <2 3>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu2: PowerPC,e6500@4 {
 			device_type = "cpu";
 			reg = <4 5>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu3: PowerPC,e6500@6 {
 			device_type = "cpu";
 			reg = <6 7>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu4: PowerPC,e6500@8 {
 			device_type = "cpu";
 			reg = <8 9>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu5: PowerPC,e6500@10 {
 			device_type = "cpu";
 			reg = <10 11>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu6: PowerPC,e6500@12 {
 			device_type = "cpu";
 			reg = <12 13>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu7: PowerPC,e6500@14 {
 			device_type = "cpu";
 			reg = <14 15>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu8: PowerPC,e6500@16 {
 			device_type = "cpu";
 			reg = <16 17>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 		cpu9: PowerPC,e6500@18 {
 			device_type = "cpu";
 			reg = <18 19>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 		cpu10: PowerPC,e6500@20 {
 			device_type = "cpu";
 			reg = <20 21>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 		cpu11: PowerPC,e6500@22 {
 			device_type = "cpu";
 			reg = <22 23>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 	};
-- 
1.7.5.4

