ISim log file
Running: Y:\Desktop\Code\Arch\07_AccessMem\sim_mips_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Y:/Desktop/Code/Arch/07_AccessMem/sim_mips_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/INST_ROM/, width 1 of formal port cs is not equal to width 32 of actual constant.
WARNING:  For instance uut/DATA_RAM/, width 1 of formal port cs is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
