
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_90f06ed6dcdc414caf91b449cfc3cf9d + Bth1C1G1T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_90f06ed6dcdc414caf91b449cfc3cf9d
verilog: temp_90f06ed6dcdc414caf91b449cfc3cf9d.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_90f06ed6dcdc414caf91b449cfc3cf9d.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_90f06ed6dcdc414caf91b449cfc3cf9d



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-STRUCTURES in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-MODELS in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-PARTS in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-NODES in temp_90f06ed6dcdc414caf91b449cfc3cf9d netlist: 3
['BA_sensor', 'IPTG_sensor', 'aTc_sensor']
Valid input match!

OUTPUTS: 
num OUT-SENSORS in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-STRUCTURES in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-MODELS in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-PARTS in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-NODES in temp_90f06ed6dcdc414caf91b449cfc3cf9d netlist: 2
['nanoluc_reporter', 'nanoluc_reporter_2']
Valid output match!

GATES: 
num PARTS in Bth1C1G1T1.UCF.json UCF: 36
num STRUCTURES in Bth1C1G1T1.UCF.json UCF: 7
num MODELS in Bth1C1G1T1.UCF.json UCF: 7
num GATES in Bth1C1G1T1.UCF.json UCF: 7
num GATE USES: [7, True]
num GATES in temp_90f06ed6dcdc414caf91b449cfc3cf9d netlist: 6
['M1', 'M2', 'M3', 'M4', 'M5', 'M6', 'M7']
['Gate1', 'Gate2', 'Gate3', 'Gate4', 'Gate5', 'Gate6', 'Gate7']
Valid intermediate match!

#60,480 possible permutations for temp_90f06ed6dcdc414caf91b449cfc3cf9d.v+Bth1C1G1T1.UCF.json...
(#60,480.0 permutations of UCF gate groups confirmed.)

////////////////////////////////////////////////////////////////////////////////////////
                                End of condition checks                                 
////////////////////////////////////////////////////////////////////////////////////////


Condition check passed? True


////////////////////////////////////////////////////////////////////////////////////////
                               Beginning GATE ASSIGNMENT                                
////////////////////////////////////////////////////////////////////////////////////////


Listing available assignments from UCF: 
['BA_sensor', 'IPTG_sensor', 'aTc_sensor']
['nanoluc_reporter', 'nanoluc_reporter_2']
['M2', 'M5', 'M3', 'M6', 'M1', 'M7', 'M4']

Netlist de-construction: 
[A, B, C]
[118, 119, 120, 121, 122, 123]
[outX, outY]

Netlist requirements: 
need 3 inputs
need 2 outputs
need 6 gates

////////////////////////////////////////////////////////////////////////////////////////
                Running SIMULATED ANNEALING gate-assignment algorithm...                
////////////////////////////////////////////////////////////////////////////////////////

__________________________________________________ #1/1,000 | Best Score: 1.6171458169472546 | Current Score: 1.6171458169472546
__________________________________________________ #4/1,000 | Best Score: 2.0801008819924887 | Current Score: 2.0801008819924887
__________________________________________________ #14/1,000 | Best Score: 2.1026614213999197 | Current Score: 2.1026614213999197
__________________________________________________ #280/1,000 | Best Score: 2.2941433777753955 | Current Score: 2.2941433777753955██████████████
__________________________________________________ #467/1,000 | Best Score: 2.475738338202795 | Current Score: 2.475738338202795███████████████████████


DONE!
Completed: 1,000/1,000 iterations (out of 60,480 possible iterations)
Best Score: 2.475738338202795

////////////////////////////////////////////////////////////////////////////////////////
                                 End of GATE ASSIGNMENT                                 
////////////////////////////////////////////////////////////////////////////////////////





∫ *** DEBUG *** ∫ final result for temp_90f06ed6dcdc414caf91b449cfc3cf9d.v+Bth1C1G1T1.UCF.json: 2.475738338202795



∫ *** DEBUG *** ∫ Inputs: [aTc_sensor, BA_sensor, IPTG_sensor], Gates: [M7, M1, M6, M3, M5, M4], Outputs: [nanoluc_reporter, nanoluc_reporter_2]


////////////////////////////////////////////////////////////////////////////////////////
                                        RESULTS                                         
              temp_90f06ed6dcdc414caf91b449cfc3cf9d + Bth1C1G1T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

CIRCUIT DESIGN:
 - Best Design: Inputs: [aTc_sensor, BA_sensor, IPTG_sensor], Gates: [M7, M1, M6, M3, M5, M4], Outputs: [nanoluc_reporter, nanoluc_reporter_2]
 - Best Circuit Score: 2.475738338202795

Inputs ( input response = STATE * (ymax - ymin) + ymin ):
 - ('A', 4) input aTc_sensor 4 with ymax: 6.44789857 and ymin: 0.02857148 with max sensor output of [('high', 6.44789857), ('low', 0.02857148)]
 - ('B', 5) input BA_sensor 5 with ymax: 1.4801473 and ymin: 0.01346367 with max sensor output of [('high', 1.4801473), ('low', 0.01346367)]
 - ('C', 6) input IPTG_sensor 6 with ymax: 4.29668167 and ymin: 0.02731338 with max sensor output of [('high', 4.29668167), ('low', 0.02731338)]

Gates ( response function = ymin + (ymax - ymin) / (1.0 + (x / K)**n);   input composition = x2 + x1 ):
 - 118 gate NOT M7 w/ inputs [4] and output 7, and best_gate = Gate7
 - 119 gate NOT M1 w/ inputs [6] and output 8, and best_gate = Gate1
 - 120 gate NOR M6 w/ inputs [7, 5] and output 2, and best_gate = Gate6
 - 121 gate NOR M3 w/ inputs [4, 5] and output 9, and best_gate = Gate3
 - 122 gate NOT M5 w/ inputs [9] and output 10, and best_gate = Gate5
 - 123 gate NOR M4 w/ inputs [8, 10] and output 3, and best_gate = Gate4

Outputs ( unit conversion and/or hill response... ):
 - ('outX', 2) output nanoluc_reporter 2 with c * x: c = 1.0
 - ('outY', 3) output nanoluc_reporter_2 3 with c * x: c = 1.0


TRUTH TABLE/GATE SCORING:
+----------------+---------------+-----------------+------------+------------+-------------+--------+--------+--------+--------+
| aTc_sensor_I/O | BA_sensor_I/O | IPTG_sensor_I/O | aTc_sensor | BA_sensor  | IPTG_sensor | M7_I/O | M1_I/O | M6_I/O | M3_I/O |
+----------------+---------------+-----------------+------------+------------+-------------+--------+--------+--------+--------+
| 0              | 0             | 0               | 0.02857148 | 0.01346367 | 0.02731338  | 1      | 1      | 0      | 1      |
| 0              | 0             | 1               | 0.02857148 | 0.01346367 | 4.29668167  | 1      | 0      | 0      | 1      |
| 0              | 1             | 0               | 0.02857148 | 1.4801473  | 0.02731338  | 1      | 1      | 0      | 0      |
| 0              | 1             | 1               | 0.02857148 | 1.4801473  | 4.29668167  | 1      | 0      | 0      | 0      |
| 1              | 0             | 0               | 6.44789857 | 0.01346367 | 0.02731338  | 0      | 1      | 1      | 0      |
| 1              | 0             | 1               | 6.44789857 | 0.01346367 | 4.29668167  | 0      | 0      | 1      | 0      |
| 1              | 1             | 0               | 6.44789857 | 1.4801473  | 0.02731338  | 0      | 1      | 0      | 0      |
| 1              | 1             | 1               | 6.44789857 | 1.4801473  | 4.29668167  | 0      | 0      | 0      | 0      |
+----------------+---------------+-----------------+------------+------------+-------------+--------+--------+--------+--------+
+--------+--------+----------------------+---------------------+----------------------+-----------------------+---------------------+----------------------+----------------------+------------------------+
| M5_I/O | M4_I/O | M7                   | M1                  | M6                   | M3                    | M5                  | M4                   | nanoluc_reporter_I/O | nanoluc_reporter_2_I/O |
+--------+--------+----------------------+---------------------+----------------------+-----------------------+---------------------+----------------------+----------------------+------------------------+
| 0      | 0      | 0.14540466502417387  | 0.6491414876820948  | 0.045869775835116144 | 0.2966898297697935    | 0.06906750173488556 | 0.012494528232953977 | 0                    | 0                      |
| 0      | 1      | 0.14540466502417387  | 0.01482580928049549 | 0.045869775835116144 | 0.2966898297697935    | 0.06906750173488556 | 0.07472385730139815  | 0                    | 1                      |
| 1      | 0      | 0.14540466502417387  | 0.6491414876820948  | 0.005039074751092051 | 0.015325211385230571  | 0.3086029136496446  | 0.009449897482883253 | 0                    | 0                      |
| 1      | 0      | 0.14540466502417387  | 0.01482580928049549 | 0.005039074751092051 | 0.015325211385230571  | 0.3086029136496446  | 0.02670279080170355  | 0                    | 0                      |
| 1      | 0      | 0.004996346937624219 | 0.6491414876820948  | 0.11356156259976516  | 0.003202118999167504  | 0.33370594950274096 | 0.009216810200714545 | 1                    | 0                      |
| 1      | 0      | 0.004996346937624219 | 0.01482580928049549 | 0.11356156259976516  | 0.003202118999167504  | 0.33370594950274096 | 0.024932154676946445 | 1                    | 0                      |
| 1      | 0      | 0.004996346937624219 | 0.6491414876820948  | 0.005488081385964524 | 0.0026865224540245742 | 0.33458449053479394 | 0.009208870112269802 | 0                    | 0                      |
| 1      | 0      | 0.004996346937624219 | 0.01482580928049549 | 0.005488081385964524 | 0.0026865224540245742 | 0.33458449053479394 | 0.02487427627393093  | 0                    | 0                      |
+--------+--------+----------------------+---------------------+----------------------+-----------------------+---------------------+----------------------+----------------------+------------------------+
+----------------------+----------------------+
| nanoluc_reporter     | nanoluc_reporter_2   |
+----------------------+----------------------+
| 0.045869775835116144 | 0.012494528232953977 |
| 0.045869775835116144 | 0.07472385730139815  |
| 0.005039074751092051 | 0.009449897482883253 |
| 0.005039074751092051 | 0.02670279080170355  |
| 0.11356156259976516  | 0.009216810200714545 |
| 0.11356156259976516  | 0.024932154676946445 |
| 0.005488081385964524 | 0.009208870112269802 |
| 0.005488081385964524 | 0.02487427627393093  |
+----------------------+----------------------+


∫ *** DEBUG *** ∫ Truth Table (same as before, simpler format):

['aTc_sensor_I/O', 'BA_sensor_I/O', 'IPTG_sensor_I/O', 'aTc_sensor', 'BA_sensor', 'IPTG_sensor', 'M7_I/O', 'M1_I/O', 'M6_I/O', 'M3_I/O', 'M5_I/O', 'M4_I/O', 'M7', 'M1', 'M6', 'M3', 'M5', 'M4', 'nanoluc_reporter_I/O', 'nanoluc_reporter_2_I/O', 'nanoluc_reporter', 'nanoluc_reporter_2']
[0, 0, 0, 0.02857148, 0.01346367, 0.02731338, 1, 1, 0, 1, 0, 0, 0.14540466502417387, 0.6491414876820948, 0.045869775835116144, 0.2966898297697935, 0.06906750173488556, 0.012494528232953977, 0, 0, 0.045869775835116144, 0.012494528232953977]
[0, 0, 1, 0.02857148, 0.01346367, 4.29668167, 1, 0, 0, 1, 0, 1, 0.14540466502417387, 0.01482580928049549, 0.045869775835116144, 0.2966898297697935, 0.06906750173488556, 0.07472385730139815, 0, 1, 0.045869775835116144, 0.07472385730139815]
[0, 1, 0, 0.02857148, 1.4801473, 0.02731338, 1, 1, 0, 0, 1, 0, 0.14540466502417387, 0.6491414876820948, 0.005039074751092051, 0.015325211385230571, 0.3086029136496446, 0.009449897482883253, 0, 0, 0.005039074751092051, 0.009449897482883253]
[0, 1, 1, 0.02857148, 1.4801473, 4.29668167, 1, 0, 0, 0, 1, 0, 0.14540466502417387, 0.01482580928049549, 0.005039074751092051, 0.015325211385230571, 0.3086029136496446, 0.02670279080170355, 0, 0, 0.005039074751092051, 0.02670279080170355]
[1, 0, 0, 6.44789857, 0.01346367, 0.02731338, 0, 1, 1, 0, 1, 0, 0.004996346937624219, 0.6491414876820948, 0.11356156259976516, 0.003202118999167504, 0.33370594950274096, 0.009216810200714545, 1, 0, 0.11356156259976516, 0.009216810200714545]
[1, 0, 1, 6.44789857, 0.01346367, 4.29668167, 0, 0, 1, 0, 1, 0, 0.004996346937624219, 0.01482580928049549, 0.11356156259976516, 0.003202118999167504, 0.33370594950274096, 0.024932154676946445, 1, 0, 0.11356156259976516, 0.024932154676946445]
[1, 1, 0, 6.44789857, 1.4801473, 0.02731338, 0, 1, 0, 0, 1, 0, 0.004996346937624219, 0.6491414876820948, 0.005488081385964524, 0.0026865224540245742, 0.33458449053479394, 0.009208870112269802, 0, 0, 0.005488081385964524, 0.009208870112269802]
[1, 1, 1, 6.44789857, 1.4801473, 4.29668167, 0, 0, 0, 0, 1, 0, 0.004996346937624219, 0.01482580928049549, 0.005488081385964524, 0.0026865224540245742, 0.33458449053479394, 0.02487427627393093, 0, 0, 0.005488081385964524, 0.02487427627393093]


EUGENE FILES:
 - Eugene object and structs created...
 - Eugene cassettes created...
 - Eugene helpers created...
 - Eugene script written to /home/lexo/Desktop/Practica/App/temp_outputs/temp_90f06ed6dcdc414caf91b449cfc3cf9d/temp_90f06ed6dcdc414caf91b449cfc3cf9d_Bth1C1G1T1.UCF._eugene.eug

SBOL FILES:
 - Circuit orders selected...
   + ['L1_NONCE_PAD', 'PM6', 'nanoluc_cassette', 'P_IPTG', 'M1', 'L3S3P41', 'PM4', 'nanoluc_cassette', 'P_BA', 'M3', 'ECK120034435', 'P_aTc', 'M3', 'ECK120034435', 'PM1', 'M4', 'ECK120033736', 'PM3', 'M5', 'ECK125109870', 'PM5', 'M4', 'ECK120033736', 'P_BA', 'M6', 'L3S3P31', 'PM7', 'M6', 'L3S3P31', 'P_aTc', 'M7', 'pheA_1', 'L2_NONCE_PAD']
   + ['L1_NONCE_PAD', 'PM6', 'nanoluc_cassette', 'P_IPTG', 'M1', 'L3S3P41', 'PM4', 'nanoluc_cassette', 'P_BA', 'M3', 'ECK120034435', 'PM5', 'M4', 'ECK120033736', 'P_aTc', 'M3', 'ECK120034435', 'PM1', 'M4', 'ECK120033736', 'P_BA', 'M6', 'L3S3P31', 'PM3', 'M5', 'ECK125109870', 'PM7', 'M6', 'L3S3P31', 'P_aTc', 'M7', 'pheA_1', 'L2_NONCE_PAD']
   + ['L1_NONCE_PAD', 'PM6', 'nanoluc_cassette', 'P_IPTG', 'M1', 'L3S3P41', 'PM4', 'nanoluc_cassette', 'P_aTc', 'M3', 'ECK120034435', 'PM1', 'M4', 'ECK120033736', 'P_BA', 'M3', 'ECK120034435', 'PM3', 'M5', 'ECK125109870', 'PM5', 'M4', 'ECK120033736', 'PM7', 'M6', 'L3S3P31', 'P_BA', 'M6', 'L3S3P31', 'P_aTc', 'M7', 'pheA_1', 'L2_NONCE_PAD']
   + ['L1_NONCE_PAD', 'PM6', 'nanoluc_cassette', 'P_IPTG', 'M1', 'L3S3P41', 'P_BA', 'M3', 'ECK120034435', 'PM4', 'nanoluc_cassette', 'P_aTc', 'M3', 'ECK120034435', 'PM5', 'M4', 'ECK120033736', 'PM1', 'M4', 'ECK120033736', 'P_BA', 'M6', 'L3S3P31', 'PM3', 'M5', 'ECK125109870', 'PM7', 'M6', 'L3S3P31', 'P_aTc', 'M7', 'pheA_1', 'L2_NONCE_PAD']
   + ['L1_NONCE_PAD', 'PM6', 'nanoluc_cassette', 'P_IPTG', 'M1', 'L3S3P41', 'P_BA', 'M3', 'ECK120034435', 'P_aTc', 'M3', 'ECK120034435', 'PM4', 'nanoluc_cassette', 'PM5', 'M4', 'ECK120033736', 'PM1', 'M4', 'ECK120033736', 'PM3', 'M5', 'ECK125109870', 'P_BA', 'M6', 'L3S3P31', 'PM7', 'M6', 'L3S3P31', 'P_aTc', 'M7', 'pheA_1', 'L2_NONCE_PAD']

 - SBOL files being generated...
Component.....................40
Sequence......................37
---
Total: .........................77

SBOL XML and related files generated
 - Response plots generated



Thread count: 1
Completion Time: 8.4 seconds
Archivo Verilog temporal eliminado: temp_90f06ed6dcdc414caf91b449cfc3cf9d.v
Archivo Verilog temporal creado: temp_1b7b1829cfb74a02869bcd79705ce4d5.v
