;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; TFT_CS
TFT_CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
TFT_CS__0__MASK EQU 0x08
TFT_CS__0__PC EQU CYREG_PRT3_PC3
TFT_CS__0__PORT EQU 3
TFT_CS__0__SHIFT EQU 3
TFT_CS__AG EQU CYREG_PRT3_AG
TFT_CS__AMUX EQU CYREG_PRT3_AMUX
TFT_CS__BIE EQU CYREG_PRT3_BIE
TFT_CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TFT_CS__BYP EQU CYREG_PRT3_BYP
TFT_CS__CTL EQU CYREG_PRT3_CTL
TFT_CS__DM0 EQU CYREG_PRT3_DM0
TFT_CS__DM1 EQU CYREG_PRT3_DM1
TFT_CS__DM2 EQU CYREG_PRT3_DM2
TFT_CS__DR EQU CYREG_PRT3_DR
TFT_CS__INP_DIS EQU CYREG_PRT3_INP_DIS
TFT_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TFT_CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TFT_CS__LCD_EN EQU CYREG_PRT3_LCD_EN
TFT_CS__MASK EQU 0x08
TFT_CS__PORT EQU 3
TFT_CS__PRT EQU CYREG_PRT3_PRT
TFT_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TFT_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TFT_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TFT_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TFT_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TFT_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TFT_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TFT_CS__PS EQU CYREG_PRT3_PS
TFT_CS__SHIFT EQU 3
TFT_CS__SLW EQU CYREG_PRT3_SLW

; TFT_DC
TFT_DC__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
TFT_DC__0__MASK EQU 0x08
TFT_DC__0__PC EQU CYREG_PRT12_PC3
TFT_DC__0__PORT EQU 12
TFT_DC__0__SHIFT EQU 3
TFT_DC__AG EQU CYREG_PRT12_AG
TFT_DC__BIE EQU CYREG_PRT12_BIE
TFT_DC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_DC__BYP EQU CYREG_PRT12_BYP
TFT_DC__DM0 EQU CYREG_PRT12_DM0
TFT_DC__DM1 EQU CYREG_PRT12_DM1
TFT_DC__DM2 EQU CYREG_PRT12_DM2
TFT_DC__DR EQU CYREG_PRT12_DR
TFT_DC__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_DC__MASK EQU 0x08
TFT_DC__PORT EQU 12
TFT_DC__PRT EQU CYREG_PRT12_PRT
TFT_DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_DC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_DC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_DC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_DC__PS EQU CYREG_PRT12_PS
TFT_DC__SHIFT EQU 3
TFT_DC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_DC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_DC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_DC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_DC__SLW EQU CYREG_PRT12_SLW

; CLK_LED
CLK_LED__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK_LED__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK_LED__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK_LED__CFG2_SRC_SEL_MASK EQU 0x07
CLK_LED__INDEX EQU 0x03
CLK_LED__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_LED__PM_ACT_MSK EQU 0x08
CLK_LED__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_LED__PM_STBY_MSK EQU 0x08

; PWM_RED
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_RED_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RED_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_RED_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_RED_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_RED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_RED_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_RED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_RED_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_RED_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_RED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_RED_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_RED_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_RED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_RED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_RED_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_RED_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1

; RED_LED
RED_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RED_LED__0__MASK EQU 0x40
RED_LED__0__PC EQU CYREG_PRT0_PC6
RED_LED__0__PORT EQU 0
RED_LED__0__SHIFT EQU 6
RED_LED__AG EQU CYREG_PRT0_AG
RED_LED__AMUX EQU CYREG_PRT0_AMUX
RED_LED__BIE EQU CYREG_PRT0_BIE
RED_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RED_LED__BYP EQU CYREG_PRT0_BYP
RED_LED__CTL EQU CYREG_PRT0_CTL
RED_LED__DM0 EQU CYREG_PRT0_DM0
RED_LED__DM1 EQU CYREG_PRT0_DM1
RED_LED__DM2 EQU CYREG_PRT0_DM2
RED_LED__DR EQU CYREG_PRT0_DR
RED_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
RED_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RED_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RED_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
RED_LED__MASK EQU 0x40
RED_LED__PORT EQU 0
RED_LED__PRT EQU CYREG_PRT0_PRT
RED_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RED_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RED_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RED_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RED_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RED_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RED_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RED_LED__PS EQU CYREG_PRT0_PS
RED_LED__SHIFT EQU 6
RED_LED__SLW EQU CYREG_PRT0_SLW

; SEVEN_A
SEVEN_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
SEVEN_A__0__MASK EQU 0x01
SEVEN_A__0__PC EQU CYREG_PRT1_PC0
SEVEN_A__0__PORT EQU 1
SEVEN_A__0__SHIFT EQU 0
SEVEN_A__AG EQU CYREG_PRT1_AG
SEVEN_A__AMUX EQU CYREG_PRT1_AMUX
SEVEN_A__BIE EQU CYREG_PRT1_BIE
SEVEN_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_A__BYP EQU CYREG_PRT1_BYP
SEVEN_A__CTL EQU CYREG_PRT1_CTL
SEVEN_A__DM0 EQU CYREG_PRT1_DM0
SEVEN_A__DM1 EQU CYREG_PRT1_DM1
SEVEN_A__DM2 EQU CYREG_PRT1_DM2
SEVEN_A__DR EQU CYREG_PRT1_DR
SEVEN_A__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_A__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_A__MASK EQU 0x01
SEVEN_A__PORT EQU 1
SEVEN_A__PRT EQU CYREG_PRT1_PRT
SEVEN_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_A__PS EQU CYREG_PRT1_PS
SEVEN_A__SHIFT EQU 0
SEVEN_A__SLW EQU CYREG_PRT1_SLW

; SEVEN_B
SEVEN_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
SEVEN_B__0__MASK EQU 0x02
SEVEN_B__0__PC EQU CYREG_PRT1_PC1
SEVEN_B__0__PORT EQU 1
SEVEN_B__0__SHIFT EQU 1
SEVEN_B__AG EQU CYREG_PRT1_AG
SEVEN_B__AMUX EQU CYREG_PRT1_AMUX
SEVEN_B__BIE EQU CYREG_PRT1_BIE
SEVEN_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_B__BYP EQU CYREG_PRT1_BYP
SEVEN_B__CTL EQU CYREG_PRT1_CTL
SEVEN_B__DM0 EQU CYREG_PRT1_DM0
SEVEN_B__DM1 EQU CYREG_PRT1_DM1
SEVEN_B__DM2 EQU CYREG_PRT1_DM2
SEVEN_B__DR EQU CYREG_PRT1_DR
SEVEN_B__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_B__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_B__MASK EQU 0x02
SEVEN_B__PORT EQU 1
SEVEN_B__PRT EQU CYREG_PRT1_PRT
SEVEN_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_B__PS EQU CYREG_PRT1_PS
SEVEN_B__SHIFT EQU 1
SEVEN_B__SLW EQU CYREG_PRT1_SLW

; SEVEN_C
SEVEN_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SEVEN_C__0__MASK EQU 0x04
SEVEN_C__0__PC EQU CYREG_PRT1_PC2
SEVEN_C__0__PORT EQU 1
SEVEN_C__0__SHIFT EQU 2
SEVEN_C__AG EQU CYREG_PRT1_AG
SEVEN_C__AMUX EQU CYREG_PRT1_AMUX
SEVEN_C__BIE EQU CYREG_PRT1_BIE
SEVEN_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_C__BYP EQU CYREG_PRT1_BYP
SEVEN_C__CTL EQU CYREG_PRT1_CTL
SEVEN_C__DM0 EQU CYREG_PRT1_DM0
SEVEN_C__DM1 EQU CYREG_PRT1_DM1
SEVEN_C__DM2 EQU CYREG_PRT1_DM2
SEVEN_C__DR EQU CYREG_PRT1_DR
SEVEN_C__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_C__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_C__MASK EQU 0x04
SEVEN_C__PORT EQU 1
SEVEN_C__PRT EQU CYREG_PRT1_PRT
SEVEN_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_C__PS EQU CYREG_PRT1_PS
SEVEN_C__SHIFT EQU 2
SEVEN_C__SLW EQU CYREG_PRT1_SLW

; SEVEN_D
SEVEN_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
SEVEN_D__0__MASK EQU 0x08
SEVEN_D__0__PC EQU CYREG_PRT1_PC3
SEVEN_D__0__PORT EQU 1
SEVEN_D__0__SHIFT EQU 3
SEVEN_D__AG EQU CYREG_PRT1_AG
SEVEN_D__AMUX EQU CYREG_PRT1_AMUX
SEVEN_D__BIE EQU CYREG_PRT1_BIE
SEVEN_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_D__BYP EQU CYREG_PRT1_BYP
SEVEN_D__CTL EQU CYREG_PRT1_CTL
SEVEN_D__DM0 EQU CYREG_PRT1_DM0
SEVEN_D__DM1 EQU CYREG_PRT1_DM1
SEVEN_D__DM2 EQU CYREG_PRT1_DM2
SEVEN_D__DR EQU CYREG_PRT1_DR
SEVEN_D__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_D__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_D__MASK EQU 0x08
SEVEN_D__PORT EQU 1
SEVEN_D__PRT EQU CYREG_PRT1_PRT
SEVEN_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_D__PS EQU CYREG_PRT1_PS
SEVEN_D__SHIFT EQU 3
SEVEN_D__SLW EQU CYREG_PRT1_SLW

; SEVEN_E
SEVEN_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SEVEN_E__0__MASK EQU 0x10
SEVEN_E__0__PC EQU CYREG_PRT1_PC4
SEVEN_E__0__PORT EQU 1
SEVEN_E__0__SHIFT EQU 4
SEVEN_E__AG EQU CYREG_PRT1_AG
SEVEN_E__AMUX EQU CYREG_PRT1_AMUX
SEVEN_E__BIE EQU CYREG_PRT1_BIE
SEVEN_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_E__BYP EQU CYREG_PRT1_BYP
SEVEN_E__CTL EQU CYREG_PRT1_CTL
SEVEN_E__DM0 EQU CYREG_PRT1_DM0
SEVEN_E__DM1 EQU CYREG_PRT1_DM1
SEVEN_E__DM2 EQU CYREG_PRT1_DM2
SEVEN_E__DR EQU CYREG_PRT1_DR
SEVEN_E__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_E__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_E__MASK EQU 0x10
SEVEN_E__PORT EQU 1
SEVEN_E__PRT EQU CYREG_PRT1_PRT
SEVEN_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_E__PS EQU CYREG_PRT1_PS
SEVEN_E__SHIFT EQU 4
SEVEN_E__SLW EQU CYREG_PRT1_SLW

; SEVEN_F
SEVEN_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SEVEN_F__0__MASK EQU 0x20
SEVEN_F__0__PC EQU CYREG_PRT1_PC5
SEVEN_F__0__PORT EQU 1
SEVEN_F__0__SHIFT EQU 5
SEVEN_F__AG EQU CYREG_PRT1_AG
SEVEN_F__AMUX EQU CYREG_PRT1_AMUX
SEVEN_F__BIE EQU CYREG_PRT1_BIE
SEVEN_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_F__BYP EQU CYREG_PRT1_BYP
SEVEN_F__CTL EQU CYREG_PRT1_CTL
SEVEN_F__DM0 EQU CYREG_PRT1_DM0
SEVEN_F__DM1 EQU CYREG_PRT1_DM1
SEVEN_F__DM2 EQU CYREG_PRT1_DM2
SEVEN_F__DR EQU CYREG_PRT1_DR
SEVEN_F__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_F__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_F__MASK EQU 0x20
SEVEN_F__PORT EQU 1
SEVEN_F__PRT EQU CYREG_PRT1_PRT
SEVEN_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_F__PS EQU CYREG_PRT1_PS
SEVEN_F__SHIFT EQU 5
SEVEN_F__SLW EQU CYREG_PRT1_SLW

; SEVEN_G
SEVEN_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SEVEN_G__0__MASK EQU 0x40
SEVEN_G__0__PC EQU CYREG_PRT1_PC6
SEVEN_G__0__PORT EQU 1
SEVEN_G__0__SHIFT EQU 6
SEVEN_G__AG EQU CYREG_PRT1_AG
SEVEN_G__AMUX EQU CYREG_PRT1_AMUX
SEVEN_G__BIE EQU CYREG_PRT1_BIE
SEVEN_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_G__BYP EQU CYREG_PRT1_BYP
SEVEN_G__CTL EQU CYREG_PRT1_CTL
SEVEN_G__DM0 EQU CYREG_PRT1_DM0
SEVEN_G__DM1 EQU CYREG_PRT1_DM1
SEVEN_G__DM2 EQU CYREG_PRT1_DM2
SEVEN_G__DR EQU CYREG_PRT1_DR
SEVEN_G__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_G__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_G__MASK EQU 0x40
SEVEN_G__PORT EQU 1
SEVEN_G__PRT EQU CYREG_PRT1_PRT
SEVEN_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_G__PS EQU CYREG_PRT1_PS
SEVEN_G__SHIFT EQU 6
SEVEN_G__SLW EQU CYREG_PRT1_SLW

; TFT_LED
TFT_LED__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
TFT_LED__0__MASK EQU 0x04
TFT_LED__0__PC EQU CYREG_PRT12_PC2
TFT_LED__0__PORT EQU 12
TFT_LED__0__SHIFT EQU 2
TFT_LED__AG EQU CYREG_PRT12_AG
TFT_LED__BIE EQU CYREG_PRT12_BIE
TFT_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_LED__BYP EQU CYREG_PRT12_BYP
TFT_LED__DM0 EQU CYREG_PRT12_DM0
TFT_LED__DM1 EQU CYREG_PRT12_DM1
TFT_LED__DM2 EQU CYREG_PRT12_DM2
TFT_LED__DR EQU CYREG_PRT12_DR
TFT_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_LED__MASK EQU 0x04
TFT_LED__PORT EQU 12
TFT_LED__PRT EQU CYREG_PRT12_PRT
TFT_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_LED__PS EQU CYREG_PRT12_PS
TFT_LED__SHIFT EQU 2
TFT_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_LED__SLW EQU CYREG_PRT12_SLW

; TFT_RES
TFT_RES__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
TFT_RES__0__MASK EQU 0x10
TFT_RES__0__PC EQU CYREG_PRT3_PC4
TFT_RES__0__PORT EQU 3
TFT_RES__0__SHIFT EQU 4
TFT_RES__AG EQU CYREG_PRT3_AG
TFT_RES__AMUX EQU CYREG_PRT3_AMUX
TFT_RES__BIE EQU CYREG_PRT3_BIE
TFT_RES__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TFT_RES__BYP EQU CYREG_PRT3_BYP
TFT_RES__CTL EQU CYREG_PRT3_CTL
TFT_RES__DM0 EQU CYREG_PRT3_DM0
TFT_RES__DM1 EQU CYREG_PRT3_DM1
TFT_RES__DM2 EQU CYREG_PRT3_DM2
TFT_RES__DR EQU CYREG_PRT3_DR
TFT_RES__INP_DIS EQU CYREG_PRT3_INP_DIS
TFT_RES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TFT_RES__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TFT_RES__LCD_EN EQU CYREG_PRT3_LCD_EN
TFT_RES__MASK EQU 0x10
TFT_RES__PORT EQU 3
TFT_RES__PRT EQU CYREG_PRT3_PRT
TFT_RES__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TFT_RES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TFT_RES__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TFT_RES__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TFT_RES__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TFT_RES__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TFT_RES__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TFT_RES__PS EQU CYREG_PRT3_PS
TFT_RES__SHIFT EQU 4
TFT_RES__SLW EQU CYREG_PRT3_SLW

; TFT_SCL
TFT_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
TFT_SCL__0__MASK EQU 0x10
TFT_SCL__0__PC EQU CYREG_PRT12_PC4
TFT_SCL__0__PORT EQU 12
TFT_SCL__0__SHIFT EQU 4
TFT_SCL__AG EQU CYREG_PRT12_AG
TFT_SCL__BIE EQU CYREG_PRT12_BIE
TFT_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_SCL__BYP EQU CYREG_PRT12_BYP
TFT_SCL__DM0 EQU CYREG_PRT12_DM0
TFT_SCL__DM1 EQU CYREG_PRT12_DM1
TFT_SCL__DM2 EQU CYREG_PRT12_DM2
TFT_SCL__DR EQU CYREG_PRT12_DR
TFT_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_SCL__MASK EQU 0x10
TFT_SCL__PORT EQU 12
TFT_SCL__PRT EQU CYREG_PRT12_PRT
TFT_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_SCL__PS EQU CYREG_PRT12_PS
TFT_SCL__SHIFT EQU 4
TFT_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_SCL__SLW EQU CYREG_PRT12_SLW

; TFT_SDA
TFT_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
TFT_SDA__0__MASK EQU 0x20
TFT_SDA__0__PC EQU CYREG_PRT12_PC5
TFT_SDA__0__PORT EQU 12
TFT_SDA__0__SHIFT EQU 5
TFT_SDA__AG EQU CYREG_PRT12_AG
TFT_SDA__BIE EQU CYREG_PRT12_BIE
TFT_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TFT_SDA__BYP EQU CYREG_PRT12_BYP
TFT_SDA__DM0 EQU CYREG_PRT12_DM0
TFT_SDA__DM1 EQU CYREG_PRT12_DM1
TFT_SDA__DM2 EQU CYREG_PRT12_DM2
TFT_SDA__DR EQU CYREG_PRT12_DR
TFT_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
TFT_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TFT_SDA__MASK EQU 0x20
TFT_SDA__PORT EQU 12
TFT_SDA__PRT EQU CYREG_PRT12_PRT
TFT_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TFT_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TFT_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TFT_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TFT_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TFT_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TFT_SDA__PS EQU CYREG_PRT12_PS
TFT_SDA__SHIFT EQU 5
TFT_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TFT_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TFT_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TFT_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TFT_SDA__SLW EQU CYREG_PRT12_SLW

; TFT_SPI
TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
TFT_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
TFT_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
TFT_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
TFT_SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
TFT_SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
TFT_SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
TFT_SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
TFT_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
TFT_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
TFT_SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
TFT_SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
TFT_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
TFT_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
TFT_SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
TFT_SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
TFT_SPI_BSPIM_RxStsReg__4__POS EQU 4
TFT_SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
TFT_SPI_BSPIM_RxStsReg__5__POS EQU 5
TFT_SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
TFT_SPI_BSPIM_RxStsReg__6__POS EQU 6
TFT_SPI_BSPIM_RxStsReg__MASK EQU 0x70
TFT_SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
TFT_SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TFT_SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TFT_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
TFT_SPI_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
TFT_SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
TFT_SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB09_ST
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
TFT_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
TFT_SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB13_A0
TFT_SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB13_A1
TFT_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
TFT_SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB13_D0
TFT_SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB13_D1
TFT_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
TFT_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
TFT_SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB13_F0
TFT_SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB13_F1
TFT_SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
TFT_SPI_BSPIM_TxStsReg__0__POS EQU 0
TFT_SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
TFT_SPI_BSPIM_TxStsReg__1__POS EQU 1
TFT_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
TFT_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
TFT_SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
TFT_SPI_BSPIM_TxStsReg__2__POS EQU 2
TFT_SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
TFT_SPI_BSPIM_TxStsReg__3__POS EQU 3
TFT_SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
TFT_SPI_BSPIM_TxStsReg__4__POS EQU 4
TFT_SPI_BSPIM_TxStsReg__MASK EQU 0x1F
TFT_SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
TFT_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
TFT_SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
TFT_SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
TFT_SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
TFT_SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
TFT_SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
TFT_SPI_IntClock__INDEX EQU 0x00
TFT_SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
TFT_SPI_IntClock__PM_ACT_MSK EQU 0x01
TFT_SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
TFT_SPI_IntClock__PM_STBY_MSK EQU 0x01

; SEVEN_DP
SEVEN_DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SEVEN_DP__0__MASK EQU 0x80
SEVEN_DP__0__PC EQU CYREG_PRT1_PC7
SEVEN_DP__0__PORT EQU 1
SEVEN_DP__0__SHIFT EQU 7
SEVEN_DP__AG EQU CYREG_PRT1_AG
SEVEN_DP__AMUX EQU CYREG_PRT1_AMUX
SEVEN_DP__BIE EQU CYREG_PRT1_BIE
SEVEN_DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_DP__BYP EQU CYREG_PRT1_BYP
SEVEN_DP__CTL EQU CYREG_PRT1_CTL
SEVEN_DP__DM0 EQU CYREG_PRT1_DM0
SEVEN_DP__DM1 EQU CYREG_PRT1_DM1
SEVEN_DP__DM2 EQU CYREG_PRT1_DM2
SEVEN_DP__DR EQU CYREG_PRT1_DR
SEVEN_DP__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_DP__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_DP__MASK EQU 0x80
SEVEN_DP__PORT EQU 1
SEVEN_DP__PRT EQU CYREG_PRT1_PRT
SEVEN_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_DP__PS EQU CYREG_PRT1_PS
SEVEN_DP__SHIFT EQU 7
SEVEN_DP__SLW EQU CYREG_PRT1_SLW

; UART_LOG
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_LOG_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x02
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x04
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x04

; GREEN_LED
GREEN_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
GREEN_LED__0__MASK EQU 0x80
GREEN_LED__0__PC EQU CYREG_PRT0_PC7
GREEN_LED__0__PORT EQU 0
GREEN_LED__0__SHIFT EQU 7
GREEN_LED__AG EQU CYREG_PRT0_AG
GREEN_LED__AMUX EQU CYREG_PRT0_AMUX
GREEN_LED__BIE EQU CYREG_PRT0_BIE
GREEN_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
GREEN_LED__BYP EQU CYREG_PRT0_BYP
GREEN_LED__CTL EQU CYREG_PRT0_CTL
GREEN_LED__DM0 EQU CYREG_PRT0_DM0
GREEN_LED__DM1 EQU CYREG_PRT0_DM1
GREEN_LED__DM2 EQU CYREG_PRT0_DM2
GREEN_LED__DR EQU CYREG_PRT0_DR
GREEN_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
GREEN_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
GREEN_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
GREEN_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
GREEN_LED__MASK EQU 0x80
GREEN_LED__PORT EQU 0
GREEN_LED__PRT EQU CYREG_PRT0_PRT
GREEN_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
GREEN_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
GREEN_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
GREEN_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
GREEN_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
GREEN_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
GREEN_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
GREEN_LED__PS EQU CYREG_PRT0_PS
GREEN_LED__SHIFT EQU 7
GREEN_LED__SLW EQU CYREG_PRT0_SLW

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x01
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x02
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x02

; PWM_GREEN
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_GREEN_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; SEVEN_reg
SEVEN_reg_Sync_ctrl_reg__0__MASK EQU 0x01
SEVEN_reg_Sync_ctrl_reg__0__POS EQU 0
SEVEN_reg_Sync_ctrl_reg__1__MASK EQU 0x02
SEVEN_reg_Sync_ctrl_reg__1__POS EQU 1
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__2__MASK EQU 0x04
SEVEN_reg_Sync_ctrl_reg__2__POS EQU 2
SEVEN_reg_Sync_ctrl_reg__3__MASK EQU 0x08
SEVEN_reg_Sync_ctrl_reg__3__POS EQU 3
SEVEN_reg_Sync_ctrl_reg__4__MASK EQU 0x10
SEVEN_reg_Sync_ctrl_reg__4__POS EQU 4
SEVEN_reg_Sync_ctrl_reg__5__MASK EQU 0x20
SEVEN_reg_Sync_ctrl_reg__5__POS EQU 5
SEVEN_reg_Sync_ctrl_reg__6__MASK EQU 0x40
SEVEN_reg_Sync_ctrl_reg__6__POS EQU 6
SEVEN_reg_Sync_ctrl_reg__7__MASK EQU 0x80
SEVEN_reg_Sync_ctrl_reg__7__POS EQU 7
SEVEN_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SEVEN_reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SEVEN_reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVEN_reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
SEVEN_reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVEN_reg_Sync_ctrl_reg__MASK EQU 0xFF
SEVEN_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVEN_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVEN_reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; ButtonLeft
ButtonLeft__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ButtonLeft__0__MASK EQU 0x08
ButtonLeft__0__PC EQU CYREG_PRT0_PC3
ButtonLeft__0__PORT EQU 0
ButtonLeft__0__SHIFT EQU 3
ButtonLeft__AG EQU CYREG_PRT0_AG
ButtonLeft__AMUX EQU CYREG_PRT0_AMUX
ButtonLeft__BIE EQU CYREG_PRT0_BIE
ButtonLeft__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ButtonLeft__BYP EQU CYREG_PRT0_BYP
ButtonLeft__CTL EQU CYREG_PRT0_CTL
ButtonLeft__DM0 EQU CYREG_PRT0_DM0
ButtonLeft__DM1 EQU CYREG_PRT0_DM1
ButtonLeft__DM2 EQU CYREG_PRT0_DM2
ButtonLeft__DR EQU CYREG_PRT0_DR
ButtonLeft__INP_DIS EQU CYREG_PRT0_INP_DIS
ButtonLeft__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ButtonLeft__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ButtonLeft__LCD_EN EQU CYREG_PRT0_LCD_EN
ButtonLeft__MASK EQU 0x08
ButtonLeft__PORT EQU 0
ButtonLeft__PRT EQU CYREG_PRT0_PRT
ButtonLeft__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ButtonLeft__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ButtonLeft__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ButtonLeft__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ButtonLeft__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ButtonLeft__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ButtonLeft__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ButtonLeft__PS EQU CYREG_PRT0_PS
ButtonLeft__SHIFT EQU 3
ButtonLeft__SLW EQU CYREG_PRT0_SLW

; PWM_YELLOW
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_YELLOW_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_YELLOW_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; YELLOW_LED
YELLOW_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
YELLOW_LED__0__MASK EQU 0x01
YELLOW_LED__0__PC EQU CYREG_PRT2_PC0
YELLOW_LED__0__PORT EQU 2
YELLOW_LED__0__SHIFT EQU 0
YELLOW_LED__AG EQU CYREG_PRT2_AG
YELLOW_LED__AMUX EQU CYREG_PRT2_AMUX
YELLOW_LED__BIE EQU CYREG_PRT2_BIE
YELLOW_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
YELLOW_LED__BYP EQU CYREG_PRT2_BYP
YELLOW_LED__CTL EQU CYREG_PRT2_CTL
YELLOW_LED__DM0 EQU CYREG_PRT2_DM0
YELLOW_LED__DM1 EQU CYREG_PRT2_DM1
YELLOW_LED__DM2 EQU CYREG_PRT2_DM2
YELLOW_LED__DR EQU CYREG_PRT2_DR
YELLOW_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
YELLOW_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
YELLOW_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
YELLOW_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
YELLOW_LED__MASK EQU 0x01
YELLOW_LED__PORT EQU 2
YELLOW_LED__PRT EQU CYREG_PRT2_PRT
YELLOW_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
YELLOW_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
YELLOW_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
YELLOW_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
YELLOW_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
YELLOW_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
YELLOW_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
YELLOW_LED__PS EQU CYREG_PRT2_PS
YELLOW_LED__SHIFT EQU 0
YELLOW_LED__SLW EQU CYREG_PRT2_SLW

; isr_button
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x01
isr_button__INTC_NUMBER EQU 0
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ButtonRight
ButtonRight__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ButtonRight__0__MASK EQU 0x10
ButtonRight__0__PC EQU CYREG_PRT0_PC4
ButtonRight__0__PORT EQU 0
ButtonRight__0__SHIFT EQU 4
ButtonRight__AG EQU CYREG_PRT0_AG
ButtonRight__AMUX EQU CYREG_PRT0_AMUX
ButtonRight__BIE EQU CYREG_PRT0_BIE
ButtonRight__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ButtonRight__BYP EQU CYREG_PRT0_BYP
ButtonRight__CTL EQU CYREG_PRT0_CTL
ButtonRight__DM0 EQU CYREG_PRT0_DM0
ButtonRight__DM1 EQU CYREG_PRT0_DM1
ButtonRight__DM2 EQU CYREG_PRT0_DM2
ButtonRight__DR EQU CYREG_PRT0_DR
ButtonRight__INP_DIS EQU CYREG_PRT0_INP_DIS
ButtonRight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ButtonRight__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ButtonRight__LCD_EN EQU CYREG_PRT0_LCD_EN
ButtonRight__MASK EQU 0x10
ButtonRight__PORT EQU 0
ButtonRight__PRT EQU CYREG_PRT0_PRT
ButtonRight__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ButtonRight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ButtonRight__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ButtonRight__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ButtonRight__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ButtonRight__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ButtonRight__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ButtonRight__PS EQU CYREG_PRT0_PS
ButtonRight__SHIFT EQU 4
ButtonRight__SLW EQU CYREG_PRT0_SLW

; SEVEN_SELECT
SEVEN_SELECT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SEVEN_SELECT__0__MASK EQU 0x20
SEVEN_SELECT__0__PC EQU CYREG_PRT3_PC5
SEVEN_SELECT__0__PORT EQU 3
SEVEN_SELECT__0__SHIFT EQU 5
SEVEN_SELECT__AG EQU CYREG_PRT3_AG
SEVEN_SELECT__AMUX EQU CYREG_PRT3_AMUX
SEVEN_SELECT__BIE EQU CYREG_PRT3_BIE
SEVEN_SELECT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SEVEN_SELECT__BYP EQU CYREG_PRT3_BYP
SEVEN_SELECT__CTL EQU CYREG_PRT3_CTL
SEVEN_SELECT__DM0 EQU CYREG_PRT3_DM0
SEVEN_SELECT__DM1 EQU CYREG_PRT3_DM1
SEVEN_SELECT__DM2 EQU CYREG_PRT3_DM2
SEVEN_SELECT__DR EQU CYREG_PRT3_DR
SEVEN_SELECT__INP_DIS EQU CYREG_PRT3_INP_DIS
SEVEN_SELECT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SEVEN_SELECT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SEVEN_SELECT__LCD_EN EQU CYREG_PRT3_LCD_EN
SEVEN_SELECT__MASK EQU 0x20
SEVEN_SELECT__PORT EQU 3
SEVEN_SELECT__PRT EQU CYREG_PRT3_PRT
SEVEN_SELECT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SEVEN_SELECT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SEVEN_SELECT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SEVEN_SELECT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SEVEN_SELECT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SEVEN_SELECT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SEVEN_SELECT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SEVEN_SELECT__PS EQU CYREG_PRT3_PS
SEVEN_SELECT__SHIFT EQU 5
SEVEN_SELECT__SLW EQU CYREG_PRT3_SLW

; TFT_BackLight
TFT_BackLight_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
TFT_BackLight_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
TFT_BackLight_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
TFT_BackLight_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
TFT_BackLight_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
TFT_BackLight_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
TFT_BackLight_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
TFT_BackLight_PWMHW__PER0 EQU CYREG_TMR0_PER0
TFT_BackLight_PWMHW__PER1 EQU CYREG_TMR0_PER1
TFT_BackLight_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
TFT_BackLight_PWMHW__PM_ACT_MSK EQU 0x01
TFT_BackLight_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
TFT_BackLight_PWMHW__PM_STBY_MSK EQU 0x01
TFT_BackLight_PWMHW__RT0 EQU CYREG_TMR0_RT0
TFT_BackLight_PWMHW__RT1 EQU CYREG_TMR0_RT1
TFT_BackLight_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
