// Seed: 1092246255
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  logic id_4;
  logic id_5 = 1;
  assign id_4 = id_4 || 1 || id_5;
endmodule
