#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 10 19:15:50 2022
# Process ID: 2944
# Current directory: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3600 E:\USTC\2nd year-1st sem\Digital circuit Experiment\Ex6\step5.1\step5.1.xpr
# Log file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/vivado.log
# Journal file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 10 19:18:57 2022] Launched synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/synth_1/runme.log
[Thu Nov 10 19:18:57 2022] Launched impl_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 10 19:22:41 2022] Launched synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/synth_1/runme.log
[Thu Nov 10 19:22:41 2022] Launched impl_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/fpgaol1.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/fpgaol1.xdc}}
add_files -fileset constrs_1 -norecurse {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/fpgaol1.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 10 19:26:26 2022] Launched synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/synth_1/runme.log
[Thu Nov 10 19:26:26 2022] Launched impl_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/fpgaol1.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/fpgaol1.xdc}}
add_files -fileset constrs_1 -norecurse {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/fpgaol1-1.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 10 19:32:08 2022] Launched synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/synth_1/runme.log
[Thu Nov 10 19:32:08 2022] Launched impl_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/step5.1/step5.1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1345.047 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2002.500 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2002.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2161.625 ; gain = 1027.176
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 19:34:20 2022...
