( Automagically generated. DO NOT EDIT!
  Generated by https://github.com/nimblemachines/kinetis-chip-equates/
  from CMSIS-SVD source file https://raw.githubusercontent.com/anarchitech/muforth-anarchitech/master/mu/target/ESP/svd/esp32/esp32_base.svd)

loading ESP32C3 equates

sealed .equates.    ( chip equates and other constants for target)

( First, a few defining words, which we'll use to load the "equates".)
: equ     ( offset)  current preserve  .equates. definitions  constant ;
: vector  ( offset)  equ ;
: |  \ -- ;  ( | ignores the bit-fields that follow each register name)
: aka   .equates. chain' execute ;  ( for making synonyms)

hex

( Vectors)
006c vector I2C_MASTER_irq           | IRQ 11
0078 vector APB_CTRL_irq             | IRQ 14
007c vector UHCI0_irq                | IRQ 15
0080 vector GPIO_irq                 | IRQ 16
0084 vector GPIO_NMI_irq             | IRQ 17
0088 vector SPI1_irq                 | IRQ 18
008c vector SPI2_irq                 | IRQ 19
0090 vector I2S1_irq                 | IRQ 20
0094 vector UART0_irq                | IRQ 21
0098 vector UART1_irq                | IRQ 22
009c vector LEDC_irq                 | IRQ 23
00a0 vector EFUSE_irq                | IRQ 24
00a8 vector USB_SERIAL_JTAG_irq      | IRQ 26
00ac vector RTC_CORE_irq             | IRQ 27
00b0 vector RMT_irq                  | IRQ 28
00b4 vector I2C_EXT0_irq             | IRQ 29
00b8 vector TIMER1_irq               | IRQ 30
00bc vector TIMER2_irq               | IRQ 31
00c0 vector TG0_T0_LEVEL_irq         | IRQ 32
00c4 vector TG0_WDT_LEVEL_irq        | IRQ 33
00c8 vector TG1_T0_LEVEL_irq         | IRQ 34
00cc vector TG1_WDT_LEVEL_irq        | IRQ 35
00d4 vector SYSTIMER_TARGET0_EDGE_irq | IRQ 37
00d8 vector SYSTIMER_TARGET1_EDGE_irq | IRQ 38
00dc vector SYSTIMER_TARGET2_EDGE_irq | IRQ 39
00e0 vector SPI_MEM_REJECT_CACHE_irq | IRQ 40
00ec vector APB_ADC_irq              | IRQ 43
00f0 vector DMA_CH0_irq              | IRQ 44
00f4 vector DMA_CH1_irq              | IRQ 45
00f8 vector DMA_CH2_irq              | IRQ 46
00fc vector RSA_irq                  | IRQ 47
0100 vector AES_irq                  | IRQ 48
0104 vector SHA_irq                  | IRQ 49
0118 vector ASSIST_DEBUG_irq         | IRQ 54
011c vector DMA_APBPERI_PMS_irq      | IRQ 55
0120 vector CORE0_IRAM0_PMS_irq      | IRQ 56
0124 vector CORE0_DRAM0_PMS_irq      | IRQ 57
0128 vector CORE0_PIF_PMS_irq        | IRQ 58
012c vector CORE0_PIF_PMS_SIZE_irq   | IRQ 59
0130 vector LAST_irq                 | IRQ 60: dummy LAST vector to mark end of vector table

( Register addresses)

( UART0)
6000_0000 equ UART0_FIFO             | FIFO data register
6000_0010 equ UART0_INT_CLR          | Interrupt clear bits
6000_0014 equ UART0_CLKDIV           | Clock divider configuration
6000_0018 equ UART0_RX_FILT          | Rx Filter configuration
6000_001c equ UART0_STATUS           | UART status register
6000_0020 equ UART0_CONF0            | a
6000_0024 equ UART0_CONF1            | Configuration register 1
6000_0028 equ UART0_LOWPULSE         | Autobaud minimum low pulse duration register
6000_002c equ UART0_HIGHPULSE        | Autobaud minimum high pulse duration register
6000_0030 equ UART0_RXD_CNT          | Autobaud edge change count register
6000_0034 equ UART0_FLOW_CONF        | Software flow-control configuration
6000_0038 equ UART0_SLEEP_CONF       | Sleep-mode configuration
6000_003c equ UART0_SWFC_CONF0       | Software flow-control character configuration
6000_0004 equ UART0_INT_RAW          | Raw interrupt status
6000_0040 equ UART0_SWFC_CONF1       | Software flow-control character configuration
6000_0044 equ UART0_TXBRK_CONF       | Tx Break character configuration
6000_0048 equ UART0_IDLE_CONF        | Frame-end idle configuration
6000_004c equ UART0_RS485_CONF       | RS485 mode configuration
6000_0050 equ UART0_AT_CMD_PRECNT    | Pre-sequence timing configuration
6000_0054 equ UART0_AT_CMD_POSTCNT   | Post-sequence timing configuration
6000_0058 equ UART0_AT_CMD_GAPTOUT   | Timeout configuration
6000_005c equ UART0_AT_CMD_CHAR      | AT escape sequence detection configuration
6000_0060 equ UART0_MEM_CONF         | UART threshold and allocation configuration
6000_0064 equ UART0_MEM_TX_STATUS    | Tx-FIFO write and read offset address.
6000_0068 equ UART0_MEM_RX_STATUS    | Rx-FIFO write and read offset address.
6000_006c equ UART0_FSM_STATUS       | UART transmit and receive status.
6000_0070 equ UART0_POSPULSE         | Autobaud high pulse register
6000_0074 equ UART0_NEGPULSE         | Autobaud low pulse register
6000_0078 equ UART0_CLK_CONF         | UART core clock configuration
6000_007c equ UART0_DATE             | UART Version register
6000_0008 equ UART0_INT_ST           | Masked interrupt status
6000_0080 equ UART0_ID               | UART ID register
6000_000c equ UART0_INT_ENA          | Interrupt enable bits

( SPI1)
6000_2000 equ SPI1_CMD                | SPI1 memory command register
6000_2010 equ SPI1_CTRL2              | SPI1 control2 register.
6000_2014 equ SPI1_CLOCK              | SPI1 clock division control register.
6000_2018 equ SPI1_USER               | SPI1 user register.
6000_201c equ SPI1_USER1              | SPI1 user1 register.
6000_2020 equ SPI1_USER2              | SPI1 user2 register.
6000_2024 equ SPI1_MOSI_DLEN          | SPI1 send data bit length control register.
6000_2028 equ SPI1_MISO_DLEN          | SPI1 receive data bit length control register.
6000_202c equ SPI1_RD_STATUS          | SPI1 status register.
6000_2034 equ SPI1_MISC               | SPI1 misc register
6000_2038 equ SPI1_TX_CRC             | SPI1 TX CRC data register.
6000_203c equ SPI1_CACHE_FCTRL        | SPI1 bit mode control register.
6000_23fc equ SPI1_DATE               | Version control register
6000_2004 equ SPI1_ADDR               | SPI1 address register
6000_2058 equ SPI1_W0                 | SPI1 memory data buffer0
6000_205c equ SPI1_W1                 | SPI1 memory data buffer1
6000_2060 equ SPI1_W2                 | SPI1 memory data buffer2
6000_2064 equ SPI1_W3                 | SPI1 memory data buffer3
6000_2068 equ SPI1_W4                 | SPI1 memory data buffer4
6000_206c equ SPI1_W5                 | SPI1 memory data buffer5
6000_2070 equ SPI1_W6                 | SPI1 memory data buffer6
6000_2074 equ SPI1_W7                 | SPI1 memory data buffer7
6000_2078 equ SPI1_W8                 | SPI1 memory data buffer8
6000_207c equ SPI1_W9                 | SPI1 memory data buffer9
6000_2008 equ SPI1_CTRL               | SPI1 control register.
6000_2080 equ SPI1_W10                | SPI1 memory data buffer10
6000_2084 equ SPI1_W11                | SPI1 memory data buffer11
6000_2088 equ SPI1_W12                | SPI1 memory data buffer12
6000_208c equ SPI1_W13                | SPI1 memory data buffer13
6000_2090 equ SPI1_W14                | SPI1 memory data buffer14
6000_2094 equ SPI1_W15                | SPI1 memory data buffer15
6000_2098 equ SPI1_FLASH_WAITI_CTRL   | SPI1 wait idle control register
6000_209c equ SPI1_FLASH_SUS_CTRL     | SPI1 flash suspend control register
6000_20a0 equ SPI1_FLASH_SUS_CMD      | SPI1 flash suspend command register
6000_20a4 equ SPI1_SUS_STATUS         | SPI1 flash suspend status register
6000_20a8 equ SPI1_TIMING_CALI        | SPI1 timing control register
6000_200c equ SPI1_CTRL1              | SPI1 control1 register.
6000_20c0 equ SPI1_INT_ENA            | SPI1 interrupt enable register
6000_20c4 equ SPI1_INT_CLR            | SPI1 interrupt clear register
6000_20c8 equ SPI1_INT_RAW            | SPI1 interrupt raw register
6000_20cc equ SPI1_INT_ST             | SPI1 interrupt status register
6000_20dc equ SPI1_CLOCK_GATE         | SPI1 clk_gate register

( SPI0)
6000_3010 equ SPI0_CTRL2          | SPI0 control2 register.
6000_3014 equ SPI0_CLOCK          | SPI clock division control register.
6000_3018 equ SPI0_USER           | SPI0 user register.
6000_301c equ SPI0_USER1          | SPI0 user1 register.
6000_3020 equ SPI0_USER2          | SPI0 user2 register.
6000_302c equ SPI0_RD_STATUS      | SPI0 read control register.
6000_3034 equ SPI0_MISC           | SPI0 misc register
6000_303c equ SPI0_CACHE_FCTRL    | SPI0 bit mode control register.
6000_33fc equ SPI0_DATE           | Version control register
6000_3054 equ SPI0_FSM            | SPI0 FSM status register
6000_3008 equ SPI0_CTRL           | SPI0 control register.
6000_30a8 equ SPI0_TIMING_CALI    | SPI0 timing calibration register
6000_30ac equ SPI0_DIN_MODE       | SPI0 input delay mode control register
6000_30b0 equ SPI0_DIN_NUM        | SPI0 input delay number control register
6000_30b4 equ SPI0_DOUT_MODE      | SPI0 output delay mode control register
6000_300c equ SPI0_CTRL1          | SPI0 control1 register.
6000_30dc equ SPI0_CLOCK_GATE     | SPI0 clk_gate register
6000_30e0 equ SPI0_CORE_CLK_SEL   | SPI0 module clock select register

( GPIO)
6000_4000 equ GPIO_BT_SELECT            | GPIO bit select register
6000_414c equ GPIO_STATUS_NEXT          | GPIO interrupt source register
6000_4154 equ GPIO_FUNC%s_IN_SEL_CFG    | GPIO input function configuration register
6000_401c equ GPIO_SDIO_SELECT          | GPIO sdio select register
6000_4020 equ GPIO_ENABLE               | GPIO output enable register
6000_4024 equ GPIO_ENABLE_W1TS          | GPIO output enable set register
6000_4028 equ GPIO_ENABLE_W1TC          | GPIO output enable clear register
6000_4038 equ GPIO_STRAP                | pad strapping register
6000_403c equ GPIO_IN                   | GPIO input register
6000_4004 equ GPIO_OUT                  | GPIO output register
6000_4044 equ GPIO_STATUS               | GPIO interrupt status register
6000_4048 equ GPIO_STATUS_W1TS          | GPIO interrupt status set register
6000_404c equ GPIO_STATUS_W1TC          | GPIO interrupt status clear register
6000_4554 equ GPIO_FUNC%s_OUT_SEL_CFG   | GPIO output function select register
6000_405c equ GPIO_PCPU_INT             | GPIO PRO_CPU interrupt status register
6000_4060 equ GPIO_PCPU_NMI_INT         | GPIO PRO_CPU(not shielded) interrupt status register
6000_462c equ GPIO_CLOCK_GATE           | GPIO clock gate register
6000_4064 equ GPIO_CPUSDIO_INT          | GPIO CPUSDIO interrupt status register
6000_46fc equ GPIO_REG_DATE             | GPIO version register
6000_4074 equ GPIO_PIN%s                | GPIO pin configuration register
6000_4008 equ GPIO_OUT_W1TS             | GPIO output set register
6000_400c equ GPIO_OUT_W1TC             | GPIO output clear register

( GPIOSD)
6000_4f00 equ GPIOSD_SIGMADELTA%s         | Duty Cycle Configure Register of SDM%s
6000_4f20 equ GPIOSD_SIGMADELTA_CG        | Clock Gating Configure Register
6000_4f24 equ GPIOSD_SIGMADELTA_MISC      | MISC Register
6000_4f28 equ GPIOSD_SIGMADELTA_VERSION   | Version Control Register

( RTC_CNTL)
6000_8000 equ RTC_CNTL_RTC_OPTIONS0              | rtc configure register
6000_8010 equ RTC_CNTL_RTC_TIME_LOW0             | rtc configure register
6000_8100 equ RTC_CNTL_INT_ENA_RTC_W1TS          | rtc configure register
6000_8104 equ RTC_CNTL_INT_ENA_RTC_W1TC          | rtc configure register
6000_8108 equ RTC_CNTL_RTC_CNTL_RETENTION_CTRL   | rtc configure register
6000_810c equ RTC_CNTL_RTC_FIB_SEL               | rtc configure register
6000_8110 equ RTC_CNTL_RTC_CNTL_GPIO_WAKEUP      | rtc configure register
6000_8114 equ RTC_CNTL_RTC_CNTL_DBG_SEL          | rtc configure register
6000_8118 equ RTC_CNTL_RTC_CNTL_DBG_MAP          | rtc configure register
6000_811c equ RTC_CNTL_RTC_CNTL_SENSOR_CTRL      | rtc configure register
6000_8120 equ RTC_CNTL_RTC_CNTL_DBG_SAR_SEL      | rtc configure register
6000_8124 equ RTC_CNTL_RTC_CNTL_PG_CTRL          | rtc configure register
6000_8014 equ RTC_CNTL_RTC_TIME_HIGH0            | rtc configure register
6000_8018 equ RTC_CNTL_RTC_STATE0                | rtc configure register
6000_801c equ RTC_CNTL_RTC_TIMER1                | rtc configure register
6000_81fc equ RTC_CNTL_DATE                      | rtc configure register
6000_8020 equ RTC_CNTL_RTC_TIMER2                | rtc configure register
6000_8024 equ RTC_CNTL_RTC_TIMER3                | rtc configure register
6000_8028 equ RTC_CNTL_RTC_TIMER4                | rtc configure register
6000_802c equ RTC_CNTL_RTC_TIMER5                | rtc configure register
6000_8030 equ RTC_CNTL_RTC_TIMER6                | rtc configure register
6000_8034 equ RTC_CNTL_RTC_ANA_CONF              | rtc configure register
6000_8038 equ RTC_CNTL_RTC_RESET_STATE           | rtc configure register
6000_803c equ RTC_CNTL_RTC_WAKEUP_STATE          | rtc configure register
6000_8004 equ RTC_CNTL_RTC_SLP_TIMER0            | rtc configure register
6000_8040 equ RTC_CNTL_INT_ENA_RTC               | rtc configure register
6000_8044 equ RTC_CNTL_INT_RAW_RTC               | rtc configure register
6000_8048 equ RTC_CNTL_INT_ST_RTC                | rtc configure register
6000_804c equ RTC_CNTL_INT_CLR_RTC               | rtc configure register
6000_8050 equ RTC_CNTL_RTC_STORE0                | rtc configure register
6000_8054 equ RTC_CNTL_RTC_STORE1                | rtc configure register
6000_8058 equ RTC_CNTL_RTC_STORE2                | rtc configure register
6000_805c equ RTC_CNTL_RTC_STORE3                | rtc configure register
6000_8060 equ RTC_CNTL_RTC_EXT_XTL_CONF          | rtc configure register
6000_8064 equ RTC_CNTL_RTC_EXT_WAKEUP_CONF       | rtc configure register
6000_8068 equ RTC_CNTL_RTC_SLP_REJECT_CONF       | rtc configure register
6000_806c equ RTC_CNTL_RTC_CPU_PERIOD_CONF       | rtc configure register
6000_8070 equ RTC_CNTL_RTC_CLK_CONF              | rtc configure register
6000_8074 equ RTC_CNTL_RTC_SLOW_CLK_CONF         | rtc configure register
6000_8078 equ RTC_CNTL_RTC_SDIO_CONF             | rtc configure register
6000_807c equ RTC_CNTL_RTC_BIAS_CONF             | rtc configure register
6000_8008 equ RTC_CNTL_RTC_SLP_TIMER1            | rtc configure register
6000_8080 equ RTC_CNTL_RTC                       | rtc configure register
6000_8084 equ RTC_CNTL_RTC_PWC                   | rtc configure register
6000_8088 equ RTC_CNTL_DIG_PWC                   | rtc configure register
6000_808c equ RTC_CNTL_DIG_ISO                   | rtc configure register
6000_8090 equ RTC_CNTL_RTC_WDTCONFIG0            | rtc configure register
6000_8094 equ RTC_CNTL_RTC_WDTCONFIG1            | rtc configure register
6000_8098 equ RTC_CNTL_RTC_WDTCONFIG2            | rtc configure register
6000_809c equ RTC_CNTL_RTC_WDTCONFIG3            | rtc configure register
6000_80a0 equ RTC_CNTL_RTC_WDTCONFIG4            | rtc configure register
6000_80a4 equ RTC_CNTL_RTC_WDTFEED               | rtc configure register
6000_80a8 equ RTC_CNTL_RTC_WDTWPROTECT           | rtc configure register
6000_80ac equ RTC_CNTL_RTC_SWD_CONF              | rtc configure register
6000_80b0 equ RTC_CNTL_RTC_SWD_WPROTECT          | rtc configure register
6000_80b4 equ RTC_CNTL_RTC_SW_CPU_STALL          | rtc configure register
6000_80b8 equ RTC_CNTL_RTC_STORE4                | rtc configure register
6000_80bc equ RTC_CNTL_RTC_STORE5                | rtc configure register
6000_800c equ RTC_CNTL_RTC_TIME_UPDATE           | rtc configure register
6000_80c0 equ RTC_CNTL_RTC_STORE6                | rtc configure register
6000_80c4 equ RTC_CNTL_RTC_STORE7                | rtc configure register
6000_80c8 equ RTC_CNTL_RTC_LOW_POWER_ST          | rtc configure register
6000_80cc equ RTC_CNTL_RTC_DIAG0                 | rtc configure register
6000_80d0 equ RTC_CNTL_RTC_PAD_HOLD              | rtc configure register
6000_80d4 equ RTC_CNTL_DIG_PAD_HOLD              | rtc configure register
6000_80d8 equ RTC_CNTL_RTC_BROWN_OUT             | rtc configure register
6000_80dc equ RTC_CNTL_RTC_TIME_LOW1             | rtc configure register
6000_80e0 equ RTC_CNTL_RTC_TIME_HIGH1            | rtc configure register
6000_80e4 equ RTC_CNTL_RTC_XTAL32K_CLK_FACTOR    | rtc configure register
6000_80e8 equ RTC_CNTL_RTC_XTAL32K_CONF          | rtc configure register
6000_80ec equ RTC_CNTL_RTC_USB_CONF              | rtc configure register
6000_80f0 equ RTC_CNTL_RTC_SLP_REJECT_CAUSE      | RTC_CNTL_RTC_SLP_REJECT_CAUSE_REG
6000_80f4 equ RTC_CNTL_RTC_OPTION1               | rtc configure register
6000_80f8 equ RTC_CNTL_RTC_SLP_WAKEUP_CAUSE      | RTC_CNTL_RTC_SLP_WAKEUP_CAUSE_REG
6000_80fc equ RTC_CNTL_RTC_ULP_CP_TIMER_1        | rtc configure register

( EFUSE)
6000_8800 equ EFUSE_PGM_DATA0            | Register 0 that stores data to be programmed.
6000_8810 equ EFUSE_PGM_DATA4            | Register 4 that stores data to be programmed.
6000_8900 equ EFUSE_RD_KEY3_DATA1        | Register 1 of BLOCK7 (KEY3).
6000_8904 equ EFUSE_RD_KEY3_DATA2        | Register 2 of BLOCK7 (KEY3).
6000_8908 equ EFUSE_RD_KEY3_DATA3        | Register 3 of BLOCK7 (KEY3).
6000_890c equ EFUSE_RD_KEY3_DATA4        | Register 4 of BLOCK7 (KEY3).
6000_8910 equ EFUSE_RD_KEY3_DATA5        | Register 5 of BLOCK7 (KEY3).
6000_8914 equ EFUSE_RD_KEY3_DATA6        | Register 6 of BLOCK7 (KEY3).
6000_8918 equ EFUSE_RD_KEY3_DATA7        | Register 7 of BLOCK7 (KEY3).
6000_891c equ EFUSE_RD_KEY4_DATA0        | Register 0 of BLOCK8 (KEY4).
6000_8920 equ EFUSE_RD_KEY4_DATA1        | Register 1 of BLOCK8 (KEY4).
6000_8924 equ EFUSE_RD_KEY4_DATA2        | Register 2 of BLOCK8 (KEY4).
6000_8928 equ EFUSE_RD_KEY4_DATA3        | Register 3 of BLOCK8 (KEY4).
6000_892c equ EFUSE_RD_KEY4_DATA4        | Register 4 of BLOCK8 (KEY4).
6000_8930 equ EFUSE_RD_KEY4_DATA5        | Register 5 of BLOCK8 (KEY4).
6000_8934 equ EFUSE_RD_KEY4_DATA6        | Register 6 of BLOCK8 (KEY4).
6000_8938 equ EFUSE_RD_KEY4_DATA7        | Register 7 of BLOCK8 (KEY4).
6000_893c equ EFUSE_RD_KEY5_DATA0        | Register 0 of BLOCK9 (KEY5).
6000_8814 equ EFUSE_PGM_DATA5            | Register 5 that stores data to be programmed.
6000_8940 equ EFUSE_RD_KEY5_DATA1        | Register 1 of BLOCK9 (KEY5).
6000_8944 equ EFUSE_RD_KEY5_DATA2        | Register 2 of BLOCK9 (KEY5).
6000_8948 equ EFUSE_RD_KEY5_DATA3        | Register 3 of BLOCK9 (KEY5).
6000_894c equ EFUSE_RD_KEY5_DATA4        | Register 4 of BLOCK9 (KEY5).
6000_8950 equ EFUSE_RD_KEY5_DATA5        | Register 5 of BLOCK9 (KEY5).
6000_8954 equ EFUSE_RD_KEY5_DATA6        | Register 6 of BLOCK9 (KEY5).
6000_8958 equ EFUSE_RD_KEY5_DATA7        | Register 7 of BLOCK9 (KEY5).
6000_895c equ EFUSE_RD_SYS_PART2_DATA0   | Register 0 of BLOCK10 (system).
6000_8960 equ EFUSE_RD_SYS_PART2_DATA1   | Register 1 of BLOCK9 (KEY5).
6000_8964 equ EFUSE_RD_SYS_PART2_DATA2   | Register 2 of BLOCK10 (system).
6000_8968 equ EFUSE_RD_SYS_PART2_DATA3   | Register 3 of BLOCK10 (system).
6000_896c equ EFUSE_RD_SYS_PART2_DATA4   | Register 4 of BLOCK10 (system).
6000_8970 equ EFUSE_RD_SYS_PART2_DATA5   | Register 5 of BLOCK10 (system).
6000_8974 equ EFUSE_RD_SYS_PART2_DATA6   | Register 6 of BLOCK10 (system).
6000_8978 equ EFUSE_RD_SYS_PART2_DATA7   | Register 7 of BLOCK10 (system).
6000_897c equ EFUSE_RD_REPEAT_ERR0       | Programming error record register 0 of BLOCK0.
6000_8818 equ EFUSE_PGM_DATA6            | Register 6 that stores data to be programmed.
6000_8980 equ EFUSE_RD_REPEAT_ERR1       | Programming error record register 1 of BLOCK0.
6000_8984 equ EFUSE_RD_REPEAT_ERR2       | Programming error record register 2 of BLOCK0.
6000_8988 equ EFUSE_RD_REPEAT_ERR3       | Programming error record register 3 of BLOCK0.
6000_8990 equ EFUSE_RD_REPEAT_ERR4       | Programming error record register 4 of BLOCK0.
6000_881c equ EFUSE_PGM_DATA7            | Register 7 that stores data to be programmed.
6000_89c0 equ EFUSE_RD_RS_ERR0           | Programming error record register 0 of BLOCK1-10.
6000_89c4 equ EFUSE_RD_RS_ERR1           | Programming error record register 1 of BLOCK1-10.
6000_89c8 equ EFUSE_CLK                  | eFuse clcok configuration register.
6000_89cc equ EFUSE_CONF                 | eFuse operation mode configuraiton register;
6000_89d0 equ EFUSE_STATUS               | eFuse status register.
6000_89d4 equ EFUSE_CMD                  | eFuse command register.
6000_89d8 equ EFUSE_INT_RAW              | eFuse raw interrupt register.
6000_89dc equ EFUSE_INT_ST               | eFuse interrupt status register.
6000_89e0 equ EFUSE_INT_ENA              | eFuse interrupt enable register.
6000_89e4 equ EFUSE_INT_CLR              | eFuse interrupt clear register.
6000_89e8 equ EFUSE_DAC_CONF             | Controls the eFuse programming voltage.
6000_89ec equ EFUSE_RD_TIM_CONF          | Configures read timing parameters.
6000_89f0 equ EFUSE_WR_TIM_CONF1         | Configurarion register 1 of eFuse programming timing parameters.
6000_89f4 equ EFUSE_WR_TIM_CONF2         | Configurarion register 2 of eFuse programming timing parameters.
6000_89fc equ EFUSE_DATE                 | eFuse version register.
6000_8820 equ EFUSE_PGM_CHECK_VALUE0     | Register 0 that stores the RS code to be programmed.
6000_8824 equ EFUSE_PGM_CHECK_VALUE1     | Register 1 that stores the RS code to be programmed.
6000_8828 equ EFUSE_PGM_CHECK_VALUE2     | Register 2 that stores the RS code to be programmed.
6000_882c equ EFUSE_RD_WR_DIS            | BLOCK0 data register 0.
6000_8830 equ EFUSE_RD_REPEAT_DATA0      | BLOCK0 data register 1.
6000_8834 equ EFUSE_RD_REPEAT_DATA1      | BLOCK0 data register 2.
6000_8838 equ EFUSE_RD_REPEAT_DATA2      | BLOCK0 data register 3.
6000_883c equ EFUSE_RD_REPEAT_DATA3      | BLOCK0 data register 4.
6000_8804 equ EFUSE_PGM_DATA1            | Register 1 that stores data to be programmed.
6000_8840 equ EFUSE_RD_REPEAT_DATA4      | BLOCK0 data register 5.
6000_8844 equ EFUSE_RD_MAC_SPI_SYS_0     | BLOCK1 data register 0.
6000_8848 equ EFUSE_RD_MAC_SPI_SYS_1     | BLOCK1 data register 1.
6000_884c equ EFUSE_RD_MAC_SPI_SYS_2     | BLOCK1 data register 2.
6000_8850 equ EFUSE_RD_MAC_SPI_SYS_3     | BLOCK1 data register 3.
6000_8854 equ EFUSE_RD_MAC_SPI_SYS_4     | BLOCK1 data register 4.
6000_8858 equ EFUSE_RD_MAC_SPI_SYS_5     | BLOCK1 data register 5.
6000_885c equ EFUSE_RD_SYS_PART1_DATA0   | Register 0 of BLOCK2 (system).
6000_8860 equ EFUSE_RD_SYS_PART1_DATA1   | Register 1 of BLOCK2 (system).
6000_8864 equ EFUSE_RD_SYS_PART1_DATA2   | Register 2 of BLOCK2 (system).
6000_8868 equ EFUSE_RD_SYS_PART1_DATA3   | Register 3 of BLOCK2 (system).
6000_886c equ EFUSE_RD_SYS_PART1_DATA4   | Register 4 of BLOCK2 (system).
6000_8870 equ EFUSE_RD_SYS_PART1_DATA5   | Register 5 of BLOCK2 (system).
6000_8874 equ EFUSE_RD_SYS_PART1_DATA6   | Register 6 of BLOCK2 (system).
6000_8878 equ EFUSE_RD_SYS_PART1_DATA7   | Register 7 of BLOCK2 (system).
6000_887c equ EFUSE_RD_USR_DATA0         | Register 0 of BLOCK3 (user).
6000_8808 equ EFUSE_PGM_DATA2            | Register 2 that stores data to be programmed.
6000_8880 equ EFUSE_RD_USR_DATA1         | Register 1 of BLOCK3 (user).
6000_8884 equ EFUSE_RD_USR_DATA2         | Register 2 of BLOCK3 (user).
6000_8888 equ EFUSE_RD_USR_DATA3         | Register 3 of BLOCK3 (user).
6000_888c equ EFUSE_RD_USR_DATA4         | Register 4 of BLOCK3 (user).
6000_8890 equ EFUSE_RD_USR_DATA5         | Register 5 of BLOCK3 (user).
6000_8894 equ EFUSE_RD_USR_DATA6         | Register 6 of BLOCK3 (user).
6000_8898 equ EFUSE_RD_USR_DATA7         | Register 7 of BLOCK3 (user).
6000_889c equ EFUSE_RD_KEY0_DATA0        | Register 0 of BLOCK4 (KEY0).
6000_88a0 equ EFUSE_RD_KEY0_DATA1        | Register 1 of BLOCK4 (KEY0).
6000_88a4 equ EFUSE_RD_KEY0_DATA2        | Register 2 of BLOCK4 (KEY0).
6000_88a8 equ EFUSE_RD_KEY0_DATA3        | Register 3 of BLOCK4 (KEY0).
6000_88ac equ EFUSE_RD_KEY0_DATA4        | Register 4 of BLOCK4 (KEY0).
6000_88b0 equ EFUSE_RD_KEY0_DATA5        | Register 5 of BLOCK4 (KEY0).
6000_88b4 equ EFUSE_RD_KEY0_DATA6        | Register 6 of BLOCK4 (KEY0).
6000_88b8 equ EFUSE_RD_KEY0_DATA7        | Register 7 of BLOCK4 (KEY0).
6000_88bc equ EFUSE_RD_KEY1_DATA0        | Register 0 of BLOCK5 (KEY1).
6000_880c equ EFUSE_PGM_DATA3            | Register 3 that stores data to be programmed.
6000_88c0 equ EFUSE_RD_KEY1_DATA1        | Register 1 of BLOCK5 (KEY1).
6000_88c4 equ EFUSE_RD_KEY1_DATA2        | Register 2 of BLOCK5 (KEY1).
6000_88c8 equ EFUSE_RD_KEY1_DATA3        | Register 3 of BLOCK5 (KEY1).
6000_88cc equ EFUSE_RD_KEY1_DATA4        | Register 4 of BLOCK5 (KEY1).
6000_88d0 equ EFUSE_RD_KEY1_DATA5        | Register 5 of BLOCK5 (KEY1).
6000_88d4 equ EFUSE_RD_KEY1_DATA6        | Register 6 of BLOCK5 (KEY1).
6000_88d8 equ EFUSE_RD_KEY1_DATA7        | Register 7 of BLOCK5 (KEY1).
6000_88dc equ EFUSE_RD_KEY2_DATA0        | Register 0 of BLOCK6 (KEY2).
6000_88e0 equ EFUSE_RD_KEY2_DATA1        | Register 1 of BLOCK6 (KEY2).
6000_88e4 equ EFUSE_RD_KEY2_DATA2        | Register 2 of BLOCK6 (KEY2).
6000_88e8 equ EFUSE_RD_KEY2_DATA3        | Register 3 of BLOCK6 (KEY2).
6000_88ec equ EFUSE_RD_KEY2_DATA4        | Register 4 of BLOCK6 (KEY2).
6000_88f0 equ EFUSE_RD_KEY2_DATA5        | Register 5 of BLOCK6 (KEY2).
6000_88f4 equ EFUSE_RD_KEY2_DATA6        | Register 6 of BLOCK6 (KEY2).
6000_88f8 equ EFUSE_RD_KEY2_DATA7        | Register 7 of BLOCK6 (KEY2).
6000_88fc equ EFUSE_RD_KEY3_DATA0        | Register 0 of BLOCK7 (KEY3).

( IO_MUX)
6000_9000 equ IO_MUX_PIN_CTRL   | Clock Output Configuration Register
6000_9004 equ IO_MUX_GPIO%s     | IO MUX Configure Register for pad XTAL_32K_P
6000_90fc equ IO_MUX_DATE       | IO MUX Version Control Register

( UHCI1)
6000_c000 equ UHCI1_CONF0          | a
6000_c010 equ UHCI1_INT_CLR        | a
6000_c014 equ UHCI1_CONF1          | a
6000_c018 equ UHCI1_STATE0         | a
6000_c01c equ UHCI1_STATE1         | a
6000_c020 equ UHCI1_ESCAPE_CONF    | a
6000_c024 equ UHCI1_HUNG_CONF      | a
6000_c028 equ UHCI1_ACK_NUM        | a
6000_c02c equ UHCI1_RX_HEAD        | a
6000_c030 equ UHCI1_QUICK_SENT     | a
6000_c034 equ UHCI1_REG_Q0_WORD0   | a
6000_c038 equ UHCI1_REG_Q0_WORD1   | a
6000_c03c equ UHCI1_REG_Q1_WORD0   | a
6000_c004 equ UHCI1_INT_RAW        | a
6000_c040 equ UHCI1_REG_Q1_WORD1   | a
6000_c044 equ UHCI1_REG_Q2_WORD0   | a
6000_c048 equ UHCI1_REG_Q2_WORD1   | a
6000_c04c equ UHCI1_REG_Q3_WORD0   | a
6000_c050 equ UHCI1_REG_Q3_WORD1   | a
6000_c054 equ UHCI1_REG_Q4_WORD0   | a
6000_c058 equ UHCI1_REG_Q4_WORD1   | a
6000_c05c equ UHCI1_REG_Q5_WORD0   | a
6000_c060 equ UHCI1_REG_Q5_WORD1   | a
6000_c064 equ UHCI1_REG_Q6_WORD0   | a
6000_c068 equ UHCI1_REG_Q6_WORD1   | a
6000_c06c equ UHCI1_ESC_CONF0      | a
6000_c070 equ UHCI1_ESC_CONF1      | a
6000_c074 equ UHCI1_ESC_CONF2      | a
6000_c078 equ UHCI1_ESC_CONF3      | a
6000_c07c equ UHCI1_PKT_THRES      | a
6000_c008 equ UHCI1_INT_ST         | a
6000_c080 equ UHCI1_DATE           | a
6000_c00c equ UHCI1_INT_ENA        | a

( UART1)
6001_0000 equ UART1_FIFO             | FIFO data register
6001_0010 equ UART1_INT_CLR          | Interrupt clear bits
6001_0014 equ UART1_CLKDIV           | Clock divider configuration
6001_0018 equ UART1_RX_FILT          | Rx Filter configuration
6001_001c equ UART1_STATUS           | UART status register
6001_0020 equ UART1_CONF0            | a
6001_0024 equ UART1_CONF1            | Configuration register 1
6001_0028 equ UART1_LOWPULSE         | Autobaud minimum low pulse duration register
6001_002c equ UART1_HIGHPULSE        | Autobaud minimum high pulse duration register
6001_0030 equ UART1_RXD_CNT          | Autobaud edge change count register
6001_0034 equ UART1_FLOW_CONF        | Software flow-control configuration
6001_0038 equ UART1_SLEEP_CONF       | Sleep-mode configuration
6001_003c equ UART1_SWFC_CONF0       | Software flow-control character configuration
6001_0004 equ UART1_INT_RAW          | Raw interrupt status
6001_0040 equ UART1_SWFC_CONF1       | Software flow-control character configuration
6001_0044 equ UART1_TXBRK_CONF       | Tx Break character configuration
6001_0048 equ UART1_IDLE_CONF        | Frame-end idle configuration
6001_004c equ UART1_RS485_CONF       | RS485 mode configuration
6001_0050 equ UART1_AT_CMD_PRECNT    | Pre-sequence timing configuration
6001_0054 equ UART1_AT_CMD_POSTCNT   | Post-sequence timing configuration
6001_0058 equ UART1_AT_CMD_GAPTOUT   | Timeout configuration
6001_005c equ UART1_AT_CMD_CHAR      | AT escape sequence detection configuration
6001_0060 equ UART1_MEM_CONF         | UART threshold and allocation configuration
6001_0064 equ UART1_MEM_TX_STATUS    | Tx-FIFO write and read offset address.
6001_0068 equ UART1_MEM_RX_STATUS    | Rx-FIFO write and read offset address.
6001_006c equ UART1_FSM_STATUS       | UART transmit and receive status.
6001_0070 equ UART1_POSPULSE         | Autobaud high pulse register
6001_0074 equ UART1_NEGPULSE         | Autobaud low pulse register
6001_0078 equ UART1_CLK_CONF         | UART core clock configuration
6001_007c equ UART1_DATE             | UART Version register
6001_0008 equ UART1_INT_ST           | Masked interrupt status
6001_0080 equ UART1_ID               | UART ID register
6001_000c equ UART1_INT_ENA          | Interrupt enable bits

( I2C)
6001_3000 equ I2C_SCL_LOW_PERIOD         | I2C_SCL_LOW_PERIOD_REG
6001_3010 equ I2C_SLAVE_ADDR             | I2C_SLAVE_ADDR_REG
6001_3100 equ I2C_TXFIFO_START_ADDR      | I2C_TXFIFO_START_ADDR_REG
6001_3014 equ I2C_FIFO_ST                | I2C_FIFO_ST_REG
6001_3018 equ I2C_FIFO_CONF              | I2C_FIFO_CONF_REG
6001_3180 equ I2C_RXFIFO_START_ADDR      | I2C_RXFIFO_START_ADDR_REG
6001_301c equ I2C_FIFO_DATA              | I2C_FIFO_DATA_REG
6001_3020 equ I2C_INT_RAW                | I2C_INT_RAW_REG
6001_3024 equ I2C_INT_CLR                | I2C_INT_CLR_REG
6001_3028 equ I2C_INT_ENA                | I2C_INT_ENA_REG
6001_302c equ I2C_INT_STATUS             | I2C_INT_STATUS_REG
6001_3030 equ I2C_SDA_HOLD               | I2C_SDA_HOLD_REG
6001_3034 equ I2C_SDA_SAMPLE             | I2C_SDA_SAMPLE_REG
6001_3038 equ I2C_SCL_HIGH_PERIOD        | I2C_SCL_HIGH_PERIOD_REG
6001_3004 equ I2C_CTR                    | I2C_CTR_REG
6001_3040 equ I2C_SCL_START_HOLD         | I2C_SCL_START_HOLD_REG
6001_3044 equ I2C_SCL_RSTART_SETUP       | I2C_SCL_RSTART_SETUP_REG
6001_3048 equ I2C_SCL_STOP_HOLD          | I2C_SCL_STOP_HOLD_REG
6001_304c equ I2C_SCL_STOP_SETUP         | I2C_SCL_STOP_SETUP_REG
6001_3050 equ I2C_FILTER_CFG             | I2C_FILTER_CFG_REG
6001_3054 equ I2C_CLK_CONF               | I2C_CLK_CONF_REG
6001_3058 equ I2C_COMD%s                 | I2C_COMD%s_REG
6001_3078 equ I2C_SCL_ST_TIME_OUT        | I2C_SCL_ST_TIME_OUT_REG
6001_307c equ I2C_SCL_MAIN_ST_TIME_OUT   | I2C_SCL_MAIN_ST_TIME_OUT_REG
6001_3008 equ I2C_SR                     | I2C_SR_REG
6001_3080 equ I2C_SCL_SP_CONF            | I2C_SCL_SP_CONF_REG
6001_3084 equ I2C_SCL_STRETCH_CONF       | I2C_SCL_STRETCH_CONF_REG
6001_300c equ I2C_TO                     | I2C_TO_REG
6001_30f8 equ I2C_DATE                   | I2C_DATE_REG

( UHCI0)
6001_4000 equ UHCI0_CONF0          | a
6001_4010 equ UHCI0_INT_CLR        | a
6001_4014 equ UHCI0_CONF1          | a
6001_4018 equ UHCI0_STATE0         | a
6001_401c equ UHCI0_STATE1         | a
6001_4020 equ UHCI0_ESCAPE_CONF    | a
6001_4024 equ UHCI0_HUNG_CONF      | a
6001_4028 equ UHCI0_ACK_NUM        | a
6001_402c equ UHCI0_RX_HEAD        | a
6001_4030 equ UHCI0_QUICK_SENT     | a
6001_4034 equ UHCI0_REG_Q0_WORD0   | a
6001_4038 equ UHCI0_REG_Q0_WORD1   | a
6001_403c equ UHCI0_REG_Q1_WORD0   | a
6001_4004 equ UHCI0_INT_RAW        | a
6001_4040 equ UHCI0_REG_Q1_WORD1   | a
6001_4044 equ UHCI0_REG_Q2_WORD0   | a
6001_4048 equ UHCI0_REG_Q2_WORD1   | a
6001_404c equ UHCI0_REG_Q3_WORD0   | a
6001_4050 equ UHCI0_REG_Q3_WORD1   | a
6001_4054 equ UHCI0_REG_Q4_WORD0   | a
6001_4058 equ UHCI0_REG_Q4_WORD1   | a
6001_405c equ UHCI0_REG_Q5_WORD0   | a
6001_4060 equ UHCI0_REG_Q5_WORD1   | a
6001_4064 equ UHCI0_REG_Q6_WORD0   | a
6001_4068 equ UHCI0_REG_Q6_WORD1   | a
6001_406c equ UHCI0_ESC_CONF0      | a
6001_4070 equ UHCI0_ESC_CONF1      | a
6001_4074 equ UHCI0_ESC_CONF2      | a
6001_4078 equ UHCI0_ESC_CONF3      | a
6001_407c equ UHCI0_PKT_THRES      | a
6001_4008 equ UHCI0_INT_ST         | a
6001_4080 equ UHCI0_DATE           | a
6001_400c equ UHCI0_INT_ENA        | a

( RMT)
6001_6000 equ RMT_CH0DATA             | RMT_CH0DATA_REG.
6001_6010 equ RMT_CH0CONF0            | RMT_CH0CONF0_REG.
6001_6014 equ RMT_CH1CONF0            | RMT_CH1CONF0_REG.
6001_6018 equ RMT_CH2CONF0            | RMT_CH2CONF0_REG.
6001_601c equ RMT_CH2CONF1            | RMT_CH2CONF1_REG.
6001_6020 equ RMT_CH3CONF0            | RMT_CH3CONF0_REG.
6001_6024 equ RMT_CH3CONF1            | RMT_CH3CONF1_REG.
6001_6028 equ RMT_CH0STATUS           | RMT_CH0STATUS_REG.
6001_602c equ RMT_CH1STATUS           | RMT_CH1STATUS_REG.
6001_6030 equ RMT_CH2STATUS           | RMT_CH2STATUS_REG.
6001_6034 equ RMT_CH3STATUS           | RMT_CH3STATUS_REG.
6001_6038 equ RMT_INT_RAW             | RMT_INT_RAW_REG.
6001_603c equ RMT_INT_ST              | RMT_INT_ST_REG.
6001_6004 equ RMT_CH1DATA             | RMT_CH1DATA_REG.
6001_6040 equ RMT_INT_ENA             | RMT_INT_ENA_REG.
6001_6044 equ RMT_INT_CLR             | RMT_INT_CLR_REG.
6001_6048 equ RMT_CH0CARRIER_DUTY     | RMT_CH0CARRIER_DUTY_REG.
6001_604c equ RMT_CH1CARRIER_DUTY     | RMT_CH1CARRIER_DUTY_REG.
6001_6050 equ RMT_CH2_RX_CARRIER_RM   | RMT_CH2_RX_CARRIER_RM_REG.
6001_6054 equ RMT_CH3_RX_CARRIER_RM   | RMT_CH3_RX_CARRIER_RM_REG.
6001_6058 equ RMT_CH0_TX_LIM          | RMT_CH0_TX_LIM_REG.
6001_605c equ RMT_CH1_TX_LIM          | RMT_CH1_TX_LIM_REG.
6001_6060 equ RMT_CH2_RX_LIM          | RMT_CH2_RX_LIM_REG.
6001_6064 equ RMT_CH3_RX_LIM          | RMT_CH3_RX_LIM_REG.
6001_6068 equ RMT_SYS_CONF            | RMT_SYS_CONF_REG.
6001_606c equ RMT_TX_SIM              | RMT_TX_SIM_REG.
6001_6070 equ RMT_REF_CNT_RST         | RMT_REF_CNT_RST_REG.
6001_6008 equ RMT_CH2DATA             | RMT_CH2DATA_REG.
6001_600c equ RMT_CH3DATA             | RMT_CH3DATA_REG.
6001_60cc equ RMT_DATE                | RMT_DATE_REG.

( LEDC)
6001_9000 equ LEDC_LSCH0_CONF0      | LEDC_LSCH0_CONF0.
6001_9010 equ LEDC_LSCH0_DUTY_R     | LEDC_LSCH0_DUTY_R.
6001_9014 equ LEDC_LSCH1_CONF0      | LEDC_LSCH1_CONF0.
6001_9018 equ LEDC_LSCH1_HPOINT     | LEDC_LSCH1_HPOINT.
6001_901c equ LEDC_LSCH1_DUTY       | LEDC_LSCH1_DUTY.
6001_9020 equ LEDC_LSCH1_CONF1      | LEDC_LSCH1_CONF1.
6001_9024 equ LEDC_LSCH1_DUTY_R     | LEDC_LSCH1_DUTY_R.
6001_9028 equ LEDC_LSCH2_CONF0      | LEDC_LSCH2_CONF0.
6001_902c equ LEDC_LSCH2_HPOINT     | LEDC_LSCH2_HPOINT.
6001_9030 equ LEDC_LSCH2_DUTY       | LEDC_LSCH2_DUTY.
6001_9034 equ LEDC_LSCH2_CONF1      | LEDC_LSCH2_CONF1.
6001_9038 equ LEDC_LSCH2_DUTY_R     | LEDC_LSCH2_DUTY_R.
6001_903c equ LEDC_LSCH3_CONF0      | LEDC_LSCH3_CONF0.
6001_9004 equ LEDC_LSCH0_HPOINT     | LEDC_LSCH0_HPOINT.
6001_9040 equ LEDC_LSCH3_HPOINT     | LEDC_LSCH3_HPOINT.
6001_9044 equ LEDC_LSCH3_DUTY       | LEDC_LSCH3_DUTY.
6001_9048 equ LEDC_LSCH3_CONF1      | LEDC_LSCH3_CONF1.
6001_904c equ LEDC_LSCH3_DUTY_R     | LEDC_LSCH3_DUTY_R.
6001_9050 equ LEDC_LSCH4_CONF0      | LEDC_LSCH4_CONF0.
6001_9054 equ LEDC_LSCH4_HPOINT     | LEDC_LSCH4_HPOINT.
6001_9058 equ LEDC_LSCH4_DUTY       | LEDC_LSCH4_DUTY.
6001_905c equ LEDC_LSCH4_CONF1      | LEDC_LSCH4_CONF1.
6001_9060 equ LEDC_LSCH4_DUTY_R     | LEDC_LSCH4_DUTY_R.
6001_9064 equ LEDC_LSCH5_CONF0      | LEDC_LSCH5_CONF0.
6001_9068 equ LEDC_LSCH5_HPOINT     | LEDC_LSCH5_HPOINT.
6001_906c equ LEDC_LSCH5_DUTY       | LEDC_LSCH5_DUTY.
6001_9070 equ LEDC_LSCH5_CONF1      | LEDC_LSCH5_CONF1.
6001_9074 equ LEDC_LSCH5_DUTY_R     | LEDC_LSCH5_DUTY_R.
6001_9008 equ LEDC_LSCH0_DUTY       | LEDC_LSCH0_DUTY.
6001_90a0 equ LEDC_LSTIMER0_CONF    | LEDC_LSTIMER0_CONF.
6001_90a4 equ LEDC_LSTIMER0_VALUE   | LEDC_LSTIMER0_VALUE.
6001_90a8 equ LEDC_LSTIMER1_CONF    | LEDC_LSTIMER1_CONF.
6001_90ac equ LEDC_LSTIMER1_VALUE   | LEDC_LSTIMER1_VALUE.
6001_90b0 equ LEDC_LSTIMER2_CONF    | LEDC_LSTIMER2_CONF.
6001_90b4 equ LEDC_LSTIMER2_VALUE   | LEDC_LSTIMER2_VALUE.
6001_90b8 equ LEDC_LSTIMER3_CONF    | LEDC_LSTIMER3_CONF.
6001_90bc equ LEDC_LSTIMER3_VALUE   | LEDC_LSTIMER3_VALUE.
6001_900c equ LEDC_LSCH0_CONF1      | LEDC_LSCH0_CONF1.
6001_90c0 equ LEDC_INT_RAW          | LEDC_INT_RAW.
6001_90c4 equ LEDC_INT_ST           | LEDC_INT_ST.
6001_90c8 equ LEDC_INT_ENA          | LEDC_INT_ENA.
6001_90cc equ LEDC_INT_CLR          | LEDC_INT_CLR.
6001_90d0 equ LEDC_CONF             | LEDC_CONF.
6001_90fc equ LEDC_DATE             | LEDC_DATE.

( TIMG0)
6001_f000 equ TIMG0_T0CONFIG         | TIMG_T0CONFIG_REG.
6001_f010 equ TIMG0_T0ALARMLO        | TIMG_T0ALARMLO_REG.
6001_f014 equ TIMG0_T0ALARMHI        | TIMG_T0ALARMHI_REG.
6001_f018 equ TIMG0_T0LOADLO         | TIMG_T0LOADLO_REG.
6001_f01c equ TIMG0_T0LOADHI         | TIMG_T0LOADHI_REG.
6001_f020 equ TIMG0_T0LOAD           | TIMG_T0LOAD_REG.
6001_f004 equ TIMG0_T0LO             | TIMG_T0LO_REG.
6001_f048 equ TIMG0_WDTCONFIG0       | TIMG_WDTCONFIG0_REG.
6001_f04c equ TIMG0_WDTCONFIG1       | TIMG_WDTCONFIG1_REG.
6001_f050 equ TIMG0_WDTCONFIG2       | TIMG_WDTCONFIG2_REG.
6001_f054 equ TIMG0_WDTCONFIG3       | TIMG_WDTCONFIG3_REG.
6001_f058 equ TIMG0_WDTCONFIG4       | TIMG_WDTCONFIG4_REG.
6001_f05c equ TIMG0_WDTCONFIG5       | TIMG_WDTCONFIG5_REG.
6001_f060 equ TIMG0_WDTFEED          | TIMG_WDTFEED_REG.
6001_f064 equ TIMG0_WDTWPROTECT      | TIMG_WDTWPROTECT_REG.
6001_f068 equ TIMG0_RTCCALICFG       | TIMG_RTCCALICFG_REG.
6001_f06c equ TIMG0_RTCCALICFG1      | TIMG_RTCCALICFG1_REG.
6001_f070 equ TIMG0_INT_ENA_TIMG     | INT_ENA_TIMG_REG
6001_f074 equ TIMG0_INT_RAW_TIMERS   | INT_RAW_TIMG_REG
6001_f078 equ TIMG0_INT_ST_TIMG      | INT_ST_TIMG_REG
6001_f07c equ TIMG0_INT_CLR_TIMERS   | INT_CLR_TIMG_REG
6001_f008 equ TIMG0_T0HI             | TIMG_T0HI_REG.
6001_f080 equ TIMG0_RTCCALICFG2      | TIMG_RTCCALICFG2_REG.
6001_f00c equ TIMG0_T0UPDATE         | TIMG_T0UPDATE_REG.
6001_f0f8 equ TIMG0_NTIMG_DATE       | TIMG_NTIMG_DATE_REG.
6001_f0fc equ TIMG0_REGCLK           | TIMG_REGCLK_REG.

( TIMG1)
6002_0000 equ TIMG1_T0CONFIG         | TIMG_T0CONFIG_REG.
6002_0010 equ TIMG1_T0ALARMLO        | TIMG_T0ALARMLO_REG.
6002_0014 equ TIMG1_T0ALARMHI        | TIMG_T0ALARMHI_REG.
6002_0018 equ TIMG1_T0LOADLO         | TIMG_T0LOADLO_REG.
6002_001c equ TIMG1_T0LOADHI         | TIMG_T0LOADHI_REG.
6002_0020 equ TIMG1_T0LOAD           | TIMG_T0LOAD_REG.
6002_0004 equ TIMG1_T0LO             | TIMG_T0LO_REG.
6002_0048 equ TIMG1_WDTCONFIG0       | TIMG_WDTCONFIG0_REG.
6002_004c equ TIMG1_WDTCONFIG1       | TIMG_WDTCONFIG1_REG.
6002_0050 equ TIMG1_WDTCONFIG2       | TIMG_WDTCONFIG2_REG.
6002_0054 equ TIMG1_WDTCONFIG3       | TIMG_WDTCONFIG3_REG.
6002_0058 equ TIMG1_WDTCONFIG4       | TIMG_WDTCONFIG4_REG.
6002_005c equ TIMG1_WDTCONFIG5       | TIMG_WDTCONFIG5_REG.
6002_0060 equ TIMG1_WDTFEED          | TIMG_WDTFEED_REG.
6002_0064 equ TIMG1_WDTWPROTECT      | TIMG_WDTWPROTECT_REG.
6002_0068 equ TIMG1_RTCCALICFG       | TIMG_RTCCALICFG_REG.
6002_006c equ TIMG1_RTCCALICFG1      | TIMG_RTCCALICFG1_REG.
6002_0070 equ TIMG1_INT_ENA_TIMG     | INT_ENA_TIMG_REG
6002_0074 equ TIMG1_INT_RAW_TIMERS   | INT_RAW_TIMG_REG
6002_0078 equ TIMG1_INT_ST_TIMG      | INT_ST_TIMG_REG
6002_007c equ TIMG1_INT_CLR_TIMERS   | INT_CLR_TIMG_REG
6002_0008 equ TIMG1_T0HI             | TIMG_T0HI_REG.
6002_0080 equ TIMG1_RTCCALICFG2      | TIMG_RTCCALICFG2_REG.
6002_000c equ TIMG1_T0UPDATE         | TIMG_T0UPDATE_REG.
6002_00f8 equ TIMG1_NTIMG_DATE       | TIMG_NTIMG_DATE_REG.
6002_00fc equ TIMG1_REGCLK           | TIMG_REGCLK_REG.

( SYSTIMER)
6002_3000 equ SYSTIMER_CONF             | SYSTIMER_CONF.
6002_3010 equ SYSTIMER_UNIT0_LOAD_LO    | SYSTIMER_UNIT0_LOAD_LO.
6002_3014 equ SYSTIMER_UNIT1_LOAD_HI    | SYSTIMER_UNIT1_LOAD_HI.
6002_3018 equ SYSTIMER_UNIT1_LOAD_LO    | SYSTIMER_UNIT1_LOAD_LO.
6002_301c equ SYSTIMER_TARGET0_HI       | SYSTIMER_TARGET0_HI.
6002_3020 equ SYSTIMER_TARGET0_LO       | SYSTIMER_TARGET0_LO.
6002_3024 equ SYSTIMER_TARGET1_HI       | SYSTIMER_TARGET1_HI.
6002_3028 equ SYSTIMER_TARGET1_LO       | SYSTIMER_TARGET1_LO.
6002_302c equ SYSTIMER_TARGET2_HI       | SYSTIMER_TARGET2_HI.
6002_3030 equ SYSTIMER_TARGET2_LO       | SYSTIMER_TARGET2_LO.
6002_3034 equ SYSTIMER_TARGET0_CONF     | SYSTIMER_TARGET0_CONF.
6002_3038 equ SYSTIMER_TARGET1_CONF     | SYSTIMER_TARGET1_CONF.
6002_303c equ SYSTIMER_TARGET2_CONF     | SYSTIMER_TARGET2_CONF.
6002_3004 equ SYSTIMER_UNIT0_OP         | SYSTIMER_UNIT0_OP.
6002_3040 equ SYSTIMER_UNIT0_VALUE_HI   | SYSTIMER_UNIT0_VALUE_HI.
6002_3044 equ SYSTIMER_UNIT0_VALUE_LO   | SYSTIMER_UNIT0_VALUE_LO.
6002_3048 equ SYSTIMER_UNIT1_VALUE_HI   | SYSTIMER_UNIT1_VALUE_HI.
6002_304c equ SYSTIMER_UNIT1_VALUE_LO   | SYSTIMER_UNIT1_VALUE_LO.
6002_3050 equ SYSTIMER_COMP0_LOAD       | SYSTIMER_COMP0_LOAD.
6002_3054 equ SYSTIMER_COMP1_LOAD       | SYSTIMER_COMP1_LOAD.
6002_3058 equ SYSTIMER_COMP2_LOAD       | SYSTIMER_COMP2_LOAD.
6002_305c equ SYSTIMER_UNIT0_LOAD       | SYSTIMER_UNIT0_LOAD.
6002_3060 equ SYSTIMER_UNIT1_LOAD       | SYSTIMER_UNIT1_LOAD.
6002_3064 equ SYSTIMER_INT_ENA          | SYSTIMER_INT_ENA.
6002_3068 equ SYSTIMER_INT_RAW          | SYSTIMER_INT_RAW.
6002_306c equ SYSTIMER_INT_CLR          | SYSTIMER_INT_CLR.
6002_3070 equ SYSTIMER_INT_ST           | SYSTIMER_INT_ST.
6002_3008 equ SYSTIMER_UNIT1_OP         | SYSTIMER_UNIT1_OP.
6002_300c equ SYSTIMER_UNIT0_LOAD_HI    | SYSTIMER_UNIT0_LOAD_HI.
6002_30fc equ SYSTIMER_DATE             | SYSTIMER_DATE.

( SPI2)
6002_4000 equ SPI2_CMD           | Command control register
6002_4010 equ SPI2_USER          | SPI USER control register
6002_4014 equ SPI2_USER1         | SPI USER control register 1
6002_4018 equ SPI2_USER2         | SPI USER control register 2
6002_401c equ SPI2_MS_DLEN       | SPI data bit length control register
6002_4020 equ SPI2_MISC          | SPI misc register
6002_4024 equ SPI2_DIN_MODE      | SPI input delay mode configuration
6002_4028 equ SPI2_DIN_NUM       | SPI input delay number configuration
6002_402c equ SPI2_DOUT_MODE     | SPI output delay mode configuration
6002_4030 equ SPI2_DMA_CONF      | SPI DMA control register
6002_4034 equ SPI2_DMA_INT_ENA   | SPI DMA interrupt enable register
6002_4038 equ SPI2_DMA_INT_CLR   | SPI DMA interrupt clear register
6002_403c equ SPI2_DMA_INT_RAW   | SPI DMA interrupt raw register
6002_4004 equ SPI2_ADDR          | Address value register
6002_4040 equ SPI2_DMA_INT_ST    | SPI DMA interrupt status register
6002_4008 equ SPI2_CTRL          | SPI control register
6002_4098 equ SPI2_W0            | SPI CPU-controlled buffer0
6002_409c equ SPI2_W1            | SPI CPU-controlled buffer1
6002_40a0 equ SPI2_W2            | SPI CPU-controlled buffer2
6002_40a4 equ SPI2_W3            | SPI CPU-controlled buffer3
6002_40a8 equ SPI2_W4            | SPI CPU-controlled buffer4
6002_40ac equ SPI2_W5            | SPI CPU-controlled buffer5
6002_40b0 equ SPI2_W6            | SPI CPU-controlled buffer6
6002_40b4 equ SPI2_W7            | SPI CPU-controlled buffer7
6002_40b8 equ SPI2_W8            | SPI CPU-controlled buffer8
6002_40bc equ SPI2_W9            | SPI CPU-controlled buffer9
6002_400c equ SPI2_CLOCK         | SPI clock control register
6002_40c0 equ SPI2_W10           | SPI CPU-controlled buffer10
6002_40c4 equ SPI2_W11           | SPI CPU-controlled buffer11
6002_40c8 equ SPI2_W12           | SPI CPU-controlled buffer12
6002_40cc equ SPI2_W13           | SPI CPU-controlled buffer13
6002_40d0 equ SPI2_W14           | SPI CPU-controlled buffer14
6002_40d4 equ SPI2_W15           | SPI CPU-controlled buffer15
6002_40e0 equ SPI2_SLAVE         | SPI slave control register
6002_40e4 equ SPI2_SLAVE1        | SPI slave control register 1
6002_40e8 equ SPI2_CLK_GATE      | SPI module clock and register clock control
6002_40f0 equ SPI2_DATE          | Version control

( APB_CTRL)
6002_6000 equ APB_CTRL_SYSCLK_CONF            | APB_CTRL_SYSCLK_CONF_REG
6002_6010 equ APB_CTRL_WIFI_BB_CFG_2          | APB_CTRL_WIFI_BB_CFG_2_REG
6002_6014 equ APB_CTRL_WIFI_CLK_EN            | APB_CTRL_WIFI_CLK_EN_REG
6002_6018 equ APB_CTRL_WIFI_RST_EN            | APB_CTRL_WIFI_RST_EN_REG
6002_601c equ APB_CTRL_HOST_INF_SEL           | APB_CTRL_HOST_INF_SEL_REG
6002_6020 equ APB_CTRL_EXT_MEM_PMS_LOCK       | APB_CTRL_EXT_MEM_PMS_LOCK_REG
6002_6028 equ APB_CTRL_FLASH_ACE0_ATTR        | APB_CTRL_FLASH_ACE0_ATTR_REG
6002_602c equ APB_CTRL_FLASH_ACE1_ATTR        | APB_CTRL_FLASH_ACE1_ATTR_REG
6002_6030 equ APB_CTRL_FLASH_ACE2_ATTR        | APB_CTRL_FLASH_ACE2_ATTR_REG
6002_6034 equ APB_CTRL_FLASH_ACE3_ATTR        | APB_CTRL_FLASH_ACE3_ATTR_REG
6002_6038 equ APB_CTRL_FLASH_ACE0_ADDR        | APB_CTRL_FLASH_ACE0_ADDR_REG
6002_603c equ APB_CTRL_FLASH_ACE1_ADDR        | APB_CTRL_FLASH_ACE1_ADDR_REG
6002_63fc equ APB_CTRL_DATE                   | APB_CTRL_DATE_REG
6002_6004 equ APB_CTRL_TICK_CONF              | APB_CTRL_TICK_CONF_REG
6002_6040 equ APB_CTRL_FLASH_ACE2_ADDR        | APB_CTRL_FLASH_ACE2_ADDR_REG
6002_6044 equ APB_CTRL_FLASH_ACE3_ADDR        | APB_CTRL_FLASH_ACE3_ADDR_REG
6002_6048 equ APB_CTRL_FLASH_ACE0_SIZE        | APB_CTRL_FLASH_ACE0_SIZE_REG
6002_604c equ APB_CTRL_FLASH_ACE1_SIZE        | APB_CTRL_FLASH_ACE1_SIZE_REG
6002_6050 equ APB_CTRL_FLASH_ACE2_SIZE        | APB_CTRL_FLASH_ACE2_SIZE_REG
6002_6054 equ APB_CTRL_FLASH_ACE3_SIZE        | APB_CTRL_FLASH_ACE3_SIZE_REG
6002_6008 equ APB_CTRL_CLK_OUT_EN             | APB_CTRL_CLK_OUT_EN_REG
6002_6088 equ APB_CTRL_SPI_MEM_PMS_CTRL       | APB_CTRL_SPI_MEM_PMS_CTRL_REG
6002_608c equ APB_CTRL_SPI_MEM_REJECT_ADDR    | APB_CTRL_SPI_MEM_REJECT_ADDR_REG
6002_6090 equ APB_CTRL_SDIO_CTRL              | APB_CTRL_SDIO_CTRL_REG
6002_6094 equ APB_CTRL_REDCY_SIG0             | APB_CTRL_REDCY_SIG0_REG
6002_6098 equ APB_CTRL_REDCY_SIG1             | APB_CTRL_REDCY_SIG1_REG
6002_609c equ APB_CTRL_FRONT_END_MEM_PD       | APB_CTRL_FRONT_END_MEM_PD_REG
6002_60a0 equ APB_CTRL_RETENTION_CTRL         | APB_CTRL_RETENTION_CTRL_REG
6002_60a4 equ APB_CTRL_CLKGATE_FORCE_ON       | APB_CTRL_CLKGATE_FORCE_ON_REG
6002_60a8 equ APB_CTRL_MEM_POWER_DOWN         | APB_CTRL_MEM_POWER_DOWN_REG
6002_60ac equ APB_CTRL_MEM_POWER_UP           | APB_CTRL_MEM_POWER_UP_REG
6002_60b0 equ APB_CTRL_RND_DATA               | APB_CTRL_RND_DATA_REG
6002_60b4 equ APB_CTRL_PERI_BACKUP_CONFIG     | APB_CTRL_PERI_BACKUP_CONFIG_REG
6002_60b8 equ APB_CTRL_PERI_BACKUP_APB_ADDR   | APB_CTRL_PERI_BACKUP_APB_ADDR_REG
6002_60bc equ APB_CTRL_PERI_BACKUP_MEM_ADDR   | APB_CTRL_PERI_BACKUP_MEM_ADDR_REG
6002_600c equ APB_CTRL_WIFI_BB_CFG            | APB_CTRL_WIFI_BB_CFG_REG
6002_60c0 equ APB_CTRL_PERI_BACKUP_INT_RAW    | APB_CTRL_PERI_BACKUP_INT_RAW_REG
6002_60c4 equ APB_CTRL_PERI_BACKUP_INT_ST     | APB_CTRL_PERI_BACKUP_INT_ST_REG
6002_60c8 equ APB_CTRL_PERI_BACKUP_INT_ENA    | APB_CTRL_PERI_BACKUP_INT_ENA_REG
6002_60d0 equ APB_CTRL_PERI_BACKUP_INT_CLR    | APB_CTRL_PERI_BACKUP_INT_CLR_REG

( AES)
6003_a000 equ AES_KEY_0               | Key material key_0 configure register
6003_a010 equ AES_KEY_4               | Key material key_4 configure register
6003_a014 equ AES_KEY_5               | Key material key_5 configure register
6003_a018 equ AES_KEY_6               | Key material key_6 configure register
6003_a01c equ AES_KEY_7               | Key material key_7 configure register
6003_a020 equ AES_TEXT_IN_0           | source text material text_in_0 configure register
6003_a024 equ AES_TEXT_IN_1           | source text material text_in_1 configure register
6003_a028 equ AES_TEXT_IN_2           | source text material text_in_2 configure register
6003_a02c equ AES_TEXT_IN_3           | source text material text_in_3 configure register
6003_a030 equ AES_TEXT_OUT_0          | result text material text_out_0 configure register
6003_a034 equ AES_TEXT_OUT_1          | result text material text_out_1 configure register
6003_a038 equ AES_TEXT_OUT_2          | result text material text_out_2 configure register
6003_a03c equ AES_TEXT_OUT_3          | result text material text_out_3 configure register
6003_a004 equ AES_KEY_1               | Key material key_1 configure register
6003_a040 equ AES_MODE                | AES Mode register
6003_a044 equ AES_ENDIAN              | AES Endian configure register
6003_a048 equ AES_TRIGGER             | AES trigger register
6003_a04c equ AES_STATE               | AES state register
6003_a050 equ AES_IV_MEM[%s]          | The memory that stores initialization vector
6003_a060 equ AES_H_MEM[%s]           | The memory that stores GCM hash subkey
6003_a070 equ AES_J0_MEM[%s]          | The memory that stores J0
6003_a008 equ AES_KEY_2               | Key material key_2 configure register
6003_a080 equ AES_T0_MEM[%s]          | The memory that stores T0
6003_a090 equ AES_DMA_ENABLE          | DMA-AES working mode register
6003_a094 equ AES_BLOCK_MODE          | AES cipher block mode register
6003_a098 equ AES_BLOCK_NUM           | AES block number register
6003_a09c equ AES_INC_SEL             | Standard incrementing function configure register
6003_a0a0 equ AES_AAD_BLOCK_NUM       | Additional Authential Data block number register
6003_a0a4 equ AES_REMAINDER_BIT_NUM   | AES remainder bit number register
6003_a0a8 equ AES_CONTINUE            | AES continue register
6003_a0ac equ AES_INT_CLEAR           | AES Interrupt clear register
6003_a0b0 equ AES_INT_ENA             | AES Interrupt enable register
6003_a0b4 equ AES_DATE                | AES version control register
6003_a0b8 equ AES_DMA_EXIT            | AES-DMA exit config
6003_a00c equ AES_KEY_3               | Key material key_3 configure register

( SHA)
6003_b000 equ SHA_MODE            | Initial configuration register.
6003_b010 equ SHA_START           | Typical SHA configuration register 0.
6003_b014 equ SHA_CONTINUE        | Typical SHA configuration register 1.
6003_b018 equ SHA_BUSY            | Busy register.
6003_b01c equ SHA_DMA_START       | DMA configuration register 1.
6003_b020 equ SHA_DMA_CONTINUE    | DMA configuration register 2.
6003_b024 equ SHA_CLEAR_IRQ       | Interrupt clear register.
6003_b028 equ SHA_IRQ_ENA         | Interrupt enable register.
6003_b02c equ SHA_DATE            | Date register.
6003_b004 equ SHA_T_STRING        | SHA 512/t configuration register 0.
6003_b040 equ SHA_H_MEM[%s]       | Sha H memory which contains intermediate hash or finial hash.
6003_b008 equ SHA_T_LENGTH        | SHA 512/t configuration register 1.
6003_b080 equ SHA_M_MEM[%s]       | Sha M memory which contains message.
6003_b00c equ SHA_DMA_BLOCK_NUM   | DMA configuration register 0.

( RSA)
6003_c000 equ RSA_M_MEM[%s]           | The memory that stores M
6003_c200 equ RSA_Z_MEM[%s]           | The memory that stores Z
6003_c400 equ RSA_Y_MEM[%s]           | The memory that stores Y
6003_c600 equ RSA_X_MEM[%s]           | The memory that stores X
6003_c800 equ RSA_M_PRIME             | RSA M_prime register
6003_c804 equ RSA_MODE                | RSA mode register
6003_c808 equ RSA_QUERY_CLEAN         | RSA query clean register
6003_c80c equ RSA_SET_START_MODEXP    | RSA modular exponentiation trigger register.
6003_c810 equ RSA_SET_START_MODMULT   | RSA modular multiplication trigger register.
6003_c814 equ RSA_SET_START_MULT      | RSA normal multiplication trigger register.
6003_c818 equ RSA_QUERY_IDLE          | RSA query idle register
6003_c81c equ RSA_INT_CLR             | RSA interrupt clear register
6003_c820 equ RSA_CONSTANT_TIME       | RSA constant time option register
6003_c824 equ RSA_SEARCH_ENABLE       | RSA search option
6003_c828 equ RSA_SEARCH_POS          | RSA search position configure register
6003_c82c equ RSA_INT_ENA             | RSA interrupt enable register
6003_c830 equ RSA_DATE                | RSA version control register

( DS)
6003_d000 equ DS_Y_MEM[%s]         | memory that stores Y
6003_d200 equ DS_M_MEM[%s]         | memory that stores M
6003_d400 equ DS_RB_MEM[%s]        | memory that stores Rb
6003_d600 equ DS_BOX_MEM[%s]       | memory that stores BOX
6003_d800 equ DS_X_MEM[%s]         | memory that stores X
6003_da00 equ DS_Z_MEM[%s]         | memory that stores Z
6003_de00 equ DS_SET_START         | DS start control register
6003_de04 equ DS_SET_CONTINUE      | DS continue control register
6003_de08 equ DS_SET_FINISH        | DS finish control register
6003_de0c equ DS_QUERY_BUSY        | DS query busy register
6003_de10 equ DS_QUERY_KEY_WRONG   | DS query key-wrong counter register
6003_de14 equ DS_QUERY_CHECK       | DS query check result register
6003_de20 equ DS_DATE              | DS version control register

( HMAC)
6003_e040 equ HMAC_SET_START             | Process control register 0.
6003_e044 equ HMAC_SET_PARA_PURPOSE      | Configure purpose.
6003_e048 equ HMAC_SET_PARA_KEY          | Configure key.
6003_e04c equ HMAC_SET_PARA_FINISH       | Finish initial configuration.
6003_e050 equ HMAC_SET_MESSAGE_ONE       | Process control register 1.
6003_e054 equ HMAC_SET_MESSAGE_ING       | Process control register 2.
6003_e058 equ HMAC_SET_MESSAGE_END       | Process control register 3.
6003_e05c equ HMAC_SET_RESULT_FINISH     | Process control register 4.
6003_e060 equ HMAC_SET_INVALIDATE_JTAG   | Invalidate register 0.
6003_e064 equ HMAC_SET_INVALIDATE_DS     | Invalidate register 1.
6003_e068 equ HMAC_QUERY_ERROR           | Error register.
6003_e06c equ HMAC_QUERY_BUSY            | Busy register.
6003_e080 equ HMAC_WR_MESSAGE_MEM[%s]    | Message block memory.
6003_e0c0 equ HMAC_RD_RESULT_MEM[%s]     | Result from upstream.
6003_e0f0 equ HMAC_SET_MESSAGE_PAD       | Process control register 5.
6003_e0f4 equ HMAC_ONE_BLOCK             | Process control register 6.
6003_e0f8 equ HMAC_SOFT_JTAG_CTRL        | Jtag register 0.
6003_e0fc equ HMAC_WR_JTAG               | Jtag register 1.

( DMA)
6003_f000 equ DMA_INT_RAW_CH0                | DMA_INT_RAW_CH0_REG.
6003_f010 equ DMA_INT_RAW_CH1                | DMA_INT_RAW_CH1_REG.
6003_f100 equ DMA_OUT_PERI_SEL_CH0           | DMA_OUT_PERI_SEL_CH0_REG.
6003_f130 equ DMA_IN_CONF0_CH1               | DMA_IN_CONF0_CH1_REG.
6003_f134 equ DMA_IN_CONF1_CH1               | DMA_IN_CONF1_CH1_REG.
6003_f138 equ DMA_INFIFO_STATUS_CH1          | DMA_INFIFO_STATUS_CH1_REG.
6003_f13c equ DMA_IN_POP_CH1                 | DMA_IN_POP_CH1_REG.
6003_f014 equ DMA_INT_ST_CH1                 | DMA_INT_ST_CH1_REG.
6003_f140 equ DMA_IN_LINK_CH1                | DMA_IN_LINK_CH1_REG.
6003_f144 equ DMA_IN_STATE_CH1               | DMA_IN_STATE_CH1_REG.
6003_f148 equ DMA_IN_SUC_EOF_DES_ADDR_CH1    | DMA_IN_SUC_EOF_DES_ADDR_CH1_REG.
6003_f14c equ DMA_IN_ERR_EOF_DES_ADDR_CH1    | DMA_IN_ERR_EOF_DES_ADDR_CH1_REG.
6003_f150 equ DMA_IN_DSCR_CH1                | DMA_IN_DSCR_CH1_REG.
6003_f154 equ DMA_IN_DSCR_BF0_CH1            | DMA_IN_DSCR_BF0_CH1_REG.
6003_f158 equ DMA_IN_DSCR_BF1_CH1            | DMA_IN_DSCR_BF1_CH1_REG.
6003_f15c equ DMA_IN_PRI_CH1                 | DMA_IN_PRI_CH1_REG.
6003_f160 equ DMA_IN_PERI_SEL_CH1            | DMA_IN_PERI_SEL_CH1_REG.
6003_f018 equ DMA_INT_ENA_CH1                | DMA_INT_ENA_CH1_REG.
6003_f190 equ DMA_OUT_CONF0_CH1              | DMA_OUT_CONF0_CH1_REG.
6003_f194 equ DMA_OUT_CONF1_CH1              | DMA_OUT_CONF1_CH1_REG.
6003_f198 equ DMA_OUTFIFO_STATUS_CH1         | DMA_OUTFIFO_STATUS_CH1_REG.
6003_f19c equ DMA_OUT_PUSH_CH1               | DMA_OUT_PUSH_CH1_REG.
6003_f1a0 equ DMA_OUT_LINK_CH1               | DMA_OUT_LINK_CH1_REG.
6003_f1a4 equ DMA_OUT_STATE_CH1              | DMA_OUT_STATE_CH1_REG.
6003_f1a8 equ DMA_OUT_EOF_DES_ADDR_CH1       | DMA_OUT_EOF_DES_ADDR_CH1_REG.
6003_f1ac equ DMA_OUT_EOF_BFR_DES_ADDR_CH1   | DMA_OUT_EOF_BFR_DES_ADDR_CH1_REG.
6003_f1b0 equ DMA_OUT_DSCR_CH1               | DMA_OUT_DSCR_CH1_REG.
6003_f1b4 equ DMA_OUT_DSCR_BF0_CH1           | DMA_OUT_DSCR_BF0_CH1_REG.
6003_f1b8 equ DMA_OUT_DSCR_BF1_CH1           | DMA_OUT_DSCR_BF1_CH1_REG.
6003_f1bc equ DMA_OUT_PRI_CH1                | DMA_OUT_PRI_CH1_REG.
6003_f01c equ DMA_INT_CLR_CH1                | DMA_INT_CLR_CH1_REG.
6003_f1c0 equ DMA_OUT_PERI_SEL_CH1           | DMA_OUT_PERI_SEL_CH1_REG.
6003_f1f0 equ DMA_IN_CONF0_CH2               | DMA_IN_CONF0_CH2_REG.
6003_f1f4 equ DMA_IN_CONF1_CH2               | DMA_IN_CONF1_CH2_REG.
6003_f1f8 equ DMA_INFIFO_STATUS_CH2          | DMA_INFIFO_STATUS_CH2_REG.
6003_f1fc equ DMA_IN_POP_CH2                 | DMA_IN_POP_CH2_REG.
6003_f020 equ DMA_INT_RAW_CH2                | DMA_INT_RAW_CH2_REG.
6003_f200 equ DMA_IN_LINK_CH2                | DMA_IN_LINK_CH2_REG.
6003_f204 equ DMA_IN_STATE_CH2               | DMA_IN_STATE_CH2_REG.
6003_f208 equ DMA_IN_SUC_EOF_DES_ADDR_CH2    | DMA_IN_SUC_EOF_DES_ADDR_CH2_REG.
6003_f20c equ DMA_IN_ERR_EOF_DES_ADDR_CH2    | DMA_IN_ERR_EOF_DES_ADDR_CH2_REG.
6003_f210 equ DMA_IN_DSCR_CH2                | DMA_IN_DSCR_CH2_REG.
6003_f214 equ DMA_IN_DSCR_BF0_CH2            | DMA_IN_DSCR_BF0_CH2_REG.
6003_f218 equ DMA_IN_DSCR_BF1_CH2            | DMA_IN_DSCR_BF1_CH2_REG.
6003_f21c equ DMA_IN_PRI_CH2                 | DMA_IN_PRI_CH2_REG.
6003_f220 equ DMA_IN_PERI_SEL_CH2            | DMA_IN_PERI_SEL_CH2_REG.
6003_f024 equ DMA_INT_ST_CH2                 | DMA_INT_ST_CH2_REG.
6003_f250 equ DMA_OUT_CONF0_CH2              | DMA_OUT_CONF0_CH2_REG.
6003_f254 equ DMA_OUT_CONF1_CH2              | DMA_OUT_CONF1_CH2_REG.
6003_f258 equ DMA_OUTFIFO_STATUS_CH2         | DMA_OUTFIFO_STATUS_CH2_REG.
6003_f25c equ DMA_OUT_PUSH_CH2               | DMA_OUT_PUSH_CH2_REG.
6003_f260 equ DMA_OUT_LINK_CH2               | DMA_OUT_LINK_CH2_REG.
6003_f264 equ DMA_OUT_STATE_CH2              | DMA_OUT_STATE_CH2_REG.
6003_f268 equ DMA_OUT_EOF_DES_ADDR_CH2       | DMA_OUT_EOF_DES_ADDR_CH2_REG.
6003_f26c equ DMA_OUT_EOF_BFR_DES_ADDR_CH2   | DMA_OUT_EOF_BFR_DES_ADDR_CH2_REG.
6003_f270 equ DMA_OUT_DSCR_CH2               | DMA_OUT_DSCR_CH2_REG.
6003_f274 equ DMA_OUT_DSCR_BF0_CH2           | DMA_OUT_DSCR_BF0_CH2_REG.
6003_f278 equ DMA_OUT_DSCR_BF1_CH2           | DMA_OUT_DSCR_BF1_CH2_REG.
6003_f27c equ DMA_OUT_PRI_CH2                | DMA_OUT_PRI_CH2_REG.
6003_f028 equ DMA_INT_ENA_CH2                | DMA_INT_ENA_CH2_REG.
6003_f280 equ DMA_OUT_PERI_SEL_CH2           | DMA_OUT_PERI_SEL_CH2_REG.
6003_f02c equ DMA_INT_CLR_CH2                | DMA_INT_CLR_CH2_REG.
6003_f004 equ DMA_INT_ST_CH0                 | DMA_INT_ST_CH0_REG.
6003_f040 equ DMA_AHB_TEST                   | DMA_AHB_TEST_REG.
6003_f044 equ DMA_MISC_CONF                  | DMA_MISC_CONF_REG.
6003_f048 equ DMA_DATE                       | DMA_DATE_REG.
6003_f070 equ DMA_IN_CONF0_CH0               | DMA_IN_CONF0_CH0_REG.
6003_f074 equ DMA_IN_CONF1_CH0               | DMA_IN_CONF1_CH0_REG.
6003_f078 equ DMA_INFIFO_STATUS_CH0          | DMA_INFIFO_STATUS_CH0_REG.
6003_f07c equ DMA_IN_POP_CH0                 | DMA_IN_POP_CH0_REG.
6003_f008 equ DMA_INT_ENA_CH0                | DMA_INT_ENA_CH0_REG.
6003_f080 equ DMA_IN_LINK_CH0                | DMA_IN_LINK_CH0_REG.
6003_f084 equ DMA_IN_STATE_CH0               | DMA_IN_STATE_CH0_REG.
6003_f088 equ DMA_IN_SUC_EOF_DES_ADDR_CH0    | DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.
6003_f08c equ DMA_IN_ERR_EOF_DES_ADDR_CH0    | DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.
6003_f090 equ DMA_IN_DSCR_CH0                | DMA_IN_DSCR_CH0_REG.
6003_f094 equ DMA_IN_DSCR_BF0_CH0            | DMA_IN_DSCR_BF0_CH0_REG.
6003_f098 equ DMA_IN_DSCR_BF1_CH0            | DMA_IN_DSCR_BF1_CH0_REG.
6003_f09c equ DMA_IN_PRI_CH0                 | DMA_IN_PRI_CH0_REG.
6003_f0a0 equ DMA_IN_PERI_SEL_CH0            | DMA_IN_PERI_SEL_CH0_REG.
6003_f00c equ DMA_INT_CLR_CH0                | DMA_INT_CLR_CH0_REG.
6003_f0d0 equ DMA_OUT_CONF0_CH0              | DMA_OUT_CONF0_CH0_REG.
6003_f0d4 equ DMA_OUT_CONF1_CH0              | DMA_OUT_CONF1_CH0_REG.
6003_f0d8 equ DMA_OUTFIFO_STATUS_CH0         | DMA_OUTFIFO_STATUS_CH0_REG.
6003_f0dc equ DMA_OUT_PUSH_CH0               | DMA_OUT_PUSH_CH0_REG.
6003_f0e0 equ DMA_OUT_LINK_CH0               | DMA_OUT_LINK_CH0_REG.
6003_f0e4 equ DMA_OUT_STATE_CH0              | DMA_OUT_STATE_CH0_REG.
6003_f0e8 equ DMA_OUT_EOF_DES_ADDR_CH0       | DMA_OUT_EOF_DES_ADDR_CH0_REG.
6003_f0ec equ DMA_OUT_EOF_BFR_DES_ADDR_CH0   | DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.
6003_f0f0 equ DMA_OUT_DSCR_CH0               | DMA_OUT_DSCR_CH0_REG.
6003_f0f4 equ DMA_OUT_DSCR_BF0_CH0           | DMA_OUT_DSCR_BF0_CH0_REG.
6003_f0f8 equ DMA_OUT_DSCR_BF1_CH0           | DMA_OUT_DSCR_BF1_CH0_REG.
6003_f0fc equ DMA_OUT_PRI_CH0                | DMA_OUT_PRI_CH0_REG.

( APB_SARADC)
6004_0000 equ APB_SARADC_CTRL              | digital saradc configure register
6004_0010 equ APB_SARADC_SAR1_STATUS       | digital saradc configure register
6004_0014 equ APB_SARADC_SAR2_STATUS       | digital saradc configure register
6004_0018 equ APB_SARADC_SAR_PATT_TAB1     | digital saradc configure register
6004_001c equ APB_SARADC_SAR_PATT_TAB2     | digital saradc configure register
6004_0020 equ APB_SARADC_ONETIME_SAMPLE    | digital saradc configure register
6004_0024 equ APB_SARADC_ARB_CTRL          | digital saradc configure register
6004_0028 equ APB_SARADC_FILTER_CTRL0      | digital saradc configure register
6004_002c equ APB_SARADC_SAR1DATA_STATUS   | digital saradc configure register
6004_0030 equ APB_SARADC_SAR2DATA_STATUS   | digital saradc configure register
6004_0034 equ APB_SARADC_THRES0_CTRL       | digital saradc configure register
6004_0038 equ APB_SARADC_THRES1_CTRL       | digital saradc configure register
6004_003c equ APB_SARADC_THRES_CTRL        | digital saradc configure register
6004_03fc equ APB_SARADC_CTRL_DATE         | version
6004_0004 equ APB_SARADC_CTRL2             | digital saradc configure register
6004_0040 equ APB_SARADC_INT_ENA           | digital saradc int register
6004_0044 equ APB_SARADC_INT_RAW           | digital saradc int register
6004_0048 equ APB_SARADC_INT_ST            | digital saradc int register
6004_004c equ APB_SARADC_INT_CLR           | digital saradc int register
6004_0050 equ APB_SARADC_DMA_CONF          | digital saradc configure register
6004_0054 equ APB_SARADC_CLKM_CONF         | digital saradc configure register
6004_0058 equ APB_SARADC_APB_TSENS_CTRL    | digital tsens configure register
6004_005c equ APB_SARADC_TSENS_CTRL2       | digital tsens configure register
6004_0060 equ APB_SARADC_CALI              | digital saradc configure register
6004_0008 equ APB_SARADC_FILTER_CTRL1      | digital saradc configure register
6004_000c equ APB_SARADC_FSM_WAIT          | digital saradc configure register

( USB_DEVICE)
6004_3000 equ USB_DEVICE_EP1          | USB_DEVICE_EP1_REG.
6004_3010 equ USB_DEVICE_INT_ENA      | USB_DEVICE_INT_ENA_REG.
6004_3014 equ USB_DEVICE_INT_CLR      | USB_DEVICE_INT_CLR_REG.
6004_3018 equ USB_DEVICE_CONF0        | USB_DEVICE_CONF0_REG.
6004_301c equ USB_DEVICE_TEST         | USB_DEVICE_TEST_REG.
6004_3020 equ USB_DEVICE_JFIFO_ST     | USB_DEVICE_JFIFO_ST_REG.
6004_3024 equ USB_DEVICE_FRAM_NUM     | USB_DEVICE_FRAM_NUM_REG.
6004_3028 equ USB_DEVICE_IN_EP0_ST    | USB_DEVICE_IN_EP0_ST_REG.
6004_302c equ USB_DEVICE_IN_EP1_ST    | USB_DEVICE_IN_EP1_ST_REG.
6004_3030 equ USB_DEVICE_IN_EP2_ST    | USB_DEVICE_IN_EP2_ST_REG.
6004_3034 equ USB_DEVICE_IN_EP3_ST    | USB_DEVICE_IN_EP3_ST_REG.
6004_3038 equ USB_DEVICE_OUT_EP0_ST   | USB_DEVICE_OUT_EP0_ST_REG.
6004_303c equ USB_DEVICE_OUT_EP1_ST   | USB_DEVICE_OUT_EP1_ST_REG.
6004_3004 equ USB_DEVICE_EP1_CONF     | USB_DEVICE_EP1_CONF_REG.
6004_3040 equ USB_DEVICE_OUT_EP2_ST   | USB_DEVICE_OUT_EP2_ST_REG.
6004_3044 equ USB_DEVICE_MISC_CONF    | USB_DEVICE_MISC_CONF_REG.
6004_3048 equ USB_DEVICE_MEM_CONF     | USB_DEVICE_MEM_CONF_REG.
6004_3008 equ USB_DEVICE_INT_RAW      | USB_DEVICE_INT_RAW_REG.
6004_3080 equ USB_DEVICE_DATE         | USB_DEVICE_DATE_REG.
6004_300c equ USB_DEVICE_INT_ST       | USB_DEVICE_INT_ST_REG.

( I2S)
6004_b010 equ I2S_INT_ST             | I2S interrupt status register.
6004_b014 equ I2S_INT_ENA            | I2S interrupt enable register.
6004_b018 equ I2S_INT_CLR            | I2S interrupt clear register.
6004_b020 equ I2S_RX_CONF            | I2S RX configure register
6004_b024 equ I2S_TX_CONF            | I2S TX configure register
6004_b028 equ I2S_RX_CONF1           | I2S RX configure register 1
6004_b02c equ I2S_TX_CONF1           | I2S TX configure register 1
6004_b030 equ I2S_RX_CLKM_CONF       | I2S RX clock configure register
6004_b034 equ I2S_TX_CLKM_CONF       | I2S TX clock configure register
6004_b038 equ I2S_RX_CLKM_DIV_CONF   | I2S RX module clock divider configure register
6004_b03c equ I2S_TX_CLKM_DIV_CONF   | I2S TX module clock divider configure register
6004_b040 equ I2S_TX_PCM2PDM_CONF    | I2S TX PCM2PDM configuration register
6004_b044 equ I2S_TX_PCM2PDM_CONF1   | I2S TX PCM2PDM configuration register
6004_b050 equ I2S_RX_TDM_CTRL        | I2S TX TDM mode control register
6004_b054 equ I2S_TX_TDM_CTRL        | I2S TX TDM mode control register
6004_b058 equ I2S_RX_TIMING          | I2S RX timing control register
6004_b05c equ I2S_TX_TIMING          | I2S TX timing control register
6004_b060 equ I2S_LC_HUNG_CONF       | I2S HUNG configure register.
6004_b064 equ I2S_RXEOF_NUM          | I2S RX data number control register.
6004_b068 equ I2S_CONF_SIGLE_DATA    | I2S signal data register
6004_b06c equ I2S_STATE              | I2S TX status register
6004_b080 equ I2S_DATE               | Version control register
6004_b00c equ I2S_INT_RAW            | I2S interrupt raw register, valid in level.

( SYSTEM)
600c_0000 equ SYSTEM_CPU_PERI_CLK_EN                           | cpu_peripheral clock gating register
600c_0010 equ SYSTEM_PERIP_CLK_EN0                             | peripheral clock gating register
600c_0014 equ SYSTEM_PERIP_CLK_EN1                             | peripheral clock gating register
600c_0018 equ SYSTEM_PERIP_RST_EN0                             | reserved
600c_001c equ SYSTEM_PERIP_RST_EN1                             | peripheral reset register
600c_0020 equ SYSTEM_BT_LPCK_DIV_INT                           | clock config register
600c_0024 equ SYSTEM_BT_LPCK_DIV_FRAC                          | clock config register
600c_0028 equ SYSTEM_CPU_INTR_FROM_CPU_0                       | interrupt generate register
600c_002c equ SYSTEM_CPU_INTR_FROM_CPU_1                       | interrupt generate register
600c_0030 equ SYSTEM_CPU_INTR_FROM_CPU_2                       | interrupt generate register
600c_0034 equ SYSTEM_CPU_INTR_FROM_CPU_3                       | interrupt generate register
600c_0038 equ SYSTEM_RSA_PD_CTRL                               | rsa memory power control register
600c_003c equ SYSTEM_EDMA_CTRL                                 | edma clcok and reset register
600c_0004 equ SYSTEM_CPU_PERI_RST_EN                           | cpu_peripheral reset register
600c_0040 equ SYSTEM_CACHE_CONTROL                             | cache control register
600c_0044 equ SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL   | SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG
600c_0048 equ SYSTEM_RTC_FASTMEM_CONFIG                        | fast memory config register
600c_004c equ SYSTEM_RTC_FASTMEM_CRC                           | reserved
600c_0050 equ SYSTEM_REDUNDANT_ECO_CTRL                        | eco register
600c_0054 equ SYSTEM_CLOCK_GATE                                | clock gating register
600c_0058 equ SYSTEM_SYSCLK_CONF                               | system clock config register
600c_005c equ SYSTEM_MEM_PVT                                   | mem pvt register
600c_0060 equ SYSTEM_COMB_PVT_LVT_CONF                         | mem pvt register
600c_0064 equ SYSTEM_COMB_PVT_NVT_CONF                         | mem pvt register
600c_0068 equ SYSTEM_COMB_PVT_HVT_CONF                         | mem pvt register
600c_006c equ SYSTEM_COMB_PVT_ERR_LVT_SITE0                    | mem pvt register
600c_0070 equ SYSTEM_COMB_PVT_ERR_NVT_SITE0                    | mem pvt register
600c_0074 equ SYSTEM_COMB_PVT_ERR_HVT_SITE0                    | mem pvt register
600c_0078 equ SYSTEM_COMB_PVT_ERR_LVT_SITE1                    | mem pvt register
600c_007c equ SYSTEM_COMB_PVT_ERR_NVT_SITE1                    | mem pvt register
600c_0008 equ SYSTEM_CPU_PER_CONF                              | cpu clock config register
600c_0080 equ SYSTEM_COMB_PVT_ERR_HVT_SITE1                    | mem pvt register
600c_0084 equ SYSTEM_COMB_PVT_ERR_LVT_SITE2                    | mem pvt register
600c_0088 equ SYSTEM_COMB_PVT_ERR_NVT_SITE2                    | mem pvt register
600c_008c equ SYSTEM_COMB_PVT_ERR_HVT_SITE2                    | mem pvt register
600c_0090 equ SYSTEM_COMB_PVT_ERR_LVT_SITE3                    | mem pvt register
600c_0094 equ SYSTEM_COMB_PVT_ERR_NVT_SITE3                    | mem pvt register
600c_0098 equ SYSTEM_COMB_PVT_ERR_HVT_SITE3                    | mem pvt register
600c_000c equ SYSTEM_MEM_PD_MASK                               | memory power down mask register
600c_0ffc equ SYSTEM_SYSTEM_REG_DATE                           | Version register

( SENSITIVE)
600c_1000 equ SENSITIVE_ROM_TABLE_LOCK                                  | SENSITIVE_ROM_TABLE_LOCK_REG
600c_1010 equ SENSITIVE_APB_PERIPHERAL_ACCESS_0                         | SENSITIVE_APB_PERIPHERAL_ACCESS_0_REG
600c_1100 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10                     | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10_REG
600c_1104 equ SENSITIVE_REGION_PMS_CONSTRAIN_0                          | SENSITIVE_REGION_PMS_CONSTRAIN_0_REG
600c_1108 equ SENSITIVE_REGION_PMS_CONSTRAIN_1                          | SENSITIVE_REGION_PMS_CONSTRAIN_1_REG
600c_110c equ SENSITIVE_REGION_PMS_CONSTRAIN_2                          | SENSITIVE_REGION_PMS_CONSTRAIN_2_REG
600c_1110 equ SENSITIVE_REGION_PMS_CONSTRAIN_3                          | SENSITIVE_REGION_PMS_CONSTRAIN_3_REG
600c_1114 equ SENSITIVE_REGION_PMS_CONSTRAIN_4                          | SENSITIVE_REGION_PMS_CONSTRAIN_4_REG
600c_1118 equ SENSITIVE_REGION_PMS_CONSTRAIN_5                          | SENSITIVE_REGION_PMS_CONSTRAIN_5_REG
600c_111c equ SENSITIVE_REGION_PMS_CONSTRAIN_6                          | SENSITIVE_REGION_PMS_CONSTRAIN_6_REG
600c_1120 equ SENSITIVE_REGION_PMS_CONSTRAIN_7                          | SENSITIVE_REGION_PMS_CONSTRAIN_7_REG
600c_1124 equ SENSITIVE_REGION_PMS_CONSTRAIN_8                          | SENSITIVE_REGION_PMS_CONSTRAIN_8_REG
600c_1128 equ SENSITIVE_REGION_PMS_CONSTRAIN_9                          | SENSITIVE_REGION_PMS_CONSTRAIN_9_REG
600c_112c equ SENSITIVE_REGION_PMS_CONSTRAIN_10                         | SENSITIVE_REGION_PMS_CONSTRAIN_10_REG
600c_1130 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_0                        | SENSITIVE_CORE_0_PIF_PMS_MONITOR_0_REG
600c_1134 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_1                        | SENSITIVE_CORE_0_PIF_PMS_MONITOR_1_REG
600c_1138 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_2                        | SENSITIVE_CORE_0_PIF_PMS_MONITOR_2_REG
600c_113c equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_3                        | SENSITIVE_CORE_0_PIF_PMS_MONITOR_3_REG
600c_1014 equ SENSITIVE_APB_PERIPHERAL_ACCESS_1                         | SENSITIVE_APB_PERIPHERAL_ACCESS_1_REG
600c_1140 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_4                        | SENSITIVE_CORE_0_PIF_PMS_MONITOR_4_REG
600c_1144 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_5                        | SENSITIVE_CORE_0_PIF_PMS_MONITOR_5_REG
600c_1148 equ SENSITIVE_CORE_0_PIF_PMS_MONITOR_6                        | SENSITIVE_CORE_0_PIF_PMS_MONITOR_6_REG
600c_114c equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0                      | SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0_REG
600c_1150 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1                      | SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1_REG
600c_1154 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2                      | SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2_REG
600c_1158 equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3                      | SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3_REG
600c_115c equ SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4                      | SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4_REG
600c_1160 equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_0                        | SENSITIVE_BACKUP_BUS_PMS_MONITOR_0_REG
600c_1164 equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_1                        | SENSITIVE_BACKUP_BUS_PMS_MONITOR_1_REG
600c_1168 equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_2                        | SENSITIVE_BACKUP_BUS_PMS_MONITOR_2_REG
600c_116c equ SENSITIVE_BACKUP_BUS_PMS_MONITOR_3                        | SENSITIVE_BACKUP_BUS_PMS_MONITOR_3_REG
600c_1170 equ SENSITIVE_CLOCK_GATE                                      | SENSITIVE_CLOCK_GATE_REG
600c_1018 equ SENSITIVE_INTERNAL_SRAM_USAGE_0                           | SENSITIVE_INTERNAL_SRAM_USAGE_0_REG
600c_101c equ SENSITIVE_INTERNAL_SRAM_USAGE_1                           | SENSITIVE_INTERNAL_SRAM_USAGE_1_REG
600c_1020 equ SENSITIVE_INTERNAL_SRAM_USAGE_3                           | SENSITIVE_INTERNAL_SRAM_USAGE_3_REG
600c_1024 equ SENSITIVE_INTERNAL_SRAM_USAGE_4                           | SENSITIVE_INTERNAL_SRAM_USAGE_4_REG
600c_1028 equ SENSITIVE_CACHE_TAG_ACCESS_0                              | SENSITIVE_CACHE_TAG_ACCESS_0_REG
600c_102c equ SENSITIVE_CACHE_TAG_ACCESS_1                              | SENSITIVE_CACHE_TAG_ACCESS_1_REG
600c_1030 equ SENSITIVE_CACHE_MMU_ACCESS_0                              | SENSITIVE_CACHE_MMU_ACCESS_0_REG
600c_1034 equ SENSITIVE_CACHE_MMU_ACCESS_1                              | SENSITIVE_CACHE_MMU_ACCESS_1_REG
600c_1038 equ SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0                | SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG
600c_103c equ SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1                | SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG
600c_1004 equ SENSITIVE_ROM_TABLE                                       | SENSITIVE_ROM_TABLE_REG
600c_1040 equ SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0               | SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG
600c_1044 equ SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1               | SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG
600c_1048 equ SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0                | SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG
600c_104c equ SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1                | SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG
600c_1050 equ SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0                 | SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0_REG
600c_1054 equ SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1                 | SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1_REG
600c_1058 equ SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0              | SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_REG
600c_105c equ SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1              | SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_REG
600c_1060 equ SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0                  | SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0_REG
600c_1064 equ SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1                  | SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1_REG
600c_1068 equ SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0                 | SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG
600c_106c equ SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1                 | SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG
600c_1070 equ SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0                 | SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG
600c_1074 equ SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1                 | SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG
600c_1078 equ SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0             | SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG
600c_107c equ SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1             | SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG
600c_1008 equ SENSITIVE_PRIVILEGE_MODE_SEL_LOCK                         | SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_REG
600c_1080 equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_0                       | SENSITIVE_DMA_APBPERI_PMS_MONITOR_0_REG
600c_1084 equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_1                       | SENSITIVE_DMA_APBPERI_PMS_MONITOR_1_REG
600c_1088 equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_2                       | SENSITIVE_DMA_APBPERI_PMS_MONITOR_2_REG
600c_108c equ SENSITIVE_DMA_APBPERI_PMS_MONITOR_3                       | SENSITIVE_DMA_APBPERI_PMS_MONITOR_3_REG
600c_1090 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0   | SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_REG
600c_1094 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1   | SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_REG
600c_1098 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2   | SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_REG
600c_109c equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3   | SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_REG
600c_10a0 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4   | SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_REG
600c_10a4 equ SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5   | SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_REG
600c_10a8 equ SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0                    | SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG
600c_10ac equ SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1                    | SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG
600c_10b0 equ SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2                    | SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG
600c_10b4 equ SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0                      | SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0_REG
600c_10b8 equ SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1                      | SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1_REG
600c_10bc equ SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2                      | SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2_REG
600c_100c equ SENSITIVE_PRIVILEGE_MODE_SEL                              | SENSITIVE_PRIVILEGE_MODE_SEL_REG
600c_10c0 equ SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0                    | SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG
600c_10c4 equ SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1                    | SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG
600c_10c8 equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0                      | SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0_REG
600c_10cc equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1                      | SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1_REG
600c_10d0 equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2                      | SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2_REG
600c_10d4 equ SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3                      | SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3_REG
600c_10d8 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0_REG
600c_10dc equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1_REG
600c_10e0 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2_REG
600c_10e4 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG
600c_10e8 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4_REG
600c_10ec equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5_REG
600c_10f0 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6_REG
600c_10f4 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7_REG
600c_10f8 equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8_REG
600c_10fc equ SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9                      | SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9_REG
600c_1ffc equ SENSITIVE_DATE                                            | SENSITIVE_DATE_REG

( INTERRUPT_CORE0)
600c_2000 equ INTERRUPT_CORE0_MAC_INTR_MAP                                   | mac intr map register
600c_2010 equ INTERRUPT_CORE0_BT_MAC_INT_MAP                                 | bt intr map register
600c_2100 equ INTERRUPT_CORE0_CLOCK_GATE                                     | mac intr map register
600c_2104 equ INTERRUPT_CORE0_CPU_INT_ENABLE                                 | mac intr map register
600c_2108 equ INTERRUPT_CORE0_CPU_INT_TYPE                                   | mac intr map register
600c_210c equ INTERRUPT_CORE0_CPU_INT_CLEAR                                  | mac intr map register
600c_2110 equ INTERRUPT_CORE0_CPU_INT_EIP_STATUS                             | mac intr map register
600c_2114 equ INTERRUPT_CORE0_CPU_INT_PRI_0                                  | mac intr map register
600c_2118 equ INTERRUPT_CORE0_CPU_INT_PRI_1                                  | mac intr map register
600c_211c equ INTERRUPT_CORE0_CPU_INT_PRI_2                                  | mac intr map register
600c_2120 equ INTERRUPT_CORE0_CPU_INT_PRI_3                                  | mac intr map register
600c_2124 equ INTERRUPT_CORE0_CPU_INT_PRI_4                                  | mac intr map register
600c_2128 equ INTERRUPT_CORE0_CPU_INT_PRI_5                                  | mac intr map register
600c_212c equ INTERRUPT_CORE0_CPU_INT_PRI_6                                  | mac intr map register
600c_2130 equ INTERRUPT_CORE0_CPU_INT_PRI_7                                  | mac intr map register
600c_2134 equ INTERRUPT_CORE0_CPU_INT_PRI_8                                  | mac intr map register
600c_2138 equ INTERRUPT_CORE0_CPU_INT_PRI_9                                  | mac intr map register
600c_213c equ INTERRUPT_CORE0_CPU_INT_PRI_10                                 | mac intr map register
600c_2014 equ INTERRUPT_CORE0_BT_BB_INT_MAP                                  | bb_bt intr map register
600c_2140 equ INTERRUPT_CORE0_CPU_INT_PRI_11                                 | mac intr map register
600c_2144 equ INTERRUPT_CORE0_CPU_INT_PRI_12                                 | mac intr map register
600c_2148 equ INTERRUPT_CORE0_CPU_INT_PRI_13                                 | mac intr map register
600c_214c equ INTERRUPT_CORE0_CPU_INT_PRI_14                                 | mac intr map register
600c_2150 equ INTERRUPT_CORE0_CPU_INT_PRI_15                                 | mac intr map register
600c_2154 equ INTERRUPT_CORE0_CPU_INT_PRI_16                                 | mac intr map register
600c_2158 equ INTERRUPT_CORE0_CPU_INT_PRI_17                                 | mac intr map register
600c_215c equ INTERRUPT_CORE0_CPU_INT_PRI_18                                 | mac intr map register
600c_2160 equ INTERRUPT_CORE0_CPU_INT_PRI_19                                 | mac intr map register
600c_2164 equ INTERRUPT_CORE0_CPU_INT_PRI_20                                 | mac intr map register
600c_2168 equ INTERRUPT_CORE0_CPU_INT_PRI_21                                 | mac intr map register
600c_216c equ INTERRUPT_CORE0_CPU_INT_PRI_22                                 | mac intr map register
600c_2170 equ INTERRUPT_CORE0_CPU_INT_PRI_23                                 | mac intr map register
600c_2174 equ INTERRUPT_CORE0_CPU_INT_PRI_24                                 | mac intr map register
600c_2178 equ INTERRUPT_CORE0_CPU_INT_PRI_25                                 | mac intr map register
600c_217c equ INTERRUPT_CORE0_CPU_INT_PRI_26                                 | mac intr map register
600c_2018 equ INTERRUPT_CORE0_BT_BB_NMI_MAP                                  | bb_bt_nmi intr map register
600c_2180 equ INTERRUPT_CORE0_CPU_INT_PRI_27                                 | mac intr map register
600c_2184 equ INTERRUPT_CORE0_CPU_INT_PRI_28                                 | mac intr map register
600c_2188 equ INTERRUPT_CORE0_CPU_INT_PRI_29                                 | mac intr map register
600c_218c equ INTERRUPT_CORE0_CPU_INT_PRI_30                                 | mac intr map register
600c_2190 equ INTERRUPT_CORE0_CPU_INT_PRI_31                                 | mac intr map register
600c_2194 equ INTERRUPT_CORE0_CPU_INT_THRESH                                 | mac intr map register
600c_201c equ INTERRUPT_CORE0_RWBT_IRQ_MAP                                   | rwbt intr map register
600c_2020 equ INTERRUPT_CORE0_RWBLE_IRQ_MAP                                  | rwble intr map register
600c_2024 equ INTERRUPT_CORE0_RWBT_NMI_MAP                                   | rwbt_nmi intr map register
600c_2028 equ INTERRUPT_CORE0_RWBLE_NMI_MAP                                  | rwble_nmi intr map register
600c_202c equ INTERRUPT_CORE0_I2C_MST_INT_MAP                                | i2c intr map register
600c_2030 equ INTERRUPT_CORE0_SLC0_INTR_MAP                                  | slc0 intr map register
600c_2034 equ INTERRUPT_CORE0_SLC1_INTR_MAP                                  | slc1 intr map register
600c_2038 equ INTERRUPT_CORE0_APB_CTRL_INTR_MAP                              | apb_ctrl intr map register
600c_203c equ INTERRUPT_CORE0_UHCI0_INTR_MAP                                 | uchi0 intr map register
600c_2004 equ INTERRUPT_CORE0_MAC_NMI_MAP                                    | mac nmi_intr map register
600c_2040 equ INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP                         | gpio intr map register
600c_2044 equ INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP                     | gpio_pro intr map register
600c_2048 equ INTERRUPT_CORE0_SPI_INTR_1_MAP                                 | gpio_pro_nmi intr map register
600c_204c equ INTERRUPT_CORE0_SPI_INTR_2_MAP                                 | spi1 intr map register
600c_2050 equ INTERRUPT_CORE0_I2S1_INT_MAP                                   | spi2 intr map register
600c_2054 equ INTERRUPT_CORE0_UART_INTR_MAP                                  | i2s1 intr map register
600c_2058 equ INTERRUPT_CORE0_UART1_INTR_MAP                                 | uart1 intr map register
600c_205c equ INTERRUPT_CORE0_LEDC_INT_MAP                                   | ledc intr map register
600c_2060 equ INTERRUPT_CORE0_EFUSE_INT_MAP                                  | efuse intr map register
600c_2064 equ INTERRUPT_CORE0_CAN_INT_MAP                                    | can intr map register
600c_2068 equ INTERRUPT_CORE0_USB_INTR_MAP                                   | usb intr map register
600c_206c equ INTERRUPT_CORE0_RTC_CORE_INTR_MAP                              | rtc intr map register
600c_2070 equ INTERRUPT_CORE0_RMT_INTR_MAP                                   | rmt intr map register
600c_2074 equ INTERRUPT_CORE0_I2C_EXT0_INTR_MAP                              | i2c intr map register
600c_2078 equ INTERRUPT_CORE0_TIMER_INT1_MAP                                 | timer1 intr map register
600c_207c equ INTERRUPT_CORE0_TIMER_INT2_MAP                                 | timer2 intr map register
600c_27fc equ INTERRUPT_CORE0_INTERRUPT_REG_DATE                             | mac intr map register
600c_2008 equ INTERRUPT_CORE0_PWR_INTR_MAP                                   | pwr intr map register
600c_2080 equ INTERRUPT_CORE0_TG_T0_INT_MAP                                  | tg to intr map register
600c_2084 equ INTERRUPT_CORE0_TG_WDT_INT_MAP                                 | tg wdt intr map register
600c_2088 equ INTERRUPT_CORE0_TG1_T0_INT_MAP                                 | tg1 to intr map register
600c_208c equ INTERRUPT_CORE0_TG1_WDT_INT_MAP                                | tg1 wdt intr map register
600c_2090 equ INTERRUPT_CORE0_CACHE_IA_INT_MAP                               | cache ia intr map register
600c_2094 equ INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP                       | systimer intr map register
600c_2098 equ INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP                       | systimer target1 intr map register
600c_209c equ INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP                       | systimer target2 intr map register
600c_20a0 equ INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP                        | spi mem reject intr map register
600c_20a4 equ INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP                         | icache perload intr map register
600c_20a8 equ INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP                            | icache sync intr map register
600c_20ac equ INTERRUPT_CORE0_APB_ADC_INT_MAP                                | adc intr map register
600c_20b0 equ INTERRUPT_CORE0_DMA_CH0_INT_MAP                                | dma ch0 intr map register
600c_20b4 equ INTERRUPT_CORE0_DMA_CH1_INT_MAP                                | dma ch1 intr map register
600c_20b8 equ INTERRUPT_CORE0_DMA_CH2_INT_MAP                                | dma ch2 intr map register
600c_20bc equ INTERRUPT_CORE0_RSA_INT_MAP                                    | rsa intr map register
600c_200c equ INTERRUPT_CORE0_BB_INT_MAP                                     | bb intr map register
600c_20c0 equ INTERRUPT_CORE0_AES_INT_MAP                                    | aes intr map register
600c_20c4 equ INTERRUPT_CORE0_SHA_INT_MAP                                    | sha intr map register
600c_20c8 equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP                        | cpu from cpu 0 intr map register
600c_20cc equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP                        | cpu from cpu 0 intr map register
600c_20d0 equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP                        | cpu from cpu 1 intr map register
600c_20d4 equ INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP                        | cpu from cpu 3 intr map register
600c_20d8 equ INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP                          | assist debug intr map register
600c_20dc equ INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP       | dma pms violatile intr map register
600c_20e0 equ INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | iram0 pms violatile intr map register
600c_20e4 equ INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP      | mac intr map register
600c_20e8 equ INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP        | mac intr map register
600c_20ec equ INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP   | mac intr map register
600c_20f0 equ INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP                    | mac intr map register
600c_20f4 equ INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP                        | mac intr map register
600c_20f8 equ INTERRUPT_CORE0_INTR_STATUS_REG_0                              | mac intr map register
600c_20fc equ INTERRUPT_CORE0_INTR_STATUS_REG_1                              | mac intr map register

( EXTMEM)
600c_4000 equ EXTMEM_ICACHE_CTRL                            | This description will be updated in the near future.
600c_4010 equ EXTMEM_ICACHE_PRELOCK_SCT0_ADDR               | This description will be updated in the near future.
600c_4100 equ EXTMEM_CLOCK_GATE                             | This description will be updated in the near future.
600c_4014 equ EXTMEM_ICACHE_PRELOCK_SCT1_ADDR               | This description will be updated in the near future.
600c_4018 equ EXTMEM_ICACHE_PRELOCK_SCT_SIZE                | This description will be updated in the near future.
600c_401c equ EXTMEM_ICACHE_LOCK_CTRL                       | This description will be updated in the near future.
600c_4020 equ EXTMEM_ICACHE_LOCK_ADDR                       | This description will be updated in the near future.
600c_4024 equ EXTMEM_ICACHE_LOCK_SIZE                       | This description will be updated in the near future.
600c_4028 equ EXTMEM_ICACHE_SYNC_CTRL                       | This description will be updated in the near future.
600c_402c equ EXTMEM_ICACHE_SYNC_ADDR                       | This description will be updated in the near future.
600c_4030 equ EXTMEM_ICACHE_SYNC_SIZE                       | This description will be updated in the near future.
600c_4034 equ EXTMEM_ICACHE_PRELOAD_CTRL                    | This description will be updated in the near future.
600c_4038 equ EXTMEM_ICACHE_PRELOAD_ADDR                    | This description will be updated in the near future.
600c_403c equ EXTMEM_ICACHE_PRELOAD_SIZE                    | This description will be updated in the near future.
600c_43fc equ EXTMEM_REG_DATE                               | This description will be updated in the near future.
600c_4004 equ EXTMEM_ICACHE_CTRL1                           | This description will be updated in the near future.
600c_4040 equ EXTMEM_ICACHE_AUTOLOAD_CTRL                   | This description will be updated in the near future.
600c_4044 equ EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR              | This description will be updated in the near future.
600c_4048 equ EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE              | This description will be updated in the near future.
600c_404c equ EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR              | This description will be updated in the near future.
600c_4050 equ EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE              | This description will be updated in the near future.
600c_4054 equ EXTMEM_IBUS_TO_FLASH_START_VADDR              | This description will be updated in the near future.
600c_4058 equ EXTMEM_IBUS_TO_FLASH_END_VADDR                | This description will be updated in the near future.
600c_405c equ EXTMEM_DBUS_TO_FLASH_START_VADDR              | This description will be updated in the near future.
600c_4060 equ EXTMEM_DBUS_TO_FLASH_END_VADDR                | This description will be updated in the near future.
600c_4064 equ EXTMEM_CACHE_ACS_CNT_CLR                      | This description will be updated in the near future.
600c_4068 equ EXTMEM_IBUS_ACS_MISS_CNT                      | This description will be updated in the near future.
600c_406c equ EXTMEM_IBUS_ACS_CNT                           | This description will be updated in the near future.
600c_4070 equ EXTMEM_DBUS_ACS_FLASH_MISS_CNT                | This description will be updated in the near future.
600c_4074 equ EXTMEM_DBUS_ACS_CNT                           | This description will be updated in the near future.
600c_4078 equ EXTMEM_CACHE_ILG_INT_ENA                      | This description will be updated in the near future.
600c_407c equ EXTMEM_CACHE_ILG_INT_CLR                      | This description will be updated in the near future.
600c_4008 equ EXTMEM_ICACHE_TAG_POWER_CTRL                  | This description will be updated in the near future.
600c_4080 equ EXTMEM_CACHE_ILG_INT_ST                       | This description will be updated in the near future.
600c_4084 equ EXTMEM_CORE0_ACS_CACHE_INT_ENA                | This description will be updated in the near future.
600c_4088 equ EXTMEM_CORE0_ACS_CACHE_INT_CLR                | This description will be updated in the near future.
600c_408c equ EXTMEM_CORE0_ACS_CACHE_INT_ST                 | This description will be updated in the near future.
600c_4090 equ EXTMEM_CORE0_DBUS_REJECT_ST                   | This description will be updated in the near future.
600c_4094 equ EXTMEM_CORE0_DBUS_REJECT_VADDR                | This description will be updated in the near future.
600c_4098 equ EXTMEM_CORE0_IBUS_REJECT_ST                   | This description will be updated in the near future.
600c_409c equ EXTMEM_CORE0_IBUS_REJECT_VADDR                | This description will be updated in the near future.
600c_40a0 equ EXTMEM_CACHE_MMU_FAULT_CONTENT                | This description will be updated in the near future.
600c_40a4 equ EXTMEM_CACHE_MMU_FAULT_VADDR                  | This description will be updated in the near future.
600c_40a8 equ EXTMEM_CACHE_WRAP_AROUND_CTRL                 | This description will be updated in the near future.
600c_40ac equ EXTMEM_CACHE_MMU_POWER_CTRL                   | This description will be updated in the near future.
600c_40b0 equ EXTMEM_CACHE_STATE                            | This description will be updated in the near future.
600c_40b4 equ EXTMEM_CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE   | This description will be updated in the near future.
600c_40b8 equ EXTMEM_CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON     | This description will be updated in the near future.
600c_40bc equ EXTMEM_CACHE_PRELOAD_INT_CTRL                 | This description will be updated in the near future.
600c_400c equ EXTMEM_ICACHE_PRELOCK_CTRL                    | This description will be updated in the near future.
600c_40c0 equ EXTMEM_CACHE_SYNC_INT_CTRL                    | This description will be updated in the near future.
600c_40c4 equ EXTMEM_CACHE_MMU_OWNER                        | This description will be updated in the near future.
600c_40c8 equ EXTMEM_CACHE_CONF_MISC                        | This description will be updated in the near future.
600c_40cc equ EXTMEM_ICACHE_FREEZE                          | This description will be updated in the near future.
600c_40d0 equ EXTMEM_ICACHE_ATOMIC_OPERATE_ENA              | This description will be updated in the near future.
600c_40d4 equ EXTMEM_CACHE_REQUEST                          | This description will be updated in the near future.
600c_40d8 equ EXTMEM_IBUS_PMS_TBL_LOCK                      | This description will be updated in the near future.
600c_40dc equ EXTMEM_IBUS_PMS_TBL_BOUNDARY0                 | This description will be updated in the near future.
600c_40e0 equ EXTMEM_IBUS_PMS_TBL_BOUNDARY1                 | This description will be updated in the near future.
600c_40e4 equ EXTMEM_IBUS_PMS_TBL_BOUNDARY2                 | This description will be updated in the near future.
600c_40e8 equ EXTMEM_IBUS_PMS_TBL_ATTR                      | This description will be updated in the near future.
600c_40ec equ EXTMEM_DBUS_PMS_TBL_LOCK                      | This description will be updated in the near future.
600c_40f0 equ EXTMEM_DBUS_PMS_TBL_BOUNDARY0                 | This description will be updated in the near future.
600c_40f4 equ EXTMEM_DBUS_PMS_TBL_BOUNDARY1                 | This description will be updated in the near future.
600c_40f8 equ EXTMEM_DBUS_PMS_TBL_BOUNDARY2                 | This description will be updated in the near future.
600c_40fc equ EXTMEM_DBUS_PMS_TBL_ATTR                      | This description will be updated in the near future.

( XTS_AES)
600c_c000 equ XTS_AES_PLAIN_MEM[%s]      | The memory that stores plaintext
600c_c040 equ XTS_AES_LINESIZE           | XTS-AES line-size register
600c_c044 equ XTS_AES_DESTINATION        | XTS-AES destination register
600c_c048 equ XTS_AES_PHYSICAL_ADDRESS   | XTS-AES physical address register
600c_c04c equ XTS_AES_TRIGGER            | XTS-AES trigger register
600c_c050 equ XTS_AES_RELEASE            | XTS-AES release register
600c_c054 equ XTS_AES_DESTROY            | XTS-AES destroy register
600c_c058 equ XTS_AES_STATE              | XTS-AES status register
600c_c05c equ XTS_AES_DATE               | XTS-AES version control register

( ASSIST_DEBUG)
600c_e000 equ ASSIST_DEBUG_C0RE_0_MONTR_ENA                         | ASSIST_DEBUG_C0RE_0_MONTR_ENA_REG
600c_e010 equ ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN                  | ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG
600c_e014 equ ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX                  | ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG
600c_e018 equ ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN                  | ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG
600c_e01c equ ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX                  | ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG
600c_e1fc equ ASSIST_DEBUG_DATE                                     | ASSIST_DEBUG_DATE_REG
600c_e020 equ ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN                    | ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG
600c_e024 equ ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX                    | ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG
600c_e028 equ ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN                    | ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG
600c_e02c equ ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX                    | ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG
600c_e030 equ ASSIST_DEBUG_CORE_0_AREA_PC                           | ASSIST_DEBUG_CORE_0_AREA_PC_REG
600c_e034 equ ASSIST_DEBUG_CORE_0_AREA_SP                           | ASSIST_DEBUG_CORE_0_AREA_SP_REG
600c_e038 equ ASSIST_DEBUG_CORE_0_SP_MIN                            | ASSIST_DEBUG_CORE_0_SP_MIN_REG
600c_e03c equ ASSIST_DEBUG_CORE_0_SP_MAX                            | ASSIST_DEBUG_CORE_0_SP_MAX_REG
600c_e004 equ ASSIST_DEBUG_CORE_0_INTR_RAW                          | ASSIST_DEBUG_CORE_0_INTR_RAW_REG
600c_e040 equ ASSIST_DEBUG_CORE_0_SP_PC                             | ASSIST_DEBUG_CORE_0_SP_PC_REG
600c_e044 equ ASSIST_DEBUG_CORE_0_RCD_EN                            | ASSIST_DEBUG_CORE_0_RCD_EN_REG
600c_e048 equ ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC                      | ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG
600c_e04c equ ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP                      | ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG
600c_e050 equ ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_0         | ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG
600c_e054 equ ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1         | ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG
600c_e058 equ ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0         | ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG
600c_e05c equ ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1         | ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG
600c_e060 equ ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_2         | ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG
600c_e064 equ ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3         | ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG
600c_e068 equ ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0   | ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG
600c_e06c equ ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1   | ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG
600c_e070 equ ASSIST_DEBUG_LOG_SETTING                              | ASSIST_DEBUG_LOG_SETTING
600c_e074 equ ASSIST_DEBUG_LOG_DATA_0                               | ASSIST_DEBUG_LOG_DATA_0_REG
600c_e078 equ ASSIST_DEBUG_LOG_DATA_MASK                            | ASSIST_DEBUG_LOG_DATA_MASK_REG
600c_e07c equ ASSIST_DEBUG_LOG_MIN                                  | ASSIST_DEBUG_LOG_MIN_REG
600c_e008 equ ASSIST_DEBUG_CORE_0_INTR_ENA                          | ASSIST_DEBUG_CORE_0_INTR_ENA_REG
600c_e080 equ ASSIST_DEBUG_LOG_MAX                                  | ASSIST_DEBUG_LOG_MAX_REG
600c_e084 equ ASSIST_DEBUG_LOG_MEM_START                            | ASSIST_DEBUG_LOG_MEM_START_REG
600c_e088 equ ASSIST_DEBUG_LOG_MEM_END                              | ASSIST_DEBUG_LOG_MEM_END_REG
600c_e08c equ ASSIST_DEBUG_LOG_MEM_WRITING_ADDR                     | ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_REG
600c_e090 equ ASSIST_DEBUG_LOG_MEM_FULL_FLAG                        | ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG
600c_e094 equ ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION           | ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION
600c_e098 equ ASSIST_DEBUG_C0RE_0_DEBUG_MODE                        | ASSIST_DEBUG_C0RE_0_DEBUG_MODE
600c_e00c equ ASSIST_DEBUG_CORE_0_INTR_CLR                          | ASSIST_DEBUG_CORE_0_INTR_CLR_REG
