INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Documents/GitHub/Lab-04-SOP-POS-and-KMaps/maxterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxterm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Documents/GitHub/Lab-04-SOP-POS-and-KMaps/minterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minterm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Documents/GitHub/Lab-04-SOP-POS-and-KMaps/naive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module naive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Documents/GitHub/Lab-04-SOP-POS-and-KMaps/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Documents/GitHub/Lab-04-SOP-POS-and-KMaps/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
