"C:/Users/free/Desktop/UNI/term6/CAD/HW4/design/src/Q3.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW4/design/src/Q4.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW4/design/src/Q1.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW4/design/src/TestBench/mealymachine_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW4/design/src/TestBench/mooremachine_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW4/design/src/TestBench/binary_to_unary_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW4/design/src/TestBench/zeroblockfinder_TB.vhd" VHDL design 1 0 0 -02
. . 0 0 0