# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap PolarFire C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:20 on Feb 21,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Communication_TX_Arbiter2
# -- Compiling architecture rtl of Communication_TX_Arbiter2
# End time: 14:29:21 on Feb 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:21 on Feb 21,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table
# End time: 14:29:23 on Feb 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:23 on Feb 21,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table_trigger
# End time: 14:29:25 on Feb 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:26 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_corefifo_fwft
# End time: 14:29:28 on Feb 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:28 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_corefifo_sync_scntr
# End time: 14:29:30 on Feb 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:30 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_corefifo_sync
# End time: 14:29:31 on Feb 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:31 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync
# End time: 14:29:32 on Feb 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:33 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv
# End time: 14:29:34 on Feb 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:34 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_corefifo_async
# End time: 14:29:35 on Feb 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:35 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_LSRAM_top
# End time: 14:29:35 on Feb 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:29:36 on Feb 21,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C10_COREFIFO_C10_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C10_COREFIFO_C10_0_ram_wrapper
# End time: 14:29:37 on Feb 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
