# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../code/hidden_layer.v" \
"../../../../../code/input_layer.v" \
"../../../../../code/neural_network.v" \
"../../../../../code/neuron.v" \
"../../../../../code/output_layer.v" \
"../../../../../code/predictor.v" \

sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../testbench/accuracy_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
