// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_rising_edge_detector.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_rising_edge_detector
// Source Path: HDLTx/full_tx/payload_full/next_frame_to_ready/rising_edge_detector
// Hierarchy Level: 3
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_rising_edge_detector
          (clk,
           reset_x,
           enb_1_8_0,
           In,
           Out);


  input   clk;
  input   reset_x;
  input   enb_1_8_0;
  input   In;
  output  Out;


  reg  Delay2_out1;
  wire Logical_Operator2_out1;
  wire Logical_Operator1_out1;


  always @(posedge clk)
    begin : Delay2_process
      if (reset_x == 1'b1) begin
        Delay2_out1 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay2_out1 <= In;
        end
      end
    end



  assign Logical_Operator2_out1 =  ~ Delay2_out1;



  assign Logical_Operator1_out1 = In & Logical_Operator2_out1;



  assign Out = Logical_Operator1_out1;

endmodule  // tx_125_src_rising_edge_detector

