INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2024.2.294
INFO     : Compiled: Nov 14 2024.
INFO     : 
INFO     : Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

INFO     : Reading project database "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/verilog_learnings.xml"
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(186): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(205): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(231): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(278): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(284): compiling module 'EFX_OSC_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(293): compiling module 'EFX_FPLL_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(346): compiling module 'EFX_JTAG_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(355): compiling module 'EFX_JTAG_CTRL' [VERI-1018]
INFO     : Reading project database "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/verilog_learnings.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "/home/trinity/Downloads/efinity/2024.2/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/full_adder.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v' [VERI-1482]
INFO     : Analysis took 0.0123793 seconds.
INFO     : 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 120.236 MB, end = 121.26 MB, delta = 1.024 MB
INFO     : Analysis resident set memory usage: begin = 73.98 MB, end = 74.856 MB, delta = 0.876 MB
INFO     : 	Analysis peak resident set memory usage = 86.296 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(23): port 'uart_config_data' remains unconnected for this instance [VERI-1927]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(49): port 'uart_config_data' remains unconnected for this instance [VERI-1927]
INFO     : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(1): compiling module 'adder' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(54): compiling module 'uart_rx' [VERI-1018]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(138): expression size 4 truncated to fit in target size 3 [VERI-1209]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(171): expression size 9 truncated to fit in target size 8 [VERI-1209]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(74): net 'r_Rx_Byte[8]' does not have a driver [VDB-1002]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(36): expression size 4 truncated to fit in target size 1 [VERI-1209]
INFO     : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(175): compiling module 'uart_tx' [VERI-1018]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(255): expression size 4 truncated to fit in target size 3 [VERI-1209]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(17): input port 'uart_config_data[31]' remains unconnected for this instance [VDB-1053]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v(44): input port 'uart_config_data[31]' remains unconnected for this instance [VDB-1053]
INFO     : Elaboration took 0.00731514 seconds.
INFO     : 	Elaboration took 0.01 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 121.26 MB, end = 122.284 MB, delta = 1.024 MB
INFO     : Elaboration resident set memory usage: begin = 74.856 MB, end = 76.832 MB, delta = 1.976 MB
INFO     : 	Elaboration peak resident set memory usage = 86.296 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.00887207 seconds.
INFO     : 	Reading Mapping Library took 0.01 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 122.284 MB, end = 123.308 MB, delta = 1.024 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 77.66 MB, end = 77.66 MB, delta = 0 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 86.296 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17) [EFX-0201]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0201]
INFO     : ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Mapping design "adder"
INFO     : ... Hierarchical pre-synthesis "uart_rx" begin
INFO     : ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Hierarchical pre-synthesis "uart_tx" begin
INFO     : ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Hierarchical pre-synthesis "adder" begin
INFO     : ... Clock Enable Synthesis Performed on 52 flops.
INFO     : ... Hierarchical pre-synthesis "adder" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86296KB)
INFO     : ... Sequential Optimization begin
INFO     : ... Clock Network 'clk' with 111 loads will be considered for sequential optimization.
INFO     : ... Sequential Optimization deduced 5 equivalent points.
INFO     : ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 91364KB)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 92172KB)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 236, ed: 768, lv: 5, pw: 329.48
INFO     : ... LUT mapping end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 124256KB)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 124388KB)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Clock Network 'clk~clk' with 110 loads will be considered for retiming optimization.
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 7s CPU sys time : 0s MEM : 124960KB)
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.00114318 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 223.848 MB, end = 223.848 MB, delta = 0 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 125.576 MB, end = 125.576 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 125.576 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : ... Post-Map Verilog Writer begin
INFO     : Writing netlist 'adder' to Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.map.v' [VDB-1030]
INFO     : ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 125832KB)
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_LUT4        : 	237
INFO     : EFX_FF          : 	110
INFO     : EFX_GBUFCE      : 	1
INFO     : =============================== 
INFO     : The entire flow of EFX_MAP took 8.00669 seconds.
INFO     : 	The entire flow of EFX_MAP took 7.3 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_MAP virtual memory usage: begin = 84.076 MB, end = 223.848 MB, delta = 139.772 MB
INFO     : The entire flow of EFX_MAP resident set memory usage: begin = 27.432 MB, end = 125.832 MB, delta = 98.4 MB
INFO     : 	The entire flow of EFX_MAP peak resident set memory usage = 125.832 MB
