FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 52;
0"NC";
1"A7_7511_D9";
2"A7_7511_D10";
3"A7_7511_D11";
4"A7_7511_D12";
5"A7_7511_D13";
6"A7_7511_CLK";
7"A7_7511_D14";
8"A7_7511_DE";
9"A7_7511_HSYNC";
10"A7_FPGA_7511_INT";
11"A7_FPGA_7511_SCL";
12"A7_FPGA_7511_SDA";
13"A7_FPGA_7511_PD";
14"A7_7511_SPDIF";
15"A7_7511_SPDIF_OUT";
16"A7_7511_VSYNC";
17"A7_7511_D0";
18"A7_7511_D1";
19"A7_7511_D2";
20"A7_7511_D3";
21"A7_7511_D4";
22"A7_7511_D5";
23"A7_7511_D6";
24"A7_7511_D7";
25"A7_7511_D8";
26"A7_7511_D15";
27"A7_7511_D16";
28"A7_7511_D17";
29"A7_7511_D18";
30"A7_7511_D19";
31"A7_7511_D20";
32"A7_7511_D21";
33"A7_7511_D22";
34"A7_7511_D23";
35"A7_7511_D24";
36"A7_7511_D25";
37"A7_7511_D26";
38"A7_7511_D27";
39"A7_7511_D28";
40"A7_7511_D29";
41"A7_7511_D30";
42"A7_7511_D31";
43"A7_7511_D32";
44"A7_7511_D33";
45"A7_7511_D34";
46"A7_7511_D35";
47"A7_FPGA_7511_CEC_CLK";
%"XC7A200TFFG1156"
"2","(-5650,4250)","0","ic","I2";
;
CDS_LMAN_SYM_OUTLINE"-125,1250,825,-100"
CDS_LIB"ic"
VALUE"XC7A200TFFG1156";
"AL24"0;
"AP26"0;
"AP25"0;
"AM25"47;
"AL25"46;
"AN27"45;
"AM27"44;
"AN26"43;
"AM26"42;
"AK26"41;
"AJ26"40;
"AK25"39;
"AJ25"38;
"AL27"37;
"AK27"36;
"AP28"35;
"AN28"34;
"AN29"33;
"AM29"32;
"AP30"31;
"AP29"30;
"AK28"29;
"AJ28"28;
"AL29"27;
"AL28"26;
"AM30"7;
"AL30"6;
"AK30"5;
"AJ29"4;
"AP31"3;
"AN31"2;
"AK31"1;
"AJ30"25;
"AN32"24;
"AM31"23;
"AK32"22;
"AJ31"21;
"AM32"20;
"AL32"19;
"AP33"18;
"AN33"17;
"AL33"16;
"AK33"15;
"AP34"14;
"AN34"13;
"AJ34"12;
"AJ33"11;
"AM34"10;
"AL34"9;
"AJ24"8;
END.
