<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='eus100lx.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: eus100lx
    <br/>
    Created: Jan 23, 2006
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     EUS 100LX is an "open" system board conforming to the PC104 format (90,2mm x 95,9mm) designed for industrial control and data acquisition applications. It is equipped with CPU, gate array and support electronics and comes with Linux operating system version 2.4 or 2.6, driver for communication with FPGA and peripheral devices, Allegro graphics library. Example FPGA cores are available in source form, as well as full board documentation - schematics, layout (available at
     
      http://www.dspfpga.com/?page=eus_100lx).
     
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - ETRAX 100LX / MCM4+16 CPU
     <br/>
     - 32 MB SDRAM, 8 - 64 MB Flash
     <br/>
     - FPGA Spartan 3-XC3S400 - 1500, connected directly on CPU bus
     <br/>
     - support for partial reconfiguration without readback
     <br/>
     - dedicated independent SDRAM for FPGA - 16MB
     <br/>
     - power management, watchdog, temperature and voltage sensors implemented in MSP430 microcontroller
     <br/>
     - 10/100Mb Ethernet port
     <br/>
     - 2 x USB 1.1 port
     <br/>
     - 1 x RS232 port for ETRAX and MSP (may be extended upto 4 ports)
     <br/>
     - JTAG interface for FPGA (Parallel Cable IV connector) and MSP
     <br/>
     - character LCD display supported including programmable backlight and contrast control
     <br/>
     - TFT LCD supported via linear framebuffer core, VGA support planned
     <br/>
     - 14 LVDS pairs or 28 LVTTL IOs
     <br/>
     - 90 separate input/output signals from FPGA, 5V tolerant
     <br/>
     - 94 general IO from ETRAX, MSP and FPGA
     <br/>
     - single power suplly voltage: 5V @ 600mA (depends on configuration and USB device consumption)
     <br/>
     - port of Allegro graphics library
     <br/>
     - boot over ethernet
     <br/>
     - FPGA initialization and communication tools
     <br/>
     - OS Linux, ftp, web, telnet
     <br/>
     - all source code licensed under GPL or OHGPL
     <br/>
     - royalty free application development software
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Schematic: done
     <br/>
     - PCB Layout: done
     <br/>
     - PCB Assembly &amp; Testing: done
     <br/>
     - Linux 2.4: done
     <br/>
     - MCU Software: done
     <br/>
     - FPGA Boot &amp; Communication utility: done
     <br/>
     - FPGA Codes adn Examples: starting - available soon
    </p>
   </div>
   <div id="d_Block Diagram">
    <h2>
     
     
     Block Diagram
    </h2>
    <p id="p_Block Diagram">
     http://opencores.org/project,eus100lx,EUS100LX_BD.gif
    </p>
   </div>
   <div id="d_Pictures">
    <h2>
     
     
     Pictures
    </h2>
    <p id="p_Pictures">
     http://opencores.org/project,eus100lx,180px-EUS_T_N.jpg (Top Side)
     <br/>
     
      http://opencores.org/project,eus100lx,180px-EUS_B_N.jpg
     
     (Bottom Side)
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
