
*** Running vivado
    with args -log ulp_topKQueryScores_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_topKQueryScores_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_topKQueryScores_1_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.691 ; gain = 24.016 ; free physical = 92709 ; free virtual = 116376
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_topKQueryScores_1_0
Command: synth_design -top ulp_topKQueryScores_1_0 -part xcu250-figd2104-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31410
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3428.516 ; gain = 355.762 ; free physical = 91779 ; free virtual = 115456
Synthesis current peak Physical Memory [PSS] (MB): peak = 2514.067; parent = 2383.234; children = 130.833
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4716.785; parent = 3435.453; children = 1281.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_topKQueryScores_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_topKQueryScores_1_0/synth/ulp_topKQueryScores_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores.v:10]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_query_scores_RAM_AUTO_1R1W' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_query_scores_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_query_scores_RAM_AUTO_1R1W' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_query_scores_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_16_1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/ip/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/ip/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/ip/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/ip/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_flow_control_loop_pipe_sequential_init' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_flow_control_loop_pipe_sequential_init' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_16_1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_control_s_axi' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_control_s_axi.v:233]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_control_s_axi' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_store' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_srl' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_srl' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_mem' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_mem' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized2' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_store' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_load' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_mem__parameterized0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_mem__parameterized0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized3' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_load' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_write' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized4' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized2' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized4' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_throttle' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized5' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized3' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized3' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized5' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized6' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized4' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_srl__parameterized4' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_fifo__parameterized6' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_throttle' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_write' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_read' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized2' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi_read' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_gmem_m_axi' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_sitodp_32ns_64_5_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/ip/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/ip/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_sitodp_32ns_64_5_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'topKQueryScores_mul_32ns_9ns_40_2_1' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_mul_32ns_9ns_40_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores_mul_32ns_9ns_40_2_1' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_mul_32ns_9ns_40_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'topKQueryScores' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ulp_topKQueryScores_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_topKQueryScores_1_0/synth/ulp_topKQueryScores_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/197e/hdl/verilog/topKQueryScores_control_s_axi.v:316]
WARNING: [Synth 8-7129] Port reset in module topKQueryScores_mul_32ns_9ns_40_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized144 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized144 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized144 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized144 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized144 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3620.426 ; gain = 547.672 ; free physical = 91051 ; free virtual = 114734
Synthesis current peak Physical Memory [PSS] (MB): peak = 2632.735; parent = 2502.294; children = 132.046
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4901.754; parent = 3620.422; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3638.234 ; gain = 565.480 ; free physical = 91013 ; free virtual = 114696
Synthesis current peak Physical Memory [PSS] (MB): peak = 2632.735; parent = 2502.294; children = 132.046
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4919.566; parent = 3638.234; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3638.234 ; gain = 565.480 ; free physical = 91006 ; free virtual = 114690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2632.735; parent = 2502.294; children = 132.046
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4919.566; parent = 3638.234; children = 1281.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3644.172 ; gain = 0.000 ; free physical = 91024 ; free virtual = 114709
INFO: [Netlist 29-17] Analyzing 931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_topKQueryScores_1_0/constraints/topKQueryScores_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_topKQueryScores_1_0/constraints/topKQueryScores_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_topKQueryScores_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_topKQueryScores_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3765.707 ; gain = 0.000 ; free physical = 93806 ; free virtual = 117471
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3765.707 ; gain = 0.000 ; free physical = 93736 ; free virtual = 117408
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3765.707 ; gain = 692.953 ; free physical = 97412 ; free virtual = 121086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2715.146; parent = 2578.824; children = 137.804
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5047.039; parent = 3765.707; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3765.707 ; gain = 692.953 ; free physical = 97440 ; free virtual = 121114
Synthesis current peak Physical Memory [PSS] (MB): peak = 2715.146; parent = 2578.824; children = 137.804
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5047.039; parent = 3765.707; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_topKQueryScores_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3765.707 ; gain = 692.953 ; free physical = 97395 ; free virtual = 121069
Synthesis current peak Physical Memory [PSS] (MB): peak = 2715.146; parent = 2578.824; children = 137.804
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5047.039; parent = 3765.707; children = 1281.332
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'topKQueryScores_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'topKQueryScores_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'topKQueryScores_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'topKQueryScores_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'topKQueryScores_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'topKQueryScores_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'topKQueryScores_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 3765.711 ; gain = 692.957 ; free physical = 95922 ; free virtual = 119601
Synthesis current peak Physical Memory [PSS] (MB): peak = 2715.146; parent = 2578.824; children = 137.804
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5047.039; parent = 3765.707; children = 1281.332
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dadd_64ns_64ns_64_8_full_dsp_1_U1/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dadd_64ns_64ns_64_8_full_dsp_1_U1/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dadd_64ns_64ns_64_8_full_dsp_1_U1/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dadd_64ns_64ns_64_8_full_dsp_1_U1/topKQueryScores_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dmul_64ns_64ns_64_8_max_dsp_1_U2/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dmul_64ns_64ns_64_8_max_dsp_1_U2/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dmul_64ns_64ns_64_8_max_dsp_1_U2/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dmul_64ns_64ns_64_8_max_dsp_1_U2/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dmul_64ns_64ns_64_8_max_dsp_1_U2/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154/dmul_64ns_64ns_64_8_max_dsp_1_U2/topKQueryScores_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized85) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized85) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized13) to 'topKQueryScores_sitodp_32ns_64_5_no_dsp_1:/topKQueryScores_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM ("inst/query_scores_U/ram_reg") is too shallow (depth = 238) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module topKQueryScores_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module topKQueryScores_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 3765.711 ; gain = 692.957 ; free physical = 96213 ; free virtual = 119954
Synthesis current peak Physical Memory [PSS] (MB): peak = 2715.146; parent = 2578.824; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5047.039; parent = 3765.707; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 3963.984 ; gain = 891.230 ; free physical = 89524 ; free virtual = 113221
Synthesis current peak Physical Memory [PSS] (MB): peak = 3019.290; parent = 2889.672; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5245.320; parent = 3963.988; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 4076.922 ; gain = 1004.168 ; free physical = 88459 ; free virtual = 112160
Synthesis current peak Physical Memory [PSS] (MB): peak = 3112.103; parent = 2984.708; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5358.258; parent = 4076.926; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 4100.945 ; gain = 1028.191 ; free physical = 87532 ; free virtual = 111239
Synthesis current peak Physical Memory [PSS] (MB): peak = 3119.720; parent = 2993.326; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5382.281; parent = 4100.949; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 4106.887 ; gain = 1034.133 ; free physical = 86978 ; free virtual = 110685
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.098; parent = 2993.704; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5388.219; parent = 4106.887; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 4106.887 ; gain = 1034.133 ; free physical = 86959 ; free virtual = 110666
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.108; parent = 2993.715; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5388.219; parent = 4106.887; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 4106.887 ; gain = 1034.133 ; free physical = 86768 ; free virtual = 110475
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.203; parent = 2993.811; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5388.219; parent = 4106.887; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 4106.887 ; gain = 1034.133 ; free physical = 86748 ; free virtual = 110455
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.215; parent = 2993.822; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5388.219; parent = 4106.887; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 4106.887 ; gain = 1034.133 ; free physical = 86669 ; free virtual = 110376
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.379; parent = 2993.986; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5388.219; parent = 4106.887; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 4106.887 ; gain = 1034.133 ; free physical = 86656 ; free virtual = 110363
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.379; parent = 2993.986; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5388.219; parent = 4106.887; children = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0 | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                 | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1 | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                 | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0 | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2 | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3 | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4 | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5 | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1 | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2 | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
+--------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   154|
|2     |DSP48E1         |     4|
|3     |DSP_ALU         |     7|
|8     |DSP_A_B_DATA    |     7|
|14    |DSP_C_DATA      |     7|
|16    |DSP_MULTIPLIER  |     7|
|18    |DSP_M_DATA      |     7|
|20    |DSP_OUTPUT      |     7|
|25    |DSP_PREADD      |     7|
|26    |DSP_PREADD_DATA |     7|
|28    |LUT1            |    91|
|29    |LUT2            |   485|
|30    |LUT3            |  1097|
|31    |LUT4            |   960|
|32    |LUT5            |   675|
|33    |LUT6            |  1419|
|34    |MUXCY           |   504|
|35    |MUXF7           |   126|
|36    |MUXF8           |     1|
|37    |RAMB18E2        |     1|
|38    |RAMB36E2        |     2|
|40    |SRL16E          |   245|
|41    |SRLC32E         |   391|
|42    |XORCY           |   344|
|43    |FDE             |    19|
|44    |FDRE            |  5946|
|45    |FDSE            |   118|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 4106.887 ; gain = 1034.133 ; free physical = 86628 ; free virtual = 110335
Synthesis current peak Physical Memory [PSS] (MB): peak = 3120.379; parent = 2993.986; children = 139.141
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5388.219; parent = 4106.887; children = 1281.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 4106.887 ; gain = 906.660 ; free physical = 86635 ; free virtual = 110342
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 4106.891 ; gain = 1034.133 ; free physical = 86649 ; free virtual = 110356
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4106.891 ; gain = 0.000 ; free physical = 86531 ; free virtual = 110238
INFO: [Netlist 29-17] Analyzing 1159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/query_scores_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4182.918 ; gain = 0.000 ; free physical = 86126 ; free virtual = 109834
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  (CARRY4) => CARRY8: 74 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  FDE => FDRE: 19 instances

Synth Design complete, checksum: ccb9f038
INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:09 . Memory (MB): peak = 4182.918 ; gain = 2228.629 ; free physical = 85822 ; free virtual = 109530
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_topKQueryScores_1_0_synth_1/ulp_topKQueryScores_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_topKQueryScores_1_0, cache-ID = 3aaa8e8407975a86
INFO: [Coretcl 2-1174] Renamed 353 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_topKQueryScores_1_0_synth_1/ulp_topKQueryScores_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_topKQueryScores_1_0_utilization_synth.rpt -pb ulp_topKQueryScores_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:25:16 2023...
