//! This file implements the Commodore IEC protocol driver.

// Copyright (c) 2025 Piers Finlayson <piers@piers.rocks>
//
// GPLv3 licensed - see https://www.gnu.org/licenses/gpl-3.0.html

#![allow(dead_code)]
#[allow(unused_imports)]
use defmt::{debug, error, info, trace, warn};
use embassy_rp::gpio::{Input, Level, Output, Pin, Pull};
use embassy_rp::peripherals::USB;
use embassy_rp::usb::{Endpoint, In};
use embassy_time::{with_timeout, Duration, Timer};
use embassy_usb::driver::EndpointIn;

use crate::constants::MAX_EP_PACKET_SIZE;
use crate::display::{update_status, DisplayType};
use crate::driver::{DriverError, ProtocolDriver};
use crate::protocol::ProtocolFlags;
use crate::watchdog::{feed_watchdog, TaskId};

const IEC_T_AT: u64 = 1000; // Max ATN response required time (us)
                            //      IEC_T_H     inf  // Max listener hold-off time
const IEC_T_NE: u64 = 40; // Typical non-EOI response to RFD time (us)
const IEC_T_S: u64 = 20; // Min talker bit setup time (us, 70 typical)
const IEC_T_V: u64 = 20; // Min data valid time (us, 20 typical)
const IEC_T_F: u64 = 1000; // Max frame handshake time (us, 20 typical)
const IEC_T_R: u64 = 20; // Min frame to release of ATN time (us)
const IEC_T_BB: u64 = 100; // Min time between bytes (us)
const IEC_T_YE: u64 = 200; // Min EOI response time (us, 250 typical)
const IEC_T_EI: u64 = 60; // Min EOI response hold time (us)
const IEC_T_RY: u64 = 60; // Max talker response limit (us, 30 typical)
const IEC_T_PR: u64 = 20; // Min byte acknowledge hold time (us, 30 typical)
                          //const IEC_T_TK: u64 = -1;   // 20/30/100 talk-attention release time (us)
                          //      IEC_T_DC    inf  // Talk-attention acknowledge time, 0 - inf
const IEC_T_DA: u64 = 80; // Min talk-attention ack hold time (us)
const IEC_T_FR: u64 = 60; // Min EOI acknowledge time (us)

// An object representing the physical IEC bus.  Each Line is a pair of
// pins, one input and one output.
pub struct IecBus {
    data: Line,
    clock: Line,
    atn: Line,
    reset: Line,
    srq: Line,
}

// IEC pin bit masks (direct port mapping)
pub const IO_DATA: u8 = 0x01;
pub const IO_CLK: u8 = 0x02;
pub const IO_ATN: u8 = 0x04;
pub const IO_RESET: u8 = 0x08;
pub const IO_SRQ: u8 = 0x10;

// IEC protocol bit masks (logical representation)
pub const IEC_DATA: u8 = 0x01;
pub const IEC_CLOCK: u8 = 0x02;
pub const IEC_ATN: u8 = 0x04;
pub const IEC_RESET: u8 = 0x08;
pub const IEC_SRQ: u8 = 0x10;

// LED status constants
pub const STATUS_INIT: u8 = 0;
pub const STATUS_READY: u8 = 1;
pub const STATUS_ACTIVE: u8 = 2;
pub const STATUS_ERROR: u8 = 3;

// Timer contants
const BUS_FREE_CHECK_INTERVAL: Duration = Duration::from_millis(1);
const BUS_FREE_TIMEOUT: Duration = Duration::from_millis(1500);
const LISTENER_WAIT_INTERVAL: Duration = Duration::from_micros(10);
const WAIT_INTERVAL: Duration = Duration::from_micros(1);

//
// Macros, used for simple inlines.
//

// Brief delay to allow lines to settle
macro_rules! iec_delay {
    () => {
        Timer::after_micros(2).await
    };
}

// Delay the specificied number of microseconds
macro_rules! delay_ms {
    ($time:expr) => {
        Timer::after_millis($time).await
    };
}

// Delay the specificied number of microseconds
macro_rules! delay_us {
    ($time:expr) => {
        Timer::after_micros($time).await
    };
}

// Delay the specificied number of nanoseconds
macro_rules! delay_ns {
    ($time:expr) => {
        Timer::after_nanos($time).await
    };
}

/// Represents a single bidirectional IEC bus line using separate input/output pins
pub struct Line {
    input_pin: Input<'static>,
    output_pin: Output<'static>,
}

impl Line {
    /// Create a new Line with the specified input and output pins
    pub fn new(input_pin: impl Pin, output_pin: impl Pin) -> Self {
        // Initialize with input having pull-up and output low (inverted released state)
        Self {
            input_pin: Input::new(input_pin, Pull::Up),
            output_pin: Output::new(output_pin, Level::Low),
        }
    }

    /// Drive the output line low (active) - ouptut is inverted pin so high
    pub fn set(&mut self) {
        self.output_pin.set_high();
    }

    /// Release the output line (inactive) - output is inverted pin so low
    pub fn release(&mut self) {
        self.output_pin.set_low();
    }

    /// Read the current state of the line - not inverted pin
    pub fn get(&self) -> bool {
        self.input_pin.is_high()
    }

    /// Check if line is currently being driven low - inverted pin so high
    pub fn is_set(&self) -> bool {
        self.output_pin.is_set_high()
    }
}

impl IecBus {
    /// Create a new IEC bus with the specified pins
    #[allow(clippy::too_many_arguments)]
    pub fn new(
        clock_in: impl Pin,
        clock_out: impl Pin,
        data_in: impl Pin,
        data_out: impl Pin,
        atn_in: impl Pin,
        atn_out: impl Pin,
        reset_in: impl Pin,
        reset_out: impl Pin,
        srq_in: impl Pin,
        srq_out: impl Pin,
    ) -> Self {
        let mut bus = Self {
            data: Line::new(data_in, data_out),
            clock: Line::new(clock_in, clock_out),
            atn: Line::new(atn_in, atn_out),
            reset: Line::new(reset_in, reset_out),
            srq: Line::new(srq_in, srq_out),
        };

        // Initialize all pins to released state (similar to board_init_iec)
        bus.release_lines(IO_DATA | IO_CLK | IO_ATN | IO_RESET | IO_SRQ);

        // Set initial status - LED on
        update_status(DisplayType::Init);

        bus
    }

    // DATA line control
    pub fn set_data(&mut self) {
        self.data.set();
    }

    pub fn release_data(&mut self) {
        self.data.release();
    }

    pub fn get_data(&self) -> bool {
        self.data.get()
    }

    // CLOCK line control
    pub fn set_clock(&mut self) {
        self.clock.set();
    }

    pub fn release_clock(&mut self) {
        self.clock.release();
    }

    pub fn get_clock(&self) -> bool {
        self.clock.get()
    }

    // ATN line control
    pub fn set_atn(&mut self) {
        self.atn.set();
    }

    pub fn release_atn(&mut self) {
        self.atn.release();
    }

    pub fn get_atn(&self) -> bool {
        self.atn.get()
    }

    // RESET line control
    pub fn set_reset(&mut self) {
        self.reset.set();
    }

    pub fn release_reset(&mut self) {
        self.reset.release();
    }

    pub fn get_reset(&self) -> bool {
        self.reset.get()
    }

    // SRQ line control (if available)
    pub fn set_srq(&mut self) {
        self.srq.set();
    }

    pub fn release_srq(&mut self) {
        self.srq.release();
    }

    pub fn get_srq(&self) -> bool {
        self.srq.get()
    }

    /// Set multiple lines at once based on a bit mask
    #[inline(always)]
    pub fn set_lines(&mut self, mask: u8) {
        if (mask & IO_DATA) != 0 {
            self.set_data();
        }
        if (mask & IO_CLK) != 0 {
            self.set_clock();
        }
        if (mask & IO_ATN) != 0 {
            self.set_atn();
        }
        if (mask & IO_RESET) != 0 {
            self.set_reset();
        }
        if (mask & IO_SRQ) != 0 {
            self.set_srq();
        }
    }

    /// Release multiple lines at once based on a bit mask
    #[inline(always)]
    pub fn release_lines(&mut self, mask: u8) {
        if (mask & IO_DATA) != 0 {
            self.release_data();
        }
        if (mask & IO_CLK) != 0 {
            self.release_clock();
        }
        if (mask & IO_ATN) != 0 {
            self.release_atn();
        }
        if (mask & IO_RESET) != 0 {
            self.release_reset();
        }
        if (mask & IO_SRQ) != 0 {
            self.release_srq();
        }
    }

    /// Poll all pins - returns a bit mask of active (low) lines.
    /// This mimics the iec_poll_pins function in the original code
    pub fn poll_pins(&self) -> u8 {
        let mut result = 0;
        if !self.get_data() {
            result |= IO_DATA;
        }
        if !self.get_clock() {
            result |= IO_CLK;
        }
        if !self.get_atn() {
            result |= IO_ATN;
        }
        if !self.get_reset() {
            result |= IO_RESET;
        }
        if !self.get_srq() {
            result |= IO_SRQ;
        }
        result
    }

    /// Convert between logical and physical IEC line representations
    // TODO may need to be converted to array implementation for speed
    #[inline(always)]
    pub fn iec_to_hw(&self, iec: u8) -> u8 {
        let mut hw = 0;
        if (iec & IEC_DATA) != 0 {
            hw |= IO_DATA;
        }
        if (iec & IEC_CLOCK) != 0 {
            hw |= IO_CLK;
        }
        if (iec & IEC_ATN) != 0 {
            hw |= IO_ATN;
        }
        if (iec & IEC_SRQ) != 0 {
            hw |= IO_SRQ;
        }
        hw
    }

    /// Convert from IEC logical representation to physical, then set lines
    pub fn iec_set(&mut self, iec: u8) {
        self.set_lines(self.iec_to_hw(iec));
    }

    /// Convert from IEC logical representation to physical, then release lines
    pub fn iec_release(&mut self, iec: u8) {
        self.release_lines(self.iec_to_hw(iec));
    }

    /// Convert from IEC logical representation to physical, then perform set/release
    pub fn iec_set_release(&mut self, set: u8, release: u8) {
        self.iec_set(set);
        self.iec_release(release);
    }

    /// Poll pins and convert to IEC logical representation
    pub fn iec_poll(&self) -> u8 {
        let pins = self.poll_pins();
        let mut iec = 0;

        if (pins & IO_DATA) != 0 {
            iec |= IEC_DATA;
        }
        if (pins & IO_CLK) != 0 {
            iec |= IEC_CLOCK;
        }
        if (pins & IO_ATN) != 0 {
            iec |= IEC_ATN;
        }
        if (pins & IO_SRQ) != 0 {
            iec |= IEC_SRQ;
        }

        iec
    }
}

// The IEC protocol driver implementation
pub struct IecDriver {
    bus: IecBus,
    eoi: bool,
}

impl ProtocolDriver for IecDriver {
    async fn reset(&mut self, forever: bool) -> Result<(), DriverError> {
        debug!("reset");
        self.bus.release_lines(IO_DATA | IO_ATN | IO_CLK | IO_SRQ);

        // Reset EOI state
        self.eoi = false;

        debug!("Reset: set_reset()");
        // Hold reset line active
        self.bus.set_reset();
        debug!("Reset: set_reset() done");
        delay_ms!(100);
        debug!("Reset: release_reset()");
        self.bus.release_reset();

        debug!("Reset: wait_for_free_bus()");
        let result = self.wait_for_free_bus(forever).await;
        debug!("Reset: done");

        result
    }

    async fn raw_read(
        &mut self,
        len: u16,
        write_ep: &mut Endpoint<'static, USB, In>,
    ) -> Result<u16, DriverError> {
        info!("Raw Read: {} bytes requested", len);

        let mut buffer = [0u8; MAX_EP_PACKET_SIZE as usize];

        let mut count: u16 = 0;
        let mut buf_count: usize = 0;
        self.eoi = false;

        // Main read loop
        while count < len {
            let mut timeout = 0;

            // Wait for clock to be released, with 1s timeout
            while self.bus.get_clock() {
                if timeout >= 50000 {
                    error!("Raw read: timeout waiting for clock");
                    return Err(DriverError::Timeout);
                }
                timeout += 1;
                delay_us!(20);

                if self.check_abort() {
                    return Err(DriverError::Resetting);
                }
            }

            // Break if we've already seen EOI
            if self.eoi {
                error!("Raw read: EOI detected");
                return Err(DriverError::Io);
            }

            // Release DATA line to signal we're ready for data
            self.bus.release_data();

            // Wait up to 400us for CLK to be pulled by the drive
            let mut wait_count = 200;
            while !self.bus.get_clock() && wait_count > 0 {
                wait_count -= 1;
                delay_us!(2);
            }

            // Check for EOI signalling from talker
            if !self.bus.get_clock() {
                self.eoi = true;
                self.bus.set_data();
                delay_us!(70);
                self.bus.release_data();
            }

            // Read the byte
            match self.receive_byte().await {
                Ok(byte) => {
                    // Acknowledge byte received by pulling DATA
                    self.bus.set_data();

                    buffer[buf_count] = byte;

                    buf_count += 1;
                    count += 1;

                    delay_us!(50);
                }
                Err(e) => {
                    error!("Raw read: error receiving byte");
                    return Err(e);
                }
            }

            if buf_count >= MAX_EP_PACKET_SIZE as usize {
                Self::send_data_to_host(write_ep, &buffer, buf_count).await?;
                buf_count = 0;
            }

            feed_watchdog(TaskId::Bulk);
        }

        if buf_count > 0 {
            // Send the remaining data to the host
            Self::send_data_to_host(write_ep, &buffer, buf_count).await?;
            // buf_count = 0; // unnecessary
        }

        info!("Raw read: received {} bytes and forwarded to host", count);
        Ok(count)
    }

    async fn raw_write(&mut self, data: &[u8], flags: ProtocolFlags) -> Result<u16, DriverError> {
        let atn = flags.is_atn();
        let talk = flags.is_talk();
        let len = data.len() as u16;

        info!("Raw Write: len {} bytes, atn {}, talk {}", len, atn, talk);

        if len == 0 {
            return Ok(0);
        }

        // Prime the USB handling to be read to supply us data
        // TO DO - async read handling
        // Right now we read the entire data in in one big chunk
        // and then call this function.  However, that requires a massive
        // static buffer, which isn't efficient and may be unsafe.  Hence we
        // should move to a streaming model where we read in chunks from
        // within this function.

        // First, check if any device is present on the bus
        if !self.wait_timeout_2ms(IO_ATN | IO_RESET, 0).await {
            error!("Raw Write: No devices present on the bus");
            debug!("pool pins 0x{:02x}", self.bus.poll_pins());
            // TO DO - async read handling
            return Err(DriverError::NoDevices);
        }

        self.bus.release_lines(IO_DATA);
        match atn {
            true => self.bus.set_lines(IO_CLK | IO_ATN),
            false => self.bus.set_lines(IO_CLK),
        }

        // Short delay to let lines settle
        iec_delay!();

        // Wait for any device to pull data after we set CLK
        // This should be IEC_T_AT (1ms) but allow a bit longer
        if !self.wait_timeout_2ms(IO_DATA, IO_DATA).await {
            error!("Raw Write: No devices detected");
            debug!("pool pins 0x{:02x}", self.bus.poll_pins());
            self.bus.release_lines(IO_CLK | IO_ATN);
            // TO DO - async read handling
            return Err(DriverError::NoDevices);
        }

        // Wait for drive to be ready for us to release CLK.  The tranfer
        // starts to be unreliable below 10 us.
        delay_us!(IEC_T_NE);

        // Send bytes as soon as the device is ready
        let mut count = 0;
        for (ii, &byte) in data.iter().enumerate() {
            let is_last_byte = ii == data.len() - 1;

            // Be sure DATA line has been pulled by device
            if !self.bus.get_data() {
                error!("Raw write: Device not present");
                return Err(DriverError::NoDevice);
            }

            // Release CLK and wait for listener to release data
            if !self.wait_for_listener().await {
                error!("Raw write: No listener");
                return Err(DriverError::Timeout);
            }

            // Signal EOI for last byte
            if is_last_byte && !atn {
                self.wait_timeout_2ms(IO_DATA, IO_DATA).await;
                self.wait_timeout_2ms(IO_DATA, 0).await;
            }
            self.bus.set_lines(IO_CLK);

            // Send the byte
            if self.send_byte(byte).await {
                count += 1;
                delay_us!(IEC_T_BB);
            } else {
                error!("Raw write: io err");
                // TODO - async read handling
                return Err(DriverError::Io);
            }

            feed_watchdog(TaskId::Bulk);
        }

        // Talk-ATN turn around if requested
        if talk {
            // Hold DATA and release ATN
            self.set_release(IO_DATA, IO_ATN).await;
            // IEC_T_TK was defined to be -1 in the original C code which
            // presumably meant to make the delay sub micro-second.  We'll oblige.
            delay_ns!(375); // guess
                            //Timer::after_micros(IEC_T_TK).await;

            // Release CLK and wait for device to grab it
            self.bus.release_lines(IO_CLK);
            iec_delay!();

            // Wait for device forever
            if self.wait(IO_CLK, 1).await.is_err() {
                return Ok(count);
            }
        } else {
            self.bus.release_lines(IO_ATN);
        }

        info!("Raw write: wrote {} bytes", count);
        Ok(count)
    }

    async fn wait(&mut self, line: u8, state: u8) -> Result<(), DriverError> {
        let hw_mask = self.iec2hw(line);
        let hw_state = if state != 0 { hw_mask } else { 0 };

        // Continuously poll lines until we get the expected state or timeout
        while (self.bus.poll_pins() & hw_mask) == hw_state {
            // Check if we should cancel
            if self.check_abort() {
                return Err(DriverError::Resetting);
            }

            Timer::after(WAIT_INTERVAL).await;
        }

        Ok(())
    }

    async fn poll(&mut self) -> u8 {
        let iec_state = self.bus.poll_pins();
        let mut rv = 0;

        if (iec_state & IO_DATA) == 0 {
            rv |= IEC_DATA;
        }
        if (iec_state & IO_CLK) == 0 {
            rv |= IEC_CLOCK;
        }
        if (iec_state & IO_ATN) == 0 {
            rv |= IEC_ATN;
        }
        if (iec_state & IO_SRQ) == 0 {
            rv |= IEC_SRQ;
        }

        rv
    }

    /// Combined set and release operation
    #[inline(always)]
    async fn set_release(&mut self, set: u8, release: u8) {
        self.bus.set_lines(set);
        self.bus.release_lines(release);
    }
}

impl IecDriver {
    pub fn new(bus: IecBus) -> Self {
        Self { bus, eoi: false }
    }

    /// Wait for listener to release DATA line
    async fn wait_for_listener(&mut self) -> bool {
        // Release CLK to indicate we're ready to send
        self.bus.release_lines(IO_CLK);

        // Wait for device to release DATA
        while self.bus.get_data() {
            if self.check_abort() {
                return false;
            }
            Timer::after(LISTENER_WAIT_INTERVAL).await;
            feed_watchdog(TaskId::Bulk);
        }

        true
    }

    /// Send a byte, one bit at a time via the IEC protocol
    async fn send_byte(&mut self, b: u8) -> bool {
        let mut data = b;

        for _ in 0..8 {
            // Wait for setup time
            delay_us!(IEC_T_S + 55);

            // Set the bit value on the DATA line
            if (data & 1) == 0 {
                self.bus.set_lines(IO_DATA);
                delay_us!(2);
            }

            // Trigger clock edge and hold valid for specified time
            self.bus.release_lines(IO_CLK);
            delay_us!(IEC_T_V);

            // Prepare for next bit
            self.set_release(IO_CLK, IO_DATA).await;
            data >>= 1;
        }

        // Wait for acknowledgement
        let ack = self.wait_timeout_2ms(IO_DATA, IO_DATA).await;
        if !ack {
            error!("send_byte: no ack");
        }
        ack
    }

    /// Receive a single byte from the IEC bus
    async fn receive_byte(&mut self) -> Result<u8, DriverError> {
        // Wait for CLK to be asserted (pulled low)
        if !self.wait_timeout_2ms(IO_CLK, IO_CLK).await {
            error!("Receive byte: no clock");
            return Err(DriverError::Timeout);
        }

        let mut byte: u8 = 0;

        // Read 8 bits
        for _bit in 0..8 {
            // Wait for CLK to be released (high)
            if !self.wait_timeout_2ms(IO_CLK, 0).await {
                error!("Receive byte: clock not released");
                return Err(DriverError::Timeout);
            }

            // Read the bit
            byte >>= 1;
            if !self.bus.get_data() {
                byte |= 0x80;
            }

            // Wait for CLK to be asserted again
            if !self.wait_timeout_2ms(IO_CLK, IO_CLK).await {
                error!("Receive byte: no clock in loop");
                return Err(DriverError::Timeout);
            }
        }

        Ok(byte)
    }

    /// Wait up to 2ms for lines to reach specified state
    async fn wait_timeout_2ms(&mut self, mask: u8, state: u8) -> bool {
        for _ in 0..200 {
            if (self.bus.poll_pins() & mask) != state {
                return true;
            }
            Timer::after_micros(10).await;
        }
        self.bus.poll_pins() & mask != state
    }

    /// Wait for the bus to be free
    async fn wait_for_free_bus(&mut self, forever: bool) -> Result<(), DriverError> {
        async fn check_bus_until_free(device: &mut IecDriver) -> Result<(), DriverError> {
            loop {
                // Check if bus is free
                if device.check_if_bus_free().await {
                    return Ok(());
                }

                // Check if we should cancel
                if device.check_abort() {
                    return Err(DriverError::Resetting);
                }

                // Wait so we don't tight loop
                Timer::after(BUS_FREE_CHECK_INTERVAL).await;

                // Feed the bus
                feed_watchdog(TaskId::Bulk);
            }
        }

        if forever {
            // Simply wait for the bus to be free
            check_bus_until_free(self).await
        } else {
            // Wait for the the bus to be free with a timeout
            match with_timeout(BUS_FREE_TIMEOUT, check_bus_until_free(self)).await {
                Ok(result) => result,
                Err(_timeout_error) => {
                    warn!("Timed out waiting for the bus to be free (expected if no drive");
                    Err(DriverError::Timeout)
                }
            }
        }
    }

    /// Check if the bus is free
    /// We aim for every exit path to take 200us.
    async fn check_if_bus_free(&mut self) -> bool {
        // Release all lines and wait for drive reaction time
        self.bus.release_lines(IO_ATN | IO_CLK | IO_DATA | IO_RESET);
        Timer::after_micros(50).await;

        // If DATA is held, drive is not yet ready
        if self.bus.get_data() {
            Timer::after_micros(150).await;
            return false;
        }

        // Ensure DATA is stable
        Timer::after_micros(50).await;
        if self.bus.get_data() {
            Timer::after_micros(100).await;
            return false;
        }

        // Assert ATN and wait for drive reaction
        self.bus.set_lines(IO_ATN);
        Timer::after_micros(100).await;

        // If DATA is still unset, no drive answered
        if !self.bus.get_data() {
            self.bus.release_lines(IO_ATN);
            return false;
        }

        // Test releasing ATN
        self.bus.release_lines(IO_ATN);
        Timer::after_micros(100).await;

        // Check if drive released DATA
        !self.bus.get_data()
    }

    // Check if host signaled an abort
    fn check_abort(&self) -> bool {
        // TO DO
        false // Placeholder
    }

    /// Convert logical IEC lines to hardware-specific representation
    fn iec2hw(&self, iec: u8) -> u8 {
        // This would implement the conversion based on the C code's lookup table
        // Simplified implementation for demonstration
        let mut result = 0;
        if iec & IEC_DATA != 0 {
            result |= IO_DATA;
        }
        if iec & IEC_CLOCK != 0 {
            result |= IO_CLK;
        }
        if iec & IEC_ATN != 0 {
            result |= IO_ATN;
        }
        if iec & IEC_SRQ != 0 {
            result |= IO_SRQ;
        }
        result
    }

    async fn send_data_to_host(
        write_ep: &mut Endpoint<'static, USB, In>,
        buffer: &[u8],
        buf_count: usize,
    ) -> Result<(), DriverError> {
        // Send the data to the host
        match write_ep.write(&buffer[0..buf_count]).await {
            Ok(_) => Ok(()),
            Err(e) => {
                error!("Raw read: error writing to host {}", e);
                Err(DriverError::Io)
            }
        }
    }
}
