// Seed: 1147877472
macromodule module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  wand id_2
);
  wire id_4;
  assign module_1.id_1 = 0;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    input  wire id_2,
    inout  wor  id_3,
    output wand id_4
);
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_0.id_1 = 0;
  input wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  module_2 modCall_1 (
      id_4,
      id_1
  );
  input wire id_1;
  assign id_2 = id_1;
  wire id_5;
  ;
endmodule
