Fitter Retime Stage Report for cxltyp2_ed
Tue Oct 28 10:58:49 2025
Quartus Prime Version 24.3.0 Build 212 11/18/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Clock Domain altera_reserved_tck (Reached analysis threshold limit because of hold: No further analysis performed.)
  6. Critical Chain Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip
  7. Critical Chain Summary for Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk
  8. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 (Meets timing requirements: No further analysis performed.)
  9. Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow (Meets timing requirements: No further analysis performed.)
 10. Clock Domain altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
 11. Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk (Meets timing requirements: No further analysis performed.)
 12. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
 13. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 (Meets timing requirements: No further analysis performed.)
 14. Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk (Meets timing requirements: No further analysis performed.)
 15. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip (Meets timing requirements: No further analysis performed.)
 16. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
 17. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Reset Sequence Requirement                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Clock Name                                                                                                                                           ; Number of additional cycles ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk                                         ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk_1                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk_2                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                    ; 3                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_1                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_2                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0                                     ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_1                                     ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_2                                     ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_0                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_1                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_2                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_3                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_4                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_5                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_6                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_7                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_8                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_9                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_10                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_11                                       ; 0                           ;
; mem_dqs[0][0]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][1]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][2]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][3]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][4]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][5]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][6]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][7]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][8]_IN                                                                                                                                     ; 0                           ;
; internal_clk                                                                                                                                         ; 0                           ;
; refclk0                                                                                                                                              ; 0                           ;
; refclk1                                                                                                                                              ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch15                                                 ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                 ; 5                           ;
; altera_int_osc_clk                                                                                                                                   ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch12                                                 ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow                                                ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk    ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk   ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk   ; 0                           ;
; altera_reserved_tck                                                                                                                                  ; 0                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Transfer                                                                                                                                                                                                                                      ; Limiting Reason                                                                  ; Recommendation                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Domain altera_reserved_tck                                                                                                                                                                                                                    ; Reached analysis threshold limit because of hold: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                                                                                                   ; Insufficient Registers                                                           ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                                                                                                      ; Short Path/Long Path                                                             ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow                                                                                                                                  ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Clock Domain altera_int_osc_clk                                                                                                                                                                                                                     ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk                                                                                     ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0   ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk                                                                                     ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk   ; Meets timing requirements: No further analysis performed.                        ; None                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Clock Domain altera_reserved_tck (Reached analysis threshold limit because of hold: No further analysis performed.)
===============================================================================


Critical Chain Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                                  ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                                 ;
;   or remove retiming restrictions                                                                                                                                                                                                                                              ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                        ;
;                                                                                                                                                                                                                                                                                ;
; Add additional pipeline stages at Register #1:                                                                                                                                                                                                                                 ;
;  ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                                         ;
;  Add additional pipeline stages along these paths BEFORE the destinations                                                                                                                                                                                                      ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                          ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                         ;
;   from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                         ;
;                                                                                                                                                                                                                                                                                ;
; Retiming Restrictions at Register #2:                                                                                                                                                                                                                                          ;
;  ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a501                                                                                              ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                                         ;
;   Node is in a block that cannot be retimed.                                                                                                                                                                                                                                   ;
;   Manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack.                                                                                                                                                        ;
;   Node is in a dual-clock RAM that cannot be retimed                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ;
; Retiming Restriction: Metastability Synchronizer                                                                                                                                                                                                                               ;
;  Add additional pipeline stages to isolate the register(s), to allow retiming optimizations to improve performance                                                                                                                                                             ;
;  or set Synchronization Register Chain Length to 1 if evaluating IP module performance                                                                                                                                                                                         ;
;   ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                                        ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/hyper-pipelining-add-pipeline-registers.html'>Hyper-Pipelining</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.             ;
;                                                                                                                                                                                                                                                                                ;
; The critical chain has Domain Boundary Entry/Exit Constraint                                                                                                                                                                                                                   ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/domain-boundary-entry-and-domain-boundary.html'>Domain Boundary Entry/Exit</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information. ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                     ;
+-----------------------+------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info             ; Register                     ; Register ID ; Element                                                                                                                                                                               ;
+-----------------------+------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Domain Boundary Entry ; REG (Metastability required) ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                 ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]|q                                                                               ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]~LAB_RE_X181_Y287_N0_I117                                                        ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]~R1_X181_Y287_N0_I28                                                             ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]~R0_X180_Y287_N0_I48                                                             ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]~R0_X180_Y287_N0_I29                                                             ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]~LOCAL_INTERCONNECT_X180_Y287_N0_I68                                             ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]~BLOCK_INPUT_MUX_PASSTHROUGH_X180_Y287_N0_I63                                    ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]~LAB_RE_X180_Y287_N0_I57                                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~131|datad                                                                                      ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~251|cout                                                                                       ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~251~_LAB_RE_X180_Y287_N0_I154                                                                  ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~251~_LAB_RE_X180_Y286_N0_I153                                                                  ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256|cin                                                                                        ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~36|cout                                                                                        ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~41|cin                                                                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~66|cout                                                                                        ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~106|cin                                                                                        ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~136|cout                                                                                       ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156|cin                                                                                        ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156|sumout                                                                                     ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~cw_ml_mlab/laboutt[13]                                                                     ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_LAB_RE_X180_Y286_N0_I102                                                                  ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_R1_X181_Y286_N0_I15                                                                       ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_R0_X181_Y286_N0_I26                                                                       ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_LOCAL_INTERCONNECT_X181_Y286_N0_I73                                                       ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_BLOCK_INPUT_MUX_PASSTHROUGH_X181_Y286_N0_I70                                              ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_LAB_RE_X181_Y286_N0_I70                                                                   ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12|datad                                                                                        ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12|combout                                                                                      ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_LAB_RE_X181_Y286_N0_I142                                                                    ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_R1_X181_Y286_N0_I34                                                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_R1_X180_Y286_N0_I34                                                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_R0_X179_Y286_N0_I63                                                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_R0_X179_Y286_N0_I10                                                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_LOCAL_INTERCONNECT_X179_Y286_N0_I20                                                         ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y286_N0_I34                                                ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~12~_LAB_RE_X179_Y286_N0_I32                                                                     ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64|datae                                                                                 ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64|combout                                                                               ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64~cw_la_lab/laboutt[18]                                                                 ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64~_LAB_RE_X179_Y286_N0_I107                                                             ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64~_C4_X179_Y286_N0_I18                                                                  ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64~_R0_X179_Y290_N0_I33                                                                  ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64~_LOCAL_INTERCONNECT_X179_Y290_N0_I75                                                  ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y290_N0_I67                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~13xsyn_64~_LAB_RE_X179_Y290_N0_I71                                                              ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71|dataf                                                                                 ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71|combout                                                                               ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~cw_la_lab/laboutb[14]                                                                 ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_LAB_RE_X179_Y290_N0_I123                                                             ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_LOCAL_INTERCONNECT_X179_Y290_N0_I71                                                  ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y290_N0_I35                                         ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_LAB_RE_X179_Y290_N0_I39                                                              ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup|dataf                                             ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup|combout                                           ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~cw_la_lab/laboutt[19]                             ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_LAB_RE_X179_Y290_N0_I108                         ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_C4_X179_Y286_N0_I19                              ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_C4_X179_Y282_N0_I19                              ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_R1_X179_Y282_N0_I18                              ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_C1_X178_Y281_N0_I19                              ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_C4_X178_Y277_N0_I19                              ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_LOCAL_INTERCONNECT_X178_Y277_N0_I89              ;
; Long Path (Critical)  ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_BLOCK_INPUT_MUX_PASSTHROUGH_X178_Y277_N0_I42     ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup~_MEDIUM_EAB_RE_X178_Y277_N0_I42                   ;
; Long Path (Critical)  ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a501|ena1 ;
; Retiming Restriction  ; REG (RAM)                    ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a501~reg1 ;
+-----------------------+------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Short Path/Long Path                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                         ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                        ;
;   or remove retiming restrictions                                                                                                                                                                                                                     ;
;    or increase the delay (or add pipeline stages) to 'Short Paths' in the chain                                                                                                                                                                       ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/short-path-long-path.html'>Short Path / Long Path</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information. ;
;                                                                                                                                                                                                                                                       ;
; Retiming Restrictions at Register #6:                                                                                                                                                                                                                 ;
;  ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a358                                                                     ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                ;
;   Node is in a block that cannot be retimed.                                                                                                                                                                                                          ;
;   Manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack.                                                                                                                               ;
;   Node is in a dual-clock RAM that cannot be retimed                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                       ;
; Hyper-registers labeled with "No Clock" are outside of the clock region                                                                                                                                                                               ;
;  Compare its path with respect to clock regions on the Chip Planner                                                                                                                                                                                   ;
;  Increase size of clock region to include sectors along the path                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                                                                  ;
+--------------------------+------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register                           ; Register ID ; Element                                                                                                                                                                                                                                   ;
+--------------------------+------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Long Path (Critical)     ; ALM Register                       ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4                                               ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4|q                                             ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_LAB_RE_X128_Y293_N0_I121                     ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R0_X128_Y293_N0_I57                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R1_X129_Y293_N0_I11                          ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R12_X130_Y293_N0_I1                          ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_C8_X141_Y285_N0_I0                           ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R12_X142_Y285_N0_I1                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R0_X153_Y285_N0_I16                          ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R12_X154_Y285_N0_I5                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R0_X165_Y285_N0_I64                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R1_X166_Y285_N0_I17                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_C1_X166_Y284_N0_I17                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_C1_X166_Y283_N0_I17                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_LOCAL_INTERCONNECT_X166_Y283_N0_I35          ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y283_N0_I20 ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_LAB_RE_X166_Y283_N0_I19                      ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866|dataa                                                            ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866|combout                                                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_LAB_RE_X166_Y283_N0_I136                                        ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_C1_X166_Y283_N0_I6                                              ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_C1_X166_Y284_N0_I6                                              ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_LOCAL_INTERCONNECT_X166_Y285_N0_I18                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y285_N0_I42                    ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_LAB_RE_X166_Y285_N0_I40                                         ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868|datae                                                            ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868|combout                                                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_LAB_RE_X166_Y285_N0_I111                                        ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R0_X166_Y285_N0_I39                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_C8_X166_Y285_N0_I3                                              ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R12_X155_Y293_N0_I4                                             ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R0_X154_Y293_N0_I54                                             ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_C1_X154_Y292_N0_I11                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R6_X149_Y292_N0_I5                                              ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_LOCAL_INTERCONNECT_X148_Y292_N0_I15                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_BLOCK_INPUT_MUX_PASSTHROUGH_X148_Y292_N0_I9                     ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_LAB_RE_X148_Y292_N0_I13                                         ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0|datac                                                                                                                                                      ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0|combout                                                                                                                                                    ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0~cw_la_lab/laboutt[6]                                                                                                                                       ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0~_LAB_RE_X148_Y292_N0_I95                                                                                                                                   ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0~_C4_X148_Y288_N0_I5                                                                                                                                        ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0~_R6_X149_Y288_N0_I2                                                                                                                                        ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0~_LOCAL_INTERCONNECT_X154_Y288_N0_I3                                                                                                                        ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y288_N0_I19                                                                                                              ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|LessThan_203~0~_LAB_RE_X154_Y288_N0_I23                                                                                                                                   ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~104|dataf                                                                                                                                                   ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~104|combout                                                                                                                                                 ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~104~_LAB_RE_X154_Y288_N0_I136                                                                                                                               ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~104~_LOCAL_INTERCONNECT_X154_Y288_N0_I19                                                                                                                    ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~104~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y288_N0_I54                                                                                                           ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~104~_LAB_RE_X154_Y288_N0_I54                                                                                                                                ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn|datag                                                                                                                                              ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn|combout                                                                                                                                            ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~cw_la_lab/lab_lut6outb[1]                                                                                                                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_LAB_RE_X154_Y288_N0_I145                                                                                                                          ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_R1_X155_Y288_N0_I25                                                                                                                               ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_C1_X155_Y287_N0_I25                                                                                                                               ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_C1_X155_Y286_N0_I25                                                                                                                               ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_C1_X155_Y285_N0_I25                                                                                                                               ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_R6_X156_Y285_N0_I12                                                                                                                               ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_R6_X162_Y285_N0_I12                                                                                                                               ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_C4_X167_Y281_N0_I27                                                                                                                               ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_LOCAL_INTERCONNECT_X167_Y281_N0_I101                                                                                                              ;
; Long Path (Critical)     ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X167_Y281_N0_I57                                                                                                      ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[270]~1808xsyn~_MEDIUM_EAB_RE_X167_Y281_N0_I57                                                                                                                    ;
; Long Path (Critical)     ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830|portadatain[0]                                                  ;
; Long Path (Critical)     ; REG (RAM)                          ; #4          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~reg0                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830|portbdataout[0]                                                 ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~MEDIUM_EAB_RE_X167_Y281_N0_I83                                  ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~R0_X167_Y281_N0_I1                                              ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~C1_X167_Y281_N0_I20                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~C1_X167_Y282_N0_I20                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~R1_X167_Y283_N0_I20                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~LOCAL_INTERCONNECT_X166_Y283_N0_I39                             ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y283_N0_I21                    ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a2830~LAB_RE_X166_Y283_N0_I20                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866|datab                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866|combout                                                          ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_LAB_RE_X166_Y283_N0_I136                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_C1_X166_Y283_N0_I6                                              ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_C1_X166_Y284_N0_I6                                              ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_LOCAL_INTERCONNECT_X166_Y285_N0_I18                             ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_BLOCK_INPUT_MUX_PASSTHROUGH_X166_Y285_N0_I42                    ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10866~_LAB_RE_X166_Y285_N0_I40                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868|datae                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868|combout                                                          ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_LAB_RE_X166_Y285_N0_I111                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R0_X166_Y285_N0_I39                                             ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_C8_X166_Y285_N0_I3                                              ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R12_X155_Y293_N0_I4                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R0_X154_Y293_N0_I54                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R0_X154_Y293_N0_I17                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_R0_X154_Y293_N0_I23                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_C1_X154_Y293_N0_I2                                              ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_LOCAL_INTERCONNECT_X154_Y294_N0_I1                              ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y294_N0_I0                     ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10868~_LAB_RE_X154_Y294_N0_I2                                          ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i19417~0|datac                                                                                                                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i19417~0|combout                                                                                                                                                          ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i19417~0~cw_la_lab/laboutt[1]                                                                                                                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i19417~0~_LAB_RE_X154_Y294_N0_I90                                                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i19417~0~_LOCAL_INTERCONNECT_X154_Y294_N0_I12                                                                                                                             ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i19417~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y294_N0_I18                                                                                                                    ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i19417~0~_LAB_RE_X154_Y294_N0_I16                                                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn|datae                                                                                                                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn|combout                                                                                                                                           ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~cw_la_lab/lab_lut6outt[2]                                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_LAB_RE_X154_Y294_N0_I136                                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_C1_X154_Y294_N0_I6                                                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_R1_X155_Y295_N0_I7                                                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_R2_X156_Y295_N0_I3                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_C4_X157_Y295_N0_I6                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_C4_X157_Y299_N0_I6                                                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_LOCAL_INTERCONNECT_X157_Y303_N0_I3                                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn_BLOCK_INPUT_MUX_PASSTHROUGH_X157_Y303_N0_I19_dff|d                                                                                                ;
; Long Path                ; Hyper-Register                     ; #5          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn_BLOCK_INPUT_MUX_PASSTHROUGH_X157_Y303_N0_I19_dff                                                                                                  ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn_BLOCK_INPUT_MUX_PASSTHROUGH_X157_Y303_N0_I19_dff|q                                                                                                ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X157_Y303_N0_I19                                                                                                     ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~179xsyn~_LAB_RE_X157_Y303_N0_I23                                                                                                                          ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~181xsyn_333|datae                                                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~181xsyn_333|combout                                                                                                                                       ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[471]~RTM_356|d                                                                                                                                               ;
; Long Path                ; Bypassed ALM Register              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[471]~RTM_356~.comb                                                                                                                                           ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[471]~RTM_356|q                                                                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[471]~RTM_356~_LAB_RE_X157_Y303_N0_I99                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[471]~RTM_356~_LOCAL_INTERCONNECT_X157_Y303_N0_I20                                                                                                            ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[471]~RTM_356~_BLOCK_INPUT_MUX_PASSTHROUGH_X157_Y303_N0_I34                                                                                                   ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[471]~RTM_356~_LAB_RE_X157_Y303_N0_I32                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225|datae                                                                                                                                                 ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225|combout                                                                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_LAB_RE_X157_Y303_N0_I138                                                                                                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_R1_X157_Y303_N0_I16                                                                                                                                  ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_R0_X156_Y303_N0_I28                                                                                                                                  ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_R12_X157_Y303_N0_I3                                                                                                                                  ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_C8_X168_Y295_N0_I2                                                                                                                                   ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_R0_X168_Y295_N0_I41                                                                                                                                  ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_C4_X168_Y291_N0_I11                                                                                                                                  ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_R2_X169_Y291_N0_I5                                                                                                                                   ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_LOCAL_INTERCONNECT_X170_Y291_N0_I25                                                                                                                  ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y291_N0_I47                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225~_LAB_RE_X170_Y291_N0_I41                                                                                                                              ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225xsyn_339|datad                                                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225xsyn_339|combout                                                                                                                                       ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225xsyn_339~cw_la_lab/lab_lut6outb[0]                                                                                                                     ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225xsyn_339~_LAB_RE_X170_Y291_N0_I144                                                                                                                     ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225xsyn_339~_LOCAL_INTERCONNECT_X170_Y291_N0_I45                                                                                                          ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225xsyn_339~_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y291_N0_I19                                                                                                 ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~225xsyn_339~_LAB_RE_X170_Y291_N0_I23                                                                                                                      ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup|dataf                                                                                                                                                       ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup|combout                                                                                                                                                     ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup~cw_la_lab/laboutt[10]                                                                                                                                       ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup~_LAB_RE_X170_Y291_N0_I99                                                                                                                                    ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup~_R0_X170_Y291_N0_I18                                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup~_LOCAL_INTERCONNECT_X170_Y291_N0_I40                                                                                                                        ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup~_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y291_N0_I50                                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i36970~SynDup~_LAB_RE_X170_Y291_N0_I48                                                                                                                                    ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX|datae                                                                                                                                       ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX|combout                                                                                                                                     ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_LAB_RE_X170_Y291_N0_I145                                                                                                                   ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_C1_X170_Y290_N0_I25                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_C1_X170_Y289_N0_I25                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_C1_X170_Y289_N0_I65                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_R1_X171_Y289_N0_I25                                                                                                                        ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_R4_X172_Y289_N0_I16                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_R0_X175_Y289_N0_I48                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_C1_X175_Y288_N0_I17                                                                                                                        ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_C4_X175_Y284_N0_I17                                                                                                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_LOCAL_INTERCONNECT_X175_Y284_N0_I24                                                                                                        ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y284_N0_I27                                                                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata[352]~RTM_90RTMUX~_LAB_RE_X175_Y284_N0_I31                                                                                                                    ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53|dataf                                                                                                                                                           ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53|combout                                                                                                                                                         ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~cw_ml_mlab/lab_lut6outt[3]                                                                                                                                      ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_LAB_RE_X175_Y284_N0_I137                                                                                                                                       ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_R1_X176_Y284_N0_I13                                                                                                                                            ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_R6_X177_Y284_N0_I6                                                                                                                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_R0_X182_Y284_N0_I25                                                                                                                                            ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_R6_X183_Y284_N0_I12                                                                                                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_C1_X188_Y284_N0_I24                                                                                                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_R1_X189_Y285_N0_I25                                                                                                                                            ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_C4_X189_Y285_N0_I26                                                                                                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_LOCAL_INTERCONNECT_X189_Y289_N0_I99                                                                                                                            ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_BLOCK_INPUT_MUX_PASSTHROUGH_X189_Y289_N0_I61                                                                                                                   ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37995~53~_MEDIUM_EAB_RE_X189_Y289_N0_I61                                                                                                                                 ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a358|portadatain[0]                                           ;
; Retiming Restriction     ; REG (RAM)                          ; #6          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a358~reg0                                                     ;
; ------------------------ ; ---------------------------------- ; ----------- ; ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Long Path                ; REG (RAM)                          ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~reg0                                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473|portbdataout[0]                                                  ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~MEDIUM_EAB_RE_X135_Y293_N0_I86                                   ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~C1_X135_Y293_N0_I0                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~R4_X132_Y294_N0_I0                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~R0_X131_Y294_N0_I1                                               ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~R2_X130_Y294_N0_I10                                              ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~R1_X129_Y294_N0_I20                                              ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~LOCAL_INTERCONNECT_X128_Y294_N0_I40                              ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~BLOCK_INPUT_MUX_PASSTHROUGH_X128_Y294_N0_I59                     ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a473~LAB_RE_X128_Y294_N0_I63                                          ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791|dataf                                                            ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791|combout                                                          ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_LAB_RE_X128_Y294_N0_I146                                        ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_R1_X128_Y294_N0_I28                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_R2_X126_Y294_N0_I14                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_C1_X125_Y294_N0_I30                                             ;
; Long Path                ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_LOCAL_INTERCONNECT_X125_Y295_N0_I62                             ;
; Long Path                ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_BLOCK_INPUT_MUX_PASSTHROUGH_X125_Y295_N0_I66                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_LAB_RE_X125_Y295_N0_I64                                         ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn|datae                                                        ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn|combout                                                      ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~cw_la_lab/lab_lut6outb[3]                                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_LAB_RE_X125_Y295_N0_I147                                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_LOCAL_INTERCONNECT_X125_Y295_N0_I69                         ;
; Extend to locatable node ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X125_Y295_N0_I43                ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_LAB_RE_X125_Y295_N0_I47                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37|dataf                                                                                                                                                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37|combout                                                                                                                                                  ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~cw_la_lab/laboutb[0]                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_LAB_RE_X125_Y295_N0_I109                                                                                                                                ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_R0_X125_Y295_N0_I35                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_C1_X125_Y294_N0_I31                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_R1_X125_Y294_N0_I30                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_LOCAL_INTERCONNECT_X124_Y294_N0_I104                                                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_BLOCK_INPUT_MUX_PASSTHROUGH_X124_Y294_N0_I60                                                                                                            ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_MEDIUM_EAB_RE_X124_Y294_N0_I60                                                                                                                          ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a985|portadatain[0]                                                   ;
; Extend to locatable node ; REG (RAM)                          ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a985~reg0                                                             ;
; ------------------------ ; ---------------------------------- ; ----------- ; ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Short Path               ; ALM Register                       ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4                                               ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4|q                                             ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_LAB_RE_X128_Y293_N0_I121                     ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R1_X128_Y293_N0_I32                          ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_C1_X127_Y293_N0_I32                          ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_R1_X128_Y294_N0_I33                          ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_LOCAL_INTERCONNECT_X128_Y294_N0_I70          ;
; Short Path               ; Bypassed Hyper-Register (No Clock) ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_BLOCK_INPUT_MUX_PASSTHROUGH_X128_Y294_N0_I61 ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|address_reg_b[1]~ERTM_Duplicate_4~_LAB_RE_X128_Y294_N0_I60                      ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791|datab                                                            ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791|combout                                                          ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_LAB_RE_X128_Y294_N0_I146                                        ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_R1_X128_Y294_N0_I28                                             ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_R2_X126_Y294_N0_I14                                             ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_C1_X125_Y294_N0_I30                                             ;
; Short Path               ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_LOCAL_INTERCONNECT_X125_Y295_N0_I62                             ;
; Short Path               ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_BLOCK_INPUT_MUX_PASSTHROUGH_X125_Y295_N0_I66                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~10791~_LAB_RE_X125_Y295_N0_I64                                         ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn|datae                                                        ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn|combout                                                      ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~cw_la_lab/lab_lut6outb[3]                                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_LAB_RE_X125_Y295_N0_I147                                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_LOCAL_INTERCONNECT_X125_Y295_N0_I69                         ;
; Extend to locatable node ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X125_Y295_N0_I43                ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~12450xsyn~_LAB_RE_X125_Y295_N0_I47                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37|dataf                                                                                                                                                    ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37|combout                                                                                                                                                  ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~cw_la_lab/laboutb[0]                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_LAB_RE_X125_Y295_N0_I109                                                                                                                                ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_R0_X125_Y295_N0_I35                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_C1_X125_Y294_N0_I31                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_R1_X125_Y294_N0_I30                                                                                                                                     ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_LOCAL_INTERCONNECT_X124_Y294_N0_I104                                                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register            ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_BLOCK_INPUT_MUX_PASSTHROUGH_X124_Y294_N0_I60                                                                                                            ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[473]~37~_MEDIUM_EAB_RE_X124_Y294_N0_I60                                                                                                                          ;
; Extend to locatable node ;                                    ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a985|portadatain[0]                                                   ;
; Extend to locatable node ; REG (RAM)                          ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a985~reg0                                                             ;
+--------------------------+------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


+-----------------+
; Retime Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 24.3.0 Build 212 11/18/2024 SC Pro Edition
    Info: Processing started: Tue Oct 28 09:14:31 2025
    Info: System process ID: 27028
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off cxltyp2_ed -c cxltyp2_ed
Info: qfit2_default_script.tcl version: #1
Info: Project  = cxltyp2_ed
Info: Revision = cxltyp2_ed
Info (17966): Starting Hyper-Retimer operations.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:02:39
Info (24616): Empty 'R-tile' indicated by pin 'AL20' has been preserved  due to PRESERVE_UNUSED_XCVR_CHANNEL instance assignment
Info (24616): Empty 'F-tile' indicated by pin 'MB71' has been preserved  due to PRESERVE_UNUSED_XCVR_CHANNEL instance assignment
Info: clock = _col1236
Info: number of internal_clk created = 1
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*


