

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'
================================================================
* Date:           Fri Jun  2 02:54:01 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  9.663 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  3.060 us|  3.060 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_19_2  |      100|      100|         2|          1|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%q = alloca i32 1"   --->   Operation 5 'alloca' 'q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 6 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %p"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %q"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [DNN.cpp:18]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln18 = icmp_eq  i7 %indvar_flatten_load, i7 100" [DNN.cpp:18]   --->   Operation 15 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln18_1 = add i7 %indvar_flatten_load, i7 1" [DNN.cpp:18]   --->   Operation 16 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split54, void %.preheader6.preheader.preheader.exitStub" [DNN.cpp:18]   --->   Operation 17 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q_load = load i4 %q" [DNN.cpp:19]   --->   Operation 18 'load' 'q_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_load = load i4 %p" [DNN.cpp:18]   --->   Operation 19 'load' 'p_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %p_load, i4 1" [DNN.cpp:18]   --->   Operation 20 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp_eq  i4 %q_load, i4 10" [DNN.cpp:19]   --->   Operation 21 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln18 = select i1 %icmp_ln19, i4 0, i4 %q_load" [DNN.cpp:18]   --->   Operation 22 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln18_1 = select i1 %icmp_ln19, i4 %add_ln18, i4 %p_load" [DNN.cpp:18]   --->   Operation 23 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln18_1, i3 0" [DNN.cpp:20]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln18_1, i1 0" [DNN.cpp:20]   --->   Operation 25 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i5 %tmp_21" [DNN.cpp:20]   --->   Operation 26 'zext' 'zext_ln20_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_2 = add i7 %tmp_s, i7 %zext_ln20_2" [DNN.cpp:20]   --->   Operation 27 'add' 'add_ln20_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i4 %select_ln18" [DNN.cpp:20]   --->   Operation 28 'zext' 'zext_ln20_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln20_3 = add i7 %add_ln20_2, i7 %zext_ln20_3" [DNN.cpp:20]   --->   Operation 29 'add' 'add_ln20_3' <Predicate = (!icmp_ln18)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_cast = zext i4 %select_ln18" [DNN.cpp:18]   --->   Operation 30 'zext' 'q_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln20_1 = add i5 %tmp_21, i5 %q_cast" [DNN.cpp:20]   --->   Operation 31 'add' 'add_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %add_ln20_1" [DNN.cpp:20]   --->   Operation 32 'zext' 'zext_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln20 = add i7 %zext_ln20, i7 %tmp_s" [DNN.cpp:20]   --->   Operation 33 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i7 %add_ln20" [DNN.cpp:20]   --->   Operation 34 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln20_1" [DNN.cpp:20]   --->   Operation 35 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%input_load = load i7 %input_addr" [DNN.cpp:20]   --->   Operation 36 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln19 = add i4 %select_ln18, i4 1" [DNN.cpp:19]   --->   Operation 37 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln18_1, i7 %indvar_flatten" [DNN.cpp:18]   --->   Operation 38 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %select_ln18_1, i4 %p" [DNN.cpp:18]   --->   Operation 39 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln19 = store i4 %add_ln19, i4 %q" [DNN.cpp:19]   --->   Operation 40 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_19_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i7 %add_ln20_3" [DNN.cpp:20]   --->   Operation 44 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_input_addr_2 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln20_4" [DNN.cpp:20]   --->   Operation 45 'getelementptr' 'temp_input_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [DNN.cpp:19]   --->   Operation 46 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (3.25ns)   --->   "%input_load = load i7 %input_addr" [DNN.cpp:20]   --->   Operation 47 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %input_load" [DNN.cpp:20]   --->   Operation 48 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln20 = store i32 %bitcast_ln20, i7 %temp_input_addr_2" [DNN.cpp:20]   --->   Operation 49 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q                   (alloca           ) [ 010]
p                   (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln18           (icmp             ) [ 010]
add_ln18_1          (add              ) [ 000]
br_ln18             (br               ) [ 000]
q_load              (load             ) [ 000]
p_load              (load             ) [ 000]
add_ln18            (add              ) [ 000]
icmp_ln19           (icmp             ) [ 000]
select_ln18         (select           ) [ 000]
select_ln18_1       (select           ) [ 000]
tmp_s               (bitconcatenate   ) [ 000]
tmp_21              (bitconcatenate   ) [ 000]
zext_ln20_2         (zext             ) [ 000]
add_ln20_2          (add              ) [ 000]
zext_ln20_3         (zext             ) [ 000]
add_ln20_3          (add              ) [ 011]
q_cast              (zext             ) [ 000]
add_ln20_1          (add              ) [ 000]
zext_ln20           (zext             ) [ 000]
add_ln20            (add              ) [ 000]
zext_ln20_1         (zext             ) [ 000]
input_addr          (getelementptr    ) [ 011]
add_ln19            (add              ) [ 000]
store_ln18          (store            ) [ 000]
store_ln18          (store            ) [ 000]
store_ln19          (store            ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
zext_ln20_4         (zext             ) [ 000]
temp_input_addr_2   (getelementptr    ) [ 000]
specloopname_ln19   (specloopname     ) [ 000]
input_load          (load             ) [ 000]
bitcast_ln20        (bitcast          ) [ 000]
store_ln20          (store            ) [ 000]
br_ln0              (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_18_1_VITIS_LOOP_19_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="q_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="temp_input_addr_2_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_input_addr_2/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln20_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="indvar_flatten_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln18_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln18_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="q_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln18_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln19_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln18_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln18_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_21_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln20_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln20_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln20_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln20_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="q_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="q_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln20_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln20_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln20_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln20_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln19_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln18_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln18_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln19_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln20_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_4/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bitcast_ln20_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="q_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln20_3_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="1"/>
<pin id="271" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="input_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="120" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="120" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="132" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="123" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="146" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="146" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="154" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="138" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="174" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="138" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="162" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="154" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="219"><net_src comp="138" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="114" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="146" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="215" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="243"><net_src comp="71" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="248"><net_src comp="52" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="255"><net_src comp="56" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="262"><net_src comp="60" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="272"><net_src comp="184" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="277"><net_src comp="64" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_input | {2 }
 - Input state : 
	Port: DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln18 : 2
		add_ln18_1 : 2
		br_ln18 : 3
		q_load : 1
		p_load : 1
		add_ln18 : 2
		icmp_ln19 : 2
		select_ln18 : 3
		select_ln18_1 : 3
		tmp_s : 4
		tmp_21 : 4
		zext_ln20_2 : 5
		add_ln20_2 : 6
		zext_ln20_3 : 4
		add_ln20_3 : 7
		q_cast : 4
		add_ln20_1 : 5
		zext_ln20 : 6
		add_ln20 : 7
		zext_ln20_1 : 8
		input_addr : 9
		input_load : 10
		add_ln19 : 4
		store_ln18 : 3
		store_ln18 : 4
		store_ln19 : 5
	State 2
		temp_input_addr_2 : 1
		bitcast_ln20 : 1
		store_ln20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln18_1_fu_114  |    0    |    14   |
|          |    add_ln18_fu_126   |    0    |    13   |
|          |   add_ln20_2_fu_174  |    0    |    7    |
|    add   |   add_ln20_3_fu_184  |    0    |    7    |
|          |   add_ln20_1_fu_194  |    0    |    13   |
|          |    add_ln20_fu_204   |    0    |    14   |
|          |    add_ln19_fu_215   |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln18_fu_108   |    0    |    10   |
|          |   icmp_ln19_fu_132   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln18_fu_138  |    0    |    4    |
|          | select_ln18_1_fu_146 |    0    |    4    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_154     |    0    |    0    |
|          |     tmp_21_fu_162    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln20_2_fu_170  |    0    |    0    |
|          |  zext_ln20_3_fu_180  |    0    |    0    |
|   zext   |     q_cast_fu_190    |    0    |    0    |
|          |   zext_ln20_fu_200   |    0    |    0    |
|          |  zext_ln20_1_fu_210  |    0    |    0    |
|          |  zext_ln20_4_fu_236  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   108   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln20_3_reg_269  |    7   |
|indvar_flatten_reg_259|    7   |
|  input_addr_reg_274  |    7   |
|       p_reg_252      |    4   |
|       q_reg_245      |    4   |
+----------------------+--------+
|         Total        |   29   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   29   |   117  |
+-----------+--------+--------+--------+
