// Seed: 3214641945
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wire id_10,
    output tri1 id_11,
    input wire id_12,
    input wand id_13,
    input tri1 id_14,
    input wor id_15,
    input tri id_16,
    input supply0 id_17,
    output uwire id_18,
    input uwire id_19,
    output uwire id_20,
    output wire module_0,
    input uwire id_22,
    input uwire id_23
);
  tri id_25 = 1'b0;
  assign id_2 = ~id_17;
  assign id_6 = id_22 >= id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    output tri id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    output supply1 id_10,
    output supply0 id_11
);
  wand id_13 = id_7 < id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_5,
      id_2,
      id_9,
      id_10,
      id_9,
      id_3,
      id_6,
      id_1,
      id_10,
      id_2,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_11,
      id_2,
      id_6,
      id_11,
      id_0,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
