use core::fmt::Debug;

use alloc::vec::Vec;
use bitflags::bitflags;
use log::info;
use spin::Once;
use trapframe::TrapFrame;
use volatile::{access::ReadWrite, Volatile};

use crate::{trap::IrqLine, vm::Vaddr};

use super::remapping::Capability;

#[derive(Debug)]
pub struct FaultEventRegisters {
    status: Volatile<&'static mut u32, ReadWrite>,
    /// bit31: Interrupt Mask; bit30: Interrupt Pending.
    control: Volatile<&'static mut u32, ReadWrite>,
    data: Volatile<&'static mut u32, ReadWrite>,
    address: Volatile<&'static mut u32, ReadWrite>,
    upper_address: Volatile<&'static mut u32, ReadWrite>,
    recordings: Vec<Volatile<&'static mut u128, ReadWrite>>,

    fault_irq: IrqLine,
}

impl FaultEventRegisters {
    pub fn status(&self) -> FaultStatus {
        FaultStatus::from_bits_truncate(self.status.read())
    }

    /// # Safety
    ///
    /// User must ensure the base_register_vaddr is read from DRHD
    unsafe fn new(base_register_vaddr: Vaddr) -> Self {
        let capability = Volatile::new_read_only(&*((base_register_vaddr + 0x08) as *const u64));
        let length = ((capability.read() & Capability::NFR.bits()) >> 40) + 1;
        let mut recordings = Vec::with_capacity(length as usize);
        let offset = (capability.read() & 0x3_ff00_0000) >> 24;
        for i in 0..length {
            recordings.push(Volatile::new(
                &mut *((base_register_vaddr + 16 * (offset + i) as usize) as *mut u128),
            ))
        }
        let status = Volatile::new(&mut *((base_register_vaddr + 0x34) as *mut u32));
        let mut control = Volatile::new(&mut *((base_register_vaddr + 0x38) as *mut u32));
        let mut data = Volatile::new(&mut *((base_register_vaddr + 0x3c) as *mut u32));
        let mut address = Volatile::new(&mut *((base_register_vaddr + 0x40) as *mut u32));
        let upper_address = Volatile::new(&mut *((base_register_vaddr + 0x44) as *mut u32));
        let mut fault_irq = IrqLine::alloc().unwrap();

        // Set page fault interrupt vector and address
        data.write(fault_irq.num() as u32);
        address.write(0xFEE0_0000);
        control.write(0);
        fault_irq.on_active(iommu_page_fault_handler);
        FaultEventRegisters {
            status,
            control,
            data,
            address,
            upper_address,
            recordings,
            fault_irq,
        }
    }
}

pub struct FaultRecording(u128);

impl FaultRecording {
    pub fn is_fault(&self) -> bool {
        self.0 & (1 << 127) != 0
    }

    pub fn request_type(&self) -> FaultRequestType {
        // bit 126 and bit 92
        let t1 = ((self.0 & (1 << 126)) >> 125) as u8;
        let t2 = ((self.0 & (1 << 92)) >> 92) as u8;
        let typ = t1 + t2;
        match typ {
            0 => FaultRequestType::Write,
            1 => FaultRequestType::Page,
            2 => FaultRequestType::Read,
            3 => FaultRequestType::AtomicOp,
            _ => unreachable!(),
        }
    }

    pub fn address_type(&self) -> FaultAddressType {
        match self.0 & (3 << 124) {
            0 => FaultAddressType::UntranslatedRequest,
            1 => FaultAddressType::TranslationRequest,
            2 => FaultAddressType::TranslatedRequest,
            _ => unreachable!(),
        }
    }

    pub fn source_identifier(&self) -> u16 {
        // bit 79:64
        ((self.0 & 0xFFFF_0000_0000_0000_0000) >> 64) as u16
    }

    /// If fault reason is one of the address translation fault conditions, this field contains bits 63:12
    /// of the page address in the faulted request.
    ///
    /// If fault reason is interrupt-remapping fault conditions other than fault reash 0x25, bits 63:48
    /// indicate the interrupt index computed for the faulted interrupt request, and bits 47:12 are cleared.
    ///
    /// If fault reason is interrupt-remapping fault conditions of blocked compatibility mode interrupt (fault reason 0x25),
    /// this field is undefined.
    pub fn fault_info(&self) -> u64 {
        // bit 63:12
        ((self.0 & 0xFFFF_FFFF_FFFF_F000) >> 12) as u64
    }

    pub fn pasid_value(&self) -> u32 {
        // bit 123:104
        ((self.0 & 0x00FF_FFF0_0000_0000_0000_0000_0000_0000) >> 104) as u32
    }

    pub fn fault_reason(&self) -> u8 {
        // bit 103:96
        ((self.0 & 0xF_0000_0000_0000_0000_0000_0000) >> 96) as u8
    }

    pub fn pasid_present(&self) -> bool {
        // bit 95
        (self.0 & 0x8000_0000_0000_0000_0000_0000) != 0
    }

    pub fn execute_permission_request(&self) -> bool {
        // bit 94
        (self.0 & 0x4000_0000_0000_0000_0000_0000) != 0
    }

    pub fn privilege_mode_request(&self) -> bool {
        // bit 93
        (self.0 & 0x2000_0000_0000_0000_0000_0000) != 0
    }
}

impl Debug for FaultRecording {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        f.debug_struct("FaultRecording")
            .field("Fault", &self.is_fault())
            .field("Request type", &self.request_type())
            .field("Address type", &self.address_type())
            .field("Source identifier", &self.source_identifier())
            .field("Fault Reson", &self.fault_reason())
            .field("Fault info", &self.fault_info())
            .field("Raw", &self.0)
            .finish()
    }
}

#[derive(Debug)]
#[repr(u8)]
pub enum FaultRequestType {
    Write = 0,
    Page = 1,
    Read = 2,
    AtomicOp = 3,
}

#[derive(Debug)]
#[repr(u8)]
#[allow(clippy::enum_variant_names)]
pub enum FaultAddressType {
    UntranslatedRequest = 0,
    TranslationRequest = 1,
    TranslatedRequest = 2,
}

bitflags! {
    pub struct FaultStatus : u32{
        /// Primary Fault Overflow, indicates overflow of the fault recording registers.
        const PFO = 1 << 0;
        /// Primary Pending Fault, indicates there are one or more pending faults logged in the fault recording registers.
        const PPF = 1 << 1;
        /// Invalidation Queue Error.
        const IQE = 1 << 4;
        /// Invalidation Completion Error. Hardware received an unexpected or invalid Device-TLB invalidation completion.
        const ICE = 1 << 5;
        /// Invalidation Time-out Error. Hardware detected a Device-TLB invalidation completion time-out.
        const ITE = 1 << 6;
        /// Fault Record Index, valid only when PPF field is set. This field indicates the index (from base) of the fault recording register
        /// to which the first pending fault was recorded when the PPF field was Set by hardware.
        const FRI = (0xFF) << 8;
    }
}

pub(super) static FAULT_EVENT_REGS: Once<FaultEventRegisters> = Once::new();

/// # Safety
///
/// User must ensure the base_register_vaddr is read from DRHD
pub(super) unsafe fn init(base_register_vaddr: Vaddr) {
    FAULT_EVENT_REGS.call_once(|| FaultEventRegisters::new(base_register_vaddr));
}

fn iommu_page_fault_handler(frame: &TrapFrame) {
    let fault_event = FAULT_EVENT_REGS.get().unwrap();
    let index = (fault_event.status().bits & FaultStatus::FRI.bits) >> 8;
    let recording = FaultRecording(fault_event.recordings[index as usize].read());
    info!("Catch iommu page fault, recording:{:x?}", recording)
}
