{
  "design": {
    "design_info": {
      "boundary_crc": "0x23A981917ACB30D4",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../memory_tryout.gen/sources_1/bd/main_block",
      "name": "main_block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "mmu": "",
      "blk_mem_gen_0": ""
    },
    "ports": {
      "clk200mhz": {
        "direction": "I"
      },
      "iram_addr": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "iram_din": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "iram_we": {
        "direction": "I"
      },
      "iram_oe": {
        "direction": "I"
      },
      "iram_bank": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "iram_dout": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "internal_clk_t": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "iram_en_t": {
        "direction": "O"
      },
      "iram_state_t": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "iram_clk": {
        "direction": "I"
      }
    },
    "components": {
      "mmu": {
        "vlnv": "xilinx.com:module_ref:main:1.0",
        "ip_revision": "1",
        "xci_name": "main_block_main_0_0",
        "xci_path": "ip\\main_block_main_0_0\\main_block_main_0_0.xci",
        "inst_hier_path": "mmu",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "main",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk200mhz": {
            "direction": "I"
          },
          "iram_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "iram_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "iram_we": {
            "direction": "I"
          },
          "iram_oe": {
            "direction": "I"
          },
          "iram_clk": {
            "type": "clk",
            "direction": "I"
          },
          "iram_bank": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "iram_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "iram_mem_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "iram_mem_din": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "iram_mem_clk": {
            "type": "clk",
            "direction": "O"
          },
          "iram_mem_we": {
            "direction": "O"
          },
          "iram_mem_oe": {
            "direction": "O"
          },
          "iram_mem_dout": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "internal_clk_t": {
            "direction": "O"
          },
          "iram_en_t": {
            "direction": "O"
          },
          "iram_state_t": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "main_block_blk_mem_gen_0_0",
        "xci_path": "ip\\main_block_blk_mem_gen_0_0\\main_block_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "false"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65535"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "mmu/iram_mem_dout"
        ]
      },
      "clk200mhz_1": {
        "ports": [
          "clk200mhz",
          "mmu/clk200mhz"
        ]
      },
      "iram_addr_1": {
        "ports": [
          "iram_addr",
          "mmu/iram_addr"
        ]
      },
      "iram_bank_1": {
        "ports": [
          "iram_bank",
          "mmu/iram_bank"
        ]
      },
      "iram_clk_1": {
        "ports": [
          "iram_clk",
          "mmu/iram_clk"
        ]
      },
      "iram_din_1": {
        "ports": [
          "iram_din",
          "mmu/iram_din"
        ]
      },
      "iram_oe_1": {
        "ports": [
          "iram_oe",
          "mmu/iram_oe"
        ]
      },
      "iram_we_1": {
        "ports": [
          "iram_we",
          "mmu/iram_we"
        ]
      },
      "mmu_internal_clk_t": {
        "ports": [
          "mmu/internal_clk_t",
          "internal_clk_t"
        ]
      },
      "mmu_iram_dout": {
        "ports": [
          "mmu/iram_dout",
          "iram_dout"
        ]
      },
      "mmu_iram_en_t": {
        "ports": [
          "mmu/iram_en_t",
          "iram_en_t"
        ]
      },
      "mmu_iram_mem_addr": {
        "ports": [
          "mmu/iram_mem_addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "mmu_iram_mem_clk": {
        "ports": [
          "mmu/iram_mem_clk",
          "blk_mem_gen_0/clka"
        ]
      },
      "mmu_iram_mem_din": {
        "ports": [
          "mmu/iram_mem_din",
          "blk_mem_gen_0/dina"
        ]
      },
      "mmu_iram_mem_oe": {
        "ports": [
          "mmu/iram_mem_oe",
          "blk_mem_gen_0/ena"
        ]
      },
      "mmu_iram_mem_we": {
        "ports": [
          "mmu/iram_mem_we",
          "blk_mem_gen_0/wea"
        ]
      },
      "mmu_iram_state_t": {
        "ports": [
          "mmu/iram_state_t",
          "iram_state_t"
        ]
      }
    }
  }
}