====================================================================
Version:    xcd v2022.2 (64-bit)
Copyright:  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Created:    Sat Aug  2 10:43:26 2025
====================================================================

1. Kernel and compute unit information
======================================

Compute Unit: stencil_SLR_1
Kernel: stencil_SLR
Base Address: 0x800000
Clock Pin: ap_clk
Reset Pin: ap_rst_n

Compute Unit: stencil_SLR_2
Kernel: stencil_SLR
Base Address: 0xc00000
Clock Pin: ap_clk
Reset Pin: ap_rst_n

Compute Unit: stencil_SLR_3
Kernel: stencil_SLR
Base Address: 0x1000000
Clock Pin: ap_clk
Reset Pin: ap_rst_n

Compute Unit: stencil_mem2Stream_1
Kernel: stencil_mem2Stream
Base Address: 0x810000
Clock Pin: ap_clk
Reset Pin: ap_rst_n

2. Interface Connections
========================

IP to Compute Unit
------------------
Source Pin: buffer_stencil_mem2Stream_1_out_a/M_AXIS
Destination Pin: stencil_SLR_1/a_in

Source Pin: buffer_stencil_mem2Stream_1_out_b/M_AXIS
Destination Pin: stencil_SLR_1/b_in

Source Pin: buffer_stencil_mem2Stream_1_out_c/M_AXIS
Destination Pin: stencil_SLR_1/c_in

Source Pin: buffer_stencil_mem2Stream_1_out_r/M_AXIS
Destination Pin: stencil_SLR_1/in_r

Source Pin: SLR0/M01_AXI
Destination Pin: stencil_SLR_1/s_axi_control

Source Pin: buffer_stencil_SLR_1_a_out/M_AXIS
Destination Pin: stencil_SLR_2/a_in

Source Pin: buffer_stencil_SLR_1_b_out/M_AXIS
Destination Pin: stencil_SLR_2/b_in

Source Pin: buffer_stencil_SLR_1_c_out/M_AXIS
Destination Pin: stencil_SLR_2/c_in

Source Pin: buffer_stencil_SLR_1_out_r/M_AXIS
Destination Pin: stencil_SLR_2/in_r

Source Pin: SLR1/M01_AXI
Destination Pin: stencil_SLR_2/s_axi_control

Source Pin: buffer_stencil_SLR_2_a_out/M_AXIS
Destination Pin: stencil_SLR_3/a_in

Source Pin: buffer_stencil_SLR_2_b_out/M_AXIS
Destination Pin: stencil_SLR_3/b_in

Source Pin: buffer_stencil_SLR_2_c_out/M_AXIS
Destination Pin: stencil_SLR_3/c_in

Source Pin: buffer_stencil_SLR_2_out_r/M_AXIS
Destination Pin: stencil_SLR_3/in_r

Source Pin: SLR2/M01_AXI
Destination Pin: stencil_SLR_3/s_axi_control

Source Pin: buffer_stencil_SLR_3_a_out/M_AXIS
Destination Pin: stencil_mem2Stream_1/in_a

Source Pin: buffer_stencil_SLR_3_b_out/M_AXIS
Destination Pin: stencil_mem2Stream_1/in_b

Source Pin: buffer_stencil_SLR_3_c_out/M_AXIS
Destination Pin: stencil_mem2Stream_1/in_c

Source Pin: buffer_stencil_SLR_3_out_r/M_AXIS
Destination Pin: stencil_mem2Stream_1/in_r

Source Pin: SLR0/M02_AXI
Destination Pin: stencil_mem2Stream_1/s_axi_control

Compute Unit to IP
------------------
Source Pin: stencil_SLR_1/a_out
Destination Pin: buffer_stencil_SLR_1_a_out/S_AXIS

Source Pin: stencil_SLR_1/b_out
Destination Pin: buffer_stencil_SLR_1_b_out/S_AXIS

Source Pin: stencil_SLR_1/c_out
Destination Pin: buffer_stencil_SLR_1_c_out/S_AXIS

Source Pin: stencil_SLR_1/out_r
Destination Pin: buffer_stencil_SLR_1_out_r/S_AXIS

Source Pin: stencil_SLR_2/a_out
Destination Pin: buffer_stencil_SLR_2_a_out/S_AXIS

Source Pin: stencil_SLR_2/b_out
Destination Pin: buffer_stencil_SLR_2_b_out/S_AXIS

Source Pin: stencil_SLR_2/c_out
Destination Pin: buffer_stencil_SLR_2_c_out/S_AXIS

Source Pin: stencil_SLR_2/out_r
Destination Pin: buffer_stencil_SLR_2_out_r/S_AXIS

Source Pin: stencil_SLR_3/a_out
Destination Pin: buffer_stencil_SLR_3_a_out/S_AXIS

Source Pin: stencil_SLR_3/b_out
Destination Pin: buffer_stencil_SLR_3_b_out/S_AXIS

Source Pin: stencil_SLR_3/c_out
Destination Pin: buffer_stencil_SLR_3_c_out/S_AXIS

Source Pin: stencil_SLR_3/out_r
Destination Pin: buffer_stencil_SLR_3_out_r/S_AXIS

Source Pin: stencil_mem2Stream_1/m_axi_gmem0
Destination Pin: hmss_0/S01_AXI

Source Pin: stencil_mem2Stream_1/m_axi_gmem1
Destination Pin: hmss_0/S02_AXI

Source Pin: stencil_mem2Stream_1/m_axi_gmem2
Destination Pin: hmss_0/S03_AXI

Source Pin: stencil_mem2Stream_1/m_axi_gmem3
Destination Pin: hmss_0/S04_AXI

Source Pin: stencil_mem2Stream_1/m_axi_gmem4
Destination Pin: hmss_0/S05_AXI

Source Pin: stencil_mem2Stream_1/out_a
Destination Pin: buffer_stencil_mem2Stream_1_out_a/S_AXIS

Source Pin: stencil_mem2Stream_1/out_b
Destination Pin: buffer_stencil_mem2Stream_1_out_b/S_AXIS

Source Pin: stencil_mem2Stream_1/out_c
Destination Pin: buffer_stencil_mem2Stream_1_out_c/S_AXIS

Source Pin: stencil_mem2Stream_1/out_r
Destination Pin: buffer_stencil_mem2Stream_1_out_r/S_AXIS

3. Clock Connections
====================

Compute Unit: stencil_SLR_1
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Requested Kernel Clock Frequency: 300.000000 MHz
Achieved Kernel Clock Frequency: 281.000000 MHz
Source Pin: ulp_ucs/aclk_kernel_00
Destination Pin: stencil_SLR_1/ap_clk

Compute Unit: stencil_SLR_2
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Requested Kernel Clock Frequency: 300.000000 MHz
Achieved Kernel Clock Frequency: 281.000000 MHz
Source Pin: ulp_ucs/aclk_kernel_00
Destination Pin: stencil_SLR_2/ap_clk

Compute Unit: stencil_SLR_3
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Requested Kernel Clock Frequency: 300.000000 MHz
Achieved Kernel Clock Frequency: 281.000000 MHz
Source Pin: ulp_ucs/aclk_kernel_00
Destination Pin: stencil_SLR_3/ap_clk

Compute Unit: stencil_mem2Stream_1
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Requested Kernel Clock Frequency: 300.000000 MHz
Achieved Kernel Clock Frequency: 281.000000 MHz
Source Pin: ulp_ucs/aclk_kernel_00
Destination Pin: stencil_mem2Stream_1/ap_clk

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_ctrl_00
Destination Pin: ulp_ucs/aclk_ctrl

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_freerun_ref_00
Destination Pin: ulp_ucs/aclk_freerun

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_freerun_ref_00
Destination Pin: ulp_ucs/aclk_hbm_refclk

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_pcie_00
Destination Pin: ulp_ucs/aclk_pcie

4. Reset Connections
====================

Compute Unit: stencil_SLR_1
Source Pin: proc_sys_reset_kernel_slr0/peripheral_aresetn
Destination Pin: stencil_SLR_1/ap_rst_n
Associated Clock Pin: stencil_SLR_1/ap_clk

Compute Unit: stencil_SLR_2
Source Pin: proc_sys_reset_kernel_slr1/peripheral_aresetn
Destination Pin: stencil_SLR_2/ap_rst_n
Associated Clock Pin: stencil_SLR_2/ap_clk

Compute Unit: stencil_SLR_3
Source Pin: proc_sys_reset_kernel_slr2/peripheral_aresetn
Destination Pin: stencil_SLR_3/ap_rst_n
Associated Clock Pin: stencil_SLR_3/ap_clk

Compute Unit: stencil_mem2Stream_1
Source Pin: proc_sys_reset_kernel_slr0/peripheral_aresetn
Destination Pin: stencil_mem2Stream_1/ap_rst_n
Associated Clock Pin: stencil_mem2Stream_1/ap_clk

5. SLR Utilization per Compute Unit
===================================

Compute Unit: stencil_SLR_1
+------------+--------+------+------+--------+--------+--------+
| Site Type  |   SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+------------+--------+------+------+--------+--------+--------+
| LUT        | 152954 |    0 |    0 |  34.79 |   0.00 |   0.00 |
| LUTAsLogic | 123261 |    0 |    0 |  28.03 |   0.00 |   0.00 |
| LUTAsMem   |  29693 |    0 |    0 |  14.45 |   0.00 |   0.00 |
| REG        | 307154 |    0 |    0 |  34.93 |   0.00 |   0.00 |
| CARRY8     |   5621 |    0 |    0 |  10.23 |   0.00 |   0.00 |
| F7MUX      |      4 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8MUX      |      2 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9MUX      |      0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| BRAM       |      0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM       |      0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs       |   2188 |    0 |    0 |  75.97 |   0.00 |   0.00 |
+------------+--------+------+------+--------+--------+--------+

Compute Unit: stencil_SLR_2
+------------+------+--------+------+--------+--------+--------+
| Site Type  | SLR0 |   SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+------------+------+--------+------+--------+--------+--------+
| LUT        |    0 | 152501 |    0 |   0.00 |  35.30 |   0.00 |
| LUTAsLogic |    0 | 122808 |    0 |   0.00 |  28.43 |   0.00 |
| LUTAsMem   |    0 |  29693 |    0 |   0.00 |  15.01 |   0.00 |
| REG        |    0 | 307071 |    0 |   0.00 |  35.54 |   0.00 |
| CARRY8     |    0 |   5621 |    0 |   0.00 |  10.41 |   0.00 |
| F7MUX      |    0 |      4 |    0 |   0.00 |   0.00 |   0.00 |
| F8MUX      |    0 |      2 |    0 |   0.00 |   0.00 |   0.00 |
| F9MUX      |    0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
| BRAM       |    0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM       |    0 |      0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs       |    0 |   2188 |    0 |   0.00 |  71.22 |   0.00 |
+------------+------+--------+------+--------+--------+--------+

Compute Unit: stencil_SLR_3
+------------+------+------+--------+--------+--------+--------+
| Site Type  | SLR0 | SLR1 |   SLR2 | SLR0 % | SLR1 % | SLR2 % |
+------------+------+------+--------+--------+--------+--------+
| LUT        |    0 |    0 | 150562 |   0.00 |   0.00 |  34.85 |
| LUTAsLogic |    0 |    0 | 121697 |   0.00 |   0.00 |  28.17 |
| LUTAsMem   |    0 |    0 |  28865 |   0.00 |   0.00 |  14.60 |
| REG        |    0 |    0 | 303592 |   0.00 |   0.00 |  35.14 |
| CARRY8     |    0 |    0 |   5621 |   0.00 |   0.00 |  10.41 |
| F7MUX      |    0 |    0 |      4 |   0.00 |   0.00 |   0.00 |
| F8MUX      |    0 |    0 |      2 |   0.00 |   0.00 |   0.00 |
| F9MUX      |    0 |    0 |      0 |   0.00 |   0.00 |   0.00 |
| BRAM       |    0 |    0 |      0 |   0.00 |   0.00 |   0.00 |
| URAM       |    0 |    0 |      0 |   0.00 |   0.00 |   0.00 |
| DSPs       |    0 |    0 |   2188 |   0.00 |   0.00 |  71.22 |
+------------+------+------+--------+--------+--------+--------+

Compute Unit: stencil_mem2Stream_1
+------------+-------+------+------+--------+--------+--------+
| Site Type  |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+------------+-------+------+------+--------+--------+--------+
| LUT        | 17854 |    0 |    0 |   4.06 |   0.00 |   0.00 |
| LUTAsLogic | 13162 |    0 |    0 |   2.99 |   0.00 |   0.00 |
| LUTAsMem   |  4692 |    0 |    0 |   2.28 |   0.00 |   0.00 |
| REG        | 25368 |    0 |    0 |   2.88 |   0.00 |   0.00 |
| CARRY8     |   358 |    0 |    0 |   0.65 |   0.00 |   0.00 |
| F7MUX      |  1784 |    0 |    0 |   0.81 |   0.00 |   0.00 |
| F8MUX      |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9MUX      |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| BRAM       |  68.5 |    0 |    0 |  10.19 |   0.00 |   0.00 |
| URAM       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs       |     6 |    0 |    0 |   0.21 |   0.00 |   0.00 |
+------------+-------+------+------+--------+--------+--------+

6. Compute Unit Utilization per SLR
===================================

SLR0
+------------+---------------+---------------+---------------+----------------------+-----------+
| Site Type  | stencil_SLR_1 | stencil_SLR_2 | stencil_SLR_3 | stencil_mem2Stream_1 | Available |
+------------+---------------+---------------+---------------+----------------------+-----------+
| LUT        |        152954 |             0 |             0 |                17854 |    439680 |
| LUTAsLogic |        123261 |             0 |             0 |                13162 |    439680 |
| LUTAsMem   |         29693 |             0 |             0 |                 4692 |    205440 |
| REG        |        307154 |             0 |             0 |                25368 |    879360 |
| CARRY8     |          5621 |             0 |             0 |                  358 |     54960 |
| F7MUX      |             4 |             0 |             0 |                 1784 |    219840 |
| F8MUX      |             2 |             0 |             0 |                    0 |    109920 |
| F9MUX      |             0 |             0 |             0 |                    0 |     54960 |
| BRAM       |             0 |             0 |             0 |                 68.5 |       672 |
| URAM       |             0 |             0 |             0 |                    0 |       320 |
| DSPs       |          2188 |             0 |             0 |                    6 |      2880 |
+------------+---------------+---------------+---------------+----------------------+-----------+

SLR1
+------------+---------------+---------------+---------------+----------------------+-----------+
| Site Type  | stencil_SLR_1 | stencil_SLR_2 | stencil_SLR_3 | stencil_mem2Stream_1 | Available |
+------------+---------------+---------------+---------------+----------------------+-----------+
| LUT        |             0 |        152501 |             0 |                    0 |    439680 |
| LUTAsLogic |             0 |        122808 |             0 |                    0 |    439680 |
| LUTAsMem   |             0 |         29693 |             0 |                    0 |    205440 |
| REG        |             0 |        307071 |             0 |                    0 |    879360 |
| CARRY8     |             0 |          5621 |             0 |                    0 |     54960 |
| F7MUX      |             0 |             4 |             0 |                    0 |    219840 |
| F8MUX      |             0 |             2 |             0 |                    0 |    109920 |
| F9MUX      |             0 |             0 |             0 |                    0 |     54960 |
| BRAM       |             0 |             0 |             0 |                    0 |       672 |
| URAM       |             0 |             0 |             0 |                    0 |       320 |
| DSPs       |             0 |          2188 |             0 |                    0 |      2880 |
+------------+---------------+---------------+---------------+----------------------+-----------+

SLR2
+------------+---------------+---------------+---------------+----------------------+-----------+
| Site Type  | stencil_SLR_1 | stencil_SLR_2 | stencil_SLR_3 | stencil_mem2Stream_1 | Available |
+------------+---------------+---------------+---------------+----------------------+-----------+
| LUT        |             0 |             0 |        150562 |                    0 |    439680 |
| LUTAsLogic |             0 |             0 |        121697 |                    0 |    439680 |
| LUTAsMem   |             0 |             0 |         28865 |                    0 |    205440 |
| REG        |             0 |             0 |        303592 |                    0 |    879360 |
| CARRY8     |             0 |             0 |          5621 |                    0 |     54960 |
| F7MUX      |             0 |             0 |             4 |                    0 |    219840 |
| F8MUX      |             0 |             0 |             2 |                    0 |    109920 |
| F9MUX      |             0 |             0 |             0 |                    0 |     54960 |
| BRAM       |             0 |             0 |             0 |                    0 |       672 |
| URAM       |             0 |             0 |             0 |                    0 |       320 |
| DSPs       |             0 |             0 |          2188 |                    0 |      2880 |
+------------+---------------+---------------+---------------+----------------------+-----------+

