#-----------------------------------------------------------
# PlanAhead v14.5
# Build 247527 by xbuild on Mon Mar 25 17:15:20 MDT 2013
# Start of session at: Thu Aug 25 09:49:46 2022
# Process ID: 3980
# Log file: D:/LAB_A4/Lab_02_160/halfaddr_160/planAhead_run_2/planAhead.log
# Journal file: D:/LAB_A4/Lab_02_160/halfaddr_160/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/LAB_A4/Lab_02_160/halfaddr_160/pa.fromNetlist.tcl
# create_project -name halfaddr_160 -dir "D:/LAB_A4/Lab_02_160/halfaddr_160/planAhead_run_2" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/LAB_A4/Lab_02_160/halfaddr_160/halfaddr.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/LAB_A4/Lab_02_160/halfaddr_160} }
# set_property target_constrs_file "halfaddr.ucf" [current_fileset -constrset]
Adding file 'D:/LAB_A4/Lab_02_160/halfaddr_160/halfaddr.ucf' to fileset 'constrs_1'
# add_files [list {halfaddr.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design halfaddr.ngc ...
WARNING:NetListWriters:298 - No output is written to halfaddr.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file halfaddr.edif ...
ngc2edif: Total memory usage is 61200 kilobytes

Parsing EDIF File [./planAhead_run_2/halfaddr_160.data/cache/halfaddr_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/halfaddr_160.data/cache/halfaddr_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/LAB_A4/Lab_02_160/halfaddr_160/halfaddr.ucf]
Finished Parsing UCF File [D:/LAB_A4/Lab_02_160/halfaddr_160/halfaddr.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f37024b1
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 644.691 ; gain = 228.871
set_property iostandard LVCMOS33 [get_ports [list a]]
set_property iostandard LVCMOS33 [get_ports [list b]]
set_property iostandard LVCMOS33 [get_ports [list c]]
set_property iostandard LVCMOS33 [get_ports [list s]]
startgroup
set_property package_pin P4 [get_ports a]
endgroup
startgroup
set_property package_pin P3 [get_ports b]
endgroup
startgroup
set_property package_pin P2 [get_ports c]
endgroup
startgroup
set_property package_pin R2 [get_ports s]
endgroup
set_property is_loc_fixed false [get_ports [list  s]]
set_property is_loc_fixed true [get_ports [list  s]]
save_constraints
