 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 3
        -input_pins
        -nets
        -max_paths 3
        -transition_time
        -capacitance
Design : spi_combine
Version: K-2015.06
Date   : Wed Dec 27 15:36:29 2023
****************************************

Operating Conditions: ff_v5p5_-40c   Library: scc018v3ebcd_uhd50_rvt_ff_v5p5_-40c_basic
Wire Load Model Mode: top

  Startpoint: ssn_i (input port clocked by clk_i)
  Endpoint: miso (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                     0.00       0.00
  clock network delay (ideal)                                                 0.50       0.50
  input external delay                                                        5.00       5.50 f
  ssn_i (in)                                                        0.00      0.00       5.50 f
  ssn_i (net)                                   1         0.00                0.00       5.50 f
  spi_SlaveMode_u/ssn_i (spi_SlaveMode)                                       0.00       5.50 f
  spi_SlaveMode_u/ssn_i (net)                             0.00                0.00       5.50 f
  spi_SlaveMode_u/U40/I (INV1_7TV50)                                0.00      0.00       5.50 f
  spi_SlaveMode_u/U40/ZN (INV1_7TV50)                               0.11      0.07       5.57 r
  spi_SlaveMode_u/n67 (net)                     2         0.01                0.00       5.57 r
  spi_SlaveMode_u/miso_o_tri/OE (TBUFV1_7TV50)                      0.11      0.00       5.57 r
  spi_SlaveMode_u/miso_o_tri/Z (TBUFV1_7TV50)                       0.08      0.15       5.73 f
  spi_SlaveMode_u/miso_o (net)                  1         0.00                0.00       5.73 f
  spi_SlaveMode_u/miso_o (spi_SlaveMode)                                      0.00       5.73 f
  miso_o (net)                                            0.00                0.00       5.73 f
  miso_inout_port/outline (inout_port_1)                                      0.00       5.73 f
  miso_inout_port/outline (net)                           0.00                0.00       5.73 f
  miso_inout_port/portline_tri/I (TBUFV1_7TV50)                     0.08      0.00       5.73 f
  miso_inout_port/portline_tri/Z (TBUFV1_7TV50)                     0.08      0.20       5.93 f
  miso_inout_port/portline (net)                2         0.00                0.00       5.93 f
  miso_inout_port/portline (inout_port_1)                                     0.00       5.93 f
  miso (net)                                              0.00                0.00       5.93 f
  miso (inout)                                                      0.08      0.00       5.93 f
  data arrival time                                                                      5.93

  clock clk_i (rise edge)                                                    12.00      12.00
  clock network delay (ideal)                                                 0.50      12.50
  clock uncertainty                                                          -0.60      11.90
  output external delay                                                      -5.00       6.90
  data required time                                                                     6.90
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.90
  data arrival time                                                                     -5.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.97


  Startpoint: ssn_i (input port clocked by clk_i)
  Endpoint: miso (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                     0.00       0.00
  clock network delay (ideal)                                                 0.50       0.50
  input external delay                                                        5.00       5.50 r
  ssn_i (in)                                                        0.00      0.00       5.50 r
  ssn_i (net)                                   1         0.00                0.00       5.50 r
  spi_SlaveMode_u/ssn_i (spi_SlaveMode)                                       0.00       5.50 r
  spi_SlaveMode_u/ssn_i (net)                             0.00                0.00       5.50 r
  spi_SlaveMode_u/U40/I (INV1_7TV50)                                0.00      0.00       5.50 r
  spi_SlaveMode_u/U40/ZN (INV1_7TV50)                               0.08      0.06       5.56 f
  spi_SlaveMode_u/n67 (net)                     2         0.01                0.00       5.56 f
  spi_SlaveMode_u/miso_o_tri/OE (TBUFV1_7TV50)                      0.08      0.00       5.56 f
  spi_SlaveMode_u/miso_o_tri/Z (TBUFV1_7TV50)                       0.08      0.15       5.71 f
  spi_SlaveMode_u/miso_o (net)                  1         0.00                0.00       5.71 f
  spi_SlaveMode_u/miso_o (spi_SlaveMode)                                      0.00       5.71 f
  miso_o (net)                                            0.00                0.00       5.71 f
  miso_inout_port/outline (inout_port_1)                                      0.00       5.71 f
  miso_inout_port/outline (net)                           0.00                0.00       5.71 f
  miso_inout_port/portline_tri/I (TBUFV1_7TV50)                     0.08      0.00       5.71 f
  miso_inout_port/portline_tri/Z (TBUFV1_7TV50)                     0.08      0.20       5.91 f
  miso_inout_port/portline (net)                2         0.00                0.00       5.91 f
  miso_inout_port/portline (inout_port_1)                                     0.00       5.91 f
  miso (net)                                              0.00                0.00       5.91 f
  miso (inout)                                                      0.08      0.00       5.91 f
  data arrival time                                                                      5.91

  clock clk_i (rise edge)                                                    12.00      12.00
  clock network delay (ideal)                                                 0.50      12.50
  clock uncertainty                                                          -0.60      11.90
  output external delay                                                      -5.00       6.90
  data required time                                                                     6.90
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.90
  data arrival time                                                                     -5.91
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.99


  Startpoint: ssn_i (input port clocked by clk_i)
  Endpoint: miso (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                     0.00       0.00
  clock network delay (ideal)                                                 0.50       0.50
  input external delay                                                        5.00       5.50 r
  ssn_i (in)                                                        0.00      0.00       5.50 r
  ssn_i (net)                                   1         0.00                0.00       5.50 r
  spi_SlaveMode_u/ssn_i (spi_SlaveMode)                                       0.00       5.50 r
  spi_SlaveMode_u/ssn_i (net)                             0.00                0.00       5.50 r
  spi_SlaveMode_u/U40/I (INV1_7TV50)                                0.00      0.00       5.50 r
  spi_SlaveMode_u/U40/ZN (INV1_7TV50)                               0.08      0.06       5.56 f
  spi_SlaveMode_u/n67 (net)                     2         0.01                0.00       5.56 f
  spi_SlaveMode_u/miso_o_tri/OE (TBUFV1_7TV50)                      0.08      0.00       5.56 f
  spi_SlaveMode_u/miso_o_tri/Z (TBUFV1_7TV50)                       0.08      0.16       5.72 r
  spi_SlaveMode_u/miso_o (net)                  1         0.00                0.00       5.72 r
  spi_SlaveMode_u/miso_o (spi_SlaveMode)                                      0.00       5.72 r
  miso_o (net)                                            0.00                0.00       5.72 r
  miso_inout_port/outline (inout_port_1)                                      0.00       5.72 r
  miso_inout_port/outline (net)                           0.00                0.00       5.72 r
  miso_inout_port/portline_tri/I (TBUFV1_7TV50)                     0.08      0.00       5.72 r
  miso_inout_port/portline_tri/Z (TBUFV1_7TV50)                     0.08      0.16       5.88 r
  miso_inout_port/portline (net)                2         0.00                0.00       5.88 r
  miso_inout_port/portline (inout_port_1)                                     0.00       5.88 r
  miso (net)                                              0.00                0.00       5.88 r
  miso (inout)                                                      0.08      0.00       5.88 r
  data arrival time                                                                      5.88

  clock clk_i (rise edge)                                                    12.00      12.00
  clock network delay (ideal)                                                 0.50      12.50
  clock uncertainty                                                          -0.60      11.90
  output external delay                                                      -5.00       6.90
  data required time                                                                     6.90
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.90
  data arrival time                                                                     -5.88
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.02


  Startpoint: spi_SlaveMode_u/tx_bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by spi_SlaveMode_u/sck_i')
  Endpoint: spi_SlaveMode_u/tx_bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by spi_SlaveMode_u/sck_i)
  Path Group: spi_SlaveMode_u/sck_i
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_SlaveMode_u/sck_i' (rise edge)                                   10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  spi_SlaveMode_u/tx_bit_cnt_reg[0]/CK (DSRNQV1_7TV50)              0.40      0.00      10.00 r
  spi_SlaveMode_u/tx_bit_cnt_reg[0]/Q (DSRNQV1_7TV50)               0.21      0.61      10.61 f
  spi_SlaveMode_u/tx_bit_cnt[0] (net)           7         0.02                0.00      10.61 f
  spi_SlaveMode_u/U4/A2 (NOR3V1_7TV50)                              0.21      0.00      10.61 f
  spi_SlaveMode_u/U4/ZN (NOR3V1_7TV50)                              0.34      0.22      10.83 r
  spi_SlaveMode_u/n1 (net)                      2         0.01                0.00      10.83 r
  spi_SlaveMode_u/U3/A2 (AOI22BBV1_7TV50)                           0.34      0.00      10.83 r
  spi_SlaveMode_u/U3/ZN (AOI22BBV1_7TV50)                           0.16      0.19      11.01 r
  spi_SlaveMode_u/n23 (net)                     1         0.00                0.00      11.01 r
  spi_SlaveMode_u/tx_bit_cnt_reg[2]/D (DSRNQV1_7TV50)               0.16      0.00      11.01 r
  data arrival time                                                                     11.01

  clock spi_SlaveMode_u/sck_i (rise edge)                                    20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.60      19.40
  spi_SlaveMode_u/tx_bit_cnt_reg[2]/CK (DSRNQV1_7TV50)                        0.00      19.40 r
  library setup time                                                         -0.12      19.28
  data required time                                                                    19.28
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.28
  data arrival time                                                                    -11.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            8.27


  Startpoint: spi_SlaveMode_u/tx_bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by spi_SlaveMode_u/sck_i)
  Endpoint: spi_SlaveMode_u/tx_bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by spi_SlaveMode_u/sck_i')
  Path Group: spi_SlaveMode_u/sck_i
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_SlaveMode_u/sck_i (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  spi_SlaveMode_u/tx_bit_cnt_reg[0]/CK (DSRNQV1_7TV50)              0.40      0.00       0.00 r
  spi_SlaveMode_u/tx_bit_cnt_reg[0]/Q (DSRNQV1_7TV50)               0.21      0.61       0.61 f
  spi_SlaveMode_u/tx_bit_cnt[0] (net)           7         0.02                0.00       0.61 f
  spi_SlaveMode_u/U4/A2 (NOR3V1_7TV50)                              0.21      0.00       0.61 f
  spi_SlaveMode_u/U4/ZN (NOR3V1_7TV50)                              0.34      0.22       0.83 r
  spi_SlaveMode_u/n1 (net)                      2         0.01                0.00       0.83 r
  spi_SlaveMode_u/U3/A2 (AOI22BBV1_7TV50)                           0.34      0.00       0.83 r
  spi_SlaveMode_u/U3/ZN (AOI22BBV1_7TV50)                           0.16      0.19       1.01 r
  spi_SlaveMode_u/n23 (net)                     1         0.00                0.00       1.01 r
  spi_SlaveMode_u/tx_bit_cnt_reg[2]/D (DSRNQV1_7TV50)               0.16      0.00       1.01 r
  data arrival time                                                                      1.01

  clock spi_SlaveMode_u/sck_i' (rise edge)                                   10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -0.60       9.40
  spi_SlaveMode_u/tx_bit_cnt_reg[2]/CK (DSRNQV1_7TV50)                        0.00       9.40 r
  library setup time                                                         -0.12       9.28
  data required time                                                                     9.28
  ----------------------------------------------------------------------------------------------
  data required time                                                                     9.28
  data arrival time                                                                     -1.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            8.27


  Startpoint: spi_SlaveMode_u/tx_bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by spi_SlaveMode_u/sck_i')
  Endpoint: spi_SlaveMode_u/tx_bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by spi_SlaveMode_u/sck_i)
  Path Group: spi_SlaveMode_u/sck_i
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock spi_SlaveMode_u/sck_i' (rise edge)                                   10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  spi_SlaveMode_u/tx_bit_cnt_reg[0]/CK (DSRNQV1_7TV50)              0.40      0.00      10.00 r
  spi_SlaveMode_u/tx_bit_cnt_reg[0]/Q (DSRNQV1_7TV50)               0.21      0.61      10.61 f
  spi_SlaveMode_u/tx_bit_cnt[0] (net)           7         0.02                0.00      10.61 f
  spi_SlaveMode_u/U4/A2 (NOR3V1_7TV50)                              0.21      0.00      10.61 f
  spi_SlaveMode_u/U4/ZN (NOR3V1_7TV50)                              0.34      0.22      10.83 r
  spi_SlaveMode_u/n1 (net)                      2         0.01                0.00      10.83 r
  spi_SlaveMode_u/U3/A2 (AOI22BBV1_7TV50)                           0.34      0.00      10.83 r
  spi_SlaveMode_u/U3/ZN (AOI22BBV1_7TV50)                           0.16      0.17      10.99 r
  spi_SlaveMode_u/n23 (net)                     1         0.00                0.00      10.99 r
  spi_SlaveMode_u/tx_bit_cnt_reg[2]/D (DSRNQV1_7TV50)               0.16      0.00      10.99 r
  data arrival time                                                                     10.99

  clock spi_SlaveMode_u/sck_i (rise edge)                                    20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.60      19.40
  spi_SlaveMode_u/tx_bit_cnt_reg[2]/CK (DSRNQV1_7TV50)                        0.00      19.40 r
  library setup time                                                         -0.12      19.28
  data required time                                                                    19.28
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.28
  data arrival time                                                                    -10.99
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            8.29


1
