// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_7_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
output  [4:0] ap_return_0;
output  [4:0] ap_return_1;
output  [4:0] ap_return_2;
output  [4:0] ap_return_3;
output  [4:0] ap_return_4;
output  [4:0] ap_return_5;
output  [4:0] ap_return_6;
output  [4:0] ap_return_7;
output  [4:0] ap_return_8;
output  [4:0] ap_return_9;
output  [4:0] ap_return_10;
output  [4:0] ap_return_11;
output  [4:0] ap_return_12;
output  [4:0] ap_return_13;
output  [4:0] ap_return_14;
output  [4:0] ap_return_15;
output  [4:0] ap_return_16;
output  [4:0] ap_return_17;

wire   [3:0] trunc_ln718_fu_214_p1;
wire   [0:0] icmp_ln718_fu_218_p2;
wire   [0:0] tmp_fu_206_p3;
wire   [0:0] tmp_10_fu_238_p3;
wire   [0:0] or_ln412_fu_232_p2;
wire   [0:0] and_ln415_fu_246_p2;
wire   [4:0] zext_ln415_fu_252_p1;
wire   [4:0] trunc_ln_fu_196_p4;
wire   [4:0] add_ln415_fu_256_p2;
wire   [0:0] tmp_11_fu_262_p3;
wire   [0:0] tmp_9_fu_224_p3;
wire   [0:0] xor_ln416_fu_270_p2;
wire   [5:0] p_Result_6_fu_282_p4;
wire   [0:0] and_ln416_fu_276_p2;
wire   [0:0] icmp_ln879_fu_292_p2;
wire   [0:0] icmp_ln768_fu_298_p2;
wire   [0:0] select_ln777_fu_304_p3;
wire   [0:0] icmp_ln1494_fu_190_p2;
wire   [4:0] select_ln340_fu_312_p3;
wire   [3:0] trunc_ln718_1_fu_352_p1;
wire   [0:0] icmp_ln718_1_fu_356_p2;
wire   [0:0] tmp_12_fu_344_p3;
wire   [0:0] tmp_14_fu_376_p3;
wire   [0:0] or_ln412_1_fu_370_p2;
wire   [0:0] and_ln415_1_fu_384_p2;
wire   [4:0] zext_ln415_1_fu_390_p1;
wire   [4:0] trunc_ln708_3_fu_334_p4;
wire   [4:0] add_ln415_1_fu_394_p2;
wire   [0:0] tmp_15_fu_400_p3;
wire   [0:0] tmp_13_fu_362_p3;
wire   [0:0] xor_ln416_1_fu_408_p2;
wire   [5:0] p_Result_10_1_fu_420_p4;
wire   [0:0] and_ln416_1_fu_414_p2;
wire   [0:0] icmp_ln879_1_fu_430_p2;
wire   [0:0] icmp_ln768_1_fu_436_p2;
wire   [0:0] select_ln777_1_fu_442_p3;
wire   [0:0] icmp_ln1494_1_fu_328_p2;
wire   [4:0] select_ln340_1_fu_450_p3;
wire   [3:0] trunc_ln718_2_fu_490_p1;
wire   [0:0] icmp_ln718_2_fu_494_p2;
wire   [0:0] tmp_16_fu_482_p3;
wire   [0:0] tmp_18_fu_514_p3;
wire   [0:0] or_ln412_2_fu_508_p2;
wire   [0:0] and_ln415_2_fu_522_p2;
wire   [4:0] zext_ln415_2_fu_528_p1;
wire   [4:0] trunc_ln708_4_fu_472_p4;
wire   [4:0] add_ln415_2_fu_532_p2;
wire   [0:0] tmp_19_fu_538_p3;
wire   [0:0] tmp_17_fu_500_p3;
wire   [0:0] xor_ln416_2_fu_546_p2;
wire   [5:0] p_Result_10_2_fu_558_p4;
wire   [0:0] and_ln416_2_fu_552_p2;
wire   [0:0] icmp_ln879_2_fu_568_p2;
wire   [0:0] icmp_ln768_2_fu_574_p2;
wire   [0:0] select_ln777_2_fu_580_p3;
wire   [0:0] icmp_ln1494_2_fu_466_p2;
wire   [4:0] select_ln340_2_fu_588_p3;
wire   [3:0] trunc_ln718_3_fu_628_p1;
wire   [0:0] icmp_ln718_3_fu_632_p2;
wire   [0:0] tmp_20_fu_620_p3;
wire   [0:0] tmp_22_fu_652_p3;
wire   [0:0] or_ln412_3_fu_646_p2;
wire   [0:0] and_ln415_3_fu_660_p2;
wire   [4:0] zext_ln415_3_fu_666_p1;
wire   [4:0] trunc_ln708_5_fu_610_p4;
wire   [4:0] add_ln415_3_fu_670_p2;
wire   [0:0] tmp_23_fu_676_p3;
wire   [0:0] tmp_21_fu_638_p3;
wire   [0:0] xor_ln416_3_fu_684_p2;
wire   [5:0] p_Result_10_3_fu_696_p4;
wire   [0:0] and_ln416_3_fu_690_p2;
wire   [0:0] icmp_ln879_3_fu_706_p2;
wire   [0:0] icmp_ln768_3_fu_712_p2;
wire   [0:0] select_ln777_3_fu_718_p3;
wire   [0:0] icmp_ln1494_3_fu_604_p2;
wire   [4:0] select_ln340_3_fu_726_p3;
wire   [3:0] trunc_ln718_4_fu_766_p1;
wire   [0:0] icmp_ln718_4_fu_770_p2;
wire   [0:0] tmp_24_fu_758_p3;
wire   [0:0] tmp_26_fu_790_p3;
wire   [0:0] or_ln412_4_fu_784_p2;
wire   [0:0] and_ln415_4_fu_798_p2;
wire   [4:0] zext_ln415_4_fu_804_p1;
wire   [4:0] trunc_ln708_6_fu_748_p4;
wire   [4:0] add_ln415_4_fu_808_p2;
wire   [0:0] tmp_27_fu_814_p3;
wire   [0:0] tmp_25_fu_776_p3;
wire   [0:0] xor_ln416_4_fu_822_p2;
wire   [5:0] p_Result_10_4_fu_834_p4;
wire   [0:0] and_ln416_4_fu_828_p2;
wire   [0:0] icmp_ln879_4_fu_844_p2;
wire   [0:0] icmp_ln768_4_fu_850_p2;
wire   [0:0] select_ln777_4_fu_856_p3;
wire   [0:0] icmp_ln1494_4_fu_742_p2;
wire   [4:0] select_ln340_4_fu_864_p3;
wire   [3:0] trunc_ln718_5_fu_904_p1;
wire   [0:0] icmp_ln718_5_fu_908_p2;
wire   [0:0] tmp_28_fu_896_p3;
wire   [0:0] tmp_30_fu_928_p3;
wire   [0:0] or_ln412_5_fu_922_p2;
wire   [0:0] and_ln415_5_fu_936_p2;
wire   [4:0] zext_ln415_5_fu_942_p1;
wire   [4:0] trunc_ln708_7_fu_886_p4;
wire   [4:0] add_ln415_5_fu_946_p2;
wire   [0:0] tmp_31_fu_952_p3;
wire   [0:0] tmp_29_fu_914_p3;
wire   [0:0] xor_ln416_5_fu_960_p2;
wire   [5:0] p_Result_10_5_fu_972_p4;
wire   [0:0] and_ln416_5_fu_966_p2;
wire   [0:0] icmp_ln879_5_fu_982_p2;
wire   [0:0] icmp_ln768_5_fu_988_p2;
wire   [0:0] select_ln777_5_fu_994_p3;
wire   [0:0] icmp_ln1494_5_fu_880_p2;
wire   [4:0] select_ln340_5_fu_1002_p3;
wire   [3:0] trunc_ln718_6_fu_1042_p1;
wire   [0:0] icmp_ln718_6_fu_1046_p2;
wire   [0:0] tmp_32_fu_1034_p3;
wire   [0:0] tmp_34_fu_1066_p3;
wire   [0:0] or_ln412_6_fu_1060_p2;
wire   [0:0] and_ln415_6_fu_1074_p2;
wire   [4:0] zext_ln415_6_fu_1080_p1;
wire   [4:0] trunc_ln708_8_fu_1024_p4;
wire   [4:0] add_ln415_6_fu_1084_p2;
wire   [0:0] tmp_35_fu_1090_p3;
wire   [0:0] tmp_33_fu_1052_p3;
wire   [0:0] xor_ln416_6_fu_1098_p2;
wire   [5:0] p_Result_10_7_fu_1110_p4;
wire   [0:0] and_ln416_6_fu_1104_p2;
wire   [0:0] icmp_ln879_6_fu_1120_p2;
wire   [0:0] icmp_ln768_6_fu_1126_p2;
wire   [0:0] select_ln777_6_fu_1132_p3;
wire   [0:0] icmp_ln1494_6_fu_1018_p2;
wire   [4:0] select_ln340_6_fu_1140_p3;
wire   [3:0] trunc_ln718_7_fu_1180_p1;
wire   [0:0] icmp_ln718_7_fu_1184_p2;
wire   [0:0] tmp_36_fu_1172_p3;
wire   [0:0] tmp_38_fu_1204_p3;
wire   [0:0] or_ln412_7_fu_1198_p2;
wire   [0:0] and_ln415_7_fu_1212_p2;
wire   [4:0] zext_ln415_7_fu_1218_p1;
wire   [4:0] trunc_ln708_9_fu_1162_p4;
wire   [4:0] add_ln415_7_fu_1222_p2;
wire   [0:0] tmp_39_fu_1228_p3;
wire   [0:0] tmp_37_fu_1190_p3;
wire   [0:0] xor_ln416_7_fu_1236_p2;
wire   [5:0] p_Result_10_9_fu_1248_p4;
wire   [0:0] and_ln416_7_fu_1242_p2;
wire   [0:0] icmp_ln879_7_fu_1258_p2;
wire   [0:0] icmp_ln768_7_fu_1264_p2;
wire   [0:0] select_ln777_7_fu_1270_p3;
wire   [0:0] icmp_ln1494_7_fu_1156_p2;
wire   [4:0] select_ln340_7_fu_1278_p3;
wire   [3:0] trunc_ln718_8_fu_1318_p1;
wire   [0:0] icmp_ln718_8_fu_1322_p2;
wire   [0:0] tmp_40_fu_1310_p3;
wire   [0:0] tmp_42_fu_1342_p3;
wire   [0:0] or_ln412_8_fu_1336_p2;
wire   [0:0] and_ln415_8_fu_1350_p2;
wire   [4:0] zext_ln415_8_fu_1356_p1;
wire   [4:0] trunc_ln708_s_fu_1300_p4;
wire   [4:0] add_ln415_8_fu_1360_p2;
wire   [0:0] tmp_43_fu_1366_p3;
wire   [0:0] tmp_41_fu_1328_p3;
wire   [0:0] xor_ln416_8_fu_1374_p2;
wire   [5:0] p_Result_10_s_fu_1386_p4;
wire   [0:0] and_ln416_8_fu_1380_p2;
wire   [0:0] icmp_ln879_8_fu_1396_p2;
wire   [0:0] icmp_ln768_8_fu_1402_p2;
wire   [0:0] select_ln777_8_fu_1408_p3;
wire   [0:0] icmp_ln1494_8_fu_1294_p2;
wire   [4:0] select_ln340_8_fu_1416_p3;
wire   [3:0] trunc_ln718_9_fu_1456_p1;
wire   [0:0] icmp_ln718_9_fu_1460_p2;
wire   [0:0] tmp_44_fu_1448_p3;
wire   [0:0] tmp_46_fu_1480_p3;
wire   [0:0] or_ln412_9_fu_1474_p2;
wire   [0:0] and_ln415_9_fu_1488_p2;
wire   [4:0] zext_ln415_9_fu_1494_p1;
wire   [4:0] trunc_ln708_1_fu_1438_p4;
wire   [4:0] add_ln415_9_fu_1498_p2;
wire   [0:0] tmp_47_fu_1504_p3;
wire   [0:0] tmp_45_fu_1466_p3;
wire   [0:0] xor_ln416_9_fu_1512_p2;
wire   [5:0] p_Result_10_6_fu_1524_p4;
wire   [0:0] and_ln416_9_fu_1518_p2;
wire   [0:0] icmp_ln879_9_fu_1534_p2;
wire   [0:0] icmp_ln768_9_fu_1540_p2;
wire   [0:0] select_ln777_9_fu_1546_p3;
wire   [0:0] icmp_ln1494_9_fu_1432_p2;
wire   [4:0] select_ln340_9_fu_1554_p3;
wire   [3:0] trunc_ln718_10_fu_1594_p1;
wire   [0:0] icmp_ln718_10_fu_1598_p2;
wire   [0:0] tmp_48_fu_1586_p3;
wire   [0:0] tmp_50_fu_1618_p3;
wire   [0:0] or_ln412_10_fu_1612_p2;
wire   [0:0] and_ln415_10_fu_1626_p2;
wire   [4:0] zext_ln415_10_fu_1632_p1;
wire   [4:0] trunc_ln708_2_fu_1576_p4;
wire   [4:0] add_ln415_10_fu_1636_p2;
wire   [0:0] tmp_51_fu_1642_p3;
wire   [0:0] tmp_49_fu_1604_p3;
wire   [0:0] xor_ln416_10_fu_1650_p2;
wire   [5:0] p_Result_10_8_fu_1662_p4;
wire   [0:0] and_ln416_10_fu_1656_p2;
wire   [0:0] icmp_ln879_10_fu_1672_p2;
wire   [0:0] icmp_ln768_10_fu_1678_p2;
wire   [0:0] select_ln777_10_fu_1684_p3;
wire   [0:0] icmp_ln1494_10_fu_1570_p2;
wire   [4:0] select_ln340_10_fu_1692_p3;
wire   [3:0] trunc_ln718_11_fu_1732_p1;
wire   [0:0] icmp_ln718_11_fu_1736_p2;
wire   [0:0] tmp_52_fu_1724_p3;
wire   [0:0] tmp_54_fu_1756_p3;
wire   [0:0] or_ln412_11_fu_1750_p2;
wire   [0:0] and_ln415_11_fu_1764_p2;
wire   [4:0] zext_ln415_11_fu_1770_p1;
wire   [4:0] trunc_ln708_10_fu_1714_p4;
wire   [4:0] add_ln415_11_fu_1774_p2;
wire   [0:0] tmp_55_fu_1780_p3;
wire   [0:0] tmp_53_fu_1742_p3;
wire   [0:0] xor_ln416_11_fu_1788_p2;
wire   [5:0] p_Result_10_10_fu_1800_p4;
wire   [0:0] and_ln416_11_fu_1794_p2;
wire   [0:0] icmp_ln879_11_fu_1810_p2;
wire   [0:0] icmp_ln768_11_fu_1816_p2;
wire   [0:0] select_ln777_11_fu_1822_p3;
wire   [0:0] icmp_ln1494_11_fu_1708_p2;
wire   [4:0] select_ln340_11_fu_1830_p3;
wire   [3:0] trunc_ln718_12_fu_1870_p1;
wire   [0:0] icmp_ln718_12_fu_1874_p2;
wire   [0:0] tmp_56_fu_1862_p3;
wire   [0:0] tmp_58_fu_1894_p3;
wire   [0:0] or_ln412_12_fu_1888_p2;
wire   [0:0] and_ln415_12_fu_1902_p2;
wire   [4:0] zext_ln415_12_fu_1908_p1;
wire   [4:0] trunc_ln708_11_fu_1852_p4;
wire   [4:0] add_ln415_12_fu_1912_p2;
wire   [0:0] tmp_59_fu_1918_p3;
wire   [0:0] tmp_57_fu_1880_p3;
wire   [0:0] xor_ln416_12_fu_1926_p2;
wire   [5:0] p_Result_10_11_fu_1938_p4;
wire   [0:0] and_ln416_12_fu_1932_p2;
wire   [0:0] icmp_ln879_12_fu_1948_p2;
wire   [0:0] icmp_ln768_12_fu_1954_p2;
wire   [0:0] select_ln777_12_fu_1960_p3;
wire   [0:0] icmp_ln1494_12_fu_1846_p2;
wire   [4:0] select_ln340_12_fu_1968_p3;
wire   [3:0] trunc_ln718_13_fu_2008_p1;
wire   [0:0] icmp_ln718_13_fu_2012_p2;
wire   [0:0] tmp_60_fu_2000_p3;
wire   [0:0] tmp_62_fu_2032_p3;
wire   [0:0] or_ln412_13_fu_2026_p2;
wire   [0:0] and_ln415_13_fu_2040_p2;
wire   [4:0] zext_ln415_13_fu_2046_p1;
wire   [4:0] trunc_ln708_12_fu_1990_p4;
wire   [4:0] add_ln415_13_fu_2050_p2;
wire   [0:0] tmp_63_fu_2056_p3;
wire   [0:0] tmp_61_fu_2018_p3;
wire   [0:0] xor_ln416_13_fu_2064_p2;
wire   [5:0] p_Result_10_12_fu_2076_p4;
wire   [0:0] and_ln416_13_fu_2070_p2;
wire   [0:0] icmp_ln879_13_fu_2086_p2;
wire   [0:0] icmp_ln768_13_fu_2092_p2;
wire   [0:0] select_ln777_13_fu_2098_p3;
wire   [0:0] icmp_ln1494_13_fu_1984_p2;
wire   [4:0] select_ln340_13_fu_2106_p3;
wire   [3:0] trunc_ln718_14_fu_2146_p1;
wire   [0:0] icmp_ln718_14_fu_2150_p2;
wire   [0:0] tmp_64_fu_2138_p3;
wire   [0:0] tmp_66_fu_2170_p3;
wire   [0:0] or_ln412_14_fu_2164_p2;
wire   [0:0] and_ln415_14_fu_2178_p2;
wire   [4:0] zext_ln415_14_fu_2184_p1;
wire   [4:0] trunc_ln708_13_fu_2128_p4;
wire   [4:0] add_ln415_14_fu_2188_p2;
wire   [0:0] tmp_67_fu_2194_p3;
wire   [0:0] tmp_65_fu_2156_p3;
wire   [0:0] xor_ln416_14_fu_2202_p2;
wire   [5:0] p_Result_10_13_fu_2214_p4;
wire   [0:0] and_ln416_14_fu_2208_p2;
wire   [0:0] icmp_ln879_14_fu_2224_p2;
wire   [0:0] icmp_ln768_14_fu_2230_p2;
wire   [0:0] select_ln777_14_fu_2236_p3;
wire   [0:0] icmp_ln1494_14_fu_2122_p2;
wire   [4:0] select_ln340_14_fu_2244_p3;
wire   [3:0] trunc_ln718_15_fu_2284_p1;
wire   [0:0] icmp_ln718_15_fu_2288_p2;
wire   [0:0] tmp_68_fu_2276_p3;
wire   [0:0] tmp_70_fu_2308_p3;
wire   [0:0] or_ln412_15_fu_2302_p2;
wire   [0:0] and_ln415_15_fu_2316_p2;
wire   [4:0] zext_ln415_15_fu_2322_p1;
wire   [4:0] trunc_ln708_14_fu_2266_p4;
wire   [4:0] add_ln415_15_fu_2326_p2;
wire   [0:0] tmp_71_fu_2332_p3;
wire   [0:0] tmp_69_fu_2294_p3;
wire   [0:0] xor_ln416_15_fu_2340_p2;
wire   [5:0] p_Result_10_14_fu_2352_p4;
wire   [0:0] and_ln416_15_fu_2346_p2;
wire   [0:0] icmp_ln879_15_fu_2362_p2;
wire   [0:0] icmp_ln768_15_fu_2368_p2;
wire   [0:0] select_ln777_15_fu_2374_p3;
wire   [0:0] icmp_ln1494_15_fu_2260_p2;
wire   [4:0] select_ln340_15_fu_2382_p3;
wire   [3:0] trunc_ln718_16_fu_2422_p1;
wire   [0:0] icmp_ln718_16_fu_2426_p2;
wire   [0:0] tmp_72_fu_2414_p3;
wire   [0:0] tmp_74_fu_2446_p3;
wire   [0:0] or_ln412_16_fu_2440_p2;
wire   [0:0] and_ln415_16_fu_2454_p2;
wire   [4:0] zext_ln415_16_fu_2460_p1;
wire   [4:0] trunc_ln708_15_fu_2404_p4;
wire   [4:0] add_ln415_16_fu_2464_p2;
wire   [0:0] tmp_75_fu_2470_p3;
wire   [0:0] tmp_73_fu_2432_p3;
wire   [0:0] xor_ln416_16_fu_2478_p2;
wire   [5:0] p_Result_10_15_fu_2490_p4;
wire   [0:0] and_ln416_16_fu_2484_p2;
wire   [0:0] icmp_ln879_16_fu_2500_p2;
wire   [0:0] icmp_ln768_16_fu_2506_p2;
wire   [0:0] select_ln777_16_fu_2512_p3;
wire   [0:0] icmp_ln1494_16_fu_2398_p2;
wire   [4:0] select_ln340_16_fu_2520_p3;
wire   [3:0] trunc_ln718_17_fu_2560_p1;
wire   [0:0] icmp_ln718_17_fu_2564_p2;
wire   [0:0] tmp_76_fu_2552_p3;
wire   [0:0] tmp_78_fu_2584_p3;
wire   [0:0] or_ln412_17_fu_2578_p2;
wire   [0:0] and_ln415_17_fu_2592_p2;
wire   [4:0] zext_ln415_17_fu_2598_p1;
wire   [4:0] trunc_ln708_16_fu_2542_p4;
wire   [4:0] add_ln415_17_fu_2602_p2;
wire   [0:0] tmp_79_fu_2608_p3;
wire   [0:0] tmp_77_fu_2570_p3;
wire   [0:0] xor_ln416_17_fu_2616_p2;
wire   [5:0] p_Result_10_16_fu_2628_p4;
wire   [0:0] and_ln416_17_fu_2622_p2;
wire   [0:0] icmp_ln879_17_fu_2638_p2;
wire   [0:0] icmp_ln768_17_fu_2644_p2;
wire   [0:0] select_ln777_17_fu_2650_p3;
wire   [0:0] icmp_ln1494_17_fu_2536_p2;
wire   [4:0] select_ln340_17_fu_2658_p3;
wire   [4:0] select_ln1494_fu_320_p3;
wire   [4:0] select_ln1494_1_fu_458_p3;
wire   [4:0] select_ln1494_2_fu_596_p3;
wire   [4:0] select_ln1494_3_fu_734_p3;
wire   [4:0] select_ln1494_4_fu_872_p3;
wire   [4:0] select_ln1494_5_fu_1010_p3;
wire   [4:0] select_ln1494_6_fu_1148_p3;
wire   [4:0] select_ln1494_7_fu_1286_p3;
wire   [4:0] select_ln1494_8_fu_1424_p3;
wire   [4:0] select_ln1494_9_fu_1562_p3;
wire   [4:0] select_ln1494_10_fu_1700_p3;
wire   [4:0] select_ln1494_11_fu_1838_p3;
wire   [4:0] select_ln1494_12_fu_1976_p3;
wire   [4:0] select_ln1494_13_fu_2114_p3;
wire   [4:0] select_ln1494_14_fu_2252_p3;
wire   [4:0] select_ln1494_15_fu_2390_p3;
wire   [4:0] select_ln1494_16_fu_2528_p3;
wire   [4:0] select_ln1494_17_fu_2666_p3;

assign add_ln415_10_fu_1636_p2 = (zext_ln415_10_fu_1632_p1 + trunc_ln708_2_fu_1576_p4);

assign add_ln415_11_fu_1774_p2 = (zext_ln415_11_fu_1770_p1 + trunc_ln708_10_fu_1714_p4);

assign add_ln415_12_fu_1912_p2 = (zext_ln415_12_fu_1908_p1 + trunc_ln708_11_fu_1852_p4);

assign add_ln415_13_fu_2050_p2 = (zext_ln415_13_fu_2046_p1 + trunc_ln708_12_fu_1990_p4);

assign add_ln415_14_fu_2188_p2 = (zext_ln415_14_fu_2184_p1 + trunc_ln708_13_fu_2128_p4);

assign add_ln415_15_fu_2326_p2 = (zext_ln415_15_fu_2322_p1 + trunc_ln708_14_fu_2266_p4);

assign add_ln415_16_fu_2464_p2 = (zext_ln415_16_fu_2460_p1 + trunc_ln708_15_fu_2404_p4);

assign add_ln415_17_fu_2602_p2 = (zext_ln415_17_fu_2598_p1 + trunc_ln708_16_fu_2542_p4);

assign add_ln415_1_fu_394_p2 = (zext_ln415_1_fu_390_p1 + trunc_ln708_3_fu_334_p4);

assign add_ln415_2_fu_532_p2 = (zext_ln415_2_fu_528_p1 + trunc_ln708_4_fu_472_p4);

assign add_ln415_3_fu_670_p2 = (zext_ln415_3_fu_666_p1 + trunc_ln708_5_fu_610_p4);

assign add_ln415_4_fu_808_p2 = (zext_ln415_4_fu_804_p1 + trunc_ln708_6_fu_748_p4);

assign add_ln415_5_fu_946_p2 = (zext_ln415_5_fu_942_p1 + trunc_ln708_7_fu_886_p4);

assign add_ln415_6_fu_1084_p2 = (zext_ln415_6_fu_1080_p1 + trunc_ln708_8_fu_1024_p4);

assign add_ln415_7_fu_1222_p2 = (zext_ln415_7_fu_1218_p1 + trunc_ln708_9_fu_1162_p4);

assign add_ln415_8_fu_1360_p2 = (zext_ln415_8_fu_1356_p1 + trunc_ln708_s_fu_1300_p4);

assign add_ln415_9_fu_1498_p2 = (zext_ln415_9_fu_1494_p1 + trunc_ln708_1_fu_1438_p4);

assign add_ln415_fu_256_p2 = (zext_ln415_fu_252_p1 + trunc_ln_fu_196_p4);

assign and_ln415_10_fu_1626_p2 = (tmp_50_fu_1618_p3 & or_ln412_10_fu_1612_p2);

assign and_ln415_11_fu_1764_p2 = (tmp_54_fu_1756_p3 & or_ln412_11_fu_1750_p2);

assign and_ln415_12_fu_1902_p2 = (tmp_58_fu_1894_p3 & or_ln412_12_fu_1888_p2);

assign and_ln415_13_fu_2040_p2 = (tmp_62_fu_2032_p3 & or_ln412_13_fu_2026_p2);

assign and_ln415_14_fu_2178_p2 = (tmp_66_fu_2170_p3 & or_ln412_14_fu_2164_p2);

assign and_ln415_15_fu_2316_p2 = (tmp_70_fu_2308_p3 & or_ln412_15_fu_2302_p2);

assign and_ln415_16_fu_2454_p2 = (tmp_74_fu_2446_p3 & or_ln412_16_fu_2440_p2);

assign and_ln415_17_fu_2592_p2 = (tmp_78_fu_2584_p3 & or_ln412_17_fu_2578_p2);

assign and_ln415_1_fu_384_p2 = (tmp_14_fu_376_p3 & or_ln412_1_fu_370_p2);

assign and_ln415_2_fu_522_p2 = (tmp_18_fu_514_p3 & or_ln412_2_fu_508_p2);

assign and_ln415_3_fu_660_p2 = (tmp_22_fu_652_p3 & or_ln412_3_fu_646_p2);

assign and_ln415_4_fu_798_p2 = (tmp_26_fu_790_p3 & or_ln412_4_fu_784_p2);

assign and_ln415_5_fu_936_p2 = (tmp_30_fu_928_p3 & or_ln412_5_fu_922_p2);

assign and_ln415_6_fu_1074_p2 = (tmp_34_fu_1066_p3 & or_ln412_6_fu_1060_p2);

assign and_ln415_7_fu_1212_p2 = (tmp_38_fu_1204_p3 & or_ln412_7_fu_1198_p2);

assign and_ln415_8_fu_1350_p2 = (tmp_42_fu_1342_p3 & or_ln412_8_fu_1336_p2);

assign and_ln415_9_fu_1488_p2 = (tmp_46_fu_1480_p3 & or_ln412_9_fu_1474_p2);

assign and_ln415_fu_246_p2 = (tmp_10_fu_238_p3 & or_ln412_fu_232_p2);

assign and_ln416_10_fu_1656_p2 = (xor_ln416_10_fu_1650_p2 & tmp_49_fu_1604_p3);

assign and_ln416_11_fu_1794_p2 = (xor_ln416_11_fu_1788_p2 & tmp_53_fu_1742_p3);

assign and_ln416_12_fu_1932_p2 = (xor_ln416_12_fu_1926_p2 & tmp_57_fu_1880_p3);

assign and_ln416_13_fu_2070_p2 = (xor_ln416_13_fu_2064_p2 & tmp_61_fu_2018_p3);

assign and_ln416_14_fu_2208_p2 = (xor_ln416_14_fu_2202_p2 & tmp_65_fu_2156_p3);

assign and_ln416_15_fu_2346_p2 = (xor_ln416_15_fu_2340_p2 & tmp_69_fu_2294_p3);

assign and_ln416_16_fu_2484_p2 = (xor_ln416_16_fu_2478_p2 & tmp_73_fu_2432_p3);

assign and_ln416_17_fu_2622_p2 = (xor_ln416_17_fu_2616_p2 & tmp_77_fu_2570_p3);

assign and_ln416_1_fu_414_p2 = (xor_ln416_1_fu_408_p2 & tmp_13_fu_362_p3);

assign and_ln416_2_fu_552_p2 = (xor_ln416_2_fu_546_p2 & tmp_17_fu_500_p3);

assign and_ln416_3_fu_690_p2 = (xor_ln416_3_fu_684_p2 & tmp_21_fu_638_p3);

assign and_ln416_4_fu_828_p2 = (xor_ln416_4_fu_822_p2 & tmp_25_fu_776_p3);

assign and_ln416_5_fu_966_p2 = (xor_ln416_5_fu_960_p2 & tmp_29_fu_914_p3);

assign and_ln416_6_fu_1104_p2 = (xor_ln416_6_fu_1098_p2 & tmp_33_fu_1052_p3);

assign and_ln416_7_fu_1242_p2 = (xor_ln416_7_fu_1236_p2 & tmp_37_fu_1190_p3);

assign and_ln416_8_fu_1380_p2 = (xor_ln416_8_fu_1374_p2 & tmp_41_fu_1328_p3);

assign and_ln416_9_fu_1518_p2 = (xor_ln416_9_fu_1512_p2 & tmp_45_fu_1466_p3);

assign and_ln416_fu_276_p2 = (xor_ln416_fu_270_p2 & tmp_9_fu_224_p3);

assign ap_ready = 1'b1;

assign ap_return_0 = select_ln1494_fu_320_p3;

assign ap_return_1 = select_ln1494_1_fu_458_p3;

assign ap_return_10 = select_ln1494_10_fu_1700_p3;

assign ap_return_11 = select_ln1494_11_fu_1838_p3;

assign ap_return_12 = select_ln1494_12_fu_1976_p3;

assign ap_return_13 = select_ln1494_13_fu_2114_p3;

assign ap_return_14 = select_ln1494_14_fu_2252_p3;

assign ap_return_15 = select_ln1494_15_fu_2390_p3;

assign ap_return_16 = select_ln1494_16_fu_2528_p3;

assign ap_return_17 = select_ln1494_17_fu_2666_p3;

assign ap_return_2 = select_ln1494_2_fu_596_p3;

assign ap_return_3 = select_ln1494_3_fu_734_p3;

assign ap_return_4 = select_ln1494_4_fu_872_p3;

assign ap_return_5 = select_ln1494_5_fu_1010_p3;

assign ap_return_6 = select_ln1494_6_fu_1148_p3;

assign ap_return_7 = select_ln1494_7_fu_1286_p3;

assign ap_return_8 = select_ln1494_8_fu_1424_p3;

assign ap_return_9 = select_ln1494_9_fu_1562_p3;

assign icmp_ln1494_10_fu_1570_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_1708_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_1846_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_1984_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_2122_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_2260_p2 = (($signed(data_17_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_2398_p2 = (($signed(data_18_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_2536_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_328_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_466_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_604_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_742_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_880_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_1018_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_1156_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_1294_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_1432_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_190_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln718_10_fu_1598_p2 = ((trunc_ln718_10_fu_1594_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_11_fu_1736_p2 = ((trunc_ln718_11_fu_1732_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_12_fu_1874_p2 = ((trunc_ln718_12_fu_1870_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_13_fu_2012_p2 = ((trunc_ln718_13_fu_2008_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_14_fu_2150_p2 = ((trunc_ln718_14_fu_2146_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_15_fu_2288_p2 = ((trunc_ln718_15_fu_2284_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_16_fu_2426_p2 = ((trunc_ln718_16_fu_2422_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_17_fu_2564_p2 = ((trunc_ln718_17_fu_2560_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_1_fu_356_p2 = ((trunc_ln718_1_fu_352_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_2_fu_494_p2 = ((trunc_ln718_2_fu_490_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_3_fu_632_p2 = ((trunc_ln718_3_fu_628_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_4_fu_770_p2 = ((trunc_ln718_4_fu_766_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_5_fu_908_p2 = ((trunc_ln718_5_fu_904_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_6_fu_1046_p2 = ((trunc_ln718_6_fu_1042_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_7_fu_1184_p2 = ((trunc_ln718_7_fu_1180_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_8_fu_1322_p2 = ((trunc_ln718_8_fu_1318_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_9_fu_1460_p2 = ((trunc_ln718_9_fu_1456_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_fu_218_p2 = ((trunc_ln718_fu_214_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_10_fu_1678_p2 = ((p_Result_10_8_fu_1662_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_11_fu_1816_p2 = ((p_Result_10_10_fu_1800_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_12_fu_1954_p2 = ((p_Result_10_11_fu_1938_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_13_fu_2092_p2 = ((p_Result_10_12_fu_2076_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_14_fu_2230_p2 = ((p_Result_10_13_fu_2214_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_15_fu_2368_p2 = ((p_Result_10_14_fu_2352_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_16_fu_2506_p2 = ((p_Result_10_15_fu_2490_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_17_fu_2644_p2 = ((p_Result_10_16_fu_2628_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_1_fu_436_p2 = ((p_Result_10_1_fu_420_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_2_fu_574_p2 = ((p_Result_10_2_fu_558_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_3_fu_712_p2 = ((p_Result_10_3_fu_696_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_4_fu_850_p2 = ((p_Result_10_4_fu_834_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_5_fu_988_p2 = ((p_Result_10_5_fu_972_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_6_fu_1126_p2 = ((p_Result_10_7_fu_1110_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_7_fu_1264_p2 = ((p_Result_10_9_fu_1248_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_8_fu_1402_p2 = ((p_Result_10_s_fu_1386_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_9_fu_1540_p2 = ((p_Result_10_6_fu_1524_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_298_p2 = ((p_Result_6_fu_282_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1672_p2 = ((p_Result_10_8_fu_1662_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1810_p2 = ((p_Result_10_10_fu_1800_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1948_p2 = ((p_Result_10_11_fu_1938_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_2086_p2 = ((p_Result_10_12_fu_2076_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_2224_p2 = ((p_Result_10_13_fu_2214_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_2362_p2 = ((p_Result_10_14_fu_2352_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_2500_p2 = ((p_Result_10_15_fu_2490_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_2638_p2 = ((p_Result_10_16_fu_2628_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_430_p2 = ((p_Result_10_1_fu_420_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_568_p2 = ((p_Result_10_2_fu_558_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_706_p2 = ((p_Result_10_3_fu_696_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_844_p2 = ((p_Result_10_4_fu_834_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_982_p2 = ((p_Result_10_5_fu_972_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1120_p2 = ((p_Result_10_7_fu_1110_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1258_p2 = ((p_Result_10_9_fu_1248_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1396_p2 = ((p_Result_10_s_fu_1386_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1534_p2 = ((p_Result_10_6_fu_1524_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_292_p2 = ((p_Result_6_fu_282_p4 == 6'd63) ? 1'b1 : 1'b0);

assign or_ln412_10_fu_1612_p2 = (tmp_48_fu_1586_p3 | icmp_ln718_10_fu_1598_p2);

assign or_ln412_11_fu_1750_p2 = (tmp_52_fu_1724_p3 | icmp_ln718_11_fu_1736_p2);

assign or_ln412_12_fu_1888_p2 = (tmp_56_fu_1862_p3 | icmp_ln718_12_fu_1874_p2);

assign or_ln412_13_fu_2026_p2 = (tmp_60_fu_2000_p3 | icmp_ln718_13_fu_2012_p2);

assign or_ln412_14_fu_2164_p2 = (tmp_64_fu_2138_p3 | icmp_ln718_14_fu_2150_p2);

assign or_ln412_15_fu_2302_p2 = (tmp_68_fu_2276_p3 | icmp_ln718_15_fu_2288_p2);

assign or_ln412_16_fu_2440_p2 = (tmp_72_fu_2414_p3 | icmp_ln718_16_fu_2426_p2);

assign or_ln412_17_fu_2578_p2 = (tmp_76_fu_2552_p3 | icmp_ln718_17_fu_2564_p2);

assign or_ln412_1_fu_370_p2 = (tmp_12_fu_344_p3 | icmp_ln718_1_fu_356_p2);

assign or_ln412_2_fu_508_p2 = (tmp_16_fu_482_p3 | icmp_ln718_2_fu_494_p2);

assign or_ln412_3_fu_646_p2 = (tmp_20_fu_620_p3 | icmp_ln718_3_fu_632_p2);

assign or_ln412_4_fu_784_p2 = (tmp_24_fu_758_p3 | icmp_ln718_4_fu_770_p2);

assign or_ln412_5_fu_922_p2 = (tmp_28_fu_896_p3 | icmp_ln718_5_fu_908_p2);

assign or_ln412_6_fu_1060_p2 = (tmp_32_fu_1034_p3 | icmp_ln718_6_fu_1046_p2);

assign or_ln412_7_fu_1198_p2 = (tmp_36_fu_1172_p3 | icmp_ln718_7_fu_1184_p2);

assign or_ln412_8_fu_1336_p2 = (tmp_40_fu_1310_p3 | icmp_ln718_8_fu_1322_p2);

assign or_ln412_9_fu_1474_p2 = (tmp_44_fu_1448_p3 | icmp_ln718_9_fu_1460_p2);

assign or_ln412_fu_232_p2 = (tmp_fu_206_p3 | icmp_ln718_fu_218_p2);

assign p_Result_10_10_fu_1800_p4 = {{data_13_V_read[15:10]}};

assign p_Result_10_11_fu_1938_p4 = {{data_14_V_read[15:10]}};

assign p_Result_10_12_fu_2076_p4 = {{data_15_V_read[15:10]}};

assign p_Result_10_13_fu_2214_p4 = {{data_16_V_read[15:10]}};

assign p_Result_10_14_fu_2352_p4 = {{data_17_V_read[15:10]}};

assign p_Result_10_15_fu_2490_p4 = {{data_18_V_read[15:10]}};

assign p_Result_10_16_fu_2628_p4 = {{data_19_V_read[15:10]}};

assign p_Result_10_1_fu_420_p4 = {{data_1_V_read[15:10]}};

assign p_Result_10_2_fu_558_p4 = {{data_2_V_read[15:10]}};

assign p_Result_10_3_fu_696_p4 = {{data_3_V_read[15:10]}};

assign p_Result_10_4_fu_834_p4 = {{data_4_V_read[15:10]}};

assign p_Result_10_5_fu_972_p4 = {{data_5_V_read[15:10]}};

assign p_Result_10_6_fu_1524_p4 = {{data_11_V_read[15:10]}};

assign p_Result_10_7_fu_1110_p4 = {{data_7_V_read[15:10]}};

assign p_Result_10_8_fu_1662_p4 = {{data_12_V_read[15:10]}};

assign p_Result_10_9_fu_1248_p4 = {{data_9_V_read[15:10]}};

assign p_Result_10_s_fu_1386_p4 = {{data_10_V_read[15:10]}};

assign p_Result_6_fu_282_p4 = {{data_0_V_read[15:10]}};

assign select_ln1494_10_fu_1700_p3 = ((icmp_ln1494_10_fu_1570_p2[0:0] === 1'b1) ? select_ln340_10_fu_1692_p3 : 5'd0);

assign select_ln1494_11_fu_1838_p3 = ((icmp_ln1494_11_fu_1708_p2[0:0] === 1'b1) ? select_ln340_11_fu_1830_p3 : 5'd0);

assign select_ln1494_12_fu_1976_p3 = ((icmp_ln1494_12_fu_1846_p2[0:0] === 1'b1) ? select_ln340_12_fu_1968_p3 : 5'd0);

assign select_ln1494_13_fu_2114_p3 = ((icmp_ln1494_13_fu_1984_p2[0:0] === 1'b1) ? select_ln340_13_fu_2106_p3 : 5'd0);

assign select_ln1494_14_fu_2252_p3 = ((icmp_ln1494_14_fu_2122_p2[0:0] === 1'b1) ? select_ln340_14_fu_2244_p3 : 5'd0);

assign select_ln1494_15_fu_2390_p3 = ((icmp_ln1494_15_fu_2260_p2[0:0] === 1'b1) ? select_ln340_15_fu_2382_p3 : 5'd0);

assign select_ln1494_16_fu_2528_p3 = ((icmp_ln1494_16_fu_2398_p2[0:0] === 1'b1) ? select_ln340_16_fu_2520_p3 : 5'd0);

assign select_ln1494_17_fu_2666_p3 = ((icmp_ln1494_17_fu_2536_p2[0:0] === 1'b1) ? select_ln340_17_fu_2658_p3 : 5'd0);

assign select_ln1494_1_fu_458_p3 = ((icmp_ln1494_1_fu_328_p2[0:0] === 1'b1) ? select_ln340_1_fu_450_p3 : 5'd0);

assign select_ln1494_2_fu_596_p3 = ((icmp_ln1494_2_fu_466_p2[0:0] === 1'b1) ? select_ln340_2_fu_588_p3 : 5'd0);

assign select_ln1494_3_fu_734_p3 = ((icmp_ln1494_3_fu_604_p2[0:0] === 1'b1) ? select_ln340_3_fu_726_p3 : 5'd0);

assign select_ln1494_4_fu_872_p3 = ((icmp_ln1494_4_fu_742_p2[0:0] === 1'b1) ? select_ln340_4_fu_864_p3 : 5'd0);

assign select_ln1494_5_fu_1010_p3 = ((icmp_ln1494_5_fu_880_p2[0:0] === 1'b1) ? select_ln340_5_fu_1002_p3 : 5'd0);

assign select_ln1494_6_fu_1148_p3 = ((icmp_ln1494_6_fu_1018_p2[0:0] === 1'b1) ? select_ln340_6_fu_1140_p3 : 5'd0);

assign select_ln1494_7_fu_1286_p3 = ((icmp_ln1494_7_fu_1156_p2[0:0] === 1'b1) ? select_ln340_7_fu_1278_p3 : 5'd0);

assign select_ln1494_8_fu_1424_p3 = ((icmp_ln1494_8_fu_1294_p2[0:0] === 1'b1) ? select_ln340_8_fu_1416_p3 : 5'd0);

assign select_ln1494_9_fu_1562_p3 = ((icmp_ln1494_9_fu_1432_p2[0:0] === 1'b1) ? select_ln340_9_fu_1554_p3 : 5'd0);

assign select_ln1494_fu_320_p3 = ((icmp_ln1494_fu_190_p2[0:0] === 1'b1) ? select_ln340_fu_312_p3 : 5'd0);

assign select_ln340_10_fu_1692_p3 = ((select_ln777_10_fu_1684_p3[0:0] === 1'b1) ? add_ln415_10_fu_1636_p2 : 5'd31);

assign select_ln340_11_fu_1830_p3 = ((select_ln777_11_fu_1822_p3[0:0] === 1'b1) ? add_ln415_11_fu_1774_p2 : 5'd31);

assign select_ln340_12_fu_1968_p3 = ((select_ln777_12_fu_1960_p3[0:0] === 1'b1) ? add_ln415_12_fu_1912_p2 : 5'd31);

assign select_ln340_13_fu_2106_p3 = ((select_ln777_13_fu_2098_p3[0:0] === 1'b1) ? add_ln415_13_fu_2050_p2 : 5'd31);

assign select_ln340_14_fu_2244_p3 = ((select_ln777_14_fu_2236_p3[0:0] === 1'b1) ? add_ln415_14_fu_2188_p2 : 5'd31);

assign select_ln340_15_fu_2382_p3 = ((select_ln777_15_fu_2374_p3[0:0] === 1'b1) ? add_ln415_15_fu_2326_p2 : 5'd31);

assign select_ln340_16_fu_2520_p3 = ((select_ln777_16_fu_2512_p3[0:0] === 1'b1) ? add_ln415_16_fu_2464_p2 : 5'd31);

assign select_ln340_17_fu_2658_p3 = ((select_ln777_17_fu_2650_p3[0:0] === 1'b1) ? add_ln415_17_fu_2602_p2 : 5'd31);

assign select_ln340_1_fu_450_p3 = ((select_ln777_1_fu_442_p3[0:0] === 1'b1) ? add_ln415_1_fu_394_p2 : 5'd31);

assign select_ln340_2_fu_588_p3 = ((select_ln777_2_fu_580_p3[0:0] === 1'b1) ? add_ln415_2_fu_532_p2 : 5'd31);

assign select_ln340_3_fu_726_p3 = ((select_ln777_3_fu_718_p3[0:0] === 1'b1) ? add_ln415_3_fu_670_p2 : 5'd31);

assign select_ln340_4_fu_864_p3 = ((select_ln777_4_fu_856_p3[0:0] === 1'b1) ? add_ln415_4_fu_808_p2 : 5'd31);

assign select_ln340_5_fu_1002_p3 = ((select_ln777_5_fu_994_p3[0:0] === 1'b1) ? add_ln415_5_fu_946_p2 : 5'd31);

assign select_ln340_6_fu_1140_p3 = ((select_ln777_6_fu_1132_p3[0:0] === 1'b1) ? add_ln415_6_fu_1084_p2 : 5'd31);

assign select_ln340_7_fu_1278_p3 = ((select_ln777_7_fu_1270_p3[0:0] === 1'b1) ? add_ln415_7_fu_1222_p2 : 5'd31);

assign select_ln340_8_fu_1416_p3 = ((select_ln777_8_fu_1408_p3[0:0] === 1'b1) ? add_ln415_8_fu_1360_p2 : 5'd31);

assign select_ln340_9_fu_1554_p3 = ((select_ln777_9_fu_1546_p3[0:0] === 1'b1) ? add_ln415_9_fu_1498_p2 : 5'd31);

assign select_ln340_fu_312_p3 = ((select_ln777_fu_304_p3[0:0] === 1'b1) ? add_ln415_fu_256_p2 : 5'd31);

assign select_ln777_10_fu_1684_p3 = ((and_ln416_10_fu_1656_p2[0:0] === 1'b1) ? icmp_ln879_10_fu_1672_p2 : icmp_ln768_10_fu_1678_p2);

assign select_ln777_11_fu_1822_p3 = ((and_ln416_11_fu_1794_p2[0:0] === 1'b1) ? icmp_ln879_11_fu_1810_p2 : icmp_ln768_11_fu_1816_p2);

assign select_ln777_12_fu_1960_p3 = ((and_ln416_12_fu_1932_p2[0:0] === 1'b1) ? icmp_ln879_12_fu_1948_p2 : icmp_ln768_12_fu_1954_p2);

assign select_ln777_13_fu_2098_p3 = ((and_ln416_13_fu_2070_p2[0:0] === 1'b1) ? icmp_ln879_13_fu_2086_p2 : icmp_ln768_13_fu_2092_p2);

assign select_ln777_14_fu_2236_p3 = ((and_ln416_14_fu_2208_p2[0:0] === 1'b1) ? icmp_ln879_14_fu_2224_p2 : icmp_ln768_14_fu_2230_p2);

assign select_ln777_15_fu_2374_p3 = ((and_ln416_15_fu_2346_p2[0:0] === 1'b1) ? icmp_ln879_15_fu_2362_p2 : icmp_ln768_15_fu_2368_p2);

assign select_ln777_16_fu_2512_p3 = ((and_ln416_16_fu_2484_p2[0:0] === 1'b1) ? icmp_ln879_16_fu_2500_p2 : icmp_ln768_16_fu_2506_p2);

assign select_ln777_17_fu_2650_p3 = ((and_ln416_17_fu_2622_p2[0:0] === 1'b1) ? icmp_ln879_17_fu_2638_p2 : icmp_ln768_17_fu_2644_p2);

assign select_ln777_1_fu_442_p3 = ((and_ln416_1_fu_414_p2[0:0] === 1'b1) ? icmp_ln879_1_fu_430_p2 : icmp_ln768_1_fu_436_p2);

assign select_ln777_2_fu_580_p3 = ((and_ln416_2_fu_552_p2[0:0] === 1'b1) ? icmp_ln879_2_fu_568_p2 : icmp_ln768_2_fu_574_p2);

assign select_ln777_3_fu_718_p3 = ((and_ln416_3_fu_690_p2[0:0] === 1'b1) ? icmp_ln879_3_fu_706_p2 : icmp_ln768_3_fu_712_p2);

assign select_ln777_4_fu_856_p3 = ((and_ln416_4_fu_828_p2[0:0] === 1'b1) ? icmp_ln879_4_fu_844_p2 : icmp_ln768_4_fu_850_p2);

assign select_ln777_5_fu_994_p3 = ((and_ln416_5_fu_966_p2[0:0] === 1'b1) ? icmp_ln879_5_fu_982_p2 : icmp_ln768_5_fu_988_p2);

assign select_ln777_6_fu_1132_p3 = ((and_ln416_6_fu_1104_p2[0:0] === 1'b1) ? icmp_ln879_6_fu_1120_p2 : icmp_ln768_6_fu_1126_p2);

assign select_ln777_7_fu_1270_p3 = ((and_ln416_7_fu_1242_p2[0:0] === 1'b1) ? icmp_ln879_7_fu_1258_p2 : icmp_ln768_7_fu_1264_p2);

assign select_ln777_8_fu_1408_p3 = ((and_ln416_8_fu_1380_p2[0:0] === 1'b1) ? icmp_ln879_8_fu_1396_p2 : icmp_ln768_8_fu_1402_p2);

assign select_ln777_9_fu_1546_p3 = ((and_ln416_9_fu_1518_p2[0:0] === 1'b1) ? icmp_ln879_9_fu_1534_p2 : icmp_ln768_9_fu_1540_p2);

assign select_ln777_fu_304_p3 = ((and_ln416_fu_276_p2[0:0] === 1'b1) ? icmp_ln879_fu_292_p2 : icmp_ln768_fu_298_p2);

assign tmp_10_fu_238_p3 = data_0_V_read[32'd4];

assign tmp_11_fu_262_p3 = add_ln415_fu_256_p2[32'd4];

assign tmp_12_fu_344_p3 = data_1_V_read[32'd5];

assign tmp_13_fu_362_p3 = data_1_V_read[32'd9];

assign tmp_14_fu_376_p3 = data_1_V_read[32'd4];

assign tmp_15_fu_400_p3 = add_ln415_1_fu_394_p2[32'd4];

assign tmp_16_fu_482_p3 = data_2_V_read[32'd5];

assign tmp_17_fu_500_p3 = data_2_V_read[32'd9];

assign tmp_18_fu_514_p3 = data_2_V_read[32'd4];

assign tmp_19_fu_538_p3 = add_ln415_2_fu_532_p2[32'd4];

assign tmp_20_fu_620_p3 = data_3_V_read[32'd5];

assign tmp_21_fu_638_p3 = data_3_V_read[32'd9];

assign tmp_22_fu_652_p3 = data_3_V_read[32'd4];

assign tmp_23_fu_676_p3 = add_ln415_3_fu_670_p2[32'd4];

assign tmp_24_fu_758_p3 = data_4_V_read[32'd5];

assign tmp_25_fu_776_p3 = data_4_V_read[32'd9];

assign tmp_26_fu_790_p3 = data_4_V_read[32'd4];

assign tmp_27_fu_814_p3 = add_ln415_4_fu_808_p2[32'd4];

assign tmp_28_fu_896_p3 = data_5_V_read[32'd5];

assign tmp_29_fu_914_p3 = data_5_V_read[32'd9];

assign tmp_30_fu_928_p3 = data_5_V_read[32'd4];

assign tmp_31_fu_952_p3 = add_ln415_5_fu_946_p2[32'd4];

assign tmp_32_fu_1034_p3 = data_7_V_read[32'd5];

assign tmp_33_fu_1052_p3 = data_7_V_read[32'd9];

assign tmp_34_fu_1066_p3 = data_7_V_read[32'd4];

assign tmp_35_fu_1090_p3 = add_ln415_6_fu_1084_p2[32'd4];

assign tmp_36_fu_1172_p3 = data_9_V_read[32'd5];

assign tmp_37_fu_1190_p3 = data_9_V_read[32'd9];

assign tmp_38_fu_1204_p3 = data_9_V_read[32'd4];

assign tmp_39_fu_1228_p3 = add_ln415_7_fu_1222_p2[32'd4];

assign tmp_40_fu_1310_p3 = data_10_V_read[32'd5];

assign tmp_41_fu_1328_p3 = data_10_V_read[32'd9];

assign tmp_42_fu_1342_p3 = data_10_V_read[32'd4];

assign tmp_43_fu_1366_p3 = add_ln415_8_fu_1360_p2[32'd4];

assign tmp_44_fu_1448_p3 = data_11_V_read[32'd5];

assign tmp_45_fu_1466_p3 = data_11_V_read[32'd9];

assign tmp_46_fu_1480_p3 = data_11_V_read[32'd4];

assign tmp_47_fu_1504_p3 = add_ln415_9_fu_1498_p2[32'd4];

assign tmp_48_fu_1586_p3 = data_12_V_read[32'd5];

assign tmp_49_fu_1604_p3 = data_12_V_read[32'd9];

assign tmp_50_fu_1618_p3 = data_12_V_read[32'd4];

assign tmp_51_fu_1642_p3 = add_ln415_10_fu_1636_p2[32'd4];

assign tmp_52_fu_1724_p3 = data_13_V_read[32'd5];

assign tmp_53_fu_1742_p3 = data_13_V_read[32'd9];

assign tmp_54_fu_1756_p3 = data_13_V_read[32'd4];

assign tmp_55_fu_1780_p3 = add_ln415_11_fu_1774_p2[32'd4];

assign tmp_56_fu_1862_p3 = data_14_V_read[32'd5];

assign tmp_57_fu_1880_p3 = data_14_V_read[32'd9];

assign tmp_58_fu_1894_p3 = data_14_V_read[32'd4];

assign tmp_59_fu_1918_p3 = add_ln415_12_fu_1912_p2[32'd4];

assign tmp_60_fu_2000_p3 = data_15_V_read[32'd5];

assign tmp_61_fu_2018_p3 = data_15_V_read[32'd9];

assign tmp_62_fu_2032_p3 = data_15_V_read[32'd4];

assign tmp_63_fu_2056_p3 = add_ln415_13_fu_2050_p2[32'd4];

assign tmp_64_fu_2138_p3 = data_16_V_read[32'd5];

assign tmp_65_fu_2156_p3 = data_16_V_read[32'd9];

assign tmp_66_fu_2170_p3 = data_16_V_read[32'd4];

assign tmp_67_fu_2194_p3 = add_ln415_14_fu_2188_p2[32'd4];

assign tmp_68_fu_2276_p3 = data_17_V_read[32'd5];

assign tmp_69_fu_2294_p3 = data_17_V_read[32'd9];

assign tmp_70_fu_2308_p3 = data_17_V_read[32'd4];

assign tmp_71_fu_2332_p3 = add_ln415_15_fu_2326_p2[32'd4];

assign tmp_72_fu_2414_p3 = data_18_V_read[32'd5];

assign tmp_73_fu_2432_p3 = data_18_V_read[32'd9];

assign tmp_74_fu_2446_p3 = data_18_V_read[32'd4];

assign tmp_75_fu_2470_p3 = add_ln415_16_fu_2464_p2[32'd4];

assign tmp_76_fu_2552_p3 = data_19_V_read[32'd5];

assign tmp_77_fu_2570_p3 = data_19_V_read[32'd9];

assign tmp_78_fu_2584_p3 = data_19_V_read[32'd4];

assign tmp_79_fu_2608_p3 = add_ln415_17_fu_2602_p2[32'd4];

assign tmp_9_fu_224_p3 = data_0_V_read[32'd9];

assign tmp_fu_206_p3 = data_0_V_read[32'd5];

assign trunc_ln708_10_fu_1714_p4 = {{data_13_V_read[9:5]}};

assign trunc_ln708_11_fu_1852_p4 = {{data_14_V_read[9:5]}};

assign trunc_ln708_12_fu_1990_p4 = {{data_15_V_read[9:5]}};

assign trunc_ln708_13_fu_2128_p4 = {{data_16_V_read[9:5]}};

assign trunc_ln708_14_fu_2266_p4 = {{data_17_V_read[9:5]}};

assign trunc_ln708_15_fu_2404_p4 = {{data_18_V_read[9:5]}};

assign trunc_ln708_16_fu_2542_p4 = {{data_19_V_read[9:5]}};

assign trunc_ln708_1_fu_1438_p4 = {{data_11_V_read[9:5]}};

assign trunc_ln708_2_fu_1576_p4 = {{data_12_V_read[9:5]}};

assign trunc_ln708_3_fu_334_p4 = {{data_1_V_read[9:5]}};

assign trunc_ln708_4_fu_472_p4 = {{data_2_V_read[9:5]}};

assign trunc_ln708_5_fu_610_p4 = {{data_3_V_read[9:5]}};

assign trunc_ln708_6_fu_748_p4 = {{data_4_V_read[9:5]}};

assign trunc_ln708_7_fu_886_p4 = {{data_5_V_read[9:5]}};

assign trunc_ln708_8_fu_1024_p4 = {{data_7_V_read[9:5]}};

assign trunc_ln708_9_fu_1162_p4 = {{data_9_V_read[9:5]}};

assign trunc_ln708_s_fu_1300_p4 = {{data_10_V_read[9:5]}};

assign trunc_ln718_10_fu_1594_p1 = data_12_V_read[3:0];

assign trunc_ln718_11_fu_1732_p1 = data_13_V_read[3:0];

assign trunc_ln718_12_fu_1870_p1 = data_14_V_read[3:0];

assign trunc_ln718_13_fu_2008_p1 = data_15_V_read[3:0];

assign trunc_ln718_14_fu_2146_p1 = data_16_V_read[3:0];

assign trunc_ln718_15_fu_2284_p1 = data_17_V_read[3:0];

assign trunc_ln718_16_fu_2422_p1 = data_18_V_read[3:0];

assign trunc_ln718_17_fu_2560_p1 = data_19_V_read[3:0];

assign trunc_ln718_1_fu_352_p1 = data_1_V_read[3:0];

assign trunc_ln718_2_fu_490_p1 = data_2_V_read[3:0];

assign trunc_ln718_3_fu_628_p1 = data_3_V_read[3:0];

assign trunc_ln718_4_fu_766_p1 = data_4_V_read[3:0];

assign trunc_ln718_5_fu_904_p1 = data_5_V_read[3:0];

assign trunc_ln718_6_fu_1042_p1 = data_7_V_read[3:0];

assign trunc_ln718_7_fu_1180_p1 = data_9_V_read[3:0];

assign trunc_ln718_8_fu_1318_p1 = data_10_V_read[3:0];

assign trunc_ln718_9_fu_1456_p1 = data_11_V_read[3:0];

assign trunc_ln718_fu_214_p1 = data_0_V_read[3:0];

assign trunc_ln_fu_196_p4 = {{data_0_V_read[9:5]}};

assign xor_ln416_10_fu_1650_p2 = (tmp_51_fu_1642_p3 ^ 1'd1);

assign xor_ln416_11_fu_1788_p2 = (tmp_55_fu_1780_p3 ^ 1'd1);

assign xor_ln416_12_fu_1926_p2 = (tmp_59_fu_1918_p3 ^ 1'd1);

assign xor_ln416_13_fu_2064_p2 = (tmp_63_fu_2056_p3 ^ 1'd1);

assign xor_ln416_14_fu_2202_p2 = (tmp_67_fu_2194_p3 ^ 1'd1);

assign xor_ln416_15_fu_2340_p2 = (tmp_71_fu_2332_p3 ^ 1'd1);

assign xor_ln416_16_fu_2478_p2 = (tmp_75_fu_2470_p3 ^ 1'd1);

assign xor_ln416_17_fu_2616_p2 = (tmp_79_fu_2608_p3 ^ 1'd1);

assign xor_ln416_1_fu_408_p2 = (tmp_15_fu_400_p3 ^ 1'd1);

assign xor_ln416_2_fu_546_p2 = (tmp_19_fu_538_p3 ^ 1'd1);

assign xor_ln416_3_fu_684_p2 = (tmp_23_fu_676_p3 ^ 1'd1);

assign xor_ln416_4_fu_822_p2 = (tmp_27_fu_814_p3 ^ 1'd1);

assign xor_ln416_5_fu_960_p2 = (tmp_31_fu_952_p3 ^ 1'd1);

assign xor_ln416_6_fu_1098_p2 = (tmp_35_fu_1090_p3 ^ 1'd1);

assign xor_ln416_7_fu_1236_p2 = (tmp_39_fu_1228_p3 ^ 1'd1);

assign xor_ln416_8_fu_1374_p2 = (tmp_43_fu_1366_p3 ^ 1'd1);

assign xor_ln416_9_fu_1512_p2 = (tmp_47_fu_1504_p3 ^ 1'd1);

assign xor_ln416_fu_270_p2 = (tmp_11_fu_262_p3 ^ 1'd1);

assign zext_ln415_10_fu_1632_p1 = and_ln415_10_fu_1626_p2;

assign zext_ln415_11_fu_1770_p1 = and_ln415_11_fu_1764_p2;

assign zext_ln415_12_fu_1908_p1 = and_ln415_12_fu_1902_p2;

assign zext_ln415_13_fu_2046_p1 = and_ln415_13_fu_2040_p2;

assign zext_ln415_14_fu_2184_p1 = and_ln415_14_fu_2178_p2;

assign zext_ln415_15_fu_2322_p1 = and_ln415_15_fu_2316_p2;

assign zext_ln415_16_fu_2460_p1 = and_ln415_16_fu_2454_p2;

assign zext_ln415_17_fu_2598_p1 = and_ln415_17_fu_2592_p2;

assign zext_ln415_1_fu_390_p1 = and_ln415_1_fu_384_p2;

assign zext_ln415_2_fu_528_p1 = and_ln415_2_fu_522_p2;

assign zext_ln415_3_fu_666_p1 = and_ln415_3_fu_660_p2;

assign zext_ln415_4_fu_804_p1 = and_ln415_4_fu_798_p2;

assign zext_ln415_5_fu_942_p1 = and_ln415_5_fu_936_p2;

assign zext_ln415_6_fu_1080_p1 = and_ln415_6_fu_1074_p2;

assign zext_ln415_7_fu_1218_p1 = and_ln415_7_fu_1212_p2;

assign zext_ln415_8_fu_1356_p1 = and_ln415_8_fu_1350_p2;

assign zext_ln415_9_fu_1494_p1 = and_ln415_9_fu_1488_p2;

assign zext_ln415_fu_252_p1 = and_ln415_fu_246_p2;

endmodule //relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s
