digraph "CFG for '_Z13xmpC2S_kerneljjjPKjPj' function" {
	label="CFG for '_Z13xmpC2S_kerneljjjPKjPj' function";

	Node0x61b9b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = icmp ult i32 %17, %0\l  br i1 %18, label %19, label %38\l|{<s0>T|<s1>F}}"];
	Node0x61b9b00:s0 -> Node0x61bbd30;
	Node0x61b9b00:s1 -> Node0x61bbdc0;
	Node0x61bbd30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%19:\l19:                                               \l  %20 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %21 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %22 = bitcast i8 addrspace(4)* %21 to i16 addrspace(4)*\l  %23 = load i16, i16 addrspace(4)* %22, align 2, !range !4, !invariant.load !5\l  %24 = zext i16 %23 to i32\l  %25 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 16\l  %26 = bitcast i8 addrspace(4)* %25 to i32 addrspace(4)*\l  %27 = load i32, i32 addrspace(4)* %26, align 8, !tbaa !16\l  %28 = mul i32 %20, %24\l  %29 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %30 = add i32 %28, %29\l  %31 = icmp ult i32 %30, %1\l  %32 = udiv i32 %14, %11\l  %33 = mul i32 %32, %11\l  %34 = icmp ugt i32 %14, %33\l  %35 = zext i1 %34 to i32\l  %36 = add i32 %32, %35\l  %37 = mul i32 %36, %11\l  br label %39\l}"];
	Node0x61bbd30 -> Node0x61be030;
	Node0x61bbdc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%38:\l38:                                               \l  ret void\l}"];
	Node0x61be030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%39:\l39:                                               \l  %40 = phi i32 [ %17, %19 ], [ %50, %49 ]\l  br i1 %31, label %41, label %49\l|{<s0>T|<s1>F}}"];
	Node0x61be030:s0 -> Node0x61be2b0;
	Node0x61be030:s1 -> Node0x61be1b0;
	Node0x61be2b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%41:\l41:                                               \l  %42 = mul i32 %40, %1\l  %43 = udiv i32 %27, %24\l  %44 = mul i32 %43, %24\l  %45 = icmp ugt i32 %27, %44\l  %46 = zext i1 %45 to i32\l  %47 = add i32 %43, %46\l  %48 = mul i32 %47, %24\l  br label %52\l}"];
	Node0x61be2b0 -> Node0x61be7c0;
	Node0x61be1b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%49:\l49:                                               \l  %50 = add i32 %37, %40\l  %51 = icmp ult i32 %50, %0\l  br i1 %51, label %39, label %38, !llvm.loop !17\l|{<s0>T|<s1>F}}"];
	Node0x61be1b0:s0 -> Node0x61be030;
	Node0x61be1b0:s1 -> Node0x61bbdc0;
	Node0x61be7c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  %53 = phi i32 [ %30, %41 ], [ %62, %52 ]\l  %54 = add i32 %53, %42\l  %55 = zext i32 %54 to i64\l  %56 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %55\l  %57 = load i32, i32 addrspace(1)* %56, align 4, !tbaa !19\l  %58 = mul i32 %53, %2\l  %59 = add i32 %58, %40\l  %60 = zext i32 %59 to i64\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %60\l  store i32 %57, i32 addrspace(1)* %61, align 4, !tbaa !19\l  %62 = add i32 %48, %53\l  %63 = icmp ult i32 %62, %1\l  br i1 %63, label %52, label %49, !llvm.loop !23\l|{<s0>T|<s1>F}}"];
	Node0x61be7c0:s0 -> Node0x61be7c0;
	Node0x61be7c0:s1 -> Node0x61be1b0;
}
