Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  3 03:58:14 2024
| Host         : Kishen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk1/slow_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: play_mini_game/unit/clk_10kHz/slow_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sel/DOADO[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 263 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.033        0.000                      0                  212        0.261        0.000                      0                  212        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.033        0.000                      0                  212        0.261        0.000                      0                  212        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.069ns (38.442%)  route 3.313ns (61.558%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.718    10.531    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.564    play_mini_game/two_sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.069ns (38.442%)  route 3.313ns (61.558%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.718    10.531    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.564    play_mini_game/two_sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.069ns (38.442%)  route 3.313ns (61.558%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.718    10.531    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.564    play_mini_game/two_sec_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.069ns (38.442%)  route 3.313ns (61.558%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.718    10.531    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  play_mini_game/two_sec_count_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.564    play_mini_game/two_sec_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.069ns (38.640%)  route 3.285ns (61.360%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.691    10.504    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.501    14.842    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[28]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    play_mini_game/two_sec_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.069ns (38.640%)  route 3.285ns (61.360%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.691    10.504    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.501    14.842    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[29]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    play_mini_game/two_sec_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.069ns (38.640%)  route 3.285ns (61.360%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.691    10.504    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.501    14.842    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[30]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    play_mini_game/two_sec_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.069ns (38.640%)  route 3.285ns (61.360%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.691    10.504    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.501    14.842    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  play_mini_game/two_sec_count_reg[31]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    play_mini_game/two_sec_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 2.069ns (39.476%)  route 3.172ns (60.524%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.577    10.390    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  play_mini_game/two_sec_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  play_mini_game/two_sec_count_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_R)       -0.524    14.563    play_mini_game/two_sec_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 2.069ns (39.476%)  route 3.172ns (60.524%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.628     5.149    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.643     6.311    play_mini_game/two_sec_count_reg[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.891 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.891    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.005    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.119    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  play_mini_game/lfsr_state_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.955     8.386    play_mini_game/lfsr_state_reg[5]_i_11_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.692 r  play_mini_game/lfsr_state[5]_i_5/O
                         net (fo=1, routed)           0.997     9.689    play_mini_game/lfsr_state[5]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.813 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=40, routed)          0.577    10.390    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  play_mini_game/two_sec_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  play_mini_game/two_sec_count_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_R)       -0.524    14.563    play_mini_game/two_sec_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 play_mini_game/unit/clk_10kHz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/unit/clk_10kHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  play_mini_game/unit/clk_10kHz/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.724    play_mini_game/unit/clk_10kHz/count_reg[31]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  play_mini_game/unit/clk_10kHz/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.832    play_mini_game/unit/clk_10kHz/count_reg[28]_i_1__0_n_4
    SLICE_X63Y26         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    play_mini_game/unit/clk_10kHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 play_mini_game/unit/clk_10kHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/unit/clk_10kHz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  play_mini_game/unit/clk_10kHz/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.726    play_mini_game/unit/clk_10kHz/count_reg[19]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  play_mini_game/unit/clk_10kHz/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.834    play_mini_game/unit/clk_10kHz/count_reg[16]_i_1__0_n_4
    SLICE_X63Y23         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    play_mini_game/unit/clk_10kHz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 play_mini_game/unit/clk_10kHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/unit/clk_10kHz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  play_mini_game/unit/clk_10kHz/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.725    play_mini_game/unit/clk_10kHz/count_reg[23]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  play_mini_game/unit/clk_10kHz/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    play_mini_game/unit/clk_10kHz/count_reg[20]_i_1__0_n_4
    SLICE_X63Y24         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    play_mini_game/unit/clk_10kHz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.444    clk1/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  clk1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk1/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.705    clk1/count_reg[7]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk1/count_reg[4]_i_1_n_4
    SLICE_X33Y39         FDRE                                         r  clk1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.830     1.957    clk1/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  clk1/count_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 play_mini_game/unit/clk_10kHz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/unit/clk_10kHz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  play_mini_game/unit/clk_10kHz/count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.729    play_mini_game/unit/clk_10kHz/count_reg[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  play_mini_game/unit/clk_10kHz/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.837    play_mini_game/unit/clk_10kHz/count_reg[8]_i_1__0_n_4
    SLICE_X63Y21         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    play_mini_game/unit/clk_10kHz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 play_mini_game/unit/clk_10kHz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/unit/clk_10kHz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  play_mini_game/unit/clk_10kHz/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.729    play_mini_game/unit/clk_10kHz/count_reg[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  play_mini_game/unit/clk_10kHz/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.837    play_mini_game/unit/clk_10kHz/count_reg[12]_i_1__0_n_4
    SLICE_X63Y22         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    play_mini_game/unit/clk_10kHz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 play_mini_game/unit/clk_10kHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/unit/clk_10kHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  play_mini_game/unit/clk_10kHz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.726    play_mini_game/unit/clk_10kHz/count_reg[27]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  play_mini_game/unit/clk_10kHz/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.834    play_mini_game/unit/clk_10kHz/count_reg[24]_i_1__0_n_4
    SLICE_X63Y25         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[27]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    play_mini_game/unit/clk_10kHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 play_mini_game/unit/clk_10kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/unit/clk_10kHz/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.587     1.470    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  play_mini_game/unit/clk_10kHz/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.731    play_mini_game/unit/clk_10kHz/count_reg[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  play_mini_game/unit/clk_10kHz/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.839    play_mini_game/unit/clk_10kHz/count_reg[0]_i_2_n_4
    SLICE_X63Y19         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.856     1.983    play_mini_game/unit/clk_10kHz/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  play_mini_game/unit/clk_10kHz/count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    play_mini_game/unit/clk_10kHz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.444    clk1/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  clk1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk1/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.705    clk1/count_reg[3]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk1/count_reg[0]_i_1_n_4
    SLICE_X33Y38         FDRE                                         r  clk1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.830     1.957    clk1/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  clk1/count_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 play_mini_game/two_sec_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.584     1.467    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  play_mini_game/two_sec_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  play_mini_game/two_sec_count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.757    play_mini_game/two_sec_count_reg[22]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  play_mini_game/two_sec_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    play_mini_game/two_sec_count_reg[20]_i_1_n_5
    SLICE_X60Y22         FDRE                                         r  play_mini_game/two_sec_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    play_mini_game/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  play_mini_game/two_sec_count_reg[22]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    play_mini_game/two_sec_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    sel_rep_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    sel_rep_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    sel_rep_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    sel_rep_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X58Y20   play_mini_game/led_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y21   play_mini_game/lfsr_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y20   play_mini_game/lfsr_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y21   play_mini_game/lfsr_state_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X58Y20   play_mini_game/led_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y20   play_mini_game/lfsr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y19   play_mini_game/two_sec_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43   clk1/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43   clk1/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43   clk1/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43   clk1/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44   clk1/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44   clk1/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y20   play_mini_game/random_num_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y36    my_platforms/walls_unit/row_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y22   play_mini_game/unit/clk_10kHz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y22   play_mini_game/unit/clk_10kHz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y22   play_mini_game/unit/clk_10kHz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y22   play_mini_game/unit/clk_10kHz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23   play_mini_game/unit/clk_10kHz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23   play_mini_game/unit/clk_10kHz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23   play_mini_game/unit/clk_10kHz/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23   play_mini_game/unit/clk_10kHz/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y24   play_mini_game/unit/clk_10kHz/count_reg[20]/C



