SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/microcode_sequencer.sv
TOPLEVEL        = microcode_sequencer
MODULE          = test_microcode_sequencer
PYTHONPATH      = /src
HASH            = 1-microcode_sequence_rtl_generation_issue-2
