// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrixmul_FLP_matrixmul_FLP,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=2124,HLS_SYN_TPT=none,HLS_SYN_MEM=37,HLS_SYN_DSP=0,HLS_SYN_FF=7726,HLS_SYN_LUT=10245,HLS_VERSION=2022_1}" *)

module matrixmul_FLP (
        ap_clk,
        ap_rst_n,
        in_AB_TDATA,
        in_AB_TVALID,
        in_AB_TREADY,
        in_AB_TKEEP,
        in_AB_TSTRB,
        in_AB_TLAST,
        out_C_TDATA,
        out_C_TVALID,
        out_C_TREADY,
        out_C_TKEEP,
        out_C_TSTRB,
        out_C_TLAST
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_AB_TDATA;
input   in_AB_TVALID;
output   in_AB_TREADY;
input  [3:0] in_AB_TKEEP;
input  [3:0] in_AB_TSTRB;
input  [0:0] in_AB_TLAST;
output  [31:0] out_C_TDATA;
output   out_C_TVALID;
input   out_C_TREADY;
output  [3:0] out_C_TKEEP;
output  [3:0] out_C_TSTRB;
output  [0:0] out_C_TLAST;

 reg    ap_rst_n_inv;
reg   [8:0] input_A_address0;
reg    input_A_ce0;
reg    input_A_we0;
wire   [31:0] input_A_q0;
reg    input_A_ce1;
wire   [31:0] input_A_q1;
reg    input_A_ce2;
wire   [31:0] input_A_q2;
reg    input_A_ce3;
wire   [31:0] input_A_q3;
reg    input_A_ce4;
wire   [31:0] input_A_q4;
reg    input_A_ce5;
wire   [31:0] input_A_q5;
reg    input_A_ce6;
wire   [31:0] input_A_q6;
reg    input_A_ce7;
wire   [31:0] input_A_q7;
reg    input_A_ce8;
wire   [31:0] input_A_q8;
reg    input_A_ce9;
wire   [31:0] input_A_q9;
reg   [8:0] input_B_address0;
reg    input_B_ce0;
reg    input_B_we0;
wire   [31:0] input_B_q0;
reg    input_B_ce1;
wire   [31:0] input_B_q1;
reg    input_B_ce2;
wire   [31:0] input_B_q2;
reg    input_B_ce3;
wire   [31:0] input_B_q3;
reg    input_B_ce4;
wire   [31:0] input_B_q4;
reg    input_B_ce5;
wire   [31:0] input_B_q5;
reg    input_B_ce6;
wire   [31:0] input_B_q6;
reg    input_B_ce7;
wire   [31:0] input_B_q7;
reg    input_B_ce8;
wire   [31:0] input_B_q8;
reg    input_B_ce9;
wire   [31:0] input_B_q9;
reg   [8:0] output_C_address0;
reg    output_C_ce0;
reg    output_C_we0;
wire   [31:0] output_C_q0;
wire    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start;
wire    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_done;
wire    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_idle;
wire    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready;
wire   [8:0] grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_address0;
wire    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_ce0;
wire    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_we0;
wire   [31:0] grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_d0;
wire    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY;
wire    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start;
wire    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_done;
wire    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_idle;
wire    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready;
wire   [8:0] grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_address0;
wire    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_ce0;
wire    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_we0;
wire   [31:0] grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_d0;
wire    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_done;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_idle;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_ready;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address0;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce0;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address1;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce1;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address2;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce2;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address3;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce3;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address4;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce4;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address5;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce5;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address6;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce6;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address7;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce7;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address8;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce8;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address9;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce9;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address0;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce0;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address1;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce1;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address2;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce2;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address3;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce3;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address4;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce4;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address5;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce5;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address6;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce6;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address7;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce7;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address8;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce8;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address9;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce9;
wire   [8:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_address0;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_ce0;
wire    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_we0;
wire   [31:0] grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_d0;
wire    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start;
wire    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
wire    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_idle;
wire    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_ready;
wire    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TREADY;
wire   [8:0] grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_output_C_address0;
wire    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_output_C_ce0;
wire   [31:0] grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TDATA;
wire    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TVALID;
wire   [3:0] grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TKEEP;
wire   [3:0] grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TSTRB;
wire   [0:0] grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST;
reg    grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [10:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    regslice_both_out_C_V_data_V_U_apdone_blk;
wire    ap_CS_fsm_state11;
wire    regslice_both_in_AB_V_data_V_U_apdone_blk;
wire   [31:0] in_AB_TDATA_int_regslice;
wire    in_AB_TVALID_int_regslice;
reg    in_AB_TREADY_int_regslice;
wire    regslice_both_in_AB_V_data_V_U_ack_in;
wire    regslice_both_in_AB_V_keep_V_U_apdone_blk;
wire   [3:0] in_AB_TKEEP_int_regslice;
wire    regslice_both_in_AB_V_keep_V_U_vld_out;
wire    regslice_both_in_AB_V_keep_V_U_ack_in;
wire    regslice_both_in_AB_V_strb_V_U_apdone_blk;
wire   [3:0] in_AB_TSTRB_int_regslice;
wire    regslice_both_in_AB_V_strb_V_U_vld_out;
wire    regslice_both_in_AB_V_strb_V_U_ack_in;
wire    regslice_both_in_AB_V_last_V_U_apdone_blk;
wire   [0:0] in_AB_TLAST_int_regslice;
wire    regslice_both_in_AB_V_last_V_U_vld_out;
wire    regslice_both_in_AB_V_last_V_U_ack_in;
wire    out_C_TVALID_int_regslice;
wire    out_C_TREADY_int_regslice;
wire    regslice_both_out_C_V_data_V_U_vld_out;
wire    regslice_both_out_C_V_keep_V_U_apdone_blk;
wire    regslice_both_out_C_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_C_V_keep_V_U_vld_out;
wire    regslice_both_out_C_V_strb_V_U_apdone_blk;
wire    regslice_both_out_C_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_C_V_strb_V_U_vld_out;
wire    regslice_both_out_C_V_last_V_U_apdone_blk;
wire    regslice_both_out_C_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_C_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg = 1'b0;
#0 grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg = 1'b0;
#0 grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg = 1'b0;
end

matrixmul_FLP_input_A_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
input_A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_address0),
    .ce0(input_A_ce0),
    .we0(input_A_we0),
    .d0(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_d0),
    .q0(input_A_q0),
    .address1(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address1),
    .ce1(input_A_ce1),
    .q1(input_A_q1),
    .address2(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address2),
    .ce2(input_A_ce2),
    .q2(input_A_q2),
    .address3(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address3),
    .ce3(input_A_ce3),
    .q3(input_A_q3),
    .address4(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address4),
    .ce4(input_A_ce4),
    .q4(input_A_q4),
    .address5(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address5),
    .ce5(input_A_ce5),
    .q5(input_A_q5),
    .address6(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address6),
    .ce6(input_A_ce6),
    .q6(input_A_q6),
    .address7(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address7),
    .ce7(input_A_ce7),
    .q7(input_A_q7),
    .address8(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address8),
    .ce8(input_A_ce8),
    .q8(input_A_q8),
    .address9(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address9),
    .ce9(input_A_ce9),
    .q9(input_A_q9)
);

matrixmul_FLP_input_A_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
input_B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_address0),
    .ce0(input_B_ce0),
    .we0(input_B_we0),
    .d0(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_d0),
    .q0(input_B_q0),
    .address1(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address1),
    .ce1(input_B_ce1),
    .q1(input_B_q1),
    .address2(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address2),
    .ce2(input_B_ce2),
    .q2(input_B_q2),
    .address3(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address3),
    .ce3(input_B_ce3),
    .q3(input_B_q3),
    .address4(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address4),
    .ce4(input_B_ce4),
    .q4(input_B_q4),
    .address5(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address5),
    .ce5(input_B_ce5),
    .q5(input_B_q5),
    .address6(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address6),
    .ce6(input_B_ce6),
    .q6(input_B_q6),
    .address7(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address7),
    .ce7(input_B_ce7),
    .q7(input_B_q7),
    .address8(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address8),
    .ce8(input_B_ce8),
    .q8(input_B_q8),
    .address9(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address9),
    .ce9(input_B_ce9),
    .q9(input_B_q9)
);

matrixmul_FLP_output_C_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
output_C_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_C_address0),
    .ce0(output_C_ce0),
    .we0(output_C_we0),
    .d0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_d0),
    .q0(output_C_q0)
);

matrixmul_FLP_matrixmul_FLP_Pipeline_RA_L1_RA_L2 grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start),
    .ap_done(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_done),
    .ap_idle(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_idle),
    .ap_ready(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready),
    .in_AB_TVALID(in_AB_TVALID_int_regslice),
    .input_A_address0(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_address0),
    .input_A_ce0(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_ce0),
    .input_A_we0(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_we0),
    .input_A_d0(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_d0),
    .in_AB_TDATA(in_AB_TDATA_int_regslice),
    .in_AB_TREADY(grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
    .in_AB_TKEEP(in_AB_TKEEP_int_regslice),
    .in_AB_TSTRB(in_AB_TSTRB_int_regslice),
    .in_AB_TLAST(in_AB_TLAST_int_regslice)
);

matrixmul_FLP_matrixmul_FLP_Pipeline_RB_L1_RB_L2 grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start),
    .ap_done(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_done),
    .ap_idle(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_idle),
    .ap_ready(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready),
    .in_AB_TVALID(in_AB_TVALID_int_regslice),
    .input_B_address0(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_address0),
    .input_B_ce0(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_ce0),
    .input_B_we0(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_we0),
    .input_B_d0(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_d0),
    .in_AB_TDATA(in_AB_TDATA_int_regslice),
    .in_AB_TREADY(grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
    .in_AB_TKEEP(in_AB_TKEEP_int_regslice),
    .in_AB_TSTRB(in_AB_TSTRB_int_regslice),
    .in_AB_TLAST(in_AB_TLAST_int_regslice)
);

matrixmul_FLP_matrixmul_FLP_Pipeline_MM_L1_MM_L2 grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start),
    .ap_done(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_done),
    .ap_idle(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_idle),
    .ap_ready(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_ready),
    .input_A_address0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address0),
    .input_A_ce0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce0),
    .input_A_q0(input_A_q0),
    .input_A_address1(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address1),
    .input_A_ce1(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce1),
    .input_A_q1(input_A_q1),
    .input_A_address2(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address2),
    .input_A_ce2(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce2),
    .input_A_q2(input_A_q2),
    .input_A_address3(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address3),
    .input_A_ce3(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce3),
    .input_A_q3(input_A_q3),
    .input_A_address4(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address4),
    .input_A_ce4(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce4),
    .input_A_q4(input_A_q4),
    .input_A_address5(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address5),
    .input_A_ce5(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce5),
    .input_A_q5(input_A_q5),
    .input_A_address6(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address6),
    .input_A_ce6(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce6),
    .input_A_q6(input_A_q6),
    .input_A_address7(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address7),
    .input_A_ce7(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce7),
    .input_A_q7(input_A_q7),
    .input_A_address8(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address8),
    .input_A_ce8(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce8),
    .input_A_q8(input_A_q8),
    .input_A_address9(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address9),
    .input_A_ce9(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce9),
    .input_A_q9(input_A_q9),
    .input_B_address0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address0),
    .input_B_ce0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce0),
    .input_B_q0(input_B_q0),
    .input_B_address1(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address1),
    .input_B_ce1(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce1),
    .input_B_q1(input_B_q1),
    .input_B_address2(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address2),
    .input_B_ce2(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce2),
    .input_B_q2(input_B_q2),
    .input_B_address3(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address3),
    .input_B_ce3(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce3),
    .input_B_q3(input_B_q3),
    .input_B_address4(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address4),
    .input_B_ce4(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce4),
    .input_B_q4(input_B_q4),
    .input_B_address5(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address5),
    .input_B_ce5(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce5),
    .input_B_q5(input_B_q5),
    .input_B_address6(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address6),
    .input_B_ce6(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce6),
    .input_B_q6(input_B_q6),
    .input_B_address7(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address7),
    .input_B_ce7(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce7),
    .input_B_q7(input_B_q7),
    .input_B_address8(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address8),
    .input_B_ce8(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce8),
    .input_B_q8(input_B_q8),
    .input_B_address9(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address9),
    .input_B_ce9(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce9),
    .input_B_q9(input_B_q9),
    .output_C_address0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_address0),
    .output_C_ce0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_ce0),
    .output_C_we0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_we0),
    .output_C_d0(grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_d0)
);

matrixmul_FLP_matrixmul_FLP_Pipeline_WC_L1_WC_L2 grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start),
    .ap_done(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_done),
    .ap_idle(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_idle),
    .ap_ready(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_ready),
    .out_C_TREADY(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TREADY),
    .output_C_address0(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_output_C_address0),
    .output_C_ce0(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_output_C_ce0),
    .output_C_q0(output_C_q0),
    .out_C_TDATA(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TDATA),
    .out_C_TVALID(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TVALID),
    .out_C_TKEEP(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TKEEP),
    .out_C_TSTRB(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TSTRB),
    .out_C_TLAST(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_AB_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_AB_TDATA),
    .vld_in(in_AB_TVALID),
    .ack_in(regslice_both_in_AB_V_data_V_U_ack_in),
    .data_out(in_AB_TDATA_int_regslice),
    .vld_out(in_AB_TVALID_int_regslice),
    .ack_out(in_AB_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_AB_V_data_V_U_apdone_blk)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_AB_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_AB_TKEEP),
    .vld_in(in_AB_TVALID),
    .ack_in(regslice_both_in_AB_V_keep_V_U_ack_in),
    .data_out(in_AB_TKEEP_int_regslice),
    .vld_out(regslice_both_in_AB_V_keep_V_U_vld_out),
    .ack_out(in_AB_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_AB_V_keep_V_U_apdone_blk)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_AB_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_AB_TSTRB),
    .vld_in(in_AB_TVALID),
    .ack_in(regslice_both_in_AB_V_strb_V_U_ack_in),
    .data_out(in_AB_TSTRB_int_regslice),
    .vld_out(regslice_both_in_AB_V_strb_V_U_vld_out),
    .ack_out(in_AB_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_AB_V_strb_V_U_apdone_blk)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_AB_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_AB_TLAST),
    .vld_in(in_AB_TVALID),
    .ack_in(regslice_both_in_AB_V_last_V_U_ack_in),
    .data_out(in_AB_TLAST_int_regslice),
    .vld_out(regslice_both_in_AB_V_last_V_U_vld_out),
    .ack_out(in_AB_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_AB_V_last_V_U_apdone_blk)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_C_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TDATA),
    .vld_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TVALID),
    .ack_in(out_C_TREADY_int_regslice),
    .data_out(out_C_TDATA),
    .vld_out(regslice_both_out_C_V_data_V_U_vld_out),
    .ack_out(out_C_TREADY),
    .apdone_blk(regslice_both_out_C_V_data_V_U_apdone_blk)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_C_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TKEEP),
    .vld_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TVALID),
    .ack_in(regslice_both_out_C_V_keep_V_U_ack_in_dummy),
    .data_out(out_C_TKEEP),
    .vld_out(regslice_both_out_C_V_keep_V_U_vld_out),
    .ack_out(out_C_TREADY),
    .apdone_blk(regslice_both_out_C_V_keep_V_U_apdone_blk)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_C_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TSTRB),
    .vld_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TVALID),
    .ack_in(regslice_both_out_C_V_strb_V_U_ack_in_dummy),
    .data_out(out_C_TSTRB),
    .vld_out(regslice_both_out_C_V_strb_V_U_vld_out),
    .ack_out(out_C_TREADY),
    .apdone_blk(regslice_both_out_C_V_strb_V_U_apdone_blk)
);

matrixmul_FLP_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_C_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST),
    .vld_in(grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TVALID),
    .ack_in(regslice_both_out_C_V_last_V_U_ack_in_dummy),
    .data_out(out_C_TLAST),
    .vld_out(regslice_both_out_C_V_last_V_U_vld_out),
    .ack_out(out_C_TREADY),
    .apdone_blk(regslice_both_out_C_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_ready == 1'b1)) begin
            grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready == 1'b1)) begin
            grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready == 1'b1)) begin
            grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_ready == 1'b1)) begin
            grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_C_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in_AB_TREADY_int_regslice = grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_AB_TREADY_int_regslice = grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY;
    end else begin
        in_AB_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_address0 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_address0 = grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_address0;
    end else begin
        input_A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce0 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_ce0 = grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_ce0;
    end else begin
        input_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce1 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce1;
    end else begin
        input_A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce2 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce2;
    end else begin
        input_A_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce3 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce3;
    end else begin
        input_A_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce4 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce4;
    end else begin
        input_A_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce5 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce5;
    end else begin
        input_A_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce6 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce6;
    end else begin
        input_A_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce7 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce7;
    end else begin
        input_A_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce8 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce8;
    end else begin
        input_A_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_A_ce9 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_A_ce9;
    end else begin
        input_A_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_we0 = grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_input_A_we0;
    end else begin
        input_A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_address0 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_B_address0 = grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_address0;
    end else begin
        input_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce0 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_B_ce0 = grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_ce0;
    end else begin
        input_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce1 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce1;
    end else begin
        input_B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce2 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce2;
    end else begin
        input_B_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce3 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce3;
    end else begin
        input_B_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce4 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce4;
    end else begin
        input_B_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce5 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce5;
    end else begin
        input_B_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce6 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce6;
    end else begin
        input_B_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce7 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce7;
    end else begin
        input_B_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce8 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce8;
    end else begin
        input_B_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_B_ce9 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_input_B_ce9;
    end else begin
        input_B_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_B_we0 = grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_input_B_we0;
    end else begin
        input_B_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        output_C_address0 = grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_output_C_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_C_address0 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_address0;
    end else begin
        output_C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        output_C_ce0 = grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_output_C_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_C_ce0 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_ce0;
    end else begin
        output_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_C_we0 = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_output_C_we0;
    end else begin
        output_C_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((regslice_both_out_C_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start = grp_matrixmul_FLP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;

assign grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start = grp_matrixmul_FLP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;

assign grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start = grp_matrixmul_FLP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;

assign grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start = grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg;

assign grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TREADY = (out_C_TREADY_int_regslice & ap_CS_fsm_state10);

assign in_AB_TREADY = regslice_both_in_AB_V_data_V_U_ack_in;

assign out_C_TVALID = regslice_both_out_C_V_data_V_U_vld_out;

assign out_C_TVALID_int_regslice = grp_matrixmul_FLP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TVALID;


reg find_kernel_block = 0;
// synthesis translate_off
`include "matrixmul_FLP_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //matrixmul_FLP

