\hypertarget{group___library__configuration__section}{}\doxysection{Library\+\_\+configuration\+\_\+section}
\label{group___library__configuration__section}\index{Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab52bb1ba72165913f41a6271d60b844c}{S\+T\+M32\+F1}}
\begin{DoxyCompactList}\small\item\em S\+T\+M32 Family. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}{\+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}~(0x04)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}{\+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}}~(0x03)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}{\+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}}~(0x02)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}{\+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga9bdb63d2332892bb8339e343cf504e9e}{\+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___library__configuration__section_ga9bdb63d2332892bb8339e343cf504e9e}\label{group___library__configuration__section_ga9bdb63d2332892bb8339e343cf504e9e}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION@{\_\_STM32F1\_CMSIS\_VERSION}}
\index{\_\_STM32F1\_CMSIS\_VERSION@{\_\_STM32F1\_CMSIS\_VERSION}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION}{\_\_STM32F1\_CMSIS\_VERSION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((\mbox{\hyperlink{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}} << 24)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}} << 16)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}} << 8 )\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}{\_\_STM32F1\_CMSIS\_VERSION\_RC}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}\label{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_MAIN@{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_MAIN@{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN~(0x04)}



Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. 

$<$ S\+T\+M32\+F100\+C4, S\+T\+M32\+F100\+R4, S\+T\+M32\+F100\+C6, S\+T\+M32\+F100\+R6, S\+T\+M32\+F100\+C8, S\+T\+M32\+F100\+R8, S\+T\+M32\+F100\+V8, S\+T\+M32\+F100\+CB, S\+T\+M32\+F100\+RB and S\+T\+M32\+F100\+VB

$<$ S\+T\+M32\+F100\+RC, S\+T\+M32\+F100\+VC, S\+T\+M32\+F100\+ZC, S\+T\+M32\+F100\+RD, S\+T\+M32\+F100\+VD, S\+T\+M32\+F100\+ZD, S\+T\+M32\+F100\+RE, S\+T\+M32\+F100\+VE and S\+T\+M32\+F100\+ZE

$<$ S\+T\+M32\+F101\+C4, S\+T\+M32\+F101\+R4, S\+T\+M32\+F101\+T4, S\+T\+M32\+F101\+C6, S\+T\+M32\+F101\+R6 and S\+T\+M32\+F101\+T6 Devices

$<$ S\+T\+M32\+F101\+C8, S\+T\+M32\+F101\+R8, S\+T\+M32\+F101\+T8, S\+T\+M32\+F101\+V8, S\+T\+M32\+F101\+CB, S\+T\+M32\+F101\+RB, S\+T\+M32\+F101\+TB and S\+T\+M32\+F101\+VB

$<$ S\+T\+M32\+F101\+RC, S\+T\+M32\+F101\+VC, S\+T\+M32\+F101\+ZC, S\+T\+M32\+F101\+RD, S\+T\+M32\+F101\+VD, S\+T\+M32\+F101\+ZD, S\+T\+M32\+F101\+RE, S\+T\+M32\+F101\+VE and S\+T\+M32\+F101\+ZE

$<$ S\+T\+M32\+F101\+RF, S\+T\+M32\+F101\+VF, S\+T\+M32\+F101\+ZF, S\+T\+M32\+F101\+RG, S\+T\+M32\+F101\+VG and S\+T\+M32\+F101\+ZG

$<$ S\+T\+M32\+F102\+C4, S\+T\+M32\+F102\+R4, S\+T\+M32\+F102\+C6 and S\+T\+M32\+F102\+R6

$<$ S\+T\+M32\+F102\+C8, S\+T\+M32\+F102\+R8, S\+T\+M32\+F102\+CB and S\+T\+M32\+F102\+RB

$<$ S\+T\+M32\+F103\+C4, S\+T\+M32\+F103\+R4, S\+T\+M32\+F103\+T4, S\+T\+M32\+F103\+C6, S\+T\+M32\+F103\+R6 and S\+T\+M32\+F103\+T6

$<$ S\+T\+M32\+F103\+C8, S\+T\+M32\+F103\+R8, S\+T\+M32\+F103\+T8, S\+T\+M32\+F103\+V8, S\+T\+M32\+F103\+CB, S\+T\+M32\+F103\+RB, S\+T\+M32\+F103\+TB and S\+T\+M32\+F103\+VB

$<$ S\+T\+M32\+F103\+RC, S\+T\+M32\+F103\+VC, S\+T\+M32\+F103\+ZC, S\+T\+M32\+F103\+RD, S\+T\+M32\+F103\+VD, S\+T\+M32\+F103\+ZD, S\+T\+M32\+F103\+RE, S\+T\+M32\+F103\+VE and S\+T\+M32\+F103\+ZE

$<$ S\+T\+M32\+F103\+RF, S\+T\+M32\+F103\+VF, S\+T\+M32\+F103\+ZF, S\+T\+M32\+F103\+RG, S\+T\+M32\+F103\+VG and S\+T\+M32\+F103\+ZG

$<$ S\+T\+M32\+F105\+R8, S\+T\+M32\+F105\+V8, S\+T\+M32\+F105\+RB, S\+T\+M32\+F105\+VB, S\+T\+M32\+F105\+RC and S\+T\+M32\+F105\+VC

$<$ S\+T\+M32\+F107\+RB, S\+T\+M32\+F107\+VB, S\+T\+M32\+F107\+RC and S\+T\+M32\+F107\+VC

C\+M\+S\+IS Device version number V4.\+3.\+2 \mbox{[}31\+:24\mbox{]} main version \mbox{\Hypertarget{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}\label{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_RC@{\_\_STM32F1\_CMSIS\_VERSION\_RC}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_RC@{\_\_STM32F1\_CMSIS\_VERSION\_RC}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_RC}{\_\_STM32F1\_CMSIS\_VERSION\_RC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC~(0x00)}

\mbox{[}7\+:0\mbox{]} release candidate \mbox{\Hypertarget{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}\label{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_SUB1@{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_SUB1@{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1~(0x03)}

\mbox{[}23\+:16\mbox{]} sub1 version \mbox{\Hypertarget{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}\label{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_SUB2@{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_SUB2@{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F1\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2~(0x02)}

\mbox{[}15\+:8\mbox{]} sub2 version \mbox{\Hypertarget{group___library__configuration__section_gab52bb1ba72165913f41a6271d60b844c}\label{group___library__configuration__section_gab52bb1ba72165913f41a6271d60b844c}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!STM32F1@{STM32F1}}
\index{STM32F1@{STM32F1}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{STM32F1}{STM32F1}}
{\footnotesize\ttfamily \#define S\+T\+M32\+F1}



S\+T\+M32 Family. 

