Summary
======
Overall execution cycle = 24343662
Total execution cycles per core:
- Processor 0 = 21109849
- Processor 1 = 20510290
- Processor 2 = 24343662
- Processor 3 = 20674052
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 10679535
- Processor 1 = 10127014
- Processor 2 = 13913324
- Processor 3 = 10279148
======
Data cache miss rate for each core
- Processor 0 = 0.41308843898069514 (1031626/2497349)
- Processor 1 = 0.41286778228027826 (1028234/2490468)
- Processor 2 = 0.41573108940928805 (1043093/2509057)
- Processor 3 = 0.41282284119023926 (1033348/2503127)
======
Amount of Data traffic in bytes on the bus
= 508476
======
Number of invalidations or updates on the bus
= 28879
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 1961092, numSharedAccess = 536257
- Cache 1: numPrivateAccess = 1961543, numSharedAccess = 528925
- Cache 2: numPrivateAccess = 2041693, numSharedAccess = 467364
- Cache 3: numPrivateAccess = 1963453, numSharedAccess = 539674
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 23
- Cache 3: numO = 10
