(S (PP (IN At) (NP (NN submicron) (VBG manufacturing) (NN technology) (NNS nodes))) (, ,) (NP (JJ pro-) (NN cess) (NNS variations)) (VP (VBP affect) (NP (NN circuit) (NN performance)) (ADVP (RB significantly))) (. .))
(S (S (VP (TO To) (VP (VB counter) (NP (DT these) (NNS variations))))) (, ,) (NP (NNS engineers)) (VP (VBP are) (VP (VBG reserving) (NP (RBR more) (JJ timing) (NN margin)) (S (VP (TO to) (VP (VB maintain) (NP (NN yield))))) (, ,) (S (VP (VBG leading) (PP (TO to) (NP (DT an) (JJ unaffordable) (NN overdesign))))))) (. .))
(S (NP (NP (JJS Most)) (PP (IN of) (NP (DT these) (NNS margins)))) (, ,) (ADVP (RB however)) (, ,) (VP (VBP are) (VP (VBN wasted) (PP (IN after) (NP (NN manufacturing))) (, ,) (SBAR (IN because) (S (NP (NN process) (NNS variations)) (VP (VBP cause) (S (S (NP (RB only) (DT some) (NNS chips)) (VP (TO to) (VB be) (ADJP (RB really) (JJ slow)))) (, ,) (SBAR (IN while) (S (NP (JJ other) (NNS chips)) (VP (MD can) (VP (ADVP (RB easily)) (VB meet) (NP (VBN given) (VBG timing) (NNS specifications)))))))))))) (. .))
(S (S (VP (TO To) (VP (VB reduce) (NP (DT this) (NN pessimism))))) (, ,) (NP (PRP we)) (VP (MD can) (VP (VP (VB reserve) (NP (JJR less) (VBG timing) (NN margin))) (CC and) (VP (NN tune) (NP (VBD failed) (NNS chips)) (PP (IN after) (NP (VBG manufacturing))) (PP (IN with) (NP (NN clock) (NNS buffers))) (S (VP (TO to) (VP (VB make) (S (NP (PRP them)) (VP (VB meet) (NP (JJ timing) (NNS specifications)))))))))) (. .))
(S (PP (IN With) (NP (DT this) (JJ post-silicon) (NN clock) (NN tuning))) (, ,) (NP (JJ critical) (NNS paths)) (VP (MD can) (VP (VB be) (VP (VBN balanced) (PP (IN with) (NP (NP (JJ neighboring) (NNS paths)) (PP (IN in) (NP (DT each) (NN chip))))) (S (ADVP (RB specifically)) (VP (TO to) (VP (VB counter) (NP (NP (DT the) (NN effect)) (PP (IN of) (NP (NN process) (NNS variations)))))))))) (. .))
(S (ADVP (RB Consequently)) (, ,) (S (NP (NP (NNS chips)) (PP (IN with) (NP (NN timing) (NNS failures)))) (VP (MD can) (VP (VB be) (VP (VBN rescued))))) (CC and) (S (NP (DT the) (NN yield)) (VP (MD can) (ADVP (RB thus)) (VP (VB be) (VP (VBN improved))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (ADJP (ADJP (RB specially) (JJ useful)) (PP (IN in) (NP (NP (JJ high-) (NN performance) (NNS designs)) (, ,) (NP (NN e.g.)) (, ,) (NP (JJ high-end) (NNP CPUs)) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (NN clock) (NN binning)) (VP (VBZ makes) (S (NP (NP (NNS chips)) (PP (IN with) (NP (JJR higher) (NN performance)))) (ADJP (ADVP (RB much) (RBR more)) (JJ profitable)))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (NN method)) (SBAR (S (VP (TO to) (VP (VB determine) (SBAR (WHADVP (WRB where)) (S (VP (TO to) (VP (VB insert) (NP (JJ post-silicon) (VBG tuning) (NNS buffers)) (PP (IN during) (NP (DT the) (NN design) (NN phase))) (S (VP (TO to) (VP (VB improve) (NP (DT the) (JJ overall) (NN profit)) (PP (IN with) (NP (NN clock) (NN binning)))))))))))))))) (. .))
(S (NP (DT This) (NN method)) (VP (VP (VBZ learns) (NP (DT the) (NN buffer) (NNS locations)) (PP (IN with) (NP (DT a) (NNP Sobol) (NN sequence))) (ADVP (RB iteratively))) (CC and) (VP (VBZ reduces) (NP (DT the) (NN buffer) (VBZ ranges)) (ADVP (NNS afterwards)) (PP (IN with) (NP (NP (VBG tuning) (NN concentration)) (CC and) (NP (NN buffer) (NN grouping)))))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP demonstrate) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN method)) (VP (MD can) (VP (VB achieve) (NP (NP (DT a) (NN profit) (NN improvement)) (PP (IN of) (NP (NP (NP (QP (RB about) (CD 14)) (NN %)) (PP (IN on) (NP (NN average)))) (CC and) (NP (QP (RB up) (TO to) (CD 26)) (NN %))))) (, ,) (SBAR (IN with) (S (NP (NP (RB only) (DT a) (JJ small) (NN number)) (PP (IN of) (NP (VBG tuning) (NNS buffers)))) (VP (VBN inserted) (PP (IN into) (NP (DT the) (NN circuit))))))))))) (. .))
