Team members:

Aditya Dhikle   adhikle1@binghamton.edu     B00866049
Saurabh Naik    snaik9@binghamton.edu       B00858983
Nikhil Kulkarni nkulkar9@binghamton.edu     B00864815

Things implemented:
Issue Queue
Reorder Buffer
Load Store Queue
Free list for physical registers
Physical Registers valid bit

FUs:
IU (Integer Unit)
MU (Mux Unit)
BU (Branch Units)

Additional Forwarding stages:
IU Forward
MU Forward
Memory Forward

No of cycles for FUs & Memory:
IU - 1 cycles
MU - 4 cycles
BU - 1 cycle
Memory - 2 cycles

