// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module jpeg2bmp_decode_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        outputVector_address0,
        outputVector_ce0,
        outputVector_we0,
        outputVector_d0,
        p_jinfo_jpeg_data,
        p_jinfo_NumMCU,
        p_jinfo_image_width,
        p_jinfo_image_height,
        p_jinfo_MCUWidth,
        p_jinfo_dc_dhuff_tbl_ml_0,
        p_jinfo_dc_dhuff_tbl_maxcode_address0,
        p_jinfo_dc_dhuff_tbl_maxcode_ce0,
        p_jinfo_dc_dhuff_tbl_maxcode_q0,
        p_jinfo_dc_dhuff_tbl_valptr_address0,
        p_jinfo_dc_dhuff_tbl_valptr_ce0,
        p_jinfo_dc_dhuff_tbl_valptr_q0,
        p_jinfo_dc_dhuff_tbl_mincode_address0,
        p_jinfo_dc_dhuff_tbl_mincode_ce0,
        p_jinfo_dc_dhuff_tbl_mincode_q0,
        p_jinfo_ac_xhuff_tbl_huffval_address0,
        p_jinfo_ac_xhuff_tbl_huffval_ce0,
        p_jinfo_ac_xhuff_tbl_huffval_q0,
        p_jinfo_ac_dhuff_tbl_ml_0,
        p_jinfo_ac_dhuff_tbl_maxcode_address0,
        p_jinfo_ac_dhuff_tbl_maxcode_ce0,
        p_jinfo_ac_dhuff_tbl_maxcode_q0,
        p_jinfo_ac_dhuff_tbl_valptr_address0,
        p_jinfo_ac_dhuff_tbl_valptr_ce0,
        p_jinfo_ac_dhuff_tbl_valptr_q0,
        p_jinfo_ac_dhuff_tbl_mincode_address0,
        p_jinfo_ac_dhuff_tbl_mincode_ce0,
        p_jinfo_ac_dhuff_tbl_mincode_q0,
        p_jinfo_quant_tbl_quantval_address0,
        p_jinfo_quant_tbl_quantval_ce0,
        p_jinfo_quant_tbl_quantval_q0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] outputVector_address0;
output   outputVector_ce0;
output   outputVector_we0;
output  [7:0] outputVector_d0;
input  [7:0] p_jinfo_jpeg_data;
input  [31:0] p_jinfo_NumMCU;
input  [15:0] p_jinfo_image_width;
input  [15:0] p_jinfo_image_height;
input  [16:0] p_jinfo_MCUWidth;
input  [6:0] p_jinfo_dc_dhuff_tbl_ml_0;
output  [6:0] p_jinfo_dc_dhuff_tbl_maxcode_address0;
output   p_jinfo_dc_dhuff_tbl_maxcode_ce0;
input  [31:0] p_jinfo_dc_dhuff_tbl_maxcode_q0;
output  [6:0] p_jinfo_dc_dhuff_tbl_valptr_address0;
output   p_jinfo_dc_dhuff_tbl_valptr_ce0;
input  [10:0] p_jinfo_dc_dhuff_tbl_valptr_q0;
output  [6:0] p_jinfo_dc_dhuff_tbl_mincode_address0;
output   p_jinfo_dc_dhuff_tbl_mincode_ce0;
input  [10:0] p_jinfo_dc_dhuff_tbl_mincode_q0;
output  [10:0] p_jinfo_ac_xhuff_tbl_huffval_address0;
output   p_jinfo_ac_xhuff_tbl_huffval_ce0;
input  [7:0] p_jinfo_ac_xhuff_tbl_huffval_q0;
input  [6:0] p_jinfo_ac_dhuff_tbl_ml_0;
output  [6:0] p_jinfo_ac_dhuff_tbl_maxcode_address0;
output   p_jinfo_ac_dhuff_tbl_maxcode_ce0;
input  [31:0] p_jinfo_ac_dhuff_tbl_maxcode_q0;
output  [6:0] p_jinfo_ac_dhuff_tbl_valptr_address0;
output   p_jinfo_ac_dhuff_tbl_valptr_ce0;
input  [10:0] p_jinfo_ac_dhuff_tbl_valptr_q0;
output  [6:0] p_jinfo_ac_dhuff_tbl_mincode_address0;
output   p_jinfo_ac_dhuff_tbl_mincode_ce0;
input  [10:0] p_jinfo_ac_dhuff_tbl_mincode_q0;
output  [7:0] p_jinfo_quant_tbl_quantval_address0;
output   p_jinfo_quant_tbl_quantval_ce0;
input  [15:0] p_jinfo_quant_tbl_quantval_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] CurHuffReadBuf;
reg   [9:0] rgb_buf_address0;
reg    rgb_buf_ce0;
reg    rgb_buf_we0;
wire   [7:0] rgb_buf_q0;
reg    rgb_buf_ce1;
reg    rgb_buf_we1;
wire   [31:0] CurrentMCU_2_fu_341_p2;
reg   [31:0] CurrentMCU_2_reg_649;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln825_fu_353_p2;
reg   [1:0] add_ln825_reg_657;
wire    ap_CS_fsm_state5;
wire   [9:0] shl_ln_fu_359_p3;
reg   [9:0] shl_ln_reg_662;
wire  signed [31:0] sext_ln413_fu_376_p1;
reg  signed [31:0] sext_ln413_reg_670;
wire    ap_CS_fsm_state7;
wire  signed [31:0] sext_ln832_fu_384_p1;
reg  signed [31:0] sext_ln832_reg_675;
wire   [1:0] add_ln410_fu_394_p2;
reg   [1:0] add_ln410_reg_683;
wire    ap_CS_fsm_state8;
wire   [15:0] tmp_s_fu_400_p3;
reg   [15:0] tmp_s_reg_688;
wire   [63:0] zext_ln833_fu_424_p1;
wire   [31:0] voffs_fu_437_p3;
wire   [31:0] hoffs_fu_456_p3;
reg   [31:0] hoffs_reg_703;
wire   [31:0] add_i_i_fu_464_p2;
reg   [31:0] add_i_i_reg_708;
wire   [31:0] add3_i_i_fu_470_p2;
reg   [31:0] add3_i_i_reg_713;
wire   [15:0] mul_ln376_fu_494_p2;
reg   [15:0] mul_ln376_reg_724;
wire    ap_CS_fsm_state9;
wire   [0:0] grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_return;
reg   [0:0] targetBlock_reg_732;
wire    ap_CS_fsm_state10;
wire   [31:0] add_ln379_fu_571_p2;
wire    ap_CS_fsm_state11;
reg   [7:0] HuffBuff_address0;
reg    HuffBuff_ce0;
reg    HuffBuff_we0;
reg   [31:0] HuffBuff_d0;
wire   [31:0] HuffBuff_q0;
reg   [8:0] IDCTBuff_address0;
reg    IDCTBuff_ce0;
reg    IDCTBuff_we0;
wire   [31:0] IDCTBuff_q0;
reg   [8:0] IDCTBuff_address1;
reg    IDCTBuff_ce1;
reg    IDCTBuff_we1;
wire   [31:0] IDCTBuff_q1;
wire    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start;
wire    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_done;
wire    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_idle;
wire    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_ready;
wire   [7:0] grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_address0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_ce0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_we0;
wire   [31:0] grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_d0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_done;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_idle;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_ready;
wire   [28:0] grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out_ap_vld;
wire   [28:0] grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out_ap_vld;
wire   [28:0] grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out_ap_vld;
wire   [28:0] grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out_ap_vld;
wire   [31:0] grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out_ap_vld;
wire   [31:0] grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out_ap_vld;
wire    grp_decode_block_1_fu_230_ap_start;
wire    grp_decode_block_1_fu_230_ap_done;
wire    grp_decode_block_1_fu_230_ap_idle;
wire    grp_decode_block_1_fu_230_ap_ready;
wire   [8:0] grp_decode_block_1_fu_230_IDCTBuff_address0;
wire    grp_decode_block_1_fu_230_IDCTBuff_ce0;
wire    grp_decode_block_1_fu_230_IDCTBuff_we0;
wire   [31:0] grp_decode_block_1_fu_230_IDCTBuff_d0;
wire   [8:0] grp_decode_block_1_fu_230_IDCTBuff_address1;
wire    grp_decode_block_1_fu_230_IDCTBuff_ce1;
wire    grp_decode_block_1_fu_230_IDCTBuff_we1;
wire   [31:0] grp_decode_block_1_fu_230_IDCTBuff_d1;
wire   [7:0] grp_decode_block_1_fu_230_HuffBuff_address0;
wire    grp_decode_block_1_fu_230_HuffBuff_ce0;
wire    grp_decode_block_1_fu_230_HuffBuff_we0;
wire   [31:0] grp_decode_block_1_fu_230_HuffBuff_d0;
wire   [7:0] grp_decode_block_1_fu_230_CurHuffReadBuf_o;
wire    grp_decode_block_1_fu_230_CurHuffReadBuf_o_ap_vld;
wire   [6:0] grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_ce0;
wire   [6:0] grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_ce0;
wire   [6:0] grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_ce0;
wire   [10:0] grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_ce0;
wire   [6:0] grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_ce0;
wire   [6:0] grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_ce0;
wire   [6:0] grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_ce0;
wire   [7:0] grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_address0;
wire    grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_ce0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_idle;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_ready;
wire   [8:0] grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce0;
wire   [8:0] grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address1;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce1;
wire   [9:0] grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we0;
wire   [7:0] grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d0;
wire   [9:0] grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address1;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce1;
wire    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we1;
wire   [7:0] grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d1;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_idle;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_ready;
wire   [15:0] grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_address0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_ce0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_we0;
wire   [7:0] grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_d0;
wire   [31:0] grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out_ap_vld;
wire   [63:0] grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out_ap_vld;
wire   [9:0] grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_address0;
wire    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_ce0;
reg   [1:0] i_5_reg_160;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln824_fu_335_p2;
reg   [1:0] i_reg_171;
wire   [0:0] icmp_ln380_fu_489_p2;
wire   [0:0] icmp_ln379_fu_480_p2;
reg   [31:0] i_9_reg_183;
wire   [0:0] icmp_ln832_fu_388_p2;
reg   [63:0] store_assign_1_reg_193;
reg   [63:0] ap_phi_mux_store_assign_3_phi_fu_207_p4;
wire   [63:0] add_ln385_fu_564_p2;
reg    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg;
reg   [28:0] out_data_comp_vpos_0_loc_fu_148;
reg   [28:0] out_data_comp_vpos12_0_loc_fu_144;
reg   [28:0] out_data_comp_vpos2_0_loc_fu_140;
reg   [28:0] out_data_comp_hpos_0_loc_fu_136;
reg   [31:0] out_data_comp_hpos3_2_fu_124;
reg   [31:0] out_data_comp_hpos4_2_fu_120;
reg    grp_decode_block_1_fu_230_ap_start_reg;
wire   [0:0] icmp_ln825_fu_347_p2;
reg    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg;
reg    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg;
reg   [31:0] idx_loc_fu_132;
reg   [63:0] add_ln376_loc_fu_128;
reg   [31:0] CurrentMCU_fu_116;
wire   [31:0] select_ln416_1_fu_527_p3;
wire   [0:0] icmp_ln413_fu_514_p2;
wire   [31:0] select_ln416_fu_519_p3;
wire   [9:0] store_assign_fu_416_p3;
wire   [28:0] tmp_fu_428_p5;
wire   [28:0] tmp_2_fu_445_p2;
wire   [28:0] tmp_2_fu_445_p3;
wire   [28:0] tmp_2_fu_445_p5;
wire  signed [15:0] mul_ln376_fu_494_p0;
wire   [0:0] icmp_ln413_1_fu_500_p2;
wire   [31:0] select_ln413_fu_506_p3;
wire   [33:0] shl_ln1_fu_552_p3;
wire   [63:0] zext_ln385_fu_560_p1;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 CurHuffReadBuf = 8'd0;
#0 grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg = 1'b0;
#0 grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg = 1'b0;
#0 out_data_comp_hpos3_2_fu_124 = 32'd0;
#0 out_data_comp_hpos4_2_fu_120 = 32'd0;
#0 grp_decode_block_1_fu_230_ap_start_reg = 1'b0;
#0 grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg = 1'b0;
#0 grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg = 1'b0;
#0 CurrentMCU_fu_116 = 32'd0;
end

jpeg2bmp_decode_1_rgb_buf_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
rgb_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rgb_buf_address0),
    .ce0(rgb_buf_ce0),
    .we0(rgb_buf_we0),
    .d0(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d0),
    .q0(rgb_buf_q0),
    .address1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address1),
    .ce1(rgb_buf_ce1),
    .we1(rgb_buf_we1),
    .d1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d1)
);

jpeg2bmp_decode_1_HuffBuff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
HuffBuff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HuffBuff_address0),
    .ce0(HuffBuff_ce0),
    .we0(HuffBuff_we0),
    .d0(HuffBuff_d0),
    .q0(HuffBuff_q0)
);

jpeg2bmp_decode_1_IDCTBuff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
IDCTBuff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(IDCTBuff_address0),
    .ce0(IDCTBuff_ce0),
    .we0(IDCTBuff_we0),
    .d0(grp_decode_block_1_fu_230_IDCTBuff_d0),
    .q0(IDCTBuff_q0),
    .address1(IDCTBuff_address1),
    .ce1(IDCTBuff_ce1),
    .we1(IDCTBuff_we1),
    .d1(grp_decode_block_1_fu_230_IDCTBuff_d1),
    .q1(IDCTBuff_q1)
);

jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_805_1 grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start),
    .ap_done(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_done),
    .ap_idle(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_idle),
    .ap_ready(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_ready),
    .HuffBuff_address0(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_address0),
    .HuffBuff_ce0(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_ce0),
    .HuffBuff_we0(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_we0),
    .HuffBuff_d0(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_d0)
);

jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_814_2 grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start),
    .ap_done(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_done),
    .ap_idle(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_idle),
    .ap_ready(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_ready),
    .out_data_comp_vpos_0_out(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out),
    .out_data_comp_vpos_0_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out_ap_vld),
    .out_data_comp_vpos12_0_out(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out),
    .out_data_comp_vpos12_0_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out_ap_vld),
    .out_data_comp_vpos2_0_out(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out),
    .out_data_comp_vpos2_0_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out_ap_vld),
    .out_data_comp_hpos_0_out(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out),
    .out_data_comp_hpos_0_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out_ap_vld),
    .out_data_comp_hpos3_0_out(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out),
    .out_data_comp_hpos3_0_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out_ap_vld),
    .out_data_comp_hpos4_0_out(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out),
    .out_data_comp_hpos4_0_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out_ap_vld)
);

jpeg2bmp_decode_block_1 grp_decode_block_1_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_block_1_fu_230_ap_start),
    .ap_done(grp_decode_block_1_fu_230_ap_done),
    .ap_idle(grp_decode_block_1_fu_230_ap_idle),
    .ap_ready(grp_decode_block_1_fu_230_ap_ready),
    .IDCTBuff_address0(grp_decode_block_1_fu_230_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_decode_block_1_fu_230_IDCTBuff_ce0),
    .IDCTBuff_we0(grp_decode_block_1_fu_230_IDCTBuff_we0),
    .IDCTBuff_d0(grp_decode_block_1_fu_230_IDCTBuff_d0),
    .IDCTBuff_q0(IDCTBuff_q0),
    .IDCTBuff_address1(grp_decode_block_1_fu_230_IDCTBuff_address1),
    .IDCTBuff_ce1(grp_decode_block_1_fu_230_IDCTBuff_ce1),
    .IDCTBuff_we1(grp_decode_block_1_fu_230_IDCTBuff_we1),
    .IDCTBuff_d1(grp_decode_block_1_fu_230_IDCTBuff_d1),
    .IDCTBuff_q1(IDCTBuff_q1),
    .out_buf(shl_ln_reg_662),
    .HuffBuff_address0(grp_decode_block_1_fu_230_HuffBuff_address0),
    .HuffBuff_ce0(grp_decode_block_1_fu_230_HuffBuff_ce0),
    .HuffBuff_we0(grp_decode_block_1_fu_230_HuffBuff_we0),
    .HuffBuff_d0(grp_decode_block_1_fu_230_HuffBuff_d0),
    .HuffBuff_q0(HuffBuff_q0),
    .p_jinfo_dc_dhuff_tbl_ml_0(p_jinfo_dc_dhuff_tbl_ml_0),
    .CurHuffReadBuf_i(CurHuffReadBuf),
    .CurHuffReadBuf_o(grp_decode_block_1_fu_230_CurHuffReadBuf_o),
    .CurHuffReadBuf_o_ap_vld(grp_decode_block_1_fu_230_CurHuffReadBuf_o_ap_vld),
    .p_jinfo_dc_dhuff_tbl_maxcode_address0(grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_address0),
    .p_jinfo_dc_dhuff_tbl_maxcode_ce0(grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_ce0),
    .p_jinfo_dc_dhuff_tbl_maxcode_q0(p_jinfo_dc_dhuff_tbl_maxcode_q0),
    .p_jinfo_dc_dhuff_tbl_valptr_address0(grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_address0),
    .p_jinfo_dc_dhuff_tbl_valptr_ce0(grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_ce0),
    .p_jinfo_dc_dhuff_tbl_valptr_q0(p_jinfo_dc_dhuff_tbl_valptr_q0),
    .p_jinfo_dc_dhuff_tbl_mincode_address0(grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_address0),
    .p_jinfo_dc_dhuff_tbl_mincode_ce0(grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_ce0),
    .p_jinfo_dc_dhuff_tbl_mincode_q0(p_jinfo_dc_dhuff_tbl_mincode_q0),
    .p_jinfo_ac_xhuff_tbl_huffval_address0(grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_address0),
    .p_jinfo_ac_xhuff_tbl_huffval_ce0(grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_ce0),
    .p_jinfo_ac_xhuff_tbl_huffval_q0(p_jinfo_ac_xhuff_tbl_huffval_q0),
    .p_jinfo_ac_dhuff_tbl_ml_0(p_jinfo_ac_dhuff_tbl_ml_0),
    .p_jinfo_ac_dhuff_tbl_maxcode_address0(grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_address0),
    .p_jinfo_ac_dhuff_tbl_maxcode_ce0(grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_ce0),
    .p_jinfo_ac_dhuff_tbl_maxcode_q0(p_jinfo_ac_dhuff_tbl_maxcode_q0),
    .p_jinfo_ac_dhuff_tbl_valptr_address0(grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_address0),
    .p_jinfo_ac_dhuff_tbl_valptr_ce0(grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_ce0),
    .p_jinfo_ac_dhuff_tbl_valptr_q0(p_jinfo_ac_dhuff_tbl_valptr_q0),
    .p_jinfo_ac_dhuff_tbl_mincode_address0(grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_address0),
    .p_jinfo_ac_dhuff_tbl_mincode_ce0(grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_ce0),
    .p_jinfo_ac_dhuff_tbl_mincode_q0(p_jinfo_ac_dhuff_tbl_mincode_q0),
    .p_jinfo_quant_tbl_quantval_address0(grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_address0),
    .p_jinfo_quant_tbl_quantval_ce0(grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_ce0),
    .p_jinfo_quant_tbl_quantval_q0(p_jinfo_quant_tbl_quantval_q0)
);

jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_482_1 grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start),
    .ap_done(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done),
    .ap_idle(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_idle),
    .ap_ready(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_ready),
    .IDCTBuff_address0(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce0),
    .IDCTBuff_q0(IDCTBuff_q0),
    .IDCTBuff_address1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address1),
    .IDCTBuff_ce1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce1),
    .IDCTBuff_q1(IDCTBuff_q1),
    .rgb_buf_address0(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address0),
    .rgb_buf_ce0(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce0),
    .rgb_buf_we0(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we0),
    .rgb_buf_d0(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d0),
    .rgb_buf_address1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address1),
    .rgb_buf_ce1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce1),
    .rgb_buf_we1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we1),
    .rgb_buf_d1(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d1)
);

jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_383_2 grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start),
    .ap_done(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done),
    .ap_idle(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_idle),
    .ap_ready(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_ready),
    .hoffs(hoffs_reg_703),
    .add3_i_i(add3_i_i_reg_713),
    .mul_ln376(mul_ln376_reg_724),
    .zext_ln385_3(tmp_s_reg_688),
    .outputVector_address0(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_address0),
    .outputVector_ce0(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_ce0),
    .outputVector_we0(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_we0),
    .outputVector_d0(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_d0),
    .store_assign_1(store_assign_1_reg_193),
    .sext_ln379(p_jinfo_image_width),
    .idx_out(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out),
    .idx_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out_ap_vld),
    .add_ln376_out(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out),
    .add_ln376_out_ap_vld(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out_ap_vld),
    .rgb_buf_address0(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_address0),
    .rgb_buf_ce0(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_ce0),
    .rgb_buf_q0(rgb_buf_q0),
    .ap_return(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_return)
);

jpeg2bmp_mux_3_2_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 29 ),
    .din2_WIDTH( 29 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 29 ))
mux_3_2_29_1_1_U210(
    .din0(out_data_comp_vpos_0_loc_fu_148),
    .din1(out_data_comp_vpos12_0_loc_fu_144),
    .din2(out_data_comp_vpos2_0_loc_fu_140),
    .din3(i_reg_171),
    .dout(tmp_fu_428_p5)
);

jpeg2bmp_mux_3_2_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 29 ),
    .din2_WIDTH( 29 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 29 ))
mux_3_2_29_1_1_U211(
    .din0(out_data_comp_hpos_0_loc_fu_136),
    .din1(tmp_2_fu_445_p2),
    .din2(tmp_2_fu_445_p3),
    .din3(i_reg_171),
    .dout(tmp_2_fu_445_p5)
);

jpeg2bmp_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U212(
    .din0(mul_ln376_fu_494_p0),
    .din1(p_jinfo_image_width),
    .dout(mul_ln376_fu_494_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln379_fu_480_p2 == 1'd1) & (icmp_ln380_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_ready == 1'b1)) begin
            grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln825_fu_347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_ready == 1'b1)) begin
            grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg <= 1'b1;
        end else if ((grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_ready == 1'b1)) begin
            grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_ready == 1'b1)) begin
            grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_block_1_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln825_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_decode_block_1_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_decode_block_1_fu_230_ap_ready == 1'b1)) begin
            grp_decode_block_1_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        CurHuffReadBuf <= p_jinfo_jpeg_data;
    end else if (((grp_decode_block_1_fu_230_CurHuffReadBuf_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        CurHuffReadBuf <= grp_decode_block_1_fu_230_CurHuffReadBuf_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        CurrentMCU_fu_116 <= 32'd0;
    end else if (((icmp_ln832_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        CurrentMCU_fu_116 <= CurrentMCU_2_reg_649;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln824_fu_335_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_5_reg_160 <= 2'd0;
    end else if (((grp_decode_block_1_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_5_reg_160 <= add_ln825_reg_657;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_9_reg_183 <= add_ln379_fu_571_p2;
    end else if (((icmp_ln832_fu_388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_9_reg_183 <= voffs_fu_437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & ((icmp_ln379_fu_480_p2 == 1'd0) | (icmp_ln380_fu_489_p2 == 1'd0)))) begin
        i_reg_171 <= add_ln410_reg_683;
    end else if (((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_reg_171 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((icmp_ln413_fu_514_p2 == 1'd0) & (icmp_ln379_fu_480_p2 == 1'd0)) | ((icmp_ln413_fu_514_p2 == 1'd0) & (icmp_ln380_fu_489_p2 == 1'd0))))) begin
        out_data_comp_hpos3_2_fu_124 <= select_ln416_fu_519_p3;
    end else if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_data_comp_hpos3_2_fu_124 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((icmp_ln413_fu_514_p2 == 1'd0) & (icmp_ln379_fu_480_p2 == 1'd0)) | ((icmp_ln413_fu_514_p2 == 1'd0) & (icmp_ln380_fu_489_p2 == 1'd0))))) begin
        out_data_comp_hpos4_2_fu_120 <= select_ln416_1_fu_527_p3;
    end else if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_data_comp_hpos4_2_fu_120 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        store_assign_1_reg_193 <= ap_phi_mux_store_assign_3_phi_fu_207_p4;
    end else if (((icmp_ln832_fu_388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        store_assign_1_reg_193 <= zext_ln833_fu_424_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        CurrentMCU_2_reg_649 <= CurrentMCU_2_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add3_i_i_reg_713[31 : 3] <= add3_i_i_fu_470_p2[31 : 3];
        add_i_i_reg_708[31 : 3] <= add_i_i_fu_464_p2[31 : 3];
        add_ln410_reg_683 <= add_ln410_fu_394_p2;
        hoffs_reg_703[31 : 3] <= hoffs_fu_456_p3[31 : 3];
        tmp_s_reg_688[15 : 14] <= tmp_s_fu_400_p3[15 : 14];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        add_ln376_loc_fu_128 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln825_reg_657 <= add_ln825_fu_353_p2;
        shl_ln_reg_662[9 : 8] <= shl_ln_fu_359_p3[9 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        idx_loc_fu_132 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mul_ln376_reg_724 <= mul_ln376_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_data_comp_hpos_0_loc_fu_136 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_data_comp_vpos12_0_loc_fu_144 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_data_comp_vpos2_0_loc_fu_140 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_data_comp_vpos_0_loc_fu_148 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sext_ln413_reg_670 <= sext_ln413_fu_376_p1;
        sext_ln832_reg_675 <= sext_ln832_fu_384_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        targetBlock_reg_732 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_return;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        HuffBuff_address0 = grp_decode_block_1_fu_230_HuffBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        HuffBuff_address0 = grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_address0;
    end else begin
        HuffBuff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        HuffBuff_ce0 = grp_decode_block_1_fu_230_HuffBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        HuffBuff_ce0 = grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_ce0;
    end else begin
        HuffBuff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        HuffBuff_d0 = grp_decode_block_1_fu_230_HuffBuff_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        HuffBuff_d0 = grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_d0;
    end else begin
        HuffBuff_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        HuffBuff_we0 = grp_decode_block_1_fu_230_HuffBuff_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        HuffBuff_we0 = grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_we0;
    end else begin
        HuffBuff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IDCTBuff_address0 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_address0 = grp_decode_block_1_fu_230_IDCTBuff_address0;
    end else begin
        IDCTBuff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IDCTBuff_address1 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_address1 = grp_decode_block_1_fu_230_IDCTBuff_address1;
    end else begin
        IDCTBuff_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IDCTBuff_ce0 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_ce0 = grp_decode_block_1_fu_230_IDCTBuff_ce0;
    end else begin
        IDCTBuff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IDCTBuff_ce1 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_ce1 = grp_decode_block_1_fu_230_IDCTBuff_ce1;
    end else begin
        IDCTBuff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_we0 = grp_decode_block_1_fu_230_IDCTBuff_we0;
    end else begin
        IDCTBuff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_we1 = grp_decode_block_1_fu_230_IDCTBuff_we1;
    end else begin
        IDCTBuff_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_block_1_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln824_fu_335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((targetBlock_reg_732 == 1'd0)) begin
            ap_phi_mux_store_assign_3_phi_fu_207_p4 = add_ln376_loc_fu_128;
        end else if ((targetBlock_reg_732 == 1'd1)) begin
            ap_phi_mux_store_assign_3_phi_fu_207_p4 = add_ln385_fu_564_p2;
        end else begin
            ap_phi_mux_store_assign_3_phi_fu_207_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_store_assign_3_phi_fu_207_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln824_fu_335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rgb_buf_address0 = grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rgb_buf_address0 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address0;
    end else begin
        rgb_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rgb_buf_ce0 = grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rgb_buf_ce0 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce0;
    end else begin
        rgb_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rgb_buf_ce1 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce1;
    end else begin
        rgb_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rgb_buf_we0 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we0;
    end else begin
        rgb_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rgb_buf_we1 = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we1;
    end else begin
        rgb_buf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln824_fu_335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln825_fu_347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_decode_block_1_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln832_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & ((icmp_ln379_fu_480_p2 == 1'd0) | (icmp_ln380_fu_489_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CurrentMCU_2_fu_341_p2 = (CurrentMCU_fu_116 + 32'd1);

assign add3_i_i_fu_470_p2 = (hoffs_fu_456_p3 + 32'd8);

assign add_i_i_fu_464_p2 = (voffs_fu_437_p3 + 32'd8);

assign add_ln379_fu_571_p2 = (i_9_reg_183 + 32'd1);

assign add_ln385_fu_564_p2 = (zext_ln385_fu_560_p1 + store_assign_1_reg_193);

assign add_ln410_fu_394_p2 = (i_reg_171 + 2'd1);

assign add_ln825_fu_353_p2 = (i_5_reg_160 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_done == 1'b0) | (grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_done == 1'b0));
end

assign grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start = grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg;

assign grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start = grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg;

assign grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start = grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg;

assign grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start = grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg;

assign grp_decode_block_1_fu_230_ap_start = grp_decode_block_1_fu_230_ap_start_reg;

assign hoffs_fu_456_p3 = {{tmp_2_fu_445_p5}, {3'd0}};

assign icmp_ln379_fu_480_p2 = (($signed(i_9_reg_183) < $signed(add_i_i_reg_708)) ? 1'b1 : 1'b0);

assign icmp_ln380_fu_489_p2 = (($signed(i_9_reg_183) < $signed(sext_ln413_reg_670)) ? 1'b1 : 1'b0);

assign icmp_ln413_1_fu_500_p2 = ((i_reg_171 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln413_fu_514_p2 = (($signed(select_ln413_fu_506_p3) < $signed(sext_ln832_reg_675)) ? 1'b1 : 1'b0);

assign icmp_ln824_fu_335_p2 = (($signed(CurrentMCU_fu_116) < $signed(p_jinfo_NumMCU)) ? 1'b1 : 1'b0);

assign icmp_ln825_fu_347_p2 = ((i_5_reg_160 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln832_fu_388_p2 = ((i_reg_171 == 2'd3) ? 1'b1 : 1'b0);

assign mul_ln376_fu_494_p0 = i_9_reg_183[15:0];

assign outputVector_address0 = grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_address0;

assign outputVector_ce0 = grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_ce0;

assign outputVector_d0 = grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_d0;

assign outputVector_we0 = grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_we0;

assign p_jinfo_ac_dhuff_tbl_maxcode_address0 = grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_address0;

assign p_jinfo_ac_dhuff_tbl_maxcode_ce0 = grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_ce0;

assign p_jinfo_ac_dhuff_tbl_mincode_address0 = grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_address0;

assign p_jinfo_ac_dhuff_tbl_mincode_ce0 = grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_ce0;

assign p_jinfo_ac_dhuff_tbl_valptr_address0 = grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_address0;

assign p_jinfo_ac_dhuff_tbl_valptr_ce0 = grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_ce0;

assign p_jinfo_ac_xhuff_tbl_huffval_address0 = grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_address0;

assign p_jinfo_ac_xhuff_tbl_huffval_ce0 = grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_ce0;

assign p_jinfo_dc_dhuff_tbl_maxcode_address0 = grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_address0;

assign p_jinfo_dc_dhuff_tbl_maxcode_ce0 = grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_ce0;

assign p_jinfo_dc_dhuff_tbl_mincode_address0 = grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_address0;

assign p_jinfo_dc_dhuff_tbl_mincode_ce0 = grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_ce0;

assign p_jinfo_dc_dhuff_tbl_valptr_address0 = grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_address0;

assign p_jinfo_dc_dhuff_tbl_valptr_ce0 = grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_ce0;

assign p_jinfo_quant_tbl_quantval_address0 = grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_address0;

assign p_jinfo_quant_tbl_quantval_ce0 = grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_ce0;

assign select_ln413_fu_506_p3 = ((icmp_ln413_1_fu_500_p2[0:0] == 1'b1) ? out_data_comp_hpos3_2_fu_124 : out_data_comp_hpos4_2_fu_120);

assign select_ln416_1_fu_527_p3 = ((icmp_ln413_1_fu_500_p2[0:0] == 1'b1) ? out_data_comp_hpos4_2_fu_120 : 32'd0);

assign select_ln416_fu_519_p3 = ((icmp_ln413_1_fu_500_p2[0:0] == 1'b1) ? 32'd0 : out_data_comp_hpos3_2_fu_124);

assign sext_ln413_fu_376_p1 = $signed(p_jinfo_image_height);

assign sext_ln832_fu_384_p1 = $signed(p_jinfo_MCUWidth);

assign shl_ln1_fu_552_p3 = {{idx_loc_fu_132}, {2'd0}};

assign shl_ln_fu_359_p3 = {{i_5_reg_160}, {8'd0}};

assign store_assign_fu_416_p3 = {{i_reg_171}, {8'd0}};

assign tmp_2_fu_445_p2 = out_data_comp_hpos3_2_fu_124[28:0];

assign tmp_2_fu_445_p3 = out_data_comp_hpos4_2_fu_120[28:0];

assign tmp_s_fu_400_p3 = {{i_reg_171}, {14'd0}};

assign voffs_fu_437_p3 = {{tmp_fu_428_p5}, {3'd0}};

assign zext_ln385_fu_560_p1 = shl_ln1_fu_552_p3;

assign zext_ln833_fu_424_p1 = store_assign_fu_416_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_662[7:0] <= 8'b00000000;
    tmp_s_reg_688[13:0] <= 14'b00000000000000;
    hoffs_reg_703[2:0] <= 3'b000;
    add_i_i_reg_708[2:0] <= 3'b000;
    add3_i_i_reg_713[2:0] <= 3'b000;
end

endmodule //jpeg2bmp_decode_1
