{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709622901329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709622901330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  5 01:15:01 2024 " "Processing started: Tue Mar  5 01:15:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709622901330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622901330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622901330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709622901714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709622901714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma-BEAS " "Found design unit 1: suma-BEAS" {  } { { "suma.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/suma.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909581 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/suma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622909581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-BEAS " "Found design unit 1: lut-BEAS" {  } { { "lut.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/lut.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909586 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "lut.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/lut.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622909586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivF-BEAS " "Found design unit 1: DivF-BEAS" {  } { { "DivF.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/DivF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909589 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivF " "Found entity 1: DivF" {  } { { "DivF.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/DivF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622909589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC-BEAS " "Found design unit 1: DAC-BEAS" {  } { { "DAC.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/DAC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "DAC.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/DAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622909592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-BHV " "Found design unit 1: Cont-BHV" {  } { { "Cont.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Cont.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "Cont.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622909595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709622909597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622909597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica4 " "Elaborating entity \"Practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709622909635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:inst14 " "Elaborating entity \"DAC\" for hierarchy \"DAC:inst14\"" {  } { { "Practica4.bdf" "inst14" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 208 1056 1256 320 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909637 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "DAC.vhd(25) " "VHDL warning at DAC.vhd(25): constant value overflow" {  } { { "DAC.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/DAC.vhd" 25 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1709622909637 "|Practica4|DAC:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma suma:inst17 " "Elaborating entity \"suma\" for hierarchy \"suma:inst17\"" {  } { { "Practica4.bdf" "inst17" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 240 816 984 384 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909638 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "suma.vhd(10) " "VHDL Subtype or Type Declaration warning at suma.vhd(10): subtype or type has null range" {  } { { "suma.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/suma.vhd" 10 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1709622909639 "|Practica4|suma:inst17"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "suma.vhd(17) " "VHDL warning at suma.vhd(17): ignored assignment of value to null range" {  } { { "suma.vhd" "" { Text "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/suma.vhd" 17 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1709622909639 "|Practica4|suma:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut lut:inst8 " "Elaborating entity \"lut\" for hierarchy \"lut:inst8\"" {  } { { "Practica4.bdf" "inst8" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 80 512 688 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont Cont:inst " "Elaborating entity \"Cont\" for hierarchy \"Cont:inst\"" {  } { { "Practica4.bdf" "inst" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 80 288 472 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivF DivF:inst4 " "Elaborating entity \"DivF\" for hierarchy \"DivF:inst4\"" {  } { { "Practica4.bdf" "inst4" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 80 104 272 160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivF DivF:inst5 " "Elaborating entity \"DivF\" for hierarchy \"DivF:inst5\"" {  } { { "Practica4.bdf" "inst5" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 216 104 272 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivF DivF:inst6 " "Elaborating entity \"DivF\" for hierarchy \"DivF:inst6\"" {  } { { "Practica4.bdf" "inst6" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 344 104 272 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivF DivF:inst7 " "Elaborating entity \"DivF\" for hierarchy \"DivF:inst7\"" {  } { { "Practica4.bdf" "inst7" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 472 104 272 552 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622909664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Filtro GND " "Pin \"Filtro\" is stuck at GND" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 232 1296 1472 248 "Filtro" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709622909992 "|Practica4|Filtro"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709622909992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709622910091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709622910091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_MST " "No output dependent on input pin \"CLK_MST\"" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 280 -128 40 296 "CLK_MST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709622910115 "|Practica4|CLK_MST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RES " "No output dependent on input pin \"RES\"" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 128 1056 1224 144 "RES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709622910115 "|Practica4|RES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "No output dependent on input pin \"sel\[1\]\"" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 184 816 984 200 "sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709622910115 "|Practica4|sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "No output dependent on input pin \"sel\[0\]\"" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/crisb/OneDrive/Documentos -/Uni/7mo y 8vo semestre/Diseno digital VLSI/Quartus/Practica 4/Practica4.bdf" { { 184 816 984 200 "sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709622910115 "|Practica4|sel[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709622910115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709622910116 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709622910116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709622910116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709622910128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  5 01:15:10 2024 " "Processing ended: Tue Mar  5 01:15:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709622910128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709622910128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709622910128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709622910128 ""}
