// Seed: 3695858458
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  assign (strong1, strong0) id_2 = 1;
  assign id_1 = id_5;
  assign module_1.id_1 = 0;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri   id_3,
    output wor   id_4,
    input  tri0  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
