#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1df79b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1df7b40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dea2d0 .functor NOT 1, L_0x1e47430, C4<0>, C4<0>, C4<0>;
L_0x1e47210 .functor XOR 2, L_0x1e470d0, L_0x1e47170, C4<00>, C4<00>;
L_0x1e47320 .functor XOR 2, L_0x1e47210, L_0x1e47280, C4<00>, C4<00>;
v0x1e426f0_0 .net *"_ivl_10", 1 0, L_0x1e47280;  1 drivers
v0x1e427f0_0 .net *"_ivl_12", 1 0, L_0x1e47320;  1 drivers
v0x1e428d0_0 .net *"_ivl_2", 1 0, L_0x1e47030;  1 drivers
v0x1e42990_0 .net *"_ivl_4", 1 0, L_0x1e470d0;  1 drivers
v0x1e42a70_0 .net *"_ivl_6", 1 0, L_0x1e47170;  1 drivers
v0x1e42ba0_0 .net *"_ivl_8", 1 0, L_0x1e47210;  1 drivers
v0x1e42c80_0 .net "a", 0 0, v0x1e3f440_0;  1 drivers
v0x1e42d20_0 .net "b", 0 0, v0x1e3f4e0_0;  1 drivers
v0x1e42dc0_0 .net "c", 0 0, v0x1e3f580_0;  1 drivers
v0x1e42e60_0 .var "clk", 0 0;
v0x1e42f00_0 .net "d", 0 0, v0x1e3f6c0_0;  1 drivers
v0x1e42fa0_0 .net "out_pos_dut", 0 0, L_0x1e46e10;  1 drivers
v0x1e43040_0 .net "out_pos_ref", 0 0, L_0x1e44570;  1 drivers
v0x1e430e0_0 .net "out_sop_dut", 0 0, L_0x1e45fd0;  1 drivers
v0x1e43180_0 .net "out_sop_ref", 0 0, L_0x1e19bd0;  1 drivers
v0x1e43220_0 .var/2u "stats1", 223 0;
v0x1e432c0_0 .var/2u "strobe", 0 0;
v0x1e43360_0 .net "tb_match", 0 0, L_0x1e47430;  1 drivers
v0x1e43430_0 .net "tb_mismatch", 0 0, L_0x1dea2d0;  1 drivers
v0x1e434d0_0 .net "wavedrom_enable", 0 0, v0x1e3f990_0;  1 drivers
v0x1e435a0_0 .net "wavedrom_title", 511 0, v0x1e3fa30_0;  1 drivers
L_0x1e47030 .concat [ 1 1 0 0], L_0x1e44570, L_0x1e19bd0;
L_0x1e470d0 .concat [ 1 1 0 0], L_0x1e44570, L_0x1e19bd0;
L_0x1e47170 .concat [ 1 1 0 0], L_0x1e46e10, L_0x1e45fd0;
L_0x1e47280 .concat [ 1 1 0 0], L_0x1e44570, L_0x1e19bd0;
L_0x1e47430 .cmp/eeq 2, L_0x1e47030, L_0x1e47320;
S_0x1df7cd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1df7b40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dea6b0 .functor AND 1, v0x1e3f580_0, v0x1e3f6c0_0, C4<1>, C4<1>;
L_0x1deaa90 .functor NOT 1, v0x1e3f440_0, C4<0>, C4<0>, C4<0>;
L_0x1deae70 .functor NOT 1, v0x1e3f4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1deb0f0 .functor AND 1, L_0x1deaa90, L_0x1deae70, C4<1>, C4<1>;
L_0x1e02540 .functor AND 1, L_0x1deb0f0, v0x1e3f580_0, C4<1>, C4<1>;
L_0x1e19bd0 .functor OR 1, L_0x1dea6b0, L_0x1e02540, C4<0>, C4<0>;
L_0x1e439f0 .functor NOT 1, v0x1e3f4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e43a60 .functor OR 1, L_0x1e439f0, v0x1e3f6c0_0, C4<0>, C4<0>;
L_0x1e43b70 .functor AND 1, v0x1e3f580_0, L_0x1e43a60, C4<1>, C4<1>;
L_0x1e43c30 .functor NOT 1, v0x1e3f440_0, C4<0>, C4<0>, C4<0>;
L_0x1e43d00 .functor OR 1, L_0x1e43c30, v0x1e3f4e0_0, C4<0>, C4<0>;
L_0x1e43d70 .functor AND 1, L_0x1e43b70, L_0x1e43d00, C4<1>, C4<1>;
L_0x1e43ef0 .functor NOT 1, v0x1e3f4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e43f60 .functor OR 1, L_0x1e43ef0, v0x1e3f6c0_0, C4<0>, C4<0>;
L_0x1e43e80 .functor AND 1, v0x1e3f580_0, L_0x1e43f60, C4<1>, C4<1>;
L_0x1e440f0 .functor NOT 1, v0x1e3f440_0, C4<0>, C4<0>, C4<0>;
L_0x1e441f0 .functor OR 1, L_0x1e440f0, v0x1e3f6c0_0, C4<0>, C4<0>;
L_0x1e442b0 .functor AND 1, L_0x1e43e80, L_0x1e441f0, C4<1>, C4<1>;
L_0x1e44460 .functor XNOR 1, L_0x1e43d70, L_0x1e442b0, C4<0>, C4<0>;
v0x1de9c00_0 .net *"_ivl_0", 0 0, L_0x1dea6b0;  1 drivers
v0x1dea000_0 .net *"_ivl_12", 0 0, L_0x1e439f0;  1 drivers
v0x1dea3e0_0 .net *"_ivl_14", 0 0, L_0x1e43a60;  1 drivers
v0x1dea7c0_0 .net *"_ivl_16", 0 0, L_0x1e43b70;  1 drivers
v0x1deaba0_0 .net *"_ivl_18", 0 0, L_0x1e43c30;  1 drivers
v0x1deaf80_0 .net *"_ivl_2", 0 0, L_0x1deaa90;  1 drivers
v0x1deb200_0 .net *"_ivl_20", 0 0, L_0x1e43d00;  1 drivers
v0x1e3d9b0_0 .net *"_ivl_24", 0 0, L_0x1e43ef0;  1 drivers
v0x1e3da90_0 .net *"_ivl_26", 0 0, L_0x1e43f60;  1 drivers
v0x1e3db70_0 .net *"_ivl_28", 0 0, L_0x1e43e80;  1 drivers
v0x1e3dc50_0 .net *"_ivl_30", 0 0, L_0x1e440f0;  1 drivers
v0x1e3dd30_0 .net *"_ivl_32", 0 0, L_0x1e441f0;  1 drivers
v0x1e3de10_0 .net *"_ivl_36", 0 0, L_0x1e44460;  1 drivers
L_0x7f337e0de018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e3ded0_0 .net *"_ivl_38", 0 0, L_0x7f337e0de018;  1 drivers
v0x1e3dfb0_0 .net *"_ivl_4", 0 0, L_0x1deae70;  1 drivers
v0x1e3e090_0 .net *"_ivl_6", 0 0, L_0x1deb0f0;  1 drivers
v0x1e3e170_0 .net *"_ivl_8", 0 0, L_0x1e02540;  1 drivers
v0x1e3e250_0 .net "a", 0 0, v0x1e3f440_0;  alias, 1 drivers
v0x1e3e310_0 .net "b", 0 0, v0x1e3f4e0_0;  alias, 1 drivers
v0x1e3e3d0_0 .net "c", 0 0, v0x1e3f580_0;  alias, 1 drivers
v0x1e3e490_0 .net "d", 0 0, v0x1e3f6c0_0;  alias, 1 drivers
v0x1e3e550_0 .net "out_pos", 0 0, L_0x1e44570;  alias, 1 drivers
v0x1e3e610_0 .net "out_sop", 0 0, L_0x1e19bd0;  alias, 1 drivers
v0x1e3e6d0_0 .net "pos0", 0 0, L_0x1e43d70;  1 drivers
v0x1e3e790_0 .net "pos1", 0 0, L_0x1e442b0;  1 drivers
L_0x1e44570 .functor MUXZ 1, L_0x7f337e0de018, L_0x1e43d70, L_0x1e44460, C4<>;
S_0x1e3e910 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1df7b40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e3f440_0 .var "a", 0 0;
v0x1e3f4e0_0 .var "b", 0 0;
v0x1e3f580_0 .var "c", 0 0;
v0x1e3f620_0 .net "clk", 0 0, v0x1e42e60_0;  1 drivers
v0x1e3f6c0_0 .var "d", 0 0;
v0x1e3f7b0_0 .var/2u "fail", 0 0;
v0x1e3f850_0 .var/2u "fail1", 0 0;
v0x1e3f8f0_0 .net "tb_match", 0 0, L_0x1e47430;  alias, 1 drivers
v0x1e3f990_0 .var "wavedrom_enable", 0 0;
v0x1e3fa30_0 .var "wavedrom_title", 511 0;
E_0x1df6320/0 .event negedge, v0x1e3f620_0;
E_0x1df6320/1 .event posedge, v0x1e3f620_0;
E_0x1df6320 .event/or E_0x1df6320/0, E_0x1df6320/1;
S_0x1e3ec40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e3e910;
 .timescale -12 -12;
v0x1e3ee80_0 .var/2s "i", 31 0;
E_0x1df61c0 .event posedge, v0x1e3f620_0;
S_0x1e3ef80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e3e910;
 .timescale -12 -12;
v0x1e3f180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e3f260 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e3e910;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e3fc10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1df7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e448d0 .functor AND 1, v0x1e3f440_0, L_0x1e44720, C4<1>, C4<1>;
L_0x1e44b60 .functor AND 1, L_0x1e448d0, L_0x1e449b0, C4<1>, C4<1>;
L_0x1e44e20 .functor AND 1, L_0x1e44b60, L_0x1e44c70, C4<1>, C4<1>;
L_0x1e45110 .functor AND 1, L_0x1e44f30, v0x1e3f4e0_0, C4<1>, C4<1>;
L_0x1e452a0 .functor AND 1, L_0x1e45110, L_0x1e45200, C4<1>, C4<1>;
L_0x1e45490 .functor AND 1, L_0x1e452a0, L_0x1e453b0, C4<1>, C4<1>;
L_0x1e455e0 .functor OR 1, L_0x1e44e20, L_0x1e45490, C4<0>, C4<0>;
L_0x1e45880 .functor AND 1, L_0x1e456f0, L_0x1e45790, C4<1>, C4<1>;
L_0x1e459e0 .functor AND 1, L_0x1e45880, v0x1e3f580_0, C4<1>, C4<1>;
L_0x1e45b40 .functor AND 1, L_0x1e459e0, L_0x1e45aa0, C4<1>, C4<1>;
L_0x1e45cb0 .functor OR 1, L_0x1e455e0, L_0x1e45b40, C4<0>, C4<0>;
L_0x1e45f10 .functor AND 1, L_0x1e45d70, L_0x1e45e70, C4<1>, C4<1>;
L_0x1e46150 .functor AND 1, L_0x1e45f10, L_0x1e46040, C4<1>, C4<1>;
L_0x1e46260 .functor AND 1, L_0x1e46150, v0x1e3f6c0_0, C4<1>, C4<1>;
L_0x1e45fd0 .functor OR 1, L_0x1e45cb0, L_0x1e46260, C4<0>, C4<0>;
L_0x1e46490 .functor OR 1, v0x1e3f440_0, v0x1e3f4e0_0, C4<0>, C4<0>;
L_0x1e46590 .functor OR 1, L_0x1e46490, v0x1e3f580_0, C4<0>, C4<0>;
L_0x1e46650 .functor OR 1, L_0x1e46590, v0x1e3f6c0_0, C4<0>, C4<0>;
L_0x1e460e0 .functor OR 1, L_0x1e467b0, L_0x1e46850, C4<0>, C4<0>;
L_0x1e46ab0 .functor OR 1, L_0x1e460e0, L_0x1e46a10, C4<0>, C4<0>;
L_0x1e46d00 .functor OR 1, L_0x1e46ab0, L_0x1e46710, C4<0>, C4<0>;
L_0x1e46e10 .functor AND 1, L_0x1e46650, L_0x1e46d00, C4<1>, C4<1>;
v0x1e3fdd0_0 .net *"_ivl_1", 0 0, L_0x1e44720;  1 drivers
v0x1e3fe90_0 .net *"_ivl_10", 0 0, L_0x1e44e20;  1 drivers
v0x1e3ff70_0 .net *"_ivl_13", 0 0, L_0x1e44f30;  1 drivers
v0x1e40040_0 .net *"_ivl_14", 0 0, L_0x1e45110;  1 drivers
v0x1e40120_0 .net *"_ivl_17", 0 0, L_0x1e45200;  1 drivers
v0x1e40230_0 .net *"_ivl_18", 0 0, L_0x1e452a0;  1 drivers
v0x1e40310_0 .net *"_ivl_2", 0 0, L_0x1e448d0;  1 drivers
v0x1e403f0_0 .net *"_ivl_21", 0 0, L_0x1e453b0;  1 drivers
v0x1e404b0_0 .net *"_ivl_22", 0 0, L_0x1e45490;  1 drivers
v0x1e40620_0 .net *"_ivl_25", 0 0, L_0x1e455e0;  1 drivers
v0x1e406e0_0 .net *"_ivl_27", 0 0, L_0x1e456f0;  1 drivers
v0x1e407a0_0 .net *"_ivl_29", 0 0, L_0x1e45790;  1 drivers
v0x1e40860_0 .net *"_ivl_30", 0 0, L_0x1e45880;  1 drivers
v0x1e40940_0 .net *"_ivl_32", 0 0, L_0x1e459e0;  1 drivers
v0x1e40a20_0 .net *"_ivl_35", 0 0, L_0x1e45aa0;  1 drivers
v0x1e40ae0_0 .net *"_ivl_36", 0 0, L_0x1e45b40;  1 drivers
v0x1e40bc0_0 .net *"_ivl_39", 0 0, L_0x1e45cb0;  1 drivers
v0x1e40d90_0 .net *"_ivl_41", 0 0, L_0x1e45d70;  1 drivers
v0x1e40e50_0 .net *"_ivl_43", 0 0, L_0x1e45e70;  1 drivers
v0x1e40f10_0 .net *"_ivl_44", 0 0, L_0x1e45f10;  1 drivers
v0x1e40ff0_0 .net *"_ivl_47", 0 0, L_0x1e46040;  1 drivers
v0x1e410b0_0 .net *"_ivl_48", 0 0, L_0x1e46150;  1 drivers
v0x1e41190_0 .net *"_ivl_5", 0 0, L_0x1e449b0;  1 drivers
v0x1e41250_0 .net *"_ivl_50", 0 0, L_0x1e46260;  1 drivers
v0x1e41330_0 .net *"_ivl_54", 0 0, L_0x1e46490;  1 drivers
v0x1e41410_0 .net *"_ivl_56", 0 0, L_0x1e46590;  1 drivers
v0x1e414f0_0 .net *"_ivl_58", 0 0, L_0x1e46650;  1 drivers
v0x1e415d0_0 .net *"_ivl_6", 0 0, L_0x1e44b60;  1 drivers
v0x1e416b0_0 .net *"_ivl_61", 0 0, L_0x1e467b0;  1 drivers
v0x1e41770_0 .net *"_ivl_63", 0 0, L_0x1e46850;  1 drivers
v0x1e41830_0 .net *"_ivl_64", 0 0, L_0x1e460e0;  1 drivers
v0x1e41910_0 .net *"_ivl_67", 0 0, L_0x1e46a10;  1 drivers
v0x1e419d0_0 .net *"_ivl_68", 0 0, L_0x1e46ab0;  1 drivers
v0x1e41cc0_0 .net *"_ivl_71", 0 0, L_0x1e46710;  1 drivers
v0x1e41d80_0 .net *"_ivl_72", 0 0, L_0x1e46d00;  1 drivers
v0x1e41e60_0 .net *"_ivl_9", 0 0, L_0x1e44c70;  1 drivers
v0x1e41f20_0 .net "a", 0 0, v0x1e3f440_0;  alias, 1 drivers
v0x1e41fc0_0 .net "b", 0 0, v0x1e3f4e0_0;  alias, 1 drivers
v0x1e420b0_0 .net "c", 0 0, v0x1e3f580_0;  alias, 1 drivers
v0x1e421a0_0 .net "d", 0 0, v0x1e3f6c0_0;  alias, 1 drivers
v0x1e42290_0 .net "out_pos", 0 0, L_0x1e46e10;  alias, 1 drivers
v0x1e42350_0 .net "out_sop", 0 0, L_0x1e45fd0;  alias, 1 drivers
L_0x1e44720 .reduce/nor v0x1e3f4e0_0;
L_0x1e449b0 .reduce/nor v0x1e3f580_0;
L_0x1e44c70 .reduce/nor v0x1e3f6c0_0;
L_0x1e44f30 .reduce/nor v0x1e3f440_0;
L_0x1e45200 .reduce/nor v0x1e3f580_0;
L_0x1e453b0 .reduce/nor v0x1e3f6c0_0;
L_0x1e456f0 .reduce/nor v0x1e3f440_0;
L_0x1e45790 .reduce/nor v0x1e3f4e0_0;
L_0x1e45aa0 .reduce/nor v0x1e3f6c0_0;
L_0x1e45d70 .reduce/nor v0x1e3f440_0;
L_0x1e45e70 .reduce/nor v0x1e3f4e0_0;
L_0x1e46040 .reduce/nor v0x1e3f580_0;
L_0x1e467b0 .reduce/nor v0x1e3f440_0;
L_0x1e46850 .reduce/nor v0x1e3f4e0_0;
L_0x1e46a10 .reduce/nor v0x1e3f580_0;
L_0x1e46710 .reduce/nor v0x1e3f6c0_0;
S_0x1e424d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1df7b40;
 .timescale -12 -12;
E_0x1ddf9f0 .event anyedge, v0x1e432c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e432c0_0;
    %nor/r;
    %assign/vec4 v0x1e432c0_0, 0;
    %wait E_0x1ddf9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e3e910;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e3f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e3f850_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e3e910;
T_4 ;
    %wait E_0x1df6320;
    %load/vec4 v0x1e3f8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e3f7b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e3e910;
T_5 ;
    %wait E_0x1df61c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %wait E_0x1df61c0;
    %load/vec4 v0x1e3f7b0_0;
    %store/vec4 v0x1e3f850_0, 0, 1;
    %fork t_1, S_0x1e3ec40;
    %jmp t_0;
    .scope S_0x1e3ec40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e3ee80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e3ee80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1df61c0;
    %load/vec4 v0x1e3ee80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e3ee80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e3ee80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e3e910;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df6320;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e3f6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e3f4e0_0, 0;
    %assign/vec4 v0x1e3f440_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e3f7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e3f850_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1df7b40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e42e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e432c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1df7b40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e42e60_0;
    %inv;
    %store/vec4 v0x1e42e60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1df7b40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e3f620_0, v0x1e43430_0, v0x1e42c80_0, v0x1e42d20_0, v0x1e42dc0_0, v0x1e42f00_0, v0x1e43180_0, v0x1e430e0_0, v0x1e43040_0, v0x1e42fa0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1df7b40;
T_9 ;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1df7b40;
T_10 ;
    %wait E_0x1df6320;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e43220_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e43220_0, 4, 32;
    %load/vec4 v0x1e43360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e43220_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e43220_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e43220_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e43180_0;
    %load/vec4 v0x1e43180_0;
    %load/vec4 v0x1e430e0_0;
    %xor;
    %load/vec4 v0x1e43180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e43220_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e43220_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e43040_0;
    %load/vec4 v0x1e43040_0;
    %load/vec4 v0x1e42fa0_0;
    %xor;
    %load/vec4 v0x1e43040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e43220_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e43220_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e43220_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response8/top_module.sv";
