Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 41bacb15c15440e8b0193c9897e971ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab03_tb_behav xil_defaultlib.Lab03_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/funkq/ECE212_NQ/Lab03/project_1/project_1.srcs/sources_1/new/div_rnd_structural.sv:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.div_rnd_structural
Compiling module xil_defaultlib.div_rnd_behavioral
Compiling module xil_defaultlib.div_4b
Compiling module xil_defaultlib.Lab03_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab03_tb_behav
