Generating HDL for group named FChInputSwitchingat 9/27/2020 5:17:07 PM containing pages: 
	15.70.01.1, 15.70.02.1, 15.70.03.1, 15.70.04.1, 15.70.05.1
	15.70.06.1, 15.70.07.1, 15.70.08.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\FChInputSwitching_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 8 pages...
Found 12 signals on page 15.70.01.1
Found 12 signals on page 15.70.02.1
Found 12 signals on page 15.70.03.1
Found 12 signals on page 15.70.04.1
Found 12 signals on page 15.70.05.1
Found 12 signals on page 15.70.06.1
Found 14 signals on page 15.70.07.1
Found 9 signals on page 15.70.08.1
Found 59 unique input signals and 16 unique output signals, (75 total unique signals)
Determining sources for all input signals...
INFO:  Signal -S FILE TO F CH originates outside the group.
INFO:  Signal +S ASSEMBLY TO F CH originates outside the group.
INFO:  Signal -S TAPE TO F CH originates outside the group.
INFO:  Signal +S ASSEMBLY CH 1 BIT originates outside the group.
INFO:  Signal +S F1 INPUT 1 BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT 1 BIT*1414* originates outside the group.
INFO:  Signal +S F1 INPUT 1 BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU 1 BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU 1 BIT originates outside the group.
INFO:  Signal -C F CH TAU TO CPU 1 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 2 BIT originates outside the group.
INFO:  Signal +S F1 INPUT 2 BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT 2 BIT*1414* originates outside the group.
INFO:  Signal +S F1 INPUT 2 BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU 2 BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU 2 BIT originates outside the group.
INFO:  Signal -C F CH TAU TO CPU 2 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 4 BIT originates outside the group.
INFO:  Signal +S F1 INPUT 4 BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT 4 BIT*1414* originates outside the group.
INFO:  Signal +S F1 INPUT 4 BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU 4 BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU 4 BIT originates outside the group.
INFO:  Signal -C F CH TAU TO CPU 4 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 8 BIT originates outside the group.
INFO:  Signal +S F1 INPUT 8 BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT 8 BIT*1414* originates outside the group.
INFO:  Signal +S F1 INPUT 8 BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU 8 BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU 8 BIT originates outside the group.
INFO:  Signal -C F CH TAU TO CPU 8 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH A BIT originates outside the group.
INFO:  Signal +S F1 INPUT A BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT A BIT*1414* originates outside the group.
INFO:  Signal +S F1 INPUT A BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU A BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU A BIT originates outside the group.
INFO:  Signal -C F CH TAU TO CPU A BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH B BIT originates outside the group.
INFO:  Signal +S F1 INPUT B BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT B BIT*1414* originates outside the group.
INFO:  Signal +S F1 INPUT B BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU B BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU B BIT originates outside the group.
INFO:  Signal -C F CH TAU TO CPU B BIT originates outside the group.
INFO:  Signal +S F CH SELECT UNIT U originates outside the group.
INFO:  Signal +S F CH SELECT UNIT B originates outside the group.
INFO:  Signal +S ASSEMBLY CH C CHAR BIT originates outside the group.
INFO:  Signal -C F CH TAU TO CPU C BIT originates outside the group.
INFO:  Signal +S F1 INPUT C BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT C BIT*1414* originates outside the group.
INFO:  Signal +S F1 INPUT C BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU C BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU C BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH WM BIT originates outside the group.
INFO:  Signal +S F1 INPUT WM BIT *SIF originates outside the group.
INFO:  Signal +S F1 INPUT WM BIT *1412-19 originates outside the group.
INFO:  Signal -C F CH 1301 TO CPU WM BIT originates outside the group.
INFO:  Signal -C F CH 1405 TO CPU WM BIT originates outside the group.
Determining destinations for all output signals...
INFO:  Signal +S F1 INPUT 1 BIT is used outside the group.
INFO:  Signal -S F1 INPUT 1 BIT is used outside the group.
INFO:  Signal -S F1 INPUT 2 BIT is used outside the group.
INFO:  Signal +S F1 INPUT 2 BIT is used outside the group.
INFO:  Signal +S F1 INPUT 4 BIT is used outside the group.
INFO:  Signal -S F1 INPUT 4 BIT is used outside the group.
INFO:  Signal +S F1 INPUT 8 BIT is used outside the group.
INFO:  Signal -S F1 INPUT 8 BIT is used outside the group.
INFO:  Signal +S F1 INPUT A BIT is used outside the group.
INFO:  Signal -S F1 INPUT A BIT is used outside the group.
INFO:  Signal -S F1 INPUT B BIT is used outside the group.
INFO:  Signal +S F1 INPUT B BIT is used outside the group.
INFO:  Signal +S F1 INPUT C BIT is used outside the group.
INFO:  Signal -S F1 INPUT C BIT is used outside the group.
INFO:  Signal -S F1 INPUT WM BIT is used outside the group.
INFO:  Signal +S F1 INPUT WM BIT is used outside the group.
Removing 0 output signals that do not have destinations outside the group...
Removing 0 input signals that originate inside the group...
Input Signal +S ASSEMBLY CH 1 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S F1 INPUT 1 BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT 1 BIT*1414* replaced by Bus signal +S F1 INPUT *1414* BUS
Input Signal +S F1 INPUT 1 BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU 1 BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU 1 BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
Input Signal -C F CH TAU TO CPU 1 BIT replaced by Bus signal -C F CH TAU TO CPU BUS
Input Signal +S ASSEMBLY CH 2 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S F1 INPUT 2 BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT 2 BIT*1414* replaced by Bus signal +S F1 INPUT *1414* BUS
Input Signal +S F1 INPUT 2 BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU 2 BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU 2 BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
Input Signal -C F CH TAU TO CPU 2 BIT replaced by Bus signal -C F CH TAU TO CPU BUS
Input Signal +S ASSEMBLY CH 4 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S F1 INPUT 4 BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT 4 BIT*1414* replaced by Bus signal +S F1 INPUT *1414* BUS
Input Signal +S F1 INPUT 4 BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU 4 BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU 4 BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
Input Signal -C F CH TAU TO CPU 4 BIT replaced by Bus signal -C F CH TAU TO CPU BUS
Input Signal +S ASSEMBLY CH 8 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S F1 INPUT 8 BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT 8 BIT*1414* replaced by Bus signal +S F1 INPUT *1414* BUS
Input Signal +S F1 INPUT 8 BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU 8 BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU 8 BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
Input Signal -C F CH TAU TO CPU 8 BIT replaced by Bus signal -C F CH TAU TO CPU BUS
Input Signal +S ASSEMBLY CH A BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S F1 INPUT A BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT A BIT*1414* replaced by Bus signal +S F1 INPUT *1414* BUS
Input Signal +S F1 INPUT A BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU A BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU A BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
Input Signal -C F CH TAU TO CPU A BIT replaced by Bus signal -C F CH TAU TO CPU BUS
Input Signal +S ASSEMBLY CH B BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S F1 INPUT B BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT B BIT*1414* replaced by Bus signal +S F1 INPUT *1414* BUS
Input Signal +S F1 INPUT B BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU B BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU B BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
Input Signal -C F CH TAU TO CPU B BIT replaced by Bus signal -C F CH TAU TO CPU BUS
Input Signal -C F CH TAU TO CPU C BIT replaced by Bus signal -C F CH TAU TO CPU BUS
Input Signal +S F1 INPUT C BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT C BIT*1414* replaced by Bus signal +S F1 INPUT *1414* BUS
Input Signal +S F1 INPUT C BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU C BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU C BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
Input Signal +S ASSEMBLY CH WM BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S F1 INPUT WM BIT *SIF replaced by Bus signal +S F1 INPUT *SIF BUS
Input Signal +S F1 INPUT WM BIT *1412-19 replaced by Bus signal +S F1 INPUT *1412-19 BUS
Input Signal -C F CH 1301 TO CPU WM BIT replaced by Bus signal -C F CH 1301 TO CPU BUS
Input Signal -C F CH 1405 TO CPU WM BIT replaced by Bus signal -C F CH 1405 TO CPU BUS
DEBUG: Tentative bus +S F1 INPUT BUS identified based on signal +S F1 INPUT 1 BIT
DEBUG: Tentative bus -S F1 INPUT BUS identified based on signal -S F1 INPUT 1 BIT
DEBUG: Added signal -S F1 INPUT 2 BIT to bus -S F1 INPUT BUS
DEBUG: Added signal +S F1 INPUT 2 BIT to bus +S F1 INPUT BUS
DEBUG: Added signal +S F1 INPUT 4 BIT to bus +S F1 INPUT BUS
DEBUG: Added signal -S F1 INPUT 4 BIT to bus -S F1 INPUT BUS
DEBUG: Added signal +S F1 INPUT 8 BIT to bus +S F1 INPUT BUS
DEBUG: Added signal -S F1 INPUT 8 BIT to bus -S F1 INPUT BUS
DEBUG: Added signal +S F1 INPUT A BIT to bus +S F1 INPUT BUS
DEBUG: Added signal -S F1 INPUT A BIT to bus -S F1 INPUT BUS
DEBUG: Added signal -S F1 INPUT B BIT to bus -S F1 INPUT BUS
DEBUG: Added signal +S F1 INPUT B BIT to bus +S F1 INPUT BUS
DEBUG: Added signal +S F1 INPUT C BIT to bus +S F1 INPUT BUS
DEBUG: Added signal -S F1 INPUT C BIT to bus -S F1 INPUT BUS
DEBUG: Added signal -S F1 INPUT WM BIT to bus -S F1 INPUT BUS
DEBUG: Added signal +S F1 INPUT WM BIT to bus +S F1 INPUT BUS
INFO: Bus +S F1 INPUT BUS identified 
INFO: Bus -S F1 INPUT BUS identified 
Output signal +S F1 INPUT 1 BIT replaced by bus +S F1 INPUT BUS
Output signal -S F1 INPUT 1 BIT replaced by bus -S F1 INPUT BUS
Output signal -S F1 INPUT 2 BIT replaced by bus -S F1 INPUT BUS
Output signal +S F1 INPUT 2 BIT replaced by bus +S F1 INPUT BUS
Output signal +S F1 INPUT 4 BIT replaced by bus +S F1 INPUT BUS
Output signal -S F1 INPUT 4 BIT replaced by bus -S F1 INPUT BUS
Output signal +S F1 INPUT 8 BIT replaced by bus +S F1 INPUT BUS
Output signal -S F1 INPUT 8 BIT replaced by bus -S F1 INPUT BUS
Output signal +S F1 INPUT A BIT replaced by bus +S F1 INPUT BUS
Output signal -S F1 INPUT A BIT replaced by bus -S F1 INPUT BUS
Output signal -S F1 INPUT B BIT replaced by bus -S F1 INPUT BUS
Output signal +S F1 INPUT B BIT replaced by bus +S F1 INPUT BUS
Output signal +S F1 INPUT C BIT replaced by bus +S F1 INPUT BUS
Output signal -S F1 INPUT C BIT replaced by bus -S F1 INPUT BUS
Output signal -S F1 INPUT WM BIT replaced by bus -S F1 INPUT BUS
Output signal +S F1 INPUT WM BIT replaced by bus +S F1 INPUT BUS
Generating list of internal signals/wires ...
0 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 15.70.01.1 (F CH INPUT SWITCHING 1 BIT)
Generating HDL associated with page 15.70.02.1 (F CH INPUT SWITCHING 2 BIT)
Generating HDL associated with page 15.70.03.1 (F CH INPUT SWITCHING 4 BIT)
Generating HDL associated with page 15.70.04.1 (F CH INPUT SWITCHING 8 BIT)
Generating HDL associated with page 15.70.05.1 (F CH INPUT SWITCHING A BIT)
Generating HDL associated with page 15.70.06.1 (F CH INPUT SWITCHING B BIT)
Generating HDL associated with page 15.70.07.1 (F CH INPUT SWITCHING C BIT)
Generating HDL associated with page 15.70.08.1 (F CH INPUT SWITCHING WM BIT)
