$date
	Sun Mar 25 20:19:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TESTBENCH $end
$scope module u1 $end
$var wire 1 ! en_a $end
$var wire 1 " en_b $end
$var wire 1 # en_c $end
$var wire 1 $ in_a $end
$var wire 1 % in_b $end
$var wire 1 & in_c $end
$var wire 1 ' out $end
$var wire 1 ( tri_or $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z(
x'
0&
0%
0$
0#
0"
0!
$end
#100
1$
#200
0$
1%
#300
1$
#400
0$
0%
1&
#500
1$
#600
0$
1%
#700
1$
#800
0'
0$
0%
0&
0(
1!
#900
1'
1(
1$
#1000
0'
0(
0$
1%
#1100
1'
1(
1$
#1200
0'
0(
0$
0%
1&
#1300
1'
1(
1$
#1400
0'
0(
0$
1%
#1500
1'
1(
1$
#1600
0'
0$
0(
0%
0&
0!
1"
#1700
1$
#1800
1'
0$
1(
1%
#1900
1$
#2000
0'
0$
0(
0%
1&
#2100
1$
#2200
1'
0$
1(
1%
#2300
1$
#2400
0'
0$
0(
0%
0&
1!
#2500
x'
x(
1$
#2600
0$
x(
1%
#2700
1'
1(
1$
#2800
0'
0$
0(
0%
1&
#2900
x'
x(
1$
#3000
0$
x(
1%
#3100
1'
1(
1$
#3200
0'
0$
0%
0(
0&
0!
0"
1#
#3300
1$
#3400
0$
1%
#3500
1$
#3600
1'
0$
0%
1(
1&
#3700
1$
#3800
0$
1%
#3900
1$
#4000
0'
0$
0%
0(
0&
1!
#4100
x'
x(
1$
#4200
0'
0(
0$
1%
#4300
x'
x(
1$
#4400
0$
0%
x(
1&
#4500
1'
1(
1$
#4600
x'
x(
0$
1%
#4700
1'
1(
1$
#4800
0'
0$
0%
0(
0&
0!
1"
#4900
1$
#5000
x'
0$
x(
1%
#5100
1$
#5200
0$
0%
x(
1&
#5300
1$
#5400
1'
0$
1(
1%
#5500
1$
#5600
0'
0$
0%
0(
0&
1!
#5700
x'
x(
1$
#5800
0$
1%
#5900
1$
#6000
0$
0%
x(
1&
#6100
1$
#6200
0$
x(
1%
#6300
1'
1(
1$
#6400
x'
0$
0%
0&
z(
0!
0"
0#
