/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [14:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_3z) & celloutsig_1_2z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[9] | celloutsig_0_2z[10]) & celloutsig_0_0z[2]);
  assign celloutsig_1_3z = in_data[171] | ~(celloutsig_1_2z);
  assign celloutsig_0_10z = celloutsig_0_3z[9] | ~(celloutsig_0_7z);
  assign celloutsig_0_1z = celloutsig_0_0z[2] | ~(in_data[81]);
  assign celloutsig_0_17z = celloutsig_0_15z[3] | ~(celloutsig_0_12z[4]);
  assign celloutsig_0_34z = celloutsig_0_17z | ~(celloutsig_0_17z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[5] ^ celloutsig_0_0z[1]);
  assign celloutsig_0_7z = ~(celloutsig_0_0z[2] ^ celloutsig_0_4z);
  assign celloutsig_0_11z = ~(in_data[9] ^ celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_4z ^ celloutsig_0_12z[0]);
  assign celloutsig_1_0z = in_data[166:160] + in_data[184:178];
  assign celloutsig_1_2z = celloutsig_1_0z[4:2] < celloutsig_1_1z[9:7];
  assign celloutsig_1_9z = celloutsig_1_0z[4:1] < in_data[133:130];
  assign celloutsig_1_12z = { celloutsig_1_8z[11], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z } < { celloutsig_1_10z[5:2], celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_1z[8], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z } < { in_data[188:175], celloutsig_1_10z };
  assign celloutsig_0_8z = celloutsig_0_3z[10:2] < { celloutsig_0_3z[6:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_25z = celloutsig_0_20z[6:1] < { celloutsig_0_12z[8:4], celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[67:65] % { 1'h1, in_data[81:80] };
  assign celloutsig_0_3z = in_data[49:39] % { 1'h1, celloutsig_0_2z[15:10], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_12z[7], celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_33z } % { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_18z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_8z[11:7] };
  assign celloutsig_0_15z = celloutsig_0_9z[6:3] % { 1'h1, in_data[47:45] };
  assign celloutsig_0_2z = { in_data[56:48], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[48:36], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~ { in_data[166:163], celloutsig_1_0z };
  assign celloutsig_1_6z = ~ { celloutsig_1_1z[10:3], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_8z = ~ { celloutsig_1_1z[5:0], celloutsig_1_0z };
  assign celloutsig_1_7z = | { in_data[122:100], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_31z = | { in_data[87:85], celloutsig_0_12z };
  assign celloutsig_0_33z = | { celloutsig_0_2z[9:0], celloutsig_0_31z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z[4:3], celloutsig_1_2z } >> celloutsig_1_1z[6:4];
  assign celloutsig_1_15z = celloutsig_1_1z[9:7] >> celloutsig_1_4z;
  assign celloutsig_1_17z = { celloutsig_1_1z[4:2], celloutsig_1_7z, celloutsig_1_15z } >> { celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_1_19z = { in_data[146:144], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_7z } >> { celloutsig_1_17z[4:0], celloutsig_1_18z };
  assign celloutsig_0_6z = { celloutsig_0_2z[5:3], celloutsig_0_1z } >> celloutsig_0_3z[9:6];
  assign celloutsig_0_9z = { celloutsig_0_2z[2:0], celloutsig_0_6z } >> celloutsig_0_2z[10:4];
  assign celloutsig_0_13z = celloutsig_0_9z[4:0] >> { in_data[83:80], celloutsig_0_5z };
  assign celloutsig_1_10z = celloutsig_1_6z[8:3] - { celloutsig_1_6z[10:6], celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_3z[6:2], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z } - { celloutsig_0_3z[10:6], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_20z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_12z[5:1], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z };
  assign { out_data[133:128], out_data[106:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
