# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do subsistema4_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {subsistema4_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity subsistema2esquematico
# -- Compiling architecture structure of subsistema2esquematico
# 
# vcom -93 -work work {C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_subsistema2
# -- Compiling architecture sim of tb_subsistema2
# ** Warning: [4] C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd(69): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /uut=subsistema4_6_1200mv_85c_vhd_slow.sdo -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs="+acc"  tb_subsistema2
# vsim +transport_int_delays +transport_path_delays -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs=\"+acc\" -sdftyp /uut=subsistema4_6_1200mv_85c_vhd_slow.sdo -t 1ps tb_subsistema2 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_subsistema2(sim)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading work.subsistema2esquematico(structure)
# Loading cycloneiv.cycloneiv_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneiv.cycloneiv_pll(vital_pll)
# Loading cycloneiv.cycloneiv_mn_cntr(behave)
# Loading cycloneiv.cycloneiv_post_divider(behave)
# Loading cycloneiv.cycloneiv_scale_cntr(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading cycloneiv.cycloneiv_clkctrl(vital_clkctrl)
# Loading cycloneiv.cycloneiv_ena_reg(behave)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading instances from subsistema4_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from subsistema4_6_1200mv_85c_vhd_slow.sdo
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ps).
#    Time: 0 ps  Iteration: 0  Instance: /tb_subsistema2/uut/\b2v_inst|inst|altpll_component|auto_generated|pll1\ File: C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/cycloneiv/cycloneiv_atoms.vhd
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_subsistema2 File: C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/tb_subsistema2.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 sec
# ** Note: Cyclone IV GX PLL locked to incoming clock
#    Time: 92676 ps  Iteration: 0  Instance: /tb_subsistema2/uut/\b2v_inst|inst|altpll_component|auto_generated|pll1\
# Break key hit 
# Simulation stop requested.
