# Digital-Logic-Foundations-FPGA-Design
A beginner-friendly FPGA design compiled in Quartus Prime:

- Device: Intel MAX 10 (10M08SAE144C8G), Top: LogicalStep_Lab1_top.

- Demonstrates RTL → synthesis → fit → bitstream (reports: .sta.rpt, .fit.rpt, .pow.rpt, .asm.rpt).

- Useful as a baseline template for simple gates, decoders, or small datapaths.
