// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/17/2020 00:45:21"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module toplevel (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	HEX0,
	MAX10_CLK1_50,
	SW,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	[7:0] HEX0;
input 	MAX10_CLK1_50;
input 	[0:0] SW;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[12:0] LEDR;

// Design Ports Information
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[12]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \SW[0]~input_o ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \inst|rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \inst|rst_controller|r_sync_rst_chain~1_combout ;
wire \inst|rst_controller|r_sync_rst_chain~0_combout ;
wire \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \inst|rst_controller|WideOr0~0_combout ;
wire \inst|rst_controller|r_sync_rst~q ;
wire \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \inst|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][76]~q ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76]~q ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][58]~q ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58]~q ;
wire \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \inst|rst_controller|always2~0_combout ;
wire \inst|rst_controller|r_early_rst~q ;
wire \inst|cpu|cpu|E_new_inst~q ;
wire \inst|cpu|cpu|D_ctrl_b_is_dst~1_combout ;
wire \inst|cpu|cpu|D_ctrl_b_is_dst~0_combout ;
wire \inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~22_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~20_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35]~6_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~25_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \inst|cpu|cpu|D_logic_op_raw[1]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \inst|cpu|cpu|E_st_data[8]~9_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ;
wire \inst|cpu|cpu|Equal0~11_combout ;
wire \inst|cpu|cpu|Equal0~13_combout ;
wire \inst|cpu|cpu|R_src2_use_imm~0_combout ;
wire \inst|cpu|cpu|R_ctrl_br_nxt~0_combout ;
wire \inst|cpu|cpu|R_ctrl_br_nxt~1_combout ;
wire \inst|cpu|cpu|Equal62~4_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \inst|cpu|cpu|Equal62~5_combout ;
wire \inst|cpu|cpu|D_op_opx_rsv63~0_combout ;
wire \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \inst|cpu|cpu|R_src2_use_imm~1_combout ;
wire \inst|cpu|cpu|R_src2_use_imm~q ;
wire \inst|cpu|cpu|R_src2_lo[7]~16_combout ;
wire \inst|cpu|cpu|Equal62~2_combout ;
wire \inst|cpu|cpu|Equal62~0_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_subtract~4_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_subtract~5_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ;
wire \inst|cpu|cpu|Equal0~5_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_subtract~2_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_subtract~3_combout ;
wire \inst|cpu|cpu|E_alu_sub~0_combout ;
wire \inst|cpu|cpu|E_alu_sub~q ;
wire \inst|cpu|cpu|Add1~30_combout ;
wire \inst|cpu|cpu|Equal0~3_combout ;
wire \inst|cpu|cpu|D_op_opx_rsv17~0_combout ;
wire \inst|cpu|cpu|D_ctrl_break~0_combout ;
wire \inst|cpu|cpu|R_ctrl_break~q ;
wire \inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ;
wire \inst|cpu|cpu|R_src2_lo~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~47_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[0]~0_combout ;
wire \inst|cpu|cpu|D_ctrl_mem16~0_combout ;
wire \inst|cpu|cpu|D_ctrl_mem16~1_combout ;
wire \inst|cpu|cpu|D_ctrl_ld~2_combout ;
wire \inst|cpu|cpu|D_ctrl_ld_signed~0_combout ;
wire \inst|cpu|cpu|D_ctrl_ld~3_combout ;
wire \inst|cpu|cpu|R_ctrl_ld~q ;
wire \inst|cpu|cpu|Equal62~3_combout ;
wire \inst|cpu|cpu|D_op_rdctl~combout ;
wire \inst|cpu|cpu|R_ctrl_rd_ctl_reg~q ;
wire \inst|cpu|cpu|E_alu_result~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~30_combout ;
wire \inst|cpu|cpu|F_iw[30]~52_combout ;
wire \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~49_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[5]~11 ;
wire \inst|cpu|cpu|F_pc_plus_one[6]~13 ;
wire \inst|cpu|cpu|F_pc_plus_one[7]~14_combout ;
wire \inst|cpu|cpu|D_ctrl_mem8~1_combout ;
wire \inst|hex_5|data_out[6]~feeder_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~5_combout ;
wire \inst|hex_0|always0~1_combout ;
wire \inst|hex_5|always0~1_combout ;
wire \inst|hex_3|data_out[6]~feeder_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|mm_interconnect_0|router|Equal0~1_combout ;
wire \inst|jtag_uart|av_waitrequest~1_combout ;
wire \inst|jtag_uart|av_waitrequest~q ;
wire \inst|jtag_uart|always2~0_combout ;
wire \inst|jtag_uart|ien_AE~0_combout ;
wire \inst|jtag_uart|ien_AF~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~1_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~2_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~3_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~1_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~9_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~8_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~7_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~6_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~5_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~4_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~2_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write2~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_valid~q ;
wire \inst|jtag_uart|t_dav~feeder_combout ;
wire \inst|jtag_uart|t_dav~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ;
wire \inst|jtag_uart|wr_rfifo~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ;
wire \inst|jtag_uart|fifo_rd~0_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \inst|jtag_uart|fifo_rd~1_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \inst|jtag_uart|Add0~1 ;
wire \inst|jtag_uart|Add0~3 ;
wire \inst|jtag_uart|Add0~5 ;
wire \inst|jtag_uart|Add0~7 ;
wire \inst|jtag_uart|Add0~9 ;
wire \inst|jtag_uart|Add0~10_combout ;
wire \inst|jtag_uart|Add0~11 ;
wire \inst|jtag_uart|Add0~12_combout ;
wire \inst|jtag_uart|Add0~0_combout ;
wire \inst|jtag_uart|Add0~4_combout ;
wire \inst|jtag_uart|Add0~2_combout ;
wire \inst|jtag_uart|LessThan1~0_combout ;
wire \inst|jtag_uart|Add0~6_combout ;
wire \inst|jtag_uart|Add0~8_combout ;
wire \inst|jtag_uart|LessThan1~1_combout ;
wire \inst|jtag_uart|LessThan1~2_combout ;
wire \inst|jtag_uart|fifo_AF~q ;
wire \inst|jtag_uart|read_0~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always2~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ;
wire \inst|jtag_uart|pause_irq~0_combout ;
wire \inst|jtag_uart|pause_irq~q ;
wire \inst|jtag_uart|av_readdata[8]~1_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \inst|mm_interconnect_0|router|Equal10~0_combout ;
wire \inst|mm_interconnect_0|router|always1~1_combout ;
wire \inst|mm_interconnect_0|router|always1~2_combout ;
wire \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~4_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout ;
wire \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~47_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~18_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~46_combout ;
wire \inst|timer_0|Equal6~0_combout ;
wire \inst|timer_0|Equal6~1_combout ;
wire \inst|mm_interconnect_0|router|Equal4~2_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout ;
wire \inst|timer_0|period_l_wr_strobe~2_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|cpu|cpu|D_ctrl_ld_signed~1_combout ;
wire \inst|cpu|cpu|R_ctrl_ld_signed~q ;
wire \inst|cpu|cpu|av_fill_bit~0_combout ;
wire \inst|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout ;
wire \inst|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout ;
wire \inst|cpu|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \inst|cpu|cpu|D_ctrl_mem32~0_combout ;
wire \inst|cpu|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \inst|cpu|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \inst|cpu|cpu|av_ld_aligning_data~q ;
wire \inst|jtag_uart|fifo_wr~0_combout ;
wire \inst|jtag_uart|fifo_wr~q ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \inst|jtag_uart|r_val~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~2_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \inst|cpu|cpu|F_pc_plus_one[7]~15 ;
wire \inst|cpu|cpu|F_pc_plus_one[8]~17 ;
wire \inst|cpu|cpu|F_pc_plus_one[9]~19 ;
wire \inst|cpu|cpu|F_pc_plus_one[10]~20_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \inst|timer_0|internal_counter[0]~32_combout ;
wire \inst|timer_0|period_l_register[0]~0_combout ;
wire \inst|timer_0|period_l_wr_strobe~combout ;
wire \inst|timer_0|Equal0~8_combout ;
wire \inst|timer_0|Equal0~5_combout ;
wire \inst|timer_0|Equal0~6_combout ;
wire \inst|timer_0|Equal0~7_combout ;
wire \inst|timer_0|Equal0~2_combout ;
wire \inst|timer_0|Equal0~1_combout ;
wire \inst|timer_0|Equal0~3_combout ;
wire \inst|timer_0|Equal0~0_combout ;
wire \inst|timer_0|Equal0~4_combout ;
wire \inst|timer_0|internal_counter[27]~87 ;
wire \inst|timer_0|internal_counter[28]~88_combout ;
wire \inst|timer_0|force_reload~0_combout ;
wire \inst|timer_0|force_reload~q ;
wire \inst|timer_0|control_wr_strobe~combout ;
wire \inst|timer_0|counter_is_running~0_combout ;
wire \inst|timer_0|counter_is_running~1_combout ;
wire \inst|timer_0|counter_is_running~q ;
wire \inst|timer_0|always0~1_combout ;
wire \inst|timer_0|internal_counter[28]~89 ;
wire \inst|timer_0|internal_counter[29]~90_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[10]~21 ;
wire \inst|cpu|cpu|F_pc_plus_one[11]~22_combout ;
wire \inst|cpu|cpu|Add1~24_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[13]~15_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[15]~13_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[11]~23 ;
wire \inst|cpu|cpu|F_pc_plus_one[12]~24_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[12]~10_combout ;
wire \inst|cpu|cpu|E_mem_byte_en[2]~1_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~83_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4]~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~62_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18]~7_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \inst|cpu|cpu|E_src2[19]~14_combout ;
wire \inst|cpu|cpu|Equal0~10_combout ;
wire \inst|cpu|cpu|Equal0~9_combout ;
wire \inst|cpu|cpu|D_ctrl_logic~0_combout ;
wire \inst|cpu|cpu|Equal0~6_combout ;
wire \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \inst|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \inst|cpu|cpu|Equal0~15_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \inst|cpu|cpu|Equal0~16_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \inst|cpu|cpu|Equal0~20_combout ;
wire \inst|cpu|cpu|D_ctrl_jmp_direct~0_combout ;
wire \inst|cpu|cpu|Equal62~9_combout ;
wire \inst|cpu|cpu|Equal62~14_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \inst|cpu|cpu|Equal62~12_combout ;
wire \inst|cpu|cpu|Equal62~11_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~2_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \inst|cpu|cpu|Equal62~8_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \inst|cpu|cpu|D_op_opx_rsv00~0_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \inst|cpu|cpu|Equal62~6_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \inst|cpu|cpu|Equal62~13_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ;
wire \inst|cpu|cpu|Equal0~14_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \inst|cpu|cpu|Equal0~12_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \inst|cpu|cpu|R_ctrl_force_src2_zero~q ;
wire \inst|cpu|cpu|R_src2_hi~0_combout ;
wire \inst|cpu|cpu|D_ctrl_hi_imm16~0_combout ;
wire \inst|cpu|cpu|D_ctrl_hi_imm16~1_combout ;
wire \inst|cpu|cpu|R_ctrl_hi_imm16~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~23_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~81_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~82_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[4]~7_combout ;
wire \inst|cpu|cpu|E_st_data[9]~10_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a87 ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~75_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~2_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~76_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[7]~4_combout ;
wire \inst|cpu|cpu|E_mem_byte_en[3]~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~4_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~0_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~1_combout ;
wire \inst|cpu|cpu|E_src2[28]~6_combout ;
wire \inst|cpu|cpu|Add1~62_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~6_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~7_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~3_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~4_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~5_combout ;
wire \inst|cpu|cpu|D_ctrl_retaddr~8_combout ;
wire \inst|cpu|cpu|R_ctrl_retaddr~q ;
wire \inst|cpu|cpu|R_ctrl_br~q ;
wire \inst|cpu|cpu|R_src1~31_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~8_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~9_combout ;
wire \inst|cpu|cpu|E_src2[30]~4_combout ;
wire \inst|cpu|cpu|Add1~60_combout ;
wire \inst|cpu|cpu|R_src2_hi[15]~1_combout ;
wire \inst|cpu|cpu|R_src2_hi[15]~2_combout ;
wire \inst|cpu|cpu|E_invert_arith_src_msb~0_combout ;
wire \inst|cpu|cpu|E_invert_arith_src_msb~1_combout ;
wire \inst|cpu|cpu|E_invert_arith_src_msb~q ;
wire \inst|cpu|cpu|Add1~59_combout ;
wire \inst|cpu|cpu|D_ctrl_jmp_direct~1_combout ;
wire \inst|cpu|cpu|R_ctrl_jmp_direct~q ;
wire \inst|cpu|cpu|R_src1[31]~34_combout ;
wire \inst|cpu|cpu|E_src2[29]~5_combout ;
wire \inst|cpu|cpu|Add1~61_combout ;
wire \inst|cpu|cpu|R_src1[27]~38_combout ;
wire \inst|cpu|cpu|R_src1[26]~39_combout ;
wire \inst|cpu|cpu|E_src2[25]~8_combout ;
wire \inst|cpu|cpu|Add1~65_combout ;
wire \inst|cpu|cpu|R_src1[25]~40_combout ;
wire \inst|cpu|cpu|R_src1[24]~41_combout ;
wire \inst|cpu|cpu|E_src2[24]~9_combout ;
wire \inst|cpu|cpu|Add1~66_combout ;
wire \inst|cpu|cpu|E_src2[23]~10_combout ;
wire \inst|cpu|cpu|Add1~67_combout ;
wire \inst|cpu|cpu|R_src1[23]~42_combout ;
wire \inst|cpu|cpu|R_src1[22]~43_combout ;
wire \inst|cpu|cpu|E_src2[22]~11_combout ;
wire \inst|cpu|cpu|Add1~68_combout ;
wire \inst|cpu|cpu|E_src2[21]~12_combout ;
wire \inst|cpu|cpu|Add1~69_combout ;
wire \inst|cpu|cpu|E_src2[20]~13_combout ;
wire \inst|cpu|cpu|Add1~70_combout ;
wire \inst|cpu|cpu|R_src1[20]~45_combout ;
wire \inst|cpu|cpu|Add1~71_combout ;
wire \inst|cpu|cpu|E_src1[18]~0_combout ;
wire \inst|cpu|cpu|Add1~20_combout ;
wire \inst|cpu|cpu|E_src1[17]~1_combout ;
wire \inst|cpu|cpu|E_src1[16]~2_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[12]~25 ;
wire \inst|cpu|cpu|F_pc_plus_one[13]~26_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[13]~9_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[13]~27 ;
wire \inst|cpu|cpu|F_pc_plus_one[14]~28_combout ;
wire \inst|cpu|cpu|E_src2[16]~2_combout ;
wire \inst|cpu|cpu|Add1~21_combout ;
wire \inst|cpu|cpu|R_src2_lo[15]~8_combout ;
wire \inst|cpu|cpu|Add1~22_combout ;
wire \inst|cpu|cpu|E_src1[14]~4_combout ;
wire \inst|cpu|cpu|Add1~25_combout ;
wire \inst|cpu|cpu|R_src2_lo[11]~12_combout ;
wire \inst|cpu|cpu|Add1~26_combout ;
wire \inst|cpu|cpu|E_src1[11]~7_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[9]~18_combout ;
wire \inst|cpu|cpu|Add1~27_combout ;
wire \inst|cpu|cpu|Add1~28_combout ;
wire \inst|cpu|cpu|R_src2_lo[8]~15_combout ;
wire \inst|cpu|cpu|Add1~29_combout ;
wire \inst|cpu|cpu|R_src2_lo[6]~17_combout ;
wire \inst|cpu|cpu|Add1~31_combout ;
wire \inst|cpu|cpu|R_src2_lo[5]~7_combout ;
wire \inst|cpu|cpu|Add1~17_combout ;
wire \inst|cpu|cpu|E_src1[4]~14_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[2]~4_combout ;
wire \inst|cpu|cpu|Add1~1_combout ;
wire \inst|cpu|cpu|Add1~2_combout ;
wire \inst|cpu|cpu|Add1~6_cout ;
wire \inst|cpu|cpu|Add1~8 ;
wire \inst|cpu|cpu|Add1~10 ;
wire \inst|cpu|cpu|Add1~12 ;
wire \inst|cpu|cpu|Add1~14 ;
wire \inst|cpu|cpu|Add1~16 ;
wire \inst|cpu|cpu|Add1~19 ;
wire \inst|cpu|cpu|Add1~33 ;
wire \inst|cpu|cpu|Add1~35 ;
wire \inst|cpu|cpu|Add1~37 ;
wire \inst|cpu|cpu|Add1~39 ;
wire \inst|cpu|cpu|Add1~41 ;
wire \inst|cpu|cpu|Add1~43 ;
wire \inst|cpu|cpu|Add1~45 ;
wire \inst|cpu|cpu|Add1~47 ;
wire \inst|cpu|cpu|Add1~49 ;
wire \inst|cpu|cpu|Add1~51 ;
wire \inst|cpu|cpu|Add1~52_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[14]~8_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[14]~29 ;
wire \inst|cpu|cpu|F_pc_plus_one[15]~30_combout ;
wire \inst|cpu|cpu|Add1~53 ;
wire \inst|cpu|cpu|Add1~54_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[15]~6_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[15]~7_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[15]~31 ;
wire \inst|cpu|cpu|F_pc_plus_one[16]~32_combout ;
wire \inst|cpu|cpu|Add1~56_combout ;
wire \inst|cpu|cpu|Add1~55 ;
wire \inst|cpu|cpu|Add1~58 ;
wire \inst|cpu|cpu|Add1~73 ;
wire \inst|cpu|cpu|Add1~75 ;
wire \inst|cpu|cpu|Add1~77 ;
wire \inst|cpu|cpu|Add1~79 ;
wire \inst|cpu|cpu|Add1~81 ;
wire \inst|cpu|cpu|Add1~83 ;
wire \inst|cpu|cpu|Add1~85 ;
wire \inst|cpu|cpu|Add1~87 ;
wire \inst|cpu|cpu|Add1~89 ;
wire \inst|cpu|cpu|Add1~91 ;
wire \inst|cpu|cpu|Add1~93 ;
wire \inst|cpu|cpu|Add1~95 ;
wire \inst|cpu|cpu|Add1~96_combout ;
wire \inst|cpu|cpu|E_logic_result[31]~18_combout ;
wire \inst|cpu|cpu|W_alu_result[31]~21_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \inst|cpu|cpu|R_ctrl_shift_rot_right~q ;
wire \inst|cpu|cpu|Equal62~7_combout ;
wire \inst|cpu|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \inst|cpu|cpu|R_ctrl_rot_right~q ;
wire \inst|cpu|cpu|D_ctrl_shift_logical~0_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_logical~1_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_logical~2_combout ;
wire \inst|cpu|cpu|R_ctrl_shift_logical~q ;
wire \inst|cpu|cpu|E_shift_rot_fill_bit~0_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[7]~13_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[8]~9_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[9]~8_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[11]~6_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[12]~11_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[13]~14_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[18]~10_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout ;
wire \inst|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_rot~1_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_rot~2_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_rot~0_combout ;
wire \inst|cpu|cpu|D_ctrl_shift_rot~3_combout ;
wire \inst|cpu|cpu|R_ctrl_shift_rot~q ;
wire \inst|cpu|cpu|W_rf_wr_data[31]~22_combout ;
wire \inst|cpu|cpu|R_src1[30]~35_combout ;
wire \inst|cpu|cpu|Add1~94_combout ;
wire \inst|cpu|cpu|E_logic_result[30]~19_combout ;
wire \inst|cpu|cpu|W_alu_result[30]~22_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[30]~23_combout ;
wire \inst|cpu|cpu|R_src1[29]~36_combout ;
wire \inst|cpu|cpu|E_logic_result[29]~20_combout ;
wire \inst|cpu|cpu|Add1~92_combout ;
wire \inst|cpu|cpu|W_alu_result[29]~23_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~29_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[29]~24_combout ;
wire \inst|cpu|cpu|R_src1[28]~37_combout ;
wire \inst|cpu|cpu|Add1~90_combout ;
wire \inst|cpu|cpu|E_logic_result[28]~21_combout ;
wire \inst|cpu|cpu|W_alu_result[28]~24_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[28]~25_combout ;
wire \inst|cpu|cpu|E_src2[27]~3_combout ;
wire \inst|cpu|cpu|Add1~63_combout ;
wire \inst|cpu|cpu|Add1~88_combout ;
wire \inst|cpu|cpu|E_logic_result[27]~22_combout ;
wire \inst|cpu|cpu|W_alu_result[27]~20_combout ;
wire \inst|cpu|cpu|d_writedata[27]~3_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ;
wire \inst|cpu|cpu|d_writedata[26]~2_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a91 ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[27]~26_combout ;
wire \inst|cpu|cpu|E_src2[26]~7_combout ;
wire \inst|cpu|cpu|Add1~64_combout ;
wire \inst|cpu|cpu|Add1~86_combout ;
wire \inst|cpu|cpu|E_logic_result[26]~24_combout ;
wire \inst|cpu|cpu|W_alu_result[26]~25_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~4_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~5_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[26]~27_combout ;
wire \inst|cpu|cpu|R_src1[0]~33_combout ;
wire \inst|cpu|cpu|E_logic_result[0]~23_combout ;
wire \inst|cpu|cpu|W_alu_result[0]~18_combout ;
wire \inst|cpu|cpu|E_logic_result[1]~17_combout ;
wire \inst|cpu|cpu|W_alu_result[1]~17_combout ;
wire \inst|cpu|cpu|av_ld_rshift8~0_combout ;
wire \inst|cpu|cpu|av_ld_rshift8~1_combout ;
wire \inst|cpu|cpu|Add1~84_combout ;
wire \inst|cpu|cpu|E_logic_result[25]~25_combout ;
wire \inst|cpu|cpu|W_alu_result[25]~26_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[25]~28_combout ;
wire \inst|cpu|cpu|d_writedata[25]~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~2_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~3_combout ;
wire \inst|cpu|cpu|Add1~82_combout ;
wire \inst|cpu|cpu|E_logic_result[24]~26_combout ;
wire \inst|cpu|cpu|W_alu_result[24]~27_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[24]~29_combout ;
wire \inst|cpu|cpu|d_writedata[31]~7_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a95 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~6_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~7_combout ;
wire \inst|cpu|cpu|Add1~80_combout ;
wire \inst|cpu|cpu|E_logic_result[23]~27_combout ;
wire \inst|cpu|cpu|W_alu_result[23]~28_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[23]~30_combout ;
wire \inst|cpu|cpu|E_st_data[22]~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~77_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~78_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[6]~5_combout ;
wire \inst|cpu|cpu|Add1~78_combout ;
wire \inst|cpu|cpu|E_logic_result[22]~28_combout ;
wire \inst|cpu|cpu|W_alu_result[22]~29_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[22]~31_combout ;
wire \inst|cpu|cpu|R_src1[21]~44_combout ;
wire \inst|cpu|cpu|E_logic_result[21]~29_combout ;
wire \inst|cpu|cpu|Add1~76_combout ;
wire \inst|cpu|cpu|W_alu_result[21]~30_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~22_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~79_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~80_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[5]~6_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[21]~32_combout ;
wire \inst|cpu|cpu|E_st_data[11]~3_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \inst|cpu|cpu|E_st_data[15]~8_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12]~5_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9]~8_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~78_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~28_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \inst|cpu|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \inst|cpu|cpu|Add1~74_combout ;
wire \inst|cpu|cpu|E_logic_result[20]~30_combout ;
wire \inst|cpu|cpu|W_alu_result[20]~31_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[20]~33_combout ;
wire \inst|cpu|cpu|R_src1[19]~46_combout ;
wire \inst|cpu|cpu|E_logic_result[19]~31_combout ;
wire \inst|cpu|cpu|Add1~72_combout ;
wire \inst|cpu|cpu|W_alu_result[19]~19_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~83_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~84_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[3]~3_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[19]~34_combout ;
wire \inst|cpu|cpu|E_st_data[19]~13_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~42_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \inst|cpu|cpu|E_st_data[18]~14_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~60_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~44_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~58_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5]~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~66_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~46_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~64_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15]~9_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~74_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~72_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~70_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~76_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~80_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~82_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~56_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0]~5_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~10_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~12_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~15_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~17_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~19_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~32_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1]~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~25_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~73_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~74_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[2]~0_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[18]~21_combout ;
wire \inst|cpu|cpu|E_src2[17]~1_combout ;
wire \inst|cpu|cpu|E_logic_result[17]~2_combout ;
wire \inst|cpu|cpu|W_alu_result[17]~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~26_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~49_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~50_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[1]~1_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[17]~11_combout ;
wire \inst|cpu|cpu|E_st_data[21]~11_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~51_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~52_combout ;
wire \inst|cpu|cpu|av_ld_byte2_data[0]~2_combout ;
wire \inst|cpu|cpu|E_logic_result[16]~3_combout ;
wire \inst|cpu|cpu|W_alu_result[16]~2_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[16]~12_combout ;
wire \inst|cpu|cpu|E_st_data[20]~12_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a84 ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ;
wire \inst|cpu|cpu|F_iw[20]~42_combout ;
wire \inst|cpu|cpu|R_src2_lo[14]~9_combout ;
wire \inst|cpu|cpu|Add1~23_combout ;
wire \inst|cpu|cpu|Add1~48_combout ;
wire \inst|cpu|cpu|E_logic_result[14]~5_combout ;
wire \inst|cpu|cpu|W_alu_result[14]~4_combout ;
wire \inst|jtag_uart|woverflow~0_combout ;
wire \inst|jtag_uart|woverflow~q ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~57_combout ;
wire \inst|timer_0|period_l_register[14]~7_combout ;
wire \inst|timer_0|read_mux_out[14]~28_combout ;
wire \inst|timer_0|snap_strobe~0_combout ;
wire \inst|timer_0|Equal6~3_combout ;
wire \inst|timer_0|counter_snapshot[14]~7_combout ;
wire \inst|timer_0|read_mux_out~29_combout ;
wire \inst|timer_0|read_mux_out[14]~30_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~16_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~56_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~58_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[6]~2_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data_en~0_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[14]~14_combout ;
wire \inst|cpu|cpu|E_src1[13]~5_combout ;
wire \inst|cpu|cpu|Add1~46_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[11]~11_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a82 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout ;
wire \inst|cpu|cpu|F_iw[18]~44_combout ;
wire \inst|cpu|cpu|F_iw[18]~57_combout ;
wire \inst|cpu|cpu|R_src2_lo[12]~11_combout ;
wire \inst|cpu|cpu|E_logic_result[12]~11_combout ;
wire \inst|cpu|cpu|W_alu_result[12]~6_combout ;
wire \inst|timer_0|read_mux_out[12]~34_combout ;
wire \inst|timer_0|read_mux_out~35_combout ;
wire \inst|timer_0|read_mux_out[12]~36_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~62_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~10_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~63_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~64_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[4]~4_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[12]~16_combout ;
wire \inst|cpu|cpu|E_st_data[13]~4_combout ;
wire \inst|timer_0|internal_counter[29]~91 ;
wire \inst|timer_0|internal_counter[30]~92_combout ;
wire \inst|timer_0|internal_counter[30]~93 ;
wire \inst|timer_0|internal_counter[31]~94_combout ;
wire \inst|timer_0|Equal0~9_combout ;
wire \inst|timer_0|Equal0~10_combout ;
wire \inst|timer_0|always0~0_combout ;
wire \inst|timer_0|internal_counter[0]~33 ;
wire \inst|timer_0|internal_counter[1]~34_combout ;
wire \inst|timer_0|period_l_register[1]~1_combout ;
wire \inst|timer_0|internal_counter[1]~35 ;
wire \inst|timer_0|internal_counter[2]~36_combout ;
wire \inst|timer_0|period_l_register[2]~2_combout ;
wire \inst|timer_0|internal_counter[2]~37 ;
wire \inst|timer_0|internal_counter[3]~38_combout ;
wire \inst|timer_0|period_l_register[3]~3_combout ;
wire \inst|timer_0|internal_counter[3]~39 ;
wire \inst|timer_0|internal_counter[4]~40_combout ;
wire \inst|timer_0|internal_counter[4]~41 ;
wire \inst|timer_0|internal_counter[5]~42_combout ;
wire \inst|timer_0|internal_counter[5]~43 ;
wire \inst|timer_0|internal_counter[6]~44_combout ;
wire \inst|timer_0|period_l_register[6]~4_combout ;
wire \inst|timer_0|internal_counter[6]~45 ;
wire \inst|timer_0|internal_counter[7]~46_combout ;
wire \inst|timer_0|internal_counter[7]~47 ;
wire \inst|timer_0|internal_counter[8]~48_combout ;
wire \inst|timer_0|period_l_register[8]~5_combout ;
wire \inst|timer_0|internal_counter[8]~49 ;
wire \inst|timer_0|internal_counter[9]~50_combout ;
wire \inst|timer_0|period_l_register[9]~6_combout ;
wire \inst|timer_0|internal_counter[9]~51 ;
wire \inst|timer_0|internal_counter[10]~52_combout ;
wire \inst|timer_0|internal_counter[10]~53 ;
wire \inst|timer_0|internal_counter[11]~54_combout ;
wire \inst|timer_0|internal_counter[11]~55 ;
wire \inst|timer_0|internal_counter[12]~56_combout ;
wire \inst|timer_0|internal_counter[12]~57 ;
wire \inst|timer_0|internal_counter[13]~58_combout ;
wire \inst|timer_0|internal_counter[13]~59 ;
wire \inst|timer_0|internal_counter[14]~60_combout ;
wire \inst|timer_0|internal_counter[14]~61 ;
wire \inst|timer_0|internal_counter[15]~62_combout ;
wire \inst|timer_0|period_l_register[15]~8_combout ;
wire \inst|timer_0|internal_counter[15]~63 ;
wire \inst|timer_0|internal_counter[16]~64_combout ;
wire \inst|timer_0|internal_counter[16]~65 ;
wire \inst|timer_0|internal_counter[17]~66_combout ;
wire \inst|timer_0|internal_counter[17]~67 ;
wire \inst|timer_0|internal_counter[18]~68_combout ;
wire \inst|timer_0|internal_counter[18]~69 ;
wire \inst|timer_0|internal_counter[19]~70_combout ;
wire \inst|timer_0|internal_counter[19]~71 ;
wire \inst|timer_0|internal_counter[20]~72_combout ;
wire \inst|timer_0|internal_counter[20]~73 ;
wire \inst|timer_0|internal_counter[21]~74_combout ;
wire \inst|timer_0|internal_counter[21]~75 ;
wire \inst|timer_0|internal_counter[22]~76_combout ;
wire \inst|timer_0|internal_counter[22]~77 ;
wire \inst|timer_0|internal_counter[23]~78_combout ;
wire \inst|timer_0|internal_counter[23]~79 ;
wire \inst|timer_0|internal_counter[24]~80_combout ;
wire \inst|timer_0|internal_counter[24]~81 ;
wire \inst|timer_0|internal_counter[25]~82_combout ;
wire \inst|timer_0|internal_counter[25]~83 ;
wire \inst|timer_0|internal_counter[26]~84_combout ;
wire \inst|timer_0|internal_counter[26]~85 ;
wire \inst|timer_0|internal_counter[27]~86_combout ;
wire \inst|timer_0|counter_snapshot[27]~feeder_combout ;
wire \inst|timer_0|read_mux_out~38_combout ;
wire \inst|timer_0|read_mux_out[11]~37_combout ;
wire \inst|timer_0|read_mux_out[11]~39_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~7_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~65_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~66_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[3]~0_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[11]~17_combout ;
wire \inst|cpu|cpu|E_src1[12]~6_combout ;
wire \inst|cpu|cpu|Add1~44_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[10]~12_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~67_combout ;
wire \inst|jtag_uart|ac~0_combout ;
wire \inst|jtag_uart|ac~1_combout ;
wire \inst|jtag_uart|ac~q ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~68_combout ;
wire \inst|timer_0|read_mux_out~41_combout ;
wire \inst|timer_0|read_mux_out[10]~40_combout ;
wire \inst|timer_0|read_mux_out[10]~42_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~69_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[2]~5_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[10]~18_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read1~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read2~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read_req~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1~q ;
wire \inst|jtag_uart|r_val~0_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \inst|jtag_uart|LessThan0~0_combout ;
wire \inst|jtag_uart|LessThan0~1_combout ;
wire \inst|jtag_uart|fifo_AE~q ;
wire \inst|jtag_uart|ien_AE~q ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~71_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~19_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~70_combout ;
wire \inst|timer_0|counter_snapshot[9]~8_combout ;
wire \inst|timer_0|read_mux_out~44_combout ;
wire \inst|timer_0|counter_snapshot[25]~feeder_combout ;
wire \inst|timer_0|read_mux_out[9]~43_combout ;
wire \inst|timer_0|read_mux_out[9]~45_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~72_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[1]~6_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[9]~19_combout ;
wire \inst|cpu|cpu|R_src2_lo[13]~10_combout ;
wire \inst|cpu|cpu|E_logic_result[13]~14_combout ;
wire \inst|cpu|cpu|W_alu_result[13]~5_combout ;
wire \inst|mm_interconnect_0|router|Equal3~3_combout ;
wire \inst|mm_interconnect_0|router|Equal3~0_combout ;
wire \inst|mm_interconnect_0|router|Equal3~4_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ;
wire \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout ;
wire \inst|timer_0|period_l_wr_strobe~3_combout ;
wire \inst|timer_0|period_h_wr_strobe~combout ;
wire \inst|timer_0|read_mux_out[8]~22_combout ;
wire \inst|timer_0|counter_snapshot[24]~feeder_combout ;
wire \inst|timer_0|counter_snapshot[8]~5_combout ;
wire \inst|timer_0|read_mux_out~23_combout ;
wire \inst|timer_0|read_mux_out[8]~24_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~48_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[0]~7_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[8]~20_combout ;
wire \inst|cpu|cpu|E_src1[10]~8_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[8]~16_combout ;
wire \inst|cpu|cpu|Add1~40_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[8]~14_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~21_combout ;
wire \inst|cpu|cpu|F_iw[6]~39_combout ;
wire \inst|cpu|cpu|F_iw[6]~40_combout ;
wire \inst|cpu|cpu|R_src2_lo[3]~0_combout ;
wire \inst|cpu|cpu|R_src2_lo[0]~6_combout ;
wire \inst|cpu|cpu|Add1~4_combout ;
wire \inst|cpu|cpu|Add1~7_combout ;
wire \inst|cpu|cpu|E_mem_byte_en[1]~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~17_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~53_combout ;
wire \inst|jtag_uart|rvalid~0_combout ;
wire \inst|jtag_uart|rvalid~q ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~54_combout ;
wire \inst|timer_0|counter_snapshot[31]~feeder_combout ;
wire \inst|timer_0|counter_snapshot[15]~6_combout ;
wire \inst|timer_0|read_mux_out~26_combout ;
wire \inst|timer_0|read_mux_out[15]~25_combout ;
wire \inst|timer_0|read_mux_out[15]~27_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~55_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[7]~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~20_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~2_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|router|Equal7~0_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~1_combout ;
wire \inst|hex_2|always0~0_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|timer_0|read_mux_out~11_combout ;
wire \inst|timer_0|read_mux_out[7]~10_combout ;
wire \inst|timer_0|read_mux_out[7]~12_combout ;
wire \inst|hex_2|always0~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \inst|jtag_uart|av_readdata[7]~5_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~28_combout ;
wire \inst|hex_4|data_out[7]~feeder_combout ;
wire \inst|mm_interconnect_0|router|Equal4~0_combout ;
wire \inst|mm_interconnect_0|router|Equal4~1_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|router|Equal5~0_combout ;
wire \inst|mm_interconnect_0|router|Equal5~1_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~2_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~1_combout ;
wire \inst|hex_4|always0~0_combout ;
wire \inst|hex_4|always0~1_combout ;
wire \inst|hex_3|data_out[7]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~29_combout ;
wire \inst|hex_5|data_out[7]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~30_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[7]~8_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[7]~7_combout ;
wire \inst|cpu|cpu|R_src2_lo[9]~14_combout ;
wire \inst|cpu|cpu|E_logic_result[9]~8_combout ;
wire \inst|cpu|cpu|W_alu_result[9]~9_combout ;
wire \inst|mm_interconnect_0|router|Equal0~0_combout ;
wire \inst|mm_interconnect_0|router|Equal6~0_combout ;
wire \inst|mm_interconnect_0|router|Equal6~1_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~2_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~1_combout ;
wire \inst|hex_3|always0~0_combout ;
wire \inst|hex_3|always0~1_combout ;
wire \inst|hex_4|data_out[6]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~34_combout ;
wire \inst|timer_0|counter_snapshot[6]~4_combout ;
wire \inst|timer_0|read_mux_out~14_combout ;
wire \inst|timer_0|counter_snapshot[22]~feeder_combout ;
wire \inst|timer_0|read_mux_out[6]~13_combout ;
wire \inst|timer_0|read_mux_out[6]~15_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~32_combout ;
wire \inst|jtag_uart|av_readdata[6]~6_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~33_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~35_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~31_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[6]~9_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[6]~8_combout ;
wire \inst|cpu|cpu|E_st_data[16]~5_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a85 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ;
wire \inst|cpu|cpu|F_iw[21]~41_combout ;
wire \inst|cpu|cpu|E_src2[18]~0_combout ;
wire \inst|cpu|cpu|E_logic_result[18]~10_combout ;
wire \inst|cpu|cpu|Add1~57_combout ;
wire \inst|cpu|cpu|W_alu_result[18]~0_combout ;
wire \inst|mm_interconnect_0|router|Equal3~1_combout ;
wire \inst|mm_interconnect_0|router|Equal3~2_combout ;
wire \inst|mm_interconnect_0|router|always1~0_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|jtag_uart|av_waitrequest~0_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~60_combout ;
wire \inst|timer_0|read_mux_out[13]~31_combout ;
wire \inst|timer_0|read_mux_out~32_combout ;
wire \inst|timer_0|read_mux_out[13]~33_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~8_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~59_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~61_combout ;
wire \inst|cpu|cpu|av_ld_byte1_data[5]~3_combout ;
wire \inst|jtag_uart|av_readdata[5]~7_combout ;
wire \inst|timer_0|read_mux_out~17_combout ;
wire \inst|timer_0|read_mux_out[5]~16_combout ;
wire \inst|timer_0|counter_snapshot[21]~feeder_combout ;
wire \inst|timer_0|read_mux_out[5]~18_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~37_combout ;
wire \inst|hex_3|data_out[5]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~38_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~14_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a69 ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~36_combout ;
wire \inst|hex_5|data_out[5]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~39_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~40_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[5]~9_combout ;
wire \inst|cpu|cpu|R_src2_lo[1]~5_combout ;
wire \inst|cpu|cpu|Add1~3_combout ;
wire \inst|cpu|cpu|Add1~9_combout ;
wire \inst|cpu|cpu|E_mem_byte_en[0]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~15_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~41_combout ;
wire \inst|timer_0|read_mux_out~20_combout ;
wire \inst|timer_0|read_mux_out[4]~19_combout ;
wire \inst|timer_0|read_mux_out[4]~21_combout ;
wire \inst|hex_2|data_out[4]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~42_combout ;
wire \inst|jtag_uart|av_readdata[4]~8_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~43_combout ;
wire \inst|hex_4|data_out[4]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~44_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~45_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[4]~10_combout ;
wire \inst|cpu|cpu|E_src1[9]~9_combout ;
wire \inst|cpu|cpu|Add1~38_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[7]~15_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~31_combout ;
wire \inst|cpu|cpu|F_iw[31]~54_combout ;
wire \inst|cpu|cpu|F_iw[31]~55_combout ;
wire \inst|cpu|cpu|E_src1[8]~10_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[6]~12_combout ;
wire \inst|cpu|cpu|Add1~36_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[6]~16_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a67 ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \inst|hex_3|data_out[3]~feeder_combout ;
wire \inst|hex_2|data_out[3]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \inst|hex_0|data_out[3]~feeder_combout ;
wire \inst|mm_interconnect_0|router|Equal9~0_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~3_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~2_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|router|Equal8~0_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|hex_0|always0~0_combout ;
wire \inst|hex_0|always0~2_combout ;
wire \inst|hex_0|always0~3_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~3_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~2_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout ;
wire \inst|hex_1|always0~0_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|hex_1|always0~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \inst|jtag_uart|av_readdata[3]~4_combout ;
wire \inst|timer_0|Equal6~2_combout ;
wire \inst|timer_0|counter_snapshot[3]~3_combout ;
wire \inst|timer_0|read_mux_out[3]~9_combout ;
wire \inst|timer_0|read_mux_out[3]~8_combout ;
wire \inst|timer_0|Equal6~5_combout ;
wire \inst|timer_0|control_register[3]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \inst|hex_5|data_out[3]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[3]~12_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[3]~6_combout ;
wire \inst|cpu|cpu|d_writedata[30]~6_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout ;
wire \inst|cpu|cpu|F_iw[30]~53_combout ;
wire \inst|cpu|cpu|E_src1[5]~13_combout ;
wire \inst|cpu|cpu|Add1~18_combout ;
wire \inst|cpu|cpu|E_logic_result[5]~1_combout ;
wire \inst|cpu|cpu|W_alu_result[5]~13_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a73 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout ;
wire \inst|cpu|cpu|F_iw[9]~35_combout ;
wire \inst|cpu|cpu|F_iw[9]~36_combout ;
wire \inst|cpu|cpu|R_src2_lo[3]~3_combout ;
wire \inst|cpu|cpu|E_logic_result[3]~15_combout ;
wire \inst|cpu|cpu|W_alu_result[3]~15_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ;
wire \inst|cpu|cpu|F_iw[8]~33_combout ;
wire \inst|cpu|cpu|F_iw[8]~34_combout ;
wire \inst|cpu|cpu|R_src2_lo[2]~4_combout ;
wire \inst|cpu|cpu|E_logic_result[2]~16_combout ;
wire \inst|cpu|cpu|W_alu_result[2]~16_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~2_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~6_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~4_combout ;
wire \inst|mm_interconnect_0|router|Equal11~0_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~1_combout ;
wire \inst|tl_2|always0~0_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~5_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3_combout ;
wire \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~4_combout ;
wire \inst|tl_0|always0~0_combout ;
wire \inst|tl_0|always0~1_combout ;
wire \inst|tl_2|always0~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \inst|jtag_uart|av_readdata[2]~3_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~1_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~2_combout ;
wire \inst|tl_1|always0~0_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|timer_0|counter_snapshot[2]~2_combout ;
wire \inst|timer_0|read_mux_out[2]~7_combout ;
wire \inst|timer_0|read_mux_out[2]~6_combout ;
wire \inst|tl_1|always0~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \inst|mm_interconnect_0|router|Equal10~1_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~3_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~2_combout ;
wire \inst|tl_3|always0~0_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|tl_3|data_out[2]~feeder_combout ;
wire \inst|tl_3|always0~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \inst|hex_2|data_out[2]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \inst|hex_5|data_out[2]~feeder_combout ;
wire \inst|hex_3|data_out[2]~feeder_combout ;
wire \inst|hex_4|data_out[2]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[2]~7_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[2]~5_combout ;
wire \inst|cpu|cpu|d_writedata[29]~5_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a93 ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56_combout ;
wire \inst|cpu|cpu|F_iw[29]~50_combout ;
wire \inst|cpu|cpu|F_iw[29]~51_combout ;
wire \inst|cpu|cpu|R_src1[1]~32_combout ;
wire \inst|cpu|cpu|W_ienable_reg[1]~feeder_combout ;
wire \inst|cpu|cpu|Equal135~0_combout ;
wire \inst|cpu|cpu|Equal135~1_combout ;
wire \inst|cpu|cpu|D_op_wrctl~combout ;
wire \inst|cpu|cpu|R_ctrl_wrctl_inst~q ;
wire \inst|cpu|cpu|W_ienable_reg_nxt~0_combout ;
wire \inst|cpu|cpu|E_control_rd_data[1]~0_combout ;
wire \inst|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \inst|timer_0|status_wr_strobe~2_combout ;
wire \inst|timer_0|timeout_occurred~0_combout ;
wire \inst|timer_0|timeout_occurred~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout ;
wire \inst|cpu|cpu|W_ipending_reg_nxt[1]~1_combout ;
wire \inst|cpu|cpu|E_control_rd_data[1]~5_combout ;
wire \inst|cpu|cpu|E_control_rd_data[1]~6_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[1]~3_combout ;
wire \inst|hex_5|data_out[1]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \inst|hex_0|data_out[1]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \inst|jtag_uart|av_readdata[1]~2_combout ;
wire \inst|timer_0|counter_snapshot[1]~1_combout ;
wire \inst|timer_0|read_mux_out[1]~4_combout ;
wire \inst|timer_0|Equal6~4_combout ;
wire \inst|timer_0|read_mux_out[1]~5_combout ;
wire \inst|timer_0|read_mux_out[1]~3_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \inst|tl_3|data_out[1]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \inst|hex_3|data_out[1]~feeder_combout ;
wire \inst|hex_2|data_out[1]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[1]~11_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[1]~4_combout ;
wire \inst|cpu|cpu|d_writedata[28]~4_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54_combout ;
wire \inst|cpu|cpu|F_iw[28]~48_combout ;
wire \inst|cpu|cpu|F_iw[28]~49_combout ;
wire \inst|cpu|cpu|E_src1[2]~16_combout ;
wire \inst|cpu|cpu|Add1~11_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[0]~4_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[0]~1 ;
wire \inst|cpu|cpu|F_pc_plus_one[1]~3 ;
wire \inst|cpu|cpu|F_pc_plus_one[2]~5 ;
wire \inst|cpu|cpu|F_pc_plus_one[3]~6_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[3]~5_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[3]~7 ;
wire \inst|cpu|cpu|F_pc_plus_one[4]~8_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[4]~18_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[4]~9 ;
wire \inst|cpu|cpu|F_pc_plus_one[5]~10_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[5]~17_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29]~9_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~52_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~33_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~54_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~6_combout ;
wire \inst|cpu|cpu|F_iw[10]~16_combout ;
wire \inst|cpu|cpu|F_iw[10]~17_combout ;
wire \inst|cpu|cpu|R_src2_lo[4]~2_combout ;
wire \inst|cpu|cpu|Add1~0_combout ;
wire \inst|cpu|cpu|Add1~15_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~27_combout ;
wire \inst|cpu|cpu|F_iw[27]~46_combout ;
wire \inst|cpu|cpu|F_iw[27]~47_combout ;
wire \inst|cpu|cpu|E_src1[7]~11_combout ;
wire \inst|cpu|cpu|Add1~34_combout ;
wire \inst|cpu|cpu|E_logic_result[7]~13_combout ;
wire \inst|cpu|cpu|W_alu_result[7]~11_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~4_combout ;
wire \inst|hex_5|always0~0_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|mm_interconnect_0|router|Equal0~3_combout ;
wire \inst|mm_interconnect_0|router|Equal0~2_combout ;
wire \inst|mm_interconnect_0|router|Equal0~4_combout ;
wire \inst|mm_interconnect_0|router|Equal2~0_combout ;
wire \inst|mm_interconnect_0|router|Equal2~1_combout ;
wire \inst|mm_interconnect_0|router|src_channel[3]~6_combout ;
wire \inst|mm_interconnect_0|router|src_channel[3]~4_combout ;
wire \inst|mm_interconnect_0|router|src_channel[3]~7_combout ;
wire \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6_combout ;
wire \inst|mm_interconnect_0|led_s1_translator|Add0~0_combout ;
wire \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ;
wire \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ;
wire \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \inst|mm_interconnect_0|led_s1_agent|m0_write~3_combout ;
wire \inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout ;
wire \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ;
wire \inst|mm_interconnect_0|router|Equal1~0_combout ;
wire \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ;
wire \inst|led|always0~0_combout ;
wire \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ;
wire \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~4_combout ;
wire \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|WideOr1~3_combout ;
wire \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout ;
wire \inst|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \inst|cpu|cpu|d_read_nxt~combout ;
wire \inst|cpu|cpu|d_read~q ;
wire \inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \inst|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \inst|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \inst|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ;
wire \inst|cpu|cpu|E_st_stall~combout ;
wire \inst|cpu|cpu|d_write~q ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~3_combout ;
wire \inst|cpu|cpu|F_iw[24]~10_combout ;
wire \inst|cpu|cpu|F_iw[24]~11_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a71 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout ;
wire \inst|cpu|cpu|F_iw[7]~37_combout ;
wire \inst|cpu|cpu|F_iw[7]~38_combout ;
wire \inst|cpu|cpu|E_src1[3]~15_combout ;
wire \inst|cpu|cpu|F_pc_plus_one[1]~2_combout ;
wire \inst|cpu|cpu|Add1~13_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8]~6_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~34_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~1_combout ;
wire \inst|cpu|cpu|F_iw[22]~6_combout ;
wire \inst|cpu|cpu|F_iw[22]~7_combout ;
wire \inst|cpu|cpu|E_st_data[12]~6_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a77 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \inst|cpu|cpu|F_iw[13]~19_combout ;
wire \inst|cpu|cpu|Equal62~1_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_force_xor~13_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_force_xor~11_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_force_xor~10_combout ;
wire \inst|cpu|cpu|D_ctrl_alu_force_xor~12_combout ;
wire \inst|cpu|cpu|D_logic_op[1]~0_combout ;
wire \inst|cpu|cpu|E_logic_result[8]~9_combout ;
wire \inst|cpu|cpu|W_alu_result[8]~10_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~30_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~38_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~36_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~68_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~40_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~28_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~5_combout ;
wire \inst|cpu|cpu|F_iw[26]~14_combout ;
wire \inst|cpu|cpu|F_iw[26]~15_combout ;
wire \inst|cpu|cpu|D_dst_regnum[4]~4_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \inst|cpu|cpu|D_ctrl_exception~0_combout ;
wire \inst|cpu|cpu|D_ctrl_exception~1_combout ;
wire \inst|cpu|cpu|D_ctrl_exception~2_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ;
wire \inst|cpu|cpu|D_dst_regnum[4]~10_combout ;
wire \inst|cpu|cpu|d_writedata[24]~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a89 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8_combout ;
wire \inst|cpu|cpu|F_iw[25]~12_combout ;
wire \inst|cpu|cpu|F_iw[25]~13_combout ;
wire \inst|cpu|cpu|D_dst_regnum[4]~2_combout ;
wire \inst|cpu|cpu|D_dst_regnum[3]~7_combout ;
wire \inst|cpu|cpu|E_st_data[10]~2_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a75 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \inst|cpu|cpu|F_iw[11]~18_combout ;
wire \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \inst|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \inst|cpu|cpu|E_src2[13]~15_combout ;
wire \inst|cpu|cpu|R_src2_lo[10]~13_combout ;
wire \inst|cpu|cpu|E_logic_result[10]~7_combout ;
wire \inst|cpu|cpu|W_alu_result[10]~8_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~24_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ;
wire \inst|cpu|cpu|F_iw[19]~43_combout ;
wire \inst|cpu|cpu|D_dst_regnum[2]~6_combout ;
wire \inst|cpu|cpu|D_dst_regnum[2]~9_combout ;
wire \inst|cpu|cpu|E_st_data[23]~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4_combout ;
wire \inst|cpu|cpu|F_iw[23]~8_combout ;
wire \inst|cpu|cpu|F_iw[23]~9_combout ;
wire \inst|cpu|cpu|D_dst_regnum[1]~3_combout ;
wire \inst|cpu|cpu|D_dst_regnum[1]~11_combout ;
wire \inst|cpu|cpu|E_src1[6]~12_combout ;
wire \inst|cpu|cpu|Add1~32_combout ;
wire \inst|cpu|cpu|E_logic_result[6]~12_combout ;
wire \inst|cpu|cpu|W_alu_result[6]~12_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~9_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \inst|cpu|cpu|F_iw[16]~20_combout ;
wire \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \inst|cpu|cpu|D_ctrl_exception~4_combout ;
wire \inst|cpu|cpu|D_ctrl_exception~3_combout ;
wire \inst|cpu|cpu|D_ctrl_exception~5_combout ;
wire \inst|cpu|cpu|D_ctrl_exception~6_combout ;
wire \inst|cpu|cpu|R_ctrl_exception~q ;
wire \inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ;
wire \inst|cpu|cpu|Add1~42_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[9]~21_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[9]~13_combout ;
wire \inst|mm_interconnect_0|router_001|Equal1~1_combout ;
wire \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ;
wire \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ;
wire \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ;
wire \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ;
wire \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout ;
wire \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ;
wire \inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \inst|cpu|cpu|F_iw[2]~27_combout ;
wire \inst|cpu|cpu|F_iw[2]~28_combout ;
wire \inst|cpu|cpu|D_ctrl_mem8~0_combout ;
wire \inst|cpu|cpu|d_byteenable[3]~0_combout ;
wire \inst|cpu|cpu|E_st_data[17]~15_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout ;
wire \inst|cpu|cpu|F_iw[17]~45_combout ;
wire \inst|cpu|cpu|F_iw[17]~58_combout ;
wire \inst|cpu|cpu|D_dst_regnum[0]~5_combout ;
wire \inst|cpu|cpu|D_dst_regnum[0]~8_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a65 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \inst|cpu|cpu|F_iw[1]~23_combout ;
wire \inst|cpu|cpu|D_ctrl_st~0_combout ;
wire \inst|cpu|cpu|R_ctrl_st~q ;
wire \inst|cpu|cpu|av_ld_waiting_for_data~q ;
wire \inst|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \inst|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \inst|cpu|cpu|E_stall~3_combout ;
wire \inst|cpu|cpu|E_stall~4_combout ;
wire \inst|cpu|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \inst|cpu|cpu|E_shift_rot_cnt[0]~6 ;
wire \inst|cpu|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \inst|cpu|cpu|E_shift_rot_cnt[1]~8 ;
wire \inst|cpu|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \inst|cpu|cpu|E_stall~1_combout ;
wire \inst|cpu|cpu|E_shift_rot_cnt[2]~10 ;
wire \inst|cpu|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \inst|cpu|cpu|E_shift_rot_cnt[3]~12 ;
wire \inst|cpu|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \inst|cpu|cpu|E_stall~0_combout ;
wire \inst|cpu|cpu|E_stall~2_combout ;
wire \inst|cpu|cpu|E_stall~5_combout ;
wire \inst|cpu|cpu|W_valid~0_combout ;
wire \inst|cpu|cpu|W_valid~q ;
wire \inst|cpu|cpu|i_read_nxt~0_combout ;
wire \inst|cpu|cpu|i_read~q ;
wire \inst|cpu|cpu|F_valid~0_combout ;
wire \inst|cpu|cpu|D_valid~q ;
wire \inst|cpu|cpu|R_valid~feeder_combout ;
wire \inst|cpu|cpu|R_valid~q ;
wire \inst|cpu|cpu|E_valid_from_R~0_combout ;
wire \inst|cpu|cpu|E_valid_from_R~q ;
wire \inst|cpu|cpu|R_src1~30_combout ;
wire \inst|cpu|cpu|E_src1[15]~3_combout ;
wire \inst|cpu|cpu|Add1~50_combout ;
wire \inst|cpu|cpu|E_logic_result[15]~4_combout ;
wire \inst|cpu|cpu|W_alu_result[15]~3_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \inst|cpu|cpu|F_iw[3]~26_combout ;
wire \inst|cpu|cpu|Equal0~4_combout ;
wire \inst|cpu|cpu|D_ctrl_br_cmp~2_combout ;
wire \inst|cpu|cpu|D_ctrl_br_cmp~5_combout ;
wire \inst|cpu|cpu|D_ctrl_br_cmp~3_combout ;
wire \inst|cpu|cpu|D_ctrl_br_cmp~4_combout ;
wire \inst|cpu|cpu|R_ctrl_br_cmp~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \inst|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \inst|cpu|cpu|E_control_rd_data[0]~1_combout ;
wire \inst|cpu|cpu|E_wrctl_bstatus~0_combout ;
wire \inst|cpu|cpu|E_wrctl_status~0_combout ;
wire \inst|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \inst|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \inst|cpu|cpu|W_bstatus_reg~q ;
wire \inst|cpu|cpu|E_wrctl_estatus~0_combout ;
wire \inst|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \inst|cpu|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \inst|cpu|cpu|W_estatus_reg~q ;
wire \inst|cpu|cpu|E_control_rd_data[0]~2_combout ;
wire \inst|cpu|cpu|E_control_rd_data[0]~3_combout ;
wire \inst|cpu|cpu|E_control_rd_data[0]~4_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[0]~1_combout ;
wire \inst|cpu|cpu|Equal127~3_combout ;
wire \inst|cpu|cpu|Equal127~0_combout ;
wire \inst|cpu|cpu|E_logic_result[11]~6_combout ;
wire \inst|cpu|cpu|Equal127~1_combout ;
wire \inst|cpu|cpu|Equal127~2_combout ;
wire \inst|cpu|cpu|Equal127~4_combout ;
wire \inst|cpu|cpu|Equal127~8_combout ;
wire \inst|cpu|cpu|Equal127~5_combout ;
wire \inst|cpu|cpu|Equal127~6_combout ;
wire \inst|cpu|cpu|Equal127~7_combout ;
wire \inst|cpu|cpu|Equal127~9_combout ;
wire \inst|cpu|cpu|Equal127~10_combout ;
wire \inst|cpu|cpu|Add1~97 ;
wire \inst|cpu|cpu|Add1~98_combout ;
wire \inst|cpu|cpu|D_logic_op_raw[0]~1_combout ;
wire \inst|cpu|cpu|E_cmp_result~0_combout ;
wire \inst|cpu|cpu|W_cmp_result~q ;
wire \inst|cpu|cpu|W_rf_wr_data[0]~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ;
wire \inst|hex_5|data_out[0]~feeder_combout ;
wire \inst|led|always0~1_combout ;
wire \inst|led|data_out~0_combout ;
wire \inst|led|data_out~q ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \inst|jtag_uart|av_readdata[0]~0_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \inst|timer_0|read_mux_out[0]~2_combout ;
wire \inst|timer_0|read_mux_out[0]~0_combout ;
wire \inst|timer_0|counter_snapshot[0]~0_combout ;
wire \inst|timer_0|read_mux_out[0]~1_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ;
wire \inst|hex_2|data_out[0]~feeder_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ;
wire \inst|mm_interconnect_0|rsp_mux|src_data[0]~9_combout ;
wire \inst|cpu|cpu|av_ld_byte0_data_nxt[0]~6_combout ;
wire \inst|cpu|cpu|W_rf_wr_data[0]~2_combout ;
wire \inst|cpu|cpu|E_st_data[14]~7_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a79 ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ;
wire \inst|cpu|cpu|F_iw[15]~32_combout ;
wire \inst|cpu|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \inst|cpu|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \inst|cpu|cpu|Equal0~21_combout ;
wire \inst|cpu|cpu|R_ctrl_br_uncond~q ;
wire \inst|cpu|cpu|F_pc_sel_nxt~0_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[16]~19_combout ;
wire \inst|cpu|cpu|F_pc_no_crst_nxt[16]~20_combout ;
wire \inst|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \inst|cpu|cpu|F_iw[12]~21_combout ;
wire \inst|cpu|cpu|F_iw[12]~22_combout ;
wire \inst|cpu|cpu|Equal62~10_combout ;
wire \inst|cpu|cpu|D_op_eret~combout ;
wire \inst|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \inst|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \inst|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \inst|cpu|cpu|W_status_reg_pie~q ;
wire \inst|cpu|cpu|D_iw[25]~0_combout ;
wire \inst|cpu|cpu|D_iw[25]~1_combout ;
wire \inst|cpu|cpu|F_iw[0]~24_combout ;
wire \inst|cpu|cpu|F_iw[0]~25_combout ;
wire \inst|cpu|cpu|Equal0~2_combout ;
wire \inst|cpu|cpu|D_op_cmpge~0_combout ;
wire \inst|cpu|cpu|hbreak_enabled~0_combout ;
wire \inst|cpu|cpu|hbreak_enabled~q ;
wire \inst|cpu|cpu|hbreak_pending_nxt~0_combout ;
wire \inst|cpu|cpu|hbreak_pending~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~q ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q ;
wire \inst|cpu|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \inst|cpu|cpu|wait_for_one_post_bret_inst~q ;
wire \inst|cpu|cpu|hbreak_req~0_combout ;
wire \inst|cpu|cpu|F_iw[14]~31_combout ;
wire \inst|cpu|cpu|F_iw[14]~56_combout ;
wire \inst|cpu|cpu|D_logic_op[0]~1_combout ;
wire \inst|cpu|cpu|E_logic_result[4]~0_combout ;
wire \inst|cpu|cpu|W_alu_result[4]~14_combout ;
wire \inst|mm_interconnect_0|router|src_channel[3]~8_combout ;
wire \inst|mm_interconnect_0|router|src_channel[3]~5_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_valid~3_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ;
wire \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ;
wire \inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \inst|code_memory|wren~0_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27_combout ;
wire \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28_combout ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \inst|cpu|cpu|F_iw[4]~30_combout ;
wire \inst|cpu|cpu|Equal0~7_combout ;
wire \inst|cpu|cpu|Equal0~8_combout ;
wire \inst|cpu|cpu|D_ctrl_logic~combout ;
wire \inst|cpu|cpu|R_ctrl_logic~q ;
wire \inst|cpu|cpu|W_alu_result[11]~7_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ;
wire \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \inst|cpu|cpu|F_iw[5]~29_combout ;
wire \inst|cpu|cpu|Equal0~17_combout ;
wire \inst|cpu|cpu|Equal0~19_combout ;
wire \inst|cpu|cpu|D_wr_dst_reg~0_combout ;
wire \inst|cpu|cpu|D_wr_dst_reg~1_combout ;
wire \inst|cpu|cpu|Equal0~18_combout ;
wire \inst|cpu|cpu|D_wr_dst_reg~2_combout ;
wire \inst|cpu|cpu|R_wr_dst_reg~q ;
wire \inst|cpu|cpu|W_rf_wren~combout ;
wire \inst|hex_0|data_out[2]~feeder_combout ;
wire \inst2|Output[6]~0_combout ;
wire \inst2|Output[5]~1_combout ;
wire \inst2|Output[4]~2_combout ;
wire \inst2|Output[3]~3_combout ;
wire \inst2|Output[2]~4_combout ;
wire \inst2|Output[1]~5_combout ;
wire \inst2|Output[0]~6_combout ;
wire \inst1|Output[6]~0_combout ;
wire \inst1|Output[5]~1_combout ;
wire \inst1|Output[4]~2_combout ;
wire \inst1|Output[3]~3_combout ;
wire \inst1|Output[2]~4_combout ;
wire \inst1|Output[1]~5_combout ;
wire \inst1|Output[0]~6_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [1:0] \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [5:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [31:0] \inst|timer_0|counter_snapshot ;
wire [15:0] \inst|timer_0|period_l_register ;
wire [15:0] \inst|timer_0|period_h_register ;
wire [5:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [5:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [5:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [0:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [0:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \inst|hex_2|readdata ;
wire [31:0] \inst|tl_3|readdata ;
wire [31:0] \inst|tl_2|readdata ;
wire [15:0] \inst|timer_0|readdata ;
wire [31:0] \inst|tl_1|readdata ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [31:0] \inst|tl_0|readdata ;
wire [3:0] \inst|cpu|cpu|d_byteenable ;
wire [96:0] \inst|mm_interconnect_0|cmd_mux_003|src_data ;
wire [3:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable ;
wire [96:0] \inst|mm_interconnect_0|cmd_mux_002|src_data ;
wire [31:0] \inst|cpu|cpu|W_ienable_reg ;
wire [31:0] \inst|mm_interconnect_0|led_s1_translator|av_readdata_pre ;
wire [31:0] \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre ;
wire [31:0] \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre ;
wire [31:0] \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre ;
wire [31:0] \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre ;
wire [31:0] \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [31:0] \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre ;
wire [31:0] \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre ;
wire [31:0] \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre ;
wire [0:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [31:0] \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre ;
wire [1:0] \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [31:0] \inst|cpu|cpu|D_iw ;
wire [15:0] \inst|timer_0|read_mux_out ;
wire [1:0] \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter ;
wire [1:0] \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter ;
wire [1:0] \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used ;
wire [2:0] \inst|tl_3|data_out ;
wire [1:0] \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter ;
wire [1:0] \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|address_reg_a ;
wire [1:0] \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \inst|hex_4|readdata ;
wire [1:0] \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter ;
wire [5:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \inst|tl_0|data_out ;
wire [7:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [37:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr ;
wire [0:0] \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg ;
wire [2:0] \inst|tl_2|data_out ;
wire [31:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable ;
wire [2:0] \inst|tl_1|data_out ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [1:0] \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter ;
wire [1:0] \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter ;
wire [31:0] \inst|cpu|cpu|E_src2 ;
wire [1:0] \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [7:0] \inst|cpu|cpu|av_ld_byte1_data ;
wire [1:0] \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter ;
wire [2:0] \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w ;
wire [31:0] \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre ;
wire [7:0] \inst|cpu|cpu|av_ld_byte3_data ;
wire [0:0] \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata ;
wire [4:0] \inst|rst_controller|altera_reset_synchronizer_int_chain ;
wire [31:0] \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [1:0] \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg ;
wire [31:0] \inst|hex_0|readdata ;
wire [9:0] \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count ;
wire [7:0] \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata ;
wire [1:0] \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter ;
wire [1:0] \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [31:0] \inst|cpu|cpu|W_alu_result ;
wire [10:0] \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift ;
wire [31:0] \inst|cpu|cpu|W_ipending_reg ;
wire [0:0] \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [31:0] \inst|hex_1|readdata ;
wire [7:0] \inst|cpu|cpu|av_ld_byte2_data ;
wire [31:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg ;
wire [7:0] \inst|hex_2|data_out ;
wire [31:0] \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [1:0] \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \inst|hex_4|data_out ;
wire [31:0] \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre ;
wire [1:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out ;
wire [1:0] \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [8:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address ;
wire [31:0] \inst|hex_5|readdata ;
wire [31:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \inst|jtag_uart|av_readdata ;
wire [4:0] \inst|cpu|cpu|E_shift_rot_cnt ;
wire [1:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir ;
wire [1:0] \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \inst|led|readdata ;
wire [0:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [0:0] \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [5:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] \inst|cpu|cpu|d_writedata ;
wire [1:0] \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \inst|timer_0|internal_counter ;
wire [3:0] \inst|hex_0|data_out ;
wire [0:0] \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg ;
wire [3:0] \inst|hex_1|data_out ;
wire [1:0] \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter ;
wire [0:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [0:0] \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg ;
wire [3:0] \inst|rst_controller|r_sync_rst_chain ;
wire [15:0] \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [1:0] \inst|cpu|cpu|R_logic_op ;
wire [0:0] \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg ;
wire [31:0] \inst|cpu|cpu|E_shift_rot_result ;
wire [0:0] \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter ;
wire [1:0] \inst|mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [0:0] \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg ;
wire [7:0] \inst|hex_5|data_out ;
wire [0:0] \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg ;
wire [31:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg ;
wire [2:0] \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w ;
wire [0:0] \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [0:0] \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg ;
wire [31:0] \inst|hex_3|readdata ;
wire [0:0] \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \inst|hex_3|data_out ;
wire [31:0] \inst|cpu|cpu|E_src1 ;
wire [0:0] \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg ;
wire [1:0] \inst|cpu|cpu|R_compare_op ;
wire [31:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata ;
wire [0:0] \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg ;
wire [1:0] \inst|mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [3:0] \inst|timer_0|control_register ;
wire [1:0] \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \inst|cpu|cpu|E_arith_src1 ;
wire [1:0] \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [7:0] \inst|cpu|cpu|av_ld_byte0_data ;
wire [31:0] \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre ;
wire [31:0] \inst|cpu|cpu|W_control_rd_data ;
wire [31:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata ;
wire [4:0] \inst|cpu|cpu|R_dst_regnum ;
wire [31:0] \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre ;
wire [16:0] \inst|cpu|cpu|F_pc ;
wire [1:0] \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [37:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used ;
wire [10:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg ;
wire [1:0] \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter ;
wire [1:0] \inst|cpu|cpu|av_ld_align_cycle ;

wire [35:0] \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [35:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [35:0] \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a65  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a87  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a89  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a91  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a75  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a85  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a77  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a67  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a69  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a79  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a73  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a71  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a84  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a82  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [1];

assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a93  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];
assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a95  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [1];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [0] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [1] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [2] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [3] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [4] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [5] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [6] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [7] = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

// Location: LCCOMB_X44_Y51_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(\inst2|Output[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\inst2|Output[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\inst2|Output[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\inst2|Output[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\inst2|Output[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\inst2|Output[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\inst2|Output[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(\inst1|Output[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\inst1|Output[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\inst1|Output[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\inst1|Output[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\inst1|Output[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\inst1|Output[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\inst1|Output[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(\inst|hex_2|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(\inst|hex_2|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\inst|hex_2|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\inst|hex_2|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\inst|hex_2|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\inst|hex_2|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\inst|hex_2|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\inst|hex_2|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(\inst|hex_3|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(\inst|hex_3|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\inst|hex_3|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\inst|hex_3|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\inst|hex_3|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\inst|hex_3|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\inst|hex_3|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\inst|hex_3|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(\inst|hex_4|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(\inst|hex_4|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\inst|hex_4|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\inst|hex_4|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\inst|hex_4|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\inst|hex_4|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\inst|hex_4|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\inst|hex_4|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(\inst|hex_5|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(\inst|hex_5|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\inst|hex_5|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\inst|hex_5|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\inst|hex_5|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\inst|hex_5|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\inst|hex_5|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\inst|hex_5|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \LEDR[12]~output (
	.i(\inst|led|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \LEDR[11]~output (
	.i(\inst|tl_3|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \LEDR[10]~output (
	.i(\inst|tl_3|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\inst|tl_3|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\inst|tl_2|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\inst|tl_2|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\inst|tl_2|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\inst|tl_1|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\inst|tl_1|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\inst|tl_1|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\inst|tl_0|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\inst|tl_0|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\inst|tl_0|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
fiftyfivenm_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
fiftyfivenm_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
fiftyfivenm_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \inst|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
fiftyfivenm_lcell_comb \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \inst|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \inst|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
fiftyfivenm_lcell_comb \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \inst|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \inst|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
fiftyfivenm_lcell_comb \inst|rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \inst|rst_controller|r_sync_rst_chain[3]~feeder_combout  = \inst|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\inst|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \inst|rst_controller|r_sync_rst_chain[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \inst|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
fiftyfivenm_lcell_comb \inst|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \inst|rst_controller|r_sync_rst_chain~1_combout  = (\inst|rst_controller|altera_reset_synchronizer_int_chain [2] & \inst|rst_controller|r_sync_rst_chain [3])

	.dataa(gnd),
	.datab(\inst|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(\inst|rst_controller|r_sync_rst_chain [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hC0C0;
defparam \inst|rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \inst|rst_controller|r_sync_rst_chain[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \inst|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
fiftyfivenm_lcell_comb \inst|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \inst|rst_controller|r_sync_rst_chain~0_combout  = (\inst|rst_controller|altera_reset_synchronizer_int_chain [2] & \inst|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\inst|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(\inst|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hC0C0;
defparam \inst|rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \inst|rst_controller|r_sync_rst_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \inst|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
fiftyfivenm_lcell_comb \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \inst|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \inst|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
fiftyfivenm_lcell_comb \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\inst|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.cin(gnd),
	.combout(\inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h00FF;
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \inst|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \inst|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
fiftyfivenm_lcell_comb \inst|rst_controller|WideOr0~0 (
// Equation(s):
// \inst|rst_controller|WideOr0~0_combout  = (\inst|rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\inst|rst_controller|r_sync_rst_chain [1] & \inst|rst_controller|r_sync_rst~q ))

	.dataa(gnd),
	.datab(\inst|rst_controller|r_sync_rst_chain [1]),
	.datac(\inst|rst_controller|r_sync_rst~q ),
	.datad(\inst|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.cin(gnd),
	.combout(\inst|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|WideOr0~0 .lut_mask = 16'hFF30;
defparam \inst|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \inst|rst_controller|r_sync_rst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \inst|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = !\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
fiftyfivenm_clkctrl \inst|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \inst|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~feeder .lut_mask = 16'hFFFF;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N9
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N1
dffeas \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1_combout  = (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1] & ((\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][76]~q ))) # 
// (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][76]~q ),
	.datad(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0AA;
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]) # (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF0FF;
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N27
dffeas \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2_combout  = (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1] & ((\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][58]~q ))) # 
// (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout ))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[1][58]~q ),
	.datad(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0AA;
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N13
dffeas \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58]~q ))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 16'h8080;
defparam \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
fiftyfivenm_lcell_comb \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
fiftyfivenm_lcell_comb \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
fiftyfivenm_lcell_comb \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
fiftyfivenm_lcell_comb \inst|rst_controller|always2~0 (
// Equation(s):
// \inst|rst_controller|always2~0_combout  = (\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\inst|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|rst_controller|r_sync_rst_chain [2]),
	.datad(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|always2~0 .lut_mask = 16'hFF0F;
defparam \inst|rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \inst|rst_controller|r_early_rst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \inst|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N21
dffeas \inst|cpu|cpu|E_new_inst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|R_valid~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_new_inst .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_b_is_dst~1_combout  = (\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|D_iw [3] & ((\inst|cpu|cpu|D_iw [5]) # (\inst|cpu|cpu|D_iw [2])))) # (!\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|D_iw [5] & (!\inst|cpu|cpu|D_iw [3] & \inst|cpu|cpu|D_iw 
// [2])))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [3]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hA480;
defparam \inst|cpu|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_b_is_dst~0_combout  = (\inst|cpu|cpu|D_iw [4] & (((\inst|cpu|cpu|D_iw [2]) # (!\inst|cpu|cpu|D_iw [3])) # (!\inst|cpu|cpu|D_iw [5]))) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_iw [3]) # (\inst|cpu|cpu|D_iw [5] $ 
// (\inst|cpu|cpu|D_iw [2]))))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [3]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hFB7E;
defparam \inst|cpu|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  = (\inst|cpu|cpu|D_iw [1] & (\inst|cpu|cpu|D_iw [0] & ((!\inst|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (!\inst|cpu|cpu|D_ctrl_b_is_dst~1_combout )))) # (!\inst|cpu|cpu|D_iw [1] & 
// ((\inst|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ((!\inst|cpu|cpu|D_iw [0]))) # (!\inst|cpu|cpu|D_ctrl_b_is_dst~0_combout  & (!\inst|cpu|cpu|D_ctrl_b_is_dst~1_combout ))))

	.dataa(\inst|cpu|cpu|D_iw [1]),
	.datab(\inst|cpu|cpu|D_ctrl_b_is_dst~1_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(\inst|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h2B51;
defparam \inst|cpu|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N26
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w[2] (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2] = (!\inst|code_memory|wren~0_combout  & (\inst|mm_interconnect_0|cmd_mux_003|src_data [51] & !\inst|mm_interconnect_0|cmd_mux_003|src_data [52]))

	.dataa(gnd),
	.datab(\inst|code_memory|wren~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w[2] .lut_mask = 16'h0030;
defparam \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
fiftyfivenm_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
fiftyfivenm_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
fiftyfivenm_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X43_Y40_N0
fiftyfivenm_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X54_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .lut_mask = 16'h1F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 16'hFEFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h1D00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h33AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h005F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h8AFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h3310;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h0088;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'h6020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h0544;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hF5F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0 .lut_mask = 16'h0505;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'h8800;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~22_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & (\altera_internal_jtag~TDIUTAP  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~22 .lut_mask = 16'h0080;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hFF3F;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21 .lut_mask = 16'hAABE;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~20_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [37] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [37]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~20 .lut_mask = 16'h0080;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35]~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35]~6_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100~q  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [36])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.100~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35]~6 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [35] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [35]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hA888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24 .lut_mask = 16'h4000;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~25_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~23_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~24_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hF1F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35]~6_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_udr~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_udr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 16'h0088;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0] & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~q )

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_udr~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h00AA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0])

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h5500;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h0020;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0010;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h330A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req~combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (!\inst|rst_controller|r_early_rst~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\inst|rst_controller|r_early_rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hCFCF;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \inst|cpu|cpu|D_logic_op_raw[1]~0_combout  = (\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_iw [15]) # ((!\inst|cpu|cpu|Equal0~2_combout ) # (!\inst|cpu|cpu|D_iw [5]))))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|D_iw [5]),
	.datad(\inst|cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'h8AAA;
defparam \inst|cpu|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2] $ (VCC)
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2])

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h55AA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1 .lut_mask = 16'h00C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~7_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [25] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [25]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[8]~9 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[8]~9_combout  = (\inst|cpu|cpu|D_iw [4] & (((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datad(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[8]~9 .lut_mask = 16'hE2F0;
defparam \inst|cpu|cpu|E_st_data[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N29
dffeas \inst|cpu|cpu|d_writedata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [8])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2])

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .lut_mask = 16'h5050;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16]~feeder .lut_mask = 16'hFFFF;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & (\inst|cpu|cpu|d_write~q  & !\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ))

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_write~q ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3 .lut_mask = 16'h00A0;
defparam \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~11 (
// Equation(s):
// \inst|cpu|cpu|Equal0~11_combout  = (\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & \inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~11 .lut_mask = 16'h0800;
defparam \inst|cpu|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~13 (
// Equation(s):
// \inst|cpu|cpu|Equal0~13_combout  = (\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & \inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~13 .lut_mask = 16'h0200;
defparam \inst|cpu|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_use_imm~0 (
// Equation(s):
// \inst|cpu|cpu|R_src2_use_imm~0_combout  = (\inst|cpu|cpu|Equal0~13_combout ) # ((\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ) # ((\inst|cpu|cpu|Equal0~11_combout  & !\inst|cpu|cpu|D_iw [4])))

	.dataa(\inst|cpu|cpu|Equal0~11_combout ),
	.datab(\inst|cpu|cpu|Equal0~13_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_use_imm~0 .lut_mask = 16'hFCFE;
defparam \inst|cpu|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|R_ctrl_br_nxt~0_combout  = (\inst|cpu|cpu|D_iw [0]) # ((\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|D_iw [5] & \inst|cpu|cpu|D_iw [3])))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [0]),
	.datad(\inst|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hF8F0;
defparam \inst|cpu|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \inst|cpu|cpu|R_ctrl_br_nxt~1_combout  = (\inst|cpu|cpu|D_iw [1] & (\inst|cpu|cpu|D_iw [2] & !\inst|cpu|cpu|R_ctrl_br_nxt~0_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [1]),
	.datac(\inst|cpu|cpu|D_iw [2]),
	.datad(\inst|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h00C0;
defparam \inst|cpu|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~4 (
// Equation(s):
// \inst|cpu|cpu|Equal62~4_combout  = (\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~4 .lut_mask = 16'h0002;
defparam \inst|cpu|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = (!\inst|cpu|cpu|D_iw [15] & \inst|cpu|cpu|D_iw [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h0F00;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~5 (
// Equation(s):
// \inst|cpu|cpu|Equal62~5_combout  = (\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~5 .lut_mask = 16'h0020;
defparam \inst|cpu|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_op_opx_rsv63~0 (
// Equation(s):
// \inst|cpu|cpu|D_op_opx_rsv63~0_combout  = (\inst|cpu|cpu|D_iw [14] & \inst|cpu|cpu|D_iw [15])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_op_opx_rsv63~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_op_opx_rsv63~0 .lut_mask = 16'hCC00;
defparam \inst|cpu|cpu|D_op_opx_rsv63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\inst|cpu|cpu|Equal62~4_combout  & (((\inst|cpu|cpu|Equal62~5_combout  & \inst|cpu|cpu|D_op_opx_rsv63~0_combout )) # (!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ))) # 
// (!\inst|cpu|cpu|Equal62~4_combout  & (((\inst|cpu|cpu|Equal62~5_combout  & \inst|cpu|cpu|D_op_opx_rsv63~0_combout ))))

	.dataa(\inst|cpu|cpu|Equal62~4_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(\inst|cpu|cpu|Equal62~5_combout ),
	.datad(\inst|cpu|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hF222;
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\inst|cpu|cpu|D_iw [5] & (\inst|cpu|cpu|Equal0~2_combout  & (\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout  & \inst|cpu|cpu|D_iw [4])))

	.dataa(\inst|cpu|cpu|D_iw [5]),
	.datab(\inst|cpu|cpu|Equal0~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_use_imm~1 (
// Equation(s):
// \inst|cpu|cpu|R_src2_use_imm~1_combout  = (\inst|cpu|cpu|R_src2_use_imm~0_combout ) # ((\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\inst|cpu|cpu|R_valid~q  & \inst|cpu|cpu|R_ctrl_br_nxt~1_combout )))

	.dataa(\inst|cpu|cpu|R_valid~q ),
	.datab(\inst|cpu|cpu|R_src2_use_imm~0_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_use_imm~1 .lut_mask = 16'hFFEC;
defparam \inst|cpu|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \inst|cpu|cpu|R_src2_use_imm (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[7]~16 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[7]~16_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [13]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))

	.dataa(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datab(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[7]~16 .lut_mask = 16'h3210;
defparam \inst|cpu|cpu|R_src2_lo[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N3
dffeas \inst|cpu|cpu|E_src2[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~2 (
// Equation(s):
// \inst|cpu|cpu|Equal62~2_combout  = (!\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~2 .lut_mask = 16'h0040;
defparam \inst|cpu|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~0 (
// Equation(s):
// \inst|cpu|cpu|Equal62~0_combout  = (!\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~0 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_subtract~4 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_subtract~4_combout  = (\inst|cpu|cpu|D_iw [14] & (((\inst|cpu|cpu|Equal62~2_combout )))) # (!\inst|cpu|cpu|D_iw [14] & ((\inst|cpu|cpu|Equal62~1_combout ) # ((\inst|cpu|cpu|Equal62~0_combout ))))

	.dataa(\inst|cpu|cpu|Equal62~1_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~2_combout ),
	.datad(\inst|cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~4 .lut_mask = 16'hF3E2;
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_subtract~5 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_subtract~5_combout  = (\inst|cpu|cpu|D_iw [15] & (((\inst|cpu|cpu|D_ctrl_alu_subtract~4_combout )))) # (!\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|Equal62~1_combout  & ((\inst|cpu|cpu|D_iw [14]))))

	.dataa(\inst|cpu|cpu|Equal62~1_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_alu_subtract~4_combout ),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_subtract~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~5 .lut_mask = 16'hCAC0;
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_force_xor~14 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout  = (!\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & (\inst|cpu|cpu|D_iw [1] $ (!\inst|cpu|cpu|D_iw [2]))))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [1]),
	.datac(\inst|cpu|cpu|D_iw [2]),
	.datad(\inst|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~14 .lut_mask = 16'h4100;
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~5 (
// Equation(s):
// \inst|cpu|cpu|Equal0~5_combout  = (!\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [1] & (\inst|cpu|cpu|D_iw [2] & !\inst|cpu|cpu|D_iw [3])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [1]),
	.datac(\inst|cpu|cpu|D_iw [2]),
	.datad(\inst|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~5 .lut_mask = 16'h0040;
defparam \inst|cpu|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_subtract~2_combout  = (\inst|cpu|cpu|D_iw [4] & (((!\inst|cpu|cpu|Equal0~5_combout  & !\inst|cpu|cpu|Equal0~4_combout )))) # (!\inst|cpu|cpu|D_iw [4] & (!\inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datac(\inst|cpu|cpu|Equal0~5_combout ),
	.datad(\inst|cpu|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~2 .lut_mask = 16'h111B;
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_subtract~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_subtract~3_combout  = ((\inst|cpu|cpu|D_op_cmpge~0_combout  & \inst|cpu|cpu|Equal62~0_combout )) # (!\inst|cpu|cpu|D_ctrl_alu_subtract~2_combout )

	.dataa(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datad(\inst|cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'hAF0F;
defparam \inst|cpu|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_alu_sub~0 (
// Equation(s):
// \inst|cpu|cpu|E_alu_sub~0_combout  = (\inst|cpu|cpu|R_valid~q  & ((\inst|cpu|cpu|D_ctrl_alu_subtract~3_combout ) # ((\inst|cpu|cpu|D_ctrl_alu_subtract~5_combout  & \inst|cpu|cpu|Equal0~7_combout ))))

	.dataa(\inst|cpu|cpu|D_ctrl_alu_subtract~5_combout ),
	.datab(\inst|cpu|cpu|R_valid~q ),
	.datac(\inst|cpu|cpu|Equal0~7_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_alu_sub~0 .lut_mask = 16'hCC80;
defparam \inst|cpu|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \inst|cpu|cpu|E_alu_sub (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~30 (
// Equation(s):
// \inst|cpu|cpu|Add1~30_combout  = \inst|cpu|cpu|E_src2 [7] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src2 [7]),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~30 .lut_mask = 16'h3C3C;
defparam \inst|cpu|cpu|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~3 (
// Equation(s):
// \inst|cpu|cpu|Equal0~3_combout  = (\inst|cpu|cpu|D_iw [5] & \inst|cpu|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~3 .lut_mask = 16'hC0C0;
defparam \inst|cpu|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \inst|cpu|cpu|D_op_opx_rsv17~0_combout  = (\inst|cpu|cpu|Equal0~2_combout  & (\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|Equal0~3_combout  & !\inst|cpu|cpu|D_iw [14])))

	.dataa(\inst|cpu|cpu|Equal0~2_combout ),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|Equal0~3_combout ),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h0080;
defparam \inst|cpu|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_break~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_break~0_combout  = (!\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [16] & (\inst|cpu|cpu|D_iw [13] & \inst|cpu|cpu|D_op_opx_rsv17~0_combout )))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [16]),
	.datac(\inst|cpu|cpu|D_iw [13]),
	.datad(\inst|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_break~0 .lut_mask = 16'h4000;
defparam \inst|cpu|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \inst|cpu|cpu|R_ctrl_break (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  = (\inst|cpu|cpu|R_ctrl_break~q ) # (\inst|cpu|cpu|R_ctrl_exception~q )

	.dataa(\inst|cpu|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|R_ctrl_exception~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_sel_nxt.10~1 .lut_mask = 16'hFAFA;
defparam \inst|cpu|cpu|F_pc_sel_nxt.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo~1 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo~1_combout  = (\inst|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\inst|cpu|cpu|R_src2_use_imm~q )

	.dataa(\inst|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo~1 .lut_mask = 16'hFAFA;
defparam \inst|cpu|cpu|R_src2_lo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = CARRY((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~2_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [27]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [27]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hCAAA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [1]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h0030;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & VCC))
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [5] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [5] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = CARRY((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [5]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h5A5F;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~17_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [28] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [28]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h0A00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \inst|rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [24] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~q ))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~q ) # (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [24]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h7370;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~47_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [34])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|resetlatch~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [34]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hE2C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29 .lut_mask = 16'hF1F3;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [33]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2] & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h000A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [6] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [6] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & VCC))
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [6] & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hC30C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [7] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [7] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = CARRY((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [7]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h3C3F;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~5_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [31]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hCAAA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[0]~0_combout  = \inst|cpu|cpu|F_pc [0] $ (VCC)
// \inst|cpu|cpu|F_pc_plus_one[0]~1  = CARRY(\inst|cpu|cpu|F_pc [0])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|F_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N4
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w[2] (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2] = (!\inst|code_memory|wren~0_combout  & (!\inst|mm_interconnect_0|cmd_mux_003|src_data [51] & !\inst|mm_interconnect_0|cmd_mux_003|src_data [52]))

	.dataa(gnd),
	.datab(\inst|code_memory|wren~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w[2] .lut_mask = 16'h0003;
defparam \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_mem16~0_combout  = (\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & ((\inst|cpu|cpu|D_iw [1]) # (\inst|cpu|cpu|D_iw [2]))))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_mem16~0 .lut_mask = 16'h8880;
defparam \inst|cpu|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_mem16~1_combout  = (!\inst|cpu|cpu|D_iw [4] & \inst|cpu|cpu|D_ctrl_mem16~0_combout )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_mem16~1 .lut_mask = 16'h3300;
defparam \inst|cpu|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_ld~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_ld~2_combout  = (\inst|cpu|cpu|D_iw [1] & (!\inst|cpu|cpu|D_iw [4] & !\inst|cpu|cpu|D_iw [2]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [1]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_ld~2 .lut_mask = 16'h000C;
defparam \inst|cpu|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_ld_signed~0_combout  = (\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [1] & ((!\inst|cpu|cpu|D_iw [4]) # (!\inst|cpu|cpu|D_iw [3]))))

	.dataa(\inst|cpu|cpu|D_iw [3]),
	.datab(\inst|cpu|cpu|D_iw [0]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(\inst|cpu|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h4C00;
defparam \inst|cpu|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_ld~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_ld~3_combout  = (\inst|cpu|cpu|D_iw [2] & ((\inst|cpu|cpu|D_ctrl_ld_signed~0_combout ) # ((\inst|cpu|cpu|D_iw [0] & \inst|cpu|cpu|D_ctrl_ld~2_combout )))) # (!\inst|cpu|cpu|D_iw [2] & (\inst|cpu|cpu|D_iw [0] & 
// (\inst|cpu|cpu|D_ctrl_ld~2_combout )))

	.dataa(\inst|cpu|cpu|D_iw [2]),
	.datab(\inst|cpu|cpu|D_iw [0]),
	.datac(\inst|cpu|cpu|D_ctrl_ld~2_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_ld~3 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N1
dffeas \inst|cpu|cpu|R_ctrl_ld (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~3 (
// Equation(s):
// \inst|cpu|cpu|Equal62~3_combout  = (\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~3 .lut_mask = 16'h2000;
defparam \inst|cpu|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_op_rdctl (
// Equation(s):
// \inst|cpu|cpu|D_op_rdctl~combout  = (\inst|cpu|cpu|Equal0~7_combout  & (!\inst|cpu|cpu|D_iw [14] & (\inst|cpu|cpu|Equal62~3_combout  & !\inst|cpu|cpu|D_iw [15])))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~3_combout ),
	.datad(\inst|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_op_rdctl .lut_mask = 16'h0020;
defparam \inst|cpu|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \inst|cpu|cpu|R_ctrl_rd_ctl_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_alu_result~0 (
// Equation(s):
// \inst|cpu|cpu|E_alu_result~0_combout  = (\inst|cpu|cpu|R_ctrl_br_cmp~q ) # (\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q )

	.dataa(\inst|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_alu_result~0 .lut_mask = 16'hFFAA;
defparam \inst|cpu|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [8])

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [38] = (\inst|cpu|cpu|F_pc [0] & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\inst|cpu|cpu|W_alu_result [2] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\inst|cpu|cpu|F_pc [0] & 
// (((\inst|cpu|cpu|W_alu_result [2] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\inst|cpu|cpu|F_pc [0]),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [38]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [40] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [4]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [2])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [2]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [40]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~30_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~30 .lut_mask = 16'hB380;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N7
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [30]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[30]~52 (
// Equation(s):
// \inst|cpu|cpu|F_iw[30]~52_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[30]~52 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ) # 
// (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 16'h4C4C;
defparam \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = (\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0] & ((!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76]~q ) # 
// (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem[0][76]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 16'h4C4C;
defparam \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [42] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [6]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [4])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [4]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [4]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [42]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [43] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [7]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [5])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [5]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [7]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [43]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~14_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [31] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [31]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hAA8A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~31_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hB888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~q ) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF500;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1~q )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10 .lut_mask = 16'hAAF0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [31])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [31])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [31]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~49_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [33] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [33] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [33]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~48_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hD5C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [8] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [8] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & VCC))
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [8] & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hA50A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~4_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [32])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [32]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hACCC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [8])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [6])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [8]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hF3C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [9] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [9] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = CARRY((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [9]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h3C3F;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~3_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo 
// [34] & ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [33]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [33]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hEA2A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[5]~10_combout  = (\inst|cpu|cpu|F_pc [5] & (!\inst|cpu|cpu|F_pc_plus_one[4]~9 )) # (!\inst|cpu|cpu|F_pc [5] & ((\inst|cpu|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \inst|cpu|cpu|F_pc_plus_one[5]~11  = CARRY((!\inst|cpu|cpu|F_pc_plus_one[4]~9 ) # (!\inst|cpu|cpu|F_pc [5]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[4]~9 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \inst|cpu|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[6]~12_combout  = (\inst|cpu|cpu|F_pc [6] & (\inst|cpu|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\inst|cpu|cpu|F_pc [6] & (!\inst|cpu|cpu|F_pc_plus_one[5]~11  & VCC))
// \inst|cpu|cpu|F_pc_plus_one[6]~13  = CARRY((\inst|cpu|cpu|F_pc [6] & !\inst|cpu|cpu|F_pc_plus_one[5]~11 ))

	.dataa(\inst|cpu|cpu|F_pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[5]~11 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hA50A;
defparam \inst|cpu|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[7]~14_combout  = (\inst|cpu|cpu|F_pc [7] & (!\inst|cpu|cpu|F_pc_plus_one[6]~13 )) # (!\inst|cpu|cpu|F_pc [7] & ((\inst|cpu|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \inst|cpu|cpu|F_pc_plus_one[7]~15  = CARRY((!\inst|cpu|cpu|F_pc_plus_one[6]~13 ) # (!\inst|cpu|cpu|F_pc [7]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|F_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[6]~13 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \inst|cpu|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_mem8~1_combout  = (\inst|cpu|cpu|D_ctrl_mem8~0_combout  & !\inst|cpu|cpu|D_iw [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_mem8~1 .lut_mask = 16'h00F0;
defparam \inst|cpu|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
fiftyfivenm_lcell_comb \inst|hex_5|data_out[6]~feeder (
// Equation(s):
// \inst|hex_5|data_out[6]~feeder_combout  = \inst|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\inst|hex_5|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_5|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & ((\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ) # 
// ((!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \inst|cpu|cpu|d_read~q ))))

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .lut_mask = 16'hAA20;
defparam \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~5 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~5_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout  & 
// (!\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout ),
	.datac(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~5 .lut_mask = 16'h0200;
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N26
fiftyfivenm_lcell_comb \inst|hex_0|always0~1 (
// Equation(s):
// \inst|hex_0|always0~1_combout  = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & (\inst|cpu|cpu|d_write~q  & !\inst|cpu|cpu|W_alu_result [2])))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\inst|cpu|cpu|d_write~q ),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|hex_0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|always0~1 .lut_mask = 16'h0010;
defparam \inst|hex_0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
fiftyfivenm_lcell_comb \inst|hex_5|always0~1 (
// Equation(s):
// \inst|hex_5|always0~1_combout  = (\inst|hex_5|always0~0_combout  & (!\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0] & (\inst|hex_0|always0~1_combout  & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout )))

	.dataa(\inst|hex_5|always0~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0]),
	.datac(\inst|hex_0|always0~1_combout ),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ),
	.cin(gnd),
	.combout(\inst|hex_5|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|always0~1 .lut_mask = 16'h2000;
defparam \inst|hex_5|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \inst|hex_5|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[6] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
fiftyfivenm_lcell_comb \inst|hex_5|readdata[6] (
// Equation(s):
// \inst|hex_5|readdata [6] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_5|data_out [6]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_5|data_out [6]),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [6]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[6] .lut_mask = 16'h0500;
defparam \inst|hex_5|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [6]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
fiftyfivenm_lcell_comb \inst|hex_3|data_out[6]~feeder (
// Equation(s):
// \inst|hex_3|data_out[6]~feeder_combout  = \inst|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\inst|hex_3|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_3|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2_combout  = (\inst|hex_3|always0~0_combout  & (\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout  & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ 
// (\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|hex_3|always0~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0880;
defparam \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~3_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2_combout  & (\inst|cpu|cpu|d_read~q  & !\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q 
// ))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h00A0;
defparam \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal0~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal0~1_combout  = (!\inst|cpu|cpu|W_alu_result [4] & !\inst|cpu|cpu|W_alu_result [5])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|cpu|cpu|W_alu_result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal0~1 .lut_mask = 16'h0303;
defparam \inst|mm_interconnect_0|router|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [45] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [9]) # ((\inst|cpu|cpu|F_pc [7] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\inst|cpu|cpu|F_pc [7] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|F_pc [7]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [45]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|av_waitrequest~1 (
// Equation(s):
// \inst|jtag_uart|av_waitrequest~1_combout  = (\inst|jtag_uart|av_waitrequest~0_combout  & (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\inst|jtag_uart|av_waitrequest~q ))

	.dataa(\inst|jtag_uart|av_waitrequest~0_combout ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(\inst|jtag_uart|av_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_waitrequest~1 .lut_mask = 16'h0808;
defparam \inst|jtag_uart|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N11
dffeas \inst|jtag_uart|av_waitrequest (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|av_waitrequest .is_wysiwyg = "true";
defparam \inst|jtag_uart|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|always2~0 (
// Equation(s):
// \inst|jtag_uart|always2~0_combout  = (\inst|jtag_uart|av_waitrequest~0_combout  & (\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// !\inst|jtag_uart|av_waitrequest~q )))

	.dataa(\inst|jtag_uart|av_waitrequest~0_combout ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|jtag_uart|av_waitrequest~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|always2~0 .lut_mask = 16'h0080;
defparam \inst|jtag_uart|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|ien_AE~0 (
// Equation(s):
// \inst|jtag_uart|ien_AE~0_combout  = (\inst|cpu|cpu|W_alu_result [2] & \inst|jtag_uart|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|ien_AE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|ien_AE~0 .lut_mask = 16'hF000;
defparam \inst|jtag_uart|ien_AE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N31
dffeas \inst|jtag_uart|ien_AF (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|ien_AF .is_wysiwyg = "true";
defparam \inst|jtag_uart|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~0 .lut_mask = 16'h00FF;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 16'hCC08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .lut_mask = 16'hB380;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .lut_mask = 16'h84C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .lut_mask = 16'hFFD8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hA2FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h3302;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0 .lut_mask = 16'h0F00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~1 .lut_mask = 16'hD0F0;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~2 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~2 .lut_mask = 16'hFF80;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~0 .lut_mask = 16'h0404;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9]~0 (
	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [8]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h0F3F;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h0E00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~3 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~3 .lut_mask = 16'h5050;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~1 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~1 .lut_mask = 16'hA0A0;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N15
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~9 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N17
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [2]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~8 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~7 .lut_mask = 16'hC0C0;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N13
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~6 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N11
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~5 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [6]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~4 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N7
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~2 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N19
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~4 .lut_mask = 16'h0500;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [8]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3 .lut_mask = 16'h8000;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N3
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N29
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N15
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [1]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3 .lut_mask = 16'h8000;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N17
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|t_dav~feeder (
// Equation(s):
// \inst|jtag_uart|t_dav~feeder_combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|t_dav~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|t_dav~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|t_dav~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \inst|jtag_uart|t_dav (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|t_dav~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|t_dav .is_wysiwyg = "true";
defparam \inst|jtag_uart|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|t_dav~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h00FF;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~2 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~2 .lut_mask = 16'hC4F4;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N27
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~2 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\inst|jtag_uart|t_dav~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~2 .lut_mask = 16'hCCCE;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N11
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~3 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~3 .lut_mask = 16'h6000;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N21
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|wr_rfifo (
// Equation(s):
// \inst|jtag_uart|wr_rfifo~combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|wr_rfifo .lut_mask = 16'h00CC;
defparam \inst|jtag_uart|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout )))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart|wr_rfifo~combout  $ 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\inst|jtag_uart|wr_rfifo~combout ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \inst|cpu|cpu|d_read~q ))

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0 .lut_mask = 16'h2020;
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|fifo_rd~0 (
// Equation(s):
// \inst|jtag_uart|fifo_rd~0_combout  = (\inst|jtag_uart|av_waitrequest~0_combout  & (!\inst|cpu|cpu|W_alu_result [2] & (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & !\inst|jtag_uart|av_waitrequest~q )))

	.dataa(\inst|jtag_uart|av_waitrequest~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|jtag_uart|av_waitrequest~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|fifo_rd~0 .lut_mask = 16'h0020;
defparam \inst|jtag_uart|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hF0FC;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) 
// # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFEFF;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # ((\inst|jtag_uart|wr_rfifo~combout ) # 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datac(\inst|jtag_uart|wr_rfifo~combout ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # 
// (!\inst|jtag_uart|fifo_rd~0_combout ))))

	.dataa(\inst|jtag_uart|fifo_rd~0_combout ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFCDC;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\inst|jtag_uart|fifo_rd~0_combout  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ 
// (((\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ))))) # (!\inst|jtag_uart|fifo_rd~0_combout  & 
// (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )))

	.dataa(\inst|jtag_uart|fifo_rd~0_combout ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'hA60C;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N3
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [1] $ (((\inst|jtag_uart|wr_rfifo~combout ) # (VCC))))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\inst|jtag_uart|wr_rfifo~combout  $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\inst|jtag_uart|wr_rfifo~combout ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N5
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] & ((VCC)))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout )))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\inst|jtag_uart|wr_rfifo~combout ))))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst|jtag_uart|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N7
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [3] $ (((\inst|jtag_uart|wr_rfifo~combout ) # (VCC))))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\inst|jtag_uart|wr_rfifo~combout  $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\inst|jtag_uart|wr_rfifo~combout ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N9
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [4] & ((VCC)))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout )))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\inst|jtag_uart|wr_rfifo~combout ))))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\inst|jtag_uart|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N11
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = 
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N13
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|fifo_rd~1 (
// Equation(s):
// \inst|jtag_uart|fifo_rd~1_combout  = (\inst|jtag_uart|fifo_rd~0_combout  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(\inst|jtag_uart|fifo_rd~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|fifo_rd~1 .lut_mask = 16'hAA00;
defparam \inst|jtag_uart|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\inst|jtag_uart|fifo_rd~1_combout  & ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) 
// # ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\inst|jtag_uart|fifo_rd~1_combout ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h3230;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N15
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|Add0~0 (
// Equation(s):
// \inst|jtag_uart|Add0~0_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & VCC)) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (GND)))
// \inst|jtag_uart|Add0~1  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart|Add0~0_combout ),
	.cout(\inst|jtag_uart|Add0~1 ));
// synopsys translate_off
defparam \inst|jtag_uart|Add0~0 .lut_mask = 16'h6611;
defparam \inst|jtag_uart|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|Add0~2 (
// Equation(s):
// \inst|jtag_uart|Add0~2_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\inst|jtag_uart|Add0~1 ) # (GND))) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\inst|jtag_uart|Add0~1 ))
// \inst|jtag_uart|Add0~3  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\inst|jtag_uart|Add0~1 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|Add0~1 ),
	.combout(\inst|jtag_uart|Add0~2_combout ),
	.cout(\inst|jtag_uart|Add0~3 ));
// synopsys translate_off
defparam \inst|jtag_uart|Add0~2 .lut_mask = 16'hC3CF;
defparam \inst|jtag_uart|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|Add0~4 (
// Equation(s):
// \inst|jtag_uart|Add0~4_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\inst|jtag_uart|Add0~3  & VCC)) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\inst|jtag_uart|Add0~3  $ (GND)))
// \inst|jtag_uart|Add0~5  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\inst|jtag_uart|Add0~3 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|Add0~3 ),
	.combout(\inst|jtag_uart|Add0~4_combout ),
	.cout(\inst|jtag_uart|Add0~5 ));
// synopsys translate_off
defparam \inst|jtag_uart|Add0~4 .lut_mask = 16'h3C03;
defparam \inst|jtag_uart|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|Add0~6 (
// Equation(s):
// \inst|jtag_uart|Add0~6_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\inst|jtag_uart|Add0~5 ) # (GND))) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\inst|jtag_uart|Add0~5 ))
// \inst|jtag_uart|Add0~7  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\inst|jtag_uart|Add0~5 ))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|Add0~5 ),
	.combout(\inst|jtag_uart|Add0~6_combout ),
	.cout(\inst|jtag_uart|Add0~7 ));
// synopsys translate_off
defparam \inst|jtag_uart|Add0~6 .lut_mask = 16'hA5AF;
defparam \inst|jtag_uart|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|Add0~8 (
// Equation(s):
// \inst|jtag_uart|Add0~8_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\inst|jtag_uart|Add0~7  & VCC)) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\inst|jtag_uart|Add0~7  $ (GND)))
// \inst|jtag_uart|Add0~9  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\inst|jtag_uart|Add0~7 ))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|Add0~7 ),
	.combout(\inst|jtag_uart|Add0~8_combout ),
	.cout(\inst|jtag_uart|Add0~9 ));
// synopsys translate_off
defparam \inst|jtag_uart|Add0~8 .lut_mask = 16'h5A05;
defparam \inst|jtag_uart|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|Add0~10 (
// Equation(s):
// \inst|jtag_uart|Add0~10_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\inst|jtag_uart|Add0~9 )) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\inst|jtag_uart|Add0~9  & VCC))
// \inst|jtag_uart|Add0~11  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\inst|jtag_uart|Add0~9 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|Add0~9 ),
	.combout(\inst|jtag_uart|Add0~10_combout ),
	.cout(\inst|jtag_uart|Add0~11 ));
// synopsys translate_off
defparam \inst|jtag_uart|Add0~10 .lut_mask = 16'h3C0C;
defparam \inst|jtag_uart|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|Add0~12 (
// Equation(s):
// \inst|jtag_uart|Add0~12_combout  = \inst|jtag_uart|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|jtag_uart|Add0~11 ),
	.combout(\inst|jtag_uart|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|Add0~12 .lut_mask = 16'hF0F0;
defparam \inst|jtag_uart|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|LessThan1~0 (
// Equation(s):
// \inst|jtag_uart|LessThan1~0_combout  = (\inst|jtag_uart|Add0~4_combout  & ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # ((\inst|jtag_uart|Add0~0_combout ) # 
// (\inst|jtag_uart|Add0~2_combout ))))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst|jtag_uart|Add0~0_combout ),
	.datac(\inst|jtag_uart|Add0~4_combout ),
	.datad(\inst|jtag_uart|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|LessThan1~0 .lut_mask = 16'hF0E0;
defparam \inst|jtag_uart|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|LessThan1~1 (
// Equation(s):
// \inst|jtag_uart|LessThan1~1_combout  = (\inst|jtag_uart|Add0~6_combout ) # (\inst|jtag_uart|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|Add0~6_combout ),
	.datad(\inst|jtag_uart|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \inst|jtag_uart|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|LessThan1~2 (
// Equation(s):
// \inst|jtag_uart|LessThan1~2_combout  = (!\inst|jtag_uart|Add0~10_combout  & (!\inst|jtag_uart|Add0~12_combout  & (!\inst|jtag_uart|LessThan1~0_combout  & !\inst|jtag_uart|LessThan1~1_combout )))

	.dataa(\inst|jtag_uart|Add0~10_combout ),
	.datab(\inst|jtag_uart|Add0~12_combout ),
	.datac(\inst|jtag_uart|LessThan1~0_combout ),
	.datad(\inst|jtag_uart|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|LessThan1~2 .lut_mask = 16'h0001;
defparam \inst|jtag_uart|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N29
dffeas \inst|jtag_uart|fifo_AF (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|fifo_AF .is_wysiwyg = "true";
defparam \inst|jtag_uart|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y33_N27
dffeas \inst|jtag_uart|read_0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|fifo_rd~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|read_0 .is_wysiwyg = "true";
defparam \inst|jtag_uart|read_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'hBF40;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N1
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N19
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always2~0 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always2~0 .lut_mask = 16'h5A5A;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~0 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\inst|jtag_uart|t_dav~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hCCC4;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N13
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~1 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hA2A8;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N17
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|pause_irq~0 (
// Equation(s):
// \inst|jtag_uart|pause_irq~0_combout  = (\inst|jtag_uart|read_0~q  & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q  & ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q 
// )))) # (!\inst|jtag_uart|read_0~q  & ((\inst|jtag_uart|pause_irq~q ) # ((\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q 
// ))))

	.dataa(\inst|jtag_uart|read_0~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.datac(\inst|jtag_uart|pause_irq~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|pause_irq~0 .lut_mask = 16'hDC50;
defparam \inst|jtag_uart|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N25
dffeas \inst|jtag_uart|pause_irq (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|pause_irq .is_wysiwyg = "true";
defparam \inst|jtag_uart|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[8]~1 (
// Equation(s):
// \inst|jtag_uart|av_readdata[8]~1_combout  = (\inst|jtag_uart|ien_AF~q  & ((\inst|jtag_uart|fifo_AF~q ) # (\inst|jtag_uart|pause_irq~q )))

	.dataa(\inst|jtag_uart|ien_AF~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart|fifo_AF~q ),
	.datad(\inst|jtag_uart|pause_irq~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[8]~1 .lut_mask = 16'hAAA0;
defparam \inst|jtag_uart|av_readdata[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N7
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout  = (\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout ) # ((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// ((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hFABA;
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N31
dffeas \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal10~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal10~0_combout  = (!\inst|cpu|cpu|W_alu_result [4] & (\inst|cpu|cpu|W_alu_result [7] & !\inst|cpu|cpu|W_alu_result [5]))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal10~0 .lut_mask = 16'h0050;
defparam \inst|mm_interconnect_0|router|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|always1~1_combout  = (\inst|cpu|cpu|d_read~q  & (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|cpu|cpu|d_read~q ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|always1~1 .lut_mask = 16'h0202;
defparam \inst|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \inst|mm_interconnect_0|router|always1~2_combout  = (\inst|mm_interconnect_0|router|Equal10~0_combout  & (\inst|cpu|cpu|W_alu_result [6] & (\inst|mm_interconnect_0|router|always1~1_combout  & \inst|mm_interconnect_0|router|Equal3~2_combout )))

	.dataa(\inst|mm_interconnect_0|router|Equal10~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|mm_interconnect_0|router|always1~1_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|always1~2 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|router|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & (\inst|mm_interconnect_0|router|always1~2_combout  & 
// \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout ))

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\inst|mm_interconnect_0|router|always1~2_combout ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 16'h8800;
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout )))) # (!\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h7270;
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N19
dffeas \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5_combout  = ((\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # ((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|cpu|cpu|d_write~q ))) # (!\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q )

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\inst|cpu|cpu|d_write~q ),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5 .lut_mask = 16'hFFDF;
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  = (!\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & \inst|mm_interconnect_0|router|always1~2_combout )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|router|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .lut_mask = 16'h3300;
defparam \inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout  = (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout  & (\inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  & 
// (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3 .lut_mask = 16'h0400;
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N23
dffeas \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout  = \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~4 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~4_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  & 
// (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout  & \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~4 .lut_mask = 16'h0800;
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N25
dffeas \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout  = (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter 
// [0] $ (((!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5_combout  & \inst|mm_interconnect_0|router|always1~2_combout )))))

	.dataa(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~5_combout ),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|router|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2 .lut_mask = 16'h2130;
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = (\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout  & (!\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & 
// (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & \inst|mm_interconnect_0|router|always1~2_combout )))

	.dataa(\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|router|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'h2000;
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder (
// Equation(s):
// \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout  = \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N1
dffeas \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N3
dffeas \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|W_alu_result [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~47 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~47_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8] & 
// (((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~47 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~18_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~18 .lut_mask = 16'hD850;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~46 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~46_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~46 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N30
fiftyfivenm_lcell_comb \inst|timer_0|Equal6~0 (
// Equation(s):
// \inst|timer_0|Equal6~0_combout  = (\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [4] & \inst|cpu|cpu|W_alu_result [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal6~0 .lut_mask = 16'h0C00;
defparam \inst|timer_0|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
fiftyfivenm_lcell_comb \inst|timer_0|Equal6~1 (
// Equation(s):
// \inst|timer_0|Equal6~1_combout  = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [4] & \inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal6~1 .lut_mask = 16'h1100;
defparam \inst|timer_0|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal4~2 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal4~2_combout  = (!\inst|cpu|cpu|W_alu_result [6] & \inst|mm_interconnect_0|router|Equal3~2_combout )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal4~2 .lut_mask = 16'h3300;
defparam \inst|mm_interconnect_0|router|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  = (\inst|mm_interconnect_0|router|Equal4~2_combout  & (!\inst|cpu|cpu|W_alu_result [5] & (!\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & !\inst|cpu|cpu|W_alu_result [7])))

	.dataa(\inst|mm_interconnect_0|router|Equal4~2_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [5]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|cpu|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .lut_mask = 16'h0002;
defparam \inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout  = (!\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  & \inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout )))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datab(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h1444;
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  & (!\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout  & 
// (\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0048;
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N9
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
fiftyfivenm_lcell_comb \inst|timer_0|period_l_wr_strobe~2 (
// Equation(s):
// \inst|timer_0|period_l_wr_strobe~2_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_wr_strobe~2 .lut_mask = 16'h00F0;
defparam \inst|timer_0|period_l_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout  = (\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & (\inst|timer_0|period_l_wr_strobe~2_combout  & 
// (\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datab(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|timer_0|period_l_wr_strobe~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h2800;
defparam \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~3_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout  & 
// \inst|cpu|cpu|d_read~q ))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\inst|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h5000;
defparam \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N27
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hF500;
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & 
// (\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEAAA;
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N3
dffeas \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_ld_signed~1_combout  = (\inst|cpu|cpu|D_ctrl_ld_signed~0_combout  & \inst|cpu|cpu|D_iw [2])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hCC00;
defparam \inst|cpu|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N19
dffeas \inst|cpu|cpu|R_ctrl_ld_signed (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_fill_bit~0 (
// Equation(s):
// \inst|cpu|cpu|av_fill_bit~0_combout  = (\inst|cpu|cpu|R_ctrl_ld_signed~q  & ((\inst|cpu|cpu|D_ctrl_mem16~1_combout  & (\inst|cpu|cpu|av_ld_byte1_data [7])) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & ((\inst|cpu|cpu|av_ld_byte0_data [7])))))

	.dataa(\inst|cpu|cpu|av_ld_byte1_data [7]),
	.datab(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_ld_signed~q ),
	.datad(\inst|cpu|cpu|av_ld_byte0_data [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_fill_bit~0 .lut_mask = 16'hB080;
defparam \inst|cpu|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout  = (!\inst|cpu|cpu|av_ld_align_cycle [0] & ((\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ) # (!\inst|cpu|cpu|d_read~q )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|av_ld_align_cycle [0]),
	.datad(\inst|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h0A0F;
defparam \inst|cpu|cpu|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \inst|cpu|cpu|av_ld_align_cycle[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \inst|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout  = (\inst|mm_interconnect_0|rsp_mux|WideOr1~combout  & ((\inst|cpu|cpu|av_ld_align_cycle [1] $ (\inst|cpu|cpu|av_ld_align_cycle [0])))) # (!\inst|mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// (!\inst|cpu|cpu|d_read~q  & (\inst|cpu|cpu|av_ld_align_cycle [1] $ (\inst|cpu|cpu|av_ld_align_cycle [0]))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\inst|cpu|cpu|d_read~q ),
	.datac(\inst|cpu|cpu|av_ld_align_cycle [1]),
	.datad(\inst|cpu|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h0BB0;
defparam \inst|cpu|cpu|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \inst|cpu|cpu|av_ld_align_cycle[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_aligning_data_nxt~0_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|D_ctrl_mem16~1_combout  $ (!\inst|cpu|cpu|av_ld_align_cycle [0])) # (!\inst|cpu|cpu|av_ld_align_cycle [1])))

	.dataa(\inst|cpu|cpu|av_ld_align_cycle [1]),
	.datab(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datad(\inst|cpu|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'hD070;
defparam \inst|cpu|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_mem32~0_combout  = (\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|D_iw [2] & !\inst|cpu|cpu|D_iw [3])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|D_iw [2]),
	.datad(\inst|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_mem32~0 .lut_mask = 16'h0080;
defparam \inst|cpu|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \inst|cpu|cpu|av_ld_aligning_data_nxt~1_combout  = (!\inst|cpu|cpu|av_ld_aligning_data~q  & !\inst|cpu|cpu|D_ctrl_mem32~0_combout )

	.dataa(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'h0505;
defparam \inst|cpu|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \inst|cpu|cpu|av_ld_aligning_data_nxt~2_combout  = (\inst|cpu|cpu|av_ld_aligning_data_nxt~0_combout ) # ((!\inst|mm_interconnect_0|rsp_mux|WideOr1~combout  & (\inst|cpu|cpu|d_read~q  & \inst|cpu|cpu|av_ld_aligning_data_nxt~1_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\inst|cpu|cpu|d_read~q ),
	.datac(\inst|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 16'hF4F0;
defparam \inst|cpu|cpu|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N3
dffeas \inst|cpu|cpu|av_ld_aligning_data (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|fifo_wr~0 (
// Equation(s):
// \inst|jtag_uart|fifo_wr~0_combout  = (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\inst|cpu|cpu|W_alu_result [2] & \inst|jtag_uart|always2~0_combout ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|fifo_wr~0 .lut_mask = 16'h0300;
defparam \inst|jtag_uart|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N23
dffeas \inst|jtag_uart|fifo_wr (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|fifo_wr .is_wysiwyg = "true";
defparam \inst|jtag_uart|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q )))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart|fifo_wr~q  $ 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\inst|jtag_uart|fifo_wr~q ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \inst|jtag_uart|fifo_wr~q  $ (\inst|jtag_uart|r_val~0_combout )

	.dataa(\inst|jtag_uart|fifo_wr~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart|r_val~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h5A5A;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N15
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [1] $ (((\inst|jtag_uart|fifo_wr~q ) # (VCC))))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\inst|jtag_uart|fifo_wr~q  $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\inst|jtag_uart|fifo_wr~q ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] & VCC)))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q )))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\inst|jtag_uart|fifo_wr~q  $ 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\inst|jtag_uart|fifo_wr~q ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y31_N19
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [3] $ (((\inst|jtag_uart|fifo_wr~q ) # (VCC))))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\inst|jtag_uart|fifo_wr~q  $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\inst|jtag_uart|fifo_wr~q ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y31_N21
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [4] & ((VCC)))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q )))))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\inst|jtag_uart|fifo_wr~q ))))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\inst|jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y31_N23
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = 
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y31_N25
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) 
// # (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) # 
// (!\inst|jtag_uart|r_val~0_combout )

	.dataa(\inst|jtag_uart|r_val~0_combout ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFDF;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\inst|jtag_uart|fifo_wr~q ) # ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout )))

	.dataa(\inst|jtag_uart|fifo_wr~q ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFEEE;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N3
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N29
dffeas \inst|jtag_uart|r_val (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|r_val~0_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|r_val .is_wysiwyg = "true";
defparam \inst|jtag_uart|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~2 .lut_mask = 16'h0800;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N1
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(\inst|jtag_uart|r_val~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hC0C0;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y33_N1
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y33_N3
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y33_N5
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y33_N7
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y33_N9
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y33_N11
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N7
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N9
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N11
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N13
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N15
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N17
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N27
dffeas \inst|cpu|cpu|d_writedata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[47] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [47] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\inst|cpu|cpu|F_pc [9]) # ((\inst|cpu|cpu|W_alu_result [11] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\inst|cpu|cpu|W_alu_result [11] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\inst|cpu|cpu|W_alu_result [11]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|F_pc [9]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [47]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[47] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[8]~16_combout  = (\inst|cpu|cpu|F_pc [8] & (\inst|cpu|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\inst|cpu|cpu|F_pc [8] & (!\inst|cpu|cpu|F_pc_plus_one[7]~15  & VCC))
// \inst|cpu|cpu|F_pc_plus_one[8]~17  = CARRY((\inst|cpu|cpu|F_pc [8] & !\inst|cpu|cpu|F_pc_plus_one[7]~15 ))

	.dataa(\inst|cpu|cpu|F_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[7]~15 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \inst|cpu|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[9]~18_combout  = (\inst|cpu|cpu|F_pc [9] & (!\inst|cpu|cpu|F_pc_plus_one[8]~17 )) # (!\inst|cpu|cpu|F_pc [9] & ((\inst|cpu|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \inst|cpu|cpu|F_pc_plus_one[9]~19  = CARRY((!\inst|cpu|cpu|F_pc_plus_one[8]~17 ) # (!\inst|cpu|cpu|F_pc [9]))

	.dataa(\inst|cpu|cpu|F_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[8]~17 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h5A5F;
defparam \inst|cpu|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[10]~20_combout  = (\inst|cpu|cpu|F_pc [10] & (\inst|cpu|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\inst|cpu|cpu|F_pc [10] & (!\inst|cpu|cpu|F_pc_plus_one[9]~19  & VCC))
// \inst|cpu|cpu|F_pc_plus_one[10]~21  = CARRY((\inst|cpu|cpu|F_pc [10] & !\inst|cpu|cpu|F_pc_plus_one[9]~19 ))

	.dataa(\inst|cpu|cpu|F_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[9]~19 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hA50A;
defparam \inst|cpu|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout  = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[0]~32 (
// Equation(s):
// \inst|timer_0|internal_counter[0]~32_combout  = !\inst|timer_0|internal_counter [0]
// \inst|timer_0|internal_counter[0]~33  = CARRY(!\inst|timer_0|internal_counter [0])

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|internal_counter[0]~32_combout ),
	.cout(\inst|timer_0|internal_counter[0]~33 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[0]~32 .lut_mask = 16'h3333;
defparam \inst|timer_0|internal_counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[0]~0 (
// Equation(s):
// \inst|timer_0|period_l_register[0]~0_combout  = !\inst|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[0]~0 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|period_l_register[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
fiftyfivenm_lcell_comb \inst|timer_0|period_l_wr_strobe (
// Equation(s):
// \inst|timer_0|period_l_wr_strobe~combout  = (!\inst|cpu|cpu|W_alu_result [4] & (\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|timer_0|period_l_wr_strobe~3_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|timer_0|period_l_wr_strobe~3_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_wr_strobe .lut_mask = 16'h0400;
defparam \inst|timer_0|period_l_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N13
dffeas \inst|timer_0|period_l_register[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[0] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~8 (
// Equation(s):
// \inst|timer_0|Equal0~8_combout  = (!\inst|timer_0|internal_counter [27] & (!\inst|timer_0|internal_counter [25] & (!\inst|timer_0|internal_counter [26] & !\inst|timer_0|internal_counter [24])))

	.dataa(\inst|timer_0|internal_counter [27]),
	.datab(\inst|timer_0|internal_counter [25]),
	.datac(\inst|timer_0|internal_counter [26]),
	.datad(\inst|timer_0|internal_counter [24]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~8 .lut_mask = 16'h0001;
defparam \inst|timer_0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~5 (
// Equation(s):
// \inst|timer_0|Equal0~5_combout  = (!\inst|timer_0|internal_counter [16] & (!\inst|timer_0|internal_counter [17] & (!\inst|timer_0|internal_counter [19] & !\inst|timer_0|internal_counter [18])))

	.dataa(\inst|timer_0|internal_counter [16]),
	.datab(\inst|timer_0|internal_counter [17]),
	.datac(\inst|timer_0|internal_counter [19]),
	.datad(\inst|timer_0|internal_counter [18]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~5 .lut_mask = 16'h0001;
defparam \inst|timer_0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~6 (
// Equation(s):
// \inst|timer_0|Equal0~6_combout  = (!\inst|timer_0|internal_counter [21] & !\inst|timer_0|internal_counter [20])

	.dataa(\inst|timer_0|internal_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [20]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~6 .lut_mask = 16'h0055;
defparam \inst|timer_0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~7 (
// Equation(s):
// \inst|timer_0|Equal0~7_combout  = (\inst|timer_0|Equal0~5_combout  & (\inst|timer_0|Equal0~6_combout  & (!\inst|timer_0|internal_counter [23] & !\inst|timer_0|internal_counter [22])))

	.dataa(\inst|timer_0|Equal0~5_combout ),
	.datab(\inst|timer_0|Equal0~6_combout ),
	.datac(\inst|timer_0|internal_counter [23]),
	.datad(\inst|timer_0|internal_counter [22]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~7 .lut_mask = 16'h0008;
defparam \inst|timer_0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~2 (
// Equation(s):
// \inst|timer_0|Equal0~2_combout  = (\inst|timer_0|internal_counter [9] & (\inst|timer_0|internal_counter [8] & (!\inst|timer_0|internal_counter [10] & !\inst|timer_0|internal_counter [11])))

	.dataa(\inst|timer_0|internal_counter [9]),
	.datab(\inst|timer_0|internal_counter [8]),
	.datac(\inst|timer_0|internal_counter [10]),
	.datad(\inst|timer_0|internal_counter [11]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~2 .lut_mask = 16'h0008;
defparam \inst|timer_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~1 (
// Equation(s):
// \inst|timer_0|Equal0~1_combout  = (!\inst|timer_0|internal_counter [7] & (!\inst|timer_0|internal_counter [4] & (!\inst|timer_0|internal_counter [5] & \inst|timer_0|internal_counter [6])))

	.dataa(\inst|timer_0|internal_counter [7]),
	.datab(\inst|timer_0|internal_counter [4]),
	.datac(\inst|timer_0|internal_counter [5]),
	.datad(\inst|timer_0|internal_counter [6]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~1 .lut_mask = 16'h0100;
defparam \inst|timer_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~3 (
// Equation(s):
// \inst|timer_0|Equal0~3_combout  = (\inst|timer_0|internal_counter [15] & (\inst|timer_0|internal_counter [14] & (!\inst|timer_0|internal_counter [13] & !\inst|timer_0|internal_counter [12])))

	.dataa(\inst|timer_0|internal_counter [15]),
	.datab(\inst|timer_0|internal_counter [14]),
	.datac(\inst|timer_0|internal_counter [13]),
	.datad(\inst|timer_0|internal_counter [12]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~3 .lut_mask = 16'h0008;
defparam \inst|timer_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~0 (
// Equation(s):
// \inst|timer_0|Equal0~0_combout  = (\inst|timer_0|internal_counter [1] & (\inst|timer_0|internal_counter [0] & (\inst|timer_0|internal_counter [2] & \inst|timer_0|internal_counter [3])))

	.dataa(\inst|timer_0|internal_counter [1]),
	.datab(\inst|timer_0|internal_counter [0]),
	.datac(\inst|timer_0|internal_counter [2]),
	.datad(\inst|timer_0|internal_counter [3]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~0 .lut_mask = 16'h8000;
defparam \inst|timer_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~4 (
// Equation(s):
// \inst|timer_0|Equal0~4_combout  = (\inst|timer_0|Equal0~2_combout  & (\inst|timer_0|Equal0~1_combout  & (\inst|timer_0|Equal0~3_combout  & \inst|timer_0|Equal0~0_combout )))

	.dataa(\inst|timer_0|Equal0~2_combout ),
	.datab(\inst|timer_0|Equal0~1_combout ),
	.datac(\inst|timer_0|Equal0~3_combout ),
	.datad(\inst|timer_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|timer_0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[27]~86 (
// Equation(s):
// \inst|timer_0|internal_counter[27]~86_combout  = (\inst|timer_0|internal_counter [27] & (\inst|timer_0|internal_counter[26]~85  & VCC)) # (!\inst|timer_0|internal_counter [27] & (!\inst|timer_0|internal_counter[26]~85 ))
// \inst|timer_0|internal_counter[27]~87  = CARRY((!\inst|timer_0|internal_counter [27] & !\inst|timer_0|internal_counter[26]~85 ))

	.dataa(\inst|timer_0|internal_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[26]~85 ),
	.combout(\inst|timer_0|internal_counter[27]~86_combout ),
	.cout(\inst|timer_0|internal_counter[27]~87 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[27]~86 .lut_mask = 16'hA505;
defparam \inst|timer_0|internal_counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[28]~88 (
// Equation(s):
// \inst|timer_0|internal_counter[28]~88_combout  = (\inst|timer_0|internal_counter [28] & ((GND) # (!\inst|timer_0|internal_counter[27]~87 ))) # (!\inst|timer_0|internal_counter [28] & (\inst|timer_0|internal_counter[27]~87  $ (GND)))
// \inst|timer_0|internal_counter[28]~89  = CARRY((\inst|timer_0|internal_counter [28]) # (!\inst|timer_0|internal_counter[27]~87 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[27]~87 ),
	.combout(\inst|timer_0|internal_counter[28]~88_combout ),
	.cout(\inst|timer_0|internal_counter[28]~89 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[28]~88 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y31_N17
dffeas \inst|timer_0|period_h_register[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[12] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
fiftyfivenm_lcell_comb \inst|timer_0|force_reload~0 (
// Equation(s):
// \inst|timer_0|force_reload~0_combout  = (\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [4] & \inst|timer_0|period_l_wr_strobe~3_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|timer_0|period_l_wr_strobe~3_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|force_reload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|force_reload~0 .lut_mask = 16'h0C00;
defparam \inst|timer_0|force_reload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N19
dffeas \inst|timer_0|force_reload (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|force_reload .is_wysiwyg = "true";
defparam \inst|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
fiftyfivenm_lcell_comb \inst|timer_0|control_wr_strobe (
// Equation(s):
// \inst|timer_0|control_wr_strobe~combout  = (!\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [3] & (\inst|cpu|cpu|W_alu_result [2] & \inst|timer_0|period_l_wr_strobe~3_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|timer_0|period_l_wr_strobe~3_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|control_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|control_wr_strobe .lut_mask = 16'h1000;
defparam \inst|timer_0|control_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N9
dffeas \inst|timer_0|control_register[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|control_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|control_register[1] .is_wysiwyg = "true";
defparam \inst|timer_0|control_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
fiftyfivenm_lcell_comb \inst|timer_0|counter_is_running~0 (
// Equation(s):
// \inst|timer_0|counter_is_running~0_combout  = (\inst|timer_0|counter_is_running~q  & (!\inst|timer_0|force_reload~q  & ((\inst|timer_0|control_register [1]) # (!\inst|timer_0|Equal0~10_combout ))))

	.dataa(\inst|timer_0|Equal0~10_combout ),
	.datab(\inst|timer_0|counter_is_running~q ),
	.datac(\inst|timer_0|control_register [1]),
	.datad(\inst|timer_0|force_reload~q ),
	.cin(gnd),
	.combout(\inst|timer_0|counter_is_running~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_is_running~0 .lut_mask = 16'h00C4;
defparam \inst|timer_0|counter_is_running~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
fiftyfivenm_lcell_comb \inst|timer_0|counter_is_running~1 (
// Equation(s):
// \inst|timer_0|counter_is_running~1_combout  = (\inst|timer_0|control_wr_strobe~combout  & ((\inst|cpu|cpu|d_writedata [2]) # ((!\inst|cpu|cpu|d_writedata [3] & \inst|timer_0|counter_is_running~0_combout )))) # (!\inst|timer_0|control_wr_strobe~combout  & 
// (((\inst|timer_0|counter_is_running~0_combout ))))

	.dataa(\inst|cpu|cpu|d_writedata [3]),
	.datab(\inst|timer_0|control_wr_strobe~combout ),
	.datac(\inst|cpu|cpu|d_writedata [2]),
	.datad(\inst|timer_0|counter_is_running~0_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|counter_is_running~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_is_running~1 .lut_mask = 16'hF7C0;
defparam \inst|timer_0|counter_is_running~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N13
dffeas \inst|timer_0|counter_is_running (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_is_running~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \inst|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
fiftyfivenm_lcell_comb \inst|timer_0|always0~1 (
// Equation(s):
// \inst|timer_0|always0~1_combout  = (\inst|timer_0|force_reload~q ) # (\inst|timer_0|counter_is_running~q )

	.dataa(gnd),
	.datab(\inst|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(\inst|timer_0|counter_is_running~q ),
	.cin(gnd),
	.combout(\inst|timer_0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|always0~1 .lut_mask = 16'hFFCC;
defparam \inst|timer_0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N25
dffeas \inst|timer_0|internal_counter[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[28]~88_combout ),
	.asdata(\inst|timer_0|period_h_register [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[28] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[29]~90 (
// Equation(s):
// \inst|timer_0|internal_counter[29]~90_combout  = (\inst|timer_0|internal_counter [29] & (\inst|timer_0|internal_counter[28]~89  & VCC)) # (!\inst|timer_0|internal_counter [29] & (!\inst|timer_0|internal_counter[28]~89 ))
// \inst|timer_0|internal_counter[29]~91  = CARRY((!\inst|timer_0|internal_counter [29] & !\inst|timer_0|internal_counter[28]~89 ))

	.dataa(\inst|timer_0|internal_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[28]~89 ),
	.combout(\inst|timer_0|internal_counter[29]~90_combout ),
	.cout(\inst|timer_0|internal_counter[29]~91 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[29]~90 .lut_mask = 16'hA505;
defparam \inst|timer_0|internal_counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[11]~22_combout  = (\inst|cpu|cpu|F_pc [11] & (!\inst|cpu|cpu|F_pc_plus_one[10]~21 )) # (!\inst|cpu|cpu|F_pc [11] & ((\inst|cpu|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \inst|cpu|cpu|F_pc_plus_one[11]~23  = CARRY((!\inst|cpu|cpu|F_pc_plus_one[10]~21 ) # (!\inst|cpu|cpu|F_pc [11]))

	.dataa(\inst|cpu|cpu|F_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[10]~21 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h5A5F;
defparam \inst|cpu|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~24 (
// Equation(s):
// \inst|cpu|cpu|Add1~24_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [13])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~24 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[13]~15 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[13]~15_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte1_data [5])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [13])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_alu_result [13]),
	.datad(\inst|cpu|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[13]~15 .lut_mask = 16'hDC10;
defparam \inst|cpu|cpu|W_rf_wr_data[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[15]~13 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[15]~13_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte1_data [7])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [15])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [15]),
	.datac(\inst|cpu|cpu|av_ld_byte1_data [7]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[15]~13 .lut_mask = 16'hF044;
defparam \inst|cpu|cpu|W_rf_wr_data[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[12]~24_combout  = (\inst|cpu|cpu|F_pc [12] & (\inst|cpu|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\inst|cpu|cpu|F_pc [12] & (!\inst|cpu|cpu|F_pc_plus_one[11]~23  & VCC))
// \inst|cpu|cpu|F_pc_plus_one[12]~25  = CARRY((\inst|cpu|cpu|F_pc [12] & !\inst|cpu|cpu|F_pc_plus_one[11]~23 ))

	.dataa(\inst|cpu|cpu|F_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[11]~23 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \inst|cpu|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[12]~10 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[12]~10_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\inst|cpu|cpu|Add1~48_combout )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\inst|cpu|cpu|F_pc_plus_one[12]~24_combout )))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\inst|cpu|cpu|Add1~48_combout ),
	.datac(\inst|cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.datad(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[12]~10 .lut_mask = 16'h4450;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N13
dffeas \inst|cpu|cpu|F_pc[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[50] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [50] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\inst|cpu|cpu|F_pc [12]) # ((\inst|cpu|cpu|W_alu_result [14] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\inst|cpu|cpu|W_alu_result [14] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\inst|cpu|cpu|W_alu_result [14]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|F_pc [12]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [50]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[50] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_mem_byte_en[2]~1 (
// Equation(s):
// \inst|cpu|cpu|E_mem_byte_en[2]~1_combout  = (\inst|cpu|cpu|D_ctrl_mem8~1_combout  & ((\inst|cpu|cpu|D_ctrl_mem16~1_combout ) # ((\inst|cpu|cpu|Add1~9_combout  & !\inst|cpu|cpu|Add1~7_combout )))) # (!\inst|cpu|cpu|D_ctrl_mem8~1_combout  & 
// ((\inst|cpu|cpu|Add1~9_combout ) # ((!\inst|cpu|cpu|D_ctrl_mem16~1_combout ))))

	.dataa(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(\inst|cpu|cpu|Add1~9_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(\inst|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_mem_byte_en[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_mem_byte_en[2]~1 .lut_mask = 16'hE5ED;
defparam \inst|cpu|cpu|E_mem_byte_en[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \inst|cpu|cpu|d_byteenable[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_mem_byte_en[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [34] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_byteenable [2]))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [34]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 16'hFAF0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17 .lut_mask = 16'h5410;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~29_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [10] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [10]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hAA8A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~83 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~83_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~83 .lut_mask = 16'hA0A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] $ (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .lut_mask = 16'hFF5A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N5
dffeas \inst|cpu|cpu|d_writedata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\inst|cpu|cpu|d_writedata [4] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [4]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4]~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4]~2_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4]~2 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[4]~15 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [4]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [4]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [4]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [4]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[4]~15 .lut_mask = 16'hCACA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2] & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0005;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[6]~21 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [6]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [6]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [6]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[6]~21 .lut_mask = 16'hFC30;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~20_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hE4A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~22_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [22] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [22]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [22]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [22]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [22]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [22]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~62_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [24] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61_combout  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [24] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61_combout  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [24]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~61_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~62 .lut_mask = 16'h88F8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [17])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[17]~26 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [17]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [17]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [17]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[17]~26 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2] & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h0500;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18]~7 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18]~7_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18]~7 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [23]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[19]~14 (
// Equation(s):
// \inst|cpu|cpu|E_src2[19]~14_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[19]~14 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~10 (
// Equation(s):
// \inst|cpu|cpu|Equal0~10_combout  = (!\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & \inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~10 .lut_mask = 16'h0400;
defparam \inst|cpu|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~9 (
// Equation(s):
// \inst|cpu|cpu|Equal0~9_combout  = (!\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & \inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~9 .lut_mask = 16'h0100;
defparam \inst|cpu|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_logic~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_logic~0_combout  = (!\inst|cpu|cpu|Equal0~10_combout  & ((!\inst|cpu|cpu|Equal0~9_combout ) # (!\inst|cpu|cpu|D_iw [4])))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|Equal0~10_combout ),
	.datad(\inst|cpu|cpu|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_logic~0 .lut_mask = 16'h050F;
defparam \inst|cpu|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~6 (
// Equation(s):
// \inst|cpu|cpu|Equal0~6_combout  = (!\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & !\inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~6 .lut_mask = 16'h0004;
defparam \inst|cpu|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\inst|cpu|cpu|D_iw [5] & ((\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|Equal0~4_combout ))) # (!\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|Equal0~6_combout ))))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|Equal0~6_combout ),
	.datac(\inst|cpu|cpu|D_iw [5]),
	.datad(\inst|cpu|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'hE040;
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((!\inst|cpu|cpu|D_iw [5] & !\inst|cpu|cpu|D_ctrl_logic~0_combout )))

	.dataa(\inst|cpu|cpu|D_iw [5]),
	.datab(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_logic~0_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hFFCD;
defparam \inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \inst|cpu|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~15 (
// Equation(s):
// \inst|cpu|cpu|Equal0~15_combout  = (!\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [3] & (\inst|cpu|cpu|D_iw [1] & !\inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~15 .lut_mask = 16'h0010;
defparam \inst|cpu|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~7_combout  = (\inst|cpu|cpu|D_iw [4] & (!\inst|cpu|cpu|D_iw [5] & ((\inst|cpu|cpu|Equal0~15_combout )))) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|Equal0~2_combout ) # ((\inst|cpu|cpu|D_iw [5] & 
// \inst|cpu|cpu|Equal0~15_combout ))))

	.dataa(\inst|cpu|cpu|D_iw [5]),
	.datab(\inst|cpu|cpu|Equal0~2_combout ),
	.datac(\inst|cpu|cpu|Equal0~15_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'h50EC;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~16 (
// Equation(s):
// \inst|cpu|cpu|Equal0~16_combout  = (\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & (\inst|cpu|cpu|D_iw [1] & \inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~16 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout  = (!\inst|cpu|cpu|Equal0~11_combout  & (!\inst|cpu|cpu|Equal0~16_combout  & ((!\inst|cpu|cpu|D_iw [5]) # (!\inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~11_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datac(\inst|cpu|cpu|D_iw [5]),
	.datad(\inst|cpu|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 16'h0015;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~20 (
// Equation(s):
// \inst|cpu|cpu|Equal0~20_combout  = (!\inst|cpu|cpu|D_iw [5] & \inst|cpu|cpu|Equal0~2_combout )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~20 .lut_mask = 16'h3300;
defparam \inst|cpu|cpu|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_jmp_direct~0_combout  = (!\inst|cpu|cpu|D_iw [4] & !\inst|cpu|cpu|D_iw [5])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h0033;
defparam \inst|cpu|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~9 (
// Equation(s):
// \inst|cpu|cpu|Equal62~9_combout  = (!\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~9 .lut_mask = 16'h1000;
defparam \inst|cpu|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~14 (
// Equation(s):
// \inst|cpu|cpu|Equal62~14_combout  = (!\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~14 .lut_mask = 16'h4000;
defparam \inst|cpu|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~1_combout  = (!\inst|cpu|cpu|D_iw [15] & ((\inst|cpu|cpu|Equal62~9_combout ) # (\inst|cpu|cpu|Equal62~14_combout )))

	.dataa(\inst|cpu|cpu|D_iw [15]),
	.datab(\inst|cpu|cpu|Equal62~9_combout ),
	.datac(\inst|cpu|cpu|Equal62~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 16'h5454;
defparam \inst|cpu|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~12 (
// Equation(s):
// \inst|cpu|cpu|Equal62~12_combout  = (!\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~12 .lut_mask = 16'h0400;
defparam \inst|cpu|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~11 (
// Equation(s):
// \inst|cpu|cpu|Equal62~11_combout  = (!\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~11 .lut_mask = 16'h0100;
defparam \inst|cpu|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~0_combout  = (\inst|cpu|cpu|D_iw [15] & ((\inst|cpu|cpu|Equal62~12_combout ) # (\inst|cpu|cpu|Equal62~11_combout )))

	.dataa(\inst|cpu|cpu|Equal62~12_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hF0A0;
defparam \inst|cpu|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~2_combout  = (\inst|cpu|cpu|D_iw [14] & (\inst|cpu|cpu|Equal0~7_combout  & ((\inst|cpu|cpu|D_ctrl_retaddr~1_combout ) # (\inst|cpu|cpu|D_ctrl_retaddr~0_combout ))))

	.dataa(\inst|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datac(\inst|cpu|cpu|D_iw [14]),
	.datad(\inst|cpu|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~2 .lut_mask = 16'hE000;
defparam \inst|cpu|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~4_combout  = (!\inst|cpu|cpu|D_ctrl_retaddr~2_combout  & (((!\inst|cpu|cpu|Equal0~4_combout  & !\inst|cpu|cpu|Equal0~15_combout )) # (!\inst|cpu|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\inst|cpu|cpu|Equal0~4_combout ),
	.datab(\inst|cpu|cpu|Equal0~15_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'h001F;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~8 (
// Equation(s):
// \inst|cpu|cpu|Equal62~8_combout  = (\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~8 .lut_mask = 16'h0800;
defparam \inst|cpu|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ((!\inst|cpu|cpu|Equal62~8_combout  & !\inst|cpu|cpu|Equal62~4_combout )) # (!\inst|cpu|cpu|D_op_cmpge~0_combout )

	.dataa(\inst|cpu|cpu|Equal62~8_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\inst|cpu|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h0F5F;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_op_opx_rsv00~0 (
// Equation(s):
// \inst|cpu|cpu|D_op_opx_rsv00~0_combout  = (\inst|cpu|cpu|D_iw [4] & (!\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|D_iw [5] & \inst|cpu|cpu|Equal0~2_combout )))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|D_iw [5]),
	.datad(\inst|cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_op_opx_rsv00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_op_opx_rsv00~0 .lut_mask = 16'h2000;
defparam \inst|cpu|cpu|D_op_opx_rsv00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = ((\inst|cpu|cpu|D_iw [14]) # ((!\inst|cpu|cpu|Equal62~2_combout  & !\inst|cpu|cpu|Equal62~0_combout ))) # (!\inst|cpu|cpu|D_op_opx_rsv00~0_combout )

	.dataa(\inst|cpu|cpu|D_op_opx_rsv00~0_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~2_combout ),
	.datad(\inst|cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'hDDDF;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~6 (
// Equation(s):
// \inst|cpu|cpu|Equal62~6_combout  = (\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~6 .lut_mask = 16'h0080;
defparam \inst|cpu|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = (\inst|cpu|cpu|D_iw [14]) # (((!\inst|cpu|cpu|Equal62~5_combout  & !\inst|cpu|cpu|Equal62~6_combout )) # (!\inst|cpu|cpu|D_op_opx_rsv00~0_combout ))

	.dataa(\inst|cpu|cpu|Equal62~5_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~6_combout ),
	.datad(\inst|cpu|cpu|D_op_opx_rsv00~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'hCDFF;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ((!\inst|cpu|cpu|Equal62~10_combout  & !\inst|cpu|cpu|Equal62~11_combout )) # (!\inst|cpu|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\inst|cpu|cpu|Equal62~10_combout ),
	.datab(\inst|cpu|cpu|Equal62~11_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h11FF;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & 
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~13 (
// Equation(s):
// \inst|cpu|cpu|Equal62~13_combout  = (\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~13 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  = (((!\inst|cpu|cpu|D_iw [15] & !\inst|cpu|cpu|D_iw [14])) # (!\inst|cpu|cpu|Equal0~7_combout )) # (!\inst|cpu|cpu|Equal62~13_combout )

	.dataa(\inst|cpu|cpu|D_iw [15]),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~13_combout ),
	.datad(\inst|cpu|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 .lut_mask = 16'h1FFF;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~14 (
// Equation(s):
// \inst|cpu|cpu|Equal0~14_combout  = (\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & !\inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~14 .lut_mask = 16'h0008;
defparam \inst|cpu|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  = (((!\inst|cpu|cpu|Equal62~9_combout  & !\inst|cpu|cpu|Equal62~3_combout )) # (!\inst|cpu|cpu|D_op_opx_rsv63~0_combout )) # (!\inst|cpu|cpu|Equal0~7_combout )

	.dataa(\inst|cpu|cpu|Equal62~9_combout ),
	.datab(\inst|cpu|cpu|Equal0~7_combout ),
	.datac(\inst|cpu|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\inst|cpu|cpu|Equal62~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 .lut_mask = 16'h3F7F;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  = (!\inst|cpu|cpu|Equal0~14_combout  & (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  & ((!\inst|cpu|cpu|D_op_opx_rsv17~0_combout ) # (!\inst|cpu|cpu|Equal62~6_combout ))))

	.dataa(\inst|cpu|cpu|Equal62~6_combout ),
	.datab(\inst|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datac(\inst|cpu|cpu|Equal0~14_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 .lut_mask = 16'h0700;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  = ((!\inst|cpu|cpu|Equal62~12_combout  & !\inst|cpu|cpu|Equal62~5_combout )) # (!\inst|cpu|cpu|D_op_opx_rsv17~0_combout )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datac(\inst|cpu|cpu|Equal62~12_combout ),
	.datad(\inst|cpu|cpu|Equal62~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 .lut_mask = 16'h333F;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  = (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & (((!\inst|cpu|cpu|Equal62~6_combout  & !\inst|cpu|cpu|Equal62~5_combout )) # (!\inst|cpu|cpu|D_op_cmpge~0_combout )))

	.dataa(\inst|cpu|cpu|Equal62~6_combout ),
	.datab(\inst|cpu|cpu|Equal62~5_combout ),
	.datac(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'h1F00;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  = (((!\inst|cpu|cpu|Equal62~1_combout  & !\inst|cpu|cpu|Equal62~10_combout )) # (!\inst|cpu|cpu|D_op_opx_rsv63~0_combout )) # (!\inst|cpu|cpu|Equal0~7_combout )

	.dataa(\inst|cpu|cpu|Equal62~1_combout ),
	.datab(\inst|cpu|cpu|Equal0~7_combout ),
	.datac(\inst|cpu|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\inst|cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'h3F7F;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  = (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  & (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & 
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~5_combout  = (!\inst|cpu|cpu|Equal0~20_combout  & (\inst|cpu|cpu|D_ctrl_force_src2_zero~4_combout  & (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  & \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout )))

	.dataa(\inst|cpu|cpu|Equal0~20_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 16'h4000;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~1_combout  = (\inst|cpu|cpu|D_iw [15] & ((\inst|cpu|cpu|Equal62~14_combout ) # ((\inst|cpu|cpu|Equal62~9_combout  & !\inst|cpu|cpu|D_iw [14]))))

	.dataa(\inst|cpu|cpu|D_iw [15]),
	.datab(\inst|cpu|cpu|Equal62~14_combout ),
	.datac(\inst|cpu|cpu|Equal62~9_combout ),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 16'h88A8;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~2_combout  = (\inst|cpu|cpu|Equal0~7_combout  & ((\inst|cpu|cpu|D_ctrl_force_src2_zero~1_combout ) # ((!\inst|cpu|cpu|D_iw [15] & \inst|cpu|cpu|Equal62~12_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|Equal62~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 16'h8A88;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~12 (
// Equation(s):
// \inst|cpu|cpu|Equal0~12_combout  = (\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & !\inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~12 .lut_mask = 16'h0002;
defparam \inst|cpu|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~6_combout  = (\inst|cpu|cpu|D_ctrl_force_src2_zero~5_combout  & (!\inst|cpu|cpu|D_ctrl_force_src2_zero~2_combout  & (\inst|cpu|cpu|D_ctrl_force_src2_zero~3_combout  & !\inst|cpu|cpu|Equal0~12_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datad(\inst|cpu|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 16'h0020;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~8_combout  = (\inst|cpu|cpu|D_ctrl_force_src2_zero~7_combout ) # (((\inst|cpu|cpu|D_iw [4] & !\inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout )) # (!\inst|cpu|cpu|D_ctrl_force_src2_zero~6_combout ))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'hCEFF;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \inst|cpu|cpu|R_ctrl_force_src2_zero (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_force_src2_zero~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_hi~0 (
// Equation(s):
// \inst|cpu|cpu|R_src2_hi~0_combout  = (\inst|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ) # (\inst|cpu|cpu|R_ctrl_force_src2_zero~q )

	.dataa(\inst|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_hi~0 .lut_mask = 16'hFFAA;
defparam \inst|cpu|cpu|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_hi_imm16~0_combout  = (!\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [1] & ((\inst|cpu|cpu|D_iw [4]) # (\inst|cpu|cpu|D_iw [3]))))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h0504;
defparam \inst|cpu|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_hi_imm16~1_combout  = (\inst|cpu|cpu|D_iw [5] & (\inst|cpu|cpu|D_iw [2] & \inst|cpu|cpu|D_ctrl_hi_imm16~0_combout ))

	.dataa(\inst|cpu|cpu|D_iw [5]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [2]),
	.datad(\inst|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'hA000;
defparam \inst|cpu|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \inst|cpu|cpu|R_ctrl_hi_imm16 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y30_N13
dffeas \inst|cpu|cpu|E_src2[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[19]~14_combout ),
	.asdata(\inst|cpu|cpu|D_iw [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~23_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~23 .lut_mask = 16'h88F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N31
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [20]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~81 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~81_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~81 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hAA55;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hA5AF;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h3C03;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h3C03;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~82 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~82_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~81_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20])))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~81_combout ),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~82 .lut_mask = 16'hFEFC;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[4]~7 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[4]~7_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~82_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~82_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[4]~7 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte2_data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[9]~10 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[9]~10_combout  = (\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_mem8~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[9]~10 .lut_mask = 16'hB8AA;
defparam \inst|cpu|cpu|E_st_data[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N15
dffeas \inst|cpu|cpu|d_writedata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\inst|cpu|cpu|d_writedata [9] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_writedata [9]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [10])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[10]~8 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [10])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [10])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [10]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[10]~8 .lut_mask = 16'hD8D8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hC3CF;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18  $ 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hF00F;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~75 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~75_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4_combout ) # 
// ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & \inst|code_memory|the_altsyncram|auto_generated|ram_block1a87 ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a87 ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~75 .lut_mask = 16'hE0A0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~2_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~2 .lut_mask = 16'hD580;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [23]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~76 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~76_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~75_combout ) # ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [23] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~75_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~76 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[7]~4 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[7]~4_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~76_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~76_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[7]~4 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte2_data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_mem_byte_en[3]~2 (
// Equation(s):
// \inst|cpu|cpu|E_mem_byte_en[3]~2_combout  = (\inst|cpu|cpu|D_ctrl_mem8~1_combout  & ((\inst|cpu|cpu|D_ctrl_mem16~1_combout ) # ((\inst|cpu|cpu|Add1~9_combout  & \inst|cpu|cpu|Add1~7_combout )))) # (!\inst|cpu|cpu|D_ctrl_mem8~1_combout  & 
// ((\inst|cpu|cpu|Add1~9_combout ) # ((!\inst|cpu|cpu|D_ctrl_mem16~1_combout ))))

	.dataa(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(\inst|cpu|cpu|Add1~9_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(\inst|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_mem_byte_en[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_mem_byte_en[3]~2 .lut_mask = 16'hEDE5;
defparam \inst|cpu|cpu|E_mem_byte_en[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \inst|cpu|cpu|d_byteenable[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_mem_byte_en[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [35] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_byteenable [3]))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [35]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 16'hFAF0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~4_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~4 .lut_mask = 16'h88F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [25]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~0_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~0 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~1_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (((\inst|cpu|cpu|av_fill_bit~0_combout )))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_ld_byte3_data_nxt~0_combout ) # 
// ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ))))

	.dataa(\inst|cpu|cpu|av_ld_byte3_data_nxt~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~1 .lut_mask = 16'hF3E2;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[28]~6 (
// Equation(s):
// \inst|cpu|cpu|E_src2[28]~6_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[28]~6 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_src2[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N3
dffeas \inst|cpu|cpu|E_src2[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[28]~6_combout ),
	.asdata(\inst|cpu|cpu|D_iw [18]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~62 (
// Equation(s):
// \inst|cpu|cpu|Add1~62_combout  = \inst|cpu|cpu|E_src2 [28] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [28]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~62 .lut_mask = 16'h5A5A;
defparam \inst|cpu|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~6_combout  = (\inst|cpu|cpu|Equal0~12_combout  & (((!\inst|cpu|cpu|D_iw [4])))) # (!\inst|cpu|cpu|Equal0~12_combout  & ((\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout ))) # (!\inst|cpu|cpu|D_iw [4] 
// & (\inst|cpu|cpu|Equal0~9_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~9_combout ),
	.datab(\inst|cpu|cpu|Equal0~12_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~6 .lut_mask = 16'h30EE;
defparam \inst|cpu|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~7_combout  = (\inst|cpu|cpu|D_iw [5] & ((\inst|cpu|cpu|D_ctrl_retaddr~6_combout ) # ((\inst|cpu|cpu|Equal0~15_combout  & !\inst|cpu|cpu|D_iw [4])))) # (!\inst|cpu|cpu|D_iw [5] & (\inst|cpu|cpu|D_ctrl_retaddr~6_combout  & 
// (!\inst|cpu|cpu|Equal0~15_combout  & \inst|cpu|cpu|D_iw [4])))

	.dataa(\inst|cpu|cpu|D_iw [5]),
	.datab(\inst|cpu|cpu|D_ctrl_retaddr~6_combout ),
	.datac(\inst|cpu|cpu|Equal0~15_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~7 .lut_mask = 16'h8CA8;
defparam \inst|cpu|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~3_combout  = (!\inst|cpu|cpu|D_iw [14] & ((\inst|cpu|cpu|Equal62~9_combout ) # ((!\inst|cpu|cpu|D_iw [15] & \inst|cpu|cpu|Equal62~13_combout ))))

	.dataa(\inst|cpu|cpu|D_iw [15]),
	.datab(\inst|cpu|cpu|Equal62~13_combout ),
	.datac(\inst|cpu|cpu|Equal62~9_combout ),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~3 .lut_mask = 16'h00F4;
defparam \inst|cpu|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~4_combout  = (\inst|cpu|cpu|D_ctrl_retaddr~3_combout ) # ((!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ((\inst|cpu|cpu|Equal62~8_combout ) # (\inst|cpu|cpu|Equal62~14_combout ))))

	.dataa(\inst|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.datab(\inst|cpu|cpu|Equal62~8_combout ),
	.datac(\inst|cpu|cpu|Equal62~14_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~4 .lut_mask = 16'hAAFE;
defparam \inst|cpu|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~5_combout  = (\inst|cpu|cpu|D_ctrl_force_src2_zero~5_combout  & ((!\inst|cpu|cpu|D_ctrl_retaddr~4_combout ) # (!\inst|cpu|cpu|Equal0~7_combout )))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_retaddr~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~5 .lut_mask = 16'h50F0;
defparam \inst|cpu|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_retaddr~8 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_retaddr~8_combout  = ((\inst|cpu|cpu|D_iw [4] & ((!\inst|cpu|cpu|D_ctrl_retaddr~7_combout ))) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|Equal0~2_combout ) # (\inst|cpu|cpu|D_ctrl_retaddr~7_combout )))) # 
// (!\inst|cpu|cpu|D_ctrl_retaddr~5_combout )

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|Equal0~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_retaddr~7_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_retaddr~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_retaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_retaddr~8 .lut_mask = 16'h5EFF;
defparam \inst|cpu|cpu|D_ctrl_retaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \inst|cpu|cpu|R_ctrl_retaddr (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_retaddr~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \inst|cpu|cpu|R_ctrl_br (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1~31 (
// Equation(s):
// \inst|cpu|cpu|R_src1~31_combout  = (\inst|cpu|cpu|E_valid_from_R~q  & ((\inst|cpu|cpu|R_ctrl_br~q ) # ((\inst|cpu|cpu|R_valid~q  & \inst|cpu|cpu|R_ctrl_retaddr~q )))) # (!\inst|cpu|cpu|E_valid_from_R~q  & (\inst|cpu|cpu|R_valid~q  & 
// (\inst|cpu|cpu|R_ctrl_retaddr~q )))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|R_valid~q ),
	.datac(\inst|cpu|cpu|R_ctrl_retaddr~q ),
	.datad(\inst|cpu|cpu|R_ctrl_br~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1~31 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|R_src1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~8_combout  = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]) # 
// ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout  & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~8 .lut_mask = 16'hECA0;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~9_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (((\inst|cpu|cpu|av_fill_bit~0_combout )))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_ld_byte3_data_nxt~8_combout ) # 
// ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ))))

	.dataa(\inst|cpu|cpu|av_ld_byte3_data_nxt~8_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~9 .lut_mask = 16'hF3E2;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N31
dffeas \inst|cpu|cpu|av_ld_byte3_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[30]~4 (
// Equation(s):
// \inst|cpu|cpu|E_src2[30]~4_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[30]~4 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N7
dffeas \inst|cpu|cpu|E_src2[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[30]~4_combout ),
	.asdata(\inst|cpu|cpu|D_iw [20]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~60 (
// Equation(s):
// \inst|cpu|cpu|Add1~60_combout  = \inst|cpu|cpu|E_src2 [30] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src2 [30]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~60 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst|cpu|cpu|W_rf_wr_data[31]~22_combout ,\inst|cpu|cpu|W_rf_wr_data[30]~23_combout ,\inst|cpu|cpu|W_rf_wr_data[29]~24_combout ,\inst|cpu|cpu|W_rf_wr_data[28]~25_combout ,\inst|cpu|cpu|W_rf_wr_data[27]~26_combout ,
\inst|cpu|cpu|W_rf_wr_data[26]~27_combout ,\inst|cpu|cpu|W_rf_wr_data[25]~28_combout ,\inst|cpu|cpu|W_rf_wr_data[24]~29_combout ,\inst|cpu|cpu|W_rf_wr_data[23]~30_combout ,\inst|cpu|cpu|W_rf_wr_data[22]~31_combout ,\inst|cpu|cpu|W_rf_wr_data[21]~32_combout ,
\inst|cpu|cpu|W_rf_wr_data[20]~33_combout ,\inst|cpu|cpu|W_rf_wr_data[19]~34_combout ,\inst|cpu|cpu|W_rf_wr_data[18]~21_combout ,\inst|cpu|cpu|W_rf_wr_data[17]~11_combout ,\inst|cpu|cpu|W_rf_wr_data[16]~12_combout ,\inst|cpu|cpu|W_rf_wr_data[15]~13_combout ,
\inst|cpu|cpu|W_rf_wr_data[14]~14_combout ,\inst|cpu|cpu|W_rf_wr_data[13]~15_combout ,\inst|cpu|cpu|W_rf_wr_data[12]~16_combout ,\inst|cpu|cpu|W_rf_wr_data[11]~17_combout ,\inst|cpu|cpu|W_rf_wr_data[10]~18_combout ,\inst|cpu|cpu|W_rf_wr_data[9]~19_combout ,
\inst|cpu|cpu|W_rf_wr_data[8]~20_combout ,\inst|cpu|cpu|W_rf_wr_data[7]~7_combout ,\inst|cpu|cpu|W_rf_wr_data[6]~8_combout ,\inst|cpu|cpu|W_rf_wr_data[5]~9_combout ,\inst|cpu|cpu|W_rf_wr_data[4]~10_combout ,\inst|cpu|cpu|W_rf_wr_data[3]~6_combout ,
\inst|cpu|cpu|W_rf_wr_data[2]~5_combout ,\inst|cpu|cpu|W_rf_wr_data[1]~4_combout ,\inst|cpu|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\inst|cpu|cpu|R_dst_regnum [4],\inst|cpu|cpu|R_dst_regnum [3],\inst|cpu|cpu|R_dst_regnum [2],\inst|cpu|cpu|R_dst_regnum [1],\inst|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|cpu|cpu|D_iw [26],\inst|cpu|cpu|D_iw [25],\inst|cpu|cpu|D_iw [24],\inst|cpu|cpu|D_iw [23],\inst|cpu|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "traffic_light:inst|traffic_light_CPU:cpu|traffic_light_CPU_cpu:cpu|traffic_light_CPU_cpu_register_bank_b_module:traffic_light_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \inst|cpu|cpu|R_src2_hi[15]~1_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|R_ctrl_hi_imm16~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_ctrl_hi_imm16~q  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datad(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_hi[15]~1 .lut_mask = 16'hAAB8;
defparam \inst|cpu|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \inst|cpu|cpu|R_src2_hi[15]~2_combout  = (!\inst|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & (!\inst|cpu|cpu|R_ctrl_force_src2_zero~q  & \inst|cpu|cpu|R_src2_hi[15]~1_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datab(\inst|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_src2_hi[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_hi[15]~2 .lut_mask = 16'h1100;
defparam \inst|cpu|cpu|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \inst|cpu|cpu|E_src2[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \inst|cpu|cpu|E_invert_arith_src_msb~0_combout  = (\inst|cpu|cpu|Equal0~7_combout  & (\inst|cpu|cpu|Equal62~0_combout  & (\inst|cpu|cpu|D_iw [15] $ (\inst|cpu|cpu|D_iw [14]))))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|Equal62~0_combout ),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h0880;
defparam \inst|cpu|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \inst|cpu|cpu|E_invert_arith_src_msb~1_combout  = (\inst|cpu|cpu|R_valid~q  & ((\inst|cpu|cpu|E_invert_arith_src_msb~0_combout ) # ((!\inst|cpu|cpu|D_iw [5] & !\inst|cpu|cpu|D_ctrl_alu_subtract~2_combout ))))

	.dataa(\inst|cpu|cpu|D_iw [5]),
	.datab(\inst|cpu|cpu|R_valid~q ),
	.datac(\inst|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datad(\inst|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'hCC04;
defparam \inst|cpu|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N23
dffeas \inst|cpu|cpu|E_invert_arith_src_msb (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~59 (
// Equation(s):
// \inst|cpu|cpu|Add1~59_combout  = \inst|cpu|cpu|E_src2 [31] $ (\inst|cpu|cpu|E_invert_arith_src_msb~q  $ (\inst|cpu|cpu|E_alu_sub~q ))

	.dataa(\inst|cpu|cpu|E_src2 [31]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_invert_arith_src_msb~q ),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~59 .lut_mask = 16'hA55A;
defparam \inst|cpu|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst|cpu|cpu|W_rf_wr_data[31]~22_combout ,\inst|cpu|cpu|W_rf_wr_data[30]~23_combout ,\inst|cpu|cpu|W_rf_wr_data[29]~24_combout ,\inst|cpu|cpu|W_rf_wr_data[28]~25_combout ,\inst|cpu|cpu|W_rf_wr_data[27]~26_combout ,
\inst|cpu|cpu|W_rf_wr_data[26]~27_combout ,\inst|cpu|cpu|W_rf_wr_data[25]~28_combout ,\inst|cpu|cpu|W_rf_wr_data[24]~29_combout ,\inst|cpu|cpu|W_rf_wr_data[23]~30_combout ,\inst|cpu|cpu|W_rf_wr_data[22]~31_combout ,\inst|cpu|cpu|W_rf_wr_data[21]~32_combout ,
\inst|cpu|cpu|W_rf_wr_data[20]~33_combout ,\inst|cpu|cpu|W_rf_wr_data[19]~34_combout ,\inst|cpu|cpu|W_rf_wr_data[18]~21_combout ,\inst|cpu|cpu|W_rf_wr_data[17]~11_combout ,\inst|cpu|cpu|W_rf_wr_data[16]~12_combout ,\inst|cpu|cpu|W_rf_wr_data[15]~13_combout ,
\inst|cpu|cpu|W_rf_wr_data[14]~14_combout ,\inst|cpu|cpu|W_rf_wr_data[13]~15_combout ,\inst|cpu|cpu|W_rf_wr_data[12]~16_combout ,\inst|cpu|cpu|W_rf_wr_data[11]~17_combout ,\inst|cpu|cpu|W_rf_wr_data[10]~18_combout ,\inst|cpu|cpu|W_rf_wr_data[9]~19_combout ,
\inst|cpu|cpu|W_rf_wr_data[8]~20_combout ,\inst|cpu|cpu|W_rf_wr_data[7]~7_combout ,\inst|cpu|cpu|W_rf_wr_data[6]~8_combout ,\inst|cpu|cpu|W_rf_wr_data[5]~9_combout ,\inst|cpu|cpu|W_rf_wr_data[4]~10_combout ,\inst|cpu|cpu|W_rf_wr_data[3]~6_combout ,
\inst|cpu|cpu|W_rf_wr_data[2]~5_combout ,\inst|cpu|cpu|W_rf_wr_data[1]~4_combout ,\inst|cpu|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\inst|cpu|cpu|R_dst_regnum [4],\inst|cpu|cpu|R_dst_regnum [3],\inst|cpu|cpu|R_dst_regnum [2],\inst|cpu|cpu|R_dst_regnum [1],\inst|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|cpu|cpu|D_iw [31],\inst|cpu|cpu|D_iw [30],\inst|cpu|cpu|D_iw [29],\inst|cpu|cpu|D_iw [28],\inst|cpu|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "traffic_light:inst|traffic_light_CPU:cpu|traffic_light_CPU_cpu:cpu|traffic_light_CPU_cpu_register_bank_a_module:traffic_light_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_jmp_direct~1_combout  = (!\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & (!\inst|cpu|cpu|D_iw [2] & \inst|cpu|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\inst|cpu|cpu|D_iw [3]),
	.datab(\inst|cpu|cpu|D_iw [1]),
	.datac(\inst|cpu|cpu|D_iw [2]),
	.datad(\inst|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0100;
defparam \inst|cpu|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \inst|cpu|cpu|R_ctrl_jmp_direct (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[31]~34 (
// Equation(s):
// \inst|cpu|cpu|R_src1[31]~34_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[31]~34 .lut_mask = 16'h0222;
defparam \inst|cpu|cpu|R_src1[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \inst|cpu|cpu|E_src1[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[31]~34_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_arith_src1[31] (
// Equation(s):
// \inst|cpu|cpu|E_arith_src1 [31] = \inst|cpu|cpu|E_src1 [31] $ (\inst|cpu|cpu|E_invert_arith_src_msb~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src1 [31]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_invert_arith_src_msb~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_arith_src1[31] .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[29]~5 (
// Equation(s):
// \inst|cpu|cpu|E_src2[29]~5_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[29]~5 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N25
dffeas \inst|cpu|cpu|E_src2[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[29]~5_combout ),
	.asdata(\inst|cpu|cpu|D_iw [19]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~61 (
// Equation(s):
// \inst|cpu|cpu|Add1~61_combout  = \inst|cpu|cpu|E_src2 [29] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_src2 [29]),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~61 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[27]~38 (
// Equation(s):
// \inst|cpu|cpu|R_src1[27]~38_combout  = (!\inst|cpu|cpu|R_src1~31_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\inst|cpu|cpu|R_src1~31_combout ),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[27]~38 .lut_mask = 16'h0700;
defparam \inst|cpu|cpu|R_src1[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \inst|cpu|cpu|E_src1[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[27]~38_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[26]~39 (
// Equation(s):
// \inst|cpu|cpu|R_src1[26]~39_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[26]~39 .lut_mask = 16'h0222;
defparam \inst|cpu|cpu|R_src1[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \inst|cpu|cpu|E_src1[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[26]~39_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[25]~8 (
// Equation(s):
// \inst|cpu|cpu|E_src2[25]~8_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[25]~8 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N1
dffeas \inst|cpu|cpu|E_src2[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[25]~8_combout ),
	.asdata(\inst|cpu|cpu|D_iw [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~65 (
// Equation(s):
// \inst|cpu|cpu|Add1~65_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [25])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~65 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[25]~40 (
// Equation(s):
// \inst|cpu|cpu|R_src1[25]~40_combout  = (!\inst|cpu|cpu|R_src1~31_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[25]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[25]~40 .lut_mask = 16'h1030;
defparam \inst|cpu|cpu|R_src1[25]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \inst|cpu|cpu|E_src1[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[25]~40_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[24]~41 (
// Equation(s):
// \inst|cpu|cpu|R_src1[24]~41_combout  = (!\inst|cpu|cpu|R_src1~31_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[24]~41 .lut_mask = 16'h1030;
defparam \inst|cpu|cpu|R_src1[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \inst|cpu|cpu|E_src1[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[24]~41_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[24]~9 (
// Equation(s):
// \inst|cpu|cpu|E_src2[24]~9_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[24]~9 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N19
dffeas \inst|cpu|cpu|E_src2[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[24]~9_combout ),
	.asdata(\inst|cpu|cpu|D_iw [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~66 (
// Equation(s):
// \inst|cpu|cpu|Add1~66_combout  = \inst|cpu|cpu|E_src2 [24] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_src2 [24]),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~66 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[23]~10 (
// Equation(s):
// \inst|cpu|cpu|E_src2[23]~10_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[23]~10 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N5
dffeas \inst|cpu|cpu|E_src2[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[23]~10_combout ),
	.asdata(\inst|cpu|cpu|D_iw [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~67 (
// Equation(s):
// \inst|cpu|cpu|Add1~67_combout  = \inst|cpu|cpu|E_src2 [23] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~67 .lut_mask = 16'h55AA;
defparam \inst|cpu|cpu|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[23]~42 (
// Equation(s):
// \inst|cpu|cpu|R_src1[23]~42_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datac(\inst|cpu|cpu|R_src1~31_combout ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[23]~42 .lut_mask = 16'h040C;
defparam \inst|cpu|cpu|R_src1[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N15
dffeas \inst|cpu|cpu|E_src1[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[23]~42_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[22]~43 (
// Equation(s):
// \inst|cpu|cpu|R_src1[22]~43_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[22]~43 .lut_mask = 16'h0222;
defparam \inst|cpu|cpu|R_src1[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \inst|cpu|cpu|E_src1[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[22]~43_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[22]~11 (
// Equation(s):
// \inst|cpu|cpu|E_src2[22]~11_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[22]~11 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_src2[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N23
dffeas \inst|cpu|cpu|E_src2[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[22]~11_combout ),
	.asdata(\inst|cpu|cpu|D_iw [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~68 (
// Equation(s):
// \inst|cpu|cpu|Add1~68_combout  = \inst|cpu|cpu|E_src2 [22] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~68 .lut_mask = 16'h55AA;
defparam \inst|cpu|cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[21]~12 (
// Equation(s):
// \inst|cpu|cpu|E_src2[21]~12_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[21]~12 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_src2[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N17
dffeas \inst|cpu|cpu|E_src2[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[21]~12_combout ),
	.asdata(\inst|cpu|cpu|D_iw [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~69 (
// Equation(s):
// \inst|cpu|cpu|Add1~69_combout  = \inst|cpu|cpu|E_src2 [21] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src2 [21]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~69 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[20]~13 (
// Equation(s):
// \inst|cpu|cpu|E_src2[20]~13_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[20]~13 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_src2[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N27
dffeas \inst|cpu|cpu|E_src2[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[20]~13_combout ),
	.asdata(\inst|cpu|cpu|D_iw [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~70 (
// Equation(s):
// \inst|cpu|cpu|Add1~70_combout  = \inst|cpu|cpu|E_src2 [20] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_src2 [20]),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~70 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[20]~45 (
// Equation(s):
// \inst|cpu|cpu|R_src1[20]~45_combout  = (!\inst|cpu|cpu|R_src1~31_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[20]~45 .lut_mask = 16'h1030;
defparam \inst|cpu|cpu|R_src1[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \inst|cpu|cpu|E_src1[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[20]~45_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~71 (
// Equation(s):
// \inst|cpu|cpu|Add1~71_combout  = \inst|cpu|cpu|E_src2 [19] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~71 .lut_mask = 16'h55AA;
defparam \inst|cpu|cpu|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[18]~0 (
// Equation(s):
// \inst|cpu|cpu|E_src1[18]~0_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [22])))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[18]~0 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_src1[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~20 (
// Equation(s):
// \inst|cpu|cpu|Add1~20_combout  = \inst|cpu|cpu|E_src2 [17] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [17]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~20 .lut_mask = 16'h5A5A;
defparam \inst|cpu|cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[17]~1 (
// Equation(s):
// \inst|cpu|cpu|E_src1[17]~1_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [21]))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[17]~1 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|E_src1[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[16]~2 (
// Equation(s):
// \inst|cpu|cpu|E_src1[16]~2_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [20]))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|D_iw [20]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[16]~2 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_src1[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[13]~26_combout  = (\inst|cpu|cpu|F_pc [13] & (!\inst|cpu|cpu|F_pc_plus_one[12]~25 )) # (!\inst|cpu|cpu|F_pc [13] & ((\inst|cpu|cpu|F_pc_plus_one[12]~25 ) # (GND)))
// \inst|cpu|cpu|F_pc_plus_one[13]~27  = CARRY((!\inst|cpu|cpu|F_pc_plus_one[12]~25 ) # (!\inst|cpu|cpu|F_pc [13]))

	.dataa(\inst|cpu|cpu|F_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[12]~25 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h5A5F;
defparam \inst|cpu|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[13]~9 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[13]~9_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~50_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[13]~26_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\inst|cpu|cpu|Add1~50_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[13]~9 .lut_mask = 16'h3202;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N23
dffeas \inst|cpu|cpu|F_pc[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[13]~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[14]~28 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[14]~28_combout  = (\inst|cpu|cpu|F_pc [14] & (\inst|cpu|cpu|F_pc_plus_one[13]~27  $ (GND))) # (!\inst|cpu|cpu|F_pc [14] & (!\inst|cpu|cpu|F_pc_plus_one[13]~27  & VCC))
// \inst|cpu|cpu|F_pc_plus_one[14]~29  = CARRY((\inst|cpu|cpu|F_pc [14] & !\inst|cpu|cpu|F_pc_plus_one[13]~27 ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|F_pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[13]~27 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'hC30C;
defparam \inst|cpu|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \inst|cpu|cpu|E_src1[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[16]~2_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[16]~2 (
// Equation(s):
// \inst|cpu|cpu|E_src2[16]~2_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [21]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[16]~2 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|E_src2[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N11
dffeas \inst|cpu|cpu|E_src2[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[16]~2_combout ),
	.asdata(\inst|cpu|cpu|D_iw [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~21 (
// Equation(s):
// \inst|cpu|cpu|Add1~21_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(\inst|cpu|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~21 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[15]~8 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[15]~8_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [21]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datad(\inst|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[15]~8 .lut_mask = 16'h5404;
defparam \inst|cpu|cpu|R_src2_lo[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N1
dffeas \inst|cpu|cpu|E_src2[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~22 (
// Equation(s):
// \inst|cpu|cpu|Add1~22_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [15])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~22 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[14]~4 (
// Equation(s):
// \inst|cpu|cpu|E_src1[14]~4_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [18]))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|D_iw [18]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[14]~4 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_src1[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \inst|cpu|cpu|E_src1[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[14]~4_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~25 (
// Equation(s):
// \inst|cpu|cpu|Add1~25_combout  = \inst|cpu|cpu|E_src2 [12] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_src2 [12]),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~25 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[11]~12 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[11]~12_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [17]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\inst|cpu|cpu|D_iw [17]),
	.datac(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datad(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[11]~12 .lut_mask = 16'h00CA;
defparam \inst|cpu|cpu|R_src2_lo[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \inst|cpu|cpu|E_src2[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~26 (
// Equation(s):
// \inst|cpu|cpu|Add1~26_combout  = \inst|cpu|cpu|E_src2 [11] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [11]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~26 .lut_mask = 16'h5A5A;
defparam \inst|cpu|cpu|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[11]~7 (
// Equation(s):
// \inst|cpu|cpu|E_src1[11]~7_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [15])))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[11]~7 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_src1[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \inst|cpu|cpu|E_src1[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[11]~7_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~27 (
// Equation(s):
// \inst|cpu|cpu|Add1~27_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(\inst|cpu|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~27 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~28 (
// Equation(s):
// \inst|cpu|cpu|Add1~28_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(\inst|cpu|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~28 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[8]~15 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[8]~15_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [14])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datad(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[8]~15 .lut_mask = 16'h00D8;
defparam \inst|cpu|cpu|R_src2_lo[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N25
dffeas \inst|cpu|cpu|E_src2[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~29 (
// Equation(s):
// \inst|cpu|cpu|Add1~29_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [8])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~29 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[6]~17 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[6]~17_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [12]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datad(\inst|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[6]~17 .lut_mask = 16'h5404;
defparam \inst|cpu|cpu|R_src2_lo[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \inst|cpu|cpu|E_src2[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~31 (
// Equation(s):
// \inst|cpu|cpu|Add1~31_combout  = \inst|cpu|cpu|E_src2 [6] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [6]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~31 .lut_mask = 16'h5A5A;
defparam \inst|cpu|cpu|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[5]~7 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[5]~7_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [11])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))))

	.dataa(\inst|cpu|cpu|D_iw [11]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[5]~7 .lut_mask = 16'h00B8;
defparam \inst|cpu|cpu|R_src2_lo[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N3
dffeas \inst|cpu|cpu|E_src2[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~17 (
// Equation(s):
// \inst|cpu|cpu|Add1~17_combout  = \inst|cpu|cpu|E_src2 [5] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src2 [5]),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~17 .lut_mask = 16'h3C3C;
defparam \inst|cpu|cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[4]~14 (
// Equation(s):
// \inst|cpu|cpu|E_src1[4]~14_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [8]))

	.dataa(\inst|cpu|cpu|D_iw [8]),
	.datab(\inst|cpu|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[4]~14 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|E_src1[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[2]~4_combout  = (\inst|cpu|cpu|F_pc [2] & (\inst|cpu|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\inst|cpu|cpu|F_pc [2] & (!\inst|cpu|cpu|F_pc_plus_one[1]~3  & VCC))
// \inst|cpu|cpu|F_pc_plus_one[2]~5  = CARRY((\inst|cpu|cpu|F_pc [2] & !\inst|cpu|cpu|F_pc_plus_one[1]~3 ))

	.dataa(\inst|cpu|cpu|F_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[1]~3 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hA50A;
defparam \inst|cpu|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y31_N9
dffeas \inst|cpu|cpu|E_src1[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[4]~14_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~1 (
// Equation(s):
// \inst|cpu|cpu|Add1~1_combout  = \inst|cpu|cpu|E_src2 [3] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [3]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~1 .lut_mask = 16'h5A5A;
defparam \inst|cpu|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~2 (
// Equation(s):
// \inst|cpu|cpu|Add1~2_combout  = \inst|cpu|cpu|E_src2 [2] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~2 .lut_mask = 16'h5A5A;
defparam \inst|cpu|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~6 (
// Equation(s):
// \inst|cpu|cpu|Add1~6_cout  = CARRY(\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|cpu|cpu|Add1~6_cout ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~6 .lut_mask = 16'h00CC;
defparam \inst|cpu|cpu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~7 (
// Equation(s):
// \inst|cpu|cpu|Add1~7_combout  = (\inst|cpu|cpu|Add1~4_combout  & ((\inst|cpu|cpu|E_src1 [0] & (\inst|cpu|cpu|Add1~6_cout  & VCC)) # (!\inst|cpu|cpu|E_src1 [0] & (!\inst|cpu|cpu|Add1~6_cout )))) # (!\inst|cpu|cpu|Add1~4_combout  & ((\inst|cpu|cpu|E_src1 
// [0] & (!\inst|cpu|cpu|Add1~6_cout )) # (!\inst|cpu|cpu|E_src1 [0] & ((\inst|cpu|cpu|Add1~6_cout ) # (GND)))))
// \inst|cpu|cpu|Add1~8  = CARRY((\inst|cpu|cpu|Add1~4_combout  & (!\inst|cpu|cpu|E_src1 [0] & !\inst|cpu|cpu|Add1~6_cout )) # (!\inst|cpu|cpu|Add1~4_combout  & ((!\inst|cpu|cpu|Add1~6_cout ) # (!\inst|cpu|cpu|E_src1 [0]))))

	.dataa(\inst|cpu|cpu|Add1~4_combout ),
	.datab(\inst|cpu|cpu|E_src1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~6_cout ),
	.combout(\inst|cpu|cpu|Add1~7_combout ),
	.cout(\inst|cpu|cpu|Add1~8 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~7 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~9 (
// Equation(s):
// \inst|cpu|cpu|Add1~9_combout  = ((\inst|cpu|cpu|E_src1 [1] $ (\inst|cpu|cpu|Add1~3_combout  $ (!\inst|cpu|cpu|Add1~8 )))) # (GND)
// \inst|cpu|cpu|Add1~10  = CARRY((\inst|cpu|cpu|E_src1 [1] & ((\inst|cpu|cpu|Add1~3_combout ) # (!\inst|cpu|cpu|Add1~8 ))) # (!\inst|cpu|cpu|E_src1 [1] & (\inst|cpu|cpu|Add1~3_combout  & !\inst|cpu|cpu|Add1~8 )))

	.dataa(\inst|cpu|cpu|E_src1 [1]),
	.datab(\inst|cpu|cpu|Add1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~8 ),
	.combout(\inst|cpu|cpu|Add1~9_combout ),
	.cout(\inst|cpu|cpu|Add1~10 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~9 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~11 (
// Equation(s):
// \inst|cpu|cpu|Add1~11_combout  = (\inst|cpu|cpu|E_src1 [2] & ((\inst|cpu|cpu|Add1~2_combout  & (\inst|cpu|cpu|Add1~10  & VCC)) # (!\inst|cpu|cpu|Add1~2_combout  & (!\inst|cpu|cpu|Add1~10 )))) # (!\inst|cpu|cpu|E_src1 [2] & ((\inst|cpu|cpu|Add1~2_combout  
// & (!\inst|cpu|cpu|Add1~10 )) # (!\inst|cpu|cpu|Add1~2_combout  & ((\inst|cpu|cpu|Add1~10 ) # (GND)))))
// \inst|cpu|cpu|Add1~12  = CARRY((\inst|cpu|cpu|E_src1 [2] & (!\inst|cpu|cpu|Add1~2_combout  & !\inst|cpu|cpu|Add1~10 )) # (!\inst|cpu|cpu|E_src1 [2] & ((!\inst|cpu|cpu|Add1~10 ) # (!\inst|cpu|cpu|Add1~2_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [2]),
	.datab(\inst|cpu|cpu|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~10 ),
	.combout(\inst|cpu|cpu|Add1~11_combout ),
	.cout(\inst|cpu|cpu|Add1~12 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~11 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~13 (
// Equation(s):
// \inst|cpu|cpu|Add1~13_combout  = ((\inst|cpu|cpu|E_src1 [3] $ (\inst|cpu|cpu|Add1~1_combout  $ (!\inst|cpu|cpu|Add1~12 )))) # (GND)
// \inst|cpu|cpu|Add1~14  = CARRY((\inst|cpu|cpu|E_src1 [3] & ((\inst|cpu|cpu|Add1~1_combout ) # (!\inst|cpu|cpu|Add1~12 ))) # (!\inst|cpu|cpu|E_src1 [3] & (\inst|cpu|cpu|Add1~1_combout  & !\inst|cpu|cpu|Add1~12 )))

	.dataa(\inst|cpu|cpu|E_src1 [3]),
	.datab(\inst|cpu|cpu|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~12 ),
	.combout(\inst|cpu|cpu|Add1~13_combout ),
	.cout(\inst|cpu|cpu|Add1~14 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~13 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~15 (
// Equation(s):
// \inst|cpu|cpu|Add1~15_combout  = (\inst|cpu|cpu|Add1~0_combout  & ((\inst|cpu|cpu|E_src1 [4] & (\inst|cpu|cpu|Add1~14  & VCC)) # (!\inst|cpu|cpu|E_src1 [4] & (!\inst|cpu|cpu|Add1~14 )))) # (!\inst|cpu|cpu|Add1~0_combout  & ((\inst|cpu|cpu|E_src1 [4] & 
// (!\inst|cpu|cpu|Add1~14 )) # (!\inst|cpu|cpu|E_src1 [4] & ((\inst|cpu|cpu|Add1~14 ) # (GND)))))
// \inst|cpu|cpu|Add1~16  = CARRY((\inst|cpu|cpu|Add1~0_combout  & (!\inst|cpu|cpu|E_src1 [4] & !\inst|cpu|cpu|Add1~14 )) # (!\inst|cpu|cpu|Add1~0_combout  & ((!\inst|cpu|cpu|Add1~14 ) # (!\inst|cpu|cpu|E_src1 [4]))))

	.dataa(\inst|cpu|cpu|Add1~0_combout ),
	.datab(\inst|cpu|cpu|E_src1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~14 ),
	.combout(\inst|cpu|cpu|Add1~15_combout ),
	.cout(\inst|cpu|cpu|Add1~16 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~15 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~18 (
// Equation(s):
// \inst|cpu|cpu|Add1~18_combout  = ((\inst|cpu|cpu|E_src1 [5] $ (\inst|cpu|cpu|Add1~17_combout  $ (!\inst|cpu|cpu|Add1~16 )))) # (GND)
// \inst|cpu|cpu|Add1~19  = CARRY((\inst|cpu|cpu|E_src1 [5] & ((\inst|cpu|cpu|Add1~17_combout ) # (!\inst|cpu|cpu|Add1~16 ))) # (!\inst|cpu|cpu|E_src1 [5] & (\inst|cpu|cpu|Add1~17_combout  & !\inst|cpu|cpu|Add1~16 )))

	.dataa(\inst|cpu|cpu|E_src1 [5]),
	.datab(\inst|cpu|cpu|Add1~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~16 ),
	.combout(\inst|cpu|cpu|Add1~18_combout ),
	.cout(\inst|cpu|cpu|Add1~19 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~18 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~32 (
// Equation(s):
// \inst|cpu|cpu|Add1~32_combout  = (\inst|cpu|cpu|E_src1 [6] & ((\inst|cpu|cpu|Add1~31_combout  & (\inst|cpu|cpu|Add1~19  & VCC)) # (!\inst|cpu|cpu|Add1~31_combout  & (!\inst|cpu|cpu|Add1~19 )))) # (!\inst|cpu|cpu|E_src1 [6] & 
// ((\inst|cpu|cpu|Add1~31_combout  & (!\inst|cpu|cpu|Add1~19 )) # (!\inst|cpu|cpu|Add1~31_combout  & ((\inst|cpu|cpu|Add1~19 ) # (GND)))))
// \inst|cpu|cpu|Add1~33  = CARRY((\inst|cpu|cpu|E_src1 [6] & (!\inst|cpu|cpu|Add1~31_combout  & !\inst|cpu|cpu|Add1~19 )) # (!\inst|cpu|cpu|E_src1 [6] & ((!\inst|cpu|cpu|Add1~19 ) # (!\inst|cpu|cpu|Add1~31_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [6]),
	.datab(\inst|cpu|cpu|Add1~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~19 ),
	.combout(\inst|cpu|cpu|Add1~32_combout ),
	.cout(\inst|cpu|cpu|Add1~33 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~32 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~34 (
// Equation(s):
// \inst|cpu|cpu|Add1~34_combout  = ((\inst|cpu|cpu|Add1~30_combout  $ (\inst|cpu|cpu|E_src1 [7] $ (!\inst|cpu|cpu|Add1~33 )))) # (GND)
// \inst|cpu|cpu|Add1~35  = CARRY((\inst|cpu|cpu|Add1~30_combout  & ((\inst|cpu|cpu|E_src1 [7]) # (!\inst|cpu|cpu|Add1~33 ))) # (!\inst|cpu|cpu|Add1~30_combout  & (\inst|cpu|cpu|E_src1 [7] & !\inst|cpu|cpu|Add1~33 )))

	.dataa(\inst|cpu|cpu|Add1~30_combout ),
	.datab(\inst|cpu|cpu|E_src1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~33 ),
	.combout(\inst|cpu|cpu|Add1~34_combout ),
	.cout(\inst|cpu|cpu|Add1~35 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~34 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~36 (
// Equation(s):
// \inst|cpu|cpu|Add1~36_combout  = (\inst|cpu|cpu|E_src1 [8] & ((\inst|cpu|cpu|Add1~29_combout  & (\inst|cpu|cpu|Add1~35  & VCC)) # (!\inst|cpu|cpu|Add1~29_combout  & (!\inst|cpu|cpu|Add1~35 )))) # (!\inst|cpu|cpu|E_src1 [8] & 
// ((\inst|cpu|cpu|Add1~29_combout  & (!\inst|cpu|cpu|Add1~35 )) # (!\inst|cpu|cpu|Add1~29_combout  & ((\inst|cpu|cpu|Add1~35 ) # (GND)))))
// \inst|cpu|cpu|Add1~37  = CARRY((\inst|cpu|cpu|E_src1 [8] & (!\inst|cpu|cpu|Add1~29_combout  & !\inst|cpu|cpu|Add1~35 )) # (!\inst|cpu|cpu|E_src1 [8] & ((!\inst|cpu|cpu|Add1~35 ) # (!\inst|cpu|cpu|Add1~29_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [8]),
	.datab(\inst|cpu|cpu|Add1~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~35 ),
	.combout(\inst|cpu|cpu|Add1~36_combout ),
	.cout(\inst|cpu|cpu|Add1~37 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~36 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~38 (
// Equation(s):
// \inst|cpu|cpu|Add1~38_combout  = ((\inst|cpu|cpu|E_src1 [9] $ (\inst|cpu|cpu|Add1~28_combout  $ (!\inst|cpu|cpu|Add1~37 )))) # (GND)
// \inst|cpu|cpu|Add1~39  = CARRY((\inst|cpu|cpu|E_src1 [9] & ((\inst|cpu|cpu|Add1~28_combout ) # (!\inst|cpu|cpu|Add1~37 ))) # (!\inst|cpu|cpu|E_src1 [9] & (\inst|cpu|cpu|Add1~28_combout  & !\inst|cpu|cpu|Add1~37 )))

	.dataa(\inst|cpu|cpu|E_src1 [9]),
	.datab(\inst|cpu|cpu|Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~37 ),
	.combout(\inst|cpu|cpu|Add1~38_combout ),
	.cout(\inst|cpu|cpu|Add1~39 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~38 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~40 (
// Equation(s):
// \inst|cpu|cpu|Add1~40_combout  = (\inst|cpu|cpu|E_src1 [10] & ((\inst|cpu|cpu|Add1~27_combout  & (\inst|cpu|cpu|Add1~39  & VCC)) # (!\inst|cpu|cpu|Add1~27_combout  & (!\inst|cpu|cpu|Add1~39 )))) # (!\inst|cpu|cpu|E_src1 [10] & 
// ((\inst|cpu|cpu|Add1~27_combout  & (!\inst|cpu|cpu|Add1~39 )) # (!\inst|cpu|cpu|Add1~27_combout  & ((\inst|cpu|cpu|Add1~39 ) # (GND)))))
// \inst|cpu|cpu|Add1~41  = CARRY((\inst|cpu|cpu|E_src1 [10] & (!\inst|cpu|cpu|Add1~27_combout  & !\inst|cpu|cpu|Add1~39 )) # (!\inst|cpu|cpu|E_src1 [10] & ((!\inst|cpu|cpu|Add1~39 ) # (!\inst|cpu|cpu|Add1~27_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [10]),
	.datab(\inst|cpu|cpu|Add1~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~39 ),
	.combout(\inst|cpu|cpu|Add1~40_combout ),
	.cout(\inst|cpu|cpu|Add1~41 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~40 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~42 (
// Equation(s):
// \inst|cpu|cpu|Add1~42_combout  = ((\inst|cpu|cpu|Add1~26_combout  $ (\inst|cpu|cpu|E_src1 [11] $ (!\inst|cpu|cpu|Add1~41 )))) # (GND)
// \inst|cpu|cpu|Add1~43  = CARRY((\inst|cpu|cpu|Add1~26_combout  & ((\inst|cpu|cpu|E_src1 [11]) # (!\inst|cpu|cpu|Add1~41 ))) # (!\inst|cpu|cpu|Add1~26_combout  & (\inst|cpu|cpu|E_src1 [11] & !\inst|cpu|cpu|Add1~41 )))

	.dataa(\inst|cpu|cpu|Add1~26_combout ),
	.datab(\inst|cpu|cpu|E_src1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~41 ),
	.combout(\inst|cpu|cpu|Add1~42_combout ),
	.cout(\inst|cpu|cpu|Add1~43 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~42 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~44 (
// Equation(s):
// \inst|cpu|cpu|Add1~44_combout  = (\inst|cpu|cpu|E_src1 [12] & ((\inst|cpu|cpu|Add1~25_combout  & (\inst|cpu|cpu|Add1~43  & VCC)) # (!\inst|cpu|cpu|Add1~25_combout  & (!\inst|cpu|cpu|Add1~43 )))) # (!\inst|cpu|cpu|E_src1 [12] & 
// ((\inst|cpu|cpu|Add1~25_combout  & (!\inst|cpu|cpu|Add1~43 )) # (!\inst|cpu|cpu|Add1~25_combout  & ((\inst|cpu|cpu|Add1~43 ) # (GND)))))
// \inst|cpu|cpu|Add1~45  = CARRY((\inst|cpu|cpu|E_src1 [12] & (!\inst|cpu|cpu|Add1~25_combout  & !\inst|cpu|cpu|Add1~43 )) # (!\inst|cpu|cpu|E_src1 [12] & ((!\inst|cpu|cpu|Add1~43 ) # (!\inst|cpu|cpu|Add1~25_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [12]),
	.datab(\inst|cpu|cpu|Add1~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~43 ),
	.combout(\inst|cpu|cpu|Add1~44_combout ),
	.cout(\inst|cpu|cpu|Add1~45 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~44 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~46 (
// Equation(s):
// \inst|cpu|cpu|Add1~46_combout  = ((\inst|cpu|cpu|Add1~24_combout  $ (\inst|cpu|cpu|E_src1 [13] $ (!\inst|cpu|cpu|Add1~45 )))) # (GND)
// \inst|cpu|cpu|Add1~47  = CARRY((\inst|cpu|cpu|Add1~24_combout  & ((\inst|cpu|cpu|E_src1 [13]) # (!\inst|cpu|cpu|Add1~45 ))) # (!\inst|cpu|cpu|Add1~24_combout  & (\inst|cpu|cpu|E_src1 [13] & !\inst|cpu|cpu|Add1~45 )))

	.dataa(\inst|cpu|cpu|Add1~24_combout ),
	.datab(\inst|cpu|cpu|E_src1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~45 ),
	.combout(\inst|cpu|cpu|Add1~46_combout ),
	.cout(\inst|cpu|cpu|Add1~47 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~46 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~48 (
// Equation(s):
// \inst|cpu|cpu|Add1~48_combout  = (\inst|cpu|cpu|Add1~23_combout  & ((\inst|cpu|cpu|E_src1 [14] & (\inst|cpu|cpu|Add1~47  & VCC)) # (!\inst|cpu|cpu|E_src1 [14] & (!\inst|cpu|cpu|Add1~47 )))) # (!\inst|cpu|cpu|Add1~23_combout  & ((\inst|cpu|cpu|E_src1 [14] 
// & (!\inst|cpu|cpu|Add1~47 )) # (!\inst|cpu|cpu|E_src1 [14] & ((\inst|cpu|cpu|Add1~47 ) # (GND)))))
// \inst|cpu|cpu|Add1~49  = CARRY((\inst|cpu|cpu|Add1~23_combout  & (!\inst|cpu|cpu|E_src1 [14] & !\inst|cpu|cpu|Add1~47 )) # (!\inst|cpu|cpu|Add1~23_combout  & ((!\inst|cpu|cpu|Add1~47 ) # (!\inst|cpu|cpu|E_src1 [14]))))

	.dataa(\inst|cpu|cpu|Add1~23_combout ),
	.datab(\inst|cpu|cpu|E_src1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~47 ),
	.combout(\inst|cpu|cpu|Add1~48_combout ),
	.cout(\inst|cpu|cpu|Add1~49 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~48 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~50 (
// Equation(s):
// \inst|cpu|cpu|Add1~50_combout  = ((\inst|cpu|cpu|E_src1 [15] $ (\inst|cpu|cpu|Add1~22_combout  $ (!\inst|cpu|cpu|Add1~49 )))) # (GND)
// \inst|cpu|cpu|Add1~51  = CARRY((\inst|cpu|cpu|E_src1 [15] & ((\inst|cpu|cpu|Add1~22_combout ) # (!\inst|cpu|cpu|Add1~49 ))) # (!\inst|cpu|cpu|E_src1 [15] & (\inst|cpu|cpu|Add1~22_combout  & !\inst|cpu|cpu|Add1~49 )))

	.dataa(\inst|cpu|cpu|E_src1 [15]),
	.datab(\inst|cpu|cpu|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~49 ),
	.combout(\inst|cpu|cpu|Add1~50_combout ),
	.cout(\inst|cpu|cpu|Add1~51 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~50 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~52 (
// Equation(s):
// \inst|cpu|cpu|Add1~52_combout  = (\inst|cpu|cpu|E_src1 [16] & ((\inst|cpu|cpu|Add1~21_combout  & (\inst|cpu|cpu|Add1~51  & VCC)) # (!\inst|cpu|cpu|Add1~21_combout  & (!\inst|cpu|cpu|Add1~51 )))) # (!\inst|cpu|cpu|E_src1 [16] & 
// ((\inst|cpu|cpu|Add1~21_combout  & (!\inst|cpu|cpu|Add1~51 )) # (!\inst|cpu|cpu|Add1~21_combout  & ((\inst|cpu|cpu|Add1~51 ) # (GND)))))
// \inst|cpu|cpu|Add1~53  = CARRY((\inst|cpu|cpu|E_src1 [16] & (!\inst|cpu|cpu|Add1~21_combout  & !\inst|cpu|cpu|Add1~51 )) # (!\inst|cpu|cpu|E_src1 [16] & ((!\inst|cpu|cpu|Add1~51 ) # (!\inst|cpu|cpu|Add1~21_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [16]),
	.datab(\inst|cpu|cpu|Add1~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~51 ),
	.combout(\inst|cpu|cpu|Add1~52_combout ),
	.cout(\inst|cpu|cpu|Add1~53 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~52 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[14]~8 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[14]~8_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\inst|cpu|cpu|Add1~52_combout )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\inst|cpu|cpu|F_pc_plus_one[14]~28_combout )))))

	.dataa(\inst|cpu|cpu|Add1~52_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\inst|cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[14]~8 .lut_mask = 16'h2320;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N29
dffeas \inst|cpu|cpu|F_pc[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[14]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[15]~30 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[15]~30_combout  = (\inst|cpu|cpu|F_pc [15] & ((\inst|cpu|cpu|F_pc_plus_one[14]~29 ) # (GND))) # (!\inst|cpu|cpu|F_pc [15] & (!\inst|cpu|cpu|F_pc_plus_one[14]~29 ))
// \inst|cpu|cpu|F_pc_plus_one[15]~31  = CARRY((\inst|cpu|cpu|F_pc [15]) # (!\inst|cpu|cpu|F_pc_plus_one[14]~29 ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|F_pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[14]~29 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[15]~31 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'hC3CF;
defparam \inst|cpu|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N3
dffeas \inst|cpu|cpu|E_src1[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[17]~1_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~54 (
// Equation(s):
// \inst|cpu|cpu|Add1~54_combout  = ((\inst|cpu|cpu|Add1~20_combout  $ (\inst|cpu|cpu|E_src1 [17] $ (!\inst|cpu|cpu|Add1~53 )))) # (GND)
// \inst|cpu|cpu|Add1~55  = CARRY((\inst|cpu|cpu|Add1~20_combout  & ((\inst|cpu|cpu|E_src1 [17]) # (!\inst|cpu|cpu|Add1~53 ))) # (!\inst|cpu|cpu|Add1~20_combout  & (\inst|cpu|cpu|E_src1 [17] & !\inst|cpu|cpu|Add1~53 )))

	.dataa(\inst|cpu|cpu|Add1~20_combout ),
	.datab(\inst|cpu|cpu|E_src1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~53 ),
	.combout(\inst|cpu|cpu|Add1~54_combout ),
	.cout(\inst|cpu|cpu|Add1~55 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~54 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[15]~6 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[15]~6_combout  = (!\inst|cpu|cpu|R_ctrl_break~q  & \inst|cpu|cpu|F_pc_plus_one[15]~30_combout )

	.dataa(\inst|cpu|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[15]~6 .lut_mask = 16'h5050;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[15]~7 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[15]~7_combout  = (!\inst|cpu|cpu|R_ctrl_exception~q  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (!\inst|cpu|cpu|Add1~54_combout )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((!\inst|cpu|cpu|F_pc_no_crst_nxt[15]~6_combout )))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\inst|cpu|cpu|Add1~54_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_exception~q ),
	.datad(\inst|cpu|cpu|F_pc_no_crst_nxt[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[15]~7 .lut_mask = 16'h0207;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N9
dffeas \inst|cpu|cpu|F_pc[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[15]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[16]~32 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[16]~32_combout  = \inst|cpu|cpu|F_pc_plus_one[15]~31  $ (!\inst|cpu|cpu|F_pc [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|F_pc [16]),
	.cin(\inst|cpu|cpu|F_pc_plus_one[15]~31 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[16]~32 .lut_mask = 16'hF00F;
defparam \inst|cpu|cpu|F_pc_plus_one[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \inst|cpu|cpu|E_src1[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[18]~0_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[16]~32_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~56 (
// Equation(s):
// \inst|cpu|cpu|Add1~56_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(\inst|cpu|cpu|E_src2 [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~56 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~57 (
// Equation(s):
// \inst|cpu|cpu|Add1~57_combout  = (\inst|cpu|cpu|E_src1 [18] & ((\inst|cpu|cpu|Add1~56_combout  & (\inst|cpu|cpu|Add1~55  & VCC)) # (!\inst|cpu|cpu|Add1~56_combout  & (!\inst|cpu|cpu|Add1~55 )))) # (!\inst|cpu|cpu|E_src1 [18] & 
// ((\inst|cpu|cpu|Add1~56_combout  & (!\inst|cpu|cpu|Add1~55 )) # (!\inst|cpu|cpu|Add1~56_combout  & ((\inst|cpu|cpu|Add1~55 ) # (GND)))))
// \inst|cpu|cpu|Add1~58  = CARRY((\inst|cpu|cpu|E_src1 [18] & (!\inst|cpu|cpu|Add1~56_combout  & !\inst|cpu|cpu|Add1~55 )) # (!\inst|cpu|cpu|E_src1 [18] & ((!\inst|cpu|cpu|Add1~55 ) # (!\inst|cpu|cpu|Add1~56_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [18]),
	.datab(\inst|cpu|cpu|Add1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~55 ),
	.combout(\inst|cpu|cpu|Add1~57_combout ),
	.cout(\inst|cpu|cpu|Add1~58 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~57 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~72 (
// Equation(s):
// \inst|cpu|cpu|Add1~72_combout  = ((\inst|cpu|cpu|Add1~71_combout  $ (\inst|cpu|cpu|E_src1 [19] $ (!\inst|cpu|cpu|Add1~58 )))) # (GND)
// \inst|cpu|cpu|Add1~73  = CARRY((\inst|cpu|cpu|Add1~71_combout  & ((\inst|cpu|cpu|E_src1 [19]) # (!\inst|cpu|cpu|Add1~58 ))) # (!\inst|cpu|cpu|Add1~71_combout  & (\inst|cpu|cpu|E_src1 [19] & !\inst|cpu|cpu|Add1~58 )))

	.dataa(\inst|cpu|cpu|Add1~71_combout ),
	.datab(\inst|cpu|cpu|E_src1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~58 ),
	.combout(\inst|cpu|cpu|Add1~72_combout ),
	.cout(\inst|cpu|cpu|Add1~73 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~74 (
// Equation(s):
// \inst|cpu|cpu|Add1~74_combout  = (\inst|cpu|cpu|Add1~70_combout  & ((\inst|cpu|cpu|E_src1 [20] & (\inst|cpu|cpu|Add1~73  & VCC)) # (!\inst|cpu|cpu|E_src1 [20] & (!\inst|cpu|cpu|Add1~73 )))) # (!\inst|cpu|cpu|Add1~70_combout  & ((\inst|cpu|cpu|E_src1 [20] 
// & (!\inst|cpu|cpu|Add1~73 )) # (!\inst|cpu|cpu|E_src1 [20] & ((\inst|cpu|cpu|Add1~73 ) # (GND)))))
// \inst|cpu|cpu|Add1~75  = CARRY((\inst|cpu|cpu|Add1~70_combout  & (!\inst|cpu|cpu|E_src1 [20] & !\inst|cpu|cpu|Add1~73 )) # (!\inst|cpu|cpu|Add1~70_combout  & ((!\inst|cpu|cpu|Add1~73 ) # (!\inst|cpu|cpu|E_src1 [20]))))

	.dataa(\inst|cpu|cpu|Add1~70_combout ),
	.datab(\inst|cpu|cpu|E_src1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~73 ),
	.combout(\inst|cpu|cpu|Add1~74_combout ),
	.cout(\inst|cpu|cpu|Add1~75 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~76 (
// Equation(s):
// \inst|cpu|cpu|Add1~76_combout  = ((\inst|cpu|cpu|Add1~69_combout  $ (\inst|cpu|cpu|E_src1 [21] $ (!\inst|cpu|cpu|Add1~75 )))) # (GND)
// \inst|cpu|cpu|Add1~77  = CARRY((\inst|cpu|cpu|Add1~69_combout  & ((\inst|cpu|cpu|E_src1 [21]) # (!\inst|cpu|cpu|Add1~75 ))) # (!\inst|cpu|cpu|Add1~69_combout  & (\inst|cpu|cpu|E_src1 [21] & !\inst|cpu|cpu|Add1~75 )))

	.dataa(\inst|cpu|cpu|Add1~69_combout ),
	.datab(\inst|cpu|cpu|E_src1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~75 ),
	.combout(\inst|cpu|cpu|Add1~76_combout ),
	.cout(\inst|cpu|cpu|Add1~77 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~78 (
// Equation(s):
// \inst|cpu|cpu|Add1~78_combout  = (\inst|cpu|cpu|E_src1 [22] & ((\inst|cpu|cpu|Add1~68_combout  & (\inst|cpu|cpu|Add1~77  & VCC)) # (!\inst|cpu|cpu|Add1~68_combout  & (!\inst|cpu|cpu|Add1~77 )))) # (!\inst|cpu|cpu|E_src1 [22] & 
// ((\inst|cpu|cpu|Add1~68_combout  & (!\inst|cpu|cpu|Add1~77 )) # (!\inst|cpu|cpu|Add1~68_combout  & ((\inst|cpu|cpu|Add1~77 ) # (GND)))))
// \inst|cpu|cpu|Add1~79  = CARRY((\inst|cpu|cpu|E_src1 [22] & (!\inst|cpu|cpu|Add1~68_combout  & !\inst|cpu|cpu|Add1~77 )) # (!\inst|cpu|cpu|E_src1 [22] & ((!\inst|cpu|cpu|Add1~77 ) # (!\inst|cpu|cpu|Add1~68_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [22]),
	.datab(\inst|cpu|cpu|Add1~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~77 ),
	.combout(\inst|cpu|cpu|Add1~78_combout ),
	.cout(\inst|cpu|cpu|Add1~79 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~80 (
// Equation(s):
// \inst|cpu|cpu|Add1~80_combout  = ((\inst|cpu|cpu|Add1~67_combout  $ (\inst|cpu|cpu|E_src1 [23] $ (!\inst|cpu|cpu|Add1~79 )))) # (GND)
// \inst|cpu|cpu|Add1~81  = CARRY((\inst|cpu|cpu|Add1~67_combout  & ((\inst|cpu|cpu|E_src1 [23]) # (!\inst|cpu|cpu|Add1~79 ))) # (!\inst|cpu|cpu|Add1~67_combout  & (\inst|cpu|cpu|E_src1 [23] & !\inst|cpu|cpu|Add1~79 )))

	.dataa(\inst|cpu|cpu|Add1~67_combout ),
	.datab(\inst|cpu|cpu|E_src1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~79 ),
	.combout(\inst|cpu|cpu|Add1~80_combout ),
	.cout(\inst|cpu|cpu|Add1~81 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~82 (
// Equation(s):
// \inst|cpu|cpu|Add1~82_combout  = (\inst|cpu|cpu|E_src1 [24] & ((\inst|cpu|cpu|Add1~66_combout  & (\inst|cpu|cpu|Add1~81  & VCC)) # (!\inst|cpu|cpu|Add1~66_combout  & (!\inst|cpu|cpu|Add1~81 )))) # (!\inst|cpu|cpu|E_src1 [24] & 
// ((\inst|cpu|cpu|Add1~66_combout  & (!\inst|cpu|cpu|Add1~81 )) # (!\inst|cpu|cpu|Add1~66_combout  & ((\inst|cpu|cpu|Add1~81 ) # (GND)))))
// \inst|cpu|cpu|Add1~83  = CARRY((\inst|cpu|cpu|E_src1 [24] & (!\inst|cpu|cpu|Add1~66_combout  & !\inst|cpu|cpu|Add1~81 )) # (!\inst|cpu|cpu|E_src1 [24] & ((!\inst|cpu|cpu|Add1~81 ) # (!\inst|cpu|cpu|Add1~66_combout ))))

	.dataa(\inst|cpu|cpu|E_src1 [24]),
	.datab(\inst|cpu|cpu|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~81 ),
	.combout(\inst|cpu|cpu|Add1~82_combout ),
	.cout(\inst|cpu|cpu|Add1~83 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~84 (
// Equation(s):
// \inst|cpu|cpu|Add1~84_combout  = ((\inst|cpu|cpu|Add1~65_combout  $ (\inst|cpu|cpu|E_src1 [25] $ (!\inst|cpu|cpu|Add1~83 )))) # (GND)
// \inst|cpu|cpu|Add1~85  = CARRY((\inst|cpu|cpu|Add1~65_combout  & ((\inst|cpu|cpu|E_src1 [25]) # (!\inst|cpu|cpu|Add1~83 ))) # (!\inst|cpu|cpu|Add1~65_combout  & (\inst|cpu|cpu|E_src1 [25] & !\inst|cpu|cpu|Add1~83 )))

	.dataa(\inst|cpu|cpu|Add1~65_combout ),
	.datab(\inst|cpu|cpu|E_src1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~83 ),
	.combout(\inst|cpu|cpu|Add1~84_combout ),
	.cout(\inst|cpu|cpu|Add1~85 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~86 (
// Equation(s):
// \inst|cpu|cpu|Add1~86_combout  = (\inst|cpu|cpu|Add1~64_combout  & ((\inst|cpu|cpu|E_src1 [26] & (\inst|cpu|cpu|Add1~85  & VCC)) # (!\inst|cpu|cpu|E_src1 [26] & (!\inst|cpu|cpu|Add1~85 )))) # (!\inst|cpu|cpu|Add1~64_combout  & ((\inst|cpu|cpu|E_src1 [26] 
// & (!\inst|cpu|cpu|Add1~85 )) # (!\inst|cpu|cpu|E_src1 [26] & ((\inst|cpu|cpu|Add1~85 ) # (GND)))))
// \inst|cpu|cpu|Add1~87  = CARRY((\inst|cpu|cpu|Add1~64_combout  & (!\inst|cpu|cpu|E_src1 [26] & !\inst|cpu|cpu|Add1~85 )) # (!\inst|cpu|cpu|Add1~64_combout  & ((!\inst|cpu|cpu|Add1~85 ) # (!\inst|cpu|cpu|E_src1 [26]))))

	.dataa(\inst|cpu|cpu|Add1~64_combout ),
	.datab(\inst|cpu|cpu|E_src1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~85 ),
	.combout(\inst|cpu|cpu|Add1~86_combout ),
	.cout(\inst|cpu|cpu|Add1~87 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~88 (
// Equation(s):
// \inst|cpu|cpu|Add1~88_combout  = ((\inst|cpu|cpu|Add1~63_combout  $ (\inst|cpu|cpu|E_src1 [27] $ (!\inst|cpu|cpu|Add1~87 )))) # (GND)
// \inst|cpu|cpu|Add1~89  = CARRY((\inst|cpu|cpu|Add1~63_combout  & ((\inst|cpu|cpu|E_src1 [27]) # (!\inst|cpu|cpu|Add1~87 ))) # (!\inst|cpu|cpu|Add1~63_combout  & (\inst|cpu|cpu|E_src1 [27] & !\inst|cpu|cpu|Add1~87 )))

	.dataa(\inst|cpu|cpu|Add1~63_combout ),
	.datab(\inst|cpu|cpu|E_src1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~87 ),
	.combout(\inst|cpu|cpu|Add1~88_combout ),
	.cout(\inst|cpu|cpu|Add1~89 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~90 (
// Equation(s):
// \inst|cpu|cpu|Add1~90_combout  = (\inst|cpu|cpu|Add1~62_combout  & ((\inst|cpu|cpu|E_src1 [28] & (\inst|cpu|cpu|Add1~89  & VCC)) # (!\inst|cpu|cpu|E_src1 [28] & (!\inst|cpu|cpu|Add1~89 )))) # (!\inst|cpu|cpu|Add1~62_combout  & ((\inst|cpu|cpu|E_src1 [28] 
// & (!\inst|cpu|cpu|Add1~89 )) # (!\inst|cpu|cpu|E_src1 [28] & ((\inst|cpu|cpu|Add1~89 ) # (GND)))))
// \inst|cpu|cpu|Add1~91  = CARRY((\inst|cpu|cpu|Add1~62_combout  & (!\inst|cpu|cpu|E_src1 [28] & !\inst|cpu|cpu|Add1~89 )) # (!\inst|cpu|cpu|Add1~62_combout  & ((!\inst|cpu|cpu|Add1~89 ) # (!\inst|cpu|cpu|E_src1 [28]))))

	.dataa(\inst|cpu|cpu|Add1~62_combout ),
	.datab(\inst|cpu|cpu|E_src1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~89 ),
	.combout(\inst|cpu|cpu|Add1~90_combout ),
	.cout(\inst|cpu|cpu|Add1~91 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~92 (
// Equation(s):
// \inst|cpu|cpu|Add1~92_combout  = ((\inst|cpu|cpu|E_src1 [29] $ (\inst|cpu|cpu|Add1~61_combout  $ (!\inst|cpu|cpu|Add1~91 )))) # (GND)
// \inst|cpu|cpu|Add1~93  = CARRY((\inst|cpu|cpu|E_src1 [29] & ((\inst|cpu|cpu|Add1~61_combout ) # (!\inst|cpu|cpu|Add1~91 ))) # (!\inst|cpu|cpu|E_src1 [29] & (\inst|cpu|cpu|Add1~61_combout  & !\inst|cpu|cpu|Add1~91 )))

	.dataa(\inst|cpu|cpu|E_src1 [29]),
	.datab(\inst|cpu|cpu|Add1~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~91 ),
	.combout(\inst|cpu|cpu|Add1~92_combout ),
	.cout(\inst|cpu|cpu|Add1~93 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~94 (
// Equation(s):
// \inst|cpu|cpu|Add1~94_combout  = (\inst|cpu|cpu|Add1~60_combout  & ((\inst|cpu|cpu|E_src1 [30] & (\inst|cpu|cpu|Add1~93  & VCC)) # (!\inst|cpu|cpu|E_src1 [30] & (!\inst|cpu|cpu|Add1~93 )))) # (!\inst|cpu|cpu|Add1~60_combout  & ((\inst|cpu|cpu|E_src1 [30] 
// & (!\inst|cpu|cpu|Add1~93 )) # (!\inst|cpu|cpu|E_src1 [30] & ((\inst|cpu|cpu|Add1~93 ) # (GND)))))
// \inst|cpu|cpu|Add1~95  = CARRY((\inst|cpu|cpu|Add1~60_combout  & (!\inst|cpu|cpu|E_src1 [30] & !\inst|cpu|cpu|Add1~93 )) # (!\inst|cpu|cpu|Add1~60_combout  & ((!\inst|cpu|cpu|Add1~93 ) # (!\inst|cpu|cpu|E_src1 [30]))))

	.dataa(\inst|cpu|cpu|Add1~60_combout ),
	.datab(\inst|cpu|cpu|E_src1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~93 ),
	.combout(\inst|cpu|cpu|Add1~94_combout ),
	.cout(\inst|cpu|cpu|Add1~95 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \inst|cpu|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~96 (
// Equation(s):
// \inst|cpu|cpu|Add1~96_combout  = ((\inst|cpu|cpu|Add1~59_combout  $ (\inst|cpu|cpu|E_arith_src1 [31] $ (!\inst|cpu|cpu|Add1~95 )))) # (GND)
// \inst|cpu|cpu|Add1~97  = CARRY((\inst|cpu|cpu|Add1~59_combout  & ((\inst|cpu|cpu|E_arith_src1 [31]) # (!\inst|cpu|cpu|Add1~95 ))) # (!\inst|cpu|cpu|Add1~59_combout  & (\inst|cpu|cpu|E_arith_src1 [31] & !\inst|cpu|cpu|Add1~95 )))

	.dataa(\inst|cpu|cpu|Add1~59_combout ),
	.datab(\inst|cpu|cpu|E_arith_src1 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|Add1~95 ),
	.combout(\inst|cpu|cpu|Add1~96_combout ),
	.cout(\inst|cpu|cpu|Add1~97 ));
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \inst|cpu|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[31]~18 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[31]~18_combout  = (\inst|cpu|cpu|E_src1 [31] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [31]))))) # (!\inst|cpu|cpu|E_src1 [31] & ((\inst|cpu|cpu|R_logic_op [1] & 
// ((\inst|cpu|cpu|E_src2 [31]))) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|E_src2 [31]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|R_logic_op [1]),
	.datac(\inst|cpu|cpu|E_src1 [31]),
	.datad(\inst|cpu|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[31]~18 .lut_mask = 16'h6CC1;
defparam \inst|cpu|cpu|E_logic_result[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[31]~21 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[31]~21_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[31]~18_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~96_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|Add1~96_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[31]~18_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[31]~21 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|W_alu_result[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_rot_right~0_combout  = (\inst|cpu|cpu|D_iw [12] & ((\inst|cpu|cpu|D_iw [15]) # ((!\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [11]))))

	.dataa(\inst|cpu|cpu|D_iw [15]),
	.datab(\inst|cpu|cpu|D_iw [16]),
	.datac(\inst|cpu|cpu|D_iw [12]),
	.datad(\inst|cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 16'hB0A0;
defparam \inst|cpu|cpu|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_rot_right~1_combout  = (\inst|cpu|cpu|D_iw [14] & (\inst|cpu|cpu|Equal0~7_combout  & (!\inst|cpu|cpu|D_iw [13] & \inst|cpu|cpu|D_ctrl_shift_rot_right~0_combout )))

	.dataa(\inst|cpu|cpu|D_iw [14]),
	.datab(\inst|cpu|cpu|Equal0~7_combout ),
	.datac(\inst|cpu|cpu|D_iw [13]),
	.datad(\inst|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 16'h0800;
defparam \inst|cpu|cpu|D_ctrl_shift_rot_right~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N21
dffeas \inst|cpu|cpu|R_ctrl_shift_rot_right (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~7 (
// Equation(s):
// \inst|cpu|cpu|Equal62~7_combout  = (\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~7 .lut_mask = 16'h0008;
defparam \inst|cpu|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|R_ctrl_rot_right_nxt~0_combout  = (\inst|cpu|cpu|Equal0~7_combout  & (\inst|cpu|cpu|D_iw [14] & (\inst|cpu|cpu|Equal62~7_combout  & !\inst|cpu|cpu|D_iw [15])))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~7_combout ),
	.datad(\inst|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h0080;
defparam \inst|cpu|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \inst|cpu|cpu|R_ctrl_rot_right (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_logical~0_combout  = (!\inst|cpu|cpu|D_iw [16] & (!\inst|cpu|cpu|D_iw [13] & \inst|cpu|cpu|D_iw [12]))

	.dataa(\inst|cpu|cpu|D_iw [16]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [13]),
	.datad(\inst|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h0500;
defparam \inst|cpu|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_logical~1_combout  = (\inst|cpu|cpu|D_iw [14] & ((\inst|cpu|cpu|Equal62~7_combout ) # ((\inst|cpu|cpu|Equal62~4_combout )))) # (!\inst|cpu|cpu|D_iw [14] & (((\inst|cpu|cpu|D_ctrl_shift_logical~0_combout ))))

	.dataa(\inst|cpu|cpu|Equal62~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.datad(\inst|cpu|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hFCB8;
defparam \inst|cpu|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_logical~2_combout  = (\inst|cpu|cpu|Equal0~7_combout  & (\inst|cpu|cpu|D_iw [15] & \inst|cpu|cpu|D_ctrl_shift_logical~1_combout ))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'h8800;
defparam \inst|cpu|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \inst|cpu|cpu|R_ctrl_shift_logical (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_fill_bit~0_combout  = (!\inst|cpu|cpu|R_ctrl_shift_logical~q  & ((\inst|cpu|cpu|R_ctrl_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [0]))) # (!\inst|cpu|cpu|R_ctrl_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [31]))))

	.dataa(\inst|cpu|cpu|R_ctrl_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [31]),
	.datac(\inst|cpu|cpu|E_shift_rot_result [0]),
	.datad(\inst|cpu|cpu|R_ctrl_shift_logical~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h00E4;
defparam \inst|cpu|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[0]~19 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [1])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_fill_bit~0_combout )))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[0]~19 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \inst|cpu|cpu|E_shift_rot_result[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[1]~18 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [2])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [0])))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[1]~18 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \inst|cpu|cpu|E_shift_rot_result[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[2]~16 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [3])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [1])))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [3]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[2]~16 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \inst|cpu|cpu|E_shift_rot_result[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[3]~15 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [4]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [2]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[3]~15 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \inst|cpu|cpu|E_shift_rot_result[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[4]~0 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [5]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [3]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[4]~0 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \inst|cpu|cpu|E_shift_rot_result[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[5]~1 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [6]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [4]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[5]~1 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \inst|cpu|cpu|E_shift_rot_result[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[6]~12 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [7])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [5])))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[6]~12 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \inst|cpu|cpu|E_shift_rot_result[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[7]~13 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[7]~13_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [8])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [6])))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[7]~13 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \inst|cpu|cpu|E_shift_rot_result[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[7]~13_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[8]~9 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[8]~9_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [9]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [7]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[8]~9 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \inst|cpu|cpu|E_shift_rot_result[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[8]~9_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[9]~8 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[9]~8_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [10]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [8]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[9]~8 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \inst|cpu|cpu|E_shift_rot_result[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[10]~7 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [11])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [9])))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [11]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[10]~7 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \inst|cpu|cpu|E_shift_rot_result[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[11]~6 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[11]~6_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [12])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [10])))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [12]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[11]~6 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N3
dffeas \inst|cpu|cpu|E_shift_rot_result[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[11]~6_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[12]~11 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[12]~11_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [13]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [11]))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [11]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[12]~11 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \inst|cpu|cpu|E_shift_rot_result[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[12]~11_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[13]~14 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[13]~14_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [14]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [12]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [12]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[13]~14 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \inst|cpu|cpu|E_shift_rot_result[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[13]~14_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[14]~5 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [15]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [13]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[14]~5 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N17
dffeas \inst|cpu|cpu|E_shift_rot_result[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[15]~4 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [16]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [14]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[15]~4 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \inst|cpu|cpu|E_shift_rot_result[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[16]~3 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [17])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [15])))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[16]~3 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \inst|cpu|cpu|E_shift_rot_result[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [16]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[17]~2 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [18]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [16]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [16]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[17]~2 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \inst|cpu|cpu|E_shift_rot_result[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [17]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[18]~10 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[18]~10_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [19])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [17])))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[18]~10 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \inst|cpu|cpu|E_shift_rot_result[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[18]~10_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [18]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[19]~17 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [20])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [18])))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [20]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[19]~17 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \inst|cpu|cpu|E_shift_rot_result[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [19]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[20]~20 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [21]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [19]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_result [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[20]~20 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \inst|cpu|cpu|E_shift_rot_result[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [20]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [22]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [20]))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [20]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [22]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[21]~22 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \inst|cpu|cpu|E_shift_rot_result[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [21]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[22]~24 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [23])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [21])))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [23]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[22]~24 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \inst|cpu|cpu|E_shift_rot_result[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [22]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[23]~31 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [24]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [22]))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [22]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [24]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[23]~31 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \inst|cpu|cpu|E_shift_rot_result[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [23]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[24]~30 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [25])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [23])))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [25]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [23]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[24]~30 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \inst|cpu|cpu|E_shift_rot_result[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [24]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[25]~29 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [26])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [24])))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [26]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [24]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[25]~29 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \inst|cpu|cpu|E_shift_rot_result[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [25]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[26]~28 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [27]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [25]))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [25]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[26]~28 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \inst|cpu|cpu|E_shift_rot_result[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [26]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[27]~27 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [28]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [26]))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [26]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [28]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[27]~27 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \inst|cpu|cpu|E_shift_rot_result[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [27]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[28]~26 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [29])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [27])))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [29]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[28]~26 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \inst|cpu|cpu|E_shift_rot_result[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [28]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[29]~25 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [30])) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [28])))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [30]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [28]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[29]~25 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \inst|cpu|cpu|E_shift_rot_result[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [29]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[30]~23 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_result [31]))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [29]))

	.dataa(\inst|cpu|cpu|E_shift_rot_result [29]),
	.datab(\inst|cpu|cpu|E_shift_rot_result [31]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[30]~23 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \inst|cpu|cpu|E_shift_rot_result[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [30]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_result_nxt[31]~21 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout  = (\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\inst|cpu|cpu|E_shift_rot_fill_bit~0_combout ))) # (!\inst|cpu|cpu|R_ctrl_shift_rot_right~q  & (\inst|cpu|cpu|E_shift_rot_result [30]))

	.dataa(\inst|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[31]~21 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_shift_rot_result_nxt[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N19
dffeas \inst|cpu|cpu|E_shift_rot_result[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.asdata(\inst|cpu|cpu|E_src1 [31]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_rot~1_combout  = (!\inst|cpu|cpu|D_iw [14] & ((\inst|cpu|cpu|D_iw [15] & ((\inst|cpu|cpu|D_ctrl_shift_logical~0_combout ))) # (!\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|Equal62~4_combout ))))

	.dataa(\inst|cpu|cpu|Equal62~4_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.datad(\inst|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'h3022;
defparam \inst|cpu|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_rot~2_combout  = (\inst|cpu|cpu|D_ctrl_shift_rot~1_combout ) # ((\inst|cpu|cpu|Equal62~7_combout  & ((\inst|cpu|cpu|D_iw [14]) # (!\inst|cpu|cpu|D_iw [15]))))

	.dataa(\inst|cpu|cpu|Equal62~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'hFAF2;
defparam \inst|cpu|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_rot~0_combout  = (\inst|cpu|cpu|D_op_opx_rsv63~0_combout  & ((\inst|cpu|cpu|Equal62~4_combout ) # ((\inst|cpu|cpu|Equal62~5_combout ) # (\inst|cpu|cpu|Equal62~6_combout ))))

	.dataa(\inst|cpu|cpu|Equal62~4_combout ),
	.datab(\inst|cpu|cpu|Equal62~5_combout ),
	.datac(\inst|cpu|cpu|Equal62~6_combout ),
	.datad(\inst|cpu|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hFE00;
defparam \inst|cpu|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_shift_rot~3_combout  = (\inst|cpu|cpu|Equal0~7_combout  & ((\inst|cpu|cpu|D_ctrl_shift_rot~2_combout ) # (\inst|cpu|cpu|D_ctrl_shift_rot~0_combout )))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hAAA0;
defparam \inst|cpu|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \inst|cpu|cpu|R_ctrl_shift_rot (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \inst|cpu|cpu|W_alu_result[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[31]~21_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [31]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[31]~22 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[31]~22_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte3_data [7])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [31]))))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_byte3_data [7]),
	.datac(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datad(\inst|cpu|cpu|W_alu_result [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[31]~22 .lut_mask = 16'hC5C0;
defparam \inst|cpu|cpu|W_rf_wr_data[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[30]~35 (
// Equation(s):
// \inst|cpu|cpu|R_src1[30]~35_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[30]~35 .lut_mask = 16'h0222;
defparam \inst|cpu|cpu|R_src1[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \inst|cpu|cpu|E_src1[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[30]~35_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[30]~19 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[30]~19_combout  = (\inst|cpu|cpu|E_src1 [30] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [30]))))) # (!\inst|cpu|cpu|E_src1 [30] & ((\inst|cpu|cpu|E_src2 [30] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src2 [30] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src1 [30]),
	.datac(\inst|cpu|cpu|E_src2 [30]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[30]~19 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[30]~22 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[30]~22_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[30]~19_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~94_combout ))

	.dataa(\inst|cpu|cpu|Add1~94_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[30]~19_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[30]~22 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N15
dffeas \inst|cpu|cpu|W_alu_result[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[30]~22_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [30]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[30]~23 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[30]~23_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte3_data [6])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [30]))))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|av_ld_byte3_data [6]),
	.datad(\inst|cpu|cpu|W_alu_result [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[30]~23 .lut_mask = 16'hD1C0;
defparam \inst|cpu|cpu|W_rf_wr_data[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[29]~36 (
// Equation(s):
// \inst|cpu|cpu|R_src1[29]~36_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[29]~36 .lut_mask = 16'h0222;
defparam \inst|cpu|cpu|R_src1[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \inst|cpu|cpu|E_src1[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[29]~36_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[29]~20 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[29]~20_combout  = (\inst|cpu|cpu|E_src1 [29] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|E_src2 [29] & \inst|cpu|cpu|R_logic_op [0]))))) # (!\inst|cpu|cpu|E_src1 [29] & ((\inst|cpu|cpu|R_logic_op [1] & 
// (\inst|cpu|cpu|E_src2 [29])) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|E_src2 [29] & !\inst|cpu|cpu|R_logic_op [0]))))

	.dataa(\inst|cpu|cpu|R_logic_op [1]),
	.datab(\inst|cpu|cpu|E_src1 [29]),
	.datac(\inst|cpu|cpu|E_src2 [29]),
	.datad(\inst|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[29]~20 .lut_mask = 16'h68A9;
defparam \inst|cpu|cpu|E_logic_result[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[29]~23 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[29]~23_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[29]~20_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~92_combout )))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|E_logic_result[29]~20_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|Add1~92_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[29]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[29]~23 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|W_alu_result[29]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \inst|cpu|cpu|W_alu_result[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[29]~23_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [29]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~29_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~29 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N11
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [29]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~10_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~11_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_ld_byte3_data_nxt~10_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(\inst|cpu|cpu|av_ld_byte3_data_nxt~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'hB8B8;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N9
dffeas \inst|cpu|cpu|av_ld_byte3_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[29]~24 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[29]~24_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte3_data [5])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|W_alu_result [29] & (!\inst|cpu|cpu|E_alu_result~0_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [29]),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte3_data [5]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[29]~24 .lut_mask = 16'hF022;
defparam \inst|cpu|cpu|W_rf_wr_data[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[28]~37 (
// Equation(s):
// \inst|cpu|cpu|R_src1[28]~37_combout  = (!\inst|cpu|cpu|R_src1~31_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[28]~37 .lut_mask = 16'h1030;
defparam \inst|cpu|cpu|R_src1[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \inst|cpu|cpu|E_src1[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[28]~37_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[28]~21 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[28]~21_combout  = (\inst|cpu|cpu|E_src1 [28] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [28]))))) # (!\inst|cpu|cpu|E_src1 [28] & ((\inst|cpu|cpu|R_logic_op [1] & 
// ((\inst|cpu|cpu|E_src2 [28]))) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|E_src2 [28]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|R_logic_op [1]),
	.datac(\inst|cpu|cpu|E_src1 [28]),
	.datad(\inst|cpu|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[28]~21 .lut_mask = 16'h6CC1;
defparam \inst|cpu|cpu|E_logic_result[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[28]~24 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[28]~24_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[28]~21_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~90_combout ))

	.dataa(\inst|cpu|cpu|Add1~90_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[28]~21_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[28]~24 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \inst|cpu|cpu|W_alu_result[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[28]~24_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [28]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[28]~25 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[28]~25_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte3_data [4])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [28]))))

	.dataa(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte3_data [4]),
	.datad(\inst|cpu|cpu|W_alu_result [28]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[28]~25 .lut_mask = 16'hB1A0;
defparam \inst|cpu|cpu|W_rf_wr_data[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[27]~3 (
// Equation(s):
// \inst|cpu|cpu|E_src2[27]~3_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [21]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[27]~3 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|E_src2[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N21
dffeas \inst|cpu|cpu|E_src2[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[27]~3_combout ),
	.asdata(\inst|cpu|cpu|D_iw [17]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~63 (
// Equation(s):
// \inst|cpu|cpu|Add1~63_combout  = \inst|cpu|cpu|E_src2 [27] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~63 .lut_mask = 16'h55AA;
defparam \inst|cpu|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[27]~22 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[27]~22_combout  = (\inst|cpu|cpu|E_src2 [27] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [27]))))) # (!\inst|cpu|cpu|E_src2 [27] & ((\inst|cpu|cpu|E_src1 [27] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [27] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src2 [27]),
	.datac(\inst|cpu|cpu|E_src1 [27]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[27]~22 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[27]~20 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[27]~20_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[27]~22_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~88_combout ))

	.dataa(\inst|cpu|cpu|Add1~88_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[27]~22_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[27]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[27]~20 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[27]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N3
dffeas \inst|cpu|cpu|W_alu_result[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[27]~20_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [27]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[27]~3 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[27]~3_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))

	.dataa(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[27]~3 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N25
dffeas \inst|cpu|cpu|d_writedata[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[27]~3_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [27]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y19_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y22_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a59~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51 .lut_mask = 16'h0E04;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[26]~2 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[26]~2_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[26]~2 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \inst|cpu|cpu|d_writedata[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[26]~2_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = (\inst|cpu|cpu|d_writedata [26] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\inst|cpu|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a91  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~51_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a91 ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52 .lut_mask = 16'hEAEA;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~14_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hF888;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~15_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (((\inst|cpu|cpu|av_fill_bit~0_combout )))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # 
// ((\inst|cpu|cpu|av_ld_byte3_data_nxt~14_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hF3E2;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N15
dffeas \inst|cpu|cpu|av_ld_byte3_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~15_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[27]~26 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[27]~26_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte3_data [3])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|W_alu_result [27] & (!\inst|cpu|cpu|E_alu_result~0_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [27]),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte3_data [3]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[27]~26 .lut_mask = 16'hF022;
defparam \inst|cpu|cpu|W_rf_wr_data[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[26]~7 (
// Equation(s):
// \inst|cpu|cpu|E_src2[26]~7_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[26]~7 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N15
dffeas \inst|cpu|cpu|E_src2[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[26]~7_combout ),
	.asdata(\inst|cpu|cpu|D_iw [16]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~64 (
// Equation(s):
// \inst|cpu|cpu|Add1~64_combout  = \inst|cpu|cpu|E_src2 [26] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(\inst|cpu|cpu|E_src2 [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~64 .lut_mask = 16'h55AA;
defparam \inst|cpu|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[26]~24 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[26]~24_combout  = (\inst|cpu|cpu|E_src2 [26] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [26]))))) # (!\inst|cpu|cpu|E_src2 [26] & ((\inst|cpu|cpu|E_src1 [26] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [26] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [26]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [26]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[26]~24 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[26]~25 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[26]~25_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[26]~24_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~86_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|Add1~86_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[26]~24_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[26]~25 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|W_alu_result[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \inst|cpu|cpu|W_alu_result[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[26]~25_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [26]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9 .lut_mask = 16'h0E04;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a90~portadataout  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~9_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~4_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~4 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~5_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (((\inst|cpu|cpu|av_fill_bit~0_combout )))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # 
// ((\inst|cpu|cpu|av_ld_byte3_data_nxt~4_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~5 .lut_mask = 16'hF3E2;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \inst|cpu|cpu|av_ld_byte3_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[26]~27 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[26]~27_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte3_data [2])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [26])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [26]),
	.datac(\inst|cpu|cpu|av_ld_byte3_data [2]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[26]~27 .lut_mask = 16'hF044;
defparam \inst|cpu|cpu|W_rf_wr_data[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[0]~33 (
// Equation(s):
// \inst|cpu|cpu|R_src1[0]~33_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datac(\inst|cpu|cpu|R_src1~31_combout ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[0]~33 .lut_mask = 16'h040C;
defparam \inst|cpu|cpu|R_src1[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N19
dffeas \inst|cpu|cpu|E_src1[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[0]~23 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[0]~23_combout  = (\inst|cpu|cpu|E_src2 [0] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [0]))))) # (!\inst|cpu|cpu|E_src2 [0] & ((\inst|cpu|cpu|E_src1 [0] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [0] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src2 [0]),
	.datac(\inst|cpu|cpu|E_src1 [0]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[0]~23 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[0]~18 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[0]~18_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[0]~23_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~7_combout ))

	.dataa(\inst|cpu|cpu|Add1~7_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[0]~23_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[0]~18 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \inst|cpu|cpu|W_alu_result[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[0]~18_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[1]~17 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[1]~17_combout  = (\inst|cpu|cpu|E_src2 [1] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [1]))))) # (!\inst|cpu|cpu|E_src2 [1] & ((\inst|cpu|cpu|R_logic_op [1] & 
// ((\inst|cpu|cpu|E_src1 [1]))) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|E_src1 [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src2 [1]),
	.datac(\inst|cpu|cpu|R_logic_op [1]),
	.datad(\inst|cpu|cpu|E_src1 [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[1]~17 .lut_mask = 16'h78C1;
defparam \inst|cpu|cpu|E_logic_result[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[1]~17 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[1]~17_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[1]~17_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~9_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[1]~17_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|Add1~9_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[1]~17 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|W_alu_result[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N5
dffeas \inst|cpu|cpu|W_alu_result[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[1]~17_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_rshift8~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_rshift8~0_combout  = (\inst|cpu|cpu|av_ld_align_cycle [1] & (\inst|cpu|cpu|W_alu_result [0] & (\inst|cpu|cpu|W_alu_result [1] & !\inst|cpu|cpu|av_ld_align_cycle [0]))) # (!\inst|cpu|cpu|av_ld_align_cycle [1] & 
// ((\inst|cpu|cpu|W_alu_result [1]) # ((\inst|cpu|cpu|W_alu_result [0] & !\inst|cpu|cpu|av_ld_align_cycle [0]))))

	.dataa(\inst|cpu|cpu|av_ld_align_cycle [1]),
	.datab(\inst|cpu|cpu|W_alu_result [0]),
	.datac(\inst|cpu|cpu|W_alu_result [1]),
	.datad(\inst|cpu|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_rshift8~0 .lut_mask = 16'h50D4;
defparam \inst|cpu|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_rshift8~1 (
// Equation(s):
// \inst|cpu|cpu|av_ld_rshift8~1_combout  = (\inst|cpu|cpu|av_ld_rshift8~0_combout  & \inst|cpu|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_rshift8~1 .lut_mask = 16'hF000;
defparam \inst|cpu|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \inst|cpu|cpu|av_ld_byte3_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[25]~25 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[25]~25_combout  = (\inst|cpu|cpu|E_src1 [25] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [25]))))) # (!\inst|cpu|cpu|E_src1 [25] & ((\inst|cpu|cpu|R_logic_op [1] & 
// ((\inst|cpu|cpu|E_src2 [25]))) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|E_src2 [25]))))

	.dataa(\inst|cpu|cpu|R_logic_op [1]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [25]),
	.datad(\inst|cpu|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[25]~25 .lut_mask = 16'h6AA1;
defparam \inst|cpu|cpu|E_logic_result[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[25]~26 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[25]~26_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[25]~25_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~84_combout ))

	.dataa(\inst|cpu|cpu|Add1~84_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[25]~25_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[25]~26 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N11
dffeas \inst|cpu|cpu|W_alu_result[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[25]~26_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [25]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[25]~28 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[25]~28_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte3_data [1])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [25]))))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|av_ld_byte3_data [1]),
	.datad(\inst|cpu|cpu|W_alu_result [25]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[25]~28 .lut_mask = 16'hD1C0;
defparam \inst|cpu|cpu|W_rf_wr_data[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[25]~1 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[25]~1_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))

	.dataa(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[25]~1 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \inst|cpu|cpu|d_writedata[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[25]~1_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = (\inst|cpu|cpu|d_writedata [25] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_writedata [25]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y10_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y14_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5 .lut_mask = 16'h0B08;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a88~portadataout ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~5_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~2_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~2 .lut_mask = 16'hF888;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~3_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_ld_byte3_data_nxt~2_combout ))

	.dataa(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|av_ld_byte3_data_nxt~2_combout ),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~3 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N5
dffeas \inst|cpu|cpu|av_ld_byte3_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[24]~26 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[24]~26_combout  = (\inst|cpu|cpu|E_src2 [24] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [24]))))) # (!\inst|cpu|cpu|E_src2 [24] & ((\inst|cpu|cpu|E_src1 [24] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [24] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [24]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [24]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[24]~26 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[24]~27 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[24]~27_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[24]~26_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~82_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|Add1~82_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[24]~26_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[24]~27 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|W_alu_result[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N29
dffeas \inst|cpu|cpu|W_alu_result[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[24]~27_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [24]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[24]~29 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[24]~29_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|av_ld_byte3_data [0])) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|W_alu_result [24] & !\inst|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datab(\inst|cpu|cpu|av_ld_byte3_data [0]),
	.datac(\inst|cpu|cpu|W_alu_result [24]),
	.datad(\inst|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[24]~29 .lut_mask = 16'h88D8;
defparam \inst|cpu|cpu|W_rf_wr_data[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[31]~7 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[31]~7_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))

	.dataa(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[31]~7 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N21
dffeas \inst|cpu|cpu|d_writedata[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[31]~7_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a63~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59 .lut_mask = 16'h4540;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a95 ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a95 ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~59_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~6_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~6 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~7_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_ld_byte3_data_nxt~6_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(\inst|cpu|cpu|av_ld_byte3_data_nxt~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~7 .lut_mask = 16'hB8B8;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \inst|cpu|cpu|av_ld_byte3_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N5
dffeas \inst|cpu|cpu|av_ld_byte2_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[7]~4_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[23]~27 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[23]~27_combout  = (\inst|cpu|cpu|E_src2 [23] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|E_src1 [23] & \inst|cpu|cpu|R_logic_op [0]))))) # (!\inst|cpu|cpu|E_src2 [23] & ((\inst|cpu|cpu|E_src1 [23] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [23] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [23]),
	.datab(\inst|cpu|cpu|E_src1 [23]),
	.datac(\inst|cpu|cpu|R_logic_op [0]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[23]~27 .lut_mask = 16'h6E81;
defparam \inst|cpu|cpu|E_logic_result[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[23]~28 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[23]~28_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[23]~27_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~80_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|Add1~80_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[23]~27_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[23]~28 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|W_alu_result[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N23
dffeas \inst|cpu|cpu|W_alu_result[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[23]~28_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [23]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[23]~30 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[23]~30_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte2_data [7])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [23]))))

	.dataa(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte2_data [7]),
	.datad(\inst|cpu|cpu|W_alu_result [23]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[23]~30 .lut_mask = 16'hB1A0;
defparam \inst|cpu|cpu|W_rf_wr_data[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[22]~0 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[22]~0_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datad(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[22]~0 .lut_mask = 16'hAAF0;
defparam \inst|cpu|cpu|E_st_data[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N1
dffeas \inst|cpu|cpu|d_writedata[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[22]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a54~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2 .lut_mask = 16'h3202;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a86~portadataout  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~2_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3 .lut_mask = 16'hFF88;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~77 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~77_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~77 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~78 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~78_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~77_combout ) # ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~78 .lut_mask = 16'hF8F8;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[6]~5 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[6]~5_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~78_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~78_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[6]~5 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte2_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \inst|cpu|cpu|av_ld_byte2_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[6]~5_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[22]~28 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[22]~28_combout  = (\inst|cpu|cpu|E_src2 [22] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [22]))))) # (!\inst|cpu|cpu|E_src2 [22] & ((\inst|cpu|cpu|E_src1 [22] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [22] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [22]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [22]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[22]~28 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[22]~29 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[22]~29_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[22]~28_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~78_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|Add1~78_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[22]~28_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[22]~29 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|W_alu_result[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N9
dffeas \inst|cpu|cpu|W_alu_result[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[22]~29_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [22]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[22]~31 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[22]~31_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte2_data [6])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [22]))))

	.dataa(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte2_data [6]),
	.datad(\inst|cpu|cpu|W_alu_result [22]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[22]~31 .lut_mask = 16'hB1A0;
defparam \inst|cpu|cpu|W_rf_wr_data[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[21]~44 (
// Equation(s):
// \inst|cpu|cpu|R_src1[21]~44_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datac(\inst|cpu|cpu|R_src1~31_combout ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[21]~44 .lut_mask = 16'h040C;
defparam \inst|cpu|cpu|R_src1[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N3
dffeas \inst|cpu|cpu|E_src1[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[21]~44_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[21]~29 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[21]~29_combout  = (\inst|cpu|cpu|E_src1 [21] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|E_src2 [21] & \inst|cpu|cpu|R_logic_op [0]))))) # (!\inst|cpu|cpu|E_src1 [21] & ((\inst|cpu|cpu|E_src2 [21] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src2 [21] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src1 [21]),
	.datab(\inst|cpu|cpu|E_src2 [21]),
	.datac(\inst|cpu|cpu|R_logic_op [0]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[21]~29 .lut_mask = 16'h6E81;
defparam \inst|cpu|cpu|E_logic_result[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[21]~30 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[21]~30_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[21]~29_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~76_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[21]~29_combout ),
	.datab(\inst|cpu|cpu|Add1~76_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[21]~30 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N19
dffeas \inst|cpu|cpu|W_alu_result[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[21]~30_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [21]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~22_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~22 .lut_mask = 16'hD580;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N15
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [21]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~79 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~79_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~79 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~80 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~80_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~79_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21])))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~79_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~80 .lut_mask = 16'hFFF8;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[5]~6 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[5]~6_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~80_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~80_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[5]~6 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|av_ld_byte2_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \inst|cpu|cpu|av_ld_byte2_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[5]~6_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[21]~32 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[21]~32_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte2_data [5])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|W_alu_result [21] & (!\inst|cpu|cpu|E_alu_result~0_combout )))

	.dataa(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datab(\inst|cpu|cpu|W_alu_result [21]),
	.datac(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_byte2_data [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[21]~32 .lut_mask = 16'hAE04;
defparam \inst|cpu|cpu|W_rf_wr_data[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[11]~3 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[11]~3_combout  = (\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_mem8~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]))) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[11]~3 .lut_mask = 16'hD8CC;
defparam \inst|cpu|cpu|E_st_data[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N21
dffeas \inst|cpu|cpu|d_writedata[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [13])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\inst|cpu|cpu|d_writedata [14] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [14]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[15]~8 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[15]~8_combout  = (\inst|cpu|cpu|D_iw [4] & (((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[15]~8 .lut_mask = 16'hCACC;
defparam \inst|cpu|cpu|E_st_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N11
dffeas \inst|cpu|cpu|d_writedata[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [15])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[15]~17 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [15]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [15]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [15]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[15]~17 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = (\inst|cpu|cpu|d_writedata [25] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [25]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[25]~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [25]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [25]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [25]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[25]~6 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [26])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\inst|cpu|cpu|d_writedata [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[26]~7 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [26])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [26])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [26]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [26]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[26]~7 .lut_mask = 16'hAFA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [27])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [27]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~15_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [30])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hEA40;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [27]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [27]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [27]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [27]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [28])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [28])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [28])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [28]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [28]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [29])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [29])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [29]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [29]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hACAC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [30])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [30])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [30])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [30]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [31])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [31])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [31])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [31]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [35] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_byteenable [3]))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 16'hEECC;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFFF0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ,gnd,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout }),
	.portaaddr({\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "traffic_light:inst|traffic_light_CPU:cpu|traffic_light_CPU_cpu:cpu|traffic_light_CPU_cpu_nios2_oci:the_traffic_light_CPU_cpu_nios2_oci|traffic_light_CPU_cpu_nios2_ocimem:the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram_module:traffic_light_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~17_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [27]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hCCA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = (\inst|cpu|cpu|d_writedata [24] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [24]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[24]~5 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [24])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [24])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [24]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [24]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[24]~5 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~25_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hACA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[14]~16 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [14]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [14]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [14]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[14]~16 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~24_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [16])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hE2C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[13]~10 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [13]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [13]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [13]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[13]~10 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12]~5 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12]~5_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12]~5 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [12])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[12]~12 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [12])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [12])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [12]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[12]~12 .lut_mask = 16'hF5A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~23_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [14])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [14]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hE2C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[11]~9 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [11]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [11]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [11]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[11]~9 .lut_mask = 16'hE4E4;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9]~8 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9]~8_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9]~8 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~30_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [11] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [11]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hAA8A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [11]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [11]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~78_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [13])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [13]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~77_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hB1A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13 .lut_mask = 16'h00C8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[9]~19 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [9]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [9]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [9]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[9]~19 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~28_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~28 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [28]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~12_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte3_data_nxt~13_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (((\inst|cpu|cpu|av_fill_bit~0_combout )))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # 
// ((\inst|cpu|cpu|av_ld_byte3_data_nxt~12_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hF3E2;
defparam \inst|cpu|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N29
dffeas \inst|cpu|cpu|av_ld_byte3_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte3_data_nxt~13_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N27
dffeas \inst|cpu|cpu|av_ld_byte2_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[4]~7_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[20]~30 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[20]~30_combout  = (\inst|cpu|cpu|E_src1 [20] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [20]))))) # (!\inst|cpu|cpu|E_src1 [20] & ((\inst|cpu|cpu|E_src2 [20] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src2 [20] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src1 [20]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src2 [20]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[20]~30 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[20]~31 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[20]~31_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[20]~30_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~74_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|Add1~74_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[20]~30_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[20]~31 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|W_alu_result[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N29
dffeas \inst|cpu|cpu|W_alu_result[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[20]~31_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [20]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[20]~33 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[20]~33_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|av_ld_byte2_data [4])) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (((!\inst|cpu|cpu|E_alu_result~0_combout  & \inst|cpu|cpu|W_alu_result [20]))))

	.dataa(\inst|cpu|cpu|av_ld_byte2_data [4]),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datad(\inst|cpu|cpu|W_alu_result [20]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[20]~33 .lut_mask = 16'hA3A0;
defparam \inst|cpu|cpu|W_rf_wr_data[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[19]~46 (
// Equation(s):
// \inst|cpu|cpu|R_src1[19]~46_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datac(\inst|cpu|cpu|R_src1~31_combout ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[19]~46 .lut_mask = 16'h040C;
defparam \inst|cpu|cpu|R_src1[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N7
dffeas \inst|cpu|cpu|E_src1[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[19]~46_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[19]~31 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[19]~31_combout  = (\inst|cpu|cpu|E_src2 [19] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [19]))))) # (!\inst|cpu|cpu|E_src2 [19] & ((\inst|cpu|cpu|E_src1 [19] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [19] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [19]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [19]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[19]~31 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[19]~19 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[19]~19_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[19]~31_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~72_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[19]~31_combout ),
	.datab(\inst|cpu|cpu|Add1~72_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[19]~19 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N31
dffeas \inst|cpu|cpu|W_alu_result[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[19]~19_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [19]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\inst|cpu|cpu|d_writedata [19] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\inst|cpu|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a51~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45 .lut_mask = 16'h00D8;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a83~portadataout ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~45_combout ),
	.datac(gnd),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46 .lut_mask = 16'hEECC;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~83 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~83_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~83 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~84 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~84_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~83_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~83_combout ),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~84 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[3]~3 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[3]~3_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~84_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~84_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[3]~3 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|av_ld_byte2_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N27
dffeas \inst|cpu|cpu|av_ld_byte2_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[3]~3_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[19]~34 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[19]~34_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte2_data [3])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [19])))

	.dataa(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [19]),
	.datad(\inst|cpu|cpu|av_ld_byte2_data [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[19]~34 .lut_mask = 16'hBA10;
defparam \inst|cpu|cpu|W_rf_wr_data[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[19]~13 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[19]~13_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[19]~13 .lut_mask = 16'hF3C0;
defparam \inst|cpu|cpu|E_st_data[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N31
dffeas \inst|cpu|cpu|d_writedata[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\inst|cpu|cpu|d_writedata [19] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\inst|cpu|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[19]~24 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [19])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [19])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [19]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[19]~24 .lut_mask = 16'hF3C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [20])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[20]~23 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [20]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [20]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [20]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[20]~23 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [21])

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [21]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[21]~22 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [21]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [21]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [21]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[21]~22 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[22]~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [22]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [22]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [22]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[22]~3 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[23]~4 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [23])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [23])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [23]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [23]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[23]~4 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [34] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_byteenable [2]))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 16'hEECC;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFFF0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout ,gnd,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "traffic_light:inst|traffic_light_CPU:cpu|traffic_light_CPU_cpu:cpu|traffic_light_CPU_cpu_nios2_oci:the_traffic_light_CPU_cpu_nios2_oci|traffic_light_CPU_cpu_nios2_ocimem:the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram_module:traffic_light_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~18_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hD888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~11_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [20] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [20]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [20]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [20]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [20]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [20]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hFC30;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~42_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [22]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [22]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [22]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~41_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hD5C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[18]~14 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[18]~14_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[18]~14 .lut_mask = 16'hF3C0;
defparam \inst|cpu|cpu|E_st_data[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N11
dffeas \inst|cpu|cpu|d_writedata[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[18]~25 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [18])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [18])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [18]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[18]~25 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~30_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [24]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hCAC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~20_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [21] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [21]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [21]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [21]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [21]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hFC30;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~60_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [23] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [23] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [23]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~59_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~60 .lut_mask = 16'hB3A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [22]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~19_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [22])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [22]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hB888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~12_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [19] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [19]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hAA8A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [19]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [19]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [19]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [19]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hF0AA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~44_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [21])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [21]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~43_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hF222;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~19_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [18] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [18])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [18])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [18]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [18]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~58_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [20] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [20] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [20]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~57_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~58 .lut_mask = 16'hB3A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~13_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [19])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [19]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'hD888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = (\inst|cpu|cpu|d_writedata [16] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [16]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[16]~11 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [16])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [16])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [16]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[16]~11 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~28_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [10])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [10]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hB888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N17
dffeas \inst|cpu|cpu|d_writedata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [7])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[7]~20 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [7])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [7])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [7]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[7]~20 .lut_mask = 16'hF5A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5]~4 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5]~4_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5]~4 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~24_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [7] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [7]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hE0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [7])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [7])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [7]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~66_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [9])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~65_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hBA10;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y23_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N19
dffeas \inst|cpu|cpu|d_writedata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[5]~14 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [5])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [5])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [5]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[5]~14 .lut_mask = 16'hAFA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~12_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [6]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hCAC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[3]~13 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [3])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [3])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [3]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[3]~13 .lut_mask = 16'hAFA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~3_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~3 .lut_mask = 16'hDD11;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27 .lut_mask = 16'hAAFA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~13_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hF0B0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [17]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [17]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [17]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~46_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [19])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [19])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~45_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [19]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hC0EA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~26_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [18])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [18]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hD888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~23_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [15] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hEF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [15]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [15]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [15]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~64_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [17])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [17]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~63_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~64 .lut_mask = 16'hCE0A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15]~9 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15]~9_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010~q  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [16])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.010~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15]~9 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~28_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [14] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [14]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [14]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [14]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~74_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [15])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [15]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~73_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hD1C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15]~9_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~27_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [13] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hAA8A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [13])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [13])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [13]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~72_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [15])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~71_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~72 .lut_mask = 16'h8D88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~26_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [12] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hFB00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [12]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [12]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [12]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~70_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [14])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~69_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~70 .lut_mask = 16'h8D88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~22_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [13])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hEC20;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [10])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [10])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [10]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75 .lut_mask = 16'hACAC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~76_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [12])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~75_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~76 .lut_mask = 16'hAE04;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~31_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [9] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [9]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [9])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [9])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hB8B8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~80_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [11])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [11]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~79_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~80 .lut_mask = 16'hB1A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~32_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [8] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hFB00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [8]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [8]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~82_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [10])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~81_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~82 .lut_mask = 16'h8D88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~29_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [9])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [9]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hACA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~21_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [6] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [6]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hC8CC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [6]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [6]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [6]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0 .lut_mask = 16'h0C0A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [7]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux30~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [7]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8_combout 

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~feeder .lut_mask = 16'hCCCC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~18_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [5] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hFB00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [5]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [5]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~56_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [7])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [7]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~55_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~56 .lut_mask = 16'hD1C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0]~5 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0]~5_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [1])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~q  & ((\altera_internal_jtag~TDIUTAP )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [1]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|DRsize.000~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0]~5 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~10 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~10_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [0])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~10 .lut_mask = 16'hEC20;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0]~5_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [0] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'hFA00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [0]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [0]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~12_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [2])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [2]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~11_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~12 .lut_mask = 16'hD1C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~2_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [1] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hFA00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [1])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [1])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14 .lut_mask = 16'hB8B8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~15 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~15_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [3])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~14_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~15 .lut_mask = 16'hCC0A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~3_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [2] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hFA00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [2]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [2]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [2]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hFC30;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~17_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [4])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~16_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~17 .lut_mask = 16'hCE02;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~4_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [3] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [3]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hC8CC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [3]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [3]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hFA0A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~19 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~19_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [5])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~18_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~19 .lut_mask = 16'hCE02;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~6_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [4] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [4]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hE0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [4]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [4]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~32_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [6])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [6]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~32 .lut_mask = 16'h8B88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~11_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [5])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [5]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hE4A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [2]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [2]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [2]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [2]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hCACA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1]~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1]~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1]~1 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\inst|cpu|cpu|d_writedata [1] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\inst|cpu|cpu|d_writedata [1]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [1])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [1])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [1]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~25_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~25 .lut_mask = 16'hB380;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N3
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [18]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~73 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~73_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~73 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~74 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~74_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~73_combout ) # ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~73_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~74 .lut_mask = 16'hFAAA;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[2]~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[2]~0_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~74_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~74_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[2]~0 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|av_ld_byte2_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \inst|cpu|cpu|av_ld_byte2_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[2]~0_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[18]~21 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[18]~21_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte2_data [2])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [18]))))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|av_ld_byte2_data [2]),
	.datad(\inst|cpu|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[18]~21 .lut_mask = 16'hD1C0;
defparam \inst|cpu|cpu|W_rf_wr_data[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[17]~1 (
// Equation(s):
// \inst|cpu|cpu|E_src2[17]~1_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [21]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[17]~1 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|E_src2[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N9
dffeas \inst|cpu|cpu|E_src2[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[17]~1_combout ),
	.asdata(\inst|cpu|cpu|D_iw [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[17]~2 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[17]~2_combout  = (\inst|cpu|cpu|E_src2 [17] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [17]))))) # (!\inst|cpu|cpu|E_src2 [17] & ((\inst|cpu|cpu|E_src1 [17] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [17] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [17]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [17]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[17]~2 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[17]~1 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[17]~1_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[17]~2_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~54_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[17]~2_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|Add1~54_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[17]~1 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|W_alu_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N29
dffeas \inst|cpu|cpu|W_alu_result[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[17]~1_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [17]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~26_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~26 .lut_mask = 16'h8F80;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N7
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [17]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~49 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~49_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~49 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~50 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~50_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~49_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~49_combout ),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~50 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[1]~1 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[1]~1_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~50_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~50_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[1]~1 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|av_ld_byte2_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N1
dffeas \inst|cpu|cpu|av_ld_byte2_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[1]~1_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[17]~11 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[17]~11_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte2_data [1])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [17])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [17]),
	.datac(\inst|cpu|cpu|av_ld_byte2_data [1]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[17]~11 .lut_mask = 16'hF044;
defparam \inst|cpu|cpu|W_rf_wr_data[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[21]~11 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[21]~11_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]))) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[21]~11 .lut_mask = 16'hF0AA;
defparam \inst|cpu|cpu|E_st_data[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N11
dffeas \inst|cpu|cpu|d_writedata[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [21]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a80~portadataout ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~17_combout ),
	.datac(gnd),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18 .lut_mask = 16'hEECC;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~51 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~51_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~51 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~52 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~52_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~51_combout ) # ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~51_combout ),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~52 .lut_mask = 16'hFCCC;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte2_data[0]~2 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte2_data[0]~2_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~52_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~52_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte2_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[0]~2 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte2_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \inst|cpu|cpu|av_ld_byte2_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte2_data[0]~2_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte3_data [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[16]~3 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[16]~3_combout  = (\inst|cpu|cpu|E_src2 [16] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [16]))))) # (!\inst|cpu|cpu|E_src2 [16] & ((\inst|cpu|cpu|E_src1 [16] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [16] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [16]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [16]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[16]~3 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[16]~2 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[16]~2_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[16]~3_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~52_combout ))

	.dataa(\inst|cpu|cpu|Add1~52_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[16]~3_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[16]~2 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|W_alu_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N15
dffeas \inst|cpu|cpu|W_alu_result[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[16]~2_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [16]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[16]~12 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[16]~12_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte2_data [0])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [16]))))

	.dataa(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte2_data [0]),
	.datad(\inst|cpu|cpu|W_alu_result [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[16]~12 .lut_mask = 16'hB1A0;
defparam \inst|cpu|cpu|W_rf_wr_data[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[20]~12 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[20]~12_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[20]~12 .lut_mask = 16'hAFA0;
defparam \inst|cpu|cpu|E_st_data[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \inst|cpu|cpu|d_writedata[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a52~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43 .lut_mask = 16'h00E4;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a84 ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~43_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a84 ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44 .lut_mask = 16'hFAF0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~9 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~9 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[20]~42 (
// Equation(s):
// \inst|cpu|cpu|F_iw[20]~42_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[20]~44_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[20]~42 .lut_mask = 16'hFFD5;
defparam \inst|cpu|cpu|F_iw[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \inst|cpu|cpu|D_iw[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[20]~42_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[14]~9 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[14]~9_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|D_iw [20]))) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datad(\inst|cpu|cpu|D_iw [20]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[14]~9 .lut_mask = 16'h5404;
defparam \inst|cpu|cpu|R_src2_lo[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \inst|cpu|cpu|E_src2[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[14]~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~23 (
// Equation(s):
// \inst|cpu|cpu|Add1~23_combout  = \inst|cpu|cpu|E_alu_sub~q  $ (\inst|cpu|cpu|E_src2 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(\inst|cpu|cpu|E_src2 [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~23 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[14]~5 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[14]~5_combout  = (\inst|cpu|cpu|E_src1 [14] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|E_src2 [14] & \inst|cpu|cpu|R_logic_op [0]))))) # (!\inst|cpu|cpu|E_src1 [14] & ((\inst|cpu|cpu|E_src2 [14] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src2 [14] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src1 [14]),
	.datab(\inst|cpu|cpu|E_src2 [14]),
	.datac(\inst|cpu|cpu|R_logic_op [0]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[14]~5 .lut_mask = 16'h6E81;
defparam \inst|cpu|cpu|E_logic_result[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[14]~4 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[14]~4_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[14]~5_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~48_combout ))

	.dataa(\inst|cpu|cpu|Add1~48_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[14]~5_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[14]~4 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|W_alu_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N17
dffeas \inst|cpu|cpu|W_alu_result[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[14]~4_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|woverflow~0 (
// Equation(s):
// \inst|jtag_uart|woverflow~0_combout  = (\inst|cpu|cpu|W_alu_result [2] & (((\inst|jtag_uart|woverflow~q )))) # (!\inst|cpu|cpu|W_alu_result [2] & ((\inst|jtag_uart|always2~0_combout  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (!\inst|jtag_uart|always2~0_combout  & ((\inst|jtag_uart|woverflow~q )))))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst|jtag_uart|woverflow~q ),
	.datad(\inst|jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|woverflow~0 .lut_mask = 16'hE4F0;
defparam \inst|jtag_uart|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N27
dffeas \inst|jtag_uart|woverflow (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|woverflow .is_wysiwyg = "true";
defparam \inst|jtag_uart|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N29
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|woverflow~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~57 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~57_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]) # 
// ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~57 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N13
dffeas \inst|timer_0|period_h_register[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[14] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[14]~7 (
// Equation(s):
// \inst|timer_0|period_l_register[14]~7_combout  = !\inst|cpu|cpu|d_writedata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[14]~7 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|period_l_register[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N3
dffeas \inst|timer_0|period_l_register[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[14] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[14]~28 (
// Equation(s):
// \inst|timer_0|read_mux_out[14]~28_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [14]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [14])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [14]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [14]),
	.datad(\inst|timer_0|period_l_register [14]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[14]~28 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
fiftyfivenm_lcell_comb \inst|timer_0|snap_strobe~0 (
// Equation(s):
// \inst|timer_0|snap_strobe~0_combout  = (\inst|timer_0|period_l_wr_strobe~3_combout  & (\inst|cpu|cpu|W_alu_result [4] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|timer_0|period_l_wr_strobe~3_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|snap_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|snap_strobe~0 .lut_mask = 16'h0088;
defparam \inst|timer_0|snap_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N21
dffeas \inst|timer_0|counter_snapshot[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [30]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[30] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
fiftyfivenm_lcell_comb \inst|timer_0|Equal6~3 (
// Equation(s):
// \inst|timer_0|Equal6~3_combout  = (\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|cpu|cpu|W_alu_result [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal6~3 .lut_mask = 16'h0A00;
defparam \inst|timer_0|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[14]~7 (
// Equation(s):
// \inst|timer_0|counter_snapshot[14]~7_combout  = !\inst|timer_0|internal_counter [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [14]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[14]~7 .lut_mask = 16'h00FF;
defparam \inst|timer_0|counter_snapshot[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N27
dffeas \inst|timer_0|counter_snapshot[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[14] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N18
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~29 (
// Equation(s):
// \inst|timer_0|read_mux_out~29_combout  = (\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [2] & (\inst|timer_0|counter_snapshot [14] & !\inst|cpu|cpu|W_alu_result [3])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|timer_0|counter_snapshot [14]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~29 .lut_mask = 16'h0020;
defparam \inst|timer_0|read_mux_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[14]~30 (
// Equation(s):
// \inst|timer_0|read_mux_out[14]~30_combout  = (\inst|timer_0|read_mux_out[14]~28_combout ) # ((\inst|timer_0|read_mux_out~29_combout ) # ((\inst|timer_0|counter_snapshot [30] & \inst|timer_0|Equal6~3_combout )))

	.dataa(\inst|timer_0|read_mux_out[14]~28_combout ),
	.datab(\inst|timer_0|counter_snapshot [30]),
	.datac(\inst|timer_0|Equal6~3_combout ),
	.datad(\inst|timer_0|read_mux_out~29_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[14]~30 .lut_mask = 16'hFFEA;
defparam \inst|timer_0|read_mux_out[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N9
dffeas \inst|timer_0|readdata[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[14]~30_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[14] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N25
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [33] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\inst|cpu|cpu|d_byteenable [1] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_byteenable [1]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [33]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 16'hFCF0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a46~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29 .lut_mask = 16'h0D08;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a78~portadataout ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a78~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~29_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~16_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~16 .lut_mask = 16'hA0CC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N23
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~56 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~56_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~56 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~58 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~58_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~57_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~56_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [14])))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~57_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [14]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~56_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~58 .lut_mask = 16'hFFEC;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[6]~2 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[6]~2_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~58_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~58_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[6]~2 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte1_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data_en~0_combout  = (\inst|cpu|cpu|av_ld_rshift8~0_combout ) # ((\inst|cpu|cpu|D_iw [4]) # ((!\inst|cpu|cpu|D_ctrl_mem16~0_combout ) # (!\inst|cpu|cpu|av_ld_aligning_data~q )))

	.dataa(\inst|cpu|cpu|av_ld_rshift8~0_combout ),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datad(\inst|cpu|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data_en~0 .lut_mask = 16'hEFFF;
defparam \inst|cpu|cpu|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N29
dffeas \inst|cpu|cpu|av_ld_byte1_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[6]~2_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[14]~14 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[14]~14_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte1_data [6])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [14])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_alu_result [14]),
	.datad(\inst|cpu|cpu|av_ld_byte1_data [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[14]~14 .lut_mask = 16'hDC10;
defparam \inst|cpu|cpu|W_rf_wr_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[13]~5 (
// Equation(s):
// \inst|cpu|cpu|E_src1[13]~5_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [17])))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[13]~5 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_src1[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \inst|cpu|cpu|E_src1[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[13]~5_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[11]~11 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[11]~11_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~46_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[11]~22_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.datab(\inst|cpu|cpu|Add1~46_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[11]~11 .lut_mask = 16'h0C0A;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N7
dffeas \inst|cpu|cpu|F_pc[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[49] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [49] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\inst|cpu|cpu|F_pc [11]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|W_alu_result [13])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\inst|cpu|cpu|W_alu_result [13])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|cpu|cpu|W_alu_result [13]),
	.datad(\inst|cpu|cpu|F_pc [11]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[49] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47 .lut_mask = 16'h5044;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a82 ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a82 ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~47_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[18]~44 (
// Equation(s):
// \inst|cpu|cpu|F_iw[18]~44_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18])))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout  & (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[18]~48_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[18]~44 .lut_mask = 16'hECA0;
defparam \inst|cpu|cpu|F_iw[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[18]~57 (
// Equation(s):
// \inst|cpu|cpu|F_iw[18]~57_combout  = (\inst|cpu|cpu|hbreak_req~0_combout  & (((\inst|cpu|cpu|D_iw[25]~0_combout  & \inst|cpu|cpu|F_iw[18]~44_combout )) # (!\inst|cpu|cpu|hbreak_enabled~q ))) # (!\inst|cpu|cpu|hbreak_req~0_combout  & 
// (((\inst|cpu|cpu|D_iw[25]~0_combout  & \inst|cpu|cpu|F_iw[18]~44_combout ))))

	.dataa(\inst|cpu|cpu|hbreak_req~0_combout ),
	.datab(\inst|cpu|cpu|hbreak_enabled~q ),
	.datac(\inst|cpu|cpu|D_iw[25]~0_combout ),
	.datad(\inst|cpu|cpu|F_iw[18]~44_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[18]~57 .lut_mask = 16'hF222;
defparam \inst|cpu|cpu|F_iw[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \inst|cpu|cpu|D_iw[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[18]~57_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[12]~11 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[12]~11_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [18])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(\inst|cpu|cpu|D_iw [18]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[12]~11 .lut_mask = 16'h5140;
defparam \inst|cpu|cpu|R_src2_lo[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \inst|cpu|cpu|E_src2[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[12]~11 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[12]~11_combout  = (\inst|cpu|cpu|E_src1 [12] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [12]))))) # (!\inst|cpu|cpu|E_src1 [12] & ((\inst|cpu|cpu|E_src2 [12] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src2 [12] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src1 [12]),
	.datac(\inst|cpu|cpu|E_src2 [12]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[12]~11 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[12]~6 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[12]~6_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[12]~11_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~44_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[12]~11_combout ),
	.datab(\inst|cpu|cpu|Add1~44_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[12]~6 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \inst|cpu|cpu|W_alu_result[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[12]~6_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N23
dffeas \inst|timer_0|period_l_register[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[12] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[12]~34 (
// Equation(s):
// \inst|timer_0|read_mux_out[12]~34_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [12]) # ((\inst|timer_0|Equal6~1_combout  & \inst|timer_0|period_l_register [12])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((\inst|timer_0|period_l_register [12]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [12]),
	.datad(\inst|timer_0|period_l_register [12]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[12]~34 .lut_mask = 16'hECA0;
defparam \inst|timer_0|read_mux_out[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N3
dffeas \inst|timer_0|counter_snapshot[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[12] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~35 (
// Equation(s):
// \inst|timer_0|read_mux_out~35_combout  = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & (\inst|timer_0|counter_snapshot [12] & \inst|cpu|cpu|W_alu_result [4])))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|timer_0|counter_snapshot [12]),
	.datad(\inst|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~35 .lut_mask = 16'h1000;
defparam \inst|timer_0|read_mux_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N17
dffeas \inst|timer_0|counter_snapshot[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [28]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[28] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[12]~36 (
// Equation(s):
// \inst|timer_0|read_mux_out[12]~36_combout  = (\inst|timer_0|read_mux_out[12]~34_combout ) # ((\inst|timer_0|read_mux_out~35_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [28])))

	.dataa(\inst|timer_0|read_mux_out[12]~34_combout ),
	.datab(\inst|timer_0|read_mux_out~35_combout ),
	.datac(\inst|timer_0|Equal6~3_combout ),
	.datad(\inst|timer_0|counter_snapshot [28]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[12]~36 .lut_mask = 16'hFEEE;
defparam \inst|timer_0|read_mux_out[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N15
dffeas \inst|timer_0|readdata[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[12]~36_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[12] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout  = \inst|timer_0|readdata [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|readdata [12]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N19
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N15
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~62 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~62_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [12]) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg 
// [0] & (((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [12]),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~62 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~10_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~10 .lut_mask = 16'hB380;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = (\inst|cpu|cpu|d_writedata [13] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [13]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y30_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19 .lut_mask = 16'h5410;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~63 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~63_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19_combout ) # 
// ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~63 .lut_mask = 16'hCC80;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~64 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~64_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~62_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~63_combout ) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~62_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~63_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~64 .lut_mask = 16'hFFEA;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[4]~4 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[4]~4_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~64_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~64_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[4]~4 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte1_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \inst|cpu|cpu|av_ld_byte1_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[4]~4_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[12]~16 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[12]~16_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte1_data [4])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [12])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_alu_result [12]),
	.datad(\inst|cpu|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[12]~16 .lut_mask = 16'hDC10;
defparam \inst|cpu|cpu|W_rf_wr_data[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[13]~4 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[13]~4_combout  = (\inst|cpu|cpu|D_ctrl_mem8~0_combout  & ((\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) # (!\inst|cpu|cpu|D_iw [4] & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & (((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))))

	.dataa(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[13]~4 .lut_mask = 16'hFD20;
defparam \inst|cpu|cpu|E_st_data[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \inst|cpu|cpu|d_writedata[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N11
dffeas \inst|timer_0|period_h_register[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[13] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N27
dffeas \inst|timer_0|internal_counter[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[29]~90_combout ),
	.asdata(\inst|timer_0|period_h_register [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[29] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[30]~92 (
// Equation(s):
// \inst|timer_0|internal_counter[30]~92_combout  = (\inst|timer_0|internal_counter [30] & ((GND) # (!\inst|timer_0|internal_counter[29]~91 ))) # (!\inst|timer_0|internal_counter [30] & (\inst|timer_0|internal_counter[29]~91  $ (GND)))
// \inst|timer_0|internal_counter[30]~93  = CARRY((\inst|timer_0|internal_counter [30]) # (!\inst|timer_0|internal_counter[29]~91 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[29]~91 ),
	.combout(\inst|timer_0|internal_counter[30]~92_combout ),
	.cout(\inst|timer_0|internal_counter[30]~93 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[30]~92 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \inst|timer_0|internal_counter[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[30]~92_combout ),
	.asdata(\inst|timer_0|period_h_register [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[30] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[31]~94 (
// Equation(s):
// \inst|timer_0|internal_counter[31]~94_combout  = \inst|timer_0|internal_counter [31] $ (!\inst|timer_0|internal_counter[30]~93 )

	.dataa(\inst|timer_0|internal_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|timer_0|internal_counter[30]~93 ),
	.combout(\inst|timer_0|internal_counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|internal_counter[31]~94 .lut_mask = 16'hA5A5;
defparam \inst|timer_0|internal_counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y31_N31
dffeas \inst|timer_0|period_h_register[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[15] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N31
dffeas \inst|timer_0|internal_counter[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[31]~94_combout ),
	.asdata(\inst|timer_0|period_h_register [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[31] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~9 (
// Equation(s):
// \inst|timer_0|Equal0~9_combout  = (!\inst|timer_0|internal_counter [28] & (!\inst|timer_0|internal_counter [30] & (!\inst|timer_0|internal_counter [29] & !\inst|timer_0|internal_counter [31])))

	.dataa(\inst|timer_0|internal_counter [28]),
	.datab(\inst|timer_0|internal_counter [30]),
	.datac(\inst|timer_0|internal_counter [29]),
	.datad(\inst|timer_0|internal_counter [31]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~9 .lut_mask = 16'h0001;
defparam \inst|timer_0|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
fiftyfivenm_lcell_comb \inst|timer_0|Equal0~10 (
// Equation(s):
// \inst|timer_0|Equal0~10_combout  = (\inst|timer_0|Equal0~8_combout  & (\inst|timer_0|Equal0~7_combout  & (\inst|timer_0|Equal0~4_combout  & \inst|timer_0|Equal0~9_combout )))

	.dataa(\inst|timer_0|Equal0~8_combout ),
	.datab(\inst|timer_0|Equal0~7_combout ),
	.datac(\inst|timer_0|Equal0~4_combout ),
	.datad(\inst|timer_0|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal0~10 .lut_mask = 16'h8000;
defparam \inst|timer_0|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
fiftyfivenm_lcell_comb \inst|timer_0|always0~0 (
// Equation(s):
// \inst|timer_0|always0~0_combout  = (\inst|timer_0|Equal0~10_combout ) # (\inst|timer_0|force_reload~q )

	.dataa(gnd),
	.datab(\inst|timer_0|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst|timer_0|force_reload~q ),
	.cin(gnd),
	.combout(\inst|timer_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|always0~0 .lut_mask = 16'hFFCC;
defparam \inst|timer_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N1
dffeas \inst|timer_0|internal_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[0]~32_combout ),
	.asdata(\inst|timer_0|period_l_register [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[1]~34 (
// Equation(s):
// \inst|timer_0|internal_counter[1]~34_combout  = (\inst|timer_0|internal_counter [1] & (\inst|timer_0|internal_counter[0]~33  $ (GND))) # (!\inst|timer_0|internal_counter [1] & (!\inst|timer_0|internal_counter[0]~33  & VCC))
// \inst|timer_0|internal_counter[1]~35  = CARRY((\inst|timer_0|internal_counter [1] & !\inst|timer_0|internal_counter[0]~33 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[0]~33 ),
	.combout(\inst|timer_0|internal_counter[1]~34_combout ),
	.cout(\inst|timer_0|internal_counter[1]~35 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[1]~34 .lut_mask = 16'hC30C;
defparam \inst|timer_0|internal_counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[1]~1 (
// Equation(s):
// \inst|timer_0|period_l_register[1]~1_combout  = !\inst|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[1]~1 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|period_l_register[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N9
dffeas \inst|timer_0|period_l_register[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[1] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N3
dffeas \inst|timer_0|internal_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[1]~34_combout ),
	.asdata(\inst|timer_0|period_l_register [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[2]~36 (
// Equation(s):
// \inst|timer_0|internal_counter[2]~36_combout  = (\inst|timer_0|internal_counter [2] & (!\inst|timer_0|internal_counter[1]~35 )) # (!\inst|timer_0|internal_counter [2] & ((\inst|timer_0|internal_counter[1]~35 ) # (GND)))
// \inst|timer_0|internal_counter[2]~37  = CARRY((!\inst|timer_0|internal_counter[1]~35 ) # (!\inst|timer_0|internal_counter [2]))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[1]~35 ),
	.combout(\inst|timer_0|internal_counter[2]~36_combout ),
	.cout(\inst|timer_0|internal_counter[2]~37 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[2]~36 .lut_mask = 16'h3C3F;
defparam \inst|timer_0|internal_counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[2]~2 (
// Equation(s):
// \inst|timer_0|period_l_register[2]~2_combout  = !\inst|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[2]~2 .lut_mask = 16'h00FF;
defparam \inst|timer_0|period_l_register[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \inst|timer_0|period_l_register[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[2] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N5
dffeas \inst|timer_0|internal_counter[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[2]~36_combout ),
	.asdata(\inst|timer_0|period_l_register [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[3]~38 (
// Equation(s):
// \inst|timer_0|internal_counter[3]~38_combout  = (\inst|timer_0|internal_counter [3] & (\inst|timer_0|internal_counter[2]~37  $ (GND))) # (!\inst|timer_0|internal_counter [3] & (!\inst|timer_0|internal_counter[2]~37  & VCC))
// \inst|timer_0|internal_counter[3]~39  = CARRY((\inst|timer_0|internal_counter [3] & !\inst|timer_0|internal_counter[2]~37 ))

	.dataa(\inst|timer_0|internal_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[2]~37 ),
	.combout(\inst|timer_0|internal_counter[3]~38_combout ),
	.cout(\inst|timer_0|internal_counter[3]~39 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[3]~38 .lut_mask = 16'hA50A;
defparam \inst|timer_0|internal_counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[3]~3 (
// Equation(s):
// \inst|timer_0|period_l_register[3]~3_combout  = !\inst|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[3]~3 .lut_mask = 16'h00FF;
defparam \inst|timer_0|period_l_register[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N11
dffeas \inst|timer_0|period_l_register[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[3] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N7
dffeas \inst|timer_0|internal_counter[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[3]~38_combout ),
	.asdata(\inst|timer_0|period_l_register [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[4]~40 (
// Equation(s):
// \inst|timer_0|internal_counter[4]~40_combout  = (\inst|timer_0|internal_counter [4] & ((GND) # (!\inst|timer_0|internal_counter[3]~39 ))) # (!\inst|timer_0|internal_counter [4] & (\inst|timer_0|internal_counter[3]~39  $ (GND)))
// \inst|timer_0|internal_counter[4]~41  = CARRY((\inst|timer_0|internal_counter [4]) # (!\inst|timer_0|internal_counter[3]~39 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[3]~39 ),
	.combout(\inst|timer_0|internal_counter[4]~40_combout ),
	.cout(\inst|timer_0|internal_counter[4]~41 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[4]~40 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N31
dffeas \inst|timer_0|period_l_register[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[4] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N9
dffeas \inst|timer_0|internal_counter[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[4]~40_combout ),
	.asdata(\inst|timer_0|period_l_register [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[5]~42 (
// Equation(s):
// \inst|timer_0|internal_counter[5]~42_combout  = (\inst|timer_0|internal_counter [5] & (\inst|timer_0|internal_counter[4]~41  & VCC)) # (!\inst|timer_0|internal_counter [5] & (!\inst|timer_0|internal_counter[4]~41 ))
// \inst|timer_0|internal_counter[5]~43  = CARRY((!\inst|timer_0|internal_counter [5] & !\inst|timer_0|internal_counter[4]~41 ))

	.dataa(\inst|timer_0|internal_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[4]~41 ),
	.combout(\inst|timer_0|internal_counter[5]~42_combout ),
	.cout(\inst|timer_0|internal_counter[5]~43 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[5]~42 .lut_mask = 16'hA505;
defparam \inst|timer_0|internal_counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N21
dffeas \inst|timer_0|period_l_register[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[5] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N11
dffeas \inst|timer_0|internal_counter[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[5]~42_combout ),
	.asdata(\inst|timer_0|period_l_register [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[6]~44 (
// Equation(s):
// \inst|timer_0|internal_counter[6]~44_combout  = (\inst|timer_0|internal_counter [6] & (!\inst|timer_0|internal_counter[5]~43 )) # (!\inst|timer_0|internal_counter [6] & ((\inst|timer_0|internal_counter[5]~43 ) # (GND)))
// \inst|timer_0|internal_counter[6]~45  = CARRY((!\inst|timer_0|internal_counter[5]~43 ) # (!\inst|timer_0|internal_counter [6]))

	.dataa(\inst|timer_0|internal_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[5]~43 ),
	.combout(\inst|timer_0|internal_counter[6]~44_combout ),
	.cout(\inst|timer_0|internal_counter[6]~45 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[6]~44 .lut_mask = 16'h5A5F;
defparam \inst|timer_0|internal_counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[6]~4 (
// Equation(s):
// \inst|timer_0|period_l_register[6]~4_combout  = !\inst|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[6]~4 .lut_mask = 16'h00FF;
defparam \inst|timer_0|period_l_register[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \inst|timer_0|period_l_register[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[6] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N13
dffeas \inst|timer_0|internal_counter[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[6]~44_combout ),
	.asdata(\inst|timer_0|period_l_register [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[7]~46 (
// Equation(s):
// \inst|timer_0|internal_counter[7]~46_combout  = (\inst|timer_0|internal_counter [7] & (\inst|timer_0|internal_counter[6]~45  & VCC)) # (!\inst|timer_0|internal_counter [7] & (!\inst|timer_0|internal_counter[6]~45 ))
// \inst|timer_0|internal_counter[7]~47  = CARRY((!\inst|timer_0|internal_counter [7] & !\inst|timer_0|internal_counter[6]~45 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[6]~45 ),
	.combout(\inst|timer_0|internal_counter[7]~46_combout ),
	.cout(\inst|timer_0|internal_counter[7]~47 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[7]~46 .lut_mask = 16'hC303;
defparam \inst|timer_0|internal_counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \inst|timer_0|period_l_register[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[7] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N15
dffeas \inst|timer_0|internal_counter[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[7]~46_combout ),
	.asdata(\inst|timer_0|period_l_register [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[8]~48 (
// Equation(s):
// \inst|timer_0|internal_counter[8]~48_combout  = (\inst|timer_0|internal_counter [8] & (!\inst|timer_0|internal_counter[7]~47 )) # (!\inst|timer_0|internal_counter [8] & ((\inst|timer_0|internal_counter[7]~47 ) # (GND)))
// \inst|timer_0|internal_counter[8]~49  = CARRY((!\inst|timer_0|internal_counter[7]~47 ) # (!\inst|timer_0|internal_counter [8]))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[7]~47 ),
	.combout(\inst|timer_0|internal_counter[8]~48_combout ),
	.cout(\inst|timer_0|internal_counter[8]~49 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[8]~48 .lut_mask = 16'h3C3F;
defparam \inst|timer_0|internal_counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[8]~5 (
// Equation(s):
// \inst|timer_0|period_l_register[8]~5_combout  = !\inst|cpu|cpu|d_writedata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[8]~5 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|period_l_register[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N19
dffeas \inst|timer_0|period_l_register[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[8] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N17
dffeas \inst|timer_0|internal_counter[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[8]~48_combout ),
	.asdata(\inst|timer_0|period_l_register [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[9]~50 (
// Equation(s):
// \inst|timer_0|internal_counter[9]~50_combout  = (\inst|timer_0|internal_counter [9] & (\inst|timer_0|internal_counter[8]~49  $ (GND))) # (!\inst|timer_0|internal_counter [9] & (!\inst|timer_0|internal_counter[8]~49  & VCC))
// \inst|timer_0|internal_counter[9]~51  = CARRY((\inst|timer_0|internal_counter [9] & !\inst|timer_0|internal_counter[8]~49 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[8]~49 ),
	.combout(\inst|timer_0|internal_counter[9]~50_combout ),
	.cout(\inst|timer_0|internal_counter[9]~51 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[9]~50 .lut_mask = 16'hC30C;
defparam \inst|timer_0|internal_counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[9]~6 (
// Equation(s):
// \inst|timer_0|period_l_register[9]~6_combout  = !\inst|cpu|cpu|d_writedata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[9]~6 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|period_l_register[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N5
dffeas \inst|timer_0|period_l_register[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[9] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N19
dffeas \inst|timer_0|internal_counter[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[9]~50_combout ),
	.asdata(\inst|timer_0|period_l_register [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[10]~52 (
// Equation(s):
// \inst|timer_0|internal_counter[10]~52_combout  = (\inst|timer_0|internal_counter [10] & ((GND) # (!\inst|timer_0|internal_counter[9]~51 ))) # (!\inst|timer_0|internal_counter [10] & (\inst|timer_0|internal_counter[9]~51  $ (GND)))
// \inst|timer_0|internal_counter[10]~53  = CARRY((\inst|timer_0|internal_counter [10]) # (!\inst|timer_0|internal_counter[9]~51 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[9]~51 ),
	.combout(\inst|timer_0|internal_counter[10]~52_combout ),
	.cout(\inst|timer_0|internal_counter[10]~53 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[10]~52 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y31_N7
dffeas \inst|timer_0|period_l_register[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[10] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N21
dffeas \inst|timer_0|internal_counter[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[10]~52_combout ),
	.asdata(\inst|timer_0|period_l_register [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[11]~54 (
// Equation(s):
// \inst|timer_0|internal_counter[11]~54_combout  = (\inst|timer_0|internal_counter [11] & (\inst|timer_0|internal_counter[10]~53  & VCC)) # (!\inst|timer_0|internal_counter [11] & (!\inst|timer_0|internal_counter[10]~53 ))
// \inst|timer_0|internal_counter[11]~55  = CARRY((!\inst|timer_0|internal_counter [11] & !\inst|timer_0|internal_counter[10]~53 ))

	.dataa(\inst|timer_0|internal_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[10]~53 ),
	.combout(\inst|timer_0|internal_counter[11]~54_combout ),
	.cout(\inst|timer_0|internal_counter[11]~55 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[11]~54 .lut_mask = 16'hA505;
defparam \inst|timer_0|internal_counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y31_N1
dffeas \inst|timer_0|period_l_register[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[11] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N23
dffeas \inst|timer_0|internal_counter[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[11]~54_combout ),
	.asdata(\inst|timer_0|period_l_register [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[12]~56 (
// Equation(s):
// \inst|timer_0|internal_counter[12]~56_combout  = (\inst|timer_0|internal_counter [12] & ((GND) # (!\inst|timer_0|internal_counter[11]~55 ))) # (!\inst|timer_0|internal_counter [12] & (\inst|timer_0|internal_counter[11]~55  $ (GND)))
// \inst|timer_0|internal_counter[12]~57  = CARRY((\inst|timer_0|internal_counter [12]) # (!\inst|timer_0|internal_counter[11]~55 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[11]~55 ),
	.combout(\inst|timer_0|internal_counter[12]~56_combout ),
	.cout(\inst|timer_0|internal_counter[12]~57 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[12]~56 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y32_N25
dffeas \inst|timer_0|internal_counter[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[12]~56_combout ),
	.asdata(\inst|timer_0|period_l_register [12]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[13]~58 (
// Equation(s):
// \inst|timer_0|internal_counter[13]~58_combout  = (\inst|timer_0|internal_counter [13] & (\inst|timer_0|internal_counter[12]~57  & VCC)) # (!\inst|timer_0|internal_counter [13] & (!\inst|timer_0|internal_counter[12]~57 ))
// \inst|timer_0|internal_counter[13]~59  = CARRY((!\inst|timer_0|internal_counter [13] & !\inst|timer_0|internal_counter[12]~57 ))

	.dataa(\inst|timer_0|internal_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[12]~57 ),
	.combout(\inst|timer_0|internal_counter[13]~58_combout ),
	.cout(\inst|timer_0|internal_counter[13]~59 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[13]~58 .lut_mask = 16'hA505;
defparam \inst|timer_0|internal_counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y31_N25
dffeas \inst|timer_0|period_l_register[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[13] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N27
dffeas \inst|timer_0|internal_counter[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[13]~58_combout ),
	.asdata(\inst|timer_0|period_l_register [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[14]~60 (
// Equation(s):
// \inst|timer_0|internal_counter[14]~60_combout  = (\inst|timer_0|internal_counter [14] & (!\inst|timer_0|internal_counter[13]~59 )) # (!\inst|timer_0|internal_counter [14] & ((\inst|timer_0|internal_counter[13]~59 ) # (GND)))
// \inst|timer_0|internal_counter[14]~61  = CARRY((!\inst|timer_0|internal_counter[13]~59 ) # (!\inst|timer_0|internal_counter [14]))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[13]~59 ),
	.combout(\inst|timer_0|internal_counter[14]~60_combout ),
	.cout(\inst|timer_0|internal_counter[14]~61 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[14]~60 .lut_mask = 16'h3C3F;
defparam \inst|timer_0|internal_counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y32_N29
dffeas \inst|timer_0|internal_counter[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[14]~60_combout ),
	.asdata(\inst|timer_0|period_l_register [14]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[15]~62 (
// Equation(s):
// \inst|timer_0|internal_counter[15]~62_combout  = (\inst|timer_0|internal_counter [15] & (\inst|timer_0|internal_counter[14]~61  $ (GND))) # (!\inst|timer_0|internal_counter [15] & (!\inst|timer_0|internal_counter[14]~61  & VCC))
// \inst|timer_0|internal_counter[15]~63  = CARRY((\inst|timer_0|internal_counter [15] & !\inst|timer_0|internal_counter[14]~61 ))

	.dataa(\inst|timer_0|internal_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[14]~61 ),
	.combout(\inst|timer_0|internal_counter[15]~62_combout ),
	.cout(\inst|timer_0|internal_counter[15]~63 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[15]~62 .lut_mask = 16'hA50A;
defparam \inst|timer_0|internal_counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
fiftyfivenm_lcell_comb \inst|timer_0|period_l_register[15]~8 (
// Equation(s):
// \inst|timer_0|period_l_register[15]~8_combout  = !\inst|cpu|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_register[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_register[15]~8 .lut_mask = 16'h00FF;
defparam \inst|timer_0|period_l_register[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N29
dffeas \inst|timer_0|period_l_register[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|period_l_register[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_l_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_l_register[15] .is_wysiwyg = "true";
defparam \inst|timer_0|period_l_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N31
dffeas \inst|timer_0|internal_counter[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[15]~62_combout ),
	.asdata(\inst|timer_0|period_l_register [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[16]~64 (
// Equation(s):
// \inst|timer_0|internal_counter[16]~64_combout  = (\inst|timer_0|internal_counter [16] & ((GND) # (!\inst|timer_0|internal_counter[15]~63 ))) # (!\inst|timer_0|internal_counter [16] & (\inst|timer_0|internal_counter[15]~63  $ (GND)))
// \inst|timer_0|internal_counter[16]~65  = CARRY((\inst|timer_0|internal_counter [16]) # (!\inst|timer_0|internal_counter[15]~63 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[15]~63 ),
	.combout(\inst|timer_0|internal_counter[16]~64_combout ),
	.cout(\inst|timer_0|internal_counter[16]~65 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[16]~64 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \inst|timer_0|period_h_register[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[0] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N1
dffeas \inst|timer_0|internal_counter[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[16]~64_combout ),
	.asdata(\inst|timer_0|period_h_register [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[16] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[17]~66 (
// Equation(s):
// \inst|timer_0|internal_counter[17]~66_combout  = (\inst|timer_0|internal_counter [17] & (\inst|timer_0|internal_counter[16]~65  & VCC)) # (!\inst|timer_0|internal_counter [17] & (!\inst|timer_0|internal_counter[16]~65 ))
// \inst|timer_0|internal_counter[17]~67  = CARRY((!\inst|timer_0|internal_counter [17] & !\inst|timer_0|internal_counter[16]~65 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[16]~65 ),
	.combout(\inst|timer_0|internal_counter[17]~66_combout ),
	.cout(\inst|timer_0|internal_counter[17]~67 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[17]~66 .lut_mask = 16'hC303;
defparam \inst|timer_0|internal_counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N15
dffeas \inst|timer_0|period_h_register[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[1] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N3
dffeas \inst|timer_0|internal_counter[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[17]~66_combout ),
	.asdata(\inst|timer_0|period_h_register [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[17] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[18]~68 (
// Equation(s):
// \inst|timer_0|internal_counter[18]~68_combout  = (\inst|timer_0|internal_counter [18] & ((GND) # (!\inst|timer_0|internal_counter[17]~67 ))) # (!\inst|timer_0|internal_counter [18] & (\inst|timer_0|internal_counter[17]~67  $ (GND)))
// \inst|timer_0|internal_counter[18]~69  = CARRY((\inst|timer_0|internal_counter [18]) # (!\inst|timer_0|internal_counter[17]~67 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[17]~67 ),
	.combout(\inst|timer_0|internal_counter[18]~68_combout ),
	.cout(\inst|timer_0|internal_counter[18]~69 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[18]~68 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \inst|timer_0|period_h_register[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[2] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N5
dffeas \inst|timer_0|internal_counter[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[18]~68_combout ),
	.asdata(\inst|timer_0|period_h_register [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[18] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[19]~70 (
// Equation(s):
// \inst|timer_0|internal_counter[19]~70_combout  = (\inst|timer_0|internal_counter [19] & (\inst|timer_0|internal_counter[18]~69  & VCC)) # (!\inst|timer_0|internal_counter [19] & (!\inst|timer_0|internal_counter[18]~69 ))
// \inst|timer_0|internal_counter[19]~71  = CARRY((!\inst|timer_0|internal_counter [19] & !\inst|timer_0|internal_counter[18]~69 ))

	.dataa(\inst|timer_0|internal_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[18]~69 ),
	.combout(\inst|timer_0|internal_counter[19]~70_combout ),
	.cout(\inst|timer_0|internal_counter[19]~71 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[19]~70 .lut_mask = 16'hA505;
defparam \inst|timer_0|internal_counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N17
dffeas \inst|timer_0|period_h_register[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[3] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N7
dffeas \inst|timer_0|internal_counter[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[19]~70_combout ),
	.asdata(\inst|timer_0|period_h_register [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[19] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[20]~72 (
// Equation(s):
// \inst|timer_0|internal_counter[20]~72_combout  = (\inst|timer_0|internal_counter [20] & ((GND) # (!\inst|timer_0|internal_counter[19]~71 ))) # (!\inst|timer_0|internal_counter [20] & (\inst|timer_0|internal_counter[19]~71  $ (GND)))
// \inst|timer_0|internal_counter[20]~73  = CARRY((\inst|timer_0|internal_counter [20]) # (!\inst|timer_0|internal_counter[19]~71 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[19]~71 ),
	.combout(\inst|timer_0|internal_counter[20]~72_combout ),
	.cout(\inst|timer_0|internal_counter[20]~73 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[20]~72 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N23
dffeas \inst|timer_0|period_h_register[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[4] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N9
dffeas \inst|timer_0|internal_counter[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[20]~72_combout ),
	.asdata(\inst|timer_0|period_h_register [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[20] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[21]~74 (
// Equation(s):
// \inst|timer_0|internal_counter[21]~74_combout  = (\inst|timer_0|internal_counter [21] & (\inst|timer_0|internal_counter[20]~73  & VCC)) # (!\inst|timer_0|internal_counter [21] & (!\inst|timer_0|internal_counter[20]~73 ))
// \inst|timer_0|internal_counter[21]~75  = CARRY((!\inst|timer_0|internal_counter [21] & !\inst|timer_0|internal_counter[20]~73 ))

	.dataa(\inst|timer_0|internal_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[20]~73 ),
	.combout(\inst|timer_0|internal_counter[21]~74_combout ),
	.cout(\inst|timer_0|internal_counter[21]~75 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[21]~74 .lut_mask = 16'hA505;
defparam \inst|timer_0|internal_counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N3
dffeas \inst|timer_0|period_h_register[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[5] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \inst|timer_0|internal_counter[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[21]~74_combout ),
	.asdata(\inst|timer_0|period_h_register [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[21] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[22]~76 (
// Equation(s):
// \inst|timer_0|internal_counter[22]~76_combout  = (\inst|timer_0|internal_counter [22] & ((GND) # (!\inst|timer_0|internal_counter[21]~75 ))) # (!\inst|timer_0|internal_counter [22] & (\inst|timer_0|internal_counter[21]~75  $ (GND)))
// \inst|timer_0|internal_counter[22]~77  = CARRY((\inst|timer_0|internal_counter [22]) # (!\inst|timer_0|internal_counter[21]~75 ))

	.dataa(\inst|timer_0|internal_counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[21]~75 ),
	.combout(\inst|timer_0|internal_counter[22]~76_combout ),
	.cout(\inst|timer_0|internal_counter[22]~77 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[22]~76 .lut_mask = 16'h5AAF;
defparam \inst|timer_0|internal_counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N7
dffeas \inst|timer_0|period_h_register[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[6] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N13
dffeas \inst|timer_0|internal_counter[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[22]~76_combout ),
	.asdata(\inst|timer_0|period_h_register [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[22] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[23]~78 (
// Equation(s):
// \inst|timer_0|internal_counter[23]~78_combout  = (\inst|timer_0|internal_counter [23] & (\inst|timer_0|internal_counter[22]~77  & VCC)) # (!\inst|timer_0|internal_counter [23] & (!\inst|timer_0|internal_counter[22]~77 ))
// \inst|timer_0|internal_counter[23]~79  = CARRY((!\inst|timer_0|internal_counter [23] & !\inst|timer_0|internal_counter[22]~77 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[22]~77 ),
	.combout(\inst|timer_0|internal_counter[23]~78_combout ),
	.cout(\inst|timer_0|internal_counter[23]~79 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[23]~78 .lut_mask = 16'hC303;
defparam \inst|timer_0|internal_counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \inst|timer_0|period_h_register[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[7] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N15
dffeas \inst|timer_0|internal_counter[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[23]~78_combout ),
	.asdata(\inst|timer_0|period_h_register [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[23] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[24]~80 (
// Equation(s):
// \inst|timer_0|internal_counter[24]~80_combout  = (\inst|timer_0|internal_counter [24] & ((GND) # (!\inst|timer_0|internal_counter[23]~79 ))) # (!\inst|timer_0|internal_counter [24] & (\inst|timer_0|internal_counter[23]~79  $ (GND)))
// \inst|timer_0|internal_counter[24]~81  = CARRY((\inst|timer_0|internal_counter [24]) # (!\inst|timer_0|internal_counter[23]~79 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[23]~79 ),
	.combout(\inst|timer_0|internal_counter[24]~80_combout ),
	.cout(\inst|timer_0|internal_counter[24]~81 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[24]~80 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \inst|timer_0|internal_counter[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[24]~80_combout ),
	.asdata(\inst|timer_0|period_h_register [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[24] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[25]~82 (
// Equation(s):
// \inst|timer_0|internal_counter[25]~82_combout  = (\inst|timer_0|internal_counter [25] & (\inst|timer_0|internal_counter[24]~81  & VCC)) # (!\inst|timer_0|internal_counter [25] & (!\inst|timer_0|internal_counter[24]~81 ))
// \inst|timer_0|internal_counter[25]~83  = CARRY((!\inst|timer_0|internal_counter [25] & !\inst|timer_0|internal_counter[24]~81 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[24]~81 ),
	.combout(\inst|timer_0|internal_counter[25]~82_combout ),
	.cout(\inst|timer_0|internal_counter[25]~83 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[25]~82 .lut_mask = 16'hC303;
defparam \inst|timer_0|internal_counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y31_N27
dffeas \inst|timer_0|period_h_register[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[9] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N19
dffeas \inst|timer_0|internal_counter[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[25]~82_combout ),
	.asdata(\inst|timer_0|period_h_register [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[25] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
fiftyfivenm_lcell_comb \inst|timer_0|internal_counter[26]~84 (
// Equation(s):
// \inst|timer_0|internal_counter[26]~84_combout  = (\inst|timer_0|internal_counter [26] & ((GND) # (!\inst|timer_0|internal_counter[25]~83 ))) # (!\inst|timer_0|internal_counter [26] & (\inst|timer_0|internal_counter[25]~83  $ (GND)))
// \inst|timer_0|internal_counter[26]~85  = CARRY((\inst|timer_0|internal_counter [26]) # (!\inst|timer_0|internal_counter[25]~83 ))

	.dataa(gnd),
	.datab(\inst|timer_0|internal_counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|timer_0|internal_counter[25]~83 ),
	.combout(\inst|timer_0|internal_counter[26]~84_combout ),
	.cout(\inst|timer_0|internal_counter[26]~85 ));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[26]~84 .lut_mask = 16'h3CCF;
defparam \inst|timer_0|internal_counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y31_N21
dffeas \inst|timer_0|period_h_register[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[10] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N21
dffeas \inst|timer_0|internal_counter[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[26]~84_combout ),
	.asdata(\inst|timer_0|period_h_register [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[26] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N15
dffeas \inst|timer_0|period_h_register[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[11] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \inst|timer_0|internal_counter[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|internal_counter[27]~86_combout ),
	.asdata(\inst|timer_0|period_h_register [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|timer_0|always0~0_combout ),
	.ena(\inst|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|internal_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|internal_counter[27] .is_wysiwyg = "true";
defparam \inst|timer_0|internal_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[27]~feeder (
// Equation(s):
// \inst|timer_0|counter_snapshot[27]~feeder_combout  = \inst|timer_0|internal_counter [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [27]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[27]~feeder .lut_mask = 16'hFF00;
defparam \inst|timer_0|counter_snapshot[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \inst|timer_0|counter_snapshot[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[27] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N19
dffeas \inst|timer_0|counter_snapshot[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[11] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~38 (
// Equation(s):
// \inst|timer_0|read_mux_out~38_combout  = (\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [3] & (\inst|timer_0|counter_snapshot [11] & !\inst|cpu|cpu|W_alu_result [2])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|timer_0|counter_snapshot [11]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~38 .lut_mask = 16'h0020;
defparam \inst|timer_0|read_mux_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[11]~37 (
// Equation(s):
// \inst|timer_0|read_mux_out[11]~37_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [11]) # ((\inst|timer_0|Equal6~1_combout  & \inst|timer_0|period_l_register [11])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((\inst|timer_0|period_l_register [11]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [11]),
	.datad(\inst|timer_0|period_l_register [11]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[11]~37 .lut_mask = 16'hECA0;
defparam \inst|timer_0|read_mux_out[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[11]~39 (
// Equation(s):
// \inst|timer_0|read_mux_out[11]~39_combout  = (\inst|timer_0|read_mux_out~38_combout ) # ((\inst|timer_0|read_mux_out[11]~37_combout ) # ((\inst|timer_0|counter_snapshot [27] & \inst|timer_0|Equal6~3_combout )))

	.dataa(\inst|timer_0|counter_snapshot [27]),
	.datab(\inst|timer_0|Equal6~3_combout ),
	.datac(\inst|timer_0|read_mux_out~38_combout ),
	.datad(\inst|timer_0|read_mux_out[11]~37_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[11]~39 .lut_mask = 16'hFFF8;
defparam \inst|timer_0|read_mux_out[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N17
dffeas \inst|timer_0|readdata[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[11] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N19
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~7_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~7 .lut_mask = 16'hB380;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N3
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~65 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~65_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~65 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~66 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~66_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~65_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [11])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [11]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~65_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~66 .lut_mask = 16'hFFEA;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[3]~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[3]~0_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~66_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~66_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[3]~0 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|av_ld_byte1_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N3
dffeas \inst|cpu|cpu|av_ld_byte1_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[3]~0_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[11]~17 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[11]~17_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte1_data [3])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [11]))))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_byte1_data [3]),
	.datac(\inst|cpu|cpu|W_alu_result [11]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[11]~17 .lut_mask = 16'hCC50;
defparam \inst|cpu|cpu|W_rf_wr_data[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[12]~6 (
// Equation(s):
// \inst|cpu|cpu|E_src1[12]~6_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [16])))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[12]~6 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_src1[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \inst|cpu|cpu|E_src1[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[12]~6_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[10]~12 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[10]~12_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~44_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[10]~20_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.datab(\inst|cpu|cpu|Add1~44_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[10]~12 .lut_mask = 16'h0C0A;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N17
dffeas \inst|cpu|cpu|F_pc[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[48] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [48] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [12]) # ((\inst|cpu|cpu|F_pc [10] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\inst|cpu|cpu|F_pc [10] & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|F_pc [10]),
	.datac(\inst|cpu|cpu|W_alu_result [12]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[48] .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11 .lut_mask = 16'h0C0A;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a74~portadataout ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~11_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~67 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~67_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~67 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|ac~0 (
// Equation(s):
// \inst|jtag_uart|ac~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ) # (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|ac~0 .lut_mask = 16'hFFCC;
defparam \inst|jtag_uart|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|ac~1 (
// Equation(s):
// \inst|jtag_uart|ac~1_combout  = (\inst|jtag_uart|ac~0_combout ) # ((\inst|jtag_uart|ac~q  & ((!\inst|jtag_uart|ien_AE~0_combout ) # (!\inst|cpu|cpu|d_writedata [10]))))

	.dataa(\inst|cpu|cpu|d_writedata [10]),
	.datab(\inst|jtag_uart|ac~0_combout ),
	.datac(\inst|jtag_uart|ac~q ),
	.datad(\inst|jtag_uart|ien_AE~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|ac~1 .lut_mask = 16'hDCFC;
defparam \inst|jtag_uart|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N5
dffeas \inst|jtag_uart|ac (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|ac .is_wysiwyg = "true";
defparam \inst|jtag_uart|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N19
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|ac~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~68 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~68_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]) # 
// ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~68 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N7
dffeas \inst|timer_0|counter_snapshot[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[10] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~41 (
// Equation(s):
// \inst|timer_0|read_mux_out~41_combout  = (\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [3] & (\inst|timer_0|counter_snapshot [10] & !\inst|cpu|cpu|W_alu_result [2])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|timer_0|counter_snapshot [10]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~41 .lut_mask = 16'h0020;
defparam \inst|timer_0|read_mux_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \inst|timer_0|counter_snapshot[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [26]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[26] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[10]~40 (
// Equation(s):
// \inst|timer_0|read_mux_out[10]~40_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [10]) # ((\inst|timer_0|Equal6~1_combout  & \inst|timer_0|period_l_register [10])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((\inst|timer_0|period_l_register [10]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [10]),
	.datad(\inst|timer_0|period_l_register [10]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[10]~40 .lut_mask = 16'hECA0;
defparam \inst|timer_0|read_mux_out[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[10]~42 (
// Equation(s):
// \inst|timer_0|read_mux_out[10]~42_combout  = (\inst|timer_0|read_mux_out~41_combout ) # ((\inst|timer_0|read_mux_out[10]~40_combout ) # ((\inst|timer_0|counter_snapshot [26] & \inst|timer_0|Equal6~3_combout )))

	.dataa(\inst|timer_0|read_mux_out~41_combout ),
	.datab(\inst|timer_0|counter_snapshot [26]),
	.datac(\inst|timer_0|Equal6~3_combout ),
	.datad(\inst|timer_0|read_mux_out[10]~40_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[10]~42 .lut_mask = 16'hFFEA;
defparam \inst|timer_0|read_mux_out[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N9
dffeas \inst|timer_0|readdata[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[10]~42_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[10] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N21
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~69 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~69_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~67_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~68_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [10] & 
// \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~67_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~68_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [10]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~69 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[2]~5 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[2]~5_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~69_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~69_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[2]~5 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|av_ld_byte1_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N29
dffeas \inst|cpu|cpu|av_ld_byte1_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[2]~5_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[10]~18 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[10]~18_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|av_ld_byte1_data [2])) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|W_alu_result [10] & !\inst|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\inst|cpu|cpu|av_ld_byte1_data [2]),
	.datab(\inst|cpu|cpu|W_alu_result [10]),
	.datac(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datad(\inst|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[10]~18 .lut_mask = 16'hA0AC;
defparam \inst|cpu|cpu|W_rf_wr_data[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N19
dffeas \inst|cpu|cpu|d_writedata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\inst|jtag_uart|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\inst|jtag_uart|r_val~0_combout ),
	.ena2(\inst|jtag_uart|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|cpu|cpu|d_writedata [7],\inst|cpu|cpu|d_writedata [6],\inst|cpu|cpu|d_writedata [5],\inst|cpu|cpu|d_writedata [4],\inst|cpu|cpu|d_writedata [3],\inst|cpu|cpu|d_writedata [2],
\inst|cpu|cpu|d_writedata [1],\inst|cpu|cpu|d_writedata [0]}),
	.portaaddr({\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "traffic_light:inst|traffic_light_jtag_uart:jtag_uart|traffic_light_jtag_uart_scfifo_w:the_traffic_light_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~7 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [7]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hFA50;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N9
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [1]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h0888;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~21 (
	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [6]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~21 .lut_mask = 16'hF0CC;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~19 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [5]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hCCAA;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~20 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~20 .lut_mask = 16'hD000;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N1
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~17 (
	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [4]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hF0CC;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~18 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hF430;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~15 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [3]),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hF0AA;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~16 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'h8ACC;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~13 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [2]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hEE44;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~14 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hC400;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~11 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [1]),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hF0AA;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~12 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hC400;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N11
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~8 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rdata [0]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hAAF0;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~9 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'h8ACC;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N31
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~5 (
	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hF0CC;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~6 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hF430;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~0 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hF0AA;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h5504;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~3 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hAFCC;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N9
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|count [0]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~2_combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'hF870;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N12
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~0 .lut_mask = 16'h0F0F;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N31
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N5
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N31
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read1~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N5
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read1~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read2~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hD7FF;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N2
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~2 (
	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h3033;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N3
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~0 (
	.dataa(gnd),
	.datab(\inst|jtag_uart|r_val~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h003F;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N19
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|r_val~0 (
// Equation(s):
// \inst|jtag_uart|r_val~0_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~q  & 
// ((!\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1~q ) # (!\inst|jtag_uart|r_val~q ))))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\inst|jtag_uart|r_val~q ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|r_val~0 .lut_mask = 16'h002A;
defparam \inst|jtag_uart|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\inst|jtag_uart|fifo_wr~q  & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\inst|jtag_uart|fifo_wr~q ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\inst|jtag_uart|r_val~0_combout  & ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\inst|jtag_uart|r_val~0_combout ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N31
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|LessThan0~0 (
// Equation(s):
// \inst|jtag_uart|LessThan0~0_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) 
// # (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|LessThan0~0 .lut_mask = 16'hFE00;
defparam \inst|jtag_uart|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|LessThan0~1 (
// Equation(s):
// \inst|jtag_uart|LessThan0~1_combout  = (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\inst|jtag_uart|LessThan0~0_combout  & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\inst|jtag_uart|LessThan0~0_combout ),
	.datac(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|LessThan0~1 .lut_mask = 16'h0001;
defparam \inst|jtag_uart|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \inst|jtag_uart|fifo_AE (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|fifo_AE .is_wysiwyg = "true";
defparam \inst|jtag_uart|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N9
dffeas \inst|jtag_uart|ien_AE (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|ien_AE .is_wysiwyg = "true";
defparam \inst|jtag_uart|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[9] (
// Equation(s):
// \inst|jtag_uart|av_readdata [9] = (\inst|jtag_uart|fifo_AE~q  & \inst|jtag_uart|ien_AE~q )

	.dataa(\inst|jtag_uart|fifo_AE~q ),
	.datab(gnd),
	.datac(\inst|jtag_uart|ien_AE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[9] .lut_mask = 16'hA0A0;
defparam \inst|jtag_uart|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N11
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~71 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~71_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]) # 
// ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~71 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~19_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~19 .lut_mask = 16'hD850;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N21
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~70 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~70_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~70 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[9]~8 (
// Equation(s):
// \inst|timer_0|counter_snapshot[9]~8_combout  = !\inst|timer_0|internal_counter [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|timer_0|internal_counter [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[9]~8 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|counter_snapshot[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \inst|timer_0|counter_snapshot[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[9]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[9] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~44 (
// Equation(s):
// \inst|timer_0|read_mux_out~44_combout  = (\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [3] & (\inst|timer_0|counter_snapshot [9] & !\inst|cpu|cpu|W_alu_result [2])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|timer_0|counter_snapshot [9]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~44 .lut_mask = 16'h0020;
defparam \inst|timer_0|read_mux_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[25]~feeder (
// Equation(s):
// \inst|timer_0|counter_snapshot[25]~feeder_combout  = \inst|timer_0|internal_counter [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [25]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[25]~feeder .lut_mask = 16'hFF00;
defparam \inst|timer_0|counter_snapshot[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N31
dffeas \inst|timer_0|counter_snapshot[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[25] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[9]~43 (
// Equation(s):
// \inst|timer_0|read_mux_out[9]~43_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [9]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [9])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [9]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [9]),
	.datad(\inst|timer_0|period_l_register [9]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[9]~43 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[9]~45 (
// Equation(s):
// \inst|timer_0|read_mux_out[9]~45_combout  = (\inst|timer_0|read_mux_out~44_combout ) # ((\inst|timer_0|read_mux_out[9]~43_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [25])))

	.dataa(\inst|timer_0|read_mux_out~44_combout ),
	.datab(\inst|timer_0|Equal6~3_combout ),
	.datac(\inst|timer_0|counter_snapshot [25]),
	.datad(\inst|timer_0|read_mux_out[9]~43_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[9]~45 .lut_mask = 16'hFFEA;
defparam \inst|timer_0|read_mux_out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \inst|timer_0|readdata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[9]~45_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[9] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N11
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~72 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~72_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~71_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~70_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [9] & 
// \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~71_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~70_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [9]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~72 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[1]~6 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[1]~6_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_fill_bit~0_combout )) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~72_combout )))

	.dataa(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~72_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[1]~6 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|av_ld_byte1_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N7
dffeas \inst|cpu|cpu|av_ld_byte1_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[1]~6_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[9]~19 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[9]~19_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|av_ld_byte1_data [1])) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|W_alu_result [9] & !\inst|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\inst|cpu|cpu|av_ld_byte1_data [1]),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_alu_result [9]),
	.datad(\inst|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[9]~19 .lut_mask = 16'h88B8;
defparam \inst|cpu|cpu|W_rf_wr_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[13]~10 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[13]~10_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [19])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(\inst|cpu|cpu|D_iw [19]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[13]~10 .lut_mask = 16'h5140;
defparam \inst|cpu|cpu|R_src2_lo[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N13
dffeas \inst|cpu|cpu|E_src2[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[13]~14 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[13]~14_combout  = (\inst|cpu|cpu|E_src2 [13] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [13]))))) # (!\inst|cpu|cpu|E_src2 [13] & ((\inst|cpu|cpu|E_src1 [13] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [13] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src2 [13]),
	.datac(\inst|cpu|cpu|E_src1 [13]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[13]~14 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[13]~5 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[13]~5_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[13]~14_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~46_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[13]~14_combout ),
	.datab(\inst|cpu|cpu|Add1~46_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[13]~5 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \inst|cpu|cpu|W_alu_result[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[13]~5_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal3~3 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal3~3_combout  = (!\inst|cpu|cpu|W_alu_result [13] & (!\inst|cpu|cpu|W_alu_result [6] & (!\inst|cpu|cpu|W_alu_result [7] & !\inst|cpu|cpu|W_alu_result [5])))

	.dataa(\inst|cpu|cpu|W_alu_result [13]),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal3~3 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|router|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal3~0_combout  = (!\inst|cpu|cpu|W_alu_result [17] & (!\inst|cpu|cpu|W_alu_result [16] & (!\inst|cpu|cpu|W_alu_result [15] & !\inst|cpu|cpu|W_alu_result [14])))

	.dataa(\inst|cpu|cpu|W_alu_result [17]),
	.datab(\inst|cpu|cpu|W_alu_result [16]),
	.datac(\inst|cpu|cpu|W_alu_result [15]),
	.datad(\inst|cpu|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal3~0 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal3~4 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal3~4_combout  = (\inst|mm_interconnect_0|router|Equal3~3_combout  & (\inst|mm_interconnect_0|router|Equal0~0_combout  & (\inst|mm_interconnect_0|router|Equal3~0_combout  & \inst|mm_interconnect_0|router|Equal3~1_combout 
// )))

	.dataa(\inst|mm_interconnect_0|router|Equal3~3_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal3~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal3~4 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|router|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|router|Equal3~4_combout  & (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & 
// \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|router|Equal3~4_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hC000;
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7470;
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N5
dffeas \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & 
// \inst|mm_interconnect_0|router|Equal3~4_combout ))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|router|Equal3~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 .lut_mask = 16'h0A00;
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  & (!\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & 
// !\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 .lut_mask = 16'h000A;
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N19
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
fiftyfivenm_lcell_comb \inst|timer_0|period_l_wr_strobe~3 (
// Equation(s):
// \inst|timer_0|period_l_wr_strobe~3_combout  = (!\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & \inst|timer_0|period_l_wr_strobe~2_combout )))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(\inst|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datad(\inst|timer_0|period_l_wr_strobe~2_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|period_l_wr_strobe~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_l_wr_strobe~3 .lut_mask = 16'h4000;
defparam \inst|timer_0|period_l_wr_strobe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
fiftyfivenm_lcell_comb \inst|timer_0|period_h_wr_strobe (
// Equation(s):
// \inst|timer_0|period_h_wr_strobe~combout  = (!\inst|cpu|cpu|W_alu_result [4] & (\inst|cpu|cpu|W_alu_result [3] & (\inst|cpu|cpu|W_alu_result [2] & \inst|timer_0|period_l_wr_strobe~3_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|timer_0|period_l_wr_strobe~3_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|period_h_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|period_h_wr_strobe .lut_mask = 16'h4000;
defparam \inst|timer_0|period_h_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N9
dffeas \inst|timer_0|period_h_register[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|period_h_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|period_h_register[8] .is_wysiwyg = "true";
defparam \inst|timer_0|period_h_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[8]~22 (
// Equation(s):
// \inst|timer_0|read_mux_out[8]~22_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [8]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [8])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [8]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [8]),
	.datad(\inst|timer_0|period_l_register [8]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[8]~22 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[24]~feeder (
// Equation(s):
// \inst|timer_0|counter_snapshot[24]~feeder_combout  = \inst|timer_0|internal_counter [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [24]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[24]~feeder .lut_mask = 16'hFF00;
defparam \inst|timer_0|counter_snapshot[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N17
dffeas \inst|timer_0|counter_snapshot[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[24] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[8]~5 (
// Equation(s):
// \inst|timer_0|counter_snapshot[8]~5_combout  = !\inst|timer_0|internal_counter [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|timer_0|internal_counter [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[8]~5 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|counter_snapshot[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \inst|timer_0|counter_snapshot[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[8] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~23 (
// Equation(s):
// \inst|timer_0|read_mux_out~23_combout  = (\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [3] & (\inst|timer_0|counter_snapshot [8] & !\inst|cpu|cpu|W_alu_result [2])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|timer_0|counter_snapshot [8]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~23 .lut_mask = 16'h0020;
defparam \inst|timer_0|read_mux_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[8]~24 (
// Equation(s):
// \inst|timer_0|read_mux_out[8]~24_combout  = (\inst|timer_0|read_mux_out[8]~22_combout ) # ((\inst|timer_0|read_mux_out~23_combout ) # ((\inst|timer_0|counter_snapshot [24] & \inst|timer_0|Equal6~3_combout )))

	.dataa(\inst|timer_0|read_mux_out[8]~22_combout ),
	.datab(\inst|timer_0|counter_snapshot [24]),
	.datac(\inst|timer_0|read_mux_out~23_combout ),
	.datad(\inst|timer_0|Equal6~3_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[8]~24 .lut_mask = 16'hFEFA;
defparam \inst|timer_0|read_mux_out[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N25
dffeas \inst|timer_0|readdata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[8] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N1
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~48 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~48_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~47_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~46_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [8] & 
// \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~47_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~46_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [8]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~48 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[0]~7 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[0]~7_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~48_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~48_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[0]~7 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte1_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \inst|cpu|cpu|av_ld_byte1_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[0]~7_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[8]~20 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[8]~20_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte1_data [0])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|W_alu_result [8] & (!\inst|cpu|cpu|E_alu_result~0_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [8]),
	.datab(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte1_data [0]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[8]~20 .lut_mask = 16'hF022;
defparam \inst|cpu|cpu|W_rf_wr_data[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[10]~8 (
// Equation(s):
// \inst|cpu|cpu|E_src1[10]~8_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [14])))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[10]~8 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|E_src1[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \inst|cpu|cpu|E_src1[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[10]~8_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[8]~14 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[8]~14_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\inst|cpu|cpu|Add1~40_combout )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\inst|cpu|cpu|F_pc_plus_one[8]~16_combout )))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\inst|cpu|cpu|Add1~40_combout ),
	.datac(\inst|cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.datad(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[8]~14 .lut_mask = 16'h4450;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N27
dffeas \inst|cpu|cpu|F_pc[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[8]~14_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [46] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [10]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [8])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [8]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [10]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [46]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [32] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\inst|cpu|cpu|d_byteenable [0] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\inst|cpu|cpu|d_byteenable [0]),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [32]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 16'hEECC;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a38~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39 .lut_mask = 16'h3120;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a70~portadataout ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~39_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40 .lut_mask = 16'hFCCC;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~21_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~21 .lut_mask = 16'hA0CC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[6]~39 (
// Equation(s):
// \inst|cpu|cpu|F_iw[6]~39_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[6]~39 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[6]~40 (
// Equation(s):
// \inst|cpu|cpu|F_iw[6]~40_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[6]~39_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout 
// ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|F_iw[6]~39_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[6]~40 .lut_mask = 16'hF800;
defparam \inst|cpu|cpu|F_iw[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \inst|cpu|cpu|D_iw[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[6]~40_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[3]~0 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[3]~0_combout  = (!\inst|cpu|cpu|R_ctrl_hi_imm16~q  & !\inst|cpu|cpu|R_ctrl_force_src2_zero~q )

	.dataa(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[3]~0 .lut_mask = 16'h0055;
defparam \inst|cpu|cpu|R_src2_lo[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[0]~6 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[0]~6_combout  = (\inst|cpu|cpu|R_src2_lo[3]~0_combout  & ((\inst|cpu|cpu|R_src2_lo~1_combout  & ((\inst|cpu|cpu|D_iw [6]))) # (!\inst|cpu|cpu|R_src2_lo~1_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|cpu|cpu|D_iw [6]),
	.datac(\inst|cpu|cpu|R_src2_lo[3]~0_combout ),
	.datad(\inst|cpu|cpu|R_src2_lo~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[0]~6 .lut_mask = 16'hC0A0;
defparam \inst|cpu|cpu|R_src2_lo[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N23
dffeas \inst|cpu|cpu|E_src2[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~4 (
// Equation(s):
// \inst|cpu|cpu|Add1~4_combout  = \inst|cpu|cpu|E_src2 [0] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src2 [0]),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~4 .lut_mask = 16'h3C3C;
defparam \inst|cpu|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_mem_byte_en[1]~3 (
// Equation(s):
// \inst|cpu|cpu|E_mem_byte_en[1]~3_combout  = (\inst|cpu|cpu|D_ctrl_mem8~1_combout  & ((\inst|cpu|cpu|D_ctrl_mem16~1_combout ) # ((!\inst|cpu|cpu|Add1~9_combout  & \inst|cpu|cpu|Add1~7_combout )))) # (!\inst|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((!\inst|cpu|cpu|D_ctrl_mem16~1_combout )) # (!\inst|cpu|cpu|Add1~9_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(\inst|cpu|cpu|Add1~9_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(\inst|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_mem_byte_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_mem_byte_en[1]~3 .lut_mask = 16'hB7B5;
defparam \inst|cpu|cpu|E_mem_byte_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N15
dffeas \inst|cpu|cpu|d_byteenable[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_mem_byte_en[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [33] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\inst|cpu|cpu|d_byteenable [1] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\inst|cpu|cpu|d_byteenable [1]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 16'hFCCC;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFFF0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~17_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~17 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~53 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~53_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~53 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
fiftyfivenm_lcell_comb \inst|jtag_uart|rvalid~0 (
// Equation(s):
// \inst|jtag_uart|rvalid~0_combout  = (\inst|jtag_uart|fifo_rd~0_combout  & ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) # (!\inst|jtag_uart|fifo_rd~0_combout  & (\inst|jtag_uart|rvalid~q ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|fifo_rd~0_combout ),
	.datac(\inst|jtag_uart|rvalid~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|rvalid~0 .lut_mask = 16'hFC30;
defparam \inst|jtag_uart|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N5
dffeas \inst|jtag_uart|rvalid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|rvalid .is_wysiwyg = "true";
defparam \inst|jtag_uart|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N3
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|rvalid~q ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~54 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~54_combout  = (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15])))) # 
// (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15])))

	.dataa(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~54 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[31]~feeder (
// Equation(s):
// \inst|timer_0|counter_snapshot[31]~feeder_combout  = \inst|timer_0|internal_counter [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [31]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[31]~feeder .lut_mask = 16'hFF00;
defparam \inst|timer_0|counter_snapshot[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N13
dffeas \inst|timer_0|counter_snapshot[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[31] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[15]~6 (
// Equation(s):
// \inst|timer_0|counter_snapshot[15]~6_combout  = !\inst|timer_0|internal_counter [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [15]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[15]~6 .lut_mask = 16'h00FF;
defparam \inst|timer_0|counter_snapshot[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N23
dffeas \inst|timer_0|counter_snapshot[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[15]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[15] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~26 (
// Equation(s):
// \inst|timer_0|read_mux_out~26_combout  = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & (\inst|timer_0|counter_snapshot [15] & \inst|cpu|cpu|W_alu_result [4])))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|timer_0|counter_snapshot [15]),
	.datad(\inst|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~26 .lut_mask = 16'h1000;
defparam \inst|timer_0|read_mux_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[15]~25 (
// Equation(s):
// \inst|timer_0|read_mux_out[15]~25_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [15]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [15])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [15]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [15]),
	.datad(\inst|timer_0|period_l_register [15]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[15]~25 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N6
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[15]~27 (
// Equation(s):
// \inst|timer_0|read_mux_out[15]~27_combout  = (\inst|timer_0|read_mux_out~26_combout ) # ((\inst|timer_0|read_mux_out[15]~25_combout ) # ((\inst|timer_0|counter_snapshot [31] & \inst|timer_0|Equal6~3_combout )))

	.dataa(\inst|timer_0|counter_snapshot [31]),
	.datab(\inst|timer_0|read_mux_out~26_combout ),
	.datac(\inst|timer_0|Equal6~3_combout ),
	.datad(\inst|timer_0|read_mux_out[15]~25_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[15]~27 .lut_mask = 16'hFFEC;
defparam \inst|timer_0|read_mux_out[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N7
dffeas \inst|timer_0|readdata[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[15]~27_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[15] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N9
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~55 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~55_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~53_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~54_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [15] & 
// \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~53_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~54_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [15]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~55 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[7]~1 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[7]~1_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~55_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~55_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[7]~1 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte1_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N9
dffeas \inst|cpu|cpu|av_ld_byte1_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[7]~1_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~20_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~20 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N27
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~26_combout  = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]) # 
// ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout  & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hF300;
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout  & 
// (!\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0] & !\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0008;
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N15
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout  = (!\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  & \inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [1]),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h1444;
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datab(\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEAAA;
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N1
dffeas \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal7~0_combout  = (!\inst|cpu|cpu|W_alu_result [5] & (\inst|cpu|cpu|W_alu_result [4] & \inst|mm_interconnect_0|router|Equal6~1_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [5]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal7~0 .lut_mask = 16'h3000;
defparam \inst|mm_interconnect_0|router|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout  & (\inst|mm_interconnect_0|router|Equal7~0_combout  & 
// \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ))

	.dataa(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal7~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8080;
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7270;
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N9
dffeas \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout  = (!\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1] & (!\inst|cpu|cpu|W_alu_result [5] & (\inst|cpu|cpu|W_alu_result [4] & \inst|mm_interconnect_0|router|Equal6~1_combout )))

	.dataa(\inst|mm_interconnect_0|hex_2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|cpu|cpu|W_alu_result [5]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0 .lut_mask = 16'h1000;
defparam \inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_translator|Add0~0_combout  = \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|Add0~0 .lut_mask = 16'h3C3C;
defparam \inst|mm_interconnect_0|hex_2_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~1_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|hex_2_s1_translator|Add0~0_combout  & !\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|Add0~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N27
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
fiftyfivenm_lcell_comb \inst|hex_2|always0~0 (
// Equation(s):
// \inst|hex_2|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [1])

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|always0~0 .lut_mask = 16'h0A0A;
defparam \inst|hex_2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2_combout  = (\inst|hex_2|always0~0_combout  & (\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout  & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ 
// (\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|hex_2|always0~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h2800;
defparam \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~3_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\inst|cpu|cpu|d_read~q  & \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2_combout 
// ))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h5000;
defparam \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \inst|timer_0|counter_snapshot[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[7] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~11 (
// Equation(s):
// \inst|timer_0|read_mux_out~11_combout  = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|cpu|cpu|W_alu_result [4] & (\inst|timer_0|counter_snapshot [7] & !\inst|cpu|cpu|W_alu_result [3])))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|timer_0|counter_snapshot [7]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~11 .lut_mask = 16'h0040;
defparam \inst|timer_0|read_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[7]~10 (
// Equation(s):
// \inst|timer_0|read_mux_out[7]~10_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [7]) # ((\inst|timer_0|period_l_register [7] & \inst|timer_0|Equal6~1_combout )))) # (!\inst|timer_0|Equal6~0_combout  & 
// (((\inst|timer_0|period_l_register [7] & \inst|timer_0|Equal6~1_combout ))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|period_h_register [7]),
	.datac(\inst|timer_0|period_l_register [7]),
	.datad(\inst|timer_0|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[7]~10 .lut_mask = 16'hF888;
defparam \inst|timer_0|read_mux_out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N19
dffeas \inst|timer_0|counter_snapshot[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [23]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[23] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[7]~12 (
// Equation(s):
// \inst|timer_0|read_mux_out[7]~12_combout  = (\inst|timer_0|read_mux_out~11_combout ) # ((\inst|timer_0|read_mux_out[7]~10_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [23])))

	.dataa(\inst|timer_0|Equal6~3_combout ),
	.datab(\inst|timer_0|read_mux_out~11_combout ),
	.datac(\inst|timer_0|read_mux_out[7]~10_combout ),
	.datad(\inst|timer_0|counter_snapshot [23]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[7]~12 .lut_mask = 16'hFEFC;
defparam \inst|timer_0|read_mux_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \inst|timer_0|readdata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[7]~12_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[7] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y33_N23
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
fiftyfivenm_lcell_comb \inst|hex_2|always0~1 (
// Equation(s):
// \inst|hex_2|always0~1_combout  = (\inst|hex_2|always0~0_combout  & (\inst|hex_0|always0~1_combout  & (!\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout )))

	.dataa(\inst|hex_2|always0~0_combout ),
	.datab(\inst|hex_0|always0~1_combout ),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|hex_2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|always0~1 .lut_mask = 16'h0800;
defparam \inst|hex_2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \inst|hex_2|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[7] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
fiftyfivenm_lcell_comb \inst|hex_2|readdata[7] (
// Equation(s):
// \inst|hex_2|readdata [7] = (!\inst|cpu|cpu|W_alu_result [3] & (\inst|hex_2|data_out [7] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|hex_2|data_out [7]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [7]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[7] .lut_mask = 16'h0404;
defparam \inst|hex_2|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N9
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [7]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~27_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [7]) # 
// ((\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [7])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [7]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [7]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N1
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N19
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N21
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N23
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N25
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N27
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y31_N29
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y31_N17
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y31_N19
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y31_N21
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y31_N23
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] $ 
// (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y31_N27
dffeas \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N11
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N29
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N14
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N15
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N22
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N23
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N21
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N19
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N9
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\inst|jtag_uart|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\inst|jtag_uart|wr_rfifo~combout ),
	.ena1(\inst|jtag_uart|fifo_rd~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [7],\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [6],
\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [5],\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [4],\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [3],\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [2],
\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [1],\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "traffic_light:inst|traffic_light_jtag_uart:jtag_uart|traffic_light_jtag_uart_scfifo_r:the_traffic_light_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[7]~5 (
// Equation(s):
// \inst|jtag_uart|av_readdata[7]~5_combout  = (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] & \inst|jtag_uart|read_0~q )

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(gnd),
	.datac(\inst|jtag_uart|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[7]~5 .lut_mask = 16'hA0A0;
defparam \inst|jtag_uart|av_readdata[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N9
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~28 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~28_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~28 .lut_mask = 16'hFFEA;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
fiftyfivenm_lcell_comb \inst|hex_4|data_out[7]~feeder (
// Equation(s):
// \inst|hex_4|data_out[7]~feeder_combout  = \inst|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\inst|hex_4|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_4|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal4~0_combout  = (!\inst|cpu|cpu|W_alu_result [13] & (!\inst|cpu|cpu|W_alu_result [6] & \inst|cpu|cpu|W_alu_result [5]))

	.dataa(\inst|cpu|cpu|W_alu_result [13]),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal4~0 .lut_mask = 16'h1100;
defparam \inst|mm_interconnect_0|router|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal4~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal4~1_combout  = (\inst|mm_interconnect_0|router|Equal4~0_combout  & (\inst|mm_interconnect_0|router|Equal0~0_combout  & (\inst|mm_interconnect_0|router|Equal3~0_combout  & \inst|mm_interconnect_0|router|Equal3~1_combout 
// )))

	.dataa(\inst|mm_interconnect_0|router|Equal4~0_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal3~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal4~1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|router|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout  = (!\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  & \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h060C;
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2_combout  = (\inst|hex_4|always0~0_combout  & (\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout  & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ 
// (\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0]),
	.datac(\inst|hex_4|always0~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h6000;
defparam \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~3_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\inst|cpu|cpu|d_read~q  & \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2_combout 
// ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h3000;
defparam \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N1
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hCF00;
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & 
// (\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout  & \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout )))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hF8F0;
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N7
dffeas \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal5~0_combout  = (!\inst|cpu|cpu|W_alu_result [7] & \inst|cpu|cpu|W_alu_result [5])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [7]),
	.datac(\inst|cpu|cpu|W_alu_result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal5~0 .lut_mask = 16'h3030;
defparam \inst|mm_interconnect_0|router|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal5~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal5~1_combout  = (\inst|mm_interconnect_0|router|Equal3~2_combout  & (\inst|mm_interconnect_0|router|Equal5~0_combout  & (\inst|cpu|cpu|W_alu_result [4] & !\inst|cpu|cpu|W_alu_result [6])))

	.dataa(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal5~0_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal5~1 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|router|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & (\inst|mm_interconnect_0|router|Equal5~1_combout  & 
// \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout ))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|router|Equal5~1_combout ),
	.datad(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hA000;
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7270;
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N17
dffeas \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout  = (\inst|mm_interconnect_0|router|Equal4~1_combout  & (!\inst|cpu|cpu|W_alu_result [7] & (\inst|cpu|cpu|W_alu_result [4] & !\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [7]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0 .lut_mask = 16'h0020;
defparam \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout  & (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0] & !\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0008;
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N25
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_translator|Add0~0_combout  = \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [1] $ (\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \inst|mm_interconnect_0|hex_4_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~1_combout  = (\inst|mm_interconnect_0|hex_4_s1_translator|Add0~0_combout  & (!\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout  & 
// (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout )))

	.dataa(\inst|mm_interconnect_0|hex_4_s1_translator|Add0~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~1 .lut_mask = 16'h2000;
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N5
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
fiftyfivenm_lcell_comb \inst|hex_4|always0~0 (
// Equation(s):
// \inst|hex_4|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [1])

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|always0~0 .lut_mask = 16'h0A0A;
defparam \inst|hex_4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
fiftyfivenm_lcell_comb \inst|hex_4|always0~1 (
// Equation(s):
// \inst|hex_4|always0~1_combout  = (\inst|hex_4|always0~0_combout  & (!\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0] & (\inst|hex_0|always0~1_combout  & \inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout )))

	.dataa(\inst|hex_4|always0~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|wait_latency_counter [0]),
	.datac(\inst|hex_0|always0~1_combout ),
	.datad(\inst|mm_interconnect_0|hex_4_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|hex_4|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|always0~1 .lut_mask = 16'h2000;
defparam \inst|hex_4|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \inst|hex_4|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[7] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
fiftyfivenm_lcell_comb \inst|hex_4|readdata[7] (
// Equation(s):
// \inst|hex_4|readdata [7] = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|hex_4|data_out [7] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|hex_4|data_out [7]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [7]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[7] .lut_mask = 16'h0404;
defparam \inst|hex_4|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [7]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
fiftyfivenm_lcell_comb \inst|hex_3|data_out[7]~feeder (
// Equation(s):
// \inst|hex_3|data_out[7]~feeder_combout  = \inst|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\inst|hex_3|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_3|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \inst|hex_3|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[7] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \inst|hex_3|readdata[7] (
// Equation(s):
// \inst|hex_3|readdata [7] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_3|data_out [7]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_3|data_out [7]),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [7]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[7] .lut_mask = 16'h0300;
defparam \inst|hex_3|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [7]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~29 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~29_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [7]) # 
// ((\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [7] & \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [7] & (\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [7]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~29 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
fiftyfivenm_lcell_comb \inst|hex_5|data_out[7]~feeder (
// Equation(s):
// \inst|hex_5|data_out[7]~feeder_combout  = \inst|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\inst|hex_5|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_5|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \inst|hex_5|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[7] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
fiftyfivenm_lcell_comb \inst|hex_5|readdata[7] (
// Equation(s):
// \inst|hex_5|readdata [7] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_5|data_out [7]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_5|data_out [7]),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [7]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[7] .lut_mask = 16'h0500;
defparam \inst|hex_5|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [7]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~30 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~30_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~28_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~29_combout ) # ((\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [7])))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~30 .lut_mask = 16'hFEFC;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[7]~8 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[7]~8_combout  = (\inst|cpu|cpu|av_ld_rshift8~1_combout  & (\inst|cpu|cpu|av_ld_byte1_data [7])) # (!\inst|cpu|cpu|av_ld_rshift8~1_combout  & (((\inst|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~30_combout ))))

	.dataa(\inst|cpu|cpu|av_ld_byte1_data [7]),
	.datab(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[7]~8 .lut_mask = 16'hBBB8;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data[2]~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data[2]~0_combout  = (\inst|cpu|cpu|av_ld_rshift8~0_combout ) # (!\inst|cpu|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[2]~0 .lut_mask = 16'hF0FF;
defparam \inst|cpu|cpu|av_ld_byte0_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \inst|cpu|cpu|av_ld_byte0_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[7]~7 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[7]~7_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|av_ld_byte0_data [7])) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (((!\inst|cpu|cpu|E_alu_result~0_combout  & \inst|cpu|cpu|W_alu_result [7]))))

	.dataa(\inst|cpu|cpu|av_ld_byte0_data [7]),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datad(\inst|cpu|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[7]~7 .lut_mask = 16'h8B88;
defparam \inst|cpu|cpu|W_rf_wr_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[9]~14 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[9]~14_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [15])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))))

	.dataa(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[9]~14 .lut_mask = 16'h4540;
defparam \inst|cpu|cpu|R_src2_lo[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \inst|cpu|cpu|E_src2[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[9]~8 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[9]~8_combout  = (\inst|cpu|cpu|E_src1 [9] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [9]))))) # (!\inst|cpu|cpu|E_src1 [9] & ((\inst|cpu|cpu|R_logic_op [1] & ((\inst|cpu|cpu|E_src2 
// [9]))) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|E_src2 [9]))))

	.dataa(\inst|cpu|cpu|R_logic_op [1]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [9]),
	.datad(\inst|cpu|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[9]~8 .lut_mask = 16'h6AA1;
defparam \inst|cpu|cpu|E_logic_result[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[9]~9 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[9]~9_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[9]~8_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~38_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[9]~8_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|Add1~38_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[9]~9 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|W_alu_result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \inst|cpu|cpu|W_alu_result[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[9]~9_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [9]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal0~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal0~0_combout  = (!\inst|cpu|cpu|W_alu_result [8] & (!\inst|cpu|cpu|W_alu_result [11] & (!\inst|cpu|cpu|W_alu_result [9] & !\inst|cpu|cpu|W_alu_result [10])))

	.dataa(\inst|cpu|cpu|W_alu_result [8]),
	.datab(\inst|cpu|cpu|W_alu_result [11]),
	.datac(\inst|cpu|cpu|W_alu_result [9]),
	.datad(\inst|cpu|cpu|W_alu_result [10]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal0~0 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|router|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal6~0_combout  = (\inst|cpu|cpu|W_alu_result [6] & (!\inst|cpu|cpu|W_alu_result [13] & !\inst|cpu|cpu|W_alu_result [7]))

	.dataa(\inst|cpu|cpu|W_alu_result [6]),
	.datab(\inst|cpu|cpu|W_alu_result [13]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal6~0 .lut_mask = 16'h0022;
defparam \inst|mm_interconnect_0|router|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal6~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal6~1_combout  = (\inst|mm_interconnect_0|router|Equal3~1_combout  & (\inst|mm_interconnect_0|router|Equal0~0_combout  & (\inst|mm_interconnect_0|router|Equal3~0_combout  & \inst|mm_interconnect_0|router|Equal6~0_combout 
// )))

	.dataa(\inst|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal6~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal6~1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|router|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout  & (\inst|mm_interconnect_0|router|Equal0~1_combout  & (\inst|mm_interconnect_0|router|Equal6~1_combout 
//  & \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout )))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~1_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hAA0A;
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout  & 
// (\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout  & \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout )))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datac(\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hECCC;
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N7
dffeas \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1])))) # (!\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h54F0;
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N25
dffeas \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout  = (!\inst|cpu|cpu|W_alu_result [4] & (!\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|router|Equal6~1_combout  & !\inst|cpu|cpu|W_alu_result [5])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|mm_interconnect_0|hex_3_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2 .lut_mask = 16'h0010;
defparam \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~2_combout  = (!\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout  & (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout )))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0400;
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout  = (!\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  & \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0]),
	.datab(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h1222;
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_translator|Add0~0_combout  = \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [1])

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|Add0~0 .lut_mask = 16'h55AA;
defparam \inst|mm_interconnect_0|hex_3_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~1_combout  = (!\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout  & (\inst|mm_interconnect_0|hex_3_s1_translator|Add0~0_combout  & 
// (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout )))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_3_s1_translator|Add0~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~1 .lut_mask = 16'h4000;
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
fiftyfivenm_lcell_comb \inst|hex_3|always0~0 (
// Equation(s):
// \inst|hex_3|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|hex_3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|always0~0 .lut_mask = 16'h00F0;
defparam \inst|hex_3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
fiftyfivenm_lcell_comb \inst|hex_3|always0~1 (
// Equation(s):
// \inst|hex_3|always0~1_combout  = (\inst|hex_3|always0~0_combout  & (\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout  & (\inst|hex_0|always0~1_combout  & !\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0])))

	.dataa(\inst|hex_3|always0~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_3_s1_agent|m0_write~2_combout ),
	.datac(\inst|hex_0|always0~1_combout ),
	.datad(\inst|mm_interconnect_0|hex_3_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|hex_3|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|always0~1 .lut_mask = 16'h0080;
defparam \inst|hex_3|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \inst|hex_3|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[6] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
fiftyfivenm_lcell_comb \inst|hex_3|readdata[6] (
// Equation(s):
// \inst|hex_3|readdata [6] = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|hex_3|data_out [6] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|hex_3|data_out [6]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [6]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[6] .lut_mask = 16'h0404;
defparam \inst|hex_3|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [6]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
fiftyfivenm_lcell_comb \inst|hex_4|data_out[6]~feeder (
// Equation(s):
// \inst|hex_4|data_out[6]~feeder_combout  = \inst|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\inst|hex_4|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_4|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \inst|hex_4|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[6] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
fiftyfivenm_lcell_comb \inst|hex_4|readdata[6] (
// Equation(s):
// \inst|hex_4|readdata [6] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_4|data_out [6]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_4|data_out [6]),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [6]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[6] .lut_mask = 16'h0500;
defparam \inst|hex_4|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [6]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~34 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~34_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [6] & ((\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [6])))) # (!\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [6] & 
// (\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [6])))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [6]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [6]),
	.datad(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~34 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[6]~4 (
// Equation(s):
// \inst|timer_0|counter_snapshot[6]~4_combout  = !\inst|timer_0|internal_counter [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [6]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[6]~4 .lut_mask = 16'h00FF;
defparam \inst|timer_0|counter_snapshot[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N3
dffeas \inst|timer_0|counter_snapshot[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[6] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~14 (
// Equation(s):
// \inst|timer_0|read_mux_out~14_combout  = (!\inst|cpu|cpu|W_alu_result [3] & (\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|timer_0|counter_snapshot [6])))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|timer_0|counter_snapshot [6]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~14 .lut_mask = 16'h0400;
defparam \inst|timer_0|read_mux_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[22]~feeder (
// Equation(s):
// \inst|timer_0|counter_snapshot[22]~feeder_combout  = \inst|timer_0|internal_counter [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [22]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[22]~feeder .lut_mask = 16'hFF00;
defparam \inst|timer_0|counter_snapshot[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \inst|timer_0|counter_snapshot[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[22] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[6]~13 (
// Equation(s):
// \inst|timer_0|read_mux_out[6]~13_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [6]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [6])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [6]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [6]),
	.datad(\inst|timer_0|period_l_register [6]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[6]~13 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[6]~15 (
// Equation(s):
// \inst|timer_0|read_mux_out[6]~15_combout  = (\inst|timer_0|read_mux_out~14_combout ) # ((\inst|timer_0|read_mux_out[6]~13_combout ) # ((\inst|timer_0|counter_snapshot [22] & \inst|timer_0|Equal6~3_combout )))

	.dataa(\inst|timer_0|read_mux_out~14_combout ),
	.datab(\inst|timer_0|counter_snapshot [22]),
	.datac(\inst|timer_0|Equal6~3_combout ),
	.datad(\inst|timer_0|read_mux_out[6]~13_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[6]~15 .lut_mask = 16'hFFEA;
defparam \inst|timer_0|read_mux_out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \inst|timer_0|readdata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[6]~15_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[6] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y33_N5
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N19
dffeas \inst|hex_2|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[6] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
fiftyfivenm_lcell_comb \inst|hex_2|readdata[6] (
// Equation(s):
// \inst|hex_2|readdata [6] = (\inst|hex_2|data_out [6] & (!\inst|cpu|cpu|W_alu_result [2] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|hex_2|data_out [6]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [6]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[6] .lut_mask = 16'h000A;
defparam \inst|hex_2|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [6]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~32 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~32_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [6]) # 
// ((\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [6])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [6]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [6]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~32 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[6]~6 (
// Equation(s):
// \inst|jtag_uart|av_readdata[6]~6_combout  = (\inst|jtag_uart|read_0~q  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|read_0~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[6]~6 .lut_mask = 16'hF000;
defparam \inst|jtag_uart|av_readdata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~33 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~33_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~32_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~33 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~35 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~35_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~34_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~33_combout ) # ((\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [6])))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [6]),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~35 .lut_mask = 16'hFFF8;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~31 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~31_combout  = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]) # 
// ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout )))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[6]~40_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~31 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[6]~9 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[6]~9_combout  = (\inst|cpu|cpu|av_ld_rshift8~1_combout  & (((\inst|cpu|cpu|av_ld_byte1_data [6])))) # (!\inst|cpu|cpu|av_ld_rshift8~1_combout  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~35_combout ) # 
// ((\inst|mm_interconnect_0|rsp_mux|src_payload~31_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.datab(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.datad(\inst|cpu|cpu|av_ld_byte1_data [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[6]~9 .lut_mask = 16'hFE32;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \inst|cpu|cpu|av_ld_byte0_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[6]~8 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[6]~8_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte0_data [6])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [6])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|cpu|cpu|av_ld_byte0_data [6]),
	.datad(\inst|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[6]~8 .lut_mask = 16'hF044;
defparam \inst|cpu|cpu|W_rf_wr_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[16]~5 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[16]~5_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[16]~5 .lut_mask = 16'hB8B8;
defparam \inst|cpu|cpu|E_st_data[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N21
dffeas \inst|cpu|cpu|d_writedata[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a53~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41 .lut_mask = 16'h5404;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a85 ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a85 ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~41_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~8 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~8 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[21]~41 (
// Equation(s):
// \inst|cpu|cpu|F_iw[21]~41_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[21]~42_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[21]~41 .lut_mask = 16'hFF8F;
defparam \inst|cpu|cpu|F_iw[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \inst|cpu|cpu|D_iw[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[21]~41_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[18]~0 (
// Equation(s):
// \inst|cpu|cpu|E_src2[18]~0_combout  = (\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [21])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\inst|cpu|cpu|D_iw [21]),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[18]~0 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src2[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N29
dffeas \inst|cpu|cpu|E_src2[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src2[18]~0_combout ),
	.asdata(\inst|cpu|cpu|D_iw [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[18]~10 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[18]~10_combout  = (\inst|cpu|cpu|E_src2 [18] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [18]))))) # (!\inst|cpu|cpu|E_src2 [18] & ((\inst|cpu|cpu|E_src1 [18] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [18] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src2 [18]),
	.datac(\inst|cpu|cpu|E_src1 [18]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[18]~10 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[18]~0 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[18]~0_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[18]~10_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~57_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[18]~10_combout ),
	.datab(\inst|cpu|cpu|Add1~57_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[18]~0 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N29
dffeas \inst|cpu|cpu|W_alu_result[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[18]~0_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [18]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal3~1_combout  = (\inst|cpu|cpu|W_alu_result [18] & \inst|cpu|cpu|W_alu_result [12])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [18]),
	.datac(\inst|cpu|cpu|W_alu_result [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal3~1 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|router|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal3~2 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal3~2_combout  = (\inst|mm_interconnect_0|router|Equal3~1_combout  & (\inst|mm_interconnect_0|router|Equal0~0_combout  & (\inst|mm_interconnect_0|router|Equal3~0_combout  & !\inst|cpu|cpu|W_alu_result [13])))

	.dataa(\inst|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(\inst|cpu|cpu|W_alu_result [13]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal3~2 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|router|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|always1~0_combout  = (\inst|mm_interconnect_0|router|Equal3~2_combout  & (\inst|mm_interconnect_0|router|Equal0~1_combout  & (\inst|cpu|cpu|W_alu_result [7] & \inst|cpu|cpu|W_alu_result [6])))

	.dataa(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~1_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|always1~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  = (\inst|jtag_uart|av_waitrequest~q  & (\inst|mm_interconnect_0|router|always1~0_combout  & (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & 
// \inst|cpu|cpu|W_alu_result [3])))

	.dataa(\inst|jtag_uart|av_waitrequest~q ),
	.datab(\inst|mm_interconnect_0|router|always1~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used 
// [0])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ) # 
// ((!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF5B0;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N21
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & 
// (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ) # 
// (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & (((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h32F0;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N13
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
fiftyfivenm_lcell_comb \inst|jtag_uart|av_waitrequest~0 (
// Equation(s):
// \inst|jtag_uart|av_waitrequest~0_combout  = (\inst|cpu|cpu|W_alu_result [3] & (\inst|mm_interconnect_0|router|always1~0_combout  & !\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|mm_interconnect_0|router|always1~0_combout ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_waitrequest~0 .lut_mask = 16'h0088;
defparam \inst|jtag_uart|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (\inst|jtag_uart|av_waitrequest~0_combout  & (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & \inst|jtag_uart|av_waitrequest~q ))

	.dataa(\inst|jtag_uart|av_waitrequest~0_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|jtag_uart|av_waitrequest~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'hA000;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N1
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h00FF;
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N7
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~60 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~60_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]) # 
// ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~60 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[13]~31 (
// Equation(s):
// \inst|timer_0|read_mux_out[13]~31_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [13]) # ((\inst|timer_0|Equal6~1_combout  & \inst|timer_0|period_l_register [13])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((\inst|timer_0|period_l_register [13]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [13]),
	.datad(\inst|timer_0|period_l_register [13]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[13]~31 .lut_mask = 16'hECA0;
defparam \inst|timer_0|read_mux_out[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N21
dffeas \inst|timer_0|counter_snapshot[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[13] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~32 (
// Equation(s):
// \inst|timer_0|read_mux_out~32_combout  = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|cpu|cpu|W_alu_result [4] & (\inst|timer_0|counter_snapshot [13] & !\inst|cpu|cpu|W_alu_result [3])))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|timer_0|counter_snapshot [13]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~32 .lut_mask = 16'h0040;
defparam \inst|timer_0|read_mux_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N11
dffeas \inst|timer_0|counter_snapshot[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [29]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[29] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[13]~33 (
// Equation(s):
// \inst|timer_0|read_mux_out[13]~33_combout  = (\inst|timer_0|read_mux_out[13]~31_combout ) # ((\inst|timer_0|read_mux_out~32_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [29])))

	.dataa(\inst|timer_0|read_mux_out[13]~31_combout ),
	.datab(\inst|timer_0|read_mux_out~32_combout ),
	.datac(\inst|timer_0|Equal6~3_combout ),
	.datad(\inst|timer_0|counter_snapshot [29]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[13]~33 .lut_mask = 16'hFEEE;
defparam \inst|timer_0|read_mux_out[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N5
dffeas \inst|timer_0|readdata[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[13]~33_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[13] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N13
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~8_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~8 .lut_mask = 16'hA0CC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [13]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~59 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~59_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13])))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13])))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~59 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~61 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~61_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~60_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~59_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [13])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~60_combout ),
	.datab(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [13]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~59_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~61 .lut_mask = 16'hFFEA;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte1_data[5]~3 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte1_data[5]~3_combout  = (\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_fill_bit~0_combout ))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|mm_interconnect_0|rsp_mux|src_payload~61_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~61_combout ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte1_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[5]~3 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|av_ld_byte1_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \inst|cpu|cpu|av_ld_byte1_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte1_data[5]~3_combout ),
	.asdata(\inst|cpu|cpu|av_ld_byte2_data [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\inst|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[5]~7 (
// Equation(s):
// \inst|jtag_uart|av_readdata[5]~7_combout  = (\inst|jtag_uart|read_0~q  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5])

	.dataa(gnd),
	.datab(\inst|jtag_uart|read_0~q ),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[5]~7 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|av_readdata[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N1
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N15
dffeas \inst|timer_0|counter_snapshot[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[5] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~17 (
// Equation(s):
// \inst|timer_0|read_mux_out~17_combout  = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|cpu|cpu|W_alu_result [4] & (\inst|timer_0|counter_snapshot [5] & !\inst|cpu|cpu|W_alu_result [3])))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|timer_0|counter_snapshot [5]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~17 .lut_mask = 16'h0040;
defparam \inst|timer_0|read_mux_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[5]~16 (
// Equation(s):
// \inst|timer_0|read_mux_out[5]~16_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [5]) # ((\inst|timer_0|Equal6~1_combout  & \inst|timer_0|period_l_register [5])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & (\inst|timer_0|period_l_register [5])))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_l_register [5]),
	.datad(\inst|timer_0|period_h_register [5]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[5]~16 .lut_mask = 16'hEAC0;
defparam \inst|timer_0|read_mux_out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[21]~feeder (
// Equation(s):
// \inst|timer_0|counter_snapshot[21]~feeder_combout  = \inst|timer_0|internal_counter [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [21]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[21]~feeder .lut_mask = 16'hFF00;
defparam \inst|timer_0|counter_snapshot[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N15
dffeas \inst|timer_0|counter_snapshot[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[21] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[5]~18 (
// Equation(s):
// \inst|timer_0|read_mux_out[5]~18_combout  = (\inst|timer_0|read_mux_out~17_combout ) # ((\inst|timer_0|read_mux_out[5]~16_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [21])))

	.dataa(\inst|timer_0|read_mux_out~17_combout ),
	.datab(\inst|timer_0|read_mux_out[5]~16_combout ),
	.datac(\inst|timer_0|Equal6~3_combout ),
	.datad(\inst|timer_0|counter_snapshot [21]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[5]~18 .lut_mask = 16'hFEEE;
defparam \inst|timer_0|read_mux_out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \inst|timer_0|readdata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[5] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~37 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~37_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5] & \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & 
// (((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5] & \inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5]),
	.datad(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~37 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N29
dffeas \inst|hex_2|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[5] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
fiftyfivenm_lcell_comb \inst|hex_2|readdata[5] (
// Equation(s):
// \inst|hex_2|readdata [5] = (!\inst|cpu|cpu|W_alu_result [3] & (\inst|hex_2|data_out [5] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|hex_2|data_out [5]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [5]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[5] .lut_mask = 16'h0404;
defparam \inst|hex_2|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [5]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
fiftyfivenm_lcell_comb \inst|hex_3|data_out[5]~feeder (
// Equation(s):
// \inst|hex_3|data_out[5]~feeder_combout  = \inst|cpu|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\inst|hex_3|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_3|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \inst|hex_3|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[5] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
fiftyfivenm_lcell_comb \inst|hex_3|readdata[5] (
// Equation(s):
// \inst|hex_3|readdata [5] = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|hex_3|data_out [5]))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\inst|hex_3|data_out [5]),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [5]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[5] .lut_mask = 16'h1100;
defparam \inst|hex_3|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N15
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [5]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~38 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~38_combout  = (\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [5] & ((\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [5] & \inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [5] & 
// (\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [5] & (\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [5]),
	.datab(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [5]),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~38 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~14_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~14 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|cpu|cpu|d_writedata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a37~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25 .lut_mask = 16'h0E04;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [4])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|cpu|cpu|d_writedata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a69 ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~25_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a69 ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26 .lut_mask = 16'hFCF0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~36 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~36_combout  = (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]) # 
// ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout )))) # (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~36 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \inst|hex_4|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[5] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
fiftyfivenm_lcell_comb \inst|hex_4|readdata[5] (
// Equation(s):
// \inst|hex_4|readdata [5] = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|hex_4|data_out [5]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|hex_4|data_out [5]),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [5]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[5] .lut_mask = 16'h0300;
defparam \inst|hex_4|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [5]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
fiftyfivenm_lcell_comb \inst|hex_5|data_out[5]~feeder (
// Equation(s):
// \inst|hex_5|data_out[5]~feeder_combout  = \inst|cpu|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\inst|hex_5|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_5|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \inst|hex_5|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[5] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
fiftyfivenm_lcell_comb \inst|hex_5|readdata[5] (
// Equation(s):
// \inst|hex_5|readdata [5] = (\inst|hex_5|data_out [5] & (!\inst|cpu|cpu|W_alu_result [3] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(\inst|hex_5|data_out [5]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [5]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[5] .lut_mask = 16'h0202;
defparam \inst|hex_5|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [5]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~39 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~39_combout  = (\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [5] & ((\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [5])))) # (!\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [5] & 
// (\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [5]))))

	.dataa(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [5]),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~39 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~40 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~40_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~37_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~38_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~36_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~39_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~40 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[5]~13 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout  = (\inst|cpu|cpu|av_ld_rshift8~0_combout  & ((\inst|cpu|cpu|av_ld_aligning_data~q  & (\inst|cpu|cpu|av_ld_byte1_data [5])) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & 
// ((\inst|mm_interconnect_0|rsp_mux|src_payload~40_combout ))))) # (!\inst|cpu|cpu|av_ld_rshift8~0_combout  & (((\inst|mm_interconnect_0|rsp_mux|src_payload~40_combout ))))

	.dataa(\inst|cpu|cpu|av_ld_byte1_data [5]),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.datac(\inst|cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[5]~13 .lut_mask = 16'hACCC;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \inst|cpu|cpu|av_ld_byte0_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[5]~9 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[5]~9_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte0_data [5])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [5])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_alu_result [5]),
	.datad(\inst|cpu|cpu|av_ld_byte0_data [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[5]~9 .lut_mask = 16'hDC10;
defparam \inst|cpu|cpu|W_rf_wr_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[1]~5 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[1]~5_combout  = (\inst|cpu|cpu|R_src2_lo[3]~0_combout  & ((\inst|cpu|cpu|R_src2_lo~1_combout  & (\inst|cpu|cpu|D_iw [7])) # (!\inst|cpu|cpu|R_src2_lo~1_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))))

	.dataa(\inst|cpu|cpu|R_src2_lo~1_combout ),
	.datab(\inst|cpu|cpu|D_iw [7]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[1]~5 .lut_mask = 16'hD800;
defparam \inst|cpu|cpu|R_src2_lo[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \inst|cpu|cpu|E_src2[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~3 (
// Equation(s):
// \inst|cpu|cpu|Add1~3_combout  = \inst|cpu|cpu|E_src2 [1] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src2 [1]),
	.datac(\inst|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~3 .lut_mask = 16'h3C3C;
defparam \inst|cpu|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \inst|cpu|cpu|E_mem_byte_en[0]~0_combout  = (\inst|cpu|cpu|D_ctrl_mem8~1_combout  & ((\inst|cpu|cpu|D_ctrl_mem16~1_combout ) # ((!\inst|cpu|cpu|Add1~9_combout  & !\inst|cpu|cpu|Add1~7_combout )))) # (!\inst|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((!\inst|cpu|cpu|D_ctrl_mem16~1_combout )) # (!\inst|cpu|cpu|Add1~9_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(\inst|cpu|cpu|Add1~9_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(\inst|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'hB5B7;
defparam \inst|cpu|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \inst|cpu|cpu|d_byteenable[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [32] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_byteenable [0]))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\inst|cpu|cpu|d_byteenable [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 16'hEAEA;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|byteenable [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFFF0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~15_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~15 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~41 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~41_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~41 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \inst|timer_0|counter_snapshot[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[4] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out~20 (
// Equation(s):
// \inst|timer_0|read_mux_out~20_combout  = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|cpu|cpu|W_alu_result [4] & (\inst|timer_0|counter_snapshot [4] & !\inst|cpu|cpu|W_alu_result [3])))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|timer_0|counter_snapshot [4]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out~20 .lut_mask = 16'h0040;
defparam \inst|timer_0|read_mux_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N27
dffeas \inst|timer_0|counter_snapshot[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [20]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[20] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[4]~19 (
// Equation(s):
// \inst|timer_0|read_mux_out[4]~19_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [4]) # ((\inst|timer_0|period_l_register [4] & \inst|timer_0|Equal6~1_combout )))) # (!\inst|timer_0|Equal6~0_combout  & 
// (((\inst|timer_0|period_l_register [4] & \inst|timer_0|Equal6~1_combout ))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|period_h_register [4]),
	.datac(\inst|timer_0|period_l_register [4]),
	.datad(\inst|timer_0|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[4]~19 .lut_mask = 16'hF888;
defparam \inst|timer_0|read_mux_out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[4]~21 (
// Equation(s):
// \inst|timer_0|read_mux_out[4]~21_combout  = (\inst|timer_0|read_mux_out~20_combout ) # ((\inst|timer_0|read_mux_out[4]~19_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [20])))

	.dataa(\inst|timer_0|Equal6~3_combout ),
	.datab(\inst|timer_0|read_mux_out~20_combout ),
	.datac(\inst|timer_0|counter_snapshot [20]),
	.datad(\inst|timer_0|read_mux_out[4]~19_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[4]~21 .lut_mask = 16'hFFEC;
defparam \inst|timer_0|read_mux_out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N9
dffeas \inst|timer_0|readdata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[4] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y33_N31
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
fiftyfivenm_lcell_comb \inst|hex_2|data_out[4]~feeder (
// Equation(s):
// \inst|hex_2|data_out[4]~feeder_combout  = \inst|cpu|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\inst|hex_2|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_2|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N7
dffeas \inst|hex_2|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[4] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
fiftyfivenm_lcell_comb \inst|hex_2|readdata[4] (
// Equation(s):
// \inst|hex_2|readdata [4] = (!\inst|cpu|cpu|W_alu_result [3] & (\inst|hex_2|data_out [4] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|hex_2|data_out [4]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [4]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[4] .lut_mask = 16'h0404;
defparam \inst|hex_2|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N29
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [4]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~42 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~42_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [4]) # 
// ((\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [4])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [4]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [4]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~42 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[4]~8 (
// Equation(s):
// \inst|jtag_uart|av_readdata[4]~8_combout  = (\inst|jtag_uart|read_0~q  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4])

	.dataa(gnd),
	.datab(\inst|jtag_uart|read_0~q ),
	.datac(gnd),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[4]~8 .lut_mask = 16'hCC00;
defparam \inst|jtag_uart|av_readdata[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~43 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~43_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~42_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~43 .lut_mask = 16'hFEFA;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
fiftyfivenm_lcell_comb \inst|hex_4|data_out[4]~feeder (
// Equation(s):
// \inst|hex_4|data_out[4]~feeder_combout  = \inst|cpu|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\inst|hex_4|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_4|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \inst|hex_4|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[4] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
fiftyfivenm_lcell_comb \inst|hex_4|readdata[4] (
// Equation(s):
// \inst|hex_4|readdata [4] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_4|data_out [4]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_4|data_out [4]),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [4]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[4] .lut_mask = 16'h0500;
defparam \inst|hex_4|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [4]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \inst|hex_3|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[4] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \inst|hex_3|readdata[4] (
// Equation(s):
// \inst|hex_3|readdata [4] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_3|data_out [4]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_3|data_out [4]),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [4]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[4] .lut_mask = 16'h0300;
defparam \inst|hex_3|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [4]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~44 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~44_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [4]) # 
// ((\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [4] & \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [4] & (\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [4]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~44 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \inst|hex_5|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[4] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
fiftyfivenm_lcell_comb \inst|hex_5|readdata[4] (
// Equation(s):
// \inst|hex_5|readdata [4] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_5|data_out [4]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_5|data_out [4]),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [4]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[4] .lut_mask = 16'h0300;
defparam \inst|hex_5|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [4]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~45 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~45_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~43_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~44_combout ) # ((\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [4])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~44_combout ),
	.datac(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~45 .lut_mask = 16'hFEEE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[4]~10 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout  = (\inst|cpu|cpu|av_ld_rshift8~1_combout  & (((\inst|cpu|cpu|av_ld_byte1_data [4])))) # (!\inst|cpu|cpu|av_ld_rshift8~1_combout  & ((\inst|mm_interconnect_0|rsp_mux|src_payload~41_combout ) # 
// ((\inst|mm_interconnect_0|rsp_mux|src_payload~45_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.datab(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte1_data [4]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~45_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[4]~10 .lut_mask = 16'hF3E2;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \inst|cpu|cpu|av_ld_byte0_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[4]~10 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[4]~10_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte0_data [4])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & ((\inst|cpu|cpu|W_alu_result [4]))))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|av_ld_byte0_data [4]),
	.datad(\inst|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[4]~10 .lut_mask = 16'hD1C0;
defparam \inst|cpu|cpu|W_rf_wr_data[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[9]~9 (
// Equation(s):
// \inst|cpu|cpu|E_src1[9]~9_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [13]))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|D_iw [13]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[9]~9 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_src1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \inst|cpu|cpu|E_src1[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[9]~9_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[7]~15 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[7]~15_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~38_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[7]~14_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.datab(\inst|cpu|cpu|Add1~38_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[7]~15 .lut_mask = 16'h0C0A;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N29
dffeas \inst|cpu|cpu|F_pc[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[7]~15_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [45] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [9]) # ((\inst|cpu|cpu|F_pc [7] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\inst|cpu|cpu|F_pc [7] & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|cpu|cpu|F_pc [7]),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\inst|cpu|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [9])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [7])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [9]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hF3C0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~31 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~31_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~31 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [31]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[31]~54 (
// Equation(s):
// \inst|cpu|cpu|F_iw[31]~54_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[31]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[31]~54 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[31]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[31]~55 (
// Equation(s):
// \inst|cpu|cpu|F_iw[31]~55_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[31]~54_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60_combout  & 
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\inst|cpu|cpu|F_iw[31]~54_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[31]~60_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[31]~55 .lut_mask = 16'hEA00;
defparam \inst|cpu|cpu|F_iw[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N11
dffeas \inst|cpu|cpu|D_iw[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[31]~55_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[8]~10 (
// Equation(s):
// \inst|cpu|cpu|E_src1[8]~10_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [12])))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[8]~10 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_src1[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \inst|cpu|cpu|E_src1[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[8]~10_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[6]~16 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[6]~16_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\inst|cpu|cpu|Add1~36_combout )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\inst|cpu|cpu|F_pc_plus_one[6]~12_combout )))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\inst|cpu|cpu|Add1~36_combout ),
	.datad(\inst|cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[6]~16 .lut_mask = 16'h5140;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \inst|cpu|cpu|F_pc[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[6]~16_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [44] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [8]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [6])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [6]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [8]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [44]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22_combout ) # 
// ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & \inst|code_memory|the_altsyncram|auto_generated|ram_block1a67 ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a67 ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 16'hC8C0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [3]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hFC30;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q )) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12 .lut_mask = 16'hAAC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3]~feeder_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N21
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
fiftyfivenm_lcell_comb \inst|hex_3|data_out[3]~feeder (
// Equation(s):
// \inst|hex_3|data_out[3]~feeder_combout  = \inst|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|hex_3|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_3|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \inst|hex_3|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[3] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
fiftyfivenm_lcell_comb \inst|hex_3|readdata[3] (
// Equation(s):
// \inst|hex_3|readdata [3] = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|hex_3|data_out [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|hex_3|data_out [3]),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [3]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[3] .lut_mask = 16'h0300;
defparam \inst|hex_3|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [3]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
fiftyfivenm_lcell_comb \inst|hex_2|data_out[3]~feeder (
// Equation(s):
// \inst|hex_2|data_out[3]~feeder_combout  = \inst|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|hex_2|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_2|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \inst|hex_2|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[3] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
fiftyfivenm_lcell_comb \inst|hex_2|readdata[3] (
// Equation(s):
// \inst|hex_2|readdata [3] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_2|data_out [3]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|hex_2|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [3]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[3] .lut_mask = 16'h1010;
defparam \inst|hex_2|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [3]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~22_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [3]) # 
// ((\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [3])))) # (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [3]))))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [3]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N14
fiftyfivenm_lcell_comb \inst|hex_0|data_out[3]~feeder (
// Equation(s):
// \inst|hex_0|data_out[3]~feeder_combout  = \inst|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|hex_0|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_0|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal9~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal9~0_combout  = (\inst|cpu|cpu|W_alu_result [5] & (\inst|cpu|cpu|W_alu_result [4] & \inst|mm_interconnect_0|router|Equal6~1_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [5]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal9~0 .lut_mask = 16'hC000;
defparam \inst|mm_interconnect_0|router|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h00F0;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~3_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout  & 
// (!\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0] & \inst|hex_0|always0~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0]),
	.datad(\inst|hex_0|always0~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0200;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N7
dffeas \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|Add0~0_combout  = \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [1] $ (\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [1]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_translator|Add0~0_combout  & \inst|hex_0|always0~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_translator|Add0~0_combout ),
	.datad(\inst|hex_0|always0~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~2 .lut_mask = 16'h2000;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N29
dffeas \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0_combout  = (((\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]) # (!\inst|cpu|cpu|W_alu_result [4])) # (!\inst|cpu|cpu|W_alu_result [5])) # 
// (!\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout )

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [5]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'hFF7F;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout  = (!\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0] $ 
// (((!\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0_combout  & \inst|mm_interconnect_0|router|Equal6~1_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0]),
	.datab(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1 .lut_mask = 16'h2122;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~2_combout  = (\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (\inst|mm_interconnect_0|router|Equal9~0_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0_combout  & \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal9~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N23
dffeas \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal8~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal8~0_combout  = (\inst|mm_interconnect_0|router|Equal3~2_combout  & (\inst|cpu|cpu|W_alu_result [6] & (!\inst|cpu|cpu|W_alu_result [7] & \inst|cpu|cpu|W_alu_result [5])))

	.dataa(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal8~0 .lut_mask = 16'h0800;
defparam \inst|mm_interconnect_0|router|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1_combout  = (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & (\inst|cpu|cpu|W_alu_result [4] & (\inst|mm_interconnect_0|router|Equal8~0_combout  & 
// \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout )))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|mm_interconnect_0|router|Equal8~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1] & (((\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [0])))) # 
// (!\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1] & ((\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1_combout ) # ((!\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [0]))))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF0DC;
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N13
dffeas \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1_combout ) # (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1])))) # (!\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~1_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h54F0;
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N1
dffeas \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
fiftyfivenm_lcell_comb \inst|hex_0|always0~0 (
// Equation(s):
// \inst|hex_0|always0~0_combout  = (\inst|mm_interconnect_0|router|Equal6~1_combout  & (!\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1] & (\inst|cpu|cpu|W_alu_result [4] & \inst|cpu|cpu|W_alu_result [5])))

	.dataa(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|hex_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|always0~0 .lut_mask = 16'h2000;
defparam \inst|hex_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
fiftyfivenm_lcell_comb \inst|hex_0|always0~2 (
// Equation(s):
// \inst|hex_0|always0~2_combout  = (!\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [1] & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0]))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [1]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|hex_0|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|always0~2 .lut_mask = 16'h0030;
defparam \inst|hex_0|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
fiftyfivenm_lcell_comb \inst|hex_0|always0~3 (
// Equation(s):
// \inst|hex_0|always0~3_combout  = (\inst|hex_0|always0~0_combout  & (\inst|hex_0|always0~1_combout  & \inst|hex_0|always0~2_combout ))

	.dataa(\inst|hex_0|always0~0_combout ),
	.datab(\inst|hex_0|always0~1_combout ),
	.datac(gnd),
	.datad(\inst|hex_0|always0~2_combout ),
	.cin(gnd),
	.combout(\inst|hex_0|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|always0~3 .lut_mask = 16'h8800;
defparam \inst|hex_0|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N15
dffeas \inst|hex_0|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_0|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_0|data_out[3] .is_wysiwyg = "true";
defparam \inst|hex_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
fiftyfivenm_lcell_comb \inst|hex_0|readdata[3] (
// Equation(s):
// \inst|hex_0|readdata [3] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_0|data_out [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_0|data_out [3]),
	.cin(gnd),
	.combout(\inst|hex_0|readdata [3]),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|readdata[3] .lut_mask = 16'h0300;
defparam \inst|hex_0|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_0|readdata [3]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hA2A2;
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1_combout  = (\inst|mm_interconnect_0|router|Equal8~0_combout  & (!\inst|cpu|cpu|W_alu_result [4] & (!\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1] & 
// \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|router|Equal8~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'h0200;
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~3_combout  = (!\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout  & (!\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0] & 
// \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1_combout ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0300;
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N25
dffeas \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1_combout  & (!\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout  & 
// (\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [1] $ (\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~1_combout ),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0220;
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N21
dffeas \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout  = (!\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout  & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h1320;
defparam \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hF8F0;
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N7
dffeas \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|router|Equal8~0_combout  & (!\inst|cpu|cpu|W_alu_result [4] & (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & 
// \inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|router|Equal8~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h2000;
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7270;
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N9
dffeas \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout  = (\inst|mm_interconnect_0|router|Equal6~1_combout  & (!\inst|cpu|cpu|W_alu_result [4] & (!\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1] & \inst|cpu|cpu|W_alu_result [5])))

	.dataa(\inst|mm_interconnect_0|router|Equal6~1_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|mm_interconnect_0|hex_1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0 .lut_mask = 16'h0200;
defparam \inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
fiftyfivenm_lcell_comb \inst|hex_1|always0~0 (
// Equation(s):
// \inst|hex_1|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|hex_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_1|always0~0 .lut_mask = 16'h00CC;
defparam \inst|hex_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2_combout  = (\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout  & (\inst|hex_1|always0~0_combout  & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ 
// (\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout ),
	.datab(\inst|hex_1|always0~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0880;
defparam \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~3_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2_combout  & \inst|cpu|cpu|d_read~q 
// ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\inst|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h3000;
defparam \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N29
dffeas \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
fiftyfivenm_lcell_comb \inst|hex_1|always0~1 (
// Equation(s):
// \inst|hex_1|always0~1_combout  = (\inst|hex_0|always0~1_combout  & (!\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0] & (\inst|hex_1|always0~0_combout  & \inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout )))

	.dataa(\inst|hex_0|always0~1_combout ),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|wait_latency_counter [0]),
	.datac(\inst|hex_1|always0~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_1_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|hex_1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_1|always0~1 .lut_mask = 16'h2000;
defparam \inst|hex_1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \inst|hex_1|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_1|data_out[3] .is_wysiwyg = "true";
defparam \inst|hex_1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
fiftyfivenm_lcell_comb \inst|hex_1|readdata[3] (
// Equation(s):
// \inst|hex_1|readdata [3] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_1|data_out [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_1|data_out [3]),
	.cin(gnd),
	.combout(\inst|hex_1|readdata [3]),
	.cout());
// synopsys translate_off
defparam \inst|hex_1|readdata[3] .lut_mask = 16'h0300;
defparam \inst|hex_1|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_1|readdata [3]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout  = (\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [3] & ((\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [3])))) # (!\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [3] & 
// (((\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [3]))))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [3]),
	.datab(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[3]~4 (
// Equation(s):
// \inst|jtag_uart|av_readdata[3]~4_combout  = (\inst|jtag_uart|read_0~q  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|read_0~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[3]~4 .lut_mask = 16'hF000;
defparam \inst|jtag_uart|av_readdata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
fiftyfivenm_lcell_comb \inst|timer_0|Equal6~2 (
// Equation(s):
// \inst|timer_0|Equal6~2_combout  = (!\inst|cpu|cpu|W_alu_result [3] & (\inst|cpu|cpu|W_alu_result [4] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [3]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal6~2 .lut_mask = 16'h0044;
defparam \inst|timer_0|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N27
dffeas \inst|timer_0|counter_snapshot[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [19]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[19] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[3]~3 (
// Equation(s):
// \inst|timer_0|counter_snapshot[3]~3_combout  = !\inst|timer_0|internal_counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [3]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[3]~3 .lut_mask = 16'h00FF;
defparam \inst|timer_0|counter_snapshot[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \inst|timer_0|counter_snapshot[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[3] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[3]~9 (
// Equation(s):
// \inst|timer_0|read_mux_out[3]~9_combout  = (\inst|timer_0|Equal6~2_combout  & ((\inst|timer_0|counter_snapshot [3]) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [19])))) # (!\inst|timer_0|Equal6~2_combout  & 
// (\inst|timer_0|Equal6~3_combout  & (\inst|timer_0|counter_snapshot [19])))

	.dataa(\inst|timer_0|Equal6~2_combout ),
	.datab(\inst|timer_0|Equal6~3_combout ),
	.datac(\inst|timer_0|counter_snapshot [19]),
	.datad(\inst|timer_0|counter_snapshot [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[3]~9 .lut_mask = 16'hEAC0;
defparam \inst|timer_0|read_mux_out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[3]~8 (
// Equation(s):
// \inst|timer_0|read_mux_out[3]~8_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [3]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [3])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [3]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [3]),
	.datad(\inst|timer_0|period_l_register [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[3]~8 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
fiftyfivenm_lcell_comb \inst|timer_0|Equal6~5 (
// Equation(s):
// \inst|timer_0|Equal6~5_combout  = (\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [4] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|timer_0|Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal6~5 .lut_mask = 16'h0022;
defparam \inst|timer_0|Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
fiftyfivenm_lcell_comb \inst|timer_0|control_register[3]~feeder (
// Equation(s):
// \inst|timer_0|control_register[3]~feeder_combout  = \inst|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|timer_0|control_register[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|control_register[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|timer_0|control_register[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N17
dffeas \inst|timer_0|control_register[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|control_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|control_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|control_register[3] .is_wysiwyg = "true";
defparam \inst|timer_0|control_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[3] (
// Equation(s):
// \inst|timer_0|read_mux_out [3] = (\inst|timer_0|read_mux_out[3]~9_combout ) # ((\inst|timer_0|read_mux_out[3]~8_combout ) # ((\inst|timer_0|Equal6~5_combout  & \inst|timer_0|control_register [3])))

	.dataa(\inst|timer_0|read_mux_out[3]~9_combout ),
	.datab(\inst|timer_0|read_mux_out[3]~8_combout ),
	.datac(\inst|timer_0|Equal6~5_combout ),
	.datad(\inst|timer_0|control_register [3]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out [3]),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[3] .lut_mask = 16'hFEEE;
defparam \inst|timer_0|read_mux_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N23
dffeas \inst|timer_0|readdata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out [3]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[3] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [3]) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg 
// [0] & (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [3]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \inst|hex_4|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[3] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
fiftyfivenm_lcell_comb \inst|hex_4|readdata[3] (
// Equation(s):
// \inst|hex_4|readdata [3] = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|hex_4|data_out [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|hex_4|data_out [3]),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [3]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[3] .lut_mask = 16'h0300;
defparam \inst|hex_4|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [3]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
fiftyfivenm_lcell_comb \inst|hex_5|data_out[3]~feeder (
// Equation(s):
// \inst|hex_5|data_out[3]~feeder_combout  = \inst|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\inst|hex_5|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_5|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \inst|hex_5|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[3] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
fiftyfivenm_lcell_comb \inst|hex_5|readdata[3] (
// Equation(s):
// \inst|hex_5|readdata [3] = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|hex_5|data_out [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|hex_5|data_out [3]),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [3]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[3] .lut_mask = 16'h0300;
defparam \inst|hex_5|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [3]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~23_combout  = (\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [3]) # 
// ((\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [3] & \inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [3] & (\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [3]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~24_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~23_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~25_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~19_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~24_combout ) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 16'hFFEC;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[3]~12 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[3]~12_combout  = (\inst|cpu|cpu|av_ld_rshift8~0_combout  & ((\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_ld_byte1_data [3]))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~25_combout )))) # (!\inst|cpu|cpu|av_ld_rshift8~0_combout  & (\inst|mm_interconnect_0|rsp_mux|src_payload~25_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.datab(\inst|cpu|cpu|av_ld_byte1_data [3]),
	.datac(\inst|cpu|cpu|av_ld_rshift8~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[3]~12 .lut_mask = 16'hCAAA;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \inst|cpu|cpu|av_ld_byte0_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[3]~6 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[3]~6_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte0_data [3])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [3])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|cpu|cpu|av_ld_byte0_data [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[3]~6 .lut_mask = 16'hDC10;
defparam \inst|cpu|cpu|W_rf_wr_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[30]~6 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[30]~6_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[30]~6 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N19
dffeas \inst|cpu|cpu|d_writedata[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[30]~6_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a62~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57 .lut_mask = 16'h0B08;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a94~portadataout ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~57_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58 .lut_mask = 16'hFCF0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[30]~53 (
// Equation(s):
// \inst|cpu|cpu|F_iw[30]~53_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[30]~52_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout  & 
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\inst|cpu|cpu|F_iw[30]~52_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[30]~58_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[30]~53 .lut_mask = 16'hEA00;
defparam \inst|cpu|cpu|F_iw[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N13
dffeas \inst|cpu|cpu|D_iw[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[30]~53_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[5]~13 (
// Equation(s):
// \inst|cpu|cpu|E_src1[5]~13_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [9]))

	.dataa(\inst|cpu|cpu|D_iw [9]),
	.datab(\inst|cpu|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[5]~13 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|E_src1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N3
dffeas \inst|cpu|cpu|E_src1[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[5]~13_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[5]~1 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[5]~1_combout  = (\inst|cpu|cpu|E_src1 [5] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [5]))))) # (!\inst|cpu|cpu|E_src1 [5] & ((\inst|cpu|cpu|E_src2 [5] & ((\inst|cpu|cpu|R_logic_op 
// [1]))) # (!\inst|cpu|cpu|E_src2 [5] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src1 [5]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src2 [5]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[5]~1 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[5]~13 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[5]~13_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[5]~1_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~18_combout ))

	.dataa(\inst|cpu|cpu|Add1~18_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[5]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[5]~13 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N27
dffeas \inst|cpu|cpu|W_alu_result[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[5]~13_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [41] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [5]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [3])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \inst|cpu|cpu|F_pc [3]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [5]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [41]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a41~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35 .lut_mask = 16'h0D08;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a73  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a73 ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~35_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[9]~35 (
// Equation(s):
// \inst|cpu|cpu|F_iw[9]~35_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[9]~35 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[9]~36 (
// Equation(s):
// \inst|cpu|cpu|F_iw[9]~36_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[9]~35_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout 
// ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[9]~36_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|F_iw[9]~35_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[9]~36 .lut_mask = 16'hF800;
defparam \inst|cpu|cpu|F_iw[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N29
dffeas \inst|cpu|cpu|D_iw[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[3]~3_combout  = (\inst|cpu|cpu|R_src2_lo[3]~0_combout  & ((\inst|cpu|cpu|R_src2_lo~1_combout  & (\inst|cpu|cpu|D_iw [9])) # (!\inst|cpu|cpu|R_src2_lo~1_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))))

	.dataa(\inst|cpu|cpu|R_src2_lo~1_combout ),
	.datab(\inst|cpu|cpu|D_iw [9]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\inst|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[3]~3 .lut_mask = 16'hD800;
defparam \inst|cpu|cpu|R_src2_lo[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \inst|cpu|cpu|E_src2[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[3]~15 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[3]~15_combout  = (\inst|cpu|cpu|E_src1 [3] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [3]))))) # (!\inst|cpu|cpu|E_src1 [3] & ((\inst|cpu|cpu|E_src2 [3] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src2 [3] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src1 [3]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src2 [3]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[3]~15 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[3]~15 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[3]~15_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[3]~15_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~13_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[3]~15_combout ),
	.datab(\inst|cpu|cpu|Add1~13_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[3]~15 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N19
dffeas \inst|cpu|cpu|W_alu_result[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[3]~15_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [39] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [3]) # ((\inst|cpu|cpu|F_pc [1] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\inst|cpu|cpu|F_pc [1] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|F_pc [1]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [39]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y29_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y27_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33 .lut_mask = 16'h5140;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a72~portadataout  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~33_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[8]~33 (
// Equation(s):
// \inst|cpu|cpu|F_iw[8]~33_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[8]~33 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[8]~34 (
// Equation(s):
// \inst|cpu|cpu|F_iw[8]~34_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[8]~33_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout 
// ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[8]~34_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|cpu|cpu|F_iw[8]~33_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[8]~34 .lut_mask = 16'hF080;
defparam \inst|cpu|cpu|F_iw[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \inst|cpu|cpu|D_iw[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[2]~4 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[2]~4_combout  = (\inst|cpu|cpu|R_src2_lo[3]~0_combout  & ((\inst|cpu|cpu|R_src2_lo~1_combout  & (\inst|cpu|cpu|D_iw [8])) # (!\inst|cpu|cpu|R_src2_lo~1_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\inst|cpu|cpu|R_src2_lo~1_combout ),
	.datab(\inst|cpu|cpu|D_iw [8]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\inst|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[2]~4 .lut_mask = 16'hD800;
defparam \inst|cpu|cpu|R_src2_lo[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas \inst|cpu|cpu|E_src2[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[2]~16 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[2]~16_combout  = (\inst|cpu|cpu|E_src2 [2] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|E_src1 [2] & \inst|cpu|cpu|R_logic_op [0]))))) # (!\inst|cpu|cpu|E_src2 [2] & ((\inst|cpu|cpu|E_src1 [2] & (\inst|cpu|cpu|R_logic_op 
// [1])) # (!\inst|cpu|cpu|E_src1 [2] & (!\inst|cpu|cpu|R_logic_op [1] & !\inst|cpu|cpu|R_logic_op [0]))))

	.dataa(\inst|cpu|cpu|E_src2 [2]),
	.datab(\inst|cpu|cpu|E_src1 [2]),
	.datac(\inst|cpu|cpu|R_logic_op [1]),
	.datad(\inst|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[2]~16 .lut_mask = 16'h68E1;
defparam \inst|cpu|cpu|E_logic_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[2]~16 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[2]~16_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[2]~16_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~11_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[2]~16_combout ),
	.datab(\inst|cpu|cpu|Add1~11_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[2]~16 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N17
dffeas \inst|cpu|cpu|W_alu_result[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[2]~16_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7_combout  = (\inst|cpu|cpu|W_alu_result [4] & (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & (\inst|cpu|cpu|W_alu_result [7] & !\inst|cpu|cpu|W_alu_result [5])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout  & 
// (!\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0] & !\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0008;
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N13
dffeas \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout  = (!\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout  & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout )))))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0]),
	.datab(\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h006A;
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8_combout  = (\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7_combout  & (!\inst|cpu|cpu|W_alu_result [6] & 
// (\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout  & \inst|mm_interconnect_0|router|Equal3~2_combout )))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~7_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8 .lut_mask = 16'h2000;
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5_combout  = (\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 16'hAF00;
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~6 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~6_combout  = (\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5_combout ) # ((\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.datab(\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~6 .lut_mask = 16'hEAAA;
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N25
dffeas \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~4 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~4_combout  = (\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8_combout ) # (\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1])))) # (!\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~8_combout ),
	.datab(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~4 .lut_mask = 16'h32F0;
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N11
dffeas \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal11~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal11~0_combout  = (\inst|cpu|cpu|W_alu_result [7] & \inst|cpu|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal11~0 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|router|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout  = (!\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|router|Equal4~2_combout  & (!\inst|cpu|cpu|W_alu_result [5] & 
// \inst|mm_interconnect_0|router|Equal11~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|router|Equal4~2_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [5]),
	.datad(\inst|mm_interconnect_0|router|Equal11~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0 .lut_mask = 16'h0400;
defparam \inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_translator|Add0~0_combout  = \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [1] $ (\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [1]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|mm_interconnect_0|tl_2_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~1_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|tl_2_s1_translator|Add0~0_combout  & !\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_2_s1_translator|Add0~0_combout ),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N3
dffeas \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
fiftyfivenm_lcell_comb \inst|tl_2|always0~0 (
// Equation(s):
// \inst|tl_2|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [1])

	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|tl_2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_2|always0~0 .lut_mask = 16'h00AA;
defparam \inst|tl_2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2_combout  = (\inst|tl_2|always0~0_combout  & (\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout  & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ 
// (\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|tl_2|always0~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h4080;
defparam \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~3_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\inst|cpu|cpu|d_read~q  & \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2_combout 
// ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h3000;
defparam \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N9
dffeas \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout  = (!\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  & \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2 .lut_mask = 16'h1230;
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~5 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~5_combout  = (\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout  & (!\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout  & 
// (!\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout ),
	.datac(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~5 .lut_mask = 16'h0200;
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N9
dffeas \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2_combout  = (\inst|tl_0|always0~0_combout  & (\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout  & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ 
// (\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|tl_0|always0~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h4800;
defparam \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~3_combout  = (\inst|cpu|cpu|d_read~q  & (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2_combout 
// ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_read~q ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h0C00;
defparam \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N31
dffeas \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hCC44;
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~4_combout  = (\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datab(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hEAAA;
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N19
dffeas \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|router|Equal4~1_combout  & (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & !\inst|cpu|cpu|W_alu_result [4]))

	.dataa(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0808;
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & (\inst|cpu|cpu|W_alu_result [7] & \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout 
// ))

	.dataa(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hA000;
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1_combout )))) # (!\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h7470;
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N1
dffeas \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout  = (\inst|mm_interconnect_0|router|Equal4~1_combout  & (!\inst|cpu|cpu|W_alu_result [4] & (\inst|cpu|cpu|W_alu_result [7] & !\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0 .lut_mask = 16'h0020;
defparam \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~4 (
// Equation(s):
// \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~4_combout  = (\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3_combout  & (!\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout  & 
// (\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [1]))))

	.dataa(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~3_combout ),
	.datab(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~4 .lut_mask = 16'h0028;
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N29
dffeas \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
fiftyfivenm_lcell_comb \inst|tl_0|always0~0 (
// Equation(s):
// \inst|tl_0|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|tl_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_0|always0~0 .lut_mask = 16'h00F0;
defparam \inst|tl_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
fiftyfivenm_lcell_comb \inst|tl_0|always0~1 (
// Equation(s):
// \inst|tl_0|always0~1_combout  = (\inst|hex_0|always0~1_combout  & (\inst|tl_0|always0~0_combout  & (!\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout )))

	.dataa(\inst|hex_0|always0~1_combout ),
	.datab(\inst|tl_0|always0~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_0_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|tl_0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_0|always0~1 .lut_mask = 16'h0800;
defparam \inst|tl_0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \inst|tl_0|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_0|data_out[2] .is_wysiwyg = "true";
defparam \inst|tl_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
fiftyfivenm_lcell_comb \inst|tl_0|readdata[2] (
// Equation(s):
// \inst|tl_0|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_0|data_out [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|tl_0|data_out [2]),
	.cin(gnd),
	.combout(\inst|tl_0|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|tl_0|readdata[2] .lut_mask = 16'h0500;
defparam \inst|tl_0|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N29
dffeas \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_0|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
fiftyfivenm_lcell_comb \inst|tl_2|always0~1 (
// Equation(s):
// \inst|tl_2|always0~1_combout  = (\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout  & (\inst|tl_2|always0~0_combout  & (\inst|hex_0|always0~1_combout  & !\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0])))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_agent|m0_write~0_combout ),
	.datab(\inst|tl_2|always0~0_combout ),
	.datac(\inst|hex_0|always0~1_combout ),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|tl_2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_2|always0~1 .lut_mask = 16'h0080;
defparam \inst|tl_2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N1
dffeas \inst|tl_2|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_2|data_out[2] .is_wysiwyg = "true";
defparam \inst|tl_2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
fiftyfivenm_lcell_comb \inst|tl_2|readdata[2] (
// Equation(s):
// \inst|tl_2|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_2|data_out [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|tl_2|data_out [2]),
	.cin(gnd),
	.combout(\inst|tl_2|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|tl_2|readdata[2] .lut_mask = 16'h0500;
defparam \inst|tl_2|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N11
dffeas \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_2|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout  = (\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [2]) # 
// ((\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [2] & \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [2] & (\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [2]),
	.datac(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[2]~3 (
// Equation(s):
// \inst|jtag_uart|av_readdata[2]~3_combout  = (\inst|jtag_uart|read_0~q  & \inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|read_0~q ),
	.datad(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[2]~3 .lut_mask = 16'hF000;
defparam \inst|jtag_uart|av_readdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'h8C8C;
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout  & 
// (\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout  & \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hF8F0;
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N5
dffeas \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout  & (\inst|mm_interconnect_0|router|Equal11~0_combout  & (\inst|mm_interconnect_0|router|Equal4~1_combout  
// & \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal11~0_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7470;
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N31
dffeas \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout  = (!\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1] & (\inst|cpu|cpu|W_alu_result [4] & (\inst|cpu|cpu|W_alu_result [7] & \inst|mm_interconnect_0|router|Equal4~1_combout )))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0 .lut_mask = 16'h4000;
defparam \inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_translator|Add0~0_combout  = \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [1] $ (\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|Add0~0 .lut_mask = 16'h3C3C;
defparam \inst|mm_interconnect_0|tl_1_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~1_combout  = (!\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout  & (\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|tl_1_s1_translator|Add0~0_combout  & \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_1_s1_translator|Add0~0_combout ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~1 .lut_mask = 16'h4000;
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N3
dffeas \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout  = (!\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout  & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout )))))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0]),
	.datab(\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h006A;
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~2_combout  = (!\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout  & (\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout  & 
// (!\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0400;
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N23
dffeas \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
fiftyfivenm_lcell_comb \inst|tl_1|always0~0 (
// Equation(s):
// \inst|tl_1|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|tl_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_1|always0~0 .lut_mask = 16'h00F0;
defparam \inst|tl_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2_combout  = (\inst|tl_1|always0~0_combout  & (\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout  & (\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0] $ 
// (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ))))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0]),
	.datab(\inst|tl_1|always0~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h4800;
defparam \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~3_combout  = (\inst|cpu|cpu|d_read~q  & (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2_combout 
// ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_read~q ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h0C00;
defparam \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N5
dffeas \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N7
dffeas \inst|timer_0|control_register[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|control_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|control_register[2] .is_wysiwyg = "true";
defparam \inst|timer_0|control_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[2]~2 (
// Equation(s):
// \inst|timer_0|counter_snapshot[2]~2_combout  = !\inst|timer_0|internal_counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|timer_0|internal_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[2]~2 .lut_mask = 16'h0F0F;
defparam \inst|timer_0|counter_snapshot[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N23
dffeas \inst|timer_0|counter_snapshot[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[2] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N21
dffeas \inst|timer_0|counter_snapshot[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [18]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[18] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[2]~7 (
// Equation(s):
// \inst|timer_0|read_mux_out[2]~7_combout  = (\inst|timer_0|counter_snapshot [2] & ((\inst|timer_0|Equal6~2_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [18])))) # (!\inst|timer_0|counter_snapshot [2] & 
// (\inst|timer_0|Equal6~3_combout  & (\inst|timer_0|counter_snapshot [18])))

	.dataa(\inst|timer_0|counter_snapshot [2]),
	.datab(\inst|timer_0|Equal6~3_combout ),
	.datac(\inst|timer_0|counter_snapshot [18]),
	.datad(\inst|timer_0|Equal6~2_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[2]~7 .lut_mask = 16'hEAC0;
defparam \inst|timer_0|read_mux_out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[2]~6 (
// Equation(s):
// \inst|timer_0|read_mux_out[2]~6_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [2]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [2])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [2]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [2]),
	.datad(\inst|timer_0|period_l_register [2]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[2]~6 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[2] (
// Equation(s):
// \inst|timer_0|read_mux_out [2] = (\inst|timer_0|read_mux_out[2]~7_combout ) # ((\inst|timer_0|read_mux_out[2]~6_combout ) # ((\inst|timer_0|control_register [2] & \inst|timer_0|Equal6~5_combout )))

	.dataa(\inst|timer_0|control_register [2]),
	.datab(\inst|timer_0|read_mux_out[2]~7_combout ),
	.datac(\inst|timer_0|Equal6~5_combout ),
	.datad(\inst|timer_0|read_mux_out[2]~6_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out [2]),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[2] .lut_mask = 16'hFFEC;
defparam \inst|timer_0|read_mux_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N29
dffeas \inst|timer_0|readdata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[2] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
fiftyfivenm_lcell_comb \inst|tl_1|always0~1 (
// Equation(s):
// \inst|tl_1|always0~1_combout  = (!\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0] & (\inst|tl_1|always0~0_combout  & (\inst|hex_0|always0~1_combout  & \inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_1_s1_translator|wait_latency_counter [0]),
	.datab(\inst|tl_1|always0~0_combout ),
	.datac(\inst|hex_0|always0~1_combout ),
	.datad(\inst|mm_interconnect_0|tl_1_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|tl_1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_1|always0~1 .lut_mask = 16'h4000;
defparam \inst|tl_1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N23
dffeas \inst|tl_1|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_1|data_out[2] .is_wysiwyg = "true";
defparam \inst|tl_1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
fiftyfivenm_lcell_comb \inst|tl_1|readdata[2] (
// Equation(s):
// \inst|tl_1|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_1|data_out [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|tl_1|data_out [2]),
	.cin(gnd),
	.combout(\inst|tl_1|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|tl_1|readdata[2] .lut_mask = 16'h0500;
defparam \inst|tl_1|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_1|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [2]) # 
// ((\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [2])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [2]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [2]),
	.datad(\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~11_combout ) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2])))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 16'hFFF8;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
fiftyfivenm_lcell_comb \inst|hex_0|readdata[2] (
// Equation(s):
// \inst|hex_0|readdata [2] = (\inst|hex_0|data_out [2] & (!\inst|cpu|cpu|W_alu_result [3] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|hex_0|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|readdata[2] .lut_mask = 16'h0022;
defparam \inst|hex_0|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_0|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal10~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal10~1_combout  = (\inst|mm_interconnect_0|router|Equal3~2_combout  & (\inst|mm_interconnect_0|router|Equal0~1_combout  & (\inst|cpu|cpu|W_alu_result [7] & !\inst|cpu|cpu|W_alu_result [6])))

	.dataa(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~1_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal10~1 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|router|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0_combout  = (!\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  & \inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h060C;
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & (\inst|mm_interconnect_0|router|Equal10~1_combout  & 
// \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0_combout ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal10~1_combout ),
	.datad(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hC000;
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hAA22;
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEAAA;
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N11
dffeas \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1])))) # (!\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h32F0;
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N3
dffeas \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout  = (\inst|mm_interconnect_0|router|Equal3~2_combout  & (!\inst|cpu|cpu|W_alu_result [6] & (\inst|mm_interconnect_0|router|Equal10~0_combout  & 
// !\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|mm_interconnect_0|router|Equal10~0_combout ),
	.datad(\inst|mm_interconnect_0|tl_3_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0 .lut_mask = 16'h0020;
defparam \inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1_combout  = (\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout  & ((\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1]) # 
// (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ (!\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1 .lut_mask = 16'hF900;
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~3_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0] & 
// \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1_combout ))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0A00;
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N9
dffeas \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1_combout  & 
// (\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1]))))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~2 .lut_mask = 16'h2800;
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N5
dffeas \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
fiftyfivenm_lcell_comb \inst|tl_3|always0~0 (
// Equation(s):
// \inst|tl_3|always0~0_combout  = (!\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1] & \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [1]),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\inst|tl_3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_3|always0~0 .lut_mask = 16'h3300;
defparam \inst|tl_3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2_combout  = (\inst|tl_3|always0~0_combout  & (\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout  & (\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0] $ 
// (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ))))

	.dataa(\inst|tl_3|always0~0_combout ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout ),
	.datac(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0880;
defparam \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~3_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2_combout  & \inst|cpu|cpu|d_read~q 
// ))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h4040;
defparam \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N23
dffeas \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N30
fiftyfivenm_lcell_comb \inst|tl_3|data_out[2]~feeder (
// Equation(s):
// \inst|tl_3|data_out[2]~feeder_combout  = \inst|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|tl_3|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_3|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|tl_3|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
fiftyfivenm_lcell_comb \inst|tl_3|always0~1 (
// Equation(s):
// \inst|tl_3|always0~1_combout  = (\inst|tl_3|always0~0_combout  & (\inst|hex_0|always0~1_combout  & (!\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout )))

	.dataa(\inst|tl_3|always0~0_combout ),
	.datab(\inst|hex_0|always0~1_combout ),
	.datac(\inst|mm_interconnect_0|tl_3_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\inst|tl_3|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_3|always0~1 .lut_mask = 16'h0800;
defparam \inst|tl_3|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N31
dffeas \inst|tl_3|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_3|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|tl_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_3|data_out[2] .is_wysiwyg = "true";
defparam \inst|tl_3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
fiftyfivenm_lcell_comb \inst|tl_3|readdata[2] (
// Equation(s):
// \inst|tl_3|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_3|data_out [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|tl_3|data_out [2]),
	.cin(gnd),
	.combout(\inst|tl_3|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|tl_3|readdata[2] .lut_mask = 16'h0500;
defparam \inst|tl_3|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N17
dffeas \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_3|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout  = (\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [2] & ((\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [2])))) # (!\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [2] & 
// (\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [2]))))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [2]),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \inst|hex_1|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_1|data_out[2] .is_wysiwyg = "true";
defparam \inst|hex_1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
fiftyfivenm_lcell_comb \inst|hex_1|readdata[2] (
// Equation(s):
// \inst|hex_1|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_1|data_out [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_1|data_out [2]),
	.cin(gnd),
	.combout(\inst|hex_1|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|hex_1|readdata[2] .lut_mask = 16'h0500;
defparam \inst|hex_1|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_1|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
fiftyfivenm_lcell_comb \inst|hex_2|data_out[2]~feeder (
// Equation(s):
// \inst|hex_2|data_out[2]~feeder_combout  = \inst|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|hex_2|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_2|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N11
dffeas \inst|hex_2|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[2] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \inst|hex_2|readdata[2] (
// Equation(s):
// \inst|hex_2|readdata [2] = (!\inst|cpu|cpu|W_alu_result [3] & (\inst|hex_2|data_out [2] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|hex_2|data_out [2]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[2] .lut_mask = 16'h0030;
defparam \inst|hex_2|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout  = (\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [2]) # 
// ((\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [2] & \inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [2] & (\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [2]),
	.datac(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
fiftyfivenm_lcell_comb \inst|hex_5|data_out[2]~feeder (
// Equation(s):
// \inst|hex_5|data_out[2]~feeder_combout  = \inst|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|hex_5|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_5|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \inst|hex_5|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[2] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
fiftyfivenm_lcell_comb \inst|hex_5|readdata[2] (
// Equation(s):
// \inst|hex_5|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|hex_5|data_out [2] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|hex_5|data_out [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[2] .lut_mask = 16'h0404;
defparam \inst|hex_5|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N3
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
fiftyfivenm_lcell_comb \inst|hex_3|data_out[2]~feeder (
// Equation(s):
// \inst|hex_3|data_out[2]~feeder_combout  = \inst|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|hex_3|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_3|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \inst|hex_3|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[2] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
fiftyfivenm_lcell_comb \inst|hex_3|readdata[2] (
// Equation(s):
// \inst|hex_3|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_3|data_out [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|hex_3|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[2] .lut_mask = 16'h1010;
defparam \inst|hex_3|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
fiftyfivenm_lcell_comb \inst|hex_4|data_out[2]~feeder (
// Equation(s):
// \inst|hex_4|data_out[2]~feeder_combout  = \inst|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|hex_4|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_4|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \inst|hex_4|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[2] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
fiftyfivenm_lcell_comb \inst|hex_4|readdata[2] (
// Equation(s):
// \inst|hex_4|readdata [2] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_4|data_out [2]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_4|data_out [2]),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [2]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[2] .lut_mask = 16'h0500;
defparam \inst|hex_4|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [2]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [2] & ((\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [2])))) # (!\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [2] & 
// (\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [2]))))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [2]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~15_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~16_combout ) # ((\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [2] & 
// \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [2]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 16'hFFEA;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~13_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~12_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~14_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~17_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y28_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23 .lut_mask = 16'h5140;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a66~portadataout  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~23_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~q ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hDC50;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~q )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_go~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13 .lut_mask = 16'hCCA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2]~feeder_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~13_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[2]~7 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[2]~7_combout  = (\inst|cpu|cpu|av_ld_rshift8~1_combout  & (\inst|cpu|cpu|av_ld_byte1_data [2])) # (!\inst|cpu|cpu|av_ld_rshift8~1_combout  & (((\inst|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~9_combout ))))

	.dataa(\inst|cpu|cpu|av_ld_byte1_data [2]),
	.datab(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[2]~7 .lut_mask = 16'hBBB8;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \inst|cpu|cpu|av_ld_byte0_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[2]~5 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[2]~5_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte0_data [2])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (!\inst|cpu|cpu|E_alu_result~0_combout  & (\inst|cpu|cpu|W_alu_result [2])))

	.dataa(\inst|cpu|cpu|E_alu_result~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datad(\inst|cpu|cpu|av_ld_byte0_data [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[2]~5 .lut_mask = 16'hF404;
defparam \inst|cpu|cpu|W_rf_wr_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[29]~5 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[29]~5_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[29]~5 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N9
dffeas \inst|cpu|cpu|d_writedata[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[29]~5_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = (\inst|cpu|cpu|d_writedata [29] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [29]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a61~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55 .lut_mask = 16'h2230;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a93 ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~55_combout ),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a93 ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56 .lut_mask = 16'hFAAA;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[29]~50 (
// Equation(s):
// \inst|cpu|cpu|F_iw[29]~50_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[29]~50 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[29]~51 (
// Equation(s):
// \inst|cpu|cpu|F_iw[29]~51_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[29]~50_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56_combout  & 
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[29]~56_combout ),
	.datab(\inst|cpu|cpu|F_iw[29]~50_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[29]~51 .lut_mask = 16'hEC00;
defparam \inst|cpu|cpu|F_iw[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N25
dffeas \inst|cpu|cpu|D_iw[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[29]~51_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1[1]~32 (
// Equation(s):
// \inst|cpu|cpu|R_src1[1]~32_combout  = (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & (!\inst|cpu|cpu|R_src1~31_combout  & ((!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datab(\inst|cpu|cpu|R_src1~31_combout ),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1[1]~32 .lut_mask = 16'h0222;
defparam \inst|cpu|cpu|R_src1[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N1
dffeas \inst|cpu|cpu|E_src1[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src1[1]~32_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_ienable_reg[1]~feeder (
// Equation(s):
// \inst|cpu|cpu|W_ienable_reg[1]~feeder_combout  = \inst|cpu|cpu|E_src1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_src1 [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_ienable_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_ienable_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|W_ienable_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal135~0 (
// Equation(s):
// \inst|cpu|cpu|Equal135~0_combout  = (!\inst|cpu|cpu|D_iw [9] & !\inst|cpu|cpu|D_iw [10])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [9]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal135~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal135~0 .lut_mask = 16'h0033;
defparam \inst|cpu|cpu|Equal135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal135~1 (
// Equation(s):
// \inst|cpu|cpu|Equal135~1_combout  = (\inst|cpu|cpu|D_iw [6] & (\inst|cpu|cpu|Equal135~0_combout  & (!\inst|cpu|cpu|D_iw [8] & \inst|cpu|cpu|D_iw [7])))

	.dataa(\inst|cpu|cpu|D_iw [6]),
	.datab(\inst|cpu|cpu|Equal135~0_combout ),
	.datac(\inst|cpu|cpu|D_iw [8]),
	.datad(\inst|cpu|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal135~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal135~1 .lut_mask = 16'h0800;
defparam \inst|cpu|cpu|Equal135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_op_wrctl (
// Equation(s):
// \inst|cpu|cpu|D_op_wrctl~combout  = (\inst|cpu|cpu|Equal62~3_combout  & (!\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|D_iw [14] & \inst|cpu|cpu|Equal0~7_combout )))

	.dataa(\inst|cpu|cpu|Equal62~3_combout ),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|D_iw [14]),
	.datad(\inst|cpu|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_op_wrctl .lut_mask = 16'h2000;
defparam \inst|cpu|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N7
dffeas \inst|cpu|cpu|R_ctrl_wrctl_inst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|W_ienable_reg_nxt~0_combout  = (\inst|cpu|cpu|Equal135~1_combout  & (\inst|cpu|cpu|E_valid_from_R~q  & \inst|cpu|cpu|R_ctrl_wrctl_inst~q ))

	.dataa(\inst|cpu|cpu|Equal135~1_combout ),
	.datab(\inst|cpu|cpu|E_valid_from_R~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'h8800;
defparam \inst|cpu|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N17
dffeas \inst|cpu|cpu|W_ienable_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_ienable_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_control_rd_data[1]~0 (
// Equation(s):
// \inst|cpu|cpu|E_control_rd_data[1]~0_combout  = (!\inst|cpu|cpu|D_iw [7] & !\inst|cpu|cpu|D_iw [6])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [7]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_control_rd_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_control_rd_data[1]~0 .lut_mask = 16'h0033;
defparam \inst|cpu|cpu|E_control_rd_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N27
dffeas \inst|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \inst|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
fiftyfivenm_lcell_comb \inst|timer_0|status_wr_strobe~2 (
// Equation(s):
// \inst|timer_0|status_wr_strobe~2_combout  = (!\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|timer_0|period_l_wr_strobe~3_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|timer_0|period_l_wr_strobe~3_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|status_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|status_wr_strobe~2 .lut_mask = 16'h0100;
defparam \inst|timer_0|status_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
fiftyfivenm_lcell_comb \inst|timer_0|timeout_occurred~0 (
// Equation(s):
// \inst|timer_0|timeout_occurred~0_combout  = (!\inst|timer_0|status_wr_strobe~2_combout  & ((\inst|timer_0|timeout_occurred~q ) # ((!\inst|timer_0|delayed_unxcounter_is_zeroxx0~q  & \inst|timer_0|Equal0~10_combout ))))

	.dataa(\inst|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datab(\inst|timer_0|status_wr_strobe~2_combout ),
	.datac(\inst|timer_0|timeout_occurred~q ),
	.datad(\inst|timer_0|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|timeout_occurred~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|timeout_occurred~0 .lut_mask = 16'h3130;
defparam \inst|timer_0|timeout_occurred~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \inst|timer_0|timeout_occurred (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|timeout_occurred~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \inst|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1]~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout  = !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1]~1 .lut_mask = 16'h00FF;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \inst|timer_0|control_register[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|control_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|control_register[0] .is_wysiwyg = "true";
defparam \inst|timer_0|control_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_ipending_reg_nxt[1]~1 (
// Equation(s):
// \inst|cpu|cpu|W_ipending_reg_nxt[1]~1_combout  = (\inst|timer_0|timeout_occurred~q  & (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [1] & (\inst|timer_0|control_register [0] & 
// \inst|cpu|cpu|W_ienable_reg [1])))

	.dataa(\inst|timer_0|timeout_occurred~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datac(\inst|timer_0|control_register [0]),
	.datad(\inst|cpu|cpu|W_ienable_reg [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_ipending_reg_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_ipending_reg_nxt[1]~1 .lut_mask = 16'h2000;
defparam \inst|cpu|cpu|W_ipending_reg_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N11
dffeas \inst|cpu|cpu|W_ipending_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_ipending_reg_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_control_rd_data[1]~5 (
// Equation(s):
// \inst|cpu|cpu|E_control_rd_data[1]~5_combout  = (\inst|cpu|cpu|D_iw [8] & (\inst|cpu|cpu|Equal135~0_combout  & (\inst|cpu|cpu|E_control_rd_data[1]~0_combout  & \inst|cpu|cpu|W_ipending_reg [1])))

	.dataa(\inst|cpu|cpu|D_iw [8]),
	.datab(\inst|cpu|cpu|Equal135~0_combout ),
	.datac(\inst|cpu|cpu|E_control_rd_data[1]~0_combout ),
	.datad(\inst|cpu|cpu|W_ipending_reg [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_control_rd_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_control_rd_data[1]~5 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|E_control_rd_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_control_rd_data[1]~6 (
// Equation(s):
// \inst|cpu|cpu|E_control_rd_data[1]~6_combout  = (\inst|cpu|cpu|E_control_rd_data[1]~5_combout ) # ((\inst|cpu|cpu|W_ienable_reg [1] & \inst|cpu|cpu|Equal135~1_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_ienable_reg [1]),
	.datac(\inst|cpu|cpu|Equal135~1_combout ),
	.datad(\inst|cpu|cpu|E_control_rd_data[1]~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_control_rd_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_control_rd_data[1]~6 .lut_mask = 16'hFFC0;
defparam \inst|cpu|cpu|E_control_rd_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N3
dffeas \inst|cpu|cpu|W_control_rd_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_control_rd_data[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[1]~3 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[1]~3_combout  = (!\inst|cpu|cpu|R_ctrl_br_cmp~q  & ((\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\inst|cpu|cpu|W_control_rd_data [1])) # (!\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((\inst|cpu|cpu|W_alu_result [1])))))

	.dataa(\inst|cpu|cpu|W_control_rd_data [1]),
	.datab(\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(\inst|cpu|cpu|W_alu_result [1]),
	.datad(\inst|cpu|cpu|R_ctrl_br_cmp~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[1]~3 .lut_mask = 16'h00B8;
defparam \inst|cpu|cpu|W_rf_wr_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \inst|hex_4|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[1] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
fiftyfivenm_lcell_comb \inst|hex_4|readdata[1] (
// Equation(s):
// \inst|hex_4|readdata [1] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_4|data_out [1]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_4|data_out [1]),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[1] .lut_mask = 16'h0500;
defparam \inst|hex_4|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
fiftyfivenm_lcell_comb \inst|hex_5|data_out[1]~feeder (
// Equation(s):
// \inst|hex_5|data_out[1]~feeder_combout  = \inst|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\inst|hex_5|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_5|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \inst|hex_5|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[1] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \inst|hex_5|readdata[1] (
// Equation(s):
// \inst|hex_5|readdata [1] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_5|data_out [1]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_5|data_out [1]),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[1] .lut_mask = 16'h0300;
defparam \inst|hex_5|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [1] & ((\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [1])))) # (!\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [1] & 
// (\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [1]))))

	.dataa(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [1]),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q )) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [1] & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11 .lut_mask = 16'hAA30;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1]~feeder_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~11_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N9
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout  & 
// (((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N3
dffeas \inst|tl_0|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_0|data_out[1] .is_wysiwyg = "true";
defparam \inst|tl_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
fiftyfivenm_lcell_comb \inst|tl_0|readdata[1] (
// Equation(s):
// \inst|tl_0|readdata [1] = (\inst|tl_0|data_out [1] & (!\inst|cpu|cpu|W_alu_result [3] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\inst|tl_0|data_out [1]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|tl_0|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|tl_0|readdata[1] .lut_mask = 16'h000C;
defparam \inst|tl_0|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N27
dffeas \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_0|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y40_N17
dffeas \inst|tl_1|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_1|data_out[1] .is_wysiwyg = "true";
defparam \inst|tl_1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
fiftyfivenm_lcell_comb \inst|tl_1|readdata[1] (
// Equation(s):
// \inst|tl_1|readdata [1] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_1|data_out [1]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|tl_1|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|tl_1|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|tl_1|readdata[1] .lut_mask = 16'h1010;
defparam \inst|tl_1|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N29
dffeas \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_1|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [1]) # 
// ((\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [1])))) # (!\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0] & 
// (((\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [1]))))

	.dataa(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [1]),
	.datac(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N2
fiftyfivenm_lcell_comb \inst|hex_0|data_out[1]~feeder (
// Equation(s):
// \inst|hex_0|data_out[1]~feeder_combout  = \inst|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\inst|hex_0|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_0|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N3
dffeas \inst|hex_0|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_0|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_0|data_out[1] .is_wysiwyg = "true";
defparam \inst|hex_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
fiftyfivenm_lcell_comb \inst|hex_0|readdata[1] (
// Equation(s):
// \inst|hex_0|readdata [1] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_0|data_out [1]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_0|data_out [1]),
	.cin(gnd),
	.combout(\inst|hex_0|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|readdata[1] .lut_mask = 16'h0300;
defparam \inst|hex_0|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_0|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \inst|hex_1|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_1|data_out[1] .is_wysiwyg = "true";
defparam \inst|hex_1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
fiftyfivenm_lcell_comb \inst|hex_1|readdata[1] (
// Equation(s):
// \inst|hex_1|readdata [1] = (\inst|hex_1|data_out [1] & (!\inst|cpu|cpu|W_alu_result [2] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|hex_1|data_out [1]),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_1|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|hex_1|readdata[1] .lut_mask = 16'h0202;
defparam \inst|hex_1|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_1|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [1]) # 
// ((\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [1])))) # (!\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [1])))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [1]),
	.datad(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[1]~2 (
// Equation(s):
// \inst|jtag_uart|av_readdata[1]~2_combout  = (\inst|jtag_uart|read_0~q  & (\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\inst|jtag_uart|read_0~q  & ((\inst|jtag_uart|ien_AE~q )))

	.dataa(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\inst|jtag_uart|ien_AE~q ),
	.datac(gnd),
	.datad(\inst|jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[1]~2 .lut_mask = 16'hAACC;
defparam \inst|jtag_uart|av_readdata[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N29
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N1
dffeas \inst|timer_0|counter_snapshot[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [17]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[17] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[1]~1 (
// Equation(s):
// \inst|timer_0|counter_snapshot[1]~1_combout  = !\inst|timer_0|internal_counter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [1]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[1]~1 .lut_mask = 16'h00FF;
defparam \inst|timer_0|counter_snapshot[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N3
dffeas \inst|timer_0|counter_snapshot[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[1] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[1]~4 (
// Equation(s):
// \inst|timer_0|read_mux_out[1]~4_combout  = (\inst|timer_0|Equal6~2_combout  & ((\inst|timer_0|counter_snapshot [1]) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [17])))) # (!\inst|timer_0|Equal6~2_combout  & 
// (\inst|timer_0|Equal6~3_combout  & (\inst|timer_0|counter_snapshot [17])))

	.dataa(\inst|timer_0|Equal6~2_combout ),
	.datab(\inst|timer_0|Equal6~3_combout ),
	.datac(\inst|timer_0|counter_snapshot [17]),
	.datad(\inst|timer_0|counter_snapshot [1]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[1]~4 .lut_mask = 16'hEAC0;
defparam \inst|timer_0|read_mux_out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
fiftyfivenm_lcell_comb \inst|timer_0|Equal6~4 (
// Equation(s):
// \inst|timer_0|Equal6~4_combout  = (!\inst|cpu|cpu|W_alu_result [3] & !\inst|cpu|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|Equal6~4 .lut_mask = 16'h0303;
defparam \inst|timer_0|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[1]~5 (
// Equation(s):
// \inst|timer_0|read_mux_out[1]~5_combout  = (\inst|timer_0|Equal6~4_combout  & ((\inst|cpu|cpu|W_alu_result [2] & (\inst|timer_0|control_register [1])) # (!\inst|cpu|cpu|W_alu_result [2] & ((\inst|timer_0|counter_is_running~q )))))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|timer_0|control_register [1]),
	.datac(\inst|timer_0|counter_is_running~q ),
	.datad(\inst|timer_0|Equal6~4_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[1]~5 .lut_mask = 16'hD800;
defparam \inst|timer_0|read_mux_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[1]~3 (
// Equation(s):
// \inst|timer_0|read_mux_out[1]~3_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [1]) # ((!\inst|timer_0|period_l_register [1] & \inst|timer_0|Equal6~1_combout )))) # (!\inst|timer_0|Equal6~0_combout  & 
// (!\inst|timer_0|period_l_register [1] & ((\inst|timer_0|Equal6~1_combout ))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|period_l_register [1]),
	.datac(\inst|timer_0|period_h_register [1]),
	.datad(\inst|timer_0|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[1]~3 .lut_mask = 16'hB3A0;
defparam \inst|timer_0|read_mux_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[1] (
// Equation(s):
// \inst|timer_0|read_mux_out [1] = (\inst|timer_0|read_mux_out[1]~4_combout ) # ((\inst|timer_0|read_mux_out[1]~5_combout ) # (\inst|timer_0|read_mux_out[1]~3_combout ))

	.dataa(\inst|timer_0|read_mux_out[1]~4_combout ),
	.datab(gnd),
	.datac(\inst|timer_0|read_mux_out[1]~5_combout ),
	.datad(\inst|timer_0|read_mux_out[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out [1]),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[1] .lut_mask = 16'hFFFA;
defparam \inst|timer_0|read_mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N23
dffeas \inst|timer_0|readdata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N31
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]) # 
// ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1] & \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg 
// [0] & (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datad(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N19
dffeas \inst|tl_2|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_2|data_out[1] .is_wysiwyg = "true";
defparam \inst|tl_2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
fiftyfivenm_lcell_comb \inst|tl_2|readdata[1] (
// Equation(s):
// \inst|tl_2|readdata [1] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_2|data_out [1]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\inst|tl_2|data_out [1]),
	.cin(gnd),
	.combout(\inst|tl_2|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|tl_2|readdata[1] .lut_mask = 16'h1100;
defparam \inst|tl_2|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N11
dffeas \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_2|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N24
fiftyfivenm_lcell_comb \inst|tl_3|data_out[1]~feeder (
// Equation(s):
// \inst|tl_3|data_out[1]~feeder_combout  = \inst|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\inst|tl_3|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|tl_3|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|tl_3|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N25
dffeas \inst|tl_3|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_3|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|tl_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_3|data_out[1] .is_wysiwyg = "true";
defparam \inst|tl_3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
fiftyfivenm_lcell_comb \inst|tl_3|readdata[1] (
// Equation(s):
// \inst|tl_3|readdata [1] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_3|data_out [1]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|tl_3|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|tl_3|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|tl_3|readdata[1] .lut_mask = 16'h1010;
defparam \inst|tl_3|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N25
dffeas \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_3|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [1] & ((\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [1])))) # (!\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [1] & 
// (\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [1]))))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [1]),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~3_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
fiftyfivenm_lcell_comb \inst|hex_3|data_out[1]~feeder (
// Equation(s):
// \inst|hex_3|data_out[1]~feeder_combout  = \inst|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\inst|hex_3|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_3|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \inst|hex_3|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[1] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
fiftyfivenm_lcell_comb \inst|hex_3|readdata[1] (
// Equation(s):
// \inst|hex_3|readdata [1] = (!\inst|cpu|cpu|W_alu_result [3] & (!\inst|cpu|cpu|W_alu_result [2] & \inst|hex_3|data_out [1]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|hex_3|data_out [1]),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[1] .lut_mask = 16'h0300;
defparam \inst|hex_3|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
fiftyfivenm_lcell_comb \inst|hex_2|data_out[1]~feeder (
// Equation(s):
// \inst|hex_2|data_out[1]~feeder_combout  = \inst|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\inst|hex_2|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_2|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \inst|hex_2|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[1] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
fiftyfivenm_lcell_comb \inst|hex_2|readdata[1] (
// Equation(s):
// \inst|hex_2|readdata [1] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_2|data_out [1]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(\inst|hex_2|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [1]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[1] .lut_mask = 16'h1010;
defparam \inst|hex_2|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [1]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [1]) # 
// ((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [1] & \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & 
// (((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [1] & \inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [1]),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [1]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\inst|mm_interconnect_0|rsp_mux|src_payload~7_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~5_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~6_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|rsp_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[1]~11 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[1]~11_combout  = (\inst|cpu|cpu|av_ld_rshift8~0_combout  & ((\inst|cpu|cpu|av_ld_aligning_data~q  & ((\inst|cpu|cpu|av_ld_byte1_data [1]))) # (!\inst|cpu|cpu|av_ld_aligning_data~q  & 
// (\inst|mm_interconnect_0|rsp_mux|src_payload~8_combout )))) # (!\inst|cpu|cpu|av_ld_rshift8~0_combout  & (\inst|mm_interconnect_0|rsp_mux|src_payload~8_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.datab(\inst|cpu|cpu|av_ld_rshift8~0_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte1_data [1]),
	.datad(\inst|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[1]~11 .lut_mask = 16'hE2AA;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \inst|cpu|cpu|av_ld_byte0_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[1]~4 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[1]~4_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & ((\inst|cpu|cpu|av_ld_byte0_data [1]))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & (\inst|cpu|cpu|W_rf_wr_data[1]~3_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_rf_wr_data[1]~3_combout ),
	.datad(\inst|cpu|cpu|av_ld_byte0_data [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[1]~4 .lut_mask = 16'hFC30;
defparam \inst|cpu|cpu|W_rf_wr_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[28]~4 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[28]~4_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))

	.dataa(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[28]~4 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \inst|cpu|cpu|d_writedata[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[28]~4_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a60~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53 .lut_mask = 16'h0E04;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a92~portadataout ))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~53_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54 .lut_mask = 16'hFCCC;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[28]~48 (
// Equation(s):
// \inst|cpu|cpu|F_iw[28]~48_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[28]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[28]~48 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[28]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[28]~49 (
// Equation(s):
// \inst|cpu|cpu|F_iw[28]~49_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[28]~48_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54_combout  & 
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[28]~54_combout ),
	.datab(\inst|cpu|cpu|F_iw[28]~48_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[28]~49 .lut_mask = 16'hEC00;
defparam \inst|cpu|cpu|F_iw[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N3
dffeas \inst|cpu|cpu|D_iw[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[28]~49_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[2]~16 (
// Equation(s):
// \inst|cpu|cpu|E_src1[2]~16_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [6])))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datab(\inst|cpu|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[2]~16 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|E_src1[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \inst|cpu|cpu|E_src1[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[2]~16_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[0]~4 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[0]~4_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~11_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[0]~0_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\inst|cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\inst|cpu|cpu|Add1~11_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[0]~4 .lut_mask = 16'h5404;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N15
dffeas \inst|cpu|cpu|F_pc[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[1]~2_combout  = (\inst|cpu|cpu|F_pc [1] & (!\inst|cpu|cpu|F_pc_plus_one[0]~1 )) # (!\inst|cpu|cpu|F_pc [1] & ((\inst|cpu|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \inst|cpu|cpu|F_pc_plus_one[1]~3  = CARRY((!\inst|cpu|cpu|F_pc_plus_one[0]~1 ) # (!\inst|cpu|cpu|F_pc [1]))

	.dataa(\inst|cpu|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[0]~1 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h5A5F;
defparam \inst|cpu|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[3]~6_combout  = (\inst|cpu|cpu|F_pc [3] & (!\inst|cpu|cpu|F_pc_plus_one[2]~5 )) # (!\inst|cpu|cpu|F_pc [3] & ((\inst|cpu|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \inst|cpu|cpu|F_pc_plus_one[3]~7  = CARRY((!\inst|cpu|cpu|F_pc_plus_one[2]~5 ) # (!\inst|cpu|cpu|F_pc [3]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|F_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[2]~5 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \inst|cpu|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[3]~5 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[3]~5_combout  = (\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ) # ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~18_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[3]~6_combout )))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\inst|cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.datad(\inst|cpu|cpu|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[3]~5 .lut_mask = 16'hFEBA;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \inst|cpu|cpu|F_pc[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \inst|cpu|cpu|F_pc_plus_one[4]~8_combout  = (\inst|cpu|cpu|F_pc [4] & (\inst|cpu|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\inst|cpu|cpu|F_pc [4] & (!\inst|cpu|cpu|F_pc_plus_one[3]~7  & VCC))
// \inst|cpu|cpu|F_pc_plus_one[4]~9  = CARRY((\inst|cpu|cpu|F_pc [4] & !\inst|cpu|cpu|F_pc_plus_one[3]~7 ))

	.dataa(\inst|cpu|cpu|F_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|F_pc_plus_one[3]~7 ),
	.combout(\inst|cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\inst|cpu|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hA50A;
defparam \inst|cpu|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[4]~18 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[4]~18_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~32_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[4]~8_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\inst|cpu|cpu|Add1~32_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[4]~18 .lut_mask = 16'h0E02;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N7
dffeas \inst|cpu|cpu|F_pc[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[5]~17 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[5]~17_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\inst|cpu|cpu|Add1~34_combout ))) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\inst|cpu|cpu|F_pc_plus_one[5]~10_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\inst|cpu|cpu|Add1~34_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[5]~17 .lut_mask = 16'h0E02;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \inst|cpu|cpu|F_pc[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [43] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [7]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \inst|cpu|cpu|F_pc [5])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \inst|cpu|cpu|F_pc [5]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [7]),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [7])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [5])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [7]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29]~9 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29]~9_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~3_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29]~9 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~16_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [29] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [29]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [29]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [29]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [29]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hE2E2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~52_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~51_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hC0EA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~6_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [30])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [30]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hACCC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [6])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [4])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [6]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~32_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [33])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [33]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hB888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~15_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [30] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [30]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hAA8A;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [30]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [30] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [30]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [30]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50 .lut_mask = 16'hF0CA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~50_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7 .lut_mask = 16'hE0E2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~33_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [31])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~33 .lut_mask = 16'hD888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [28])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [28])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [28]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [28]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hAAF0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~54_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [30])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [30])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~53_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [30]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hC0EA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~7_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [29]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [29]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hE2AA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [41] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\inst|cpu|cpu|F_pc [3]) # ((\inst|cpu|cpu|W_alu_result [5] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\inst|cpu|cpu|W_alu_result [5] & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\inst|cpu|cpu|W_alu_result [5]),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|F_pc [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [5])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [3])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [5]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hCFC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~6_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~6 .lut_mask = 16'hA0CC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N3
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[10]~16 (
// Equation(s):
// \inst|cpu|cpu|F_iw[10]~16_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[10]~16 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[10]~17 (
// Equation(s):
// \inst|cpu|cpu|F_iw[10]~17_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[10]~16_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout  & 
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\inst|cpu|cpu|F_iw[10]~16_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[10]~12_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[10]~17 .lut_mask = 16'hEA00;
defparam \inst|cpu|cpu|F_iw[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \inst|cpu|cpu|D_iw[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[10]~17_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[4]~2 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[4]~2_combout  = (\inst|cpu|cpu|R_src2_lo[3]~0_combout  & ((\inst|cpu|cpu|R_src2_lo~1_combout  & ((\inst|cpu|cpu|D_iw [10]))) # (!\inst|cpu|cpu|R_src2_lo~1_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))))

	.dataa(\inst|cpu|cpu|R_src2_lo~1_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(\inst|cpu|cpu|D_iw [10]),
	.datad(\inst|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[4]~2 .lut_mask = 16'hE400;
defparam \inst|cpu|cpu|R_src2_lo[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \inst|cpu|cpu|E_src2[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~0 (
// Equation(s):
// \inst|cpu|cpu|Add1~0_combout  = \inst|cpu|cpu|E_src2 [4] $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_src2 [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~0 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[2]~2 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\inst|cpu|cpu|Add1~15_combout )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\inst|cpu|cpu|F_pc_plus_one[2]~4_combout )))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\inst|cpu|cpu|Add1~15_combout ),
	.datad(\inst|cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[2]~2 .lut_mask = 16'h5140;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N13
dffeas \inst|cpu|cpu|F_pc[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [40] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\inst|cpu|cpu|F_pc [2]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|W_alu_result [4])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\inst|cpu|cpu|W_alu_result [4])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|cpu|cpu|F_pc [2]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [2])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [2]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hACAC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~27_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~27 .lut_mask = 16'hD850;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N1
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [27]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[27]~46 (
// Equation(s):
// \inst|cpu|cpu|F_iw[27]~46_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[27]~46 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[27]~47 (
// Equation(s):
// \inst|cpu|cpu|F_iw[27]~47_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[27]~46_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout ))))

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|F_iw[27]~46_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[27]~52_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[27]~47 .lut_mask = 16'hA8A0;
defparam \inst|cpu|cpu|F_iw[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N27
dffeas \inst|cpu|cpu|D_iw[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[27]~47_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[7]~11 (
// Equation(s):
// \inst|cpu|cpu|E_src1[7]~11_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [11]))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[7]~11 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|E_src1[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \inst|cpu|cpu|E_src1[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[7]~11_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[7]~13 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[7]~13_combout  = (\inst|cpu|cpu|E_src2 [7] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [7]))))) # (!\inst|cpu|cpu|E_src2 [7] & ((\inst|cpu|cpu|R_logic_op [1] & 
// ((\inst|cpu|cpu|E_src1 [7]))) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|E_src1 [7]))))

	.dataa(\inst|cpu|cpu|R_logic_op [1]),
	.datab(\inst|cpu|cpu|E_src2 [7]),
	.datac(\inst|cpu|cpu|R_logic_op [0]),
	.datad(\inst|cpu|cpu|E_src1 [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[7]~13 .lut_mask = 16'h6A89;
defparam \inst|cpu|cpu|E_logic_result[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[7]~11 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[7]~11_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[7]~13_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~34_combout ))

	.dataa(\inst|cpu|cpu|Add1~34_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[7]~13_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[7]~11 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N17
dffeas \inst|cpu|cpu|W_alu_result[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[7]~11_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [7]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hCC44;
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~4_combout  = (\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout  & 
// (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout )))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hECCC;
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N21
dffeas \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & (!\inst|cpu|cpu|W_alu_result [4] & !\inst|cpu|cpu|W_alu_result [7]))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|cpu|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h000C;
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0_combout  & (\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout  & 
// \inst|mm_interconnect_0|router|Equal4~1_combout ))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8800;
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1_combout )))) # (!\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h7470;
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N25
dffeas \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout  = (!\inst|cpu|cpu|W_alu_result [7] & (\inst|mm_interconnect_0|router|Equal4~1_combout  & (!\inst|cpu|cpu|W_alu_result [4] & !\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\inst|cpu|cpu|W_alu_result [7]),
	.datab(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2 .lut_mask = 16'h0004;
defparam \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout  = (!\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout )))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2 .lut_mask = 16'h1320;
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~4 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~4_combout  = (!\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout  & (\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3_combout  & 
// (\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0] $ (\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [1]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~2_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~4 .lut_mask = 16'h1400;
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N1
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
fiftyfivenm_lcell_comb \inst|hex_5|always0~0 (
// Equation(s):
// \inst|hex_5|always0~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & !\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\inst|hex_5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|always0~0 .lut_mask = 16'h00F0;
defparam \inst|hex_5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2_combout  = (\inst|hex_5|always0~0_combout  & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout  & (\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0] $ 
// (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ))))

	.dataa(\inst|hex_5|always0~0_combout ),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h2800;
defparam \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~3_combout  = (\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2_combout  & (\inst|cpu|cpu|d_read~q  & !\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q 
// ))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h00A0;
defparam \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N27
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal0~3 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal0~3_combout  = (!\inst|cpu|cpu|W_alu_result [4] & (!\inst|cpu|cpu|W_alu_result [7] & (!\inst|cpu|cpu|W_alu_result [5] & !\inst|cpu|cpu|W_alu_result [18])))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [7]),
	.datac(\inst|cpu|cpu|W_alu_result [5]),
	.datad(\inst|cpu|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal0~3 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|router|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal0~2 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal0~2_combout  = (!\inst|cpu|cpu|W_alu_result [12] & (!\inst|cpu|cpu|W_alu_result [13] & \inst|mm_interconnect_0|router|Equal3~0_combout ))

	.dataa(\inst|cpu|cpu|W_alu_result [12]),
	.datab(\inst|cpu|cpu|W_alu_result [13]),
	.datac(\inst|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal0~2 .lut_mask = 16'h1010;
defparam \inst|mm_interconnect_0|router|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal0~4 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal0~4_combout  = (!\inst|cpu|cpu|W_alu_result [6] & (\inst|mm_interconnect_0|router|Equal0~3_combout  & (\inst|mm_interconnect_0|router|Equal0~0_combout  & \inst|mm_interconnect_0|router|Equal0~2_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [6]),
	.datab(\inst|mm_interconnect_0|router|Equal0~3_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal0~4 .lut_mask = 16'h4000;
defparam \inst|mm_interconnect_0|router|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal2~0_combout  = (!\inst|cpu|cpu|W_alu_result [13] & !\inst|cpu|cpu|W_alu_result [12])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [13]),
	.datac(\inst|cpu|cpu|W_alu_result [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0303;
defparam \inst|mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal2~1_combout  = (\inst|mm_interconnect_0|router|Equal3~0_combout  & (\inst|cpu|cpu|W_alu_result [18] & (\inst|cpu|cpu|W_alu_result [11] & \inst|mm_interconnect_0|router|Equal2~0_combout )))

	.dataa(\inst|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [18]),
	.datac(\inst|cpu|cpu|W_alu_result [11]),
	.datad(\inst|mm_interconnect_0|router|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal2~1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|src_channel[3]~6 (
// Equation(s):
// \inst|mm_interconnect_0|router|src_channel[3]~6_combout  = (!\inst|mm_interconnect_0|router|Equal2~1_combout  & (!\inst|mm_interconnect_0|router|always1~2_combout  & (!\inst|mm_interconnect_0|router|Equal7~0_combout  & 
// !\inst|mm_interconnect_0|router|Equal5~1_combout )))

	.dataa(\inst|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\inst|mm_interconnect_0|router|always1~2_combout ),
	.datac(\inst|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|src_channel[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|src_channel[3]~6 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|router|src_channel[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|src_channel[3]~4 (
// Equation(s):
// \inst|mm_interconnect_0|router|src_channel[3]~4_combout  = (!\inst|mm_interconnect_0|router|Equal8~0_combout  & ((\inst|cpu|cpu|W_alu_result [4]) # (!\inst|mm_interconnect_0|router|Equal4~1_combout )))

	.dataa(\inst|mm_interconnect_0|router|Equal4~1_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal8~0_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|src_channel[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|src_channel[3]~4 .lut_mask = 16'h3131;
defparam \inst|mm_interconnect_0|router|src_channel[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|src_channel[3]~7 (
// Equation(s):
// \inst|mm_interconnect_0|router|src_channel[3]~7_combout  = (\inst|mm_interconnect_0|router|src_channel[3]~5_combout  & (\inst|mm_interconnect_0|router|src_channel[3]~6_combout  & \inst|mm_interconnect_0|router|src_channel[3]~4_combout ))

	.dataa(\inst|mm_interconnect_0|router|src_channel[3]~5_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|router|src_channel[3]~6_combout ),
	.datad(\inst|mm_interconnect_0|router|src_channel[3]~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|src_channel[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|src_channel[3]~7 .lut_mask = 16'hA000;
defparam \inst|mm_interconnect_0|router|src_channel[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6_combout  = (\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout  & (\inst|mm_interconnect_0|router|Equal0~4_combout  & ((\inst|cpu|cpu|W_alu_result [18]) # 
// (!\inst|cpu|cpu|W_alu_result [17]))))

	.dataa(\inst|cpu|cpu|W_alu_result [18]),
	.datab(\inst|cpu|cpu|W_alu_result [17]),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6 .lut_mask = 16'hB000;
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_translator|Add0~0 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_translator|Add0~0_combout  = \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] $ (\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datac(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|Add0~0 .lut_mask = 16'h3C3C;
defparam \inst|mm_interconnect_0|led_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout  = (\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout  & (\inst|mm_interconnect_0|led_s1_translator|Add0~0_combout  & 
// (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_translator|Add0~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  = (!\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ 
// (((\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout  & \inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout )))))

	.dataa(\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h060C;
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\inst|mm_interconnect_0|router|src_channel[3]~7_combout  & (\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6_combout  & 
// \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ))

	.dataa(\inst|mm_interconnect_0|router|src_channel[3]~7_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~6_combout ),
	.datad(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hA000;
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4_combout  = (\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hCC0C;
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~5_combout  = (\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4_combout ) # ((\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout  & 
// (\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  & \inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout )))

	.dataa(\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|hex_0_s1_agent_rsp_fifo|write~0_combout ),
	.datad(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 16'hFF80;
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N19
dffeas \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~3_combout  = (\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2_combout ) # (\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))) # (!\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datac(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 16'h54F0;
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N1
dffeas \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_agent|m0_write~3 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_agent|m0_write~3_combout  = (\inst|mm_interconnect_0|router|Equal0~4_combout  & (!\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & ((\inst|cpu|cpu|W_alu_result [18]) # (!\inst|cpu|cpu|W_alu_result [17]))))

	.dataa(\inst|mm_interconnect_0|router|Equal0~4_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|cpu|cpu|W_alu_result [18]),
	.datad(\inst|cpu|cpu|W_alu_result [17]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_agent|m0_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent|m0_write~3 .lut_mask = 16'h2022;
defparam \inst|mm_interconnect_0|led_s1_agent|m0_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_agent|m0_write~2 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout  = (\inst|mm_interconnect_0|router|src_channel[3]~5_combout  & (\inst|mm_interconnect_0|led_s1_agent|m0_write~3_combout  & (\inst|mm_interconnect_0|router|src_channel[3]~6_combout  & 
// \inst|mm_interconnect_0|router|src_channel[3]~4_combout )))

	.dataa(\inst|mm_interconnect_0|router|src_channel[3]~5_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_agent|m0_write~3_combout ),
	.datac(\inst|mm_interconnect_0|router|src_channel[3]~6_combout ),
	.datad(\inst|mm_interconnect_0|router|src_channel[3]~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_agent|m0_write~2 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|led_s1_agent|m0_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout  = (\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout  & (!\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  & 
// (!\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0200;
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N9
dffeas \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \inst|mm_interconnect_0|router|Equal1~0_combout  = (!\inst|cpu|cpu|W_alu_result [18] & \inst|cpu|cpu|W_alu_result [17])

	.dataa(\inst|cpu|cpu|W_alu_result [18]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h5050;
defparam \inst|mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout  = (!\inst|mm_interconnect_0|router|Equal1~0_combout  & (!\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout  $ 
// (\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_agent|m0_write~3_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datac(\inst|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\inst|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0006;
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
fiftyfivenm_lcell_comb \inst|led|always0~0 (
// Equation(s):
// \inst|led|always0~0_combout  = (!\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|led|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|led|always0~0 .lut_mask = 16'h3030;
defparam \inst|led|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout  = (\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout  & (\inst|mm_interconnect_0|router|Equal0~4_combout  & 
// (\inst|mm_interconnect_0|router|src_channel[3]~7_combout  & \inst|led|always0~0_combout )))

	.dataa(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal0~4_combout ),
	.datac(\inst|mm_interconnect_0|router|src_channel[3]~7_combout ),
	.datad(\inst|led|always0~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~4_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\inst|cpu|cpu|d_read~q  & \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h3000;
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N3
dffeas \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & (!\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & 
// (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & !\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & !\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|WideOr1~3 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|WideOr1~3_combout  = (!\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0] & (!\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0] & 
// (!\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & !\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~3 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|WideOr1~2 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout  = (!\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0] & (!\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & 
// (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & !\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~2 .lut_mask = 16'h0001;
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|WideOr1~combout  = (\inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & (\inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & (\inst|mm_interconnect_0|rsp_mux|WideOr1~3_combout  & 
// \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_read_nxt (
// Equation(s):
// \inst|cpu|cpu|d_read_nxt~combout  = (\inst|mm_interconnect_0|rsp_mux|WideOr1~combout  & ((\inst|cpu|cpu|d_read~q ) # ((\inst|cpu|cpu|R_ctrl_ld~q  & \inst|cpu|cpu|E_new_inst~q )))) # (!\inst|mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// (\inst|cpu|cpu|R_ctrl_ld~q  & ((\inst|cpu|cpu|E_new_inst~q ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(\inst|cpu|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_read_nxt .lut_mask = 16'hECA0;
defparam \inst|cpu|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \inst|cpu|cpu|d_read (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_read .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2_combout ) # ((\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2_combout ) # 
// ((\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2_combout ) # (\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 16'h0050;
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (\inst|jtag_uart|av_waitrequest~q  & ((\inst|jtag_uart|av_waitrequest~0_combout ) # ((\inst|mm_interconnect_0|router|Equal2~1_combout  & \inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout )))) # 
// (!\inst|jtag_uart|av_waitrequest~q  & (\inst|mm_interconnect_0|router|Equal2~1_combout  & (\inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout )))

	.dataa(\inst|jtag_uart|av_waitrequest~q ),
	.datab(\inst|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(\inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(\inst|jtag_uart|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = (\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout ) # ((\inst|mm_interconnect_0|cmd_demux|WideOr0~2_combout ) # ((\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout ) 
// # (\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\inst|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2_combout ) # ((\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2_combout ) # 
// ((\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2_combout ) # (\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1_combout  = (\inst|mm_interconnect_0|router|Equal8~0_combout  & (\inst|cpu|cpu|W_alu_result [4] & (\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0_combout  & 
// \inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout )))

	.dataa(\inst|mm_interconnect_0|router|Equal8~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [4]),
	.datac(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = (\inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((\inst|mm_interconnect_0|cmd_demux|WideOr0~3_combout ) # ((\inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # 
// (\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1_combout )))

	.dataa(\inst|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datab(\inst|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datac(\inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|cmd_demux|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  = (\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ) # ((\inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # 
// (\inst|mm_interconnect_0|cmd_demux|WideOr0~4_combout ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ),
	.datac(\inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(\inst|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .lut_mask = 16'hFFFC;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  & ((\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) # 
// ((\inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ) # (\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ))))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .lut_mask = 16'h5554;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N17
dffeas \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  = (\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # ((\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & 
// (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & \inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .lut_mask = 16'hEAAA;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  = (\inst|cpu|cpu|d_read~q  & (((\inst|mm_interconnect_0|rsp_mux|WideOr1~combout )))) # (!\inst|cpu|cpu|d_read~q  & (((!\inst|cpu|cpu|d_write~q )) # 
// (!\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout )))

	.dataa(\inst|cpu|cpu|d_read~q ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(\inst|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .lut_mask = 16'hB1F5;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_stall (
// Equation(s):
// \inst|cpu|cpu|E_st_stall~combout  = (\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ((\inst|cpu|cpu|d_write~q ) # ((\inst|cpu|cpu|R_ctrl_st~q  & \inst|cpu|cpu|E_new_inst~q )))) # 
// (!\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & (\inst|cpu|cpu|R_ctrl_st~q  & ((\inst|cpu|cpu|E_new_inst~q ))))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_st~q ),
	.datac(\inst|cpu|cpu|d_write~q ),
	.datad(\inst|cpu|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_stall .lut_mask = 16'hECA0;
defparam \inst|cpu|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \inst|cpu|cpu|d_write (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_write .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout  = (\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ((\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # 
// ((\inst|cpu|cpu|d_write~q  & \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ))))

	.dataa(\inst|cpu|cpu|d_write~q ),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .lut_mask = 16'hC8C0;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N1
dffeas \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & \inst|cpu|cpu|d_write~q )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\inst|cpu|cpu|d_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0 .lut_mask = 16'h3030;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0_combout  = (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & 
// (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0 .lut_mask = 16'h0040;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q  & ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ) # 
// ((\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0_combout )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q  & 
// (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~1 .lut_mask = 16'hECA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|hbreak_enabled~q )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'hC000;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~3_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~3 .lut_mask = 16'h88F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N23
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [24]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[24]~10 (
// Equation(s):
// \inst|cpu|cpu|F_iw[24]~10_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24] & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[24]~10 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[24]~11 (
// Equation(s):
// \inst|cpu|cpu|F_iw[24]~11_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[24]~10_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6_combout  & 
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\inst|cpu|cpu|F_iw[24]~10_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[24]~6_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[24]~11 .lut_mask = 16'hEA00;
defparam \inst|cpu|cpu|F_iw[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N9
dffeas \inst|cpu|cpu|D_iw[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[24]~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N29
dffeas \inst|cpu|cpu|d_writedata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [6])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|cpu|cpu|d_writedata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y13_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y14_N16
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a39~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37 .lut_mask = 16'h5404;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N26
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a71 ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a71 ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~37_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[7]~37 (
// Equation(s):
// \inst|cpu|cpu|F_iw[7]~37_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[7]~37 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[7]~38 (
// Equation(s):
// \inst|cpu|cpu|F_iw[7]~38_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[7]~37_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout 
// ))))

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[7]~38_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|F_iw[7]~37_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[7]~38 .lut_mask = 16'hAA80;
defparam \inst|cpu|cpu|F_iw[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \inst|cpu|cpu|D_iw[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[3]~15 (
// Equation(s):
// \inst|cpu|cpu|E_src1[3]~15_combout  = (\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|D_iw [7]))

	.dataa(\inst|cpu|cpu|D_iw [7]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[3]~15 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|E_src1[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \inst|cpu|cpu|E_src1[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[3]~15_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[1]~3 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\inst|cpu|cpu|Add1~13_combout )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\inst|cpu|cpu|F_pc_plus_one[1]~2_combout )))))

	.dataa(\inst|cpu|cpu|Add1~13_combout ),
	.datab(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\inst|cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.datad(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[1]~3 .lut_mask = 16'h2230;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \inst|cpu|cpu|F_pc[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [39] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\inst|cpu|cpu|F_pc [1]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|W_alu_result [3])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|W_alu_result [3]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\inst|cpu|cpu|F_pc [1]),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [1]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [1]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8]~6 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8]~6_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8]~6 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[8]~18 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [8]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [8]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [8]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[8]~18 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~14_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [28])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [28]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hCAC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [25])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [25])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [25]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~34_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [27]) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [27]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~33_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~34 .lut_mask = 16'hB3A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo 
// [34] & ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [26]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hEC4C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [38] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [2]) # ((\inst|cpu|cpu|F_pc [0] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\inst|cpu|cpu|F_pc [0] & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|cpu|cpu|F_pc [0]),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [0])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hAFA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~1 .lut_mask = 16'hAC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N23
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [22]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[22]~6 (
// Equation(s):
// \inst|cpu|cpu|F_iw[22]~6_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[22]~6 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[22]~7 (
// Equation(s):
// \inst|cpu|cpu|F_iw[22]~7_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[22]~6_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout 
// ))))

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|F_iw[22]~6_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[22]~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[22]~7 .lut_mask = 16'hA8A0;
defparam \inst|cpu|cpu|F_iw[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N17
dffeas \inst|cpu|cpu|D_iw[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[22]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[12]~6 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[12]~6_combout  = (\inst|cpu|cpu|D_iw [4] & (((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[12]~6 .lut_mask = 16'hEF20;
defparam \inst|cpu|cpu|E_st_data[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \inst|cpu|cpu|d_writedata[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a45~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15 .lut_mask = 16'h5410;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a77  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a77 ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~15_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16 .lut_mask = 16'hFF88;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[13]~19 (
// Equation(s):
// \inst|cpu|cpu|F_iw[13]~19_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[13]~16_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[13]~19 .lut_mask = 16'hFFD5;
defparam \inst|cpu|cpu|F_iw[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \inst|cpu|cpu|D_iw[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~1 (
// Equation(s):
// \inst|cpu|cpu|Equal62~1_combout  = (!\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_iw [11] & (\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~1 .lut_mask = 16'h0010;
defparam \inst|cpu|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_force_xor~13 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_force_xor~13_combout  = (\inst|cpu|cpu|D_iw [15] & (((\inst|cpu|cpu|Equal62~0_combout  & \inst|cpu|cpu|D_iw [14])))) # (!\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|Equal62~1_combout ))

	.dataa(\inst|cpu|cpu|Equal62~1_combout ),
	.datab(\inst|cpu|cpu|Equal62~0_combout ),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_force_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~13 .lut_mask = 16'hCA0A;
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_force_xor~11 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_force_xor~11_combout  = (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|Equal0~5_combout ) # ((\inst|cpu|cpu|D_iw [5] & \inst|cpu|cpu|Equal0~4_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~5_combout ),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(\inst|cpu|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~11 .lut_mask = 16'h0E0A;
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_force_xor~10 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_force_xor~10_combout  = (\inst|cpu|cpu|Equal0~3_combout  & (((\inst|cpu|cpu|D_op_cmpge~0_combout  & \inst|cpu|cpu|Equal62~0_combout )))) # (!\inst|cpu|cpu|Equal0~3_combout  & ((\inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ) # 
// ((\inst|cpu|cpu|D_op_cmpge~0_combout  & \inst|cpu|cpu|Equal62~0_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~3_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datac(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\inst|cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~10 .lut_mask = 16'hF444;
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_alu_force_xor~12 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_alu_force_xor~12_combout  = (\inst|cpu|cpu|D_ctrl_alu_force_xor~11_combout ) # ((\inst|cpu|cpu|D_ctrl_alu_force_xor~10_combout ) # ((\inst|cpu|cpu|D_ctrl_alu_force_xor~13_combout  & \inst|cpu|cpu|Equal0~7_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_alu_force_xor~13_combout ),
	.datab(\inst|cpu|cpu|Equal0~7_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_alu_force_xor~11_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~12 .lut_mask = 16'hFFF8;
defparam \inst|cpu|cpu|D_ctrl_alu_force_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_logic_op[1]~0 (
// Equation(s):
// \inst|cpu|cpu|D_logic_op[1]~0_combout  = (\inst|cpu|cpu|D_logic_op_raw[1]~0_combout ) # (\inst|cpu|cpu|D_ctrl_alu_force_xor~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_logic_op[1]~0 .lut_mask = 16'hFFF0;
defparam \inst|cpu|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N9
dffeas \inst|cpu|cpu|R_logic_op[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[8]~9 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[8]~9_combout  = (\inst|cpu|cpu|E_src2 [8] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [8]))))) # (!\inst|cpu|cpu|E_src2 [8] & ((\inst|cpu|cpu|R_logic_op [1] & ((\inst|cpu|cpu|E_src1 
// [8]))) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|E_src1 [8]))))

	.dataa(\inst|cpu|cpu|R_logic_op [1]),
	.datab(\inst|cpu|cpu|E_src2 [8]),
	.datac(\inst|cpu|cpu|R_logic_op [0]),
	.datad(\inst|cpu|cpu|E_src1 [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[8]~9 .lut_mask = 16'h6A89;
defparam \inst|cpu|cpu|E_logic_result[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[8]~10 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[8]~10_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[8]~9_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~36_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[8]~9_combout ),
	.datab(\inst|cpu|cpu|Add1~36_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[8]~10 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N31
dffeas \inst|cpu|cpu|W_alu_result[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[8]~10_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [8]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [44] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [8]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \inst|cpu|cpu|F_pc [6])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\inst|cpu|cpu|F_pc [6]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\inst|cpu|cpu|W_alu_result [8]),
	.datad(\inst|cpu|cpu|F_pc [6]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [6] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [7] & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [5])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [6]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [7]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0004;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0_combout  & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [0]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h00A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q  & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'h8800;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q ) # ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [1]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h5450;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~30_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [35])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [35]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|Mux37~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~30 .lut_mask = 16'hB888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h0C44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~16_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [29])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hEA40;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~9_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [26] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [26]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [26]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [26]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [26]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [26]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~38_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [28] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [28] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [28]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~38 .lut_mask = 16'hF444;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~8_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [27] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [27]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [27])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [27])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [27]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [27]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35 .lut_mask = 16'hF5A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~36_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [29] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [29] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [29]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~36 .lut_mask = 16'hF444;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N5
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~1_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [28])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [28]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hACCC;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2] & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0050;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~0 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|cpu|cpu|d_writedata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [0])) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [0])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [0]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hB8B8;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~21_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hCAC0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~25_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hCCC4;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [23]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [23]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [23]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [23]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hCCAA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~68_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [25] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [25] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~67_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [25]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hF444;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N31
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N27
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~10_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [24] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [24]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hAAA2;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [24])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [24])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [24]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [24]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~40_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [26]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39_combout  & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39_combout  & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~39_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hAE0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N21
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [25] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [25]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'h8800;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q ) # ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [0]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|always1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h5444;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~feeder_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N15
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|ir_out [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .lut_mask = 16'hFDA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .lut_mask = 16'hE020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'h88F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
fiftyfivenm_lcell_comb \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 16'hFF00;
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N9
dffeas \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hD888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 .lut_mask = 16'hF222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'hEADA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h2214;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hFC03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h4030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h5202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hBFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h10B7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h4086;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h3512;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h02E6;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h5F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 .lut_mask = 16'hFBFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h050F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h4044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h0D08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h4F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFFF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h8084;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hE3E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'h4500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h0F0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hAE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0B0B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0F2F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h00AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hEAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~5_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [16] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hF0B0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [16]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [16]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonDReg [16]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_break|break_readreg [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hFC0C;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~28_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [18] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [18] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26_combout ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [18]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~27_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|traffic_light_CPU_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hB3A0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N17
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17]~feeder_combout  = 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_tck|sr [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17]~feeder .lut_mask = 16'hF0F0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hCAAA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N3
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~15  $ 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~q )))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h7400;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q  & (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'h0400;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0_combout ) # 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~q  & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hFFA0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~5_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~5 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N23
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [26]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[26]~14 (
// Equation(s):
// \inst|cpu|cpu|F_iw[26]~14_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[26]~14 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[26]~15 (
// Equation(s):
// \inst|cpu|cpu|F_iw[26]~15_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[26]~14_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\inst|cpu|cpu|F_iw[26]~14_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[26]~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[26]~15 .lut_mask = 16'hE0C0;
defparam \inst|cpu|cpu|F_iw[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \inst|cpu|cpu|D_iw[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[26]~15_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[4]~4 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[4]~4_combout  = (\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\inst|cpu|cpu|D_iw [26])) # (!\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\inst|cpu|cpu|D_iw [21])))

	.dataa(\inst|cpu|cpu|D_iw [26]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [21]),
	.datad(\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[4]~4 .lut_mask = 16'hAAF0;
defparam \inst|cpu|cpu|D_dst_regnum[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = (!\inst|cpu|cpu|D_iw [14] & (\inst|cpu|cpu|D_iw [13] & ((\inst|cpu|cpu|D_iw [11]) # (!\inst|cpu|cpu|D_iw [12]))))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|D_iw [13]),
	.datad(\inst|cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h3010;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = (\inst|cpu|cpu|D_iw [15] & (((\inst|cpu|cpu|Equal62~8_combout )))) # (!\inst|cpu|cpu|D_iw [15] & ((\inst|cpu|cpu|D_iw [14] & (\inst|cpu|cpu|Equal62~9_combout )) # (!\inst|cpu|cpu|D_iw [14] & 
// ((\inst|cpu|cpu|Equal62~8_combout )))))

	.dataa(\inst|cpu|cpu|D_iw [15]),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~9_combout ),
	.datad(\inst|cpu|cpu|Equal62~8_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'hFB40;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (\inst|cpu|cpu|Equal0~7_combout  & ((\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # ((\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & 
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'hAA80;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_exception~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_exception~0_combout  = (\inst|cpu|cpu|D_iw [5] & ((\inst|cpu|cpu|Equal0~12_combout ) # ((!\inst|cpu|cpu|D_iw [4] & \inst|cpu|cpu|Equal0~9_combout ))))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|Equal0~12_combout ),
	.datac(\inst|cpu|cpu|D_iw [5]),
	.datad(\inst|cpu|cpu|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_exception~0 .lut_mask = 16'hD0C0;
defparam \inst|cpu|cpu|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_exception~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_exception~1_combout  = (!\inst|cpu|cpu|D_ctrl_exception~0_combout  & ((\inst|cpu|cpu|Equal0~3_combout ) # ((!\inst|cpu|cpu|Equal0~2_combout  & !\inst|cpu|cpu|Equal0~15_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~3_combout ),
	.datab(\inst|cpu|cpu|Equal0~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_exception~0_combout ),
	.datad(\inst|cpu|cpu|Equal0~15_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_exception~1 .lut_mask = 16'h0A0B;
defparam \inst|cpu|cpu|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_exception~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_exception~2_combout  = (\inst|cpu|cpu|D_ctrl_exception~1_combout  & (((!\inst|cpu|cpu|Equal0~12_combout  & \inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout )) # (!\inst|cpu|cpu|D_iw [4])))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|Equal0~12_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_exception~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_exception~2 .lut_mask = 16'h7500;
defparam \inst|cpu|cpu|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  = (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ) # (((!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ) # (!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout )) # 
// (!\inst|cpu|cpu|D_ctrl_exception~2_combout ))

	.dataa(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_exception~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 .lut_mask = 16'hBFFF;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[4]~10 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[4]~10_combout  = (\inst|cpu|cpu|Equal0~17_combout ) # ((\inst|cpu|cpu|D_dst_regnum[4]~4_combout ) # (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ))

	.dataa(\inst|cpu|cpu|Equal0~17_combout ),
	.datab(\inst|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[4]~10 .lut_mask = 16'hFFEE;
defparam \inst|cpu|cpu|D_dst_regnum[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \inst|cpu|cpu|R_dst_regnum[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_dst_regnum[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_writedata[24]~0 (
// Equation(s):
// \inst|cpu|cpu|d_writedata[24]~0_combout  = (\inst|cpu|cpu|D_ctrl_mem16~1_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])) # (!\inst|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\inst|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[24]~0 .lut_mask = 16'hBB88;
defparam \inst|cpu|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \inst|cpu|cpu|d_writedata[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|d_writedata[24]~0_combout ),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [24])

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a57~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7 .lut_mask = 16'h3202;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a89  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a89 ),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~7_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[25]~12 (
// Equation(s):
// \inst|cpu|cpu|F_iw[25]~12_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[25]~12 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[25]~13 (
// Equation(s):
// \inst|cpu|cpu|F_iw[25]~13_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[25]~12_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8_combout  & 
// \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[25]~8_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|F_iw[25]~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[25]~13 .lut_mask = 16'hAA80;
defparam \inst|cpu|cpu|F_iw[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \inst|cpu|cpu|D_iw[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[25]~13_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[4]~2 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[4]~2_combout  = (!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  & (((\inst|cpu|cpu|D_iw [5]) # (\inst|cpu|cpu|D_iw [4])) # (!\inst|cpu|cpu|Equal0~4_combout )))

	.dataa(\inst|cpu|cpu|Equal0~4_combout ),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[4]~2 .lut_mask = 16'h00FD;
defparam \inst|cpu|cpu|D_dst_regnum[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[3]~7 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[3]~7_combout  = ((\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\inst|cpu|cpu|D_iw [25])) # (!\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\inst|cpu|cpu|D_iw [20])))) # (!\inst|cpu|cpu|D_dst_regnum[4]~2_combout )

	.dataa(\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datab(\inst|cpu|cpu|D_iw [25]),
	.datac(\inst|cpu|cpu|D_iw [20]),
	.datad(\inst|cpu|cpu|D_dst_regnum[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[3]~7 .lut_mask = 16'hD8FF;
defparam \inst|cpu|cpu|D_dst_regnum[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N1
dffeas \inst|cpu|cpu|R_dst_regnum[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_dst_regnum[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[10]~2 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[10]~2_combout  = (\inst|cpu|cpu|D_ctrl_mem8~0_combout  & ((\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])) # (!\inst|cpu|cpu|D_iw [4] & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]))))) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))

	.dataa(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[10]~2 .lut_mask = 16'hAACA;
defparam \inst|cpu|cpu|E_st_data[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \inst|cpu|cpu|d_writedata[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[10]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [10])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 16'hCC00;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N8
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a43~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13 .lut_mask = 16'h00E2;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a75 ))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a75 ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[11]~18 (
// Equation(s):
// \inst|cpu|cpu|F_iw[11]~18_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[11]~14_combout ),
	.datab(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[11]~18 .lut_mask = 16'hFFB3;
defparam \inst|cpu|cpu|F_iw[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N11
dffeas \inst|cpu|cpu|D_iw[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[11]~18_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\inst|cpu|cpu|D_iw [11]) # ((\inst|cpu|cpu|D_iw [14] & (!\inst|cpu|cpu|D_iw [15])) # (!\inst|cpu|cpu|D_iw [14] & ((\inst|cpu|cpu|D_iw [16]))))

	.dataa(\inst|cpu|cpu|D_iw [15]),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hFF74;
defparam \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (\inst|cpu|cpu|D_iw [12] & (!\inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & (!\inst|cpu|cpu|D_iw [13] & \inst|cpu|cpu|Equal0~7_combout )))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datac(\inst|cpu|cpu|D_iw [13]),
	.datad(\inst|cpu|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0200;
defparam \inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \inst|cpu|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src2[13]~15 (
// Equation(s):
// \inst|cpu|cpu|E_src2[13]~15_combout  = (\inst|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ) # ((\inst|cpu|cpu|R_ctrl_hi_imm16~q ) # (\inst|cpu|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(\inst|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(\inst|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[13]~15 .lut_mask = 16'hFFFA;
defparam \inst|cpu|cpu|E_src2[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src2_lo[10]~13 (
// Equation(s):
// \inst|cpu|cpu|R_src2_lo[10]~13_combout  = (!\inst|cpu|cpu|E_src2[13]~15_combout  & ((\inst|cpu|cpu|R_src2_use_imm~q  & (\inst|cpu|cpu|D_iw [16])) # (!\inst|cpu|cpu|R_src2_use_imm~q  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\inst|cpu|cpu|E_src2[13]~15_combout ),
	.datab(\inst|cpu|cpu|R_src2_use_imm~q ),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src2_lo[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src2_lo[10]~13 .lut_mask = 16'h5140;
defparam \inst|cpu|cpu|R_src2_lo[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \inst|cpu|cpu|E_src2[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_src2_lo[10]~13_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[10]~7 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[10]~7_combout  = (\inst|cpu|cpu|E_src2 [10] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [10]))))) # (!\inst|cpu|cpu|E_src2 [10] & ((\inst|cpu|cpu|E_src1 [10] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [10] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src2 [10]),
	.datac(\inst|cpu|cpu|E_src1 [10]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[10]~7 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[10]~8 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[10]~8_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[10]~7_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~40_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[10]~7_combout ),
	.datab(\inst|cpu|cpu|Add1~40_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[10]~8 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N19
dffeas \inst|cpu|cpu|W_alu_result[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[10]~8_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [10]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [46] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [10]) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \inst|cpu|cpu|F_pc [8])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \inst|cpu|cpu|F_pc [8]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [10]),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\inst|cpu|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~24_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~24 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N7
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [19]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~10 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~10 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[19]~43 (
// Equation(s):
// \inst|cpu|cpu|F_iw[19]~43_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[19]~46_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[19]~43 .lut_mask = 16'hFDF5;
defparam \inst|cpu|cpu|F_iw[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N29
dffeas \inst|cpu|cpu|D_iw[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[19]~43_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[2]~6 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[2]~6_combout  = (\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\inst|cpu|cpu|D_iw [24]))) # (!\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\inst|cpu|cpu|D_iw [19]))

	.dataa(\inst|cpu|cpu|D_iw [19]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [24]),
	.datad(\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[2]~6 .lut_mask = 16'hF0AA;
defparam \inst|cpu|cpu|D_dst_regnum[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[2]~9 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[2]~9_combout  = (\inst|cpu|cpu|Equal0~17_combout ) # ((\inst|cpu|cpu|D_dst_regnum[2]~6_combout ) # (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ))

	.dataa(\inst|cpu|cpu|Equal0~17_combout ),
	.datab(\inst|cpu|cpu|D_dst_regnum[2]~6_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[2]~9 .lut_mask = 16'hFFEE;
defparam \inst|cpu|cpu|D_dst_regnum[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N23
dffeas \inst|cpu|cpu|R_dst_regnum[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_dst_regnum[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[23]~1 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[23]~1_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[23]~1 .lut_mask = 16'hF3C0;
defparam \inst|cpu|cpu|E_st_data[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N7
dffeas \inst|cpu|cpu|d_writedata[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[23]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N8
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a55~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4 .lut_mask = 16'h5140;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[23]~8 (
// Equation(s):
// \inst|cpu|cpu|F_iw[23]~8_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a87 ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[23]~4_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a87 ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[23]~8 .lut_mask = 16'hE0A0;
defparam \inst|cpu|cpu|F_iw[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[23]~9 (
// Equation(s):
// \inst|cpu|cpu|F_iw[23]~9_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[23]~8_combout ) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\inst|cpu|cpu|F_iw[23]~8_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[23]~9 .lut_mask = 16'hE0C0;
defparam \inst|cpu|cpu|F_iw[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \inst|cpu|cpu|D_iw[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[1]~3 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[1]~3_combout  = (!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  & ((\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\inst|cpu|cpu|D_iw [23])) # (!\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\inst|cpu|cpu|D_iw [18])))))

	.dataa(\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datab(\inst|cpu|cpu|D_iw [23]),
	.datac(\inst|cpu|cpu|D_iw [18]),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[1]~3 .lut_mask = 16'h00D8;
defparam \inst|cpu|cpu|D_dst_regnum[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[1]~11 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[1]~11_combout  = (\inst|cpu|cpu|D_dst_regnum[1]~3_combout ) # ((\inst|cpu|cpu|Equal0~4_combout  & (!\inst|cpu|cpu|D_iw [5] & !\inst|cpu|cpu|D_iw [4])))

	.dataa(\inst|cpu|cpu|Equal0~4_combout ),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_dst_regnum[1]~3_combout ),
	.datad(\inst|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[1]~11 .lut_mask = 16'hF0F2;
defparam \inst|cpu|cpu|D_dst_regnum[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \inst|cpu|cpu|R_dst_regnum[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_dst_regnum[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[6]~12 (
// Equation(s):
// \inst|cpu|cpu|E_src1[6]~12_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [10])))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [10]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[6]~12 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_src1[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \inst|cpu|cpu|E_src1[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[6]~12_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[6]~12 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[6]~12_combout  = (\inst|cpu|cpu|E_src2 [6] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|E_src1 [6] & \inst|cpu|cpu|R_logic_op [0]))))) # (!\inst|cpu|cpu|E_src2 [6] & ((\inst|cpu|cpu|R_logic_op [1] & (\inst|cpu|cpu|E_src1 
// [6])) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|E_src1 [6] & !\inst|cpu|cpu|R_logic_op [0]))))

	.dataa(\inst|cpu|cpu|E_src2 [6]),
	.datab(\inst|cpu|cpu|R_logic_op [1]),
	.datac(\inst|cpu|cpu|E_src1 [6]),
	.datad(\inst|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[6]~12 .lut_mask = 16'h68C9;
defparam \inst|cpu|cpu|E_logic_result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[6]~12 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[6]~12_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[6]~12_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~32_combout ))

	.dataa(\inst|cpu|cpu|Add1~32_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[6]~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[6]~12 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N1
dffeas \inst|cpu|cpu|W_alu_result[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[6]~12_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [6]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_data [42] = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\inst|cpu|cpu|F_pc [4]) # ((\inst|cpu|cpu|W_alu_result [6] & \inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\inst|cpu|cpu|W_alu_result [6] & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|F_pc [4]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [4] & (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [2] & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [1] & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [3])))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [4]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [2]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [1]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0_combout  & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [0]))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hA000;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~9_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16])))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8] & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~9 .lut_mask = 16'hB830;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N31
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [16]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[16]~20 (
// Equation(s):
// \inst|cpu|cpu|F_iw[16]~20_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[16]~18_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[16]~20 .lut_mask = 16'hFDDD;
defparam \inst|cpu|cpu|F_iw[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N19
dffeas \inst|cpu|cpu|D_iw[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[16]~20_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = (!\inst|cpu|cpu|D_iw [15] & \inst|cpu|cpu|D_iw [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'h0F00;
defparam \inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_exception~4 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_exception~4_combout  = (\inst|cpu|cpu|D_iw [13] & (((!\inst|cpu|cpu|D_iw [14] & \inst|cpu|cpu|D_iw [11])) # (!\inst|cpu|cpu|D_iw [12])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|D_iw [13]),
	.datad(\inst|cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_exception~4 .lut_mask = 16'h7050;
defparam \inst|cpu|cpu|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_exception~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_exception~3_combout  = (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & (\inst|cpu|cpu|Equal62~14_combout  & (\inst|cpu|cpu|D_op_opx_rsv63~0_combout ))) # (!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & 
// ((\inst|cpu|cpu|Equal62~8_combout ) # ((\inst|cpu|cpu|Equal62~14_combout  & \inst|cpu|cpu|D_op_opx_rsv63~0_combout ))))

	.dataa(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(\inst|cpu|cpu|Equal62~14_combout ),
	.datac(\inst|cpu|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\inst|cpu|cpu|Equal62~8_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_exception~3 .lut_mask = 16'hD5C0;
defparam \inst|cpu|cpu|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_exception~5 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_exception~5_combout  = (\inst|cpu|cpu|Equal0~7_combout  & ((\inst|cpu|cpu|D_ctrl_exception~3_combout ) # ((\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & \inst|cpu|cpu|D_ctrl_exception~4_combout ))))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_exception~4_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_exception~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_exception~5 .lut_mask = 16'hAA80;
defparam \inst|cpu|cpu|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_exception~6 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_exception~6_combout  = (\inst|cpu|cpu|D_ctrl_exception~5_combout ) # (((!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ) # (!\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout )) # (!\inst|cpu|cpu|D_ctrl_exception~2_combout 
// ))

	.dataa(\inst|cpu|cpu|D_ctrl_exception~5_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_exception~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_exception~6 .lut_mask = 16'hBFFF;
defparam \inst|cpu|cpu|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \inst|cpu|cpu|R_ctrl_exception (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_exception~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \inst|cpu|cpu|F_pc_sel_nxt.10~0_combout  = (\inst|cpu|cpu|F_pc_sel_nxt~0_combout  & (!\inst|cpu|cpu|R_ctrl_exception~q  & !\inst|cpu|cpu|R_ctrl_break~q ))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_exception~q ),
	.datac(\inst|cpu|cpu|R_ctrl_break~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'h0202;
defparam \inst|cpu|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[9]~21 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[9]~21_combout  = (!\inst|cpu|cpu|R_ctrl_exception~q  & ((\inst|cpu|cpu|F_pc_sel_nxt~0_combout ) # ((\inst|cpu|cpu|R_ctrl_break~q ) # (\inst|cpu|cpu|F_pc_plus_one[9]~18_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_exception~q ),
	.datac(\inst|cpu|cpu|R_ctrl_break~q ),
	.datad(\inst|cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[9]~21 .lut_mask = 16'h3332;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[9]~13 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[9]~13_combout  = (\inst|cpu|cpu|F_pc_no_crst_nxt[9]~21_combout  & (((\inst|cpu|cpu|Add1~42_combout ) # (\inst|cpu|cpu|R_ctrl_break~q )) # (!\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout )))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\inst|cpu|cpu|Add1~42_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_break~q ),
	.datad(\inst|cpu|cpu|F_pc_no_crst_nxt[9]~21_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[9]~13 .lut_mask = 16'hFD00;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \inst|cpu|cpu|F_pc[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[9]~13_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \inst|mm_interconnect_0|router_001|Equal1~1_combout  = (\inst|cpu|cpu|F_pc [9] & (!\inst|cpu|cpu|F_pc [10] & (!\inst|cpu|cpu|F_pc [11] & !\inst|cpu|cpu|F_pc [12])))

	.dataa(\inst|cpu|cpu|F_pc [9]),
	.datab(\inst|cpu|cpu|F_pc [10]),
	.datac(\inst|cpu|cpu|F_pc [11]),
	.datad(\inst|cpu|cpu|F_pc [12]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router_001|Equal1~1 .lut_mask = 16'h0002;
defparam \inst|mm_interconnect_0|router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (\inst|mm_interconnect_0|router_001|Equal1~0_combout  & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// (\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & \inst|mm_interconnect_0|router_001|Equal1~1_combout )))

	.dataa(\inst|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N5
dffeas \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & (((!\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1])) # 
// (!\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 16'h7500;
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q  & 
// ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 16'h0054;
defparam \inst|mm_interconnect_0|cmd_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = !\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N1
dffeas \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & (\inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout )) # (!\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// ((!\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q )))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 16'hC0F3;
defparam \inst|mm_interconnect_0|cmd_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N3
dffeas \inst|mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout  = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) # ((\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// \inst|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout )

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hAA00;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q  & (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~0 .lut_mask = 16'hF202;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N7
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0_combout  = ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q  & !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h0F8F;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q  & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h2300;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q 
//  & \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hC888;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~1_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0_combout ) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q  & ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|read~q ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|write~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hF1F3;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N9
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hAF00;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  = (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h0055;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hF8F0;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N11
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF0FF;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # 
// (!\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0AAA;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q  & (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  & 
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF10;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N13
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N11
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q )) # 
// (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout )))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF3C0;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout  = \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder .lut_mask = 16'hFF00;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N9
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 16'hA000;
defparam \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  = (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// ((!\inst|mm_interconnect_0|router_001|Equal1~1_combout ) # (!\inst|mm_interconnect_0|router_001|Equal1~0_combout ))))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\inst|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(\inst|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .lut_mask = 16'h0444;
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout  = (\inst|mm_interconnect_0|router_001|Equal1~1_combout  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \inst|mm_interconnect_0|router_001|Equal1~0_combout )))

	.dataa(\inst|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\inst|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\inst|cpu|cpu|i_read~q  & 
// ((\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ) # (\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ))))

	.dataa(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|cpu|cpu|i_read~q ),
	.datad(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .lut_mask = 16'h0C08;
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout  = (!\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (!\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// ((\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ) # (\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datad(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3 .lut_mask = 16'h1110;
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  = (!\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & !\inst|cpu|cpu|i_read~q )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|i_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 .lut_mask = 16'h0303;
defparam \inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # 
// ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))) # (!\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & 
// (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N9
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[2]~27 (
// Equation(s):
// \inst|cpu|cpu|F_iw[2]~27_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[2]~27 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[2]~28 (
// Equation(s):
// \inst|cpu|cpu|F_iw[2]~28_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[2]~27_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout 
// ))))

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|F_iw[2]~27_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[2]~24_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[2]~28 .lut_mask = 16'hA8A0;
defparam \inst|cpu|cpu|F_iw[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \inst|cpu|cpu|D_iw[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[2]~28_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_mem8~0_combout  = (\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [3] & ((\inst|cpu|cpu|D_iw [2]) # (\inst|cpu|cpu|D_iw [1]))))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [2]),
	.datad(\inst|cpu|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_mem8~0 .lut_mask = 16'h2220;
defparam \inst|cpu|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|d_byteenable[3]~0 (
// Equation(s):
// \inst|cpu|cpu|d_byteenable[3]~0_combout  = (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_mem8~0_combout ) # (\inst|cpu|cpu|D_ctrl_mem16~0_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_ctrl_mem16~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|d_byteenable[3]~0 .lut_mask = 16'h3322;
defparam \inst|cpu|cpu|d_byteenable[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[17]~15 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[17]~15_combout  = (\inst|cpu|cpu|d_byteenable[3]~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (!\inst|cpu|cpu|d_byteenable[3]~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|d_byteenable[3]~0_combout ),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[17]~15 .lut_mask = 16'hF3C0;
defparam \inst|cpu|cpu|E_st_data[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N17
dffeas \inst|cpu|cpu|d_writedata[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 16'hF000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a49~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49 .lut_mask = 16'h0D08;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a81~portadataout  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~49_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[17]~45 (
// Equation(s):
// \inst|cpu|cpu|F_iw[17]~45_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout  & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17])))) # (!\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout  & (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[17]~50_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[17]~45 .lut_mask = 16'hECA0;
defparam \inst|cpu|cpu|F_iw[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[17]~58 (
// Equation(s):
// \inst|cpu|cpu|F_iw[17]~58_combout  = (\inst|cpu|cpu|hbreak_req~0_combout  & (\inst|cpu|cpu|hbreak_enabled~q  & ((\inst|cpu|cpu|F_iw[17]~45_combout ) # (!\inst|cpu|cpu|D_iw[25]~0_combout )))) # (!\inst|cpu|cpu|hbreak_req~0_combout  & 
// (((\inst|cpu|cpu|F_iw[17]~45_combout ) # (!\inst|cpu|cpu|D_iw[25]~0_combout ))))

	.dataa(\inst|cpu|cpu|hbreak_req~0_combout ),
	.datab(\inst|cpu|cpu|hbreak_enabled~q ),
	.datac(\inst|cpu|cpu|D_iw[25]~0_combout ),
	.datad(\inst|cpu|cpu|F_iw[17]~45_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[17]~58 .lut_mask = 16'hDD0D;
defparam \inst|cpu|cpu|F_iw[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N21
dffeas \inst|cpu|cpu|D_iw[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[17]~58_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[0]~5 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[0]~5_combout  = (\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\inst|cpu|cpu|D_iw [22]))) # (!\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\inst|cpu|cpu|D_iw [17]))

	.dataa(\inst|cpu|cpu|D_iw [17]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [22]),
	.datad(\inst|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[0]~5 .lut_mask = 16'hF0AA;
defparam \inst|cpu|cpu|D_dst_regnum[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_dst_regnum[0]~8 (
// Equation(s):
// \inst|cpu|cpu|D_dst_regnum[0]~8_combout  = (\inst|cpu|cpu|Equal0~17_combout ) # ((\inst|cpu|cpu|D_dst_regnum[0]~5_combout ) # (\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ))

	.dataa(\inst|cpu|cpu|Equal0~17_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_dst_regnum[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_dst_regnum[0]~8 .lut_mask = 16'hFFFA;
defparam \inst|cpu|cpu|D_dst_regnum[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N27
dffeas \inst|cpu|cpu|R_dst_regnum[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_dst_regnum[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N25
dffeas \inst|cpu|cpu|d_writedata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [0])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|cpu|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [1])

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|cpu|cpu|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 16'hC0C0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],\inst|mm_interconnect_0|cmd_mux_003|src_data [45],
\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],\inst|mm_interconnect_0|cmd_mux_003|src_data [40],
\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_width = 2;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20 .lut_mask = 16'h0E02;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a65  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a65 ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~20_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[1]~23 (
// Equation(s):
// \inst|cpu|cpu|F_iw[1]~23_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[1]~21_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[1]~23 .lut_mask = 16'hFF8F;
defparam \inst|cpu|cpu|F_iw[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N3
dffeas \inst|cpu|cpu|D_iw[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[1]~23_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_st~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_st~0_combout  = (\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [1] & ((!\inst|cpu|cpu|D_iw [3]) # (!\inst|cpu|cpu|D_iw [4]))))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [4]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_st~0 .lut_mask = 16'h020A;
defparam \inst|cpu|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \inst|cpu|cpu|R_ctrl_st (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst|cpu|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N25
dffeas \inst|cpu|cpu|av_ld_waiting_for_data (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & \inst|cpu|cpu|E_new_inst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datad(\inst|cpu|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hF000;
defparam \inst|cpu|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \inst|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\inst|cpu|cpu|av_ld_waiting_for_data~q  & ((\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ) # ((!\inst|cpu|cpu|d_read~q )))) # (!\inst|cpu|cpu|av_ld_waiting_for_data~q  & 
// (((\inst|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\inst|cpu|cpu|d_read~q ),
	.datac(\inst|cpu|cpu|av_ld_waiting_for_data~q ),
	.datad(\inst|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hBFB0;
defparam \inst|cpu|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_stall~3 (
// Equation(s):
// \inst|cpu|cpu|E_stall~3_combout  = (\inst|cpu|cpu|E_valid_from_R~q  & ((\inst|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((\inst|cpu|cpu|av_ld_aligning_data_nxt~2_combout  & !\inst|cpu|cpu|D_ctrl_mem32~0_combout ))))

	.dataa(\inst|cpu|cpu|E_valid_from_R~q ),
	.datab(\inst|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_stall~3 .lut_mask = 16'hAA08;
defparam \inst|cpu|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_stall~4 (
// Equation(s):
// \inst|cpu|cpu|E_stall~4_combout  = (\inst|cpu|cpu|E_new_inst~q  & ((\inst|cpu|cpu|R_ctrl_st~q ) # ((\inst|cpu|cpu|R_ctrl_ld~q )))) # (!\inst|cpu|cpu|E_new_inst~q  & (((\inst|cpu|cpu|R_ctrl_ld~q  & \inst|cpu|cpu|E_stall~3_combout ))))

	.dataa(\inst|cpu|cpu|E_new_inst~q ),
	.datab(\inst|cpu|cpu|R_ctrl_st~q ),
	.datac(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datad(\inst|cpu|cpu|E_stall~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_stall~4 .lut_mask = 16'hF8A8;
defparam \inst|cpu|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_cnt[0]~5_combout  = \inst|cpu|cpu|E_shift_rot_cnt [0] $ (VCC)
// \inst|cpu|cpu|E_shift_rot_cnt[0]~6  = CARRY(\inst|cpu|cpu|E_shift_rot_cnt [0])

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\inst|cpu|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \inst|cpu|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \inst|cpu|cpu|E_shift_rot_cnt[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\inst|cpu|cpu|E_src2 [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_cnt[1]~7_combout  = (\inst|cpu|cpu|E_shift_rot_cnt [1] & (\inst|cpu|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\inst|cpu|cpu|E_shift_rot_cnt [1] & (!\inst|cpu|cpu|E_shift_rot_cnt[0]~6 ))
// \inst|cpu|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\inst|cpu|cpu|E_shift_rot_cnt [1] & !\inst|cpu|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_shift_rot_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\inst|cpu|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\inst|cpu|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \inst|cpu|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \inst|cpu|cpu|E_shift_rot_cnt[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\inst|cpu|cpu|E_src2 [1]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_cnt[2]~9_combout  = (\inst|cpu|cpu|E_shift_rot_cnt [2] & ((GND) # (!\inst|cpu|cpu|E_shift_rot_cnt[1]~8 ))) # (!\inst|cpu|cpu|E_shift_rot_cnt [2] & (\inst|cpu|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \inst|cpu|cpu|E_shift_rot_cnt[2]~10  = CARRY((\inst|cpu|cpu|E_shift_rot_cnt [2]) # (!\inst|cpu|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\inst|cpu|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\inst|cpu|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \inst|cpu|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y30_N17
dffeas \inst|cpu|cpu|E_shift_rot_cnt[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\inst|cpu|cpu|E_src2 [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_stall~1 (
// Equation(s):
// \inst|cpu|cpu|E_stall~1_combout  = (\inst|cpu|cpu|E_new_inst~q ) # ((\inst|cpu|cpu|E_shift_rot_cnt [0]) # ((\inst|cpu|cpu|E_shift_rot_cnt [1]) # (\inst|cpu|cpu|E_shift_rot_cnt [2])))

	.dataa(\inst|cpu|cpu|E_new_inst~q ),
	.datab(\inst|cpu|cpu|E_shift_rot_cnt [0]),
	.datac(\inst|cpu|cpu|E_shift_rot_cnt [1]),
	.datad(\inst|cpu|cpu|E_shift_rot_cnt [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_stall~1 .lut_mask = 16'hFFFE;
defparam \inst|cpu|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_cnt[3]~11_combout  = (\inst|cpu|cpu|E_shift_rot_cnt [3] & (\inst|cpu|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\inst|cpu|cpu|E_shift_rot_cnt [3] & (!\inst|cpu|cpu|E_shift_rot_cnt[2]~10 ))
// \inst|cpu|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\inst|cpu|cpu|E_shift_rot_cnt [3] & !\inst|cpu|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|E_shift_rot_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\inst|cpu|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\inst|cpu|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hC303;
defparam \inst|cpu|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \inst|cpu|cpu|E_shift_rot_cnt[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\inst|cpu|cpu|E_src2 [3]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \inst|cpu|cpu|E_shift_rot_cnt[4]~13_combout  = \inst|cpu|cpu|E_shift_rot_cnt[3]~12  $ (\inst|cpu|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_shift_rot_cnt [4]),
	.cin(\inst|cpu|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\inst|cpu|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \inst|cpu|cpu|E_shift_rot_cnt[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\inst|cpu|cpu|E_src2 [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_stall~0 (
// Equation(s):
// \inst|cpu|cpu|E_stall~0_combout  = (\inst|cpu|cpu|E_valid_from_R~q  & \inst|cpu|cpu|R_ctrl_shift_rot~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_stall~0 .lut_mask = 16'hF000;
defparam \inst|cpu|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_stall~2 (
// Equation(s):
// \inst|cpu|cpu|E_stall~2_combout  = (\inst|cpu|cpu|E_stall~0_combout  & ((\inst|cpu|cpu|E_stall~1_combout ) # ((\inst|cpu|cpu|E_shift_rot_cnt [4]) # (\inst|cpu|cpu|E_shift_rot_cnt [3]))))

	.dataa(\inst|cpu|cpu|E_stall~1_combout ),
	.datab(\inst|cpu|cpu|E_shift_rot_cnt [4]),
	.datac(\inst|cpu|cpu|E_stall~0_combout ),
	.datad(\inst|cpu|cpu|E_shift_rot_cnt [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_stall~2 .lut_mask = 16'hF0E0;
defparam \inst|cpu|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_stall~5 (
// Equation(s):
// \inst|cpu|cpu|E_stall~5_combout  = (\inst|cpu|cpu|E_stall~4_combout ) # ((\inst|cpu|cpu|E_stall~2_combout ) # ((\inst|cpu|cpu|d_write~q  & \inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout )))

	.dataa(\inst|cpu|cpu|E_stall~4_combout ),
	.datab(\inst|cpu|cpu|d_write~q ),
	.datac(\inst|cpu|cpu|E_stall~2_combout ),
	.datad(\inst|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_stall~5 .lut_mask = 16'hFEFA;
defparam \inst|cpu|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_valid~0 (
// Equation(s):
// \inst|cpu|cpu|W_valid~0_combout  = (\inst|cpu|cpu|E_valid_from_R~q  & !\inst|cpu|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_valid~0 .lut_mask = 16'h00F0;
defparam \inst|cpu|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N29
dffeas \inst|cpu|cpu|W_valid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_valid .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|i_read_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|i_read_nxt~0_combout  = (!\inst|cpu|cpu|W_valid~q  & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\inst|cpu|cpu|i_read~q ) # (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\inst|cpu|cpu|W_valid~q ),
	.datac(\inst|cpu|cpu|i_read~q ),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|i_read_nxt~0 .lut_mask = 16'h3332;
defparam \inst|cpu|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \inst|cpu|cpu|i_read (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|i_read .is_wysiwyg = "true";
defparam \inst|cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_valid~0 (
// Equation(s):
// \inst|cpu|cpu|F_valid~0_combout  = (!\inst|cpu|cpu|i_read~q  & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|i_read~q ),
	.datad(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_valid~0 .lut_mask = 16'h0F0A;
defparam \inst|cpu|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N15
dffeas \inst|cpu|cpu|D_valid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|F_valid~0_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_valid .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_valid~feeder (
// Equation(s):
// \inst|cpu|cpu|R_valid~feeder_combout  = \inst|cpu|cpu|D_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_valid~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_valid~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|R_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \inst|cpu|cpu|R_valid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|R_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_valid .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_valid_from_R~0 (
// Equation(s):
// \inst|cpu|cpu|E_valid_from_R~0_combout  = (\inst|cpu|cpu|R_valid~q ) # (\inst|cpu|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|R_valid~q ),
	.datad(\inst|cpu|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_valid_from_R~0 .lut_mask = 16'hFFF0;
defparam \inst|cpu|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \inst|cpu|cpu|E_valid_from_R (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|R_src1~30 (
// Equation(s):
// \inst|cpu|cpu|R_src1~30_combout  = (!\inst|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\inst|cpu|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_valid_from_R~q ),
	.datad(\inst|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|R_src1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|R_src1~30 .lut_mask = 16'h0FFF;
defparam \inst|cpu|cpu|R_src1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_src1[15]~3 (
// Equation(s):
// \inst|cpu|cpu|E_src1[15]~3_combout  = (\inst|cpu|cpu|R_src1~30_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15])) # (!\inst|cpu|cpu|R_src1~30_combout  & ((\inst|cpu|cpu|D_iw [19])))

	.dataa(\inst|cpu|cpu|R_src1~30_combout ),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_iw [19]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_src1[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[15]~3 .lut_mask = 16'hDD88;
defparam \inst|cpu|cpu|E_src1[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \inst|cpu|cpu|E_src1[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_src1[15]~3_combout ),
	.asdata(\inst|cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[15]~4 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[15]~4_combout  = (\inst|cpu|cpu|E_src2 [15] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|E_src1 [15] & \inst|cpu|cpu|R_logic_op [0]))))) # (!\inst|cpu|cpu|E_src2 [15] & ((\inst|cpu|cpu|R_logic_op [1] & 
// (\inst|cpu|cpu|E_src1 [15])) # (!\inst|cpu|cpu|R_logic_op [1] & (!\inst|cpu|cpu|E_src1 [15] & !\inst|cpu|cpu|R_logic_op [0]))))

	.dataa(\inst|cpu|cpu|R_logic_op [1]),
	.datab(\inst|cpu|cpu|E_src2 [15]),
	.datac(\inst|cpu|cpu|E_src1 [15]),
	.datad(\inst|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[15]~4 .lut_mask = 16'h68A9;
defparam \inst|cpu|cpu|E_logic_result[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[15]~3 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[15]~3_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[15]~4_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~50_combout ))

	.dataa(\inst|cpu|cpu|Add1~50_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[15]~3 .lut_mask = 16'hEE22;
defparam \inst|cpu|cpu|W_alu_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \inst|cpu|cpu|W_alu_result[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[15]~3_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [15]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[51] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [51] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\inst|cpu|cpu|W_alu_result [15]) # ((\inst|cpu|cpu|F_pc [13] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\inst|cpu|cpu|F_pc [13] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\inst|cpu|cpu|W_alu_result [15]),
	.datac(\inst|cpu|cpu|F_pc [13]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[51] .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N9
dffeas \inst|code_memory|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|code_memory|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a35~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22 .lut_mask = 16'h5140;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22_combout ) # 
// ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & \inst|code_memory|the_altsyncram|auto_generated|ram_block1a67 ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[3]~22_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a67 ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 16'hC8C0;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[3]~26 (
// Equation(s):
// \inst|cpu|cpu|F_iw[3]~26_combout  = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ) # (((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3])) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.datab(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[3]~26 .lut_mask = 16'hFBBB;
defparam \inst|cpu|cpu|F_iw[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N17
dffeas \inst|cpu|cpu|D_iw[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[3]~26_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~4 (
// Equation(s):
// \inst|cpu|cpu|Equal0~4_combout  = (!\inst|cpu|cpu|D_iw [0] & (!\inst|cpu|cpu|D_iw [3] & (!\inst|cpu|cpu|D_iw [1] & !\inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~4 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_br_cmp~2_combout  = (\inst|cpu|cpu|Equal0~4_combout  & (((\inst|cpu|cpu|Equal0~6_combout  & !\inst|cpu|cpu|Equal0~3_combout )) # (!\inst|cpu|cpu|D_ctrl_jmp_direct~0_combout ))) # (!\inst|cpu|cpu|Equal0~4_combout  & 
// (\inst|cpu|cpu|Equal0~6_combout  & (!\inst|cpu|cpu|Equal0~3_combout )))

	.dataa(\inst|cpu|cpu|Equal0~4_combout ),
	.datab(\inst|cpu|cpu|Equal0~6_combout ),
	.datac(\inst|cpu|cpu|Equal0~3_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'h0CAE;
defparam \inst|cpu|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_br_cmp~5_combout  = (\inst|cpu|cpu|D_iw [15] & ((\inst|cpu|cpu|Equal62~0_combout ) # ((\inst|cpu|cpu|Equal62~1_combout  & !\inst|cpu|cpu|D_iw [14])))) # (!\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|Equal62~1_combout ))

	.dataa(\inst|cpu|cpu|Equal62~1_combout ),
	.datab(\inst|cpu|cpu|Equal62~0_combout ),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hCAEA;
defparam \inst|cpu|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_br_cmp~3_combout  = (\inst|cpu|cpu|R_ctrl_br_nxt~1_combout ) # ((\inst|cpu|cpu|Equal0~7_combout  & \inst|cpu|cpu|D_ctrl_br_cmp~5_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datab(\inst|cpu|cpu|Equal0~7_combout ),
	.datac(\inst|cpu|cpu|D_ctrl_br_cmp~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'hEAEA;
defparam \inst|cpu|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_br_cmp~4_combout  = (\inst|cpu|cpu|D_ctrl_br_cmp~2_combout ) # ((\inst|cpu|cpu|D_ctrl_br_cmp~3_combout ) # ((\inst|cpu|cpu|D_op_cmpge~0_combout  & \inst|cpu|cpu|Equal62~0_combout )))

	.dataa(\inst|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_br_cmp~3_combout ),
	.datac(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\inst|cpu|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFEEE;
defparam \inst|cpu|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N3
dffeas \inst|cpu|cpu|R_ctrl_br_cmp (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N9
dffeas \inst|cpu|cpu|W_ienable_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|E_src1 [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout  = !\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 16'h00FF;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N19
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \inst|cpu|cpu|W_ipending_reg_nxt[0]~0_combout  = (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [0] & (\inst|cpu|cpu|W_ienable_reg [0] & ((\inst|jtag_uart|av_readdata [9]) # 
// (\inst|jtag_uart|av_readdata[8]~1_combout ))))

	.dataa(\inst|jtag_uart|av_readdata [9]),
	.datab(\inst|jtag_uart|av_readdata[8]~1_combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datad(\inst|cpu|cpu|W_ienable_reg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 16'h0E00;
defparam \inst|cpu|cpu|W_ipending_reg_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N25
dffeas \inst|cpu|cpu|W_ipending_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \inst|cpu|cpu|E_control_rd_data[0]~1_combout  = (\inst|cpu|cpu|E_control_rd_data[1]~0_combout  & ((\inst|cpu|cpu|D_iw [8] & (\inst|cpu|cpu|W_ipending_reg [0])) # (!\inst|cpu|cpu|D_iw [8] & ((\inst|cpu|cpu|W_status_reg_pie~q )))))

	.dataa(\inst|cpu|cpu|D_iw [8]),
	.datab(\inst|cpu|cpu|W_ipending_reg [0]),
	.datac(\inst|cpu|cpu|E_control_rd_data[1]~0_combout ),
	.datad(\inst|cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_control_rd_data[0]~1 .lut_mask = 16'hD080;
defparam \inst|cpu|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_wrctl_bstatus~0 (
// Equation(s):
// \inst|cpu|cpu|E_wrctl_bstatus~0_combout  = (\inst|cpu|cpu|D_iw [7] & !\inst|cpu|cpu|D_iw [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [7]),
	.datad(\inst|cpu|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_wrctl_bstatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_wrctl_bstatus~0 .lut_mask = 16'h00F0;
defparam \inst|cpu|cpu|E_wrctl_bstatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_wrctl_status~0 (
// Equation(s):
// \inst|cpu|cpu|E_wrctl_status~0_combout  = (!\inst|cpu|cpu|D_iw [8] & (!\inst|cpu|cpu|D_iw [10] & (!\inst|cpu|cpu|D_iw [9] & \inst|cpu|cpu|R_ctrl_wrctl_inst~q )))

	.dataa(\inst|cpu|cpu|D_iw [8]),
	.datab(\inst|cpu|cpu|D_iw [10]),
	.datac(\inst|cpu|cpu|D_iw [9]),
	.datad(\inst|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_wrctl_status~0 .lut_mask = 16'h0100;
defparam \inst|cpu|cpu|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout  = (\inst|cpu|cpu|E_wrctl_bstatus~0_combout  & ((\inst|cpu|cpu|E_wrctl_status~0_combout  & ((\inst|cpu|cpu|E_src1 [0]))) # (!\inst|cpu|cpu|E_wrctl_status~0_combout  & (\inst|cpu|cpu|W_bstatus_reg~q )))) # 
// (!\inst|cpu|cpu|E_wrctl_bstatus~0_combout  & (\inst|cpu|cpu|W_bstatus_reg~q ))

	.dataa(\inst|cpu|cpu|W_bstatus_reg~q ),
	.datab(\inst|cpu|cpu|E_src1 [0]),
	.datac(\inst|cpu|cpu|E_wrctl_bstatus~0_combout ),
	.datad(\inst|cpu|cpu|E_wrctl_status~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'hCAAA;
defparam \inst|cpu|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \inst|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\inst|cpu|cpu|R_ctrl_break~q  & ((\inst|cpu|cpu|W_status_reg_pie~q ))) # (!\inst|cpu|cpu|R_ctrl_break~q  & (\inst|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.datad(\inst|cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hFA50;
defparam \inst|cpu|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N7
dffeas \inst|cpu|cpu|W_bstatus_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_wrctl_estatus~0 (
// Equation(s):
// \inst|cpu|cpu|E_wrctl_estatus~0_combout  = (\inst|cpu|cpu|D_iw [6] & (!\inst|cpu|cpu|D_iw [7] & \inst|cpu|cpu|E_wrctl_status~0_combout ))

	.dataa(\inst|cpu|cpu|D_iw [6]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [7]),
	.datad(\inst|cpu|cpu|E_wrctl_status~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_wrctl_estatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_wrctl_estatus~0 .lut_mask = 16'h0A00;
defparam \inst|cpu|cpu|E_wrctl_estatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|W_estatus_reg_inst_nxt~0_combout  = (!\inst|cpu|cpu|R_ctrl_exception~q  & ((\inst|cpu|cpu|E_wrctl_estatus~0_combout  & ((\inst|cpu|cpu|E_src1 [0]))) # (!\inst|cpu|cpu|E_wrctl_estatus~0_combout  & (\inst|cpu|cpu|W_estatus_reg~q ))))

	.dataa(\inst|cpu|cpu|W_estatus_reg~q ),
	.datab(\inst|cpu|cpu|E_src1 [0]),
	.datac(\inst|cpu|cpu|R_ctrl_exception~q ),
	.datad(\inst|cpu|cpu|E_wrctl_estatus~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h0C0A;
defparam \inst|cpu|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \inst|cpu|cpu|W_estatus_reg_inst_nxt~1_combout  = (\inst|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ) # ((\inst|cpu|cpu|R_ctrl_exception~q  & \inst|cpu|cpu|W_status_reg_pie~q ))

	.dataa(\inst|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|R_ctrl_exception~q ),
	.datad(\inst|cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hFAAA;
defparam \inst|cpu|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N13
dffeas \inst|cpu|cpu|W_estatus_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \inst|cpu|cpu|E_control_rd_data[0]~2_combout  = (\inst|cpu|cpu|D_iw [7] & (\inst|cpu|cpu|W_bstatus_reg~q  & ((!\inst|cpu|cpu|D_iw [6])))) # (!\inst|cpu|cpu|D_iw [7] & (((\inst|cpu|cpu|W_estatus_reg~q  & \inst|cpu|cpu|D_iw [6]))))

	.dataa(\inst|cpu|cpu|W_bstatus_reg~q ),
	.datab(\inst|cpu|cpu|W_estatus_reg~q ),
	.datac(\inst|cpu|cpu|D_iw [7]),
	.datad(\inst|cpu|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_control_rd_data[0]~2 .lut_mask = 16'h0CA0;
defparam \inst|cpu|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \inst|cpu|cpu|E_control_rd_data[0]~3_combout  = (\inst|cpu|cpu|Equal135~0_combout  & ((\inst|cpu|cpu|E_control_rd_data[0]~1_combout ) # ((!\inst|cpu|cpu|D_iw [8] & \inst|cpu|cpu|E_control_rd_data[0]~2_combout ))))

	.dataa(\inst|cpu|cpu|D_iw [8]),
	.datab(\inst|cpu|cpu|Equal135~0_combout ),
	.datac(\inst|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.datad(\inst|cpu|cpu|E_control_rd_data[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_control_rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_control_rd_data[0]~3 .lut_mask = 16'hC4C0;
defparam \inst|cpu|cpu|E_control_rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_control_rd_data[0]~4 (
// Equation(s):
// \inst|cpu|cpu|E_control_rd_data[0]~4_combout  = (\inst|cpu|cpu|E_control_rd_data[0]~3_combout ) # ((\inst|cpu|cpu|W_ienable_reg [0] & \inst|cpu|cpu|Equal135~1_combout ))

	.dataa(\inst|cpu|cpu|W_ienable_reg [0]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|Equal135~1_combout ),
	.datad(\inst|cpu|cpu|E_control_rd_data[0]~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_control_rd_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_control_rd_data[0]~4 .lut_mask = 16'hFFA0;
defparam \inst|cpu|cpu|E_control_rd_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N1
dffeas \inst|cpu|cpu|W_control_rd_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_control_rd_data[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[0]~1_combout  = (!\inst|cpu|cpu|R_ctrl_br_cmp~q  & ((\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((\inst|cpu|cpu|W_control_rd_data [0]))) # (!\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\inst|cpu|cpu|W_alu_result [0]))))

	.dataa(\inst|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(\inst|cpu|cpu|W_alu_result [0]),
	.datac(\inst|cpu|cpu|W_control_rd_data [0]),
	.datad(\inst|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h5044;
defparam \inst|cpu|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~3 (
// Equation(s):
// \inst|cpu|cpu|Equal127~3_combout  = (!\inst|cpu|cpu|E_logic_result[4]~0_combout  & (!\inst|cpu|cpu|E_logic_result[6]~12_combout  & (!\inst|cpu|cpu|E_logic_result[3]~15_combout  & !\inst|cpu|cpu|E_logic_result[5]~1_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[4]~0_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[6]~12_combout ),
	.datac(\inst|cpu|cpu|E_logic_result[3]~15_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[5]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~0 (
// Equation(s):
// \inst|cpu|cpu|Equal127~0_combout  = (!\inst|cpu|cpu|E_logic_result[15]~4_combout  & (!\inst|cpu|cpu|E_logic_result[16]~3_combout  & (!\inst|cpu|cpu|E_logic_result[18]~10_combout  & !\inst|cpu|cpu|E_logic_result[17]~2_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[15]~4_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[16]~3_combout ),
	.datac(\inst|cpu|cpu|E_logic_result[18]~10_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[17]~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[11]~6 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[11]~6_combout  = (\inst|cpu|cpu|E_src2 [11] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src1 [11]))))) # (!\inst|cpu|cpu|E_src2 [11] & ((\inst|cpu|cpu|E_src1 [11] & 
// ((\inst|cpu|cpu|R_logic_op [1]))) # (!\inst|cpu|cpu|E_src1 [11] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|E_src2 [11]),
	.datab(\inst|cpu|cpu|R_logic_op [0]),
	.datac(\inst|cpu|cpu|E_src1 [11]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[11]~6 .lut_mask = 16'h7A81;
defparam \inst|cpu|cpu|E_logic_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~1 (
// Equation(s):
// \inst|cpu|cpu|Equal127~1_combout  = (!\inst|cpu|cpu|E_logic_result[13]~14_combout  & (!\inst|cpu|cpu|E_logic_result[11]~6_combout  & (!\inst|cpu|cpu|E_logic_result[12]~11_combout  & !\inst|cpu|cpu|E_logic_result[14]~5_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[13]~14_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[11]~6_combout ),
	.datac(\inst|cpu|cpu|E_logic_result[12]~11_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[14]~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~2 (
// Equation(s):
// \inst|cpu|cpu|Equal127~2_combout  = (!\inst|cpu|cpu|E_logic_result[9]~8_combout  & (!\inst|cpu|cpu|E_logic_result[8]~9_combout  & (!\inst|cpu|cpu|E_logic_result[10]~7_combout  & !\inst|cpu|cpu|E_logic_result[7]~13_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[9]~8_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[8]~9_combout ),
	.datac(\inst|cpu|cpu|E_logic_result[10]~7_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[7]~13_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~4 (
// Equation(s):
// \inst|cpu|cpu|Equal127~4_combout  = (\inst|cpu|cpu|Equal127~3_combout  & (\inst|cpu|cpu|Equal127~0_combout  & (\inst|cpu|cpu|Equal127~1_combout  & \inst|cpu|cpu|Equal127~2_combout )))

	.dataa(\inst|cpu|cpu|Equal127~3_combout ),
	.datab(\inst|cpu|cpu|Equal127~0_combout ),
	.datac(\inst|cpu|cpu|Equal127~1_combout ),
	.datad(\inst|cpu|cpu|Equal127~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~8 (
// Equation(s):
// \inst|cpu|cpu|Equal127~8_combout  = (!\inst|cpu|cpu|E_logic_result[25]~25_combout  & (!\inst|cpu|cpu|E_logic_result[23]~27_combout  & (!\inst|cpu|cpu|E_logic_result[24]~26_combout  & !\inst|cpu|cpu|E_logic_result[26]~24_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[25]~25_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[23]~27_combout ),
	.datac(\inst|cpu|cpu|E_logic_result[24]~26_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[26]~24_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~5 (
// Equation(s):
// \inst|cpu|cpu|Equal127~5_combout  = (!\inst|cpu|cpu|E_logic_result[1]~17_combout  & !\inst|cpu|cpu|E_logic_result[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|cpu|E_logic_result[1]~17_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[2]~16_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~5 .lut_mask = 16'h000F;
defparam \inst|cpu|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~6 (
// Equation(s):
// \inst|cpu|cpu|Equal127~6_combout  = (!\inst|cpu|cpu|E_logic_result[28]~21_combout  & (!\inst|cpu|cpu|E_logic_result[31]~18_combout  & (!\inst|cpu|cpu|E_logic_result[29]~20_combout  & !\inst|cpu|cpu|E_logic_result[30]~19_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[28]~21_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[31]~18_combout ),
	.datac(\inst|cpu|cpu|E_logic_result[29]~20_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[30]~19_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~7 (
// Equation(s):
// \inst|cpu|cpu|Equal127~7_combout  = (!\inst|cpu|cpu|E_logic_result[0]~23_combout  & (\inst|cpu|cpu|Equal127~5_combout  & (\inst|cpu|cpu|Equal127~6_combout  & !\inst|cpu|cpu|E_logic_result[27]~22_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[0]~23_combout ),
	.datab(\inst|cpu|cpu|Equal127~5_combout ),
	.datac(\inst|cpu|cpu|Equal127~6_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[27]~22_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~7 .lut_mask = 16'h0040;
defparam \inst|cpu|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~9 (
// Equation(s):
// \inst|cpu|cpu|Equal127~9_combout  = (!\inst|cpu|cpu|E_logic_result[19]~31_combout  & (!\inst|cpu|cpu|E_logic_result[22]~28_combout  & (!\inst|cpu|cpu|E_logic_result[21]~29_combout  & !\inst|cpu|cpu|E_logic_result[20]~30_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[19]~31_combout ),
	.datab(\inst|cpu|cpu|E_logic_result[22]~28_combout ),
	.datac(\inst|cpu|cpu|E_logic_result[21]~29_combout ),
	.datad(\inst|cpu|cpu|E_logic_result[20]~30_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~9 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal127~10 (
// Equation(s):
// \inst|cpu|cpu|Equal127~10_combout  = (\inst|cpu|cpu|Equal127~4_combout  & (\inst|cpu|cpu|Equal127~8_combout  & (\inst|cpu|cpu|Equal127~7_combout  & \inst|cpu|cpu|Equal127~9_combout )))

	.dataa(\inst|cpu|cpu|Equal127~4_combout ),
	.datab(\inst|cpu|cpu|Equal127~8_combout ),
	.datac(\inst|cpu|cpu|Equal127~7_combout ),
	.datad(\inst|cpu|cpu|Equal127~9_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal127~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal127~10 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|Equal127~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|Add1~98 (
// Equation(s):
// \inst|cpu|cpu|Add1~98_combout  = \inst|cpu|cpu|Add1~97  $ (\inst|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_alu_sub~q ),
	.cin(\inst|cpu|cpu|Add1~97 ),
	.combout(\inst|cpu|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \inst|cpu|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \inst|cpu|cpu|D_logic_op_raw[0]~1_combout  = (\inst|cpu|cpu|Equal0~2_combout  & ((\inst|cpu|cpu|Equal0~3_combout  & ((\inst|cpu|cpu|D_iw [14]))) # (!\inst|cpu|cpu|Equal0~3_combout  & (\inst|cpu|cpu|D_iw [3])))) # (!\inst|cpu|cpu|Equal0~2_combout  & 
// (\inst|cpu|cpu|D_iw [3]))

	.dataa(\inst|cpu|cpu|Equal0~2_combout ),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [14]),
	.datad(\inst|cpu|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hE4CC;
defparam \inst|cpu|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \inst|cpu|cpu|R_compare_op[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \inst|cpu|cpu|R_compare_op[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_cmp_result~0 (
// Equation(s):
// \inst|cpu|cpu|E_cmp_result~0_combout  = (\inst|cpu|cpu|Equal127~10_combout  & ((\inst|cpu|cpu|Add1~98_combout  & (!\inst|cpu|cpu|R_compare_op [0])) # (!\inst|cpu|cpu|Add1~98_combout  & ((!\inst|cpu|cpu|R_compare_op [1]))))) # 
// (!\inst|cpu|cpu|Equal127~10_combout  & ((\inst|cpu|cpu|Add1~98_combout  & ((\inst|cpu|cpu|R_compare_op [1]))) # (!\inst|cpu|cpu|Add1~98_combout  & (\inst|cpu|cpu|R_compare_op [0]))))

	.dataa(\inst|cpu|cpu|Equal127~10_combout ),
	.datab(\inst|cpu|cpu|Add1~98_combout ),
	.datac(\inst|cpu|cpu|R_compare_op [0]),
	.datad(\inst|cpu|cpu|R_compare_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_cmp_result~0 .lut_mask = 16'h5C3A;
defparam \inst|cpu|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N21
dffeas \inst|cpu|cpu|W_cmp_result (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[0]~0_combout  = (\inst|cpu|cpu|W_cmp_result~q  & \inst|cpu|cpu|R_ctrl_br_cmp~q )

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_cmp_result~q ),
	.datac(\inst|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hC0C0;
defparam \inst|cpu|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q )))) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [0] & (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|monitor_error~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0 .lut_mask = 16'hBA10;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0]~feeder_combout  = \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N25
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_ocimem|traffic_light_CPU_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|readdata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h00B8;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a64~portadataout  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hFF88;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0] & ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) # 
// ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout )))) # (!\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0] & 
// (((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \inst|hex_3|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_3|data_out[0] .is_wysiwyg = "true";
defparam \inst|hex_3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
fiftyfivenm_lcell_comb \inst|hex_3|readdata[0] (
// Equation(s):
// \inst|hex_3|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_3|data_out [0]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_3|data_out [0]),
	.cin(gnd),
	.combout(\inst|hex_3|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|hex_3|readdata[0] .lut_mask = 16'h0500;
defparam \inst|hex_3|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_3|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \inst|hex_4|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_4|data_out[0] .is_wysiwyg = "true";
defparam \inst|hex_4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
fiftyfivenm_lcell_comb \inst|hex_4|readdata[0] (
// Equation(s):
// \inst|hex_4|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_4|data_out [0]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_4|data_out [0]),
	.cin(gnd),
	.combout(\inst|hex_4|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|hex_4|readdata[0] .lut_mask = 16'h0500;
defparam \inst|hex_4|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_4|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~7 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~7_combout  = (\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [0]) # 
// ((\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [0])))) # (!\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [0]))))

	.dataa(\inst|mm_interconnect_0|hex_3_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_4_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_3_s1_translator|av_readdata_pre [0]),
	.datad(\inst|mm_interconnect_0|hex_4_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~7 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
fiftyfivenm_lcell_comb \inst|hex_5|data_out[0]~feeder (
// Equation(s):
// \inst|hex_5|data_out[0]~feeder_combout  = \inst|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\inst|hex_5|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_5|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \inst|hex_5|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_5|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_5|data_out[0] .is_wysiwyg = "true";
defparam \inst|hex_5|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
fiftyfivenm_lcell_comb \inst|hex_5|readdata[0] (
// Equation(s):
// \inst|hex_5|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_5|data_out [0]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_5|data_out [0]),
	.cin(gnd),
	.combout(\inst|hex_5|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|hex_5|readdata[0] .lut_mask = 16'h0500;
defparam \inst|hex_5|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N19
dffeas \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_5|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
fiftyfivenm_lcell_comb \inst|led|always0~1 (
// Equation(s):
// \inst|led|always0~1_combout  = (\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout  & (\inst|hex_0|always0~1_combout  & (!\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & \inst|led|always0~0_combout )))

	.dataa(\inst|mm_interconnect_0|led_s1_agent|m0_write~2_combout ),
	.datab(\inst|hex_0|always0~1_combout ),
	.datac(\inst|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(\inst|led|always0~0_combout ),
	.cin(gnd),
	.combout(\inst|led|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|led|always0~1 .lut_mask = 16'h0800;
defparam \inst|led|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
fiftyfivenm_lcell_comb \inst|led|data_out~0 (
// Equation(s):
// \inst|led|data_out~0_combout  = (\inst|led|always0~1_combout  & ((\inst|cpu|cpu|d_writedata [0]))) # (!\inst|led|always0~1_combout  & (\inst|led|data_out~q ))

	.dataa(\inst|led|always0~1_combout ),
	.datab(gnd),
	.datac(\inst|led|data_out~q ),
	.datad(\inst|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\inst|led|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|led|data_out~0 .lut_mask = 16'hFA50;
defparam \inst|led|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \inst|led|data_out (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|led|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|led|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|led|data_out .is_wysiwyg = "true";
defparam \inst|led|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
fiftyfivenm_lcell_comb \inst|led|readdata[0] (
// Equation(s):
// \inst|led|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|led|data_out~q ))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|led|data_out~q ),
	.cin(gnd),
	.combout(\inst|led|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|led|readdata[0] .lut_mask = 16'h0500;
defparam \inst|led|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \inst|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|led|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~8 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~8_combout  = (\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [0]) # 
// ((\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|led_s1_translator|av_readdata_pre [0])))) # (!\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0] & 
// (((\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]))))

	.dataa(\inst|mm_interconnect_0|hex_5_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|hex_5_s1_translator|av_readdata_pre [0]),
	.datac(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~8 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N19
dffeas \inst|tl_3|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_3|data_out[0] .is_wysiwyg = "true";
defparam \inst|tl_3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
fiftyfivenm_lcell_comb \inst|tl_3|readdata[0] (
// Equation(s):
// \inst|tl_3|readdata [0] = (\inst|tl_3|data_out [0] & (!\inst|cpu|cpu|W_alu_result [2] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|tl_3|data_out [0]),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|tl_3|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|tl_3|readdata[0] .lut_mask = 16'h0202;
defparam \inst|tl_3|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_3|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y39_N9
dffeas \inst|hex_0|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_0|data_out[0] .is_wysiwyg = "true";
defparam \inst|hex_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
fiftyfivenm_lcell_comb \inst|hex_0|readdata[0] (
// Equation(s):
// \inst|hex_0|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|hex_0|data_out [0]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst|hex_0|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|readdata[0] .lut_mask = 16'h0300;
defparam \inst|hex_0|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_0|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = (\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [0]) # 
// ((\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [0])))) # (!\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0] & (\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [0])))

	.dataa(\inst|mm_interconnect_0|hex_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_3_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|tl_3_s1_translator|av_readdata_pre [0]),
	.datad(\inst|mm_interconnect_0|hex_0_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \inst|tl_0|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_0|data_out[0] .is_wysiwyg = "true";
defparam \inst|tl_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
fiftyfivenm_lcell_comb \inst|tl_0|readdata[0] (
// Equation(s):
// \inst|tl_0|readdata [0] = (\inst|tl_0|data_out [0] & (!\inst|cpu|cpu|W_alu_result [3] & !\inst|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\inst|tl_0|data_out [0]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\inst|tl_0|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|tl_0|readdata[0] .lut_mask = 16'h000C;
defparam \inst|tl_0|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_0|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y40_N5
dffeas \inst|tl_2|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_2|data_out[0] .is_wysiwyg = "true";
defparam \inst|tl_2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
fiftyfivenm_lcell_comb \inst|tl_2|readdata[0] (
// Equation(s):
// \inst|tl_2|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_2|data_out [0]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|cpu|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\inst|tl_2|data_out [0]),
	.cin(gnd),
	.combout(\inst|tl_2|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|tl_2|readdata[0] .lut_mask = 16'h1100;
defparam \inst|tl_2|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N7
dffeas \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_2|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = (\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [0]) # 
// ((\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [0] & \inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0])))) # (!\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [0] & (\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|tl_2_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_0_s1_translator|av_readdata_pre [0]),
	.datac(\inst|mm_interconnect_0|tl_0_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|tl_2_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
fiftyfivenm_lcell_comb \inst|jtag_uart|av_readdata[0]~0 (
// Equation(s):
// \inst|jtag_uart|av_readdata[0]~0_combout  = (\inst|jtag_uart|read_0~q  & ((\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]))) # (!\inst|jtag_uart|read_0~q  & (\inst|jtag_uart|ien_AF~q ))

	.dataa(\inst|jtag_uart|ien_AF~q ),
	.datab(\inst|jtag_uart|the_traffic_light_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(gnd),
	.datad(\inst|jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\inst|jtag_uart|av_readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|jtag_uart|av_readdata[0]~0 .lut_mask = 16'hCCAA;
defparam \inst|jtag_uart|av_readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N27
dffeas \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|jtag_uart|av_readdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = (\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & ((\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & 
// (((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datab(\inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[0]~2 (
// Equation(s):
// \inst|timer_0|read_mux_out[0]~2_combout  = (\inst|timer_0|Equal6~4_combout  & ((\inst|cpu|cpu|W_alu_result [2] & ((\inst|timer_0|control_register [0]))) # (!\inst|cpu|cpu|W_alu_result [2] & (\inst|timer_0|timeout_occurred~q ))))

	.dataa(\inst|timer_0|timeout_occurred~q ),
	.datab(\inst|cpu|cpu|W_alu_result [2]),
	.datac(\inst|timer_0|control_register [0]),
	.datad(\inst|timer_0|Equal6~4_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[0]~2 .lut_mask = 16'hE200;
defparam \inst|timer_0|read_mux_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[0]~0 (
// Equation(s):
// \inst|timer_0|read_mux_out[0]~0_combout  = (\inst|timer_0|Equal6~0_combout  & ((\inst|timer_0|period_h_register [0]) # ((\inst|timer_0|Equal6~1_combout  & !\inst|timer_0|period_l_register [0])))) # (!\inst|timer_0|Equal6~0_combout  & 
// (\inst|timer_0|Equal6~1_combout  & ((!\inst|timer_0|period_l_register [0]))))

	.dataa(\inst|timer_0|Equal6~0_combout ),
	.datab(\inst|timer_0|Equal6~1_combout ),
	.datac(\inst|timer_0|period_h_register [0]),
	.datad(\inst|timer_0|period_l_register [0]),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[0]~0 .lut_mask = 16'hA0EC;
defparam \inst|timer_0|read_mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
fiftyfivenm_lcell_comb \inst|timer_0|counter_snapshot[0]~0 (
// Equation(s):
// \inst|timer_0|counter_snapshot[0]~0_combout  = !\inst|timer_0|internal_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|timer_0|internal_counter [0]),
	.cin(gnd),
	.combout(\inst|timer_0|counter_snapshot[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[0]~0 .lut_mask = 16'h00FF;
defparam \inst|timer_0|counter_snapshot[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N7
dffeas \inst|timer_0|counter_snapshot[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|counter_snapshot[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[0] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N13
dffeas \inst|timer_0|counter_snapshot[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|internal_counter [16]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|counter_snapshot [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|counter_snapshot[16] .is_wysiwyg = "true";
defparam \inst|timer_0|counter_snapshot[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[0]~1 (
// Equation(s):
// \inst|timer_0|read_mux_out[0]~1_combout  = (\inst|timer_0|counter_snapshot [0] & ((\inst|timer_0|Equal6~2_combout ) # ((\inst|timer_0|Equal6~3_combout  & \inst|timer_0|counter_snapshot [16])))) # (!\inst|timer_0|counter_snapshot [0] & 
// (\inst|timer_0|Equal6~3_combout  & (\inst|timer_0|counter_snapshot [16])))

	.dataa(\inst|timer_0|counter_snapshot [0]),
	.datab(\inst|timer_0|Equal6~3_combout ),
	.datac(\inst|timer_0|counter_snapshot [16]),
	.datad(\inst|timer_0|Equal6~2_combout ),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[0]~1 .lut_mask = 16'hEAC0;
defparam \inst|timer_0|read_mux_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N0
fiftyfivenm_lcell_comb \inst|timer_0|read_mux_out[0] (
// Equation(s):
// \inst|timer_0|read_mux_out [0] = (\inst|timer_0|read_mux_out[0]~2_combout ) # ((\inst|timer_0|read_mux_out[0]~0_combout ) # (\inst|timer_0|read_mux_out[0]~1_combout ))

	.dataa(\inst|timer_0|read_mux_out[0]~2_combout ),
	.datab(\inst|timer_0|read_mux_out[0]~0_combout ),
	.datac(\inst|timer_0|read_mux_out[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|timer_0|read_mux_out [0]),
	.cout());
// synopsys translate_off
defparam \inst|timer_0|read_mux_out[0] .lut_mask = 16'hFEFE;
defparam \inst|timer_0|read_mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N1
dffeas \inst|timer_0|readdata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|timer_0|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \inst|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N13
dffeas \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|timer_0|readdata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y40_N3
dffeas \inst|tl_1|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|tl_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|tl_1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|tl_1|data_out[0] .is_wysiwyg = "true";
defparam \inst|tl_1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
fiftyfivenm_lcell_comb \inst|tl_1|readdata[0] (
// Equation(s):
// \inst|tl_1|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (!\inst|cpu|cpu|W_alu_result [3] & \inst|tl_1|data_out [0]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|tl_1|data_out [0]),
	.cin(gnd),
	.combout(\inst|tl_1|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|tl_1|readdata[0] .lut_mask = 16'h0500;
defparam \inst|tl_1|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N15
dffeas \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|tl_1|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = (\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]) # 
// ((\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [0])))) # (!\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [0]))))

	.dataa(\inst|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\inst|mm_interconnect_0|tl_1_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.datad(\inst|mm_interconnect_0|tl_1_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~5 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~5_combout  = (\inst|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_data[0]~2_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~5 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \inst|hex_1|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|d_writedata [0]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|hex_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_1|data_out[0] .is_wysiwyg = "true";
defparam \inst|hex_1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
fiftyfivenm_lcell_comb \inst|hex_1|readdata[0] (
// Equation(s):
// \inst|hex_1|readdata [0] = (!\inst|cpu|cpu|W_alu_result [2] & (\inst|hex_1|data_out [0] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|cpu|cpu|W_alu_result [2]),
	.datab(\inst|hex_1|data_out [0]),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|hex_1|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|hex_1|readdata[0] .lut_mask = 16'h0404;
defparam \inst|hex_1|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_1|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
fiftyfivenm_lcell_comb \inst|hex_2|data_out[0]~feeder (
// Equation(s):
// \inst|hex_2|data_out[0]~feeder_combout  = \inst|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\inst|hex_2|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_2|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N23
dffeas \inst|hex_2|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_2|data_out[0] .is_wysiwyg = "true";
defparam \inst|hex_2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
fiftyfivenm_lcell_comb \inst|hex_2|readdata[0] (
// Equation(s):
// \inst|hex_2|readdata [0] = (\inst|hex_2|data_out [0] & (!\inst|cpu|cpu|W_alu_result [2] & !\inst|cpu|cpu|W_alu_result [3]))

	.dataa(\inst|hex_2|data_out [0]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|W_alu_result [2]),
	.datad(\inst|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\inst|hex_2|readdata [0]),
	.cout());
// synopsys translate_off
defparam \inst|hex_2|readdata[0] .lut_mask = 16'h000A;
defparam \inst|hex_2|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_2|readdata [0]),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~6 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  = (\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [0] & ((\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]) # 
// ((\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [0])))) # (!\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [0] & 
// (\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0] & ((\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [0]))))

	.dataa(\inst|mm_interconnect_0|hex_1_s1_translator|av_readdata_pre [0]),
	.datab(\inst|mm_interconnect_0|hex_2_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|hex_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|hex_2_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~6 .lut_mask = 16'hECA0;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux|src_data[0]~9 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux|src_data[0]~9_combout  = (\inst|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ) # ((\inst|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ) # 
// (\inst|mm_interconnect_0|rsp_mux|src_data[0]~6_combout )))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ),
	.datac(\inst|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux|src_data[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~9 .lut_mask = 16'hFFFE;
defparam \inst|mm_interconnect_0|rsp_mux|src_data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|av_ld_byte0_data_nxt[0]~6 (
// Equation(s):
// \inst|cpu|cpu|av_ld_byte0_data_nxt[0]~6_combout  = (\inst|cpu|cpu|av_ld_rshift8~1_combout  & (((\inst|cpu|cpu|av_ld_byte1_data [0])))) # (!\inst|cpu|cpu|av_ld_rshift8~1_combout  & ((\inst|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # 
// ((\inst|mm_interconnect_0|rsp_mux|src_data[0]~9_combout ))))

	.dataa(\inst|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_mux|src_data[0]~9_combout ),
	.datac(\inst|cpu|cpu|av_ld_byte1_data [0]),
	.datad(\inst|cpu|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|av_ld_byte0_data_nxt[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[0]~6 .lut_mask = 16'hF0EE;
defparam \inst|cpu|cpu|av_ld_byte0_data_nxt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N11
dffeas \inst|cpu|cpu|av_ld_byte0_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|av_ld_byte0_data_nxt[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \inst|cpu|cpu|W_rf_wr_data[0]~2_combout  = (\inst|cpu|cpu|R_ctrl_ld~q  & (((\inst|cpu|cpu|av_ld_byte0_data [0])))) # (!\inst|cpu|cpu|R_ctrl_ld~q  & ((\inst|cpu|cpu|W_rf_wr_data[0]~1_combout ) # ((\inst|cpu|cpu|W_rf_wr_data[0]~0_combout ))))

	.dataa(\inst|cpu|cpu|W_rf_wr_data[0]~1_combout ),
	.datab(\inst|cpu|cpu|R_ctrl_ld~q ),
	.datac(\inst|cpu|cpu|W_rf_wr_data[0]~0_combout ),
	.datad(\inst|cpu|cpu|av_ld_byte0_data [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hFE32;
defparam \inst|cpu|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_st_data[14]~7 (
// Equation(s):
// \inst|cpu|cpu|E_st_data[14]~7_combout  = (\inst|cpu|cpu|D_iw [4] & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|D_ctrl_mem8~0_combout  & 
// ((\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\inst|cpu|cpu|D_ctrl_mem8~0_combout  & (\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\inst|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_st_data[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_st_data[14]~7 .lut_mask = 16'hD8CC;
defparam \inst|cpu|cpu|E_st_data[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N31
dffeas \inst|cpu|cpu|d_writedata[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|E_st_data[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \inst|cpu|cpu|d_writedata [14])

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|d_writedata [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 16'hA0A0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a47~portadataout )) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31 .lut_mask = 16'h5140;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a79  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a79 ),
	.datab(gnd),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~31_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32 .lut_mask = 16'hFFA0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~7 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~7 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[15]~32 (
// Equation(s):
// \inst|cpu|cpu|F_iw[15]~32_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[15]~32 .lut_mask = 16'hFF8F;
defparam \inst|cpu|cpu|F_iw[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas \inst|cpu|cpu|D_iw[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[15]~32_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_force_src2_zero~3_combout  = (\inst|cpu|cpu|D_iw [15]) # ((!\inst|cpu|cpu|Equal62~10_combout ) # (!\inst|cpu|cpu|Equal0~7_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|Equal0~7_combout ),
	.datad(\inst|cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'hCFFF;
defparam \inst|cpu|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\inst|cpu|cpu|Equal0~7_combout  & (\inst|cpu|cpu|Equal62~12_combout  & ((\inst|cpu|cpu|D_iw [14]) # (!\inst|cpu|cpu|D_iw [15]))))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|D_iw [15]),
	.datad(\inst|cpu|cpu|Equal62~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'h8A00;
defparam \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ((\inst|cpu|cpu|D_ctrl_jmp_direct~1_combout ) # (\inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout )) # (!\inst|cpu|cpu|D_ctrl_force_src2_zero~3_combout )

	.dataa(\inst|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datab(\inst|cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFFDD;
defparam \inst|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \inst|cpu|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~21 (
// Equation(s):
// \inst|cpu|cpu|Equal0~21_combout  = (!\inst|cpu|cpu|D_iw [4] & (!\inst|cpu|cpu|D_iw [5] & \inst|cpu|cpu|Equal0~5_combout ))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(gnd),
	.datac(\inst|cpu|cpu|D_iw [5]),
	.datad(\inst|cpu|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~21 .lut_mask = 16'h0500;
defparam \inst|cpu|cpu|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \inst|cpu|cpu|R_ctrl_br_uncond (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|Equal0~21_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|F_pc_sel_nxt~0_combout  = (\inst|cpu|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\inst|cpu|cpu|R_ctrl_br_uncond~q ) # ((\inst|cpu|cpu|R_ctrl_br~q  & \inst|cpu|cpu|W_cmp_result~q )))

	.dataa(\inst|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datab(\inst|cpu|cpu|R_ctrl_br_uncond~q ),
	.datac(\inst|cpu|cpu|R_ctrl_br~q ),
	.datad(\inst|cpu|cpu|W_cmp_result~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFEEE;
defparam \inst|cpu|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[16]~19 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[16]~19_combout  = (\inst|cpu|cpu|R_ctrl_break~q ) # ((!\inst|cpu|cpu|F_pc_sel_nxt~0_combout  & \inst|cpu|cpu|F_pc_plus_one[16]~32_combout ))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\inst|cpu|cpu|F_pc_plus_one[16]~32_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_break~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[16]~19 .lut_mask = 16'hF4F4;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_pc_no_crst_nxt[16]~20 (
// Equation(s):
// \inst|cpu|cpu|F_pc_no_crst_nxt[16]~20_combout  = (!\inst|cpu|cpu|R_ctrl_exception~q  & ((\inst|cpu|cpu|F_pc_no_crst_nxt[16]~19_combout ) # ((\inst|cpu|cpu|F_pc_sel_nxt~0_combout  & \inst|cpu|cpu|Add1~57_combout ))))

	.dataa(\inst|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(\inst|cpu|cpu|Add1~57_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_exception~q ),
	.datad(\inst|cpu|cpu|F_pc_no_crst_nxt[16]~19_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_pc_no_crst_nxt[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[16]~20 .lut_mask = 16'h0F08;
defparam \inst|cpu|cpu|F_pc_no_crst_nxt[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \inst|cpu|cpu|F_pc[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_pc_no_crst_nxt[16]~20_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|F_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|F_pc[16] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|F_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \inst|mm_interconnect_0|router_001|Equal1~0_combout  = (\inst|cpu|cpu|F_pc [16] & (\inst|cpu|cpu|F_pc [15] & (!\inst|cpu|cpu|F_pc [13] & !\inst|cpu|cpu|F_pc [14])))

	.dataa(\inst|cpu|cpu|F_pc [16]),
	.datab(\inst|cpu|cpu|F_pc [15]),
	.datac(\inst|cpu|cpu|F_pc [13]),
	.datad(\inst|cpu|cpu|F_pc [14]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 16'h0008;
defparam \inst|mm_interconnect_0|router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & (\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & 
// ((!\inst|mm_interconnect_0|router_001|Equal1~1_combout ) # (!\inst|mm_interconnect_0|router_001|Equal1~0_combout ))))

	.dataa(\inst|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 16'h40C0;
defparam \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|WideOr1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout  = (\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout  & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout )))) # (!\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout  & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|WideOr1 .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_003|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = !\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N17
dffeas \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1] & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant 
// [0]) # (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 16'h5040;
defparam \inst|mm_interconnect_0|cmd_mux_003|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|update_grant~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  = (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ((\inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ))) # (!\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & 
// (!\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ))

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|update_grant~1 .lut_mask = 16'hCF03;
defparam \inst|mm_interconnect_0|cmd_mux_003|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = (\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  & ((\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ) # 
// (\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ),
	.datab(\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 16'hEE00;
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N31
dffeas \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = !\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N1
dffeas \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = (\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]) # ((!\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] 
// & !\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datac(\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 16'hA0B0;
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N17
dffeas \inst|mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_data[52] (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_data [52] = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\inst|cpu|cpu|F_pc [14]) # ((\inst|cpu|cpu|W_alu_result [16] & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\inst|cpu|cpu|W_alu_result [16] & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\inst|cpu|cpu|W_alu_result [16]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\inst|cpu|cpu|F_pc [14]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[52] .lut_mask = 16'hEAC0;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_data[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N1
dffeas \inst|code_memory|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst|code_memory|the_altsyncram|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[12]~21 (
// Equation(s):
// \inst|cpu|cpu|F_iw[12]~21_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & 
// \inst|code_memory|the_altsyncram|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[12]~21 .lut_mask = 16'hCC80;
defparam \inst|cpu|cpu|F_iw[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[12]~22 (
// Equation(s):
// \inst|cpu|cpu|F_iw[12]~22_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[12]~21_combout ) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [12]))))

	.dataa(\inst|cpu|cpu|F_iw[12]~21_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[12]~22 .lut_mask = 16'hE0A0;
defparam \inst|cpu|cpu|F_iw[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \inst|cpu|cpu|D_iw[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[12]~22_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal62~10 (
// Equation(s):
// \inst|cpu|cpu|Equal62~10_combout  = (!\inst|cpu|cpu|D_iw [12] & (\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & !\inst|cpu|cpu|D_iw [13])))

	.dataa(\inst|cpu|cpu|D_iw [12]),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal62~10 .lut_mask = 16'h0004;
defparam \inst|cpu|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_op_eret (
// Equation(s):
// \inst|cpu|cpu|D_op_eret~combout  = (\inst|cpu|cpu|Equal0~7_combout  & (!\inst|cpu|cpu|D_iw [14] & (\inst|cpu|cpu|Equal62~10_combout  & !\inst|cpu|cpu|D_iw [15])))

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [14]),
	.datac(\inst|cpu|cpu|Equal62~10_combout ),
	.datad(\inst|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_op_eret .lut_mask = 16'h0020;
defparam \inst|cpu|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\inst|cpu|cpu|E_control_rd_data[1]~0_combout  & ((\inst|cpu|cpu|E_wrctl_status~0_combout  & (\inst|cpu|cpu|E_src1 [0])) # (!\inst|cpu|cpu|E_wrctl_status~0_combout  & ((\inst|cpu|cpu|W_status_reg_pie~q 
// ))))) # (!\inst|cpu|cpu|E_control_rd_data[1]~0_combout  & (((\inst|cpu|cpu|W_status_reg_pie~q ))))

	.dataa(\inst|cpu|cpu|E_control_rd_data[1]~0_combout ),
	.datab(\inst|cpu|cpu|E_wrctl_status~0_combout ),
	.datac(\inst|cpu|cpu|E_src1 [0]),
	.datad(\inst|cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hF780;
defparam \inst|cpu|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \inst|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\inst|cpu|cpu|D_op_cmpge~0_combout  & ((\inst|cpu|cpu|Equal62~10_combout  & (\inst|cpu|cpu|W_bstatus_reg~q )) # (!\inst|cpu|cpu|Equal62~10_combout  & ((\inst|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout 
// ))))) # (!\inst|cpu|cpu|D_op_cmpge~0_combout  & (((\inst|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))))

	.dataa(\inst|cpu|cpu|W_bstatus_reg~q ),
	.datab(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.datac(\inst|cpu|cpu|Equal62~10_combout ),
	.datad(\inst|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hBF80;
defparam \inst|cpu|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \inst|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout  = (!\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\inst|cpu|cpu|D_op_eret~combout  & ((\inst|cpu|cpu|W_estatus_reg~q ))) # (!\inst|cpu|cpu|D_op_eret~combout  & 
// (\inst|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ))))

	.dataa(\inst|cpu|cpu|D_op_eret~combout ),
	.datab(\inst|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.datac(\inst|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\inst|cpu|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'h0E04;
defparam \inst|cpu|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \inst|cpu|cpu|W_status_reg_pie (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_iw[25]~0 (
// Equation(s):
// \inst|cpu|cpu|D_iw[25]~0_combout  = ((!\inst|cpu|cpu|W_ipending_reg [0] & !\inst|cpu|cpu|W_ipending_reg [1])) # (!\inst|cpu|cpu|W_status_reg_pie~q )

	.dataa(\inst|cpu|cpu|W_status_reg_pie~q ),
	.datab(\inst|cpu|cpu|W_ipending_reg [0]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|W_ipending_reg [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_iw[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[25]~0 .lut_mask = 16'h5577;
defparam \inst|cpu|cpu|D_iw[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_iw[25]~1 (
// Equation(s):
// \inst|cpu|cpu|D_iw[25]~1_combout  = (\inst|cpu|cpu|D_iw[25]~0_combout  & ((\inst|cpu|cpu|hbreak_enabled~q ) # (!\inst|cpu|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|hbreak_enabled~q ),
	.datac(\inst|cpu|cpu|D_iw[25]~0_combout ),
	.datad(\inst|cpu|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[25]~1 .lut_mask = 16'hC0F0;
defparam \inst|cpu|cpu|D_iw[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[0]~24 (
// Equation(s):
// \inst|cpu|cpu|F_iw[0]~24_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0] & \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[0]~24 .lut_mask = 16'h8000;
defparam \inst|cpu|cpu|F_iw[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[0]~25 (
// Equation(s):
// \inst|cpu|cpu|F_iw[0]~25_combout  = (\inst|cpu|cpu|D_iw[25]~1_combout  & ((\inst|cpu|cpu|F_iw[0]~24_combout ) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout 
// ))))

	.dataa(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datab(\inst|cpu|cpu|F_iw[0]~24_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[0]~25 .lut_mask = 16'hA888;
defparam \inst|cpu|cpu|F_iw[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \inst|cpu|cpu|D_iw[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[0]~25_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~2 (
// Equation(s):
// \inst|cpu|cpu|Equal0~2_combout  = (!\inst|cpu|cpu|D_iw [0] & (\inst|cpu|cpu|D_iw [3] & (\inst|cpu|cpu|D_iw [1] & !\inst|cpu|cpu|D_iw [2])))

	.dataa(\inst|cpu|cpu|D_iw [0]),
	.datab(\inst|cpu|cpu|D_iw [3]),
	.datac(\inst|cpu|cpu|D_iw [1]),
	.datad(\inst|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~2 .lut_mask = 16'h0040;
defparam \inst|cpu|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_op_cmpge~0 (
// Equation(s):
// \inst|cpu|cpu|D_op_cmpge~0_combout  = (\inst|cpu|cpu|Equal0~2_combout  & (!\inst|cpu|cpu|D_iw [15] & (\inst|cpu|cpu|D_iw [14] & \inst|cpu|cpu|Equal0~3_combout )))

	.dataa(\inst|cpu|cpu|Equal0~2_combout ),
	.datab(\inst|cpu|cpu|D_iw [15]),
	.datac(\inst|cpu|cpu|D_iw [14]),
	.datad(\inst|cpu|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_op_cmpge~0 .lut_mask = 16'h2000;
defparam \inst|cpu|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|hbreak_enabled~0 (
// Equation(s):
// \inst|cpu|cpu|hbreak_enabled~0_combout  = (\inst|cpu|cpu|R_ctrl_break~q ) # ((\inst|cpu|cpu|hbreak_enabled~q  & ((!\inst|cpu|cpu|Equal62~10_combout ) # (!\inst|cpu|cpu|D_op_cmpge~0_combout ))))

	.dataa(\inst|cpu|cpu|hbreak_enabled~q ),
	.datab(\inst|cpu|cpu|D_op_cmpge~0_combout ),
	.datac(\inst|cpu|cpu|Equal62~10_combout ),
	.datad(\inst|cpu|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|hbreak_enabled~0 .lut_mask = 16'hFF2A;
defparam \inst|cpu|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N25
dffeas \inst|cpu|cpu|hbreak_enabled (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|hbreak_enabled~0_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \inst|cpu|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \inst|cpu|cpu|hbreak_pending_nxt~0_combout  = (!\inst|cpu|cpu|hbreak_enabled~q  & ((\inst|cpu|cpu|hbreak_pending~q ) # (\inst|cpu|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|hbreak_enabled~q ),
	.datac(\inst|cpu|cpu|hbreak_pending~q ),
	.datad(\inst|cpu|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h3330;
defparam \inst|cpu|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N31
dffeas \inst|cpu|cpu|hbreak_pending (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \inst|cpu|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~0_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [19]) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [18] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~q )))) # 
// (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFC70;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N11
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~q )) # (!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q )))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|break_on_reset~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hAAF0;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
fiftyfivenm_lcell_comb \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~1_combout  = 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [21]) # 
// ((!\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [20] & 
// \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [21]),
	.datab(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|jdo [20]),
	.datac(gnd),
	.datad(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hBBAA;
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N1
dffeas \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_debug_slave_wrapper|the_traffic_light_CPU_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
fiftyfivenm_lcell_comb \inst|cpu|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \inst|cpu|cpu|wait_for_one_post_bret_inst~0_combout  = (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\inst|cpu|cpu|hbreak_enabled~q ) # ((!\inst|cpu|cpu|F_valid~0_combout  & 
// \inst|cpu|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(\inst|cpu|cpu|F_valid~0_combout ),
	.datac(\inst|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\inst|cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'hAA20;
defparam \inst|cpu|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N25
dffeas \inst|cpu|cpu|wait_for_one_post_bret_inst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \inst|cpu|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|hbreak_req~0 (
// Equation(s):
// \inst|cpu|cpu|hbreak_req~0_combout  = (\inst|cpu|cpu|hbreak_pending~q  & ((\inst|cpu|cpu|W_valid~q ) # ((!\inst|cpu|cpu|wait_for_one_post_bret_inst~q )))) # (!\inst|cpu|cpu|hbreak_pending~q  & 
// (\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q  & ((\inst|cpu|cpu|W_valid~q ) # (!\inst|cpu|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\inst|cpu|cpu|hbreak_pending~q ),
	.datab(\inst|cpu|cpu|W_valid~q ),
	.datac(\inst|cpu|cpu|the_traffic_light_CPU_cpu_nios2_oci|the_traffic_light_CPU_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\inst|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|hbreak_req~0 .lut_mask = 16'hC8FA;
defparam \inst|cpu|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[14]~31 (
// Equation(s):
// \inst|cpu|cpu|F_iw[14]~31_combout  = (\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))) # (!\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))

	.dataa(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[14]~31 .lut_mask = 16'hEAC0;
defparam \inst|cpu|cpu|F_iw[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[14]~56 (
// Equation(s):
// \inst|cpu|cpu|F_iw[14]~56_combout  = (\inst|cpu|cpu|hbreak_req~0_combout  & (\inst|cpu|cpu|hbreak_enabled~q  & ((\inst|cpu|cpu|F_iw[14]~31_combout ) # (!\inst|cpu|cpu|D_iw[25]~0_combout )))) # (!\inst|cpu|cpu|hbreak_req~0_combout  & 
// (((\inst|cpu|cpu|F_iw[14]~31_combout ) # (!\inst|cpu|cpu|D_iw[25]~0_combout ))))

	.dataa(\inst|cpu|cpu|hbreak_req~0_combout ),
	.datab(\inst|cpu|cpu|hbreak_enabled~q ),
	.datac(\inst|cpu|cpu|D_iw[25]~0_combout ),
	.datad(\inst|cpu|cpu|F_iw[14]~31_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[14]~56 .lut_mask = 16'hDD0D;
defparam \inst|cpu|cpu|F_iw[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \inst|cpu|cpu|D_iw[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[14]~56_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_logic_op[0]~1 (
// Equation(s):
// \inst|cpu|cpu|D_logic_op[0]~1_combout  = (\inst|cpu|cpu|D_ctrl_alu_force_xor~12_combout ) # ((\inst|cpu|cpu|Equal0~7_combout  & (\inst|cpu|cpu|D_iw [14])) # (!\inst|cpu|cpu|Equal0~7_combout  & ((\inst|cpu|cpu|D_iw [3]))))

	.dataa(\inst|cpu|cpu|D_iw [14]),
	.datab(\inst|cpu|cpu|Equal0~7_combout ),
	.datac(\inst|cpu|cpu|D_iw [3]),
	.datad(\inst|cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_logic_op[0]~1 .lut_mask = 16'hFFB8;
defparam \inst|cpu|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N19
dffeas \inst|cpu|cpu|R_logic_op[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|E_logic_result[4]~0 (
// Equation(s):
// \inst|cpu|cpu|E_logic_result[4]~0_combout  = (\inst|cpu|cpu|E_src1 [4] & (\inst|cpu|cpu|R_logic_op [1] $ (((\inst|cpu|cpu|R_logic_op [0] & \inst|cpu|cpu|E_src2 [4]))))) # (!\inst|cpu|cpu|E_src1 [4] & ((\inst|cpu|cpu|E_src2 [4] & ((\inst|cpu|cpu|R_logic_op 
// [1]))) # (!\inst|cpu|cpu|E_src2 [4] & (!\inst|cpu|cpu|R_logic_op [0] & !\inst|cpu|cpu|R_logic_op [1]))))

	.dataa(\inst|cpu|cpu|R_logic_op [0]),
	.datab(\inst|cpu|cpu|E_src1 [4]),
	.datac(\inst|cpu|cpu|E_src2 [4]),
	.datad(\inst|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|E_logic_result[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|E_logic_result[4]~0 .lut_mask = 16'h7C81;
defparam \inst|cpu|cpu|E_logic_result[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[4]~14 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[4]~14_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|E_logic_result[4]~0_combout )) # (!\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|Add1~15_combout )))

	.dataa(\inst|cpu|cpu|E_logic_result[4]~0_combout ),
	.datab(\inst|cpu|cpu|Add1~15_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[4]~14 .lut_mask = 16'hAACC;
defparam \inst|cpu|cpu|W_alu_result[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N1
dffeas \inst|cpu|cpu|W_alu_result[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[4]~14_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [4]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|src_channel[3]~8 (
// Equation(s):
// \inst|mm_interconnect_0|router|src_channel[3]~8_combout  = (\inst|cpu|cpu|W_alu_result [4] & ((\inst|cpu|cpu|W_alu_result [6]) # ((!\inst|cpu|cpu|W_alu_result [7] & \inst|cpu|cpu|W_alu_result [5])))) # (!\inst|cpu|cpu|W_alu_result [4] & 
// ((\inst|cpu|cpu|W_alu_result [5]) # ((\inst|cpu|cpu|W_alu_result [6] & \inst|cpu|cpu|W_alu_result [7]))))

	.dataa(\inst|cpu|cpu|W_alu_result [4]),
	.datab(\inst|cpu|cpu|W_alu_result [6]),
	.datac(\inst|cpu|cpu|W_alu_result [7]),
	.datad(\inst|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|src_channel[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|src_channel[3]~8 .lut_mask = 16'hDFC8;
defparam \inst|mm_interconnect_0|router|src_channel[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|router|src_channel[3]~5 (
// Equation(s):
// \inst|mm_interconnect_0|router|src_channel[3]~5_combout  = (\inst|mm_interconnect_0|router|src_channel[3]~8_combout  & (((!\inst|cpu|cpu|W_alu_result [3])) # (!\inst|mm_interconnect_0|router|always1~0_combout ))) # 
// (!\inst|mm_interconnect_0|router|src_channel[3]~8_combout  & (!\inst|mm_interconnect_0|router|Equal3~2_combout  & ((!\inst|cpu|cpu|W_alu_result [3]) # (!\inst|mm_interconnect_0|router|always1~0_combout ))))

	.dataa(\inst|mm_interconnect_0|router|src_channel[3]~8_combout ),
	.datab(\inst|mm_interconnect_0|router|always1~0_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [3]),
	.datad(\inst|mm_interconnect_0|router|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|router|src_channel[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|router|src_channel[3]~5 .lut_mask = 16'h2A3F;
defparam \inst|mm_interconnect_0|router|src_channel[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_valid~3 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_valid~3_combout  = (\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (((\inst|cpu|cpu|W_alu_result [17] & !\inst|cpu|cpu|W_alu_result [18])) # (!\inst|mm_interconnect_0|router|Equal0~4_combout )))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\inst|cpu|cpu|W_alu_result [17]),
	.datac(\inst|mm_interconnect_0|router|Equal0~4_combout ),
	.datad(\inst|cpu|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_valid~3 .lut_mask = 16'h0A8A;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|src_valid~2 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout  = (\inst|mm_interconnect_0|router|src_channel[3]~5_combout  & (\inst|mm_interconnect_0|cmd_mux_003|src_valid~3_combout  & (\inst|mm_interconnect_0|router|src_channel[3]~6_combout  & 
// \inst|mm_interconnect_0|router|src_channel[3]~4_combout )))

	.dataa(\inst|mm_interconnect_0|router|src_channel[3]~5_combout ),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|src_valid~3_combout ),
	.datac(\inst|mm_interconnect_0|router|src_channel[3]~6_combout ),
	.datad(\inst|mm_interconnect_0|router|src_channel[3]~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|src_valid~2 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|cmd_mux_003|src_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = (\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout  & (((!\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1])) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0])))

	.dataa(\inst|mm_interconnect_0|cmd_mux_003|src_valid~2_combout ),
	.datab(\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 16'h20AA;
defparam \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N27
dffeas \inst|mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1] & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & \inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h4400;
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (\inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (\inst|mm_interconnect_0|router|src_channel[3]~7_combout  & ((\inst|mm_interconnect_0|router|Equal1~0_combout ) # 
// (!\inst|mm_interconnect_0|router|Equal0~4_combout ))))

	.dataa(\inst|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(\inst|mm_interconnect_0|router|Equal1~0_combout ),
	.datac(\inst|mm_interconnect_0|router|src_channel[3]~7_combout ),
	.datad(\inst|mm_interconnect_0|router|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h80A0;
defparam \inst|mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  = (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & ((\inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # 
// ((\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ) # (\inst|mm_interconnect_0|cmd_demux|WideOr0~4_combout ))))

	.dataa(\inst|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(\inst|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~3_combout ),
	.datac(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(\inst|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .lut_mask = 16'hF0E0;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout  = (\inst|mm_interconnect_0|rsp_mux|WideOr1~combout  & ((\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) # 
// ((\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  & \inst|cpu|cpu|d_read~q ))))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.datab(\inst|cpu|cpu|d_read~q ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\inst|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .lut_mask = 16'hF800;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N19
dffeas \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  = (!\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \inst|cpu|cpu|d_read~q )

	.dataa(gnd),
	.datab(\inst|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\inst|cpu|cpu|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .lut_mask = 16'h3030;
defparam \inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout  = (\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] 
// & \inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout )))) # (!\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// \inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ))))

	.dataa(\inst|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\inst|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF888;
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0_combout  = (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout  & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & !\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0080;
defparam \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N9
dffeas \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0_combout ) # ((\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0] & 
// ((\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]) # (!\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFB0;
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N11
dffeas \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout  & (\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(\inst|jtag_uart|traffic_light_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8080;
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0] & (!\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0] & 
// ((\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]) # (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout )))) # (!\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0] & 
// (((\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\inst|mm_interconnect_0|code_memory_s1_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h7270;
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N7
dffeas \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
fiftyfivenm_lcell_comb \inst|code_memory|wren~0 (
// Equation(s):
// \inst|code_memory|wren~0_combout  = (\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]) # (((!\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # (!\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout )) # 
// (!\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ))

	.dataa(\inst|mm_interconnect_0|code_memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datac(\inst|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\inst|code_memory|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|wren~0 .lut_mask = 16'hBFFF;
defparam \inst|code_memory|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N22
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout  = (!\inst|code_memory|wren~0_combout  & (!\inst|mm_interconnect_0|cmd_mux_003|src_data [51] & \inst|mm_interconnect_0|cmd_mux_003|src_data [52]))

	.dataa(gnd),
	.datab(\inst|code_memory|wren~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datad(\inst|mm_interconnect_0|cmd_mux_003|src_data [52]),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 .lut_mask = 16'h0300;
defparam \inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode818w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\inst|code_memory|the_altsyncram|auto_generated|decode3|w_anode831w [2]),
	.portare(\inst|code_memory|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\inst|mm_interconnect_0|cmd_mux_003|src_data [50],\inst|mm_interconnect_0|cmd_mux_003|src_data [49],\inst|mm_interconnect_0|cmd_mux_003|src_data [48],\inst|mm_interconnect_0|cmd_mux_003|src_data [47],\inst|mm_interconnect_0|cmd_mux_003|src_data [46],
\inst|mm_interconnect_0|cmd_mux_003|src_data [45],\inst|mm_interconnect_0|cmd_mux_003|src_data [44],\inst|mm_interconnect_0|cmd_mux_003|src_data [43],\inst|mm_interconnect_0|cmd_mux_003|src_data [42],\inst|mm_interconnect_0|cmd_mux_003|src_data [41],
\inst|mm_interconnect_0|cmd_mux_003|src_data [40],\inst|mm_interconnect_0|cmd_mux_003|src_data [39],\inst|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\inst|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .init_file = "traffic_light_CODE_MEMORY.hex";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "traffic_light:inst|traffic_light_CODE_MEMORY:code_memory|altsyncram:the_altsyncram|altsyncram_6og1:auto_generated|ALTSYNCRAM";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 20000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|code_memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27_combout  = (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1] & ((\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a36~portadataout ))) # (!\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0] & (\inst|code_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27 .lut_mask = 16'h0E02;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
fiftyfivenm_lcell_comb \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28 (
// Equation(s):
// \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28_combout  = (\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|ram_block1a68~portadataout  & 
// \inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|ram_block1a68~portadataout ),
	.datac(\inst|code_memory|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~27_combout ),
	.cin(gnd),
	.combout(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28 .lut_mask = 16'hFFC0;
defparam \inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[4]~30 (
// Equation(s):
// \inst|cpu|cpu|F_iw[4]~30_combout  = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ) # ((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout )

	.dataa(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[4]~28_combout ),
	.datab(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.datad(\inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[4]~30 .lut_mask = 16'hFF8F;
defparam \inst|cpu|cpu|F_iw[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N23
dffeas \inst|cpu|cpu|D_iw[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[4]~30_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~7 (
// Equation(s):
// \inst|cpu|cpu|Equal0~7_combout  = (\inst|cpu|cpu|D_iw [5] & (\inst|cpu|cpu|D_iw [4] & \inst|cpu|cpu|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(\inst|cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~7 .lut_mask = 16'hC000;
defparam \inst|cpu|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~8 (
// Equation(s):
// \inst|cpu|cpu|Equal0~8_combout  = (!\inst|cpu|cpu|D_iw [11] & (!\inst|cpu|cpu|D_iw [16] & \inst|cpu|cpu|D_iw [13]))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [11]),
	.datac(\inst|cpu|cpu|D_iw [16]),
	.datad(\inst|cpu|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~8 .lut_mask = 16'h0300;
defparam \inst|cpu|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_ctrl_logic (
// Equation(s):
// \inst|cpu|cpu|D_ctrl_logic~combout  = ((\inst|cpu|cpu|Equal0~7_combout  & (\inst|cpu|cpu|D_iw [12] & \inst|cpu|cpu|Equal0~8_combout ))) # (!\inst|cpu|cpu|D_ctrl_logic~0_combout )

	.dataa(\inst|cpu|cpu|Equal0~7_combout ),
	.datab(\inst|cpu|cpu|D_iw [12]),
	.datac(\inst|cpu|cpu|D_ctrl_logic~0_combout ),
	.datad(\inst|cpu|cpu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_ctrl_logic .lut_mask = 16'h8F0F;
defparam \inst|cpu|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \inst|cpu|cpu|R_ctrl_logic (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_alu_result[11]~7 (
// Equation(s):
// \inst|cpu|cpu|W_alu_result[11]~7_combout  = (\inst|cpu|cpu|R_ctrl_logic~q  & ((\inst|cpu|cpu|E_logic_result[11]~6_combout ))) # (!\inst|cpu|cpu|R_ctrl_logic~q  & (\inst|cpu|cpu|Add1~42_combout ))

	.dataa(\inst|cpu|cpu|R_ctrl_logic~q ),
	.datab(\inst|cpu|cpu|Add1~42_combout ),
	.datac(gnd),
	.datad(\inst|cpu|cpu|E_logic_result[11]~6_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_alu_result[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[11]~7 .lut_mask = 16'hEE44;
defparam \inst|cpu|cpu|W_alu_result[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N27
dffeas \inst|cpu|cpu|W_alu_result[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|W_alu_result[11]~7_combout ),
	.asdata(\inst|cpu|cpu|E_shift_rot_result [11]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cpu|cpu|E_alu_result~0_combout ),
	.sload(\inst|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|src_valid~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  = (\inst|cpu|cpu|W_alu_result [11] & (\inst|mm_interconnect_0|router|Equal0~2_combout  & (\inst|cpu|cpu|W_alu_result [18] & \inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\inst|cpu|cpu|W_alu_result [11]),
	.datab(\inst|mm_interconnect_0|router|Equal0~2_combout ),
	.datac(\inst|cpu|cpu|W_alu_result [18]),
	.datad(\inst|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|src_valid~0 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|cmd_mux_002|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N8
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = (\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  & ((\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) # 
// (\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datab(gnd),
	.datac(\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 16'hFA00;
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N7
dffeas \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N24
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = (\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # ((!\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] 
// & !\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ))))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 16'hC0C4;
defparam \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N25
dffeas \inst|mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ))) # 
// (!\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(\inst|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hE2E2;
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
fiftyfivenm_lcell_comb \inst|mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\inst|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\inst|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 16'h8000;
defparam \inst|mm_interconnect_0|rsp_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
fiftyfivenm_lcell_comb \inst|cpu|cpu|F_iw[5]~29 (
// Equation(s):
// \inst|cpu|cpu|F_iw[5]~29_combout  = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ) # (((\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout  & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (!\inst|cpu|cpu|D_iw[25]~1_combout ))

	.dataa(\inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.datab(\inst|code_memory|the_altsyncram|auto_generated|mux2|result_node[5]~26_combout ),
	.datac(\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\inst|cpu|cpu|D_iw[25]~1_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|F_iw[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|F_iw[5]~29 .lut_mask = 16'hEAFF;
defparam \inst|cpu|cpu|F_iw[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \inst|cpu|cpu|D_iw[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|F_iw[5]~29_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~17 (
// Equation(s):
// \inst|cpu|cpu|Equal0~17_combout  = (!\inst|cpu|cpu|D_iw [5] & (!\inst|cpu|cpu|D_iw [4] & \inst|cpu|cpu|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|D_iw [5]),
	.datac(\inst|cpu|cpu|D_iw [4]),
	.datad(\inst|cpu|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~17 .lut_mask = 16'h0300;
defparam \inst|cpu|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~19 (
// Equation(s):
// \inst|cpu|cpu|Equal0~19_combout  = (!\inst|cpu|cpu|Equal0~17_combout  & (!\inst|cpu|cpu|D_dst_regnum[2]~6_combout  & (!\inst|cpu|cpu|D_dst_regnum[0]~5_combout  & !\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout )))

	.dataa(\inst|cpu|cpu|Equal0~17_combout ),
	.datab(\inst|cpu|cpu|D_dst_regnum[2]~6_combout ),
	.datac(\inst|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.datad(\inst|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~19 .lut_mask = 16'h0001;
defparam \inst|cpu|cpu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \inst|cpu|cpu|D_wr_dst_reg~0_combout  = (!\inst|cpu|cpu|D_iw [4] & ((\inst|cpu|cpu|Equal0~11_combout ) # ((\inst|cpu|cpu|Equal0~12_combout  & !\inst|cpu|cpu|D_iw [5]))))

	.dataa(\inst|cpu|cpu|D_iw [4]),
	.datab(\inst|cpu|cpu|Equal0~12_combout ),
	.datac(\inst|cpu|cpu|D_iw [5]),
	.datad(\inst|cpu|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_wr_dst_reg~0 .lut_mask = 16'h5504;
defparam \inst|cpu|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \inst|cpu|cpu|D_wr_dst_reg~1_combout  = (\inst|cpu|cpu|Equal0~13_combout ) # ((\inst|cpu|cpu|R_ctrl_br_nxt~1_combout ) # (\inst|cpu|cpu|D_wr_dst_reg~0_combout ))

	.dataa(gnd),
	.datab(\inst|cpu|cpu|Equal0~13_combout ),
	.datac(\inst|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datad(\inst|cpu|cpu|D_wr_dst_reg~0_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_wr_dst_reg~1 .lut_mask = 16'hFFFC;
defparam \inst|cpu|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
fiftyfivenm_lcell_comb \inst|cpu|cpu|Equal0~18 (
// Equation(s):
// \inst|cpu|cpu|Equal0~18_combout  = (!\inst|cpu|cpu|Equal0~17_combout  & (!\inst|cpu|cpu|D_dst_regnum[4]~4_combout  & (!\inst|cpu|cpu|D_dst_regnum[1]~3_combout  & \inst|cpu|cpu|D_dst_regnum[4]~2_combout )))

	.dataa(\inst|cpu|cpu|Equal0~17_combout ),
	.datab(\inst|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.datac(\inst|cpu|cpu|D_dst_regnum[1]~3_combout ),
	.datad(\inst|cpu|cpu|D_dst_regnum[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|Equal0~18 .lut_mask = 16'h0100;
defparam \inst|cpu|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
fiftyfivenm_lcell_comb \inst|cpu|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \inst|cpu|cpu|D_wr_dst_reg~2_combout  = (!\inst|cpu|cpu|D_wr_dst_reg~1_combout  & (((\inst|cpu|cpu|D_dst_regnum[3]~7_combout ) # (!\inst|cpu|cpu|Equal0~18_combout )) # (!\inst|cpu|cpu|Equal0~19_combout )))

	.dataa(\inst|cpu|cpu|Equal0~19_combout ),
	.datab(\inst|cpu|cpu|D_dst_regnum[3]~7_combout ),
	.datac(\inst|cpu|cpu|D_wr_dst_reg~1_combout ),
	.datad(\inst|cpu|cpu|Equal0~18_combout ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|D_wr_dst_reg~2 .lut_mask = 16'h0D0F;
defparam \inst|cpu|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \inst|cpu|cpu|R_wr_dst_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|cpu|cpu|D_wr_dst_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \inst|cpu|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \inst|cpu|cpu|W_rf_wren (
// Equation(s):
// \inst|cpu|cpu|W_rf_wren~combout  = (\inst|rst_controller|r_sync_rst~q ) # ((\inst|cpu|cpu|R_wr_dst_reg~q  & \inst|cpu|cpu|W_valid~q ))

	.dataa(\inst|rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(\inst|cpu|cpu|R_wr_dst_reg~q ),
	.datad(\inst|cpu|cpu|W_valid~q ),
	.cin(gnd),
	.combout(\inst|cpu|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|cpu|W_rf_wren .lut_mask = 16'hFAAA;
defparam \inst|cpu|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N1
dffeas \inst|cpu|cpu|d_writedata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|cpu|traffic_light_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \inst|cpu|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N20
fiftyfivenm_lcell_comb \inst|hex_0|data_out[2]~feeder (
// Equation(s):
// \inst|hex_0|data_out[2]~feeder_combout  = \inst|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\inst|hex_0|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hex_0|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|hex_0|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N21
dffeas \inst|hex_0|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\inst|hex_0|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|hex_0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hex_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hex_0|data_out[2] .is_wysiwyg = "true";
defparam \inst|hex_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N16
fiftyfivenm_lcell_comb \inst2|Output[6]~0 (
// Equation(s):
// \inst2|Output[6]~0_combout  = (\inst|hex_0|data_out [2] & ((\inst|hex_0|data_out [3]) # ((\inst|hex_0|data_out [1] & \inst|hex_0|data_out [0])))) # (!\inst|hex_0|data_out [2] & (\inst|hex_0|data_out [1] $ ((!\inst|hex_0|data_out [3]))))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|hex_0|data_out [1]),
	.datac(\inst|hex_0|data_out [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst2|Output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Output[6]~0 .lut_mask = 16'hE9E1;
defparam \inst2|Output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N26
fiftyfivenm_lcell_comb \inst2|Output[5]~1 (
// Equation(s):
// \inst2|Output[5]~1_combout  = (\inst|hex_0|data_out [2] & ((\inst|hex_0|data_out [3]) # ((\inst|hex_0|data_out [1] & \inst|hex_0|data_out [0])))) # (!\inst|hex_0|data_out [2] & ((\inst|hex_0|data_out [1]) # ((!\inst|hex_0|data_out [3] & 
// \inst|hex_0|data_out [0]))))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|hex_0|data_out [1]),
	.datac(\inst|hex_0|data_out [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst2|Output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Output[5]~1 .lut_mask = 16'hEDE4;
defparam \inst2|Output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N28
fiftyfivenm_lcell_comb \inst2|Output[4]~2 (
// Equation(s):
// \inst2|Output[4]~2_combout  = (\inst|hex_0|data_out [0]) # ((\inst|hex_0|data_out [1] & ((\inst|hex_0|data_out [3]))) # (!\inst|hex_0|data_out [1] & (\inst|hex_0|data_out [2])))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|hex_0|data_out [1]),
	.datac(\inst|hex_0|data_out [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst2|Output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Output[4]~2 .lut_mask = 16'hFFE2;
defparam \inst2|Output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N22
fiftyfivenm_lcell_comb \inst2|Output[3]~3 (
// Equation(s):
// \inst2|Output[3]~3_combout  = (\inst|hex_0|data_out [2] & ((\inst|hex_0|data_out [3]) # (\inst|hex_0|data_out [1] $ (!\inst|hex_0|data_out [0])))) # (!\inst|hex_0|data_out [2] & ((\inst|hex_0|data_out [1] & (\inst|hex_0|data_out [3])) # 
// (!\inst|hex_0|data_out [1] & ((\inst|hex_0|data_out [0])))))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|hex_0|data_out [1]),
	.datac(\inst|hex_0|data_out [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst2|Output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Output[3]~3 .lut_mask = 16'hF9E2;
defparam \inst2|Output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N0
fiftyfivenm_lcell_comb \inst2|Output[2]~4 (
// Equation(s):
// \inst2|Output[2]~4_combout  = (\inst|hex_0|data_out [2] & (((\inst|hex_0|data_out [3])))) # (!\inst|hex_0|data_out [2] & (\inst|hex_0|data_out [1] & ((\inst|hex_0|data_out [3]) # (!\inst|hex_0|data_out [0]))))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|hex_0|data_out [1]),
	.datac(\inst|hex_0|data_out [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst2|Output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Output[2]~4 .lut_mask = 16'hE0E4;
defparam \inst2|Output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N10
fiftyfivenm_lcell_comb \inst2|Output[1]~5 (
// Equation(s):
// \inst2|Output[1]~5_combout  = (\inst|hex_0|data_out [2] & ((\inst|hex_0|data_out [3]) # (\inst|hex_0|data_out [1] $ (\inst|hex_0|data_out [0])))) # (!\inst|hex_0|data_out [2] & (\inst|hex_0|data_out [1] & (\inst|hex_0|data_out [3])))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|hex_0|data_out [1]),
	.datac(\inst|hex_0|data_out [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst2|Output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Output[1]~5 .lut_mask = 16'hE2E8;
defparam \inst2|Output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N4
fiftyfivenm_lcell_comb \inst2|Output[0]~6 (
// Equation(s):
// \inst2|Output[0]~6_combout  = (\inst|hex_0|data_out [1] & (((\inst|hex_0|data_out [3])))) # (!\inst|hex_0|data_out [1] & (\inst|hex_0|data_out [2] $ (((!\inst|hex_0|data_out [3] & \inst|hex_0|data_out [0])))))

	.dataa(\inst|hex_0|data_out [2]),
	.datab(\inst|hex_0|data_out [1]),
	.datac(\inst|hex_0|data_out [3]),
	.datad(\inst|hex_0|data_out [0]),
	.cin(gnd),
	.combout(\inst2|Output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Output[0]~6 .lut_mask = 16'hE1E2;
defparam \inst2|Output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
fiftyfivenm_lcell_comb \inst1|Output[6]~0 (
// Equation(s):
// \inst1|Output[6]~0_combout  = (\inst|hex_1|data_out [1] & ((\inst|hex_1|data_out [3]) # ((\inst|hex_1|data_out [0] & \inst|hex_1|data_out [2])))) # (!\inst|hex_1|data_out [1] & (\inst|hex_1|data_out [3] $ (((!\inst|hex_1|data_out [2])))))

	.dataa(\inst|hex_1|data_out [3]),
	.datab(\inst|hex_1|data_out [0]),
	.datac(\inst|hex_1|data_out [1]),
	.datad(\inst|hex_1|data_out [2]),
	.cin(gnd),
	.combout(\inst1|Output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Output[6]~0 .lut_mask = 16'hEAA5;
defparam \inst1|Output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
fiftyfivenm_lcell_comb \inst1|Output[5]~1 (
// Equation(s):
// \inst1|Output[5]~1_combout  = (\inst|hex_1|data_out [0] & ((\inst|hex_1|data_out [1]) # (\inst|hex_1|data_out [3] $ (!\inst|hex_1|data_out [2])))) # (!\inst|hex_1|data_out [0] & ((\inst|hex_1|data_out [2] & (\inst|hex_1|data_out [3])) # 
// (!\inst|hex_1|data_out [2] & ((\inst|hex_1|data_out [1])))))

	.dataa(\inst|hex_1|data_out [3]),
	.datab(\inst|hex_1|data_out [0]),
	.datac(\inst|hex_1|data_out [1]),
	.datad(\inst|hex_1|data_out [2]),
	.cin(gnd),
	.combout(\inst1|Output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Output[5]~1 .lut_mask = 16'hEAF4;
defparam \inst1|Output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
fiftyfivenm_lcell_comb \inst1|Output[4]~2 (
// Equation(s):
// \inst1|Output[4]~2_combout  = (\inst|hex_1|data_out [0]) # ((\inst|hex_1|data_out [1] & (\inst|hex_1|data_out [3])) # (!\inst|hex_1|data_out [1] & ((\inst|hex_1|data_out [2]))))

	.dataa(\inst|hex_1|data_out [3]),
	.datab(\inst|hex_1|data_out [0]),
	.datac(\inst|hex_1|data_out [1]),
	.datad(\inst|hex_1|data_out [2]),
	.cin(gnd),
	.combout(\inst1|Output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Output[4]~2 .lut_mask = 16'hEFEC;
defparam \inst1|Output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
fiftyfivenm_lcell_comb \inst1|Output[3]~3 (
// Equation(s):
// \inst1|Output[3]~3_combout  = (\inst|hex_1|data_out [2] & ((\inst|hex_1|data_out [3]) # (\inst|hex_1|data_out [1] $ (!\inst|hex_1|data_out [0])))) # (!\inst|hex_1|data_out [2] & ((\inst|hex_1|data_out [1] & ((\inst|hex_1|data_out [3]))) # 
// (!\inst|hex_1|data_out [1] & (\inst|hex_1|data_out [0]))))

	.dataa(\inst|hex_1|data_out [1]),
	.datab(\inst|hex_1|data_out [2]),
	.datac(\inst|hex_1|data_out [0]),
	.datad(\inst|hex_1|data_out [3]),
	.cin(gnd),
	.combout(\inst1|Output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Output[3]~3 .lut_mask = 16'hFE94;
defparam \inst1|Output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
fiftyfivenm_lcell_comb \inst1|Output[2]~4 (
// Equation(s):
// \inst1|Output[2]~4_combout  = (\inst|hex_1|data_out [2] & (\inst|hex_1|data_out [3])) # (!\inst|hex_1|data_out [2] & (\inst|hex_1|data_out [1] & ((\inst|hex_1|data_out [3]) # (!\inst|hex_1|data_out [0]))))

	.dataa(\inst|hex_1|data_out [3]),
	.datab(\inst|hex_1|data_out [0]),
	.datac(\inst|hex_1|data_out [1]),
	.datad(\inst|hex_1|data_out [2]),
	.cin(gnd),
	.combout(\inst1|Output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Output[2]~4 .lut_mask = 16'hAAB0;
defparam \inst1|Output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
fiftyfivenm_lcell_comb \inst1|Output[1]~5 (
// Equation(s):
// \inst1|Output[1]~5_combout  = (\inst|hex_1|data_out [2] & ((\inst|hex_1|data_out [3]) # (\inst|hex_1|data_out [1] $ (\inst|hex_1|data_out [0])))) # (!\inst|hex_1|data_out [2] & (\inst|hex_1|data_out [1] & ((\inst|hex_1|data_out [3]))))

	.dataa(\inst|hex_1|data_out [1]),
	.datab(\inst|hex_1|data_out [0]),
	.datac(\inst|hex_1|data_out [2]),
	.datad(\inst|hex_1|data_out [3]),
	.cin(gnd),
	.combout(\inst1|Output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Output[1]~5 .lut_mask = 16'hFA60;
defparam \inst1|Output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
fiftyfivenm_lcell_comb \inst1|Output[0]~6 (
// Equation(s):
// \inst1|Output[0]~6_combout  = (\inst|hex_1|data_out [1] & (((\inst|hex_1|data_out [3])))) # (!\inst|hex_1|data_out [1] & (\inst|hex_1|data_out [2] $ (((\inst|hex_1|data_out [0] & !\inst|hex_1|data_out [3])))))

	.dataa(\inst|hex_1|data_out [1]),
	.datab(\inst|hex_1|data_out [0]),
	.datac(\inst|hex_1|data_out [3]),
	.datad(\inst|hex_1|data_out [2]),
	.cin(gnd),
	.combout(\inst1|Output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Output[0]~6 .lut_mask = 16'hF1A4;
defparam \inst1|Output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
