   1                             		.file	"r_glcdc_rx_pinset.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.R_GLCDC_PinSet,"ax",@progbits
   5                             		.global	_R_GLCDC_PinSet
   7                             	_R_GLCDC_PinSet:
   8                             	.LFB3:
   9                             		.file 1 "../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c"
   1:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** /**************************************************************************************************
   2:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * DISCLAIMER
   3:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * This software is supplied by Renesas Electronics Corporation and is only intended for use with Re
   4:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * No other uses are authorized. This software is owned by Renesas Electronics Corporation and is pr
   5:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * applicable laws, including copyright laws. 
   6:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHE
   7:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULA
   8:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED N
   9:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE 
  10:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, E
  11:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  12:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Renesas reserves the right, without notice, to make changes to this software and to discontinue t
  13:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * of this software. By using this software, you agree to the additional terms and conditions found 
  14:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * following link:
  15:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * http://www.renesas.com/disclaimer
  16:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** *
  17:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Copyright (C) 2025 Renesas Electronics Corporation. All rights reserved.
  18:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** ***************************************************************************************************
  19:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** /**************************************************************************************************
  20:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * File Name    : r_glcdc_rx_pinset.c
  21:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Version      : 1.0.2
  22:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Device(s)    : R5F572NNDxFP
  23:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Tool-Chain   : RXC toolchain
  24:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Description  : Setting of port and mpc registers
  25:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** ***************************************************************************************************
  26:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  27:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** /**************************************************************************************************
  28:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** Includes
  29:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** ***************************************************************************************************
  30:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** #include "r_glcdc_rx_pinset.h"
  31:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** #include "platform.h"
  32:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  33:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** /**************************************************************************************************
  34:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** Global variables and functions
  35:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** ***************************************************************************************************
  36:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** /**************************************************************************************************
  37:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Function Name: R_GLCDC_PinSet
  38:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Description  : This function initializes pins for r_glcdc_rx module
  39:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Arguments    : none
  40:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** * Return Value : none
  41:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** ***************************************************************************************************
  42:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** void R_GLCDC_PinSet()
  43:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** {
  10                             		.loc 1 43 1 view -0
  44:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     R_BSP_RegisterProtectDisable(BSP_REG_PROTECT_MPC);
  11                             		.loc 1 44 5 view .LVU1
  12 0000 66 31                   		mov.L	#3, r1
  13 0002 05 00 00 00             		bsr	_R_BSP_RegisterProtectDisable
  14                             	.LVL0:
  45:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  46:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_CLK pin */
  47:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PB5PFS.BYTE = 0x25U;
  15                             		.loc 1 47 5 view .LVU2
  16                             		.loc 1 47 21 is_stmt 0 view .LVU3
  17 0006 FB 5E 00 C1 08          		mov.L	#0x8c100, r5
  18 000b F9 54 9D 25             		mov.B	#37, 157[r5]
  48:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTB.PMR.BIT.B5 = 1U;
  19                             		.loc 1 48 5 is_stmt 1 view .LVU4
  20                             		.loc 1 48 22 is_stmt 0 view .LVU5
  21 000f FB 4E 0B C0 08          		mov.L	#0x8c00b, r4
  22 0014 CD 43 60                		mov.B	96[r4], r3
  23 0017 78 53                   		bset	#5, r3
  24 0019 C7 43 60                		mov.B	r3, 96[r4]
  49:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  50:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_TCON2 pin */
  51:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PB2PFS.BYTE = 0x25U;
  25                             		.loc 1 51 5 is_stmt 1 view .LVU6
  26                             		.loc 1 51 21 is_stmt 0 view .LVU7
  27 001c F9 54 9A 25             		mov.B	#37, 154[r5]
  52:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTB.PMR.BIT.B2 = 1U;
  28                             		.loc 1 52 5 is_stmt 1 view .LVU8
  29                             		.loc 1 52 22 is_stmt 0 view .LVU9
  30 0020 CD 43 60                		mov.B	96[r4], r3
  31 0023 78 23                   		bset	#2, r3
  32 0025 C7 43 60                		mov.B	r3, 96[r4]
  53:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  54:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA0 pin */
  55:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PB0PFS.BYTE = 0x25U;
  33                             		.loc 1 55 5 is_stmt 1 view .LVU10
  34                             		.loc 1 55 21 is_stmt 0 view .LVU11
  35 0028 F9 54 98 25             		mov.B	#37, 152[r5]
  56:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTB.PMR.BIT.B0 = 1U;
  36                             		.loc 1 56 5 is_stmt 1 view .LVU12
  37                             		.loc 1 56 22 is_stmt 0 view .LVU13
  38 002c CD 43 60                		mov.B	96[r4], r3
  39 002f 78 03                   		bset	#0, r3
  40 0031 C7 43 60                		mov.B	r3, 96[r4]
  57:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  58:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA1 pin */
  59:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA7PFS.BYTE = 0x25U;
  41                             		.loc 1 59 5 is_stmt 1 view .LVU14
  42                             		.loc 1 59 21 is_stmt 0 view .LVU15
  43 0034 F9 54 97 25             		mov.B	#37, 151[r5]
  60:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B7 = 1U;
  44                             		.loc 1 60 5 is_stmt 1 view .LVU16
  45                             		.loc 1 60 22 is_stmt 0 view .LVU17
  46 0038 FB 4E 0A C0 08          		mov.L	#0x8c00a, r4
  47 003d CD 43 60                		mov.B	96[r4], r3
  48 0040 78 73                   		bset	#7, r3
  49 0042 C7 43 60                		mov.B	r3, 96[r4]
  61:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  62:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA2 pin */
  63:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA6PFS.BYTE = 0x25U;
  50                             		.loc 1 63 5 is_stmt 1 view .LVU18
  51                             		.loc 1 63 21 is_stmt 0 view .LVU19
  52 0045 F9 54 96 25             		mov.B	#37, 150[r5]
  64:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B6 = 1U;
  53                             		.loc 1 64 5 is_stmt 1 view .LVU20
  54                             		.loc 1 64 22 is_stmt 0 view .LVU21
  55 0049 CD 43 60                		mov.B	96[r4], r3
  56 004c 78 63                   		bset	#6, r3
  57 004e C7 43 60                		mov.B	r3, 96[r4]
  65:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  66:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA3 pin */
  67:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA5PFS.BYTE = 0x25U;
  58                             		.loc 1 67 5 is_stmt 1 view .LVU22
  59                             		.loc 1 67 21 is_stmt 0 view .LVU23
  60 0051 F9 54 95 25             		mov.B	#37, 149[r5]
  68:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B5 = 1U;
  61                             		.loc 1 68 5 is_stmt 1 view .LVU24
  62                             		.loc 1 68 22 is_stmt 0 view .LVU25
  63 0055 CD 43 60                		mov.B	96[r4], r3
  64 0058 78 53                   		bset	#5, r3
  65 005a C7 43 60                		mov.B	r3, 96[r4]
  69:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  70:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA4 pin */
  71:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA4PFS.BYTE = 0x25U;
  66                             		.loc 1 71 5 is_stmt 1 view .LVU26
  67                             		.loc 1 71 21 is_stmt 0 view .LVU27
  68 005d F9 54 94 25             		mov.B	#37, 148[r5]
  72:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B4 = 1U;
  69                             		.loc 1 72 5 is_stmt 1 view .LVU28
  70                             		.loc 1 72 22 is_stmt 0 view .LVU29
  71 0061 CD 43 60                		mov.B	96[r4], r3
  72 0064 78 43                   		bset	#4, r3
  73 0066 C7 43 60                		mov.B	r3, 96[r4]
  73:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  74:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA5 pin */
  75:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA3PFS.BYTE = 0x25U;
  74                             		.loc 1 75 5 is_stmt 1 view .LVU30
  75                             		.loc 1 75 21 is_stmt 0 view .LVU31
  76 0069 F9 54 93 25             		mov.B	#37, 147[r5]
  76:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B3 = 1U;
  77                             		.loc 1 76 5 is_stmt 1 view .LVU32
  78                             		.loc 1 76 22 is_stmt 0 view .LVU33
  79 006d CD 43 60                		mov.B	96[r4], r3
  80 0070 78 33                   		bset	#3, r3
  81 0072 C7 43 60                		mov.B	r3, 96[r4]
  77:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  78:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA6 pin */
  79:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA2PFS.BYTE = 0x25U;
  82                             		.loc 1 79 5 is_stmt 1 view .LVU34
  83                             		.loc 1 79 21 is_stmt 0 view .LVU35
  84 0075 F9 54 92 25             		mov.B	#37, 146[r5]
  80:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B2 = 1U;
  85                             		.loc 1 80 5 is_stmt 1 view .LVU36
  86                             		.loc 1 80 22 is_stmt 0 view .LVU37
  87 0079 CD 43 60                		mov.B	96[r4], r3
  88 007c 78 23                   		bset	#2, r3
  89 007e C7 43 60                		mov.B	r3, 96[r4]
  81:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  82:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA7 pin */
  83:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA1PFS.BYTE = 0x25U;
  90                             		.loc 1 83 5 is_stmt 1 view .LVU38
  91                             		.loc 1 83 21 is_stmt 0 view .LVU39
  92 0081 F9 54 91 25             		mov.B	#37, 145[r5]
  84:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B1 = 1U;
  93                             		.loc 1 84 5 is_stmt 1 view .LVU40
  94                             		.loc 1 84 22 is_stmt 0 view .LVU41
  95 0085 CD 43 60                		mov.B	96[r4], r3
  96 0088 78 13                   		bset	#1, r3
  97 008a C7 43 60                		mov.B	r3, 96[r4]
  85:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  86:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA8 pin */
  87:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PA0PFS.BYTE = 0x25U;
  98                             		.loc 1 87 5 is_stmt 1 view .LVU42
  99                             		.loc 1 87 21 is_stmt 0 view .LVU43
 100 008d F9 54 90 25             		mov.B	#37, 144[r5]
  88:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTA.PMR.BIT.B0 = 1U;
 101                             		.loc 1 88 5 is_stmt 1 view .LVU44
 102                             		.loc 1 88 22 is_stmt 0 view .LVU45
 103 0091 CD 43 60                		mov.B	96[r4], r3
 104 0094 78 03                   		bset	#0, r3
 105 0096 C7 43 60                		mov.B	r3, 96[r4]
  89:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  90:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA9 pin */
  91:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PE7PFS.BYTE = 0x25U;
 106                             		.loc 1 91 5 is_stmt 1 view .LVU46
 107                             		.loc 1 91 21 is_stmt 0 view .LVU47
 108 0099 F9 54 B7 25             		mov.B	#37, 183[r5]
  92:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTE.PMR.BIT.B7 = 1U;
 109                             		.loc 1 92 5 is_stmt 1 view .LVU48
 110                             		.loc 1 92 22 is_stmt 0 view .LVU49
 111 009d FB 4E 0E C0 08          		mov.L	#0x8c00e, r4
 112 00a2 CD 43 60                		mov.B	96[r4], r3
 113 00a5 78 73                   		bset	#7, r3
 114 00a7 C7 43 60                		mov.B	r3, 96[r4]
  93:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  94:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA10 pin */
  95:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PE6PFS.BYTE = 0x25U;
 115                             		.loc 1 95 5 is_stmt 1 view .LVU50
 116                             		.loc 1 95 21 is_stmt 0 view .LVU51
 117 00aa F9 54 B6 25             		mov.B	#37, 182[r5]
  96:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTE.PMR.BIT.B6 = 1U;
 118                             		.loc 1 96 5 is_stmt 1 view .LVU52
 119                             		.loc 1 96 22 is_stmt 0 view .LVU53
 120 00ae CD 43 60                		mov.B	96[r4], r3
 121 00b1 78 63                   		bset	#6, r3
 122 00b3 C7 43 60                		mov.B	r3, 96[r4]
  97:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
  98:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA11 pin */
  99:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PE5PFS.BYTE = 0x25U;
 123                             		.loc 1 99 5 is_stmt 1 view .LVU54
 124                             		.loc 1 99 21 is_stmt 0 view .LVU55
 125 00b6 F9 54 B5 25             		mov.B	#37, 181[r5]
 100:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTE.PMR.BIT.B5 = 1U;
 126                             		.loc 1 100 5 is_stmt 1 view .LVU56
 127                             		.loc 1 100 22 is_stmt 0 view .LVU57
 128 00ba CD 43 60                		mov.B	96[r4], r3
 129 00bd 78 53                   		bset	#5, r3
 130 00bf C7 43 60                		mov.B	r3, 96[r4]
 101:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
 102:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA12 pin */
 103:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PE4PFS.BYTE = 0x25U;
 131                             		.loc 1 103 5 is_stmt 1 view .LVU58
 132                             		.loc 1 103 21 is_stmt 0 view .LVU59
 133 00c2 F9 54 B4 25             		mov.B	#37, 180[r5]
 104:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTE.PMR.BIT.B4 = 1U;
 134                             		.loc 1 104 5 is_stmt 1 view .LVU60
 135                             		.loc 1 104 22 is_stmt 0 view .LVU61
 136 00c6 CD 43 60                		mov.B	96[r4], r3
 137 00c9 78 43                   		bset	#4, r3
 138 00cb C7 43 60                		mov.B	r3, 96[r4]
 105:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
 106:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA13 pin */
 107:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PE3PFS.BYTE = 0x25U;
 139                             		.loc 1 107 5 is_stmt 1 view .LVU62
 140                             		.loc 1 107 21 is_stmt 0 view .LVU63
 141 00ce F9 54 B3 25             		mov.B	#37, 179[r5]
 108:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTE.PMR.BIT.B3 = 1U;
 142                             		.loc 1 108 5 is_stmt 1 view .LVU64
 143                             		.loc 1 108 22 is_stmt 0 view .LVU65
 144 00d2 CD 43 60                		mov.B	96[r4], r3
 145 00d5 78 33                   		bset	#3, r3
 146 00d7 C7 43 60                		mov.B	r3, 96[r4]
 109:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
 110:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA14 pin */
 111:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PE2PFS.BYTE = 0x25U;
 147                             		.loc 1 111 5 is_stmt 1 view .LVU66
 148                             		.loc 1 111 21 is_stmt 0 view .LVU67
 149 00da F9 54 B2 25             		mov.B	#37, 178[r5]
 112:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTE.PMR.BIT.B2 = 1U;
 150                             		.loc 1 112 5 is_stmt 1 view .LVU68
 151                             		.loc 1 112 22 is_stmt 0 view .LVU69
 152 00de CD 43 60                		mov.B	96[r4], r3
 153 00e1 78 23                   		bset	#2, r3
 154 00e3 C7 43 60                		mov.B	r3, 96[r4]
 113:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
 114:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     /* Set LCD_DATA15 pin */
 115:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     MPC.PE1PFS.BYTE = 0x25U;
 155                             		.loc 1 115 5 is_stmt 1 view .LVU70
 156                             		.loc 1 115 21 is_stmt 0 view .LVU71
 157 00e6 F9 54 B1 25             		mov.B	#37, 177[r5]
 116:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     PORTE.PMR.BIT.B1 = 1U;
 158                             		.loc 1 116 5 is_stmt 1 view .LVU72
 159                             		.loc 1 116 22 is_stmt 0 view .LVU73
 160 00ea CD 45 60                		mov.B	96[r4], r5
 161 00ed 78 15                   		bset	#1, r5
 162 00ef C7 45 60                		mov.B	r5, 96[r4]
 117:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** 
 118:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c ****     R_BSP_RegisterProtectEnable(BSP_REG_PROTECT_MPC);
 163                             		.loc 1 118 5 is_stmt 1 view .LVU74
 164 00f2 66 31                   		mov.L	#3, r1
 165 00f4 05 00 00 00             		bsr	_R_BSP_RegisterProtectEnable
 166                             	.LVL1:
 119:../src/smc_gen/r_pincfg/r_glcdc_rx_pinset.c **** }
 167                             		.loc 1 119 1 is_stmt 0 view .LVU75
 168 00f8 02                      		rts
 169                             	.LFE3:
 197                             	.Letext0:
 198                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 199                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 200                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 201                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 202                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 203                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 204                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 205                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 206                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
 207                             		.file 11 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/r_bsp_c
