<stg><name>sobel</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="2" to="3">
<condition id="81">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="2">
<condition id="148">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="6">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="7" to="8">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="9" to="10">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="10" to="11">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="12">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="13" to="14">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="14" to="15">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="15" to="16">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="16" to="17">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="17" to="18">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="18" to="19">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="19" to="20">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="20" to="21">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="21" to="22">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="22" to="23">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="23" to="24">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="24" to="25">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="25" to="26">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="26" to="27">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="27" to="28">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="28" to="29">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="29" to="30">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="30" to="31">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="31" to="32">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="32" to="33">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="33" to="34">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="34" to="35">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="35" to="36">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="36" to="37">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="37" to="38">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="38" to="39">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="39" to="40">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="40" to="41">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="41" to="42">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="42" to="43">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="43" to="44">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="44" to="45">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="45" to="46">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="46" to="47">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="47" to="48">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="48" to="49">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="49" to="50">
<condition id="130">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="49" to="57">
<condition id="129">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="50" to="51">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="51" to="52">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="52" to="53">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="53" to="54">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="54" to="55">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="55" to="56">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="56" to="3">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="57" to="58">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="58" to="59">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="59" to="60">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="60" to="61">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="61" to="62">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="62" to="56">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
meminst6.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_BUNDLE), !map !472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
meminst6.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_BUNDLE), !map !478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst6.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst6.preheader:3  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst6.preheader:4  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst6.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst6.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [13 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst6.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst6.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [14 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst6.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle7, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
meminst6.preheader:10  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %j = phi i10 [ %j_1, %5 ], [ 1, %meminst6.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %j, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1022, i64 1022, i64 1022) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %6, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i10 [ %i_1, %4 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1022, i64 1022, i64 1022) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  %tmp = call fastcc i32 @convolution2D(i10 %i, i10 %j, i8* %INPUT_BUNDLE, i32 %input_read, [9 x i32]* nocapture @horiz_operator)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %j_1 = add i10 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  %tmp = call fastcc i32 @convolution2D(i10 %i, i10 %j, i8* %INPUT_BUNDLE, i32 %input_read, [9 x i32]* nocapture @horiz_operator)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="32" op_5_bw="32">
<![CDATA[
:2  %tmp_1 = call fastcc i32 @convolution2D(i10 %i, i10 %j, i8* %INPUT_BUNDLE, i32 %input_read, [9 x i32]* nocapture @vert_operator)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = mul nsw i32 %tmp, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="32" op_5_bw="32">
<![CDATA[
:2  %tmp_1 = call fastcc i32 @convolution2D(i10 %i, i10 %j, i8* %INPUT_BUNDLE, i32 %input_read, [9 x i32]* nocapture @vert_operator)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5 = mul nsw i32 %tmp_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = mul nsw i32 %tmp, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5 = mul nsw i32 %tmp_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = mul nsw i32 %tmp, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5 = mul nsw i32 %tmp_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = add nsw i32 %tmp_5, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:5  %p = sitofp i32 %tmp_6 to double

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:5  %p = sitofp i32 %tmp_6 to double

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:5  %p = sitofp i32 %tmp_6 to double

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:5  %p = sitofp i32 %tmp_6 to double

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="101" st_id="14" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:5  %p = sitofp i32 %tmp_6 to double

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:5  %p = sitofp i32 %tmp_6 to double

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="103" st_id="16" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="104" st_id="17" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="105" st_id="18" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="106" st_id="19" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="107" st_id="20" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="108" st_id="21" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="109" st_id="22" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="110" st_id="23" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="111" st_id="24" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="112" st_id="25" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="113" st_id="26" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="114" st_id="27" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="115" st_id="28" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="116" st_id="29" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="117" st_id="30" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="118" st_id="31" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="119" st_id="32" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="120" st_id="33" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="121" st_id="34" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="122" st_id="35" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="123" st_id="36" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="124" st_id="37" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="125" st_id="38" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="126" st_id="39" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="127" st_id="40" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="128" st_id="41" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="129" st_id="42" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="130" st_id="43" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="131" st_id="44" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="132" st_id="45" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="133" st_id="46" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %x_assign = call double @llvm.sqrt.f64(double %p)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="134" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
:7  %p_Val2_1 = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="135" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="136" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="137" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="52" op_0_bw="64">
<![CDATA[
:10  %loc_V_1 = trunc i64 %p_Val2_1 to i52

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="138" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="11">
<![CDATA[
:13  %tmp_i_i_i_i_cast1 = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast1"/></StgValue>
</operation>

<operation id="139" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast1

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="140" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:15  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="141" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:16  %tmp_4_i_i_i = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_4_i_i_i"/></StgValue>
</operation>

<operation id="142" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="11">
<![CDATA[
:17  %tmp_4_i_i_i_cast = sext i11 %tmp_4_i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_4_i_i_i_cast"/></StgValue>
</operation>

<operation id="143" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:18  %sh_assign_1 = select i1 %isNeg, i12 %tmp_4_i_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="144" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:11  %tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="145" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="137" op_0_bw="54">
<![CDATA[
:12  %tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="146" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
:19  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="147" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="137" op_0_bw="32">
<![CDATA[
:20  %tmp_5_i_i_i = zext i32 %sh_assign_1_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i"/></StgValue>
</operation>

<operation id="148" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="54" op_0_bw="32">
<![CDATA[
:21  %tmp_5_i_i_i_cast = zext i32 %sh_assign_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i_cast"/></StgValue>
</operation>

<operation id="149" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:22  %tmp_6_i_i_i = lshr i54 %tmp_i_i_i, %tmp_5_i_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_6_i_i_i"/></StgValue>
</operation>

<operation id="150" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:23  %tmp_7_i_i_i = shl i137 %tmp_i_i_i_cast, %tmp_5_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i_i"/></StgValue>
</operation>

<operation id="151" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
:24  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_6_i_i_i, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="152" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="1">
<![CDATA[
:25  %tmp_4 = zext i1 %tmp_10 to i31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="153" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_7_i_i_i, i32 53, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="154" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:27  %p_Val2_3 = select i1 %isNeg, i31 %tmp_4, i31 %tmp_7

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="155" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="31">
<![CDATA[
:28  %tmp_9_i_i_i = zext i31 %p_Val2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_9_i_i_i"/></StgValue>
</operation>

<operation id="156" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_12_i_i_i = sub nsw i32 0, %tmp_9_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_12_i_i_i"/></StgValue>
</operation>

<operation id="157" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %p_Val2_s = select i1 %p_Result_s, i32 %tmp_12_i_i_i, i32 %tmp_9_i_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="158" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_11 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="159" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:32  %icmp = icmp sgt i24 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="160" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33  br i1 %icmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
:0  %tmp_12 = trunc i32 %p_Val2_s to i8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="162" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
:1  %sum3 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i, i10 %j)

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="163" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="20">
<![CDATA[
:2  %sum3_cast = zext i20 %sum3 to i32

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="164" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %output4_sum = add i32 %output_read, %sum3_cast

]]></Node>
<StgValue><ssdm name="output4_sum"/></StgValue>
</operation>

<operation id="165" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:4  %OUTPUT_BUNDLE_addr_1 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  %sum = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i, i10 %j)

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="167" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="20">
<![CDATA[
:1  %sum_cast = zext i20 %sum to i32

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="168" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %output4_sum5 = add i32 %sum_cast, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum5"/></StgValue>
</operation>

<operation id="169" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:3  %OUTPUT_BUNDLE_addr = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum5

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="170" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:5  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="171" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1, i8 %tmp_12, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="172" st_id="52" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="173" st_id="53" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="174" st_id="54" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="175" st_id="55" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="176" st_id="56" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>

<operation id="177" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="56" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>

<operation id="179" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %i_1 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="181" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="182" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %OUTPUT_BUNDLE_addr_r = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="183" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i8 -1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="184" st_id="59" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="185" st_id="60" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="186" st_id="61" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="187" st_id="62" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
