#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Sep 21 15:38:50 2025
# Process ID         : 15812
# Current directory  : D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.runs/synth_1
# Command line       : vivado.exe -log RISCV_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_test_top.tcl
# Log file           : D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.runs/synth_1/RISCV_test_top.vds
# Journal file       : D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.runs/synth_1\vivado.jou
# Running On         : DESKTOP-UR0PACQ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i3-1115G4 @ 3.00GHz
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 8311 MB
# Swap memory        : 7247 MB
# Total Virtual      : 15559 MB
# Available Virtual  : 2776 MB
#-----------------------------------------------------------
source RISCV_test_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 388.680 ; gain = 88.809
Command: synth_design -top RISCV_test_top -part xc7a200tsbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 17892
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 867.238 ; gain = 475.617
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'e_irq', assumed default net type 'wire' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:184]
INFO: [Synth 8-11241] undeclared symbol 't_irq', assumed default net type 'wire' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:185]
INFO: [Synth 8-11241] undeclared symbol 's_irq', assumed default net type 'wire' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:186]
INFO: [Synth 8-11241] undeclared symbol 'mcountinhibit', assumed default net type 'wire' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:531]
INFO: [Synth 8-11241] undeclared symbol 'ms_riscv32_mp_dmwr_req_out', assumed default net type 'wire' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/store_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'RISCV_test_top' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'RISCV_32I_TOP' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_32I_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-226] default block is never used [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/pc.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'Reg_bank_1' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/Reg_bank_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Reg_bank_1' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/Reg_bank_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'instruction_mux' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/instruction_mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mux' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/instruction_mux.v:7]
INFO: [Synth 8-6157] synthesizing module 'imm_generetor' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/imm_generetor.v:10]
INFO: [Synth 8-226] default block is never used [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/imm_generetor.v:33]
INFO: [Synth 8-6155] done synthesizing module 'imm_generetor' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/imm_generetor.v:10]
INFO: [Synth 8-6157] synthesizing module 'imm_adder' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/imm_adder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imm_adder' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/imm_adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/branch_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/branch_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'msrv32_integer_file' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_integer_file.v:10]
INFO: [Synth 8-6155] done synthesizing module 'msrv32_integer_file' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_integer_file.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_enable_gen' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/write_enable_gen.v:11]
INFO: [Synth 8-6155] done synthesizing module 'write_enable_gen' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/write_enable_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'msrv32_decoder' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'msrv32_decoder' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_decoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'machine_control' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/machine_control.v:16]
INFO: [Synth 8-226] default block is never used [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/machine_control.v:124]
INFO: [Synth 8-6155] done synthesizing module 'machine_control' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/machine_control.v:16]
INFO: [Synth 8-6157] synthesizing module 'msrv32_csr_file' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:21]
INFO: [Synth 8-6157] synthesizing module 'data_wr_mux_unit' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:417]
INFO: [Synth 8-6155] done synthesizing module 'data_wr_mux_unit' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:417]
INFO: [Synth 8-6157] synthesizing module 'csr_data_mux_unit' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:348]
INFO: [Synth 8-6155] done synthesizing module 'csr_data_mux_unit' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:348]
INFO: [Synth 8-6157] synthesizing module 'mstatus_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:245]
INFO: [Synth 8-6155] done synthesizing module 'mstatus_reg' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:245]
INFO: [Synth 8-6157] synthesizing module 'misa_and_pre_data' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:694]
INFO: [Synth 8-6155] done synthesizing module 'misa_and_pre_data' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:694]
INFO: [Synth 8-6157] synthesizing module 'mie_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:628]
INFO: [Synth 8-6155] done synthesizing module 'mie_reg' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:628]
INFO: [Synth 8-6157] synthesizing module 'mtvec_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:309]
INFO: [Synth 8-6155] done synthesizing module 'mtvec_reg' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:309]
INFO: [Synth 8-6157] synthesizing module 'mepc_and_mscratch_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:590]
INFO: [Synth 8-6155] done synthesizing module 'mepc_and_mscratch_reg' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:590]
INFO: [Synth 8-6157] synthesizing module 'mcause_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:550]
INFO: [Synth 8-6155] done synthesizing module 'mcause_reg' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:550]
INFO: [Synth 8-6157] synthesizing module 'mip_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:663]
INFO: [Synth 8-6155] done synthesizing module 'mip_reg' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:663]
INFO: [Synth 8-6157] synthesizing module 'mtval_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:281]
INFO: [Synth 8-6155] done synthesizing module 'mtval_reg' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:281]
INFO: [Synth 8-6157] synthesizing module 'machine_counter_setup' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:520]
INFO: [Synth 8-6155] done synthesizing module 'machine_counter_setup' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:520]
INFO: [Synth 8-6157] synthesizing module 'machine_counter' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:441]
INFO: [Synth 8-6155] done synthesizing module 'machine_counter' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:441]
INFO: [Synth 8-6155] done synthesizing module 'msrv32_csr_file' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'csr_uimm_in' does not match port width (5) of module 'msrv32_csr_file' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_32I_TOP.v:254]
INFO: [Synth 8-6157] synthesizing module 'msrv32_reg_block2' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_reg_block2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'msrv32_reg_block2' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_reg_block2.v:3]
INFO: [Synth 8-6157] synthesizing module 'store_unit' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/store_unit.v:15]
INFO: [Synth 8-6155] done synthesizing module 'store_unit' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/store_unit.v:15]
INFO: [Synth 8-6157] synthesizing module 'load_unit' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/load_unit.v:8]
INFO: [Synth 8-226] default block is never used [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/load_unit.v:25]
INFO: [Synth 8-226] default block is never used [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/load_unit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'load_unit' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/load_unit.v:8]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/ALU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/ALU.v:6]
INFO: [Synth 8-6157] synthesizing module 'wb_mux_sel_unit' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/wb_mux_sel_unit.v:7]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux_sel_unit' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/wb_mux_sel_unit.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_32I_TOP.v:386]
INFO: [Synth 8-6157] synthesizing module 'fwrite_file1' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:4]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:172]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:177]
WARNING: [Synth 8-11581] system task call 'fclose' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:179]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:211]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:215]
WARNING: [Synth 8-11581] system task call 'fclose' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:218]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:222]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:226]
WARNING: [Synth 8-11581] system task call 'fclose' not supported [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:229]
INFO: [Synth 8-6155] done synthesizing module 'fwrite_file1' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v:4]
WARNING: [Synth 8-689] width (3) of port connection 'funct3_in' does not match port width (2) of module 'fwrite_file1' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_32I_TOP.v:397]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_32I_TOP' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_32I_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'I_cache' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:132]
INFO: [Synth 8-3876] $readmem data file 'D:/verilog_11/project_15RISC_V_3Stage_Final/memory.hex' is read successfully [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:145]
INFO: [Synth 8-6155] done synthesizing module 'I_cache' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:132]
INFO: [Synth 8-6157] synthesizing module 'D_cache' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:87]
INFO: [Synth 8-3876] $readmem data file 'D:/verilog_11/project_15RISC_V_3Stage_Final/memory.hex' is read successfully [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:104]
INFO: [Synth 8-6155] done synthesizing module 'D_cache' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:87]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_test_top' (0#1) [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v:2]
WARNING: [Synth 8-3848] Net mcountinhibit_out in module/entity machine_counter_setup does not have driver. [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:523]
WARNING: [Synth 8-3848] Net e_irq in module/entity msrv32_csr_file does not have driver. [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:184]
WARNING: [Synth 8-3848] Net t_irq in module/entity msrv32_csr_file does not have driver. [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:185]
WARNING: [Synth 8-3848] Net s_irq in module/entity msrv32_csr_file does not have driver. [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v:186]
WARNING: [Synth 8-6014] Unused sequential element byte_reg was removed.  [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/load_unit.v:30]
WARNING: [Synth 8-6014] Unused sequential element half_word_reg was removed.  [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/load_unit.v:55]
WARNING: [Synth 8-7129] Port addr[31] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module D_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module I_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_en in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_add[4] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_add[3] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_add[2] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_add[1] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_add[0] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[7] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[6] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[5] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[4] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[3] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[2] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_load in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_store in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_unsignned_in in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_size_in[1] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_size_in[0] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[31] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[30] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[29] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[28] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[27] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[26] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[25] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[24] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[23] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[22] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[21] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[20] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[19] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[18] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[17] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[16] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[15] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[14] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[13] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[12] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[11] in module fwrite_file1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_radd[10] in module fwrite_file1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.215 ; gain = 660.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1052.215 ; gain = 660.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-2
INFO: [Device 21-403] Loading part xc7a200tsbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1052.215 ; gain = 660.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'machine_control'
WARNING: [Synth 8-327] inferring latch for variable 'iadder_out_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/pc.v:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                             0001 |                               00
         STATE_OPERATING |                             0010 |                               01
        STATE_TRAP_TAKEN |                             0100 |                               10
       STATE_TRAP_RETURN |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'machine_control'
WARNING: [Synth 8-327] inferring latch for variable 'i_or_e_out_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/machine_control.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'cause_out_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/machine_control.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'ms_ricv32_mp_dmwr_req_out_reg' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/store_unit.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.215 ; gain = 660.594
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 44    
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---RAMs : 
	            2048K Bit	(65536 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   6 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 17    
	   4 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 58    
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6851] RAM (data_mem/mem_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-3332] Sequential element (ms_ricv32_mp_dmwr_req_out_reg) is unused and will be removed from module store_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 1562.969 ; gain = 1171.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+---------------------+---------------+----------------+
|Module Name    | RTL Object          | Depth x Width | Implemented As | 
+---------------+---------------------+---------------+----------------+
|RISCV_test_top | instr_mem/rdata_reg | 32768x32      | Block RAM      | 
+---------------+---------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+------------------+-----------+----------------------+-------------------+
|Module Name    | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+---------------+------------------+-----------+----------------------+-------------------+
|RISCV_test_top | data_mem/mem_reg | Implied   | 64 K x 32            | RAM256X1S x 8192  | 
+---------------+------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 1562.969 ; gain = 1171.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------+------------------+-----------+----------------------+-------------------+
|Module Name    | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+---------------+------------------+-----------+----------------------+-------------------+
|RISCV_test_top | data_mem/mem_reg | Implied   | 64 K x 32            | RAM256X1S x 8192  | 
+---------------+------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (RISCV_32I_TOP_inst/pc11/iadder_out_reg[0]) is unused and will be removed from module RISCV_test_top.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance instr_mem/rdata_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1566.891 ; gain = 1175.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1575.590 ; gain = 1183.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1575.590 ; gain = 1183.969
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RISCV_32I_TOP_inst/md1/is_xor with 1st driver pin 'alu_opcode_reg_out[3]_i_2/O' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_decoder.v:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RISCV_32I_TOP_inst/md1/is_xor with 2nd driver pin 'alu_opcode_reg_out[3]_i_3/O' [D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_decoder.v:35]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 1575.590 ; gain = 1183.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:44 . Memory (MB): peak = 1575.590 ; gain = 1183.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:44 . Memory (MB): peak = 1577.484 ; gain = 1185.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:44 . Memory (MB): peak = 1577.484 ; gain = 1185.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |   150|
|3     |LUT1      |     1|
|4     |LUT2      |    32|
|5     |LUT3      |   131|
|6     |LUT4      |  6903|
|7     |LUT5      |   597|
|8     |LUT6      | 10313|
|9     |MUXF7     |  1503|
|10    |MUXF8     |   732|
|11    |RAM256X1S |  8192|
|12    |RAMB36E1  |    32|
|13    |FDCE      |   227|
|14    |FDRE      |  1441|
|15    |FDSE      |     9|
|16    |LD        |     5|
|17    |LDC       |    30|
|18    |LDP       |     1|
|19    |IBUF      |    72|
|20    |OBUF      |    35|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+----------------------+------+
|      |Instance             |Module                |Cells |
+------+---------------------+----------------------+------+
|1     |top                  |                      | 30408|
|2     |  RISCV_32I_TOP_inst |RISCV_32I_TOP         | 18216|
|3     |    if1              |msrv32_integer_file   |  2366|
|4     |    im1              |instruction_mux       |    36|
|5     |    img1             |imm_generetor         |    40|
|6     |    lu1              |load_unit             |    32|
|7     |    mc1              |machine_control       | 13481|
|8     |    mcf1             |msrv32_csr_file       |   587|
|9     |      MC             |machine_counter       |   339|
|10    |      MCAUSE_REG     |mcause_reg            |    32|
|11    |      MCS            |machine_counter_setup |     2|
|12    |      MIE_REG        |mie_reg               |     9|
|13    |      MM_REG         |mepc_and_mscratch_reg |    67|
|14    |      MS             |mstatus_reg           |     2|
|15    |      MTVAL_REG      |mtval_reg             |    92|
|16    |      MTVEC_REG      |mtvec_reg             |    44|
|17    |    pc11             |pc                    |    31|
|18    |    rgb1             |Reg_bank_1            |    71|
|19    |    rgb2             |msrv32_reg_block2     |  1572|
|20    |  data_mem           |D_cache               | 12010|
|21    |  instr_mem          |I_cache               |    73|
+------+---------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:44 . Memory (MB): peak = 1577.484 ; gain = 1185.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 278 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:44 . Memory (MB): peak = 1577.484 ; gain = 1185.863
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:44 . Memory (MB): peak = 1577.484 ; gain = 1185.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1590.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10645 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1804.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8228 instances were transformed.
  LD => LDCE: 5 instances
  LDC => LDCE: 30 instances
  LDP => LDPE: 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8192 instances

Synth Design complete | Checksum: 4fa70281
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 131 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:19 . Memory (MB): peak = 1804.770 ; gain = 1416.090
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 1804.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/verilog_11/project_15RISC_V_3Stage_Final/project_15RISC_V_3Stage_Final.runs/synth_1/RISCV_test_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.770 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISCV_test_top_utilization_synth.rpt -pb RISCV_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 15:42:10 2025...
