<stg><name>kernel_matmul_Pipeline_VITIS_LOOP_26_3</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat

]]></Node>
<StgValue><ssdm name="i_mat_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %phi_mul_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %select_ln17_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln17_1

]]></Node>
<StgValue><ssdm name="select_ln17_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln26 = store i10 0, i10 %j

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln25 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.cond12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.cond12:0 %j_1 = load i10 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.cond12:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
for.cond12:2 %zext_ln26_2 = zext i10 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond12:3 %icmp_ln26 = icmp_eq  i32 %zext_ln26_2, i32 %select_ln17_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond12:4 %add_ln26 = add i10 %j_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond12:5 %br_ln26 = br i1 %icmp_ln26, void %for.inc25, void %for.inc30.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="62" op_0_bw="10">
<![CDATA[
for.inc25:2 %zext_ln26_1 = zext i10 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc25:8 %add_ln29 = add i62 %zext_ln26_1, i62 %phi_mul_read

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
for.inc25:9 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25:10 %add_ln29_1 = add i64 %shl_ln2, i64 %i_mat_read

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25:11 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="62">
<![CDATA[
for.inc25:12 %sext_ln29 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25:13 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln29

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25:19 %store_ln26 = store i10 %add_ln26, i10 %j

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="43" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="44" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="45" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="46" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="47" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc25:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
for.inc25:1 %zext_ln26 = zext i10 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25:6 %vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="vec_local_addr"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.inc25:7 %vec_local_load = load i10 %vec_local_addr

]]></Node>
<StgValue><ssdm name="vec_local_load"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25:15 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="52" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.inc25:7 %vec_local_load = load i10 %vec_local_addr

]]></Node>
<StgValue><ssdm name="vec_local_load"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.inc25:16 %bitcast_ln29 = bitcast i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:17 %mul = fmul i32 %vec_local_load, i32 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="55" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:17 %mul = fmul i32 %vec_local_load, i32 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc25:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:18 %sum_1 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc30.exitStub:0 %sum_load_1 = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc30.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.inc30.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="58" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25:3 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25:4 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25:5 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25:18 %sum_1 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25:20 %store_ln25 = store i32 %sum_1, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.inc25:21 %br_ln26 = br void %for.cond12

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="select_ln17_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln17_1"/></StgValue>
</port>
<port id="102" name="vec_local" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="phi_mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phi_mul"/></StgValue>
</port>
<port id="104" name="i_mat" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_mat"/></StgValue>
</port>
<port id="105" name="sum_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="StgValue_106" to="sum" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_106" to="j" fromId="106" toId="18">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="gmem1" to="specinterface_ln0" fromId="100" toId="19">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="117" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="122" from="empty_3" to="specinterface_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="124" from="empty_2" to="specinterface_ln0" fromId="123" toId="19">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="117" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="19">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="117" toId="19">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="117" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="19">
</dataflow>
<dataflow id="135" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="136" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="138" from="_ssdm_op_Read.ap_auto.i64" to="i_mat_read" fromId="137" toId="20">
</dataflow>
<dataflow id="139" from="i_mat" to="i_mat_read" fromId="104" toId="20">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_auto.i62" to="phi_mul_read" fromId="140" toId="21">
</dataflow>
<dataflow id="142" from="phi_mul" to="phi_mul_read" fromId="103" toId="21">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i32" to="select_ln17_1_read" fromId="143" toId="22">
</dataflow>
<dataflow id="145" from="select_ln17_1" to="select_ln17_1_read" fromId="101" toId="22">
</dataflow>
<dataflow id="147" from="StgValue_146" to="store_ln26" fromId="146" toId="23">
</dataflow>
<dataflow id="148" from="j" to="store_ln26" fromId="18" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_149" to="store_ln25" fromId="149" toId="24">
</dataflow>
<dataflow id="151" from="sum" to="store_ln25" fromId="17" toId="24">
</dataflow>
<dataflow id="152" from="j" to="j_1" fromId="18" toId="26">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="153" toId="27">
</dataflow>
<dataflow id="155" from="gmem1" to="specbitsmap_ln0" fromId="100" toId="27">
</dataflow>
<dataflow id="156" from="j_1" to="zext_ln26_2" fromId="26" toId="28">
</dataflow>
<dataflow id="157" from="zext_ln26_2" to="icmp_ln26" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="select_ln17_1_read" to="icmp_ln26" fromId="22" toId="29">
</dataflow>
<dataflow id="159" from="j_1" to="add_ln26" fromId="26" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln26" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="icmp_ln26" to="br_ln26" fromId="29" toId="31">
</dataflow>
<dataflow id="163" from="j_1" to="zext_ln26_1" fromId="26" toId="32">
</dataflow>
<dataflow id="164" from="zext_ln26_1" to="add_ln29" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="phi_mul_read" to="add_ln29" fromId="21" toId="33">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i64.i62.i2" to="shl_ln2" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="add_ln29" to="shl_ln2" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="StgValue_169" to="shl_ln2" fromId="169" toId="34">
</dataflow>
<dataflow id="171" from="shl_ln2" to="add_ln29_1" fromId="34" toId="35">
</dataflow>
<dataflow id="172" from="i_mat_read" to="add_ln29_1" fromId="20" toId="35">
</dataflow>
<dataflow id="174" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln3" fromId="173" toId="36">
</dataflow>
<dataflow id="175" from="add_ln29_1" to="trunc_ln3" fromId="35" toId="36">
</dataflow>
<dataflow id="177" from="StgValue_176" to="trunc_ln3" fromId="176" toId="36">
</dataflow>
<dataflow id="179" from="StgValue_178" to="trunc_ln3" fromId="178" toId="36">
</dataflow>
<dataflow id="180" from="trunc_ln3" to="sext_ln29" fromId="36" toId="37">
</dataflow>
<dataflow id="181" from="gmem1" to="gmem1_addr" fromId="100" toId="38">
</dataflow>
<dataflow id="182" from="sext_ln29" to="gmem1_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="183" from="add_ln26" to="store_ln26" fromId="30" toId="39">
</dataflow>
<dataflow id="184" from="j" to="store_ln26" fromId="18" toId="39">
</dataflow>
<dataflow id="186" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="40">
</dataflow>
<dataflow id="187" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="40">
</dataflow>
<dataflow id="189" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="40">
</dataflow>
<dataflow id="190" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="41">
</dataflow>
<dataflow id="191" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="41">
</dataflow>
<dataflow id="192" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="41">
</dataflow>
<dataflow id="193" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="42">
</dataflow>
<dataflow id="194" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="42">
</dataflow>
<dataflow id="195" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="42">
</dataflow>
<dataflow id="196" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="43">
</dataflow>
<dataflow id="197" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="43">
</dataflow>
<dataflow id="198" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="43">
</dataflow>
<dataflow id="199" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="44">
</dataflow>
<dataflow id="200" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="44">
</dataflow>
<dataflow id="201" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="44">
</dataflow>
<dataflow id="202" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="45">
</dataflow>
<dataflow id="203" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="45">
</dataflow>
<dataflow id="204" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="45">
</dataflow>
<dataflow id="205" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="46">
</dataflow>
<dataflow id="206" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="46">
</dataflow>
<dataflow id="207" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="46">
</dataflow>
<dataflow id="208" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem1_load_req" fromId="185" toId="47">
</dataflow>
<dataflow id="209" from="gmem1_addr" to="gmem1_load_req" fromId="38" toId="47">
</dataflow>
<dataflow id="210" from="StgValue_188" to="gmem1_load_req" fromId="188" toId="47">
</dataflow>
<dataflow id="211" from="j_1" to="zext_ln26" fromId="26" toId="48">
</dataflow>
<dataflow id="212" from="vec_local" to="vec_local_addr" fromId="102" toId="49">
</dataflow>
<dataflow id="214" from="StgValue_213" to="vec_local_addr" fromId="213" toId="49">
</dataflow>
<dataflow id="215" from="zext_ln26" to="vec_local_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="216" from="vec_local_addr" to="vec_local_load" fromId="49" toId="50">
</dataflow>
<dataflow id="218" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem1_addr_read" fromId="217" toId="51">
</dataflow>
<dataflow id="219" from="gmem1_addr" to="gmem1_addr_read" fromId="38" toId="51">
</dataflow>
<dataflow id="220" from="vec_local_addr" to="vec_local_load" fromId="49" toId="52">
</dataflow>
<dataflow id="221" from="gmem1_addr_read" to="bitcast_ln29" fromId="51" toId="53">
</dataflow>
<dataflow id="222" from="vec_local_load" to="mul" fromId="52" toId="54">
</dataflow>
<dataflow id="223" from="bitcast_ln29" to="mul" fromId="53" toId="54">
</dataflow>
<dataflow id="224" from="vec_local_load" to="mul" fromId="52" toId="55">
</dataflow>
<dataflow id="225" from="bitcast_ln29" to="mul" fromId="53" toId="55">
</dataflow>
<dataflow id="226" from="sum" to="sum_load" fromId="17" toId="56">
</dataflow>
<dataflow id="227" from="sum_load" to="sum_1" fromId="56" toId="57">
</dataflow>
<dataflow id="228" from="mul" to="sum_1" fromId="55" toId="57">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecPipeline" to="specpipeline_ln27" fromId="229" toId="58">
</dataflow>
<dataflow id="231" from="StgValue_106" to="specpipeline_ln27" fromId="106" toId="58">
</dataflow>
<dataflow id="232" from="StgValue_114" to="specpipeline_ln27" fromId="114" toId="58">
</dataflow>
<dataflow id="233" from="StgValue_114" to="specpipeline_ln27" fromId="114" toId="58">
</dataflow>
<dataflow id="234" from="StgValue_114" to="specpipeline_ln27" fromId="114" toId="58">
</dataflow>
<dataflow id="235" from="empty_0" to="specpipeline_ln27" fromId="117" toId="58">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln28" fromId="236" toId="59">
</dataflow>
<dataflow id="239" from="StgValue_238" to="speclooptripcount_ln28" fromId="238" toId="59">
</dataflow>
<dataflow id="240" from="StgValue_238" to="speclooptripcount_ln28" fromId="238" toId="59">
</dataflow>
<dataflow id="241" from="StgValue_238" to="speclooptripcount_ln28" fromId="238" toId="59">
</dataflow>
<dataflow id="243" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="242" toId="60">
</dataflow>
<dataflow id="245" from="empty_15" to="specloopname_ln26" fromId="244" toId="60">
</dataflow>
<dataflow id="246" from="sum_load" to="sum_1" fromId="56" toId="61">
</dataflow>
<dataflow id="247" from="mul" to="sum_1" fromId="55" toId="61">
</dataflow>
<dataflow id="248" from="sum_1" to="store_ln25" fromId="61" toId="62">
</dataflow>
<dataflow id="249" from="sum" to="store_ln25" fromId="17" toId="62">
</dataflow>
<dataflow id="250" from="sum" to="sum_load_1" fromId="17" toId="64">
</dataflow>
<dataflow id="252" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="251" toId="65">
</dataflow>
<dataflow id="253" from="sum_out" to="write_ln0" fromId="105" toId="65">
</dataflow>
<dataflow id="254" from="sum_load_1" to="write_ln0" fromId="64" toId="65">
</dataflow>
<dataflow id="255" from="icmp_ln26" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="256" from="icmp_ln26" to="StgValue_14" fromId="29" toId="14">
</dataflow>
</dataflows>


</stg>
