###############################################################
#  Generated by:      Cadence Innovus 
#  OS:                
#  Generated on:      Fri Sep 13 15:03:17 2024
#  Design:            ibex_core
#  Command:           report_ccopt_clock_trees -file ./reports/design_ibex_core/cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                     74      99.019       0.062
Inverters                    1       0.941       0.002
Integrated Clock Gates      34     160.171       0.038
Discrete Clock Gates         3       5.174       0.003
Clock Logic                  0       0.000       0.000
All                        112     265.306       0.105
---------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              991
Enable Latch           3
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                994
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1108.520
Leaf      4056.640
Total     5165.160
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        917.630
Leaf        2518.250
Total       3435.880
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.107    0.109    0.215
Leaf     0.675    0.354    1.029
Total    0.781    0.463    1.244
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.676     0.001       0.000      0.001    0.002
-----------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150      44       0.061       0.026      0.025    0.137    {38 <= 0.090ns, 4 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}          -
Leaf        0.150      69       0.097       0.022      0.036    0.150    {22 <= 0.090ns, 40 <= 0.120ns, 3 <= 0.135ns, 1 <= 0.142ns, 3 <= 0.150ns}         -
----------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------------
Name                  Type        Inst     Inst Area 
                                  Count    (um^2)
-----------------------------------------------------
BUFFXD4BWP12T40M1P    buffer        2         4.704
BUFFD3BWP12T40M1P     buffer        1         1.646
BUFFXD2BWP12T40M1P    buffer       55        77.616
BUFFXD1BWP12T40M1P    buffer        5         4.704
BUFFXD0BWP12T40M1P    buffer       11        10.349
INVD2BWP12T40M1P      inverter      1         0.941
CKLNQD2BWP12T40M1P    icg           1         4.939
CKLNQD1BWP12T40M1P    icg          33       155.232
CKND2D3BWP12T40M1P    dcg           1         2.352
AN2XD1BWP12T40M1P     dcg           1         1.411
IND2XD0BWP12T40M1P    dcg           1         1.411
-----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk_i        37     74    1      0       18       20    120.06    5295.36     265.306   0.463  0.781  clk_i
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk_i            0             0             0            0           0          0        959       0       0       3         32        0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
 37     74    1      0       18     2.59091     20    14.3768  120.060    529.536     265.306   0.463  0.781
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        959       0       0       3         32        0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    1.260    25.493  120.060  18.811
Source-sink manhattan distance (um)   1.400    23.543   92.120  16.620
Source-sink resistance (Ohm)         25.632   145.278  529.536  81.898
-----------------------------------------------------------------------

Transition distribution for half-corner default:both.late:
==========================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150      44       0.061       0.026      0.025    0.137    {38 <= 0.090ns, 4 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}          -
Leaf        0.150      69       0.097       0.022      0.036    0.150    {22 <= 0.090ns, 40 <= 0.120ns, 3 <= 0.135ns, 1 <= 0.142ns, 3 <= 0.150ns}         -
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk_i               0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk_i:
=============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  37
Minimum clock gating depth :   2
Maximum clock gating depth :   2
Clock gate area (um^2)     : 165.346

Clock Tree Buffering Structure (Logical):

# Buffers             : 74
# Inverters           :  1
  Total               : 75
Minimum depth         :  5
Maximum depth         : 10
Buffering area (um^2) : 99.960

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     2        2       0       0       2          0        0
  1     35       16       0       0       1          0        0
  2      0      941       0       0       0         32        0
-----------------------------------------------------------------
Total   37      959       0       0       3         32        0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------
Timing Corner       Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                    Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------
default:both.early     0.150          0.094         0.137          0.093      ignored          -      ignored          -
default:both.late      0.150          0.094         0.137          0.093      explicit      0.150     explicit      0.150
-----------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

