@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":46:15:46:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":60:15:60:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":78:15:78:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":93:15:93:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":111:15:111:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":123:15:123:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":139:15:139:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":151:15:151:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":166:15:166:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":177:15:177:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":192:15:192:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":203:15:203:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":221:15:221:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":235:15:235:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":248:15:248:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":260:15:260:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":276:15:276:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":287:15:287:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":302:15:302:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":316:15:316:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":334:15:334:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":349:15:349:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":368:15:368:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":383:15:383:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":401:15:401:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":414:15:414:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":432:15:432:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":447:15:447:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":466:15:466:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":481:15:481:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":499:15:499:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":512:15:512:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":529:15:529:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":543:15:543:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":561:15:561:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":575:15:575:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":592:15:592:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":604:15:604:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":621:15:621:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":635:15:635:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":653:15:653:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":667:15:667:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":684:15:684:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":696:15:696:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":713:15:713:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":725:15:725:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":743:15:743:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":759:15:759:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":778:15:778:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":794:15:794:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":816:15:816:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":834:15:834:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":854:15:854:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":871:15:871:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":887:15:887:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":899:15:899:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":948:15:948:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":1001:15:1001:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":1057:15:1057:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":1455:15:1455:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":1859:15:1859:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":1907:15:1907:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":1965:15:1965:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2020:15:2020:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2045:15:2045:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2081:15:2081:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2120:15:2120:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2148:15:2148:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2179:15:2179:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2209:15:2209:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2262:16:2262:16|User defined attribute syn_black_box detected 
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2279:16:2279:16|User defined attribute syn_black_box detected 
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2313:16:2313:16|User defined attribute syn_black_box detected 
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2330:16:2330:16|User defined attribute syn_black_box detected 
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2357:18:2357:18|User defined attribute syn_black_box detected 
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2371:18:2371:18|User defined attribute syn_black_box detected 
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2480:54:2480:66|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2530:13:2530:25|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2539:13:2539:25|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2592:44:2592:56|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2603:44:2603:56|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2614:49:2614:61|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2625:49:2625:61|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2636:46:2636:58|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2647:46:2647:58|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2658:51:2658:63|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":2669:51:2669:63|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core_hd1000.sv":349:53:349:65|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_core_hd1000.sv":755:50:755:62|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":32:15:32:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":42:15:42:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":55:15:55:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":72:15:72:27|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":86:39:86:51|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":97:39:97:51|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":111:40:111:52|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":121:40:121:52|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":137:39:137:51|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":154:39:154:51|User defined pragma syn_black_box detected
@W: CG100 :"/eda/ace/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":174:40:174:52|User defined pragma syn_black_box detected
@W: CS141 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/noc_2d_ref_design_top.sv":722:16:722:21|Unrecognized synthesis directive should. Verify the correct directive name.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/reg_control_block.sv":278:8:278:13|Pruning unused register gb_decode.jj[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/reg_control_block.sv":126:4:126:9|Pruning unused register new_read. Make sure that there are no unused intermediate registers.
@W: CG168 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":104:3:104:12|Type of parameter INIT_VALUE on the instance i_data_gen is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_eop_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_sop_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_src_d[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_ready_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_valid_d. Make sure that there are no unused intermediate registers.
@W: CG168 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":104:3:104:12|Type of parameter INIT_VALUE on the instance i_data_gen is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_eop_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_sop_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_src_d[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_ready_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/data_stream_pkt_chk.sv":404:3:404:8|Pruning unused register rx_valid_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_bram_responder.sv":529:3:529:8|Pruning unused register xact_aw_len[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_bram_responder.sv":529:3:529:8|Pruning unused register xact_aw_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_bram_responder.sv":344:3:344:8|Pruning unused register xact_ar_burst[1:0]. Make sure that there are no unused intermediate registers.
@W: CG168 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_gen.sv":115:6:115:15|Type of parameter INIT_VALUE on the instance i_data_gen is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CL279 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_gen.sv":177:4:177:9|Pruning register bits 3 to 0 of addr_written[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_gen.sv":177:4:177:9|Pruning register bits 7 to 4 of len_written[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG168 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_chk.sv":103:6:103:15|Type of parameter INIT_VALUE on the instance i_data_gen is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CL169 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_chk.sv":356:4:356:9|Pruning unused register arready_d. Make sure that there are no unused intermediate registers.
@W: CG1239 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/noc_2d_ref_design_top.sv":789:19:789:31|Undriven input i_max_bursts on instance i_axi_pkt_gen
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":34:40:34:56|Removing wire ext_gpio_fpga_out, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":35:40:35:55|Removing wire ext_gpio_fpga_oe, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":38:40:38:51|Removing wire ext_gpio_dir, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":42:40:42:52|Removing wire ext_gpio_oe_l, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":48:40:48:47|Removing wire led_oe_l, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":55:40:55:51|Removing wire fpga_avr_txd, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":57:40:57:49|Removing wire irq_to_avr, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":61:40:61:53|Removing wire fpga_i2c_req_l, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":67:40:67:52|Removing wire fpga_ftdi_txd, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":70:40:70:43|Removing wire test, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":75:40:75:55|Removing wire fpga_sys_scl_out, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":76:40:76:54|Removing wire fpga_sys_scl_oe, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":78:40:78:55|Removing wire fpga_sys_sda_out, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":79:40:79:54|Removing wire fpga_sys_sda_oe, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":82:40:82:47|Removing wire mcio_dir, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":84:40:84:50|Removing wire mcio_dir_45, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":91:40:91:51|Removing wire mcio_vio_out, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":92:40:92:50|Removing wire mcio_vio_oe, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":95:40:95:49|Removing wire mcio_oe1_l, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":97:40:97:51|Removing wire mcio_oe_45_l, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":100:40:100:50|Removing wire mcio_scl_oe, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":101:40:101:51|Removing wire mcio_scl_out, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":102:40:102:50|Removing wire mcio_sda_oe, as there is no assignment to it.
@W: CG360 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":103:40:103:51|Removing wire mcio_sda_out, as there is no assignment to it.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":34:40:34:56|*Output ext_gpio_fpga_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":35:40:35:55|*Output ext_gpio_fpga_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":38:40:38:51|*Output ext_gpio_dir has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":42:40:42:52|*Output ext_gpio_oe_l has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":48:40:48:47|*Output led_oe_l has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":55:40:55:51|*Output fpga_avr_txd has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":57:40:57:49|*Output irq_to_avr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":61:40:61:53|*Output fpga_i2c_req_l has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":67:40:67:52|*Output fpga_ftdi_txd has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":70:40:70:43|*Output test has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":75:40:75:55|*Output fpga_sys_scl_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":76:40:76:54|*Output fpga_sys_scl_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":78:40:78:55|*Output fpga_sys_sda_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":79:40:79:54|*Output fpga_sys_sda_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":82:40:82:47|*Output mcio_dir has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":84:40:84:50|*Output mcio_dir_45 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":91:40:91:51|*Output mcio_vio_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":92:40:92:50|*Output mcio_vio_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":95:40:95:49|*Output mcio_oe1_l has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":97:40:97:51|*Output mcio_oe_45_l has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":100:40:100:50|*Output mcio_scl_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":101:40:101:51|*Output mcio_scl_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":102:40:102:50|*Output mcio_sda_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/include/vectorpath_rev1_port_list.svh":103:40:103:51|*Output mcio_sda_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL271 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/noc_2d_ref_design_top.sv":760:3:760:8|Pruning unused bits 14 to 0 of test_rx_count_d[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_chk.sv":56:40:56:50|Input port bits 15 to 11 of i_xact_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_gen.sv":177:4:177:9|Sharing sequential element data_enable and merging addr_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/rtl/axi_pkt_gen.sv":177:4:177:9|Sharing sequential element written_valid and merging update_burst_len. Add a syn_preserve attribute to the element to prevent sharing.

