// Seed: 1475421355
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    input  wand id_2,
    output wire id_3
);
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    input wand id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    output logic id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    output tri1 id_14
);
  id_16(
      1, 1, (id_1)
  );
  always id_7 <= #1 1;
  module_0(
      id_6, id_10, id_2, id_1
  );
endmodule
