{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_rx_link.v@327:349@HdlStmIf", "    .odata (rx_data32_0_packed),\n    .ovalid (rx_data32_0_packed_valid),\n    .osof (rx_data32_0_packed_osof)\n  );\n\n  generate if (CMOS_LVDS_N) begin\n    assign rx_data_i = ~rx_single_lane ? {rx_data8_1_aligned,rx_data8_0_aligned} :\n                                         (rx_symb_op ? rx_data16_0_packed : rx_data32_0_packed[31:16]);\n    assign rx_data_q = ~rx_single_lane ? {rx_data8_3_aligned,rx_data8_2_aligned} :\n                                         (rx_symb_op ? 'b0 : rx_data32_0_packed[15:0]);\n    assign rx_data_valid = ~rx_single_lane ? rx_data8_0_aligned_valid : \n                                             (rx_symb_op ? (rx_symb_8_16b ? rx_data8_0_aligned_valid : rx_data16_0_packed_valid) : rx_data32_0_packed_valid);\n  end else begin\n    assign rx_data_i = ~rx_single_lane ? rx_data16_0_packed :\n                                         rx_data32_0_packed[31:16];\n    assign rx_data_q = ~rx_single_lane ? rx_data16_1_packed :\n                                         rx_data32_0_packed[15:0];\n    assign rx_data_valid = ~rx_single_lane ? rx_data16_0_packed_valid :\n                                             rx_data32_0_packed_valid;\n  end\n  endgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[337, "    assign rx_data_valid = ~rx_single_lane ? rx_data8_0_aligned_valid : \n"]], "Add": [[337, "    assign rx_data_valid = ~rx_single_lane ? rx_data8_0_aligned_valid :\n"]]}}