set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {FP_Unit.vo FP_Unit_v.sdo}}
	{{"Fast Model"} {FP_Unit_fast.vo FP_Unit_v_fast.sdo}}
}
