<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Apr 28 01:58:12 2019" VIVADOVERSION="2016.4">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a200t" NAME="final_accelerator" PACKAGE="sbg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="uart_rtl_rxd" SIGIS="undef"/>
    <PORT DIR="O" NAME="uart_rtl_txd" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="15" NAME="DDR3_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="1" NAME="DDR3_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="1" NAME="DDR3_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="14" NAME="DDR3_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="DDR3_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ras_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_cas_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_we_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_reset_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_ck_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_ck_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR3_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_odt" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_sys_clk" SIGIS="clk" SIGNAME="External_Ports_i_sys_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_reset_n" SIGIS="rst" SIGNAME="External_Ports_i_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="resetn"/>
        <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_rst"/>
        <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="i_ext_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_hsync" SIGIS="undef" SIGNAME="VGA_IF_0_o_hsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_IF_0" PORT="o_hsync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_vsync" SIGIS="undef" SIGNAME="VGA_IF_0_o_vsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_IF_0" PORT="o_vsync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="o_vga_data" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_o_vga_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_IF_0" PORT="o_vga_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="conv_busy" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_ila_master_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="ila_master_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="maxpool_busy" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_ila_row_cntrl_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="ila_row_cntrl_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="softmax_busy" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_ila_smax_ctrlr_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="ila_smax_ctrlr_busy"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="uart_rtl" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RxD" PHYSICAL="uart_rtl_rxd"/>
        <PORTMAP LOGICAL="TxD" PHYSICAL="uart_rtl_txd"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR">
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR3_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR3_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR3_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR3_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR3_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR3_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR3_we_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR3_reset_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR3_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR3_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR3_cke"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR3_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR3_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/Convolution_Layer_32bit_0" HWVERSION="1.0" INSTANCE="Convolution_Layer_32bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convolution_Layer_32bit" VLNV="xilinx.com:user:Convolution_Layer_32bit:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M00_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_M00_AXI_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_M00_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="G_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="G_DSPS_USED" VALUE="33"/>
        <PARAMETER NAME="G_ADDER_DELAY" VALUE="12"/>
        <PARAMETER NAME="G_MULT_DELAY" VALUE="8"/>
        <PARAMETER NAME="G_NUM_ADDER_LAYERS" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_Convolution_Layer_32bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_ext_reset_n" SIGIS="undef" SIGNAME="External_Ports_i_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_convolution_done" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_o_convolution_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_data_written" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="o_cycle" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="o_epoch" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ila_master_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_wbc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_rbc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_input_data_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_output_data_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_weights_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_bias_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_prev_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_input_addr_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_output_addr_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_weights_addr_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_bias_addr_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_prev_addr_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_out_volume_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_input_volume_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_prev_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_output_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_input_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_writes_remaining" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_reads_remaining" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_calculated" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_column_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_more_bursts_needed" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_iteration_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_channel_loop_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_row_loop_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_busy" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_ila_master_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="conv_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ila_master_stride_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_filter_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_bias_values_loaded" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_channels_allowed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_operation_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_weight_index" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_input_index" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_output_index" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_prev_index" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_last_channel_base" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_out_last_channel_base" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_prev_last_channel_base" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_data_written" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_output_base_pixel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ila_master_input_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_debug_mode" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_affine_filter_iteration_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_convolution_done" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="ila_master_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_fifo_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_fifo_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_fifo_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_fifo_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_fifo_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_fifo_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_fifo_wr_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accu_fifo_input" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_fifo_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_fifo_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_volume_fifo_din_32" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_fifo_almost_empty" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_fifo_almost_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_fifo_empty" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_fifo_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_fifo_rd_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_fifo_valid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_fifo_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_weight_fifo_din_32" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_fifo_almost_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_fifo_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_fifo_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_fifo_empty" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_fifo_rd_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_fifo_valid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_fifo_almost_empty" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_weight_rst" SIGIS="rst"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_mux_prev_data_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_mux_new_data_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_mux_prev_data_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_mux_recycled_data_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_mux_recycled_data_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_stack_fifo_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_stack_fifo_almost_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_stack_fifo_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_get_volume_row" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_router_disable_channel_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_router_convolution_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_router_affine_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_router_acc_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_router_filter_kernal_loaded" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_router_conv_complete" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_router_affine_complete" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_router_volume_ready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_volume_router_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_ready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_volume_router_padded_volume_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_volume_router_empty_done" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_weight_router_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_stop_stack_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_volume_router_calc_params" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_data_return_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_data_valid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_loaded_rows_processed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_snake_fill_complete" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_empty_data_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_volume_router_empty_data_complete" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="9" NAME="ila_volume_router_element_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_volume_router_filter_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_volume_router_column_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_volume_router_delay_shift_register" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_volume_router_pad_16bit" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_router_ready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_router_filter_data_return_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_weight_router_clear_weights" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_router_data_valid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_weight_router_filter_element_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_weight_router_delay_shift_register" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_recycle_filter_data_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_prev_weight_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_new_data_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_prev_data_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_recycled_data_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_almost_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_full" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_weight_mux_prev_data_wr_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_get_weight_row" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_bias_fifo_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_bias_fifo_data_return" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_data_return_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_return_wr_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_bias_fifo_din_mux" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_bias_fifo_wr_en_mux" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_prev_fifo_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_prev_fifo_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_prev_fifo_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_prev_fifo_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_prev_fifo_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_reset" SIGIS="rst"/>
        <PORT DIR="O" NAME="ila_reset_weight_fifo_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_accumulator_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_accumulator_products_array_valid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_accumulator_kernel_element_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="77" NAME="ila_accumulator_delay_shift_register" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="50" NAME="ila_accumulator_kernel_delay_shift_register" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_acc_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_acc_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_acc_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_acc_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_column_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_filter_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_kernel_flag" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_que_acc_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_acc_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_que_fifo_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_fifo_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_fifo_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_que_fifo_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_fifo_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_fifo_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_fifo_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_fifo_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_accumulator_que_fifo_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_channels_allowed_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_accumulator_filter_size_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_accumulator_channels_filt_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_acc_relay_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_relay_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_relay_volume_processed" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_relay_iteration_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_acc_relay_filter_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_acc_relay_output_pixel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_acc_relay_volume_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_acc_relay_adder_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_relay_addend" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_relay_augend" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_relay_sum_result" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_relay_first_channel_set_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_relay_volume_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_relay_bias_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_acc_relay_prev_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_acc_relay_iteration_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_relay_bias_read" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_relay_prev_read" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_acc_relay_filter_iteration_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_acc_relay_affine_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="ila_controller_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_filter_iterations_required" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_filters_in_set" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_accumulator_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_fifo_clear" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_fifo_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="7" NAME="ila_controller_channels_allowed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_more_dsps_needed" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_operation_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_controller_num_iterations" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_all_channels_processed" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_input_volume_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_volume_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_weight_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_filter_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_filter_column_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_filter_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_volume_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_volume_column_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_volume_index_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_weight_index_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_padded_volume_row_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_padded_volume_column_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_volume_rows_processed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_element_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_controller_pad_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_channels_processed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_controller_pad_8bit" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="9" NAME="ila_controller_pad_10bit" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_pad_16bit" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="9" NAME="ila_controller_input_volume_size_10bit" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_volume_row" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_iteration_calc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_iteration_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_filter_iteration_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_channel_iteration_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_controller_stride_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_controller_pad_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_filter_iteration_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_controller_channel_iteration_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_controller_fifo_clear_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_channel_iteration_calc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_channel_iterations_required" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_filter_iteration_calc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_controller_channel_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_weight_filter_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_input_volume_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_input_volume_channels" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_weight_filter_channels" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_number_of_filters" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_controller_channels_in_set" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_controller_stride_index" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="32" NAME="ila_controller_empty_data_complete" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_inbuff_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_inbuff_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_wr_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_outbuff_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_outbuff_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_a_32" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_multiplier_mult_b_32" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_products_array_32" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_result_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_result_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_result_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_result_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_result_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_result_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_4_result_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_4_result_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_5_result" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_6_result" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_1_reg_15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_2_reg_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_reg_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_reg_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_reg_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_3_reg_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_4_reg_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_4_reg_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_5_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_layer_6_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_values_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_result_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_result_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_result_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_result_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_result_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_result_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_2_result_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_2_result_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_2_result_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_3_result" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_reg_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_reg_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_reg_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_reg_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_reg_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_1_reg_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_2_reg_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_2_reg_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_2_reg_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_layer_3_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_kernel_addend_shift_register_10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_affine_select" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_relu_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_weights_loaded" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_conv_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_more_dsps" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_iteration_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_volume_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_dsps_used" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_iterations_required" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_row_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_layer_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_filter_iterations_required" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_acc_row_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_input_volume_height" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_input_volume_width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_input_volume_channels" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_output_volume_height" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_output_volume_width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ila_master_output_volume_channels" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_weight_filter_height" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_weight_filter_width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_weight_filter_channels" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_number_of_filters" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_stride" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_pad" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_bias_length" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_ch_al_filt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_affine_channels_in_set" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_affine_filters_in_set" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_channels_iterations" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_affine_filters_iterations" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_start" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awlock" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_awready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wlast" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_wready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_bvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_bready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arlock" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_arready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rlast" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_rready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="m00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_txn_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_axi_error" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Convolution_Layer_32bit_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m00_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m00_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m00_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m00_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m00_axi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m00_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m00_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m00_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m00_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m00_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m00_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m00_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m00_axi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m00_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m00_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ila_ports_1" TYPE="INITIATOR" VLNV="xilinx.com:user:ila_ports:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ila_master_axi_awaddr" PHYSICAL="ila_master_axi_awaddr"/>
            <PORTMAP LOGICAL="ila_master_axi_awlen" PHYSICAL="ila_master_axi_awlen"/>
            <PORTMAP LOGICAL="ila_master_axi_awvalid" PHYSICAL="ila_master_axi_awvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_wdata" PHYSICAL="ila_master_axi_wdata"/>
            <PORTMAP LOGICAL="ila_master_axi_wlast" PHYSICAL="ila_master_axi_wlast"/>
            <PORTMAP LOGICAL="ila_master_axi_wvalid" PHYSICAL="ila_master_axi_wvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_wstrb" PHYSICAL="ila_master_axi_wstrb"/>
            <PORTMAP LOGICAL="ila_master_axi_bready" PHYSICAL="ila_master_axi_bready"/>
            <PORTMAP LOGICAL="ila_master_axi_araddr" PHYSICAL="ila_master_axi_araddr"/>
            <PORTMAP LOGICAL="ila_master_axi_arlen" PHYSICAL="ila_master_axi_arlen"/>
            <PORTMAP LOGICAL="ila_master_axi_arsize" PHYSICAL="ila_master_axi_arsize"/>
            <PORTMAP LOGICAL="ila_master_axi_arvalid" PHYSICAL="ila_master_axi_arvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_rready" PHYSICAL="ila_master_axi_rready"/>
            <PORTMAP LOGICAL="ila_master_axi_awready" PHYSICAL="ila_master_axi_awready"/>
            <PORTMAP LOGICAL="ila_master_axi_wready" PHYSICAL="ila_master_axi_wready"/>
            <PORTMAP LOGICAL="ila_master_axi_bvalid" PHYSICAL="ila_master_axi_bvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_arready" PHYSICAL="ila_master_axi_arready"/>
            <PORTMAP LOGICAL="ila_master_axi_rdata" PHYSICAL="ila_master_axi_rdata"/>
            <PORTMAP LOGICAL="ila_master_axi_rlast" PHYSICAL="ila_master_axi_rlast"/>
            <PORTMAP LOGICAL="ila_master_axi_rvalid" PHYSICAL="ila_master_axi_rvalid"/>
            <PORTMAP LOGICAL="ila_master_wbc" PHYSICAL="ila_master_wbc"/>
            <PORTMAP LOGICAL="ila_master_rbc" PHYSICAL="ila_master_rbc"/>
            <PORTMAP LOGICAL="ila_master_input_data_addr_reg" PHYSICAL="ila_master_input_data_addr_reg"/>
            <PORTMAP LOGICAL="ila_master_output_data_addr_reg" PHYSICAL="ila_master_output_data_addr_reg"/>
            <PORTMAP LOGICAL="ila_master_weights_addr_reg" PHYSICAL="ila_master_weights_addr_reg"/>
            <PORTMAP LOGICAL="ila_master_bias_addr_reg" PHYSICAL="ila_master_bias_addr_reg"/>
            <PORTMAP LOGICAL="ila_master_prev_addr_reg" PHYSICAL="ila_master_prev_addr_reg"/>
            <PORTMAP LOGICAL="ila_master_input_addr_counter" PHYSICAL="ila_master_input_addr_counter"/>
            <PORTMAP LOGICAL="ila_master_output_addr_counter" PHYSICAL="ila_master_output_addr_counter"/>
            <PORTMAP LOGICAL="ila_master_weights_addr_counter" PHYSICAL="ila_master_weights_addr_counter"/>
            <PORTMAP LOGICAL="ila_master_bias_addr_counter" PHYSICAL="ila_master_bias_addr_counter"/>
            <PORTMAP LOGICAL="ila_master_prev_addr_counter" PHYSICAL="ila_master_prev_addr_counter"/>
            <PORTMAP LOGICAL="ila_master_row_counter" PHYSICAL="ila_master_row_counter"/>
            <PORTMAP LOGICAL="ila_master_out_volume_row_counter" PHYSICAL="ila_master_out_volume_row_counter"/>
            <PORTMAP LOGICAL="ila_master_input_volume_row_counter" PHYSICAL="ila_master_input_volume_row_counter"/>
            <PORTMAP LOGICAL="ila_master_channel_counter" PHYSICAL="ila_master_channel_counter"/>
            <PORTMAP LOGICAL="ila_master_prev_channel_counter" PHYSICAL="ila_master_prev_channel_counter"/>
            <PORTMAP LOGICAL="ila_master_output_channel_counter" PHYSICAL="ila_master_output_channel_counter"/>
            <PORTMAP LOGICAL="ila_master_input_channel_counter" PHYSICAL="ila_master_input_channel_counter"/>
            <PORTMAP LOGICAL="ila_master_writes_remaining" PHYSICAL="ila_master_writes_remaining"/>
            <PORTMAP LOGICAL="ila_master_reads_remaining" PHYSICAL="ila_master_reads_remaining"/>
            <PORTMAP LOGICAL="ila_master_calculated" PHYSICAL="ila_master_calculated"/>
            <PORTMAP LOGICAL="ila_master_column_counter" PHYSICAL="ila_master_column_counter"/>
            <PORTMAP LOGICAL="ila_master_more_bursts_needed" PHYSICAL="ila_master_more_bursts_needed"/>
            <PORTMAP LOGICAL="ila_master_iteration_counter" PHYSICAL="ila_master_iteration_counter"/>
            <PORTMAP LOGICAL="ila_master_channel_loop_counter" PHYSICAL="ila_master_channel_loop_counter"/>
            <PORTMAP LOGICAL="ila_master_row_loop_counter" PHYSICAL="ila_master_row_loop_counter"/>
            <PORTMAP LOGICAL="ila_master_busy" PHYSICAL="ila_master_busy"/>
            <PORTMAP LOGICAL="ila_master_stride_counter" PHYSICAL="ila_master_stride_counter"/>
            <PORTMAP LOGICAL="ila_master_filter_counter" PHYSICAL="ila_master_filter_counter"/>
            <PORTMAP LOGICAL="ila_master_bias_values_loaded" PHYSICAL="ila_master_bias_values_loaded"/>
            <PORTMAP LOGICAL="ila_master_channels_allowed" PHYSICAL="ila_master_channels_allowed"/>
            <PORTMAP LOGICAL="ila_master_operation_complete" PHYSICAL="ila_master_operation_complete"/>
            <PORTMAP LOGICAL="ila_master_weight_index" PHYSICAL="ila_master_weight_index"/>
            <PORTMAP LOGICAL="ila_master_input_index" PHYSICAL="ila_master_input_index"/>
            <PORTMAP LOGICAL="ila_master_output_index" PHYSICAL="ila_master_output_index"/>
            <PORTMAP LOGICAL="ila_master_prev_index" PHYSICAL="ila_master_prev_index"/>
            <PORTMAP LOGICAL="ila_master_last_channel_base" PHYSICAL="ila_master_last_channel_base"/>
            <PORTMAP LOGICAL="ila_master_out_last_channel_base" PHYSICAL="ila_master_out_last_channel_base"/>
            <PORTMAP LOGICAL="ila_master_prev_last_channel_base" PHYSICAL="ila_master_prev_last_channel_base"/>
            <PORTMAP LOGICAL="ila_master_data_written" PHYSICAL="ila_master_data_written"/>
            <PORTMAP LOGICAL="ila_master_output_base_pixel" PHYSICAL="ila_master_output_base_pixel"/>
            <PORTMAP LOGICAL="ila_master_input_arsize" PHYSICAL="ila_master_input_arsize"/>
            <PORTMAP LOGICAL="ila_master_debug_mode" PHYSICAL="ila_master_debug_mode"/>
            <PORTMAP LOGICAL="ila_master_affine_filter_iteration_counter" PHYSICAL="ila_master_affine_filter_iteration_counter"/>
            <PORTMAP LOGICAL="ila_master_convolution_done" PHYSICAL="ila_master_convolution_done"/>
            <PORTMAP LOGICAL="ila_master_fsm_state" PHYSICAL="ila_master_fsm_state"/>
            <PORTMAP LOGICAL="ila_acc_fifo_almost_empty" PHYSICAL="ila_acc_fifo_almost_empty"/>
            <PORTMAP LOGICAL="ila_acc_fifo_almost_full" PHYSICAL="ila_acc_fifo_almost_full"/>
            <PORTMAP LOGICAL="ila_acc_fifo_empty" PHYSICAL="ila_acc_fifo_empty"/>
            <PORTMAP LOGICAL="ila_acc_fifo_full" PHYSICAL="ila_acc_fifo_full"/>
            <PORTMAP LOGICAL="ila_acc_fifo_rd_en" PHYSICAL="ila_acc_fifo_rd_en"/>
            <PORTMAP LOGICAL="ila_acc_fifo_valid" PHYSICAL="ila_acc_fifo_valid"/>
            <PORTMAP LOGICAL="ila_acc_fifo_wr_en" PHYSICAL="ila_acc_fifo_wr_en"/>
            <PORTMAP LOGICAL="ila_accu_fifo_input" PHYSICAL="ila_accu_fifo_input"/>
            <PORTMAP LOGICAL="ila_acc_fifo_din" PHYSICAL="ila_acc_fifo_din"/>
            <PORTMAP LOGICAL="ila_acc_fifo_dout" PHYSICAL="ila_acc_fifo_dout"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_0" PHYSICAL="ila_volume_fifo_din_0"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_1" PHYSICAL="ila_volume_fifo_din_1"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_2" PHYSICAL="ila_volume_fifo_din_2"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_3" PHYSICAL="ila_volume_fifo_din_3"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_4" PHYSICAL="ila_volume_fifo_din_4"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_5" PHYSICAL="ila_volume_fifo_din_5"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_6" PHYSICAL="ila_volume_fifo_din_6"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_7" PHYSICAL="ila_volume_fifo_din_7"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_8" PHYSICAL="ila_volume_fifo_din_8"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_9" PHYSICAL="ila_volume_fifo_din_9"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_10" PHYSICAL="ila_volume_fifo_din_10"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_11" PHYSICAL="ila_volume_fifo_din_11"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_12" PHYSICAL="ila_volume_fifo_din_12"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_13" PHYSICAL="ila_volume_fifo_din_13"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_14" PHYSICAL="ila_volume_fifo_din_14"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_15" PHYSICAL="ila_volume_fifo_din_15"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_16" PHYSICAL="ila_volume_fifo_din_16"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_17" PHYSICAL="ila_volume_fifo_din_17"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_18" PHYSICAL="ila_volume_fifo_din_18"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_19" PHYSICAL="ila_volume_fifo_din_19"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_20" PHYSICAL="ila_volume_fifo_din_20"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_21" PHYSICAL="ila_volume_fifo_din_21"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_22" PHYSICAL="ila_volume_fifo_din_22"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_23" PHYSICAL="ila_volume_fifo_din_23"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_24" PHYSICAL="ila_volume_fifo_din_24"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_25" PHYSICAL="ila_volume_fifo_din_25"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_26" PHYSICAL="ila_volume_fifo_din_26"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_27" PHYSICAL="ila_volume_fifo_din_27"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_28" PHYSICAL="ila_volume_fifo_din_28"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_29" PHYSICAL="ila_volume_fifo_din_29"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_30" PHYSICAL="ila_volume_fifo_din_30"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_31" PHYSICAL="ila_volume_fifo_din_31"/>
            <PORTMAP LOGICAL="ila_volume_fifo_din_32" PHYSICAL="ila_volume_fifo_din_32"/>
            <PORTMAP LOGICAL="ila_volume_fifo_almost_empty" PHYSICAL="ila_volume_fifo_almost_empty"/>
            <PORTMAP LOGICAL="ila_volume_fifo_almost_full" PHYSICAL="ila_volume_fifo_almost_full"/>
            <PORTMAP LOGICAL="ila_volume_fifo_empty" PHYSICAL="ila_volume_fifo_empty"/>
            <PORTMAP LOGICAL="ila_volume_fifo_full" PHYSICAL="ila_volume_fifo_full"/>
            <PORTMAP LOGICAL="ila_volume_fifo_rd_en" PHYSICAL="ila_volume_fifo_rd_en"/>
            <PORTMAP LOGICAL="ila_volume_fifo_valid" PHYSICAL="ila_volume_fifo_valid"/>
            <PORTMAP LOGICAL="ila_volume_fifo_wr_en" PHYSICAL="ila_volume_fifo_wr_en"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_0" PHYSICAL="ila_weight_fifo_din_0"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_1" PHYSICAL="ila_weight_fifo_din_1"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_2" PHYSICAL="ila_weight_fifo_din_2"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_3" PHYSICAL="ila_weight_fifo_din_3"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_4" PHYSICAL="ila_weight_fifo_din_4"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_5" PHYSICAL="ila_weight_fifo_din_5"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_6" PHYSICAL="ila_weight_fifo_din_6"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_7" PHYSICAL="ila_weight_fifo_din_7"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_8" PHYSICAL="ila_weight_fifo_din_8"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_9" PHYSICAL="ila_weight_fifo_din_9"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_10" PHYSICAL="ila_weight_fifo_din_10"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_11" PHYSICAL="ila_weight_fifo_din_11"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_12" PHYSICAL="ila_weight_fifo_din_12"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_13" PHYSICAL="ila_weight_fifo_din_13"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_14" PHYSICAL="ila_weight_fifo_din_14"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_15" PHYSICAL="ila_weight_fifo_din_15"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_16" PHYSICAL="ila_weight_fifo_din_16"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_17" PHYSICAL="ila_weight_fifo_din_17"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_18" PHYSICAL="ila_weight_fifo_din_18"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_19" PHYSICAL="ila_weight_fifo_din_19"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_20" PHYSICAL="ila_weight_fifo_din_20"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_21" PHYSICAL="ila_weight_fifo_din_21"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_22" PHYSICAL="ila_weight_fifo_din_22"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_23" PHYSICAL="ila_weight_fifo_din_23"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_24" PHYSICAL="ila_weight_fifo_din_24"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_25" PHYSICAL="ila_weight_fifo_din_25"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_26" PHYSICAL="ila_weight_fifo_din_26"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_27" PHYSICAL="ila_weight_fifo_din_27"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_28" PHYSICAL="ila_weight_fifo_din_28"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_29" PHYSICAL="ila_weight_fifo_din_29"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_30" PHYSICAL="ila_weight_fifo_din_30"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_31" PHYSICAL="ila_weight_fifo_din_31"/>
            <PORTMAP LOGICAL="ila_weight_fifo_din_32" PHYSICAL="ila_weight_fifo_din_32"/>
            <PORTMAP LOGICAL="ila_weight_fifo_almost_full" PHYSICAL="ila_weight_fifo_almost_full"/>
            <PORTMAP LOGICAL="ila_weight_fifo_full" PHYSICAL="ila_weight_fifo_full"/>
            <PORTMAP LOGICAL="ila_weight_fifo_wr_en" PHYSICAL="ila_weight_fifo_wr_en"/>
            <PORTMAP LOGICAL="ila_weight_fifo_empty" PHYSICAL="ila_weight_fifo_empty"/>
            <PORTMAP LOGICAL="ila_weight_fifo_rd_en" PHYSICAL="ila_weight_fifo_rd_en"/>
            <PORTMAP LOGICAL="ila_weight_fifo_valid" PHYSICAL="ila_weight_fifo_valid"/>
            <PORTMAP LOGICAL="ila_weight_fifo_almost_empty" PHYSICAL="ila_weight_fifo_almost_empty"/>
            <PORTMAP LOGICAL="ila_volume_mux_prev_data_wr_en" PHYSICAL="ila_volume_mux_prev_data_wr_en"/>
            <PORTMAP LOGICAL="ila_volume_mux_new_data_en" PHYSICAL="ila_volume_mux_new_data_en"/>
            <PORTMAP LOGICAL="ila_volume_mux_prev_data_en" PHYSICAL="ila_volume_mux_prev_data_en"/>
            <PORTMAP LOGICAL="ila_volume_mux_recycled_data_wr_en" PHYSICAL="ila_volume_mux_recycled_data_wr_en"/>
            <PORTMAP LOGICAL="ila_volume_mux_recycled_data_en" PHYSICAL="ila_volume_mux_recycled_data_en"/>
            <PORTMAP LOGICAL="ila_volume_stack_fifo_wr_en" PHYSICAL="ila_volume_stack_fifo_wr_en"/>
            <PORTMAP LOGICAL="ila_volume_stack_fifo_almost_full" PHYSICAL="ila_volume_stack_fifo_almost_full"/>
            <PORTMAP LOGICAL="ila_volume_stack_fifo_full" PHYSICAL="ila_volume_stack_fifo_full"/>
            <PORTMAP LOGICAL="ila_get_volume_row" PHYSICAL="ila_get_volume_row"/>
            <PORTMAP LOGICAL="ila_router_disable_channel_n" PHYSICAL="ila_router_disable_channel_n"/>
            <PORTMAP LOGICAL="ila_router_convolution_en" PHYSICAL="ila_router_convolution_en"/>
            <PORTMAP LOGICAL="ila_router_affine_en" PHYSICAL="ila_router_affine_en"/>
            <PORTMAP LOGICAL="ila_router_acc_ready" PHYSICAL="ila_router_acc_ready"/>
            <PORTMAP LOGICAL="ila_router_filter_kernal_loaded" PHYSICAL="ila_router_filter_kernal_loaded"/>
            <PORTMAP LOGICAL="ila_router_conv_complete" PHYSICAL="ila_router_conv_complete"/>
            <PORTMAP LOGICAL="ila_router_affine_complete" PHYSICAL="ila_router_affine_complete"/>
            <PORTMAP LOGICAL="ila_router_volume_ready" PHYSICAL="ila_router_volume_ready"/>
            <PORTMAP LOGICAL="ila_volume_router_state" PHYSICAL="ila_volume_router_state"/>
            <PORTMAP LOGICAL="ila_volume_router_ready" PHYSICAL="ila_volume_router_ready"/>
            <PORTMAP LOGICAL="ila_volume_router_padded_volume_size" PHYSICAL="ila_volume_router_padded_volume_size"/>
            <PORTMAP LOGICAL="ila_volume_router_empty_done" PHYSICAL="ila_volume_router_empty_done"/>
            <PORTMAP LOGICAL="ila_weight_router_state" PHYSICAL="ila_weight_router_state"/>
            <PORTMAP LOGICAL="ila_volume_router_stop_stack_en" PHYSICAL="ila_volume_router_stop_stack_en"/>
            <PORTMAP LOGICAL="ila_volume_router_calc_params" PHYSICAL="ila_volume_router_calc_params"/>
            <PORTMAP LOGICAL="ila_volume_router_data_return_wr_en" PHYSICAL="ila_volume_router_data_return_wr_en"/>
            <PORTMAP LOGICAL="ila_volume_router_data_valid" PHYSICAL="ila_volume_router_data_valid"/>
            <PORTMAP LOGICAL="ila_volume_router_loaded_rows_processed" PHYSICAL="ila_volume_router_loaded_rows_processed"/>
            <PORTMAP LOGICAL="ila_volume_router_snake_fill_complete" PHYSICAL="ila_volume_router_snake_fill_complete"/>
            <PORTMAP LOGICAL="ila_volume_router_empty_data_en" PHYSICAL="ila_volume_router_empty_data_en"/>
            <PORTMAP LOGICAL="ila_volume_router_empty_data_complete" PHYSICAL="ila_volume_router_empty_data_complete"/>
            <PORTMAP LOGICAL="ila_volume_router_element_counter" PHYSICAL="ila_volume_router_element_counter"/>
            <PORTMAP LOGICAL="ila_volume_router_filter_counter" PHYSICAL="ila_volume_router_filter_counter"/>
            <PORTMAP LOGICAL="ila_volume_router_column_counter" PHYSICAL="ila_volume_router_column_counter"/>
            <PORTMAP LOGICAL="ila_volume_router_delay_shift_register" PHYSICAL="ila_volume_router_delay_shift_register"/>
            <PORTMAP LOGICAL="ila_volume_router_pad_16bit" PHYSICAL="ila_volume_router_pad_16bit"/>
            <PORTMAP LOGICAL="ila_weight_router_ready" PHYSICAL="ila_weight_router_ready"/>
            <PORTMAP LOGICAL="ila_weight_router_filter_data_return_wr_en" PHYSICAL="ila_weight_router_filter_data_return_wr_en"/>
            <PORTMAP LOGICAL="ila_weight_router_clear_weights" PHYSICAL="ila_weight_router_clear_weights"/>
            <PORTMAP LOGICAL="ila_weight_router_data_valid" PHYSICAL="ila_weight_router_data_valid"/>
            <PORTMAP LOGICAL="ila_weight_router_filter_element_counter" PHYSICAL="ila_weight_router_filter_element_counter"/>
            <PORTMAP LOGICAL="ila_weight_router_delay_shift_register" PHYSICAL="ila_weight_router_delay_shift_register"/>
            <PORTMAP LOGICAL="ila_weight_mux_recycle_filter_data_wr_en" PHYSICAL="ila_weight_mux_recycle_filter_data_wr_en"/>
            <PORTMAP LOGICAL="ila_prev_weight_data" PHYSICAL="ila_prev_weight_data"/>
            <PORTMAP LOGICAL="ila_weight_mux_new_data_en" PHYSICAL="ila_weight_mux_new_data_en"/>
            <PORTMAP LOGICAL="ila_weight_mux_prev_data_en" PHYSICAL="ila_weight_mux_prev_data_en"/>
            <PORTMAP LOGICAL="ila_weight_mux_recycled_data_en" PHYSICAL="ila_weight_mux_recycled_data_en"/>
            <PORTMAP LOGICAL="ila_weight_mux_almost_full" PHYSICAL="ila_weight_mux_almost_full"/>
            <PORTMAP LOGICAL="ila_weight_mux_full" PHYSICAL="ila_weight_mux_full"/>
            <PORTMAP LOGICAL="ila_weight_mux_wr_en" PHYSICAL="ila_weight_mux_wr_en"/>
            <PORTMAP LOGICAL="ila_weight_mux_prev_data_wr_en" PHYSICAL="ila_weight_mux_prev_data_wr_en"/>
            <PORTMAP LOGICAL="ila_get_weight_row" PHYSICAL="ila_get_weight_row"/>
            <PORTMAP LOGICAL="ila_bias_fifo_almost_empty" PHYSICAL="ila_bias_fifo_almost_empty"/>
            <PORTMAP LOGICAL="ila_bias_fifo_dout" PHYSICAL="ila_bias_fifo_dout"/>
            <PORTMAP LOGICAL="ila_bias_fifo_empty" PHYSICAL="ila_bias_fifo_empty"/>
            <PORTMAP LOGICAL="ila_bias_fifo_full" PHYSICAL="ila_bias_fifo_full"/>
            <PORTMAP LOGICAL="ila_bias_fifo_almost_full" PHYSICAL="ila_bias_fifo_almost_full"/>
            <PORTMAP LOGICAL="ila_bias_fifo_rd_en" PHYSICAL="ila_bias_fifo_rd_en"/>
            <PORTMAP LOGICAL="ila_bias_fifo_valid" PHYSICAL="ila_bias_fifo_valid"/>
            <PORTMAP LOGICAL="ila_bias_fifo_data_return" PHYSICAL="ila_bias_fifo_data_return"/>
            <PORTMAP LOGICAL="ila_bias_fifo_data_return_en" PHYSICAL="ila_bias_fifo_data_return_en"/>
            <PORTMAP LOGICAL="ila_bias_fifo_return_wr_en" PHYSICAL="ila_bias_fifo_return_wr_en"/>
            <PORTMAP LOGICAL="ila_bias_fifo_din_mux" PHYSICAL="ila_bias_fifo_din_mux"/>
            <PORTMAP LOGICAL="ila_bias_fifo_wr_en_mux" PHYSICAL="ila_bias_fifo_wr_en_mux"/>
            <PORTMAP LOGICAL="ila_prev_fifo_almost_empty" PHYSICAL="ila_prev_fifo_almost_empty"/>
            <PORTMAP LOGICAL="ila_prev_fifo_dout" PHYSICAL="ila_prev_fifo_dout"/>
            <PORTMAP LOGICAL="ila_prev_fifo_empty" PHYSICAL="ila_prev_fifo_empty"/>
            <PORTMAP LOGICAL="ila_prev_fifo_rd_en" PHYSICAL="ila_prev_fifo_rd_en"/>
            <PORTMAP LOGICAL="ila_prev_fifo_valid" PHYSICAL="ila_prev_fifo_valid"/>
            <PORTMAP LOGICAL="ila_reset_weight_fifo_n" PHYSICAL="ila_reset_weight_fifo_n"/>
            <PORTMAP LOGICAL="ila_accumulator_state" PHYSICAL="ila_accumulator_state"/>
            <PORTMAP LOGICAL="ila_accumulator_products_array_valid" PHYSICAL="ila_accumulator_products_array_valid"/>
            <PORTMAP LOGICAL="ila_accumulator_kernel_element_counter" PHYSICAL="ila_accumulator_kernel_element_counter"/>
            <PORTMAP LOGICAL="ila_accumulator_delay_shift_register" PHYSICAL="ila_accumulator_delay_shift_register"/>
            <PORTMAP LOGICAL="ila_accumulator_kernel_delay_shift_register" PHYSICAL="ila_accumulator_kernel_delay_shift_register"/>
            <PORTMAP LOGICAL="ila_accumulator_acc_ready" PHYSICAL="ila_accumulator_acc_ready"/>
            <PORTMAP LOGICAL="ila_accumulator_acc_complete" PHYSICAL="ila_accumulator_acc_complete"/>
            <PORTMAP LOGICAL="ila_accumulator_acc_valid" PHYSICAL="ila_accumulator_acc_valid"/>
            <PORTMAP LOGICAL="ila_accumulator_acc_data" PHYSICAL="ila_accumulator_acc_data"/>
            <PORTMAP LOGICAL="ila_accumulator_column_counter" PHYSICAL="ila_accumulator_column_counter"/>
            <PORTMAP LOGICAL="ila_accumulator_filter_counter" PHYSICAL="ila_accumulator_filter_counter"/>
            <PORTMAP LOGICAL="ila_accumulator_kernel_flag" PHYSICAL="ila_accumulator_kernel_flag"/>
            <PORTMAP LOGICAL="ila_accumulator_que_acc_data" PHYSICAL="ila_accumulator_que_acc_data"/>
            <PORTMAP LOGICAL="ila_accumulator_que_acc_valid" PHYSICAL="ila_accumulator_que_acc_valid"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_din" PHYSICAL="ila_accumulator_que_fifo_din"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_wr_en" PHYSICAL="ila_accumulator_que_fifo_wr_en"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_rd_en" PHYSICAL="ila_accumulator_que_fifo_rd_en"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_dout" PHYSICAL="ila_accumulator_que_fifo_dout"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_full" PHYSICAL="ila_accumulator_que_fifo_full"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_almost_full" PHYSICAL="ila_accumulator_que_fifo_almost_full"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_empty" PHYSICAL="ila_accumulator_que_fifo_empty"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_almost_empty" PHYSICAL="ila_accumulator_que_fifo_almost_empty"/>
            <PORTMAP LOGICAL="ila_accumulator_que_fifo_valid" PHYSICAL="ila_accumulator_que_fifo_valid"/>
            <PORTMAP LOGICAL="ila_accumulator_channels_allowed_counter" PHYSICAL="ila_accumulator_channels_allowed_counter"/>
            <PORTMAP LOGICAL="ila_accumulator_filter_size_counter" PHYSICAL="ila_accumulator_filter_size_counter"/>
            <PORTMAP LOGICAL="ila_accumulator_channels_filt_counter" PHYSICAL="ila_accumulator_channels_filt_counter"/>
            <PORTMAP LOGICAL="ila_acc_relay_state" PHYSICAL="ila_acc_relay_state"/>
            <PORTMAP LOGICAL="ila_acc_relay_complete" PHYSICAL="ila_acc_relay_complete"/>
            <PORTMAP LOGICAL="ila_acc_relay_volume_processed" PHYSICAL="ila_acc_relay_volume_processed"/>
            <PORTMAP LOGICAL="ila_acc_relay_iteration_complete" PHYSICAL="ila_acc_relay_iteration_complete"/>
            <PORTMAP LOGICAL="ila_acc_relay_filter_counter" PHYSICAL="ila_acc_relay_filter_counter"/>
            <PORTMAP LOGICAL="ila_acc_relay_output_pixel_counter" PHYSICAL="ila_acc_relay_output_pixel_counter"/>
            <PORTMAP LOGICAL="ila_acc_relay_volume_row_counter" PHYSICAL="ila_acc_relay_volume_row_counter"/>
            <PORTMAP LOGICAL="ila_acc_relay_adder_counter" PHYSICAL="ila_acc_relay_adder_counter"/>
            <PORTMAP LOGICAL="ila_acc_relay_addend" PHYSICAL="ila_acc_relay_addend"/>
            <PORTMAP LOGICAL="ila_acc_relay_augend" PHYSICAL="ila_acc_relay_augend"/>
            <PORTMAP LOGICAL="ila_acc_relay_sum_result" PHYSICAL="ila_acc_relay_sum_result"/>
            <PORTMAP LOGICAL="ila_acc_relay_first_channel_set_complete" PHYSICAL="ila_acc_relay_first_channel_set_complete"/>
            <PORTMAP LOGICAL="ila_acc_relay_volume_data" PHYSICAL="ila_acc_relay_volume_data"/>
            <PORTMAP LOGICAL="ila_acc_relay_bias_data" PHYSICAL="ila_acc_relay_bias_data"/>
            <PORTMAP LOGICAL="ila_acc_relay_prev_data" PHYSICAL="ila_acc_relay_prev_data"/>
            <PORTMAP LOGICAL="ila_acc_relay_iteration_counter" PHYSICAL="ila_acc_relay_iteration_counter"/>
            <PORTMAP LOGICAL="ila_acc_relay_bias_read" PHYSICAL="ila_acc_relay_bias_read"/>
            <PORTMAP LOGICAL="ila_acc_relay_prev_read" PHYSICAL="ila_acc_relay_prev_read"/>
            <PORTMAP LOGICAL="ila_acc_relay_filter_iteration_counter" PHYSICAL="ila_acc_relay_filter_iteration_counter"/>
            <PORTMAP LOGICAL="ila_acc_relay_affine_en" PHYSICAL="ila_acc_relay_affine_en"/>
            <PORTMAP LOGICAL="ila_controller_state" PHYSICAL="ila_controller_state"/>
            <PORTMAP LOGICAL="ila_controller_filter_iterations_required" PHYSICAL="ila_controller_filter_iterations_required"/>
            <PORTMAP LOGICAL="ila_controller_filters_in_set" PHYSICAL="ila_controller_filters_in_set"/>
            <PORTMAP LOGICAL="ila_controller_accumulator_en" PHYSICAL="ila_controller_accumulator_en"/>
            <PORTMAP LOGICAL="ila_controller_fifo_clear" PHYSICAL="ila_controller_fifo_clear"/>
            <PORTMAP LOGICAL="ila_controller_channels_allowed" PHYSICAL="ila_controller_channels_allowed"/>
            <PORTMAP LOGICAL="ila_controller_more_dsps_needed" PHYSICAL="ila_controller_more_dsps_needed"/>
            <PORTMAP LOGICAL="ila_controller_operation_complete" PHYSICAL="ila_controller_operation_complete"/>
            <PORTMAP LOGICAL="ila_controller_num_iterations" PHYSICAL="ila_controller_num_iterations"/>
            <PORTMAP LOGICAL="ila_controller_all_channels_processed" PHYSICAL="ila_controller_all_channels_processed"/>
            <PORTMAP LOGICAL="ila_controller_input_volume_row_counter" PHYSICAL="ila_controller_input_volume_row_counter"/>
            <PORTMAP LOGICAL="ila_controller_volume_channel_counter" PHYSICAL="ila_controller_volume_channel_counter"/>
            <PORTMAP LOGICAL="ila_controller_weight_channel_counter" PHYSICAL="ila_controller_weight_channel_counter"/>
            <PORTMAP LOGICAL="ila_controller_filter_row_counter" PHYSICAL="ila_controller_filter_row_counter"/>
            <PORTMAP LOGICAL="ila_controller_filter_column_counter" PHYSICAL="ila_controller_filter_column_counter"/>
            <PORTMAP LOGICAL="ila_controller_filter_counter" PHYSICAL="ila_controller_filter_counter"/>
            <PORTMAP LOGICAL="ila_controller_volume_row_counter" PHYSICAL="ila_controller_volume_row_counter"/>
            <PORTMAP LOGICAL="ila_controller_volume_column_counter" PHYSICAL="ila_controller_volume_column_counter"/>
            <PORTMAP LOGICAL="ila_controller_volume_index_counter" PHYSICAL="ila_controller_volume_index_counter"/>
            <PORTMAP LOGICAL="ila_controller_weight_index_counter" PHYSICAL="ila_controller_weight_index_counter"/>
            <PORTMAP LOGICAL="ila_controller_padded_volume_row_size" PHYSICAL="ila_controller_padded_volume_row_size"/>
            <PORTMAP LOGICAL="ila_controller_padded_volume_column_size" PHYSICAL="ila_controller_padded_volume_column_size"/>
            <PORTMAP LOGICAL="ila_controller_volume_rows_processed" PHYSICAL="ila_controller_volume_rows_processed"/>
            <PORTMAP LOGICAL="ila_controller_element_counter" PHYSICAL="ila_controller_element_counter"/>
            <PORTMAP LOGICAL="ila_controller_pad_counter" PHYSICAL="ila_controller_pad_counter"/>
            <PORTMAP LOGICAL="ila_controller_channels_processed" PHYSICAL="ila_controller_channels_processed"/>
            <PORTMAP LOGICAL="ila_controller_pad_8bit" PHYSICAL="ila_controller_pad_8bit"/>
            <PORTMAP LOGICAL="ila_controller_pad_10bit" PHYSICAL="ila_controller_pad_10bit"/>
            <PORTMAP LOGICAL="ila_controller_pad_16bit" PHYSICAL="ila_controller_pad_16bit"/>
            <PORTMAP LOGICAL="ila_controller_input_volume_size_10bit" PHYSICAL="ila_controller_input_volume_size_10bit"/>
            <PORTMAP LOGICAL="ila_controller_volume_row" PHYSICAL="ila_controller_volume_row"/>
            <PORTMAP LOGICAL="ila_controller_iteration_calc" PHYSICAL="ila_controller_iteration_calc"/>
            <PORTMAP LOGICAL="ila_controller_iteration_counter" PHYSICAL="ila_controller_iteration_counter"/>
            <PORTMAP LOGICAL="ila_controller_filter_iteration_counter" PHYSICAL="ila_controller_filter_iteration_counter"/>
            <PORTMAP LOGICAL="ila_controller_channel_iteration_counter" PHYSICAL="ila_controller_channel_iteration_counter"/>
            <PORTMAP LOGICAL="ila_controller_stride_counter" PHYSICAL="ila_controller_stride_counter"/>
            <PORTMAP LOGICAL="ila_controller_pad_row_counter" PHYSICAL="ila_controller_pad_row_counter"/>
            <PORTMAP LOGICAL="ila_controller_filter_iteration_complete" PHYSICAL="ila_controller_filter_iteration_complete"/>
            <PORTMAP LOGICAL="ila_controller_channel_iteration_complete" PHYSICAL="ila_controller_channel_iteration_complete"/>
            <PORTMAP LOGICAL="ila_controller_fifo_clear_counter" PHYSICAL="ila_controller_fifo_clear_counter"/>
            <PORTMAP LOGICAL="ila_controller_channel_iteration_calc" PHYSICAL="ila_controller_channel_iteration_calc"/>
            <PORTMAP LOGICAL="ila_controller_channel_iterations_required" PHYSICAL="ila_controller_channel_iterations_required"/>
            <PORTMAP LOGICAL="ila_controller_filter_iteration_calc" PHYSICAL="ila_controller_filter_iteration_calc"/>
            <PORTMAP LOGICAL="ila_controller_channel_mask" PHYSICAL="ila_controller_channel_mask"/>
            <PORTMAP LOGICAL="ila_controller_weight_filter_size" PHYSICAL="ila_controller_weight_filter_size"/>
            <PORTMAP LOGICAL="ila_controller_input_volume_size" PHYSICAL="ila_controller_input_volume_size"/>
            <PORTMAP LOGICAL="ila_controller_input_volume_channels" PHYSICAL="ila_controller_input_volume_channels"/>
            <PORTMAP LOGICAL="ila_controller_weight_filter_channels" PHYSICAL="ila_controller_weight_filter_channels"/>
            <PORTMAP LOGICAL="ila_controller_number_of_filters" PHYSICAL="ila_controller_number_of_filters"/>
            <PORTMAP LOGICAL="ila_controller_channels_in_set" PHYSICAL="ila_controller_channels_in_set"/>
            <PORTMAP LOGICAL="ila_controller_stride_index" PHYSICAL="ila_controller_stride_index"/>
            <PORTMAP LOGICAL="ila_controller_empty_data_complete" PHYSICAL="ila_controller_empty_data_complete"/>
            <PORTMAP LOGICAL="ila_inbuff_din" PHYSICAL="ila_inbuff_din"/>
            <PORTMAP LOGICAL="ila_inbuff_dout" PHYSICAL="ila_inbuff_dout"/>
            <PORTMAP LOGICAL="ila_inbuff_almost_empty" PHYSICAL="ila_inbuff_almost_empty"/>
            <PORTMAP LOGICAL="ila_inbuff_almost_full" PHYSICAL="ila_inbuff_almost_full"/>
            <PORTMAP LOGICAL="ila_inbuff_empty" PHYSICAL="ila_inbuff_empty"/>
            <PORTMAP LOGICAL="ila_inbuff_full" PHYSICAL="ila_inbuff_full"/>
            <PORTMAP LOGICAL="ila_inbuff_rd_en" PHYSICAL="ila_inbuff_rd_en"/>
            <PORTMAP LOGICAL="ila_inbuff_valid" PHYSICAL="ila_inbuff_valid"/>
            <PORTMAP LOGICAL="ila_outbuff_almost_empty" PHYSICAL="ila_outbuff_almost_empty"/>
            <PORTMAP LOGICAL="ila_outbuff_almost_full" PHYSICAL="ila_outbuff_almost_full"/>
            <PORTMAP LOGICAL="ila_outbuff_empty" PHYSICAL="ila_outbuff_empty"/>
            <PORTMAP LOGICAL="ila_outbuff_full" PHYSICAL="ila_outbuff_full"/>
            <PORTMAP LOGICAL="ila_outbuff_valid" PHYSICAL="ila_outbuff_valid"/>
            <PORTMAP LOGICAL="ila_outbuff_wr_en" PHYSICAL="ila_outbuff_wr_en"/>
            <PORTMAP LOGICAL="ila_outbuff_din" PHYSICAL="ila_outbuff_din"/>
            <PORTMAP LOGICAL="ila_outbuff_dout" PHYSICAL="ila_outbuff_dout"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_0" PHYSICAL="ila_multiplier_mult_a_0"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_1" PHYSICAL="ila_multiplier_mult_a_1"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_2" PHYSICAL="ila_multiplier_mult_a_2"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_3" PHYSICAL="ila_multiplier_mult_a_3"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_4" PHYSICAL="ila_multiplier_mult_a_4"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_5" PHYSICAL="ila_multiplier_mult_a_5"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_6" PHYSICAL="ila_multiplier_mult_a_6"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_7" PHYSICAL="ila_multiplier_mult_a_7"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_8" PHYSICAL="ila_multiplier_mult_a_8"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_9" PHYSICAL="ila_multiplier_mult_a_9"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_10" PHYSICAL="ila_multiplier_mult_a_10"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_11" PHYSICAL="ila_multiplier_mult_a_11"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_12" PHYSICAL="ila_multiplier_mult_a_12"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_13" PHYSICAL="ila_multiplier_mult_a_13"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_14" PHYSICAL="ila_multiplier_mult_a_14"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_15" PHYSICAL="ila_multiplier_mult_a_15"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_16" PHYSICAL="ila_multiplier_mult_a_16"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_17" PHYSICAL="ila_multiplier_mult_a_17"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_18" PHYSICAL="ila_multiplier_mult_a_18"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_19" PHYSICAL="ila_multiplier_mult_a_19"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_20" PHYSICAL="ila_multiplier_mult_a_20"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_21" PHYSICAL="ila_multiplier_mult_a_21"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_22" PHYSICAL="ila_multiplier_mult_a_22"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_23" PHYSICAL="ila_multiplier_mult_a_23"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_24" PHYSICAL="ila_multiplier_mult_a_24"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_25" PHYSICAL="ila_multiplier_mult_a_25"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_26" PHYSICAL="ila_multiplier_mult_a_26"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_27" PHYSICAL="ila_multiplier_mult_a_27"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_28" PHYSICAL="ila_multiplier_mult_a_28"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_29" PHYSICAL="ila_multiplier_mult_a_29"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_30" PHYSICAL="ila_multiplier_mult_a_30"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_31" PHYSICAL="ila_multiplier_mult_a_31"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_a_32" PHYSICAL="ila_multiplier_mult_a_32"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_0" PHYSICAL="ila_multiplier_mult_b_0"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_1" PHYSICAL="ila_multiplier_mult_b_1"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_2" PHYSICAL="ila_multiplier_mult_b_2"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_3" PHYSICAL="ila_multiplier_mult_b_3"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_4" PHYSICAL="ila_multiplier_mult_b_4"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_5" PHYSICAL="ila_multiplier_mult_b_5"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_6" PHYSICAL="ila_multiplier_mult_b_6"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_7" PHYSICAL="ila_multiplier_mult_b_7"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_8" PHYSICAL="ila_multiplier_mult_b_8"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_9" PHYSICAL="ila_multiplier_mult_b_9"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_10" PHYSICAL="ila_multiplier_mult_b_10"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_11" PHYSICAL="ila_multiplier_mult_b_11"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_12" PHYSICAL="ila_multiplier_mult_b_12"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_13" PHYSICAL="ila_multiplier_mult_b_13"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_14" PHYSICAL="ila_multiplier_mult_b_14"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_15" PHYSICAL="ila_multiplier_mult_b_15"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_16" PHYSICAL="ila_multiplier_mult_b_16"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_17" PHYSICAL="ila_multiplier_mult_b_17"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_18" PHYSICAL="ila_multiplier_mult_b_18"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_19" PHYSICAL="ila_multiplier_mult_b_19"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_20" PHYSICAL="ila_multiplier_mult_b_20"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_21" PHYSICAL="ila_multiplier_mult_b_21"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_22" PHYSICAL="ila_multiplier_mult_b_22"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_23" PHYSICAL="ila_multiplier_mult_b_23"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_24" PHYSICAL="ila_multiplier_mult_b_24"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_25" PHYSICAL="ila_multiplier_mult_b_25"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_26" PHYSICAL="ila_multiplier_mult_b_26"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_27" PHYSICAL="ila_multiplier_mult_b_27"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_28" PHYSICAL="ila_multiplier_mult_b_28"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_29" PHYSICAL="ila_multiplier_mult_b_29"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_30" PHYSICAL="ila_multiplier_mult_b_30"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_31" PHYSICAL="ila_multiplier_mult_b_31"/>
            <PORTMAP LOGICAL="ila_multiplier_mult_b_32" PHYSICAL="ila_multiplier_mult_b_32"/>
            <PORTMAP LOGICAL="ila_products_array_0" PHYSICAL="ila_products_array_0"/>
            <PORTMAP LOGICAL="ila_products_array_1" PHYSICAL="ila_products_array_1"/>
            <PORTMAP LOGICAL="ila_products_array_2" PHYSICAL="ila_products_array_2"/>
            <PORTMAP LOGICAL="ila_products_array_3" PHYSICAL="ila_products_array_3"/>
            <PORTMAP LOGICAL="ila_products_array_4" PHYSICAL="ila_products_array_4"/>
            <PORTMAP LOGICAL="ila_products_array_5" PHYSICAL="ila_products_array_5"/>
            <PORTMAP LOGICAL="ila_products_array_6" PHYSICAL="ila_products_array_6"/>
            <PORTMAP LOGICAL="ila_products_array_7" PHYSICAL="ila_products_array_7"/>
            <PORTMAP LOGICAL="ila_products_array_8" PHYSICAL="ila_products_array_8"/>
            <PORTMAP LOGICAL="ila_products_array_9" PHYSICAL="ila_products_array_9"/>
            <PORTMAP LOGICAL="ila_products_array_10" PHYSICAL="ila_products_array_10"/>
            <PORTMAP LOGICAL="ila_products_array_11" PHYSICAL="ila_products_array_11"/>
            <PORTMAP LOGICAL="ila_products_array_12" PHYSICAL="ila_products_array_12"/>
            <PORTMAP LOGICAL="ila_products_array_13" PHYSICAL="ila_products_array_13"/>
            <PORTMAP LOGICAL="ila_products_array_14" PHYSICAL="ila_products_array_14"/>
            <PORTMAP LOGICAL="ila_products_array_15" PHYSICAL="ila_products_array_15"/>
            <PORTMAP LOGICAL="ila_products_array_16" PHYSICAL="ila_products_array_16"/>
            <PORTMAP LOGICAL="ila_products_array_17" PHYSICAL="ila_products_array_17"/>
            <PORTMAP LOGICAL="ila_products_array_18" PHYSICAL="ila_products_array_18"/>
            <PORTMAP LOGICAL="ila_products_array_19" PHYSICAL="ila_products_array_19"/>
            <PORTMAP LOGICAL="ila_products_array_20" PHYSICAL="ila_products_array_20"/>
            <PORTMAP LOGICAL="ila_products_array_21" PHYSICAL="ila_products_array_21"/>
            <PORTMAP LOGICAL="ila_products_array_22" PHYSICAL="ila_products_array_22"/>
            <PORTMAP LOGICAL="ila_products_array_23" PHYSICAL="ila_products_array_23"/>
            <PORTMAP LOGICAL="ila_products_array_24" PHYSICAL="ila_products_array_24"/>
            <PORTMAP LOGICAL="ila_products_array_25" PHYSICAL="ila_products_array_25"/>
            <PORTMAP LOGICAL="ila_products_array_26" PHYSICAL="ila_products_array_26"/>
            <PORTMAP LOGICAL="ila_products_array_27" PHYSICAL="ila_products_array_27"/>
            <PORTMAP LOGICAL="ila_products_array_28" PHYSICAL="ila_products_array_28"/>
            <PORTMAP LOGICAL="ila_products_array_29" PHYSICAL="ila_products_array_29"/>
            <PORTMAP LOGICAL="ila_products_array_30" PHYSICAL="ila_products_array_30"/>
            <PORTMAP LOGICAL="ila_products_array_31" PHYSICAL="ila_products_array_31"/>
            <PORTMAP LOGICAL="ila_products_array_32" PHYSICAL="ila_products_array_32"/>
            <PORTMAP LOGICAL="ila_layer_1_result_0" PHYSICAL="ila_layer_1_result_0"/>
            <PORTMAP LOGICAL="ila_layer_1_result_1" PHYSICAL="ila_layer_1_result_1"/>
            <PORTMAP LOGICAL="ila_layer_1_result_2" PHYSICAL="ila_layer_1_result_2"/>
            <PORTMAP LOGICAL="ila_layer_1_result_3" PHYSICAL="ila_layer_1_result_3"/>
            <PORTMAP LOGICAL="ila_layer_1_result_4" PHYSICAL="ila_layer_1_result_4"/>
            <PORTMAP LOGICAL="ila_layer_1_result_5" PHYSICAL="ila_layer_1_result_5"/>
            <PORTMAP LOGICAL="ila_layer_1_result_6" PHYSICAL="ila_layer_1_result_6"/>
            <PORTMAP LOGICAL="ila_layer_1_result_7" PHYSICAL="ila_layer_1_result_7"/>
            <PORTMAP LOGICAL="ila_layer_1_result_8" PHYSICAL="ila_layer_1_result_8"/>
            <PORTMAP LOGICAL="ila_layer_1_result_9" PHYSICAL="ila_layer_1_result_9"/>
            <PORTMAP LOGICAL="ila_layer_1_result_10" PHYSICAL="ila_layer_1_result_10"/>
            <PORTMAP LOGICAL="ila_layer_1_result_11" PHYSICAL="ila_layer_1_result_11"/>
            <PORTMAP LOGICAL="ila_layer_1_result_12" PHYSICAL="ila_layer_1_result_12"/>
            <PORTMAP LOGICAL="ila_layer_1_result_13" PHYSICAL="ila_layer_1_result_13"/>
            <PORTMAP LOGICAL="ila_layer_1_result_14" PHYSICAL="ila_layer_1_result_14"/>
            <PORTMAP LOGICAL="ila_layer_1_result_15" PHYSICAL="ila_layer_1_result_15"/>
            <PORTMAP LOGICAL="ila_layer_2_result_0" PHYSICAL="ila_layer_2_result_0"/>
            <PORTMAP LOGICAL="ila_layer_2_result_1" PHYSICAL="ila_layer_2_result_1"/>
            <PORTMAP LOGICAL="ila_layer_2_result_2" PHYSICAL="ila_layer_2_result_2"/>
            <PORTMAP LOGICAL="ila_layer_2_result_3" PHYSICAL="ila_layer_2_result_3"/>
            <PORTMAP LOGICAL="ila_layer_2_result_4" PHYSICAL="ila_layer_2_result_4"/>
            <PORTMAP LOGICAL="ila_layer_2_result_5" PHYSICAL="ila_layer_2_result_5"/>
            <PORTMAP LOGICAL="ila_layer_2_result_6" PHYSICAL="ila_layer_2_result_6"/>
            <PORTMAP LOGICAL="ila_layer_2_result_7" PHYSICAL="ila_layer_2_result_7"/>
            <PORTMAP LOGICAL="ila_layer_3_result_0" PHYSICAL="ila_layer_3_result_0"/>
            <PORTMAP LOGICAL="ila_layer_3_result_1" PHYSICAL="ila_layer_3_result_1"/>
            <PORTMAP LOGICAL="ila_layer_3_result_2" PHYSICAL="ila_layer_3_result_2"/>
            <PORTMAP LOGICAL="ila_layer_3_result_3" PHYSICAL="ila_layer_3_result_3"/>
            <PORTMAP LOGICAL="ila_layer_4_result_0" PHYSICAL="ila_layer_4_result_0"/>
            <PORTMAP LOGICAL="ila_layer_4_result_1" PHYSICAL="ila_layer_4_result_1"/>
            <PORTMAP LOGICAL="ila_layer_5_result" PHYSICAL="ila_layer_5_result"/>
            <PORTMAP LOGICAL="ila_layer_6_result" PHYSICAL="ila_layer_6_result"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_0" PHYSICAL="ila_layer_1_reg_0"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_1" PHYSICAL="ila_layer_1_reg_1"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_2" PHYSICAL="ila_layer_1_reg_2"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_3" PHYSICAL="ila_layer_1_reg_3"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_4" PHYSICAL="ila_layer_1_reg_4"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_5" PHYSICAL="ila_layer_1_reg_5"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_6" PHYSICAL="ila_layer_1_reg_6"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_7" PHYSICAL="ila_layer_1_reg_7"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_8" PHYSICAL="ila_layer_1_reg_8"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_9" PHYSICAL="ila_layer_1_reg_9"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_10" PHYSICAL="ila_layer_1_reg_10"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_11" PHYSICAL="ila_layer_1_reg_11"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_12" PHYSICAL="ila_layer_1_reg_12"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_13" PHYSICAL="ila_layer_1_reg_13"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_14" PHYSICAL="ila_layer_1_reg_14"/>
            <PORTMAP LOGICAL="ila_layer_1_reg_15" PHYSICAL="ila_layer_1_reg_15"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_0" PHYSICAL="ila_layer_2_reg_0"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_1" PHYSICAL="ila_layer_2_reg_1"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_2" PHYSICAL="ila_layer_2_reg_2"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_3" PHYSICAL="ila_layer_2_reg_3"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_4" PHYSICAL="ila_layer_2_reg_4"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_5" PHYSICAL="ila_layer_2_reg_5"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_6" PHYSICAL="ila_layer_2_reg_6"/>
            <PORTMAP LOGICAL="ila_layer_2_reg_7" PHYSICAL="ila_layer_2_reg_7"/>
            <PORTMAP LOGICAL="ila_layer_3_reg_0" PHYSICAL="ila_layer_3_reg_0"/>
            <PORTMAP LOGICAL="ila_layer_3_reg_1" PHYSICAL="ila_layer_3_reg_1"/>
            <PORTMAP LOGICAL="ila_layer_3_reg_2" PHYSICAL="ila_layer_3_reg_2"/>
            <PORTMAP LOGICAL="ila_layer_3_reg_3" PHYSICAL="ila_layer_3_reg_3"/>
            <PORTMAP LOGICAL="ila_layer_4_reg_0" PHYSICAL="ila_layer_4_reg_0"/>
            <PORTMAP LOGICAL="ila_layer_4_reg_1" PHYSICAL="ila_layer_4_reg_1"/>
            <PORTMAP LOGICAL="ila_layer_5_reg" PHYSICAL="ila_layer_5_reg"/>
            <PORTMAP LOGICAL="ila_layer_6_reg" PHYSICAL="ila_layer_6_reg"/>
            <PORTMAP LOGICAL="ila_kernel_values_0" PHYSICAL="ila_kernel_values_0"/>
            <PORTMAP LOGICAL="ila_kernel_values_1" PHYSICAL="ila_kernel_values_1"/>
            <PORTMAP LOGICAL="ila_kernel_values_2" PHYSICAL="ila_kernel_values_2"/>
            <PORTMAP LOGICAL="ila_kernel_values_3" PHYSICAL="ila_kernel_values_3"/>
            <PORTMAP LOGICAL="ila_kernel_values_4" PHYSICAL="ila_kernel_values_4"/>
            <PORTMAP LOGICAL="ila_kernel_values_5" PHYSICAL="ila_kernel_values_5"/>
            <PORTMAP LOGICAL="ila_kernel_values_6" PHYSICAL="ila_kernel_values_6"/>
            <PORTMAP LOGICAL="ila_kernel_values_7" PHYSICAL="ila_kernel_values_7"/>
            <PORTMAP LOGICAL="ila_kernel_values_8" PHYSICAL="ila_kernel_values_8"/>
            <PORTMAP LOGICAL="ila_kernel_values_9" PHYSICAL="ila_kernel_values_9"/>
            <PORTMAP LOGICAL="ila_kernel_values_10" PHYSICAL="ila_kernel_values_10"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_result_0" PHYSICAL="ila_kernel_layer_1_result_0"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_result_1" PHYSICAL="ila_kernel_layer_1_result_1"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_result_2" PHYSICAL="ila_kernel_layer_1_result_2"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_result_3" PHYSICAL="ila_kernel_layer_1_result_3"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_result_4" PHYSICAL="ila_kernel_layer_1_result_4"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_result_5" PHYSICAL="ila_kernel_layer_1_result_5"/>
            <PORTMAP LOGICAL="ila_kernel_layer_2_result_0" PHYSICAL="ila_kernel_layer_2_result_0"/>
            <PORTMAP LOGICAL="ila_kernel_layer_2_result_1" PHYSICAL="ila_kernel_layer_2_result_1"/>
            <PORTMAP LOGICAL="ila_kernel_layer_2_result_2" PHYSICAL="ila_kernel_layer_2_result_2"/>
            <PORTMAP LOGICAL="ila_kernel_layer_3_result" PHYSICAL="ila_kernel_layer_3_result"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_reg_0" PHYSICAL="ila_kernel_layer_1_reg_0"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_reg_1" PHYSICAL="ila_kernel_layer_1_reg_1"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_reg_2" PHYSICAL="ila_kernel_layer_1_reg_2"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_reg_3" PHYSICAL="ila_kernel_layer_1_reg_3"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_reg_4" PHYSICAL="ila_kernel_layer_1_reg_4"/>
            <PORTMAP LOGICAL="ila_kernel_layer_1_reg_5" PHYSICAL="ila_kernel_layer_1_reg_5"/>
            <PORTMAP LOGICAL="ila_kernel_layer_2_reg_0" PHYSICAL="ila_kernel_layer_2_reg_0"/>
            <PORTMAP LOGICAL="ila_kernel_layer_2_reg_1" PHYSICAL="ila_kernel_layer_2_reg_1"/>
            <PORTMAP LOGICAL="ila_kernel_layer_2_reg_2" PHYSICAL="ila_kernel_layer_2_reg_2"/>
            <PORTMAP LOGICAL="ila_kernel_layer_3_reg" PHYSICAL="ila_kernel_layer_3_reg"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_0" PHYSICAL="ila_kernel_addend_shift_register_0"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_1" PHYSICAL="ila_kernel_addend_shift_register_1"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_2" PHYSICAL="ila_kernel_addend_shift_register_2"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_3" PHYSICAL="ila_kernel_addend_shift_register_3"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_4" PHYSICAL="ila_kernel_addend_shift_register_4"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_5" PHYSICAL="ila_kernel_addend_shift_register_5"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_6" PHYSICAL="ila_kernel_addend_shift_register_6"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_7" PHYSICAL="ila_kernel_addend_shift_register_7"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_8" PHYSICAL="ila_kernel_addend_shift_register_8"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_9" PHYSICAL="ila_kernel_addend_shift_register_9"/>
            <PORTMAP LOGICAL="ila_kernel_addend_shift_register_10" PHYSICAL="ila_kernel_addend_shift_register_10"/>
            <PORTMAP LOGICAL="ila_master_affine_select" PHYSICAL="ila_master_affine_select"/>
            <PORTMAP LOGICAL="ila_master_relu_en" PHYSICAL="ila_master_relu_en"/>
            <PORTMAP LOGICAL="ila_master_weights_loaded" PHYSICAL="ila_master_weights_loaded"/>
            <PORTMAP LOGICAL="ila_master_conv_complete" PHYSICAL="ila_master_conv_complete"/>
            <PORTMAP LOGICAL="ila_master_more_dsps" PHYSICAL="ila_master_more_dsps"/>
            <PORTMAP LOGICAL="ila_master_iteration_complete" PHYSICAL="ila_master_iteration_complete"/>
            <PORTMAP LOGICAL="ila_master_volume_complete" PHYSICAL="ila_master_volume_complete"/>
            <PORTMAP LOGICAL="ila_master_dsps_used" PHYSICAL="ila_master_dsps_used"/>
            <PORTMAP LOGICAL="ila_master_iterations_required" PHYSICAL="ila_master_iterations_required"/>
            <PORTMAP LOGICAL="ila_master_row_complete" PHYSICAL="ila_master_row_complete"/>
            <PORTMAP LOGICAL="ila_master_layer_ready" PHYSICAL="ila_master_layer_ready"/>
            <PORTMAP LOGICAL="ila_master_filter_iterations_required" PHYSICAL="ila_master_filter_iterations_required"/>
            <PORTMAP LOGICAL="ila_master_acc_row_complete" PHYSICAL="ila_master_acc_row_complete"/>
            <PORTMAP LOGICAL="ila_master_input_volume_height" PHYSICAL="ila_master_input_volume_height"/>
            <PORTMAP LOGICAL="ila_master_input_volume_width" PHYSICAL="ila_master_input_volume_width"/>
            <PORTMAP LOGICAL="ila_master_input_volume_channels" PHYSICAL="ila_master_input_volume_channels"/>
            <PORTMAP LOGICAL="ila_master_output_volume_height" PHYSICAL="ila_master_output_volume_height"/>
            <PORTMAP LOGICAL="ila_master_output_volume_width" PHYSICAL="ila_master_output_volume_width"/>
            <PORTMAP LOGICAL="ila_master_output_volume_channels" PHYSICAL="ila_master_output_volume_channels"/>
            <PORTMAP LOGICAL="ila_master_weight_filter_height" PHYSICAL="ila_master_weight_filter_height"/>
            <PORTMAP LOGICAL="ila_master_weight_filter_width" PHYSICAL="ila_master_weight_filter_width"/>
            <PORTMAP LOGICAL="ila_master_weight_filter_channels" PHYSICAL="ila_master_weight_filter_channels"/>
            <PORTMAP LOGICAL="ila_master_number_of_filters" PHYSICAL="ila_master_number_of_filters"/>
            <PORTMAP LOGICAL="ila_master_stride" PHYSICAL="ila_master_stride"/>
            <PORTMAP LOGICAL="ila_master_pad" PHYSICAL="ila_master_pad"/>
            <PORTMAP LOGICAL="ila_master_bias_length" PHYSICAL="ila_master_bias_length"/>
            <PORTMAP LOGICAL="ila_master_ch_al_filt" PHYSICAL="ila_master_ch_al_filt"/>
            <PORTMAP LOGICAL="ila_master_affine_channels_in_set" PHYSICAL="ila_master_affine_channels_in_set"/>
            <PORTMAP LOGICAL="ila_master_affine_filters_in_set" PHYSICAL="ila_master_affine_filters_in_set"/>
            <PORTMAP LOGICAL="ila_master_channels_iterations" PHYSICAL="ila_master_channels_iterations"/>
            <PORTMAP LOGICAL="ila_master_affine_filters_iterations" PHYSICAL="ila_master_affine_filters_iterations"/>
            <PORTMAP LOGICAL="ila_master_start" PHYSICAL="ila_master_start"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Maxpool_Layer_32bit_0" HWVERSION="1.0" INSTANCE="Maxpool_Layer_32bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Maxpool_Layer_32bit" VLNV="xilinx.com:user:Maxpool_Layer_32bit:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M00_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_M00_AXI_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_M00_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="G_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_Maxpool_Layer_32bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x44A10000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x44A1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="o_pooling_complete" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_o_pooling_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_cycle" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="o_epoch" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_PR0_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_PR0_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_PR0_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_PR1_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_PR1_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_PR1_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_PR2_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_PR2_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_PR2_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_third_row_activate" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_recycle_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_prime_PR0_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_prime_PR1_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_prime_PR2_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_row_cntrl_pixel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_row_cntrl_column_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_row_cntrl_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_sorter_data_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_row_cntrl_stride_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_inbuff_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_volume_processed" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_row_cntrl_volume_rows_processed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_row_cntrl_output_rows_generated" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_row_cntrl_output_volume_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_row_cntrl_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_channel_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_row_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_row_cntrl_busy" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_ila_row_cntrl_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="maxpool_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ila_row_cntrl_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_kernel_data_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_row_cntrl_sorter_data_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR0_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR0_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR0_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR0_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR1_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR1_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR1_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR1_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR2_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR2_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR2_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_PR2_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_inbuff_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_outbuff_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_outbuff_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_heap_sorter_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_heap_sorter_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_position9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_heap_sorter_done" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_heap_sorter_sorted_data_9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_heap_sorter_sorter_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ila_master_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="ila_master_axi_wbc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ila_master_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_axi_rbc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_outbuff_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_inbuff_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_inbuff_wr_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_input_volume_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_input_volume_channels" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_output_volume_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_output_volume_channels" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_pool_kernel_size" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_master_stride" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_input_data_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_output_data_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_master_writes_remaining" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_calculated" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_more_bursts_needed" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_channel_complete_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ila_master_complete_shift_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_data_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="ila_master_operating_length" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_input_index" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_master_input_addr_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_stride_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_addr1_multiple" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_master_addr2_multiple" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_start" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ila_master_start_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_master_first_calculated" SIGIS="undef"/>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_txn_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_axi_error" SIGIS="undef"/>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="m00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awlock" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_awready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wlast" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_wready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_bvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_bready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arlock" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_arready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rlast" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_rready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Maxpool_Layer_32bit_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m00_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m00_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m00_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m00_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m00_axi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m00_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m00_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m00_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m00_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m00_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m00_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m00_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m00_axi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m00_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m00_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ila_mp_ports_1" TYPE="INITIATOR" VLNV="xilinx.com:user:ila_mp_ports:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ila_row_cntrl_PR0_din" PHYSICAL="ila_row_cntrl_PR0_din"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR0_wr_en" PHYSICAL="ila_row_cntrl_PR0_wr_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR0_rd_en" PHYSICAL="ila_row_cntrl_PR0_rd_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR1_din" PHYSICAL="ila_row_cntrl_PR1_din"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR1_wr_en" PHYSICAL="ila_row_cntrl_PR1_wr_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR1_rd_en" PHYSICAL="ila_row_cntrl_PR1_rd_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR2_din" PHYSICAL="ila_row_cntrl_PR2_din"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR2_wr_en" PHYSICAL="ila_row_cntrl_PR2_wr_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_PR2_rd_en" PHYSICAL="ila_row_cntrl_PR2_rd_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_third_row_activate" PHYSICAL="ila_row_cntrl_third_row_activate"/>
            <PORTMAP LOGICAL="ila_row_cntrl_recycle_en" PHYSICAL="ila_row_cntrl_recycle_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_prime_PR0_en" PHYSICAL="ila_row_cntrl_prime_PR0_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_prime_PR1_en" PHYSICAL="ila_row_cntrl_prime_PR1_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_prime_PR2_en" PHYSICAL="ila_row_cntrl_prime_PR2_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_pixel_counter" PHYSICAL="ila_row_cntrl_pixel_counter"/>
            <PORTMAP LOGICAL="ila_row_cntrl_column_counter" PHYSICAL="ila_row_cntrl_column_counter"/>
            <PORTMAP LOGICAL="ila_row_cntrl_row_counter" PHYSICAL="ila_row_cntrl_row_counter"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_valid" PHYSICAL="ila_row_cntrl_sorter_data_valid"/>
            <PORTMAP LOGICAL="ila_row_cntrl_stride_counter" PHYSICAL="ila_row_cntrl_stride_counter"/>
            <PORTMAP LOGICAL="ila_row_cntrl_inbuff_rd_en" PHYSICAL="ila_row_cntrl_inbuff_rd_en"/>
            <PORTMAP LOGICAL="ila_row_cntrl_volume_processed" PHYSICAL="ila_row_cntrl_volume_processed"/>
            <PORTMAP LOGICAL="ila_row_cntrl_volume_rows_processed" PHYSICAL="ila_row_cntrl_volume_rows_processed"/>
            <PORTMAP LOGICAL="ila_row_cntrl_output_rows_generated" PHYSICAL="ila_row_cntrl_output_rows_generated"/>
            <PORTMAP LOGICAL="ila_row_cntrl_output_volume_size" PHYSICAL="ila_row_cntrl_output_volume_size"/>
            <PORTMAP LOGICAL="ila_row_cntrl_channel_counter" PHYSICAL="ila_row_cntrl_channel_counter"/>
            <PORTMAP LOGICAL="ila_row_cntrl_channel_complete" PHYSICAL="ila_row_cntrl_channel_complete"/>
            <PORTMAP LOGICAL="ila_row_cntrl_row_complete" PHYSICAL="ila_row_cntrl_row_complete"/>
            <PORTMAP LOGICAL="ila_row_cntrl_busy" PHYSICAL="ila_row_cntrl_busy"/>
            <PORTMAP LOGICAL="ila_row_cntrl_fsm_state" PHYSICAL="ila_row_cntrl_fsm_state"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_0" PHYSICAL="ila_row_cntrl_kernel_data_0"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_1" PHYSICAL="ila_row_cntrl_kernel_data_1"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_2" PHYSICAL="ila_row_cntrl_kernel_data_2"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_3" PHYSICAL="ila_row_cntrl_kernel_data_3"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_4" PHYSICAL="ila_row_cntrl_kernel_data_4"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_5" PHYSICAL="ila_row_cntrl_kernel_data_5"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_6" PHYSICAL="ila_row_cntrl_kernel_data_6"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_7" PHYSICAL="ila_row_cntrl_kernel_data_7"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_8" PHYSICAL="ila_row_cntrl_kernel_data_8"/>
            <PORTMAP LOGICAL="ila_row_cntrl_kernel_data_9" PHYSICAL="ila_row_cntrl_kernel_data_9"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_0" PHYSICAL="ila_row_cntrl_sorter_data_0"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_1" PHYSICAL="ila_row_cntrl_sorter_data_1"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_2" PHYSICAL="ila_row_cntrl_sorter_data_2"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_3" PHYSICAL="ila_row_cntrl_sorter_data_3"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_4" PHYSICAL="ila_row_cntrl_sorter_data_4"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_5" PHYSICAL="ila_row_cntrl_sorter_data_5"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_6" PHYSICAL="ila_row_cntrl_sorter_data_6"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_7" PHYSICAL="ila_row_cntrl_sorter_data_7"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_8" PHYSICAL="ila_row_cntrl_sorter_data_8"/>
            <PORTMAP LOGICAL="ila_row_cntrl_sorter_data_9" PHYSICAL="ila_row_cntrl_sorter_data_9"/>
            <PORTMAP LOGICAL="ila_PR0_full" PHYSICAL="ila_PR0_full"/>
            <PORTMAP LOGICAL="ila_PR0_almost_full" PHYSICAL="ila_PR0_almost_full"/>
            <PORTMAP LOGICAL="ila_PR0_empty" PHYSICAL="ila_PR0_empty"/>
            <PORTMAP LOGICAL="ila_PR0_almost_empty" PHYSICAL="ila_PR0_almost_empty"/>
            <PORTMAP LOGICAL="ila_PR1_full" PHYSICAL="ila_PR1_full"/>
            <PORTMAP LOGICAL="ila_PR1_almost_full" PHYSICAL="ila_PR1_almost_full"/>
            <PORTMAP LOGICAL="ila_PR1_empty" PHYSICAL="ila_PR1_empty"/>
            <PORTMAP LOGICAL="ila_PR1_almost_empty" PHYSICAL="ila_PR1_almost_empty"/>
            <PORTMAP LOGICAL="ila_PR2_full" PHYSICAL="ila_PR2_full"/>
            <PORTMAP LOGICAL="ila_PR2_almost_full" PHYSICAL="ila_PR2_almost_full"/>
            <PORTMAP LOGICAL="ila_PR2_empty" PHYSICAL="ila_PR2_empty"/>
            <PORTMAP LOGICAL="ila_PR2_almost_empty" PHYSICAL="ila_PR2_almost_empty"/>
            <PORTMAP LOGICAL="ila_inbuff_wr_en" PHYSICAL="ila_inbuff_wr_en"/>
            <PORTMAP LOGICAL="ila_inbuff_empty" PHYSICAL="ila_inbuff_empty"/>
            <PORTMAP LOGICAL="ila_inbuff_almost_empty" PHYSICAL="ila_inbuff_almost_empty"/>
            <PORTMAP LOGICAL="ila_inbuff_full" PHYSICAL="ila_inbuff_full"/>
            <PORTMAP LOGICAL="ila_inbuff_almost_full" PHYSICAL="ila_inbuff_almost_full"/>
            <PORTMAP LOGICAL="ila_inbuff_valid" PHYSICAL="ila_inbuff_valid"/>
            <PORTMAP LOGICAL="ila_inbuff_rd_en" PHYSICAL="ila_inbuff_rd_en"/>
            <PORTMAP LOGICAL="ila_outbuff_rd_en" PHYSICAL="ila_outbuff_rd_en"/>
            <PORTMAP LOGICAL="ila_outbuff_dout" PHYSICAL="ila_outbuff_dout"/>
            <PORTMAP LOGICAL="ila_outbuff_empty" PHYSICAL="ila_outbuff_empty"/>
            <PORTMAP LOGICAL="ila_outbuff_almost_empty" PHYSICAL="ila_outbuff_almost_empty"/>
            <PORTMAP LOGICAL="ila_outbuff_full" PHYSICAL="ila_outbuff_full"/>
            <PORTMAP LOGICAL="ila_outbuff_almost_full" PHYSICAL="ila_outbuff_almost_full"/>
            <PORTMAP LOGICAL="ila_outbuff_valid" PHYSICAL="ila_outbuff_valid"/>
            <PORTMAP LOGICAL="ila_heap_sorter_ready" PHYSICAL="ila_heap_sorter_ready"/>
            <PORTMAP LOGICAL="ila_heap_sorter_fsm_state" PHYSICAL="ila_heap_sorter_fsm_state"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position1" PHYSICAL="ila_heap_sorter_position1"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position2" PHYSICAL="ila_heap_sorter_position2"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position3" PHYSICAL="ila_heap_sorter_position3"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position4" PHYSICAL="ila_heap_sorter_position4"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position5" PHYSICAL="ila_heap_sorter_position5"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position6" PHYSICAL="ila_heap_sorter_position6"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position7" PHYSICAL="ila_heap_sorter_position7"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position8" PHYSICAL="ila_heap_sorter_position8"/>
            <PORTMAP LOGICAL="ila_heap_sorter_position9" PHYSICAL="ila_heap_sorter_position9"/>
            <PORTMAP LOGICAL="ila_heap_sorter_done" PHYSICAL="ila_heap_sorter_done"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_0" PHYSICAL="ila_heap_sorter_sorted_data_0"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_1" PHYSICAL="ila_heap_sorter_sorted_data_1"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_2" PHYSICAL="ila_heap_sorter_sorted_data_2"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_3" PHYSICAL="ila_heap_sorter_sorted_data_3"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_4" PHYSICAL="ila_heap_sorter_sorted_data_4"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_5" PHYSICAL="ila_heap_sorter_sorted_data_5"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_6" PHYSICAL="ila_heap_sorter_sorted_data_6"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_7" PHYSICAL="ila_heap_sorter_sorted_data_7"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_8" PHYSICAL="ila_heap_sorter_sorted_data_8"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorted_data_9" PHYSICAL="ila_heap_sorter_sorted_data_9"/>
            <PORTMAP LOGICAL="ila_heap_sorter_sorter_ready" PHYSICAL="ila_heap_sorter_sorter_ready"/>
            <PORTMAP LOGICAL="ila_master_fsm_state" PHYSICAL="ila_master_fsm_state"/>
            <PORTMAP LOGICAL="ila_master_axi_awready" PHYSICAL="ila_master_axi_awready"/>
            <PORTMAP LOGICAL="ila_master_axi_awaddr" PHYSICAL="ila_master_axi_awaddr"/>
            <PORTMAP LOGICAL="ila_master_axi_awsize" PHYSICAL="ila_master_axi_awsize"/>
            <PORTMAP LOGICAL="ila_master_axi_awlen" PHYSICAL="ila_master_axi_awlen"/>
            <PORTMAP LOGICAL="ila_master_axi_awvalid" PHYSICAL="ila_master_axi_awvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_wready" PHYSICAL="ila_master_axi_wready"/>
            <PORTMAP LOGICAL="ila_master_axi_wdata" PHYSICAL="ila_master_axi_wdata"/>
            <PORTMAP LOGICAL="ila_master_axi_wlast" PHYSICAL="ila_master_axi_wlast"/>
            <PORTMAP LOGICAL="ila_master_axi_wvalid" PHYSICAL="ila_master_axi_wvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_wstrb" PHYSICAL="ila_master_axi_wstrb"/>
            <PORTMAP LOGICAL="ila_master_axi_bvalid" PHYSICAL="ila_master_axi_bvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_bready" PHYSICAL="ila_master_axi_bready"/>
            <PORTMAP LOGICAL="ila_master_axi_wbc" PHYSICAL="ila_master_axi_wbc"/>
            <PORTMAP LOGICAL="ila_master_axi_arsize" PHYSICAL="ila_master_axi_arsize"/>
            <PORTMAP LOGICAL="ila_master_axi_araddr" PHYSICAL="ila_master_axi_araddr"/>
            <PORTMAP LOGICAL="ila_master_axi_arlen" PHYSICAL="ila_master_axi_arlen"/>
            <PORTMAP LOGICAL="ila_master_axi_arvalid" PHYSICAL="ila_master_axi_arvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_rready" PHYSICAL="ila_master_axi_rready"/>
            <PORTMAP LOGICAL="ila_master_axi_arready" PHYSICAL="ila_master_axi_arready"/>
            <PORTMAP LOGICAL="ila_master_axi_rdata" PHYSICAL="ila_master_axi_rdata"/>
            <PORTMAP LOGICAL="ila_master_axi_rlast" PHYSICAL="ila_master_axi_rlast"/>
            <PORTMAP LOGICAL="ila_master_axi_rvalid" PHYSICAL="ila_master_axi_rvalid"/>
            <PORTMAP LOGICAL="ila_master_axi_rbc" PHYSICAL="ila_master_axi_rbc"/>
            <PORTMAP LOGICAL="ila_master_outbuff_rd_en" PHYSICAL="ila_master_outbuff_rd_en"/>
            <PORTMAP LOGICAL="ila_master_inbuff_din" PHYSICAL="ila_master_inbuff_din"/>
            <PORTMAP LOGICAL="ila_master_inbuff_wr_en" PHYSICAL="ila_master_inbuff_wr_en"/>
            <PORTMAP LOGICAL="ila_master_input_volume_size" PHYSICAL="ila_master_input_volume_size"/>
            <PORTMAP LOGICAL="ila_master_input_volume_channels" PHYSICAL="ila_master_input_volume_channels"/>
            <PORTMAP LOGICAL="ila_master_output_volume_size" PHYSICAL="ila_master_output_volume_size"/>
            <PORTMAP LOGICAL="ila_master_output_volume_channels" PHYSICAL="ila_master_output_volume_channels"/>
            <PORTMAP LOGICAL="ila_master_pool_kernel_size" PHYSICAL="ila_master_pool_kernel_size"/>
            <PORTMAP LOGICAL="ila_master_stride" PHYSICAL="ila_master_stride"/>
            <PORTMAP LOGICAL="ila_master_input_data_addr_reg" PHYSICAL="ila_master_input_data_addr_reg"/>
            <PORTMAP LOGICAL="ila_master_output_data_addr_reg" PHYSICAL="ila_master_output_data_addr_reg"/>
            <PORTMAP LOGICAL="ila_master_row_counter" PHYSICAL="ila_master_row_counter"/>
            <PORTMAP LOGICAL="ila_master_channel_counter" PHYSICAL="ila_master_channel_counter"/>
            <PORTMAP LOGICAL="ila_master_writes_remaining" PHYSICAL="ila_master_writes_remaining"/>
            <PORTMAP LOGICAL="ila_master_calculated" PHYSICAL="ila_master_calculated"/>
            <PORTMAP LOGICAL="ila_master_more_bursts_needed" PHYSICAL="ila_master_more_bursts_needed"/>
            <PORTMAP LOGICAL="ila_master_channel_complete_counter" PHYSICAL="ila_master_channel_complete_counter"/>
            <PORTMAP LOGICAL="ila_master_complete_shift_reg" PHYSICAL="ila_master_complete_shift_reg"/>
            <PORTMAP LOGICAL="ila_master_data_valid" PHYSICAL="ila_master_data_valid"/>
            <PORTMAP LOGICAL="ila_master_operating_length" PHYSICAL="ila_master_operating_length"/>
            <PORTMAP LOGICAL="ila_master_input_index" PHYSICAL="ila_master_input_index"/>
            <PORTMAP LOGICAL="ila_master_input_addr_counter" PHYSICAL="ila_master_input_addr_counter"/>
            <PORTMAP LOGICAL="ila_master_stride_counter" PHYSICAL="ila_master_stride_counter"/>
            <PORTMAP LOGICAL="ila_master_addr1_multiple" PHYSICAL="ila_master_addr1_multiple"/>
            <PORTMAP LOGICAL="ila_master_addr2_multiple" PHYSICAL="ila_master_addr2_multiple"/>
            <PORTMAP LOGICAL="ila_master_start" PHYSICAL="ila_master_start"/>
            <PORTMAP LOGICAL="ila_master_start_reg" PHYSICAL="ila_master_start_reg"/>
            <PORTMAP LOGICAL="ila_master_first_calculated" PHYSICAL="ila_master_first_calculated"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Softmax_Layer_32bit_0" HWVERSION="1.0" INSTANCE="Softmax_Layer_32bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Softmax_Layer_32bit" VLNV="xilinx.com:user:Softmax_Layer_32bit:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_M00_AXI_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_M00_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="G_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_Softmax_Layer_32bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x44A20000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x44A2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="o_softmax_complete" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_o_softmax_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_cycle" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="o_epoch" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_smax_exp_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_valid_result" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_function_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_exp_step_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_exp_multiplication_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_exp_hold_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_exp_sum_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_multiplicand_a" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_multiplicand_b" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_product" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_augend" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_addend" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_sum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_data_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_mult_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_fifo_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_fifo_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_exp_done" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_smax_aw_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_aw_addend" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_aw_augend" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_aw_sum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_aw_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_aw_summing_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_aw_hold_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_smax_aw_sum_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_aw_sum_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_aw_sum_result_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_smax_dw_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_dw_divisor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_dw_dividend" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_dw_quotient" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_dw_rd_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_dw_division_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_dw_hold_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_smax_dw_quotient_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_dw_division_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_dw_quotient_result_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_smax_ctrlr_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_ctrlr_exp_input" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_ctrlr_exp_input_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_ctrlr_controller_ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_ctrlr_exp_fifo_select" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_ctrlr_exp_complete" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_smax_ctrlr_element_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_ctrlr_softmax_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_ctrlr_clear_all" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_ctrlr_busy" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_ila_smax_ctrlr_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="softmax_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_inbuff_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_inbuff_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_inbuff_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_inbuff_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_inbuff_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_inbuff_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_inbuff_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_inbuff_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_inbuff_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_outbuff_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_outbuff_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_outbuff_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_outbuff_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_outbuff_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_outbuff_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_outbuff_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_outbuff_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_outbuff_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_mux_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_mux_wr_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_fifo_rd_en" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_exp_fifo_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_fifo_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_fifo_almost_full" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_fifo_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_fifo_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_exp_fifo_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_smax_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_wbc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_rbc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_smax_num_elements" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_input_data_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_output_data_addr_reg" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ila_smax_row_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_smax_channel_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_smax_writes_remaining" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ila_smax_reads_remaining" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_calculated" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_more_bursts_needed" SIGIS="undef"/>
        <PORT DIR="O" NAME="ila_smax_data_loaded" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ila_smax_class_counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ila_smax_master_fsm_state" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_txn_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_axi_error" SIGIS="undef"/>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="m00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awlock" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_awready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wlast" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_wready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_bvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_bready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arlock" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_arready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rlast" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rvalid" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_rready" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Softmax_Layer_32bit_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m00_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m00_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m00_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m00_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m00_axi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m00_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m00_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m00_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m00_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m00_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m00_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m00_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m00_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m00_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m00_axi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m00_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m00_axi_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m00_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ila_smax_1" TYPE="INITIATOR" VLNV="xilinx.com:user:ila_smax:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ila_smax_exp_fsm_state" PHYSICAL="ila_smax_exp_fsm_state"/>
            <PORTMAP LOGICAL="ila_smax_exp_valid_result" PHYSICAL="ila_smax_exp_valid_result"/>
            <PORTMAP LOGICAL="ila_smax_exp_function_ready" PHYSICAL="ila_smax_exp_function_ready"/>
            <PORTMAP LOGICAL="ila_smax_exp_step_counter" PHYSICAL="ila_smax_exp_step_counter"/>
            <PORTMAP LOGICAL="ila_smax_exp_multiplication_counter" PHYSICAL="ila_smax_exp_multiplication_counter"/>
            <PORTMAP LOGICAL="ila_smax_exp_hold_counter" PHYSICAL="ila_smax_exp_hold_counter"/>
            <PORTMAP LOGICAL="ila_smax_exp_sum_counter" PHYSICAL="ila_smax_exp_sum_counter"/>
            <PORTMAP LOGICAL="ila_smax_exp_multiplicand_a" PHYSICAL="ila_smax_exp_multiplicand_a"/>
            <PORTMAP LOGICAL="ila_smax_exp_multiplicand_b" PHYSICAL="ila_smax_exp_multiplicand_b"/>
            <PORTMAP LOGICAL="ila_smax_exp_product" PHYSICAL="ila_smax_exp_product"/>
            <PORTMAP LOGICAL="ila_smax_exp_augend" PHYSICAL="ila_smax_exp_augend"/>
            <PORTMAP LOGICAL="ila_smax_exp_addend" PHYSICAL="ila_smax_exp_addend"/>
            <PORTMAP LOGICAL="ila_smax_exp_sum" PHYSICAL="ila_smax_exp_sum"/>
            <PORTMAP LOGICAL="ila_smax_exp_data_reg" PHYSICAL="ila_smax_exp_data_reg"/>
            <PORTMAP LOGICAL="ila_smax_exp_mult_reg" PHYSICAL="ila_smax_exp_mult_reg"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_data" PHYSICAL="ila_smax_exp_fifo_data"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_wr_en" PHYSICAL="ila_smax_exp_fifo_wr_en"/>
            <PORTMAP LOGICAL="ila_smax_exp_exp_done" PHYSICAL="ila_smax_exp_exp_done"/>
            <PORTMAP LOGICAL="ila_smax_aw_fsm_state" PHYSICAL="ila_smax_aw_fsm_state"/>
            <PORTMAP LOGICAL="ila_smax_aw_addend" PHYSICAL="ila_smax_aw_addend"/>
            <PORTMAP LOGICAL="ila_smax_aw_augend" PHYSICAL="ila_smax_aw_augend"/>
            <PORTMAP LOGICAL="ila_smax_aw_sum" PHYSICAL="ila_smax_aw_sum"/>
            <PORTMAP LOGICAL="ila_smax_aw_rd_en" PHYSICAL="ila_smax_aw_rd_en"/>
            <PORTMAP LOGICAL="ila_smax_aw_summing_complete" PHYSICAL="ila_smax_aw_summing_complete"/>
            <PORTMAP LOGICAL="ila_smax_aw_hold_counter" PHYSICAL="ila_smax_aw_hold_counter"/>
            <PORTMAP LOGICAL="ila_smax_aw_sum_counter" PHYSICAL="ila_smax_aw_sum_counter"/>
            <PORTMAP LOGICAL="ila_smax_aw_sum_reg" PHYSICAL="ila_smax_aw_sum_reg"/>
            <PORTMAP LOGICAL="ila_smax_aw_sum_result_valid" PHYSICAL="ila_smax_aw_sum_result_valid"/>
            <PORTMAP LOGICAL="ila_smax_dw_fsm_state" PHYSICAL="ila_smax_dw_fsm_state"/>
            <PORTMAP LOGICAL="ila_smax_dw_divisor" PHYSICAL="ila_smax_dw_divisor"/>
            <PORTMAP LOGICAL="ila_smax_dw_dividend" PHYSICAL="ila_smax_dw_dividend"/>
            <PORTMAP LOGICAL="ila_smax_dw_quotient" PHYSICAL="ila_smax_dw_quotient"/>
            <PORTMAP LOGICAL="ila_smax_dw_rd_en" PHYSICAL="ila_smax_dw_rd_en"/>
            <PORTMAP LOGICAL="ila_smax_dw_division_complete" PHYSICAL="ila_smax_dw_division_complete"/>
            <PORTMAP LOGICAL="ila_smax_dw_hold_counter" PHYSICAL="ila_smax_dw_hold_counter"/>
            <PORTMAP LOGICAL="ila_smax_dw_quotient_counter" PHYSICAL="ila_smax_dw_quotient_counter"/>
            <PORTMAP LOGICAL="ila_smax_dw_division_reg" PHYSICAL="ila_smax_dw_division_reg"/>
            <PORTMAP LOGICAL="ila_smax_dw_quotient_result_valid" PHYSICAL="ila_smax_dw_quotient_result_valid"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_fsm_state" PHYSICAL="ila_smax_ctrlr_fsm_state"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_exp_input" PHYSICAL="ila_smax_ctrlr_exp_input"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_exp_input_valid" PHYSICAL="ila_smax_ctrlr_exp_input_valid"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_controller_ready" PHYSICAL="ila_smax_ctrlr_controller_ready"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_exp_fifo_select" PHYSICAL="ila_smax_ctrlr_exp_fifo_select"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_exp_complete" PHYSICAL="ila_smax_ctrlr_exp_complete"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_element_counter" PHYSICAL="ila_smax_ctrlr_element_counter"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_softmax_complete" PHYSICAL="ila_smax_ctrlr_softmax_complete"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_clear_all" PHYSICAL="ila_smax_ctrlr_clear_all"/>
            <PORTMAP LOGICAL="ila_smax_ctrlr_busy" PHYSICAL="ila_smax_ctrlr_busy"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_din" PHYSICAL="ila_smax_inbuff_din"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_wr_en" PHYSICAL="ila_smax_inbuff_wr_en"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_rd_en" PHYSICAL="ila_smax_inbuff_rd_en"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_dout" PHYSICAL="ila_smax_inbuff_dout"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_full" PHYSICAL="ila_smax_inbuff_full"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_almost_full" PHYSICAL="ila_smax_inbuff_almost_full"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_empty" PHYSICAL="ila_smax_inbuff_empty"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_almost_empty" PHYSICAL="ila_smax_inbuff_almost_empty"/>
            <PORTMAP LOGICAL="ila_smax_inbuff_valid" PHYSICAL="ila_smax_inbuff_valid"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_din" PHYSICAL="ila_smax_outbuff_din"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_wr_en" PHYSICAL="ila_smax_outbuff_wr_en"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_rd_en" PHYSICAL="ila_smax_outbuff_rd_en"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_dout" PHYSICAL="ila_smax_outbuff_dout"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_full" PHYSICAL="ila_smax_outbuff_full"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_almost_full" PHYSICAL="ila_smax_outbuff_almost_full"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_empty" PHYSICAL="ila_smax_outbuff_empty"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_almost_empty" PHYSICAL="ila_smax_outbuff_almost_empty"/>
            <PORTMAP LOGICAL="ila_smax_outbuff_valid" PHYSICAL="ila_smax_outbuff_valid"/>
            <PORTMAP LOGICAL="ila_smax_exp_mux_data" PHYSICAL="ila_smax_exp_mux_data"/>
            <PORTMAP LOGICAL="ila_smax_exp_mux_wr_en" PHYSICAL="ila_smax_exp_mux_wr_en"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_rd_en" PHYSICAL="ila_smax_exp_fifo_rd_en"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_dout" PHYSICAL="ila_smax_exp_fifo_dout"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_full" PHYSICAL="ila_smax_exp_fifo_full"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_almost_full" PHYSICAL="ila_smax_exp_fifo_almost_full"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_empty" PHYSICAL="ila_smax_exp_fifo_empty"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_almost_empty" PHYSICAL="ila_smax_exp_fifo_almost_empty"/>
            <PORTMAP LOGICAL="ila_smax_exp_fifo_valid" PHYSICAL="ila_smax_exp_fifo_valid"/>
            <PORTMAP LOGICAL="ila_smax_axi_awaddr" PHYSICAL="ila_smax_axi_awaddr"/>
            <PORTMAP LOGICAL="ila_smax_axi_awready" PHYSICAL="ila_smax_axi_awready"/>
            <PORTMAP LOGICAL="ila_smax_axi_awlen" PHYSICAL="ila_smax_axi_awlen"/>
            <PORTMAP LOGICAL="ila_smax_axi_awvalid" PHYSICAL="ila_smax_axi_awvalid"/>
            <PORTMAP LOGICAL="ila_smax_axi_wdata" PHYSICAL="ila_smax_axi_wdata"/>
            <PORTMAP LOGICAL="ila_smax_axi_wready" PHYSICAL="ila_smax_axi_wready"/>
            <PORTMAP LOGICAL="ila_smax_axi_wlast" PHYSICAL="ila_smax_axi_wlast"/>
            <PORTMAP LOGICAL="ila_smax_axi_wvalid" PHYSICAL="ila_smax_axi_wvalid"/>
            <PORTMAP LOGICAL="ila_smax_axi_wstrb" PHYSICAL="ila_smax_axi_wstrb"/>
            <PORTMAP LOGICAL="ila_smax_axi_bready" PHYSICAL="ila_smax_axi_bready"/>
            <PORTMAP LOGICAL="ila_smax_axi_bvalid" PHYSICAL="ila_smax_axi_bvalid"/>
            <PORTMAP LOGICAL="ila_smax_axi_araddr" PHYSICAL="ila_smax_axi_araddr"/>
            <PORTMAP LOGICAL="ila_smax_axi_arlen" PHYSICAL="ila_smax_axi_arlen"/>
            <PORTMAP LOGICAL="ila_smax_axi_arvalid" PHYSICAL="ila_smax_axi_arvalid"/>
            <PORTMAP LOGICAL="ila_smax_axi_rready" PHYSICAL="ila_smax_axi_rready"/>
            <PORTMAP LOGICAL="ila_smax_axi_arready" PHYSICAL="ila_smax_axi_arready"/>
            <PORTMAP LOGICAL="ila_smax_axi_rdata" PHYSICAL="ila_smax_axi_rdata"/>
            <PORTMAP LOGICAL="ila_smax_axi_rlast" PHYSICAL="ila_smax_axi_rlast"/>
            <PORTMAP LOGICAL="ila_smax_axi_rvalid" PHYSICAL="ila_smax_axi_rvalid"/>
            <PORTMAP LOGICAL="ila_smax_wbc" PHYSICAL="ila_smax_wbc"/>
            <PORTMAP LOGICAL="ila_smax_rbc" PHYSICAL="ila_smax_rbc"/>
            <PORTMAP LOGICAL="ila_smax_num_elements" PHYSICAL="ila_smax_num_elements"/>
            <PORTMAP LOGICAL="ila_smax_input_data_addr_reg" PHYSICAL="ila_smax_input_data_addr_reg"/>
            <PORTMAP LOGICAL="ila_smax_output_data_addr_reg" PHYSICAL="ila_smax_output_data_addr_reg"/>
            <PORTMAP LOGICAL="ila_smax_row_counter" PHYSICAL="ila_smax_row_counter"/>
            <PORTMAP LOGICAL="ila_smax_channel_counter" PHYSICAL="ila_smax_channel_counter"/>
            <PORTMAP LOGICAL="ila_smax_writes_remaining" PHYSICAL="ila_smax_writes_remaining"/>
            <PORTMAP LOGICAL="ila_smax_reads_remaining" PHYSICAL="ila_smax_reads_remaining"/>
            <PORTMAP LOGICAL="ila_smax_calculated" PHYSICAL="ila_smax_calculated"/>
            <PORTMAP LOGICAL="ila_smax_more_bursts_needed" PHYSICAL="ila_smax_more_bursts_needed"/>
            <PORTMAP LOGICAL="ila_smax_data_loaded" PHYSICAL="ila_smax_data_loaded"/>
            <PORTMAP LOGICAL="ila_smax_class_counter" PHYSICAL="ila_smax_class_counter"/>
            <PORTMAP LOGICAL="ila_smax_master_fsm_state" PHYSICAL="ila_smax_master_fsm_state"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/VGA_IF_0" HWVERSION="1.0" INSTANCE="VGA_IF_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA_IF" VLNV="xilinx.com:user:VGA_IF:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_INTR" NAME="S_AXI_INTR_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M00_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_M00_AXI_BURST_LEN" VALUE="256"/>
        <PARAMETER NAME="C_M00_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_INTR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_INTR_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_NUM_OF_INTR" VALUE="1"/>
        <PARAMETER NAME="C_INTR_SENSITIVITY" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_INTR_ACTIVE_STATE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IRQ_SENSITIVITY" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE_STATE" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_INTR_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_INTR_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_VGA_IF_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="0" VALUE="0x44A30000"/>
        <PARAMETER NAME="0" VALUE="0x44A40000"/>
        <PARAMETER NAME="0" VALUE="0x44A4FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_VGA_CLK" SIGIS="undef" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_axi_master_clk" SIGIS="undef" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_axi_slave_clk" SIGIS="undef" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_reset_n" SIGIS="undef" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_hsync" SIGIS="undef" SIGNAME="VGA_IF_0_o_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_vsync" SIGIS="undef" SIGNAME="VGA_IF_0_o_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="o_vga_data" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_o_vga_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_vga_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_start_display_irq" SIGIS="undef" SIGNAME="mig_7series_0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="vga_data_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="pixel_valid_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="read_en_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awlock" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awvalid" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_awready" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wlast" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wvalid" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_wready" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_bvalid" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_bready" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arlock" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arvalid" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_arready" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rlast" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rvalid" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_rready" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="m00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_init_axi_txn" SIGIS="undef" SIGNAME="mig_7series_0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_txn_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_axi_error" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="s_axi_intr_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_intr_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_awvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_awready" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_intr_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_intr_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_wvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_wready" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_intr_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_bvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_bready" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_intr_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_intr_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_arvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_arready" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_intr_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_intr_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_intr_rvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_rready" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s_axi_intr_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_intr_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VGA_IF_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m00_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m00_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m00_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m00_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m00_axi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m00_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m00_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m00_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m00_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m00_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m00_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m00_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m00_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m00_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m00_axi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m00_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m00_axi_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m00_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="S_AXI_INTR" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="5"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_intr_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_intr_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_intr_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_intr_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_intr_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_intr_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_intr_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_intr_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_intr_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_intr_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_intr_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_intr_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_intr_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_intr_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_intr_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_intr_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_intr_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_intr_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_intr_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_mem_intercon" HWVERSION="2.1" INSTANCE="axi_mem_intercon" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="6"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_axi_mem_intercon_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="28" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="28" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arlock" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awlock" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arlock" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Convolution_Layer_32bit_0_M00_AXI" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S02_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S02_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Maxpool_Layer_32bit_0_M00_AXI" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S03_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S03_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S03_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Softmax_Layer_32bit_0_M00_AXI" DATAWIDTH="32" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S04_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S04_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S04_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S04_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S04_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VGA_IF_0_M00_AXI" DATAWIDTH="32" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S05_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S05_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S05_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S05_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S05_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S05_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S05_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S05_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S05_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_uartlite_0" HWVERSION="2.0" INSTANCE="axi_uartlite_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Receive data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CTRL_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RST_TXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO&#xA;Writing a 1 to this bit position clears the transmit FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RST_RXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO&#xA;Writing a 1 to this bit position clears the receive FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the receive FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Enable_Intr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable interrupt for the AXI UART Lite&#xA;  0 - Disable interrupt signal&#xA;  1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="STAT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_FIFO_Valid_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has data.&#xA;  0 - Receive FIFO is empty&#xA;  1 - Receive FIFO has data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full.&#xA;  0 - Receive FIFO is not full&#xA;  1 - Receive FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty.&#xA;  0 - Transmit FIFO is not empty&#xA;  1 - Transmit FIFO is empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full.&#xA;  0 - Transmit FIFO is not full&#xA;  1 - Transmit FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intr_Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupts is enabled.&#xA;  0 - Interrupt is disabled&#xA;  1 - Interrupt is enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Overrun_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Frame_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Parity_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="320000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="9600"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="320.0"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_axi_uartlite_0_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40600000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4060FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clk_wiz_0" HWVERSION="5.3" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="final_accelerator_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="3"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___320.000______0.000______50.0______105.327_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2____25.000______0.000______50.0______175.402_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="clk_out3___200.000______0.000______50.0______114.829_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="320"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="25"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="320.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="3.125"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="40"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="1040"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="1800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1514"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1083"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0080"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="24c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="03e8"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7001"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="73e9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="9190"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="12.8"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.6"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="3.2"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="3.2"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="3.2"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="3.2"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="320.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="25.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="3"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="320"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="25"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="3.125"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="40"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="105.327"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="175.402"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="114.829"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_i_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_i_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Clk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_clk"/>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_aclk"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_aclk"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_aclk"/>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="mig_7series_0" PORT="sys_clk_i"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="i_axi_master_clk"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="i_axi_slave_clk"/>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_aclk"/>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="i_VGA_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out3" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="clk_ref_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mdm_1" HWVERSION="3.2" INSTANCE="mdm_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART" VALUE="0"/>
        <PARAMETER NAME="C_DBG_REG_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DBG_MEM_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_TRACE_CLK_OUT_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="C_TRIG_IN_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_TRIG_OUT_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_mdm_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="Debug_SYS_Rst" SIGIS="rst" SIGNAME="mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="mb_debug_sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Reg_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Debug_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Disable_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Disable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Disable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable_0"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0" HWVERSION="10.0" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:10.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2016.3;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="320000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_IRQ" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_DEBUG" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_CLK" VALUE="1"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_IADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="final_accelerator_microblaze_0_1"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="0"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="0"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="0"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_IMPRECISE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="2"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_NON_SECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="0"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="16"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="0"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_EXTERNAL_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_WAKEUP" VALUE="3"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x000000009FFFFFFF"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="14"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x000000009fffffff"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="14"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_DC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_IP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_IC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_I_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="0"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_IE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_BIP" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_ICE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_DCE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EIP" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_INTERRUPT_MON" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_microblaze_0_1"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Interrupt_Address" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="interrupt_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Interrupt_Ack" RIGHT="1" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Instr_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Instr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Data_Read" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Write" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Byte_Enable" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Reg_En" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Disable" SIGIS="undef" SIGNAME="mdm_1_Dbg_Disable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Disable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="INTERRUPT" TYPE="TARGET" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="Interrupt_Ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="Interrupt_Address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="DLMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Data_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="D_AS"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="Byte_Enable"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="DCE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Data_Read"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="Read_Strobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="DReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="DUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="DWait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="Data_Write"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="ILMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Instr_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="I_AS"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="ICE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Instr"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="IFetch"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="IReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="IUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="32" NAME="M_AXI_DC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="32" NAME="M_AXI_IC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_IC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Debug_Rst"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="DLMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ILMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4060FFFF" INSTANCE="axi_uartlite_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="microblaze_0_axi_intc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="Convolution_Layer_32bit_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x44A10000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x44A1FFFF" INSTANCE="Maxpool_Layer_32bit_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x44A20000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x44A2FFFF" INSTANCE="Softmax_Layer_32bit_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="0" BASEVALUE="0x44A30000" HIGHNAME="0" HIGHVALUE="0x44A3FFFF" INSTANCE="VGA_IF_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S_AXI_INTR_reg" BASENAME="0" BASEVALUE="0x44A40000" HIGHNAME="0" HIGHVALUE="0x44A4FFFF" INSTANCE="VGA_IF_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_INTR"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A5FFFF" INSTANCE="xadc_wiz_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="axi_uartlite_0"/>
        <PERIPHERAL INSTANCE="microblaze_0_axi_intc"/>
        <PERIPHERAL INSTANCE="Convolution_Layer_32bit_0"/>
        <PERIPHERAL INSTANCE="Maxpool_Layer_32bit_0"/>
        <PERIPHERAL INSTANCE="Softmax_Layer_32bit_0"/>
        <PERIPHERAL INSTANCE="VGA_IF_0"/>
        <PERIPHERAL INSTANCE="xadc_wiz_0"/>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_intc" HWVERSION="4.1" INSTANCE="microblaze_0_axi_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="3"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="3"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="3"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="3"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="3"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="3"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="3"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="final_accelerator_microblaze_0_axi_intc_1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="3"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFF8"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x00000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="1"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_microblaze_0_axi_intc_1"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="320.0"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="320.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="processor_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="processor_rst" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="processor_ack" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="interrupt_address" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="interrupt" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="processor_ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="interrupt_address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="irq"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_periph" HWVERSION="2.1" INSTANCE="microblaze_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_microblaze_0_axi_periph_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="VGA_IF_0_s_axi_intr_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="SLMB" NAME="Mem" RANGE="8192" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000080200000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_dlmb_bram_if_cntlr_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_dlmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_dlmb_v10_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_ilmb_bram_if_cntlr_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_ilmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_ilmb_v10_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/lmb_bram" HWVERSION="8.3" INSTANCE="microblaze_0_local_memory_lmb_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="final_accelerator_lmb_bram_1.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_lmb_bram_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="final_accelerator_lmb_bram_1.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_xlconcat" HWVERSION="2.1" INSTANCE="microblaze_0_xlconcat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="3"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_microblaze_0_xlconcat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="Convolution_Layer_32bit_0_o_convolution_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="o_convolution_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="Maxpool_Layer_32bit_0_o_pooling_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="o_pooling_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="Softmax_Layer_32bit_0_o_softmax_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="o_softmax_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mig_7series_0" HWVERSION="4.0" INSTANCE="mig_7series_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NOBUF"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="EXTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="NOBUF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="0"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="800"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="536870912"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_b.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_mig_7series_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x9FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="device_temp_i" RIGHT="0" SIGIS="undef" SIGNAME="xadc_wiz_0_temp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="temp_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_i_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk_ref_i" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="ddr3_dq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="14" NAME="ddr3_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ddr3_dm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ui_clk_sync_rst" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="28" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="28" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="sys_clk_i" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef" SIGNAME="mig_7series_0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="i_start_display_irq"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_init_axi_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="29"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="final_accelerator_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/rst_clk_wiz_0_100M" HWVERSION="5.0" INSTANCE="rst_clk_wiz_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_rst_clk_wiz_0_100M_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_i_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst" SIGNAME="mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Reset"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="Softmax_Layer_32bit_0" PORT="m00_axi_aresetn"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="m00_axi_aresetn"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="s_axi_intr_aresetn"/>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="VGA_IF_0" PORT="i_reset_n"/>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="m00_axi_aresetn"/>
            <CONNECTION INSTANCE="Convolution_Layer_32bit_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="Maxpool_Layer_32bit_0" PORT="m00_axi_aresetn"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/rst_mig_7series_0_100M" HWVERSION="5.0" INSTANCE="rst_mig_7series_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_rst_mig_7series_0_100M_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xadc_wiz_0" HWVERSION="3.3" INSTANCE="xadc_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xadc_wiz" VLNV="xilinx.com:ip:xadc_wiz:3.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xadc_wiz;v=v3_3;d=pg091-xadc-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="final_accelerator_xadc_wiz_0_0"/>
        <PARAMETER NAME="C_SIM_FILE_SEL" VALUE="Default"/>
        <PARAMETER NAME="C_SIM_FILE_REL_PATH" VALUE="./"/>
        <PARAMETER NAME="C_SIM_FILE_NAME" VALUE="design"/>
        <PARAMETER NAME="C_HAS_DCLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DRP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONVST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONVSTCLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VP" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_EOC" VALUE="1"/>
        <PARAMETER NAME="C_HAS_EOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_BUSY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_JTAGLOCKED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_JTAGMODIFIED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_JTAGBUSY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_EXTERNAL_MUX" VALUE="0"/>
        <PARAMETER NAME="C_EXTERNAL_MUX_CHANNEL" VALUE="VP_VN"/>
        <PARAMETER NAME="C_EXTERNAL_MUXADDR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_DCLK_FREQUENCY" VALUE="100"/>
        <PARAMETER NAME="C_SAMPLING_RATE" VALUE="961538.4615384615"/>
        <PARAMETER NAME="C_HAS_OT_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_USER_TEMP_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VCCINT_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VCCAUX_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VBRAM_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCPINT_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCPAUX_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCDDRO_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_CONFIGURATION_R0" VALUE="0"/>
        <PARAMETER NAME="C_CONFIGURATION_R1" VALUE="12704"/>
        <PARAMETER NAME="C_CONFIGURATION_R2" VALUE="1024"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R0" VALUE="46573"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R1" VALUE="22500"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R2" VALUE="41287"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R3" VALUE="51763"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R4" VALUE="43322"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R5" VALUE="21190"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R6" VALUE="38229"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R7" VALUE="44622"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R8" VALUE="22937"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R9" VALUE="20753"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R10" VALUE="21845"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R11" VALUE="20753"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R12" VALUE="39321"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R13" VALUE="37355"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R14" VALUE="27306"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R15" VALUE="25122"/>
        <PARAMETER NAME="C_SEQUENCE_R0" VALUE="256"/>
        <PARAMETER NAME="C_SEQUENCE_R1" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R2" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R3" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R4" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R5" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R6" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R7" VALUE="0"/>
        <PARAMETER NAME="C_VAUX0" VALUE="0"/>
        <PARAMETER NAME="C_VAUX1" VALUE="0"/>
        <PARAMETER NAME="C_VAUX2" VALUE="0"/>
        <PARAMETER NAME="C_VAUX3" VALUE="0"/>
        <PARAMETER NAME="C_VAUX4" VALUE="0"/>
        <PARAMETER NAME="C_VAUX5" VALUE="0"/>
        <PARAMETER NAME="C_VAUX6" VALUE="0"/>
        <PARAMETER NAME="C_VAUX7" VALUE="0"/>
        <PARAMETER NAME="C_VAUX8" VALUE="0"/>
        <PARAMETER NAME="C_VAUX9" VALUE="0"/>
        <PARAMETER NAME="C_VAUX10" VALUE="0"/>
        <PARAMETER NAME="C_VAUX11" VALUE="0"/>
        <PARAMETER NAME="C_VAUX12" VALUE="0"/>
        <PARAMETER NAME="C_VAUX13" VALUE="0"/>
        <PARAMETER NAME="C_VAUX14" VALUE="0"/>
        <PARAMETER NAME="C_VAUX15" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI4STREAM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TEMP_BUS" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="7"/>
        <PARAMETER NAME="C_INCLUDE_INTR" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="final_accelerator_xadc_wiz_0_0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="SIM_FILE_SEL" VALUE="Default"/>
        <PARAMETER NAME="SIM_FILE_REL_PATH" VALUE="./"/>
        <PARAMETER NAME="NUM_WAVE" VALUE="1"/>
        <PARAMETER NAME="SIM_FILE_NAME" VALUE="design"/>
        <PARAMETER NAME="WAVEFORM_TYPE" VALUE="CONSTANT"/>
        <PARAMETER NAME="STIMULUS_FREQ" VALUE="1.0"/>
        <PARAMETER NAME="TIMING_MODE" VALUE="Continuous"/>
        <PARAMETER NAME="STARTUP_CHANNEL_SELECTION" VALUE="single_channel"/>
        <PARAMETER NAME="XADC_STARUP_SELECTION" VALUE="single_channel"/>
        <PARAMETER NAME="ENABLE_DCLK" VALUE="true"/>
        <PARAMETER NAME="INCREASE_ACQUISITION_TIME" VALUE="false"/>
        <PARAMETER NAME="DCLK_FREQUENCY" VALUE="100"/>
        <PARAMETER NAME="ADC_CONVERSION_RATE" VALUE="1000"/>
        <PARAMETER NAME="SEQUENCER_MODE" VALUE="Off"/>
        <PARAMETER NAME="ENABLE_CALIBRATION_AVERAGING" VALUE="true"/>
        <PARAMETER NAME="ENABLE_DRP" VALUE="true"/>
        <PARAMETER NAME="ENABLE_RESET" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONVST" VALUE="true"/>
        <PARAMETER NAME="ENABLE_CONVSTCLK" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CHANNEL" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EOC" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EOS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_BUSY" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGLOCKED" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGMODIFIED" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGBUSY" VALUE="true"/>
        <PARAMETER NAME="OT_ALARM" VALUE="true"/>
        <PARAMETER NAME="USER_TEMP_ALARM" VALUE="true"/>
        <PARAMETER NAME="VCCINT_ALARM" VALUE="true"/>
        <PARAMETER NAME="VCCAUX_ALARM" VALUE="true"/>
        <PARAMETER NAME="ENABLE_VBRAM_ALARM" VALUE="false"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_TRIGGER" VALUE="85.0"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_RESET" VALUE="60.0"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_OT_TRIGGER" VALUE="125.0"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_OT_RESET" VALUE="70.0"/>
        <PARAMETER NAME="VCCINT_ALARM_LOWER" VALUE="0.97"/>
        <PARAMETER NAME="VCCINT_ALARM_UPPER" VALUE="1.03"/>
        <PARAMETER NAME="VCCAUX_ALARM_LOWER" VALUE="1.75"/>
        <PARAMETER NAME="VCCAUX_ALARM_UPPER" VALUE="1.89"/>
        <PARAMETER NAME="VBRAM_ALARM_LOWER" VALUE="0.95"/>
        <PARAMETER NAME="VBRAM_ALARM_UPPER" VALUE="1.05"/>
        <PARAMETER NAME="ENABLE_VCCPINT_ALARM" VALUE="false"/>
        <PARAMETER NAME="ENABLE_VCCPAUX_ALARM" VALUE="false"/>
        <PARAMETER NAME="ENABLE_VCCDDRO_ALARM" VALUE="false"/>
        <PARAMETER NAME="VCCDDRO_VOLT" VALUE="1_2"/>
        <PARAMETER NAME="VCCPINT_ALARM_LOWER" VALUE="0.95"/>
        <PARAMETER NAME="VCCPINT_ALARM_UPPER" VALUE="1.00"/>
        <PARAMETER NAME="VCCPAUX_ALARM_LOWER" VALUE="1.71"/>
        <PARAMETER NAME="VCCPAUX_ALARM_UPPER" VALUE="1.8"/>
        <PARAMETER NAME="VCCDDRO_ALARM_LOWER" VALUE="1.15"/>
        <PARAMETER NAME="VCCDDRO_ALARM_UPPER" VALUE="1.25"/>
        <PARAMETER NAME="SINGLE_CHANNEL_SELECTION" VALUE="TEMPERATURE"/>
        <PARAMETER NAME="SINGLE_CHANNEL_ENABLE_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="BIPOLAR_OPERATION" VALUE="false"/>
        <PARAMETER NAME="SINGLE_CHANNEL_ACQUISITION_TIME" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_AVERAGING" VALUE="None"/>
        <PARAMETER NAME="ADC_OFFSET_CALIBRATION" VALUE="false"/>
        <PARAMETER NAME="ADC_OFFSET_AND_GAIN_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="SENSOR_OFFSET_CALIBRATION" VALUE="false"/>
        <PARAMETER NAME="SENSOR_OFFSET_AND_GAIN_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EXTERNAL_MUX" VALUE="false"/>
        <PARAMETER NAME="EXTERNAL_MUX_CHANNEL" VALUE="VP_VN"/>
        <PARAMETER NAME="EXTERNAL_MUXADDR_ENABLE" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_CALIBRATION" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_TEMPERATURE" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCINT" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCAUX" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VP_VN" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VREFP" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VREFN" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VBRAM" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VBRAM" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCPINT" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCPINT" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCPAUX" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCPAUX" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCDDRO" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCDDRO" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VP_VN" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_TEMPERATURE" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCINT" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCAUX" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VP_VN" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VP_VN" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENABLE_JTAG_ARBITER" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME" VALUE="4"/>
        <PARAMETER NAME="ENABLE_TEMP_BUS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_AXI4STREAM" VALUE="false"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="7"/>
        <PARAMETER NAME="POWER_DOWN_ADCA" VALUE="false"/>
        <PARAMETER NAME="POWER_DOWN_ADCB" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="320000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="vp_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="vn_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="user_temp_alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="vccint_alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="vccaux_alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="ot_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="channel_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="eoc_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="eos_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="busy_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="temp_out" RIGHT="0" SIGIS="undef" SIGNAME="xadc_wiz_0_temp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="device_temp_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="320000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="Vp_Vn" TYPE="TARGET" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vn_in"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vp_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
