
---------- Begin Simulation Statistics ----------
final_tick                               163437982500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    636                       # Simulator instruction rate (inst/s)
host_mem_usage                               36155000                       # Number of bytes of host memory used
host_op_rate                                      652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                215262.95                       # Real time elapsed on the host
host_tick_rate                                 262097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136929648                       # Number of instructions simulated
sim_ops                                     140394695                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056420                       # Number of seconds simulated
sim_ticks                                 56419738125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.735343                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  533436                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               637050                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5018                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             44999                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            708382                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              68949                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74800                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5851                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  186923                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7614                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7325340                       # Number of instructions committed
system.cpu.committedOps                       7813907                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.449976                       # CPI: cycles per instruction
system.cpu.discardedOps                        116314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5079864                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1200969                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           538202                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9192345                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.408167                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4514                       # number of quiesce instructions executed
system.cpu.numCycles                         17946904                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4514                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5702872     72.98%     72.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18650      0.24%     73.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                1298105     16.61%     89.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite                794280     10.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7813907                       # Class of committed instruction
system.cpu.quiesceCycles                     72324677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8754559                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        29421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         58967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1889806                       # Transaction distribution
system.membus.trans_dist::ReadResp            1917496                       # Transaction distribution
system.membus.trans_dist::WriteReq             693799                       # Transaction distribution
system.membus.trans_dist::WriteResp            693795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5323                       # Transaction distribution
system.membus.trans_dist::CleanEvict            24069                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1873                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1873                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5707                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        65778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        65778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5073044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5073044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5255724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1406912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1406912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       820928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100355                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       962615                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162336696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162336696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164706223                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2615353                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000538                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023188                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2613946     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1407      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2615353                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5898067705                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96307874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            63879327                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18054375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           95032619                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11143605548                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          110912500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3484738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       871184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4355922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       871184                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3484738                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4355922                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4355922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4355922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8711845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1370673                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1370658                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3876547                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3876547                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10118233                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10196057                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10494425                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54427                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100355                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    161891404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    163136588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166795451                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18174056000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         11272551                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          683                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14963296105                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7990825000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6969476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2613553                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3484738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13067767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3484738                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2613553                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6098291                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6969476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6098291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6098291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19166058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2613553                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6098291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8711845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2613553                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1198162                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3811716                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2613553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8711845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1198162                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12523560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1885247                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1885247                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       651277                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       651272                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5020187                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5073043                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160645964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162336696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2970416                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2970416    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2970416                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6286295705                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10077471000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38173408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9055928                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    637102993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17423690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22070007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    676596689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17423690                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17443470                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     34867159                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    654526682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     34867159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22070007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    711463848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40453664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271009324                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121438220                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    252641292                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1264177                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58817076                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3794947                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36595715                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3484738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4079466719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    717012616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3484738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4803448811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2325481762                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2152406658                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4477888420                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3484738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6404948481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2869419274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3484738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9281337231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1406912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1411776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1406912                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1406912                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        21983                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           76                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        22059                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24936521                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86211                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25022732                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24936521                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24936521                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24936521                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86211                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25022732                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    120193036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         480256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121135224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       340672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40452928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42022400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1878019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1892751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5323                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       632077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             656600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6989256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2130336652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1198162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8512198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2147036268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6038171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17423690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    716999570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3484738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       871184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744817353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6038171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24412946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2847336222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3484738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       871184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1198162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8512198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2891853621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2508400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423684250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1561                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3394709                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             696981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1892751                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     656600                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1892751                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   656600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1712                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            118158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            118156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           118188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           118147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           118204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41040                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61584501625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9455195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            111224275375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32566.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58816.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2173                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1763061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  608670                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1892744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               656600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1659985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.865264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   831.140088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.344448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6377      3.63%      3.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4990      2.84%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2718      1.55%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2639      1.50%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3100      1.76%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2181      1.24%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2406      1.37%     13.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2808      1.60%     15.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148695     84.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1210.672855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1851.114753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           967     61.91%     61.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.13%     62.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     62.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.06%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     62.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.06%     62.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.13%     62.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.19%     62.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          130      8.32%     70.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.13%     71.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.13%     71.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.19%     71.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.13%     71.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.06%     71.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29      1.86%     73.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.06%     73.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.13%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.06%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24      1.54%     75.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          214     13.70%     88.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.06%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.13%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      0.51%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4479            1      0.06%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           50      3.20%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           57      3.65%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           54      3.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     420.455477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     89.012161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    493.335594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            902     57.78%     57.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      1.15%     58.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.45%     59.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.13%     59.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.13%     59.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.13%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.06%     59.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.19%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.06%     60.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.06%     60.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.06%     60.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.06%     60.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.06%     60.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     60.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.06%     60.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.06%     60.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.06%     60.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.19%     60.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           29      1.86%     62.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          583     37.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1561                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121026496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42022720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121135224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42022400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2145.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2147.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56419737375                       # Total gap between requests
system.mem_ctrls.avgGap                      22131.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    120084492                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       479232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       342144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40451776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6989256.120373032987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2128412785.857821702957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1198162.243331043515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8494048.641952997074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6064260.689086634666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17423689.521954867989                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 716979152.054509758949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3484737.904390973039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 871184.476097743260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1878019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5323                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       632077                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    546313390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110290101355                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     80983890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    306876740                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 181025703740                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22346581595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 960543351890                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5126164900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1630442925                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     88572.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58726.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76399.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40895.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34008210.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1454855.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1519661.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1668673.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2122972.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86810233.949995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60588569.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3439398112.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       912529306.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     540137215.799883                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     937926370.012430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     411871895.700048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6389261704.462744                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.245150                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21136071255                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3052140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32234449245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9028                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4514                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10014374.501551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2180691.678775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4514    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        68625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18688000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4514                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    118233096000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45204886500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2309064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2309064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2309064                       # number of overall hits
system.cpu.icache.overall_hits::total         2309064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21983                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21983                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21983                       # number of overall misses
system.cpu.icache.overall_misses::total         21983                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    954056875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    954056875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    954056875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    954056875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2331047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2331047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2331047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2331047                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009431                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009431                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009431                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009431                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.757767                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.757767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.757767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.757767                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        21983                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21983                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21983                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21983                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    919754500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    919754500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    919754500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    919754500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009431                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009431                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009431                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009431                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.353137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.353137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.353137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.353137                       # average overall mshr miss latency
system.cpu.icache.replacements                  21812                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2309064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2309064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21983                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21983                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    954056875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    954056875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2331047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2331047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009431                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009431                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.757767                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.757767                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    919754500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    919754500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009431                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009431                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.353137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.353137                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           476.423473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10849959                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            497.430726                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   476.423473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4684077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4684077                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2046913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2046913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2046913                       # number of overall hits
system.cpu.dcache.overall_hits::total         2046913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9395                       # number of overall misses
system.cpu.dcache.overall_misses::total          9395                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    698968750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    698968750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    698968750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    698968750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2056308                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2056308                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2056308                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2056308                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004569                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004569                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004569                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004569                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74397.951038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74397.951038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74397.951038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74397.951038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5323                       # number of writebacks
system.cpu.dcache.writebacks::total              5323                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1815                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47081                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47081                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    554523250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    554523250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    554523250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    554523250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99212625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99212625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73156.101583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73156.101583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73156.101583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73156.101583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.275228                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.275228                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7580                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1302367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1302367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    433134625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    433134625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1308095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1308095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75617.078387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75617.078387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4559                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4559                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    423263875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    423263875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99212625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99212625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74165.739443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74165.739443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.926958                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.926958                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       744546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         744546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    265834125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    265834125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       748213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       748213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72493.625579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72493.625579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42522                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42522                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131259375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131259375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70079.751735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70079.751735                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              927282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.332718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8232812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8232812                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163437982500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               163440082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    636                       # Simulator instruction rate (inst/s)
host_mem_usage                               36155000                       # Number of bytes of host memory used
host_op_rate                                      652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                215263.65                       # Real time elapsed on the host
host_tick_rate                                 262106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136931611                       # Number of instructions simulated
sim_ops                                     140397119                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056422                       # Number of seconds simulated
sim_ticks                                 56421838125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.728948                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  533551                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               637236                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5018                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             45017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            708429                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              68949                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74800                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5851                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170766                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  187017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7614                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7327303                       # Number of instructions committed
system.cpu.committedOps                       7816331                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.449778                       # CPI: cycles per instruction
system.cpu.discardedOps                        116359                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5081033                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1201452                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           538394                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9193373                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.408200                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4514                       # number of quiesce instructions executed
system.cpu.numCycles                         17950264                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4514                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5704273     72.98%     72.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18650      0.24%     73.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                1298666     16.61%     89.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                794741     10.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7816331                       # Class of committed instruction
system.cpu.quiesceCycles                     72324677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8756891                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        29428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         58979                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1889806                       # Transaction distribution
system.membus.trans_dist::ReadResp            1917502                       # Transaction distribution
system.membus.trans_dist::WriteReq             694147                       # Transaction distribution
system.membus.trans_dist::WriteResp            694143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5325                       # Transaction distribution
system.membus.trans_dist::CleanEvict            24073                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1873                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1873                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21985                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5711                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        65784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        65784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5073740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5073740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5256438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1407040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1407040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       821312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100355                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       962999                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162358968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162358968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164729007                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2615707                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000538                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023195                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2614299     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1408      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2615707                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5899824830                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96307874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            63885827                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18054375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           95054244                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11143957298                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          110923250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3484608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       871152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4355760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       871152                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3484608                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4355760                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4355760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4355760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8711521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1371373                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1371358                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3876547                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3876547                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10119633                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10197457                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10495825                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54427                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100355                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    161913804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    163158988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166817851                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18176156000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         11274301                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          683                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14964697505                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7992925000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6969216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2613456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3484608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13067281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3484608                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2613456                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6098064                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6969216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6098064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6098064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19165345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2613456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6098064                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8711521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2613456                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1198118                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3811574                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2613456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8711521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1198118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12523094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1885247                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1885247                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       651625                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       651621                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5020884                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5073740                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160668236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162358968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2971112                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2971112    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2971112                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6288384205                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10077820000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38173408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9055928                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    637079280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17423041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22069185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    676571506                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17423041                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17442821                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     34865862                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    654502321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     34865862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22069185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    711437368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40476064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271031724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121438220                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    252641292                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1264877                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58817776                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3794947                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36595715                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3484608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4079314883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    717382938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3484608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4803667038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2325395208                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2152326547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4477721754                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3484608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6404710091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2869709484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3484608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9281388792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1407040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1411904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1407040                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1407040                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        21985                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           76                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        22061                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24937862                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86208                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25024070                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24937862                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24937862                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24937862                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86208                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25024070                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    120193036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         480512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121135480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       340800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40475200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42044800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1878019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1892755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       632425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             656950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6988996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2130257361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1198118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8516419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2146960894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6040214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17423041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    717367625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3484608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       871152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            745186640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6040214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24412037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2847624986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3484608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       871152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1198118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8516419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2892147534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2508748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423684250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1565                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1566                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3394726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             697313                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1892755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     656950                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1892755                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   656950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1712                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            118158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            118156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           118188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           118147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           118205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41040                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61584848000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9455215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            111224726750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32566.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58816.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2173                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1763061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  608963                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1892748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               656950                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1659985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.808389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   831.015409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.421889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6387      3.63%      3.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4991      2.84%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2719      1.55%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2641      1.50%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3100      1.76%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2184      1.24%     12.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2406      1.37%     13.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2808      1.60%     15.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148714     84.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1207.583014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1849.756257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           971     62.01%     62.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.13%     62.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     62.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.06%     62.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     62.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.06%     62.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.13%     62.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.19%     62.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          130      8.30%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.13%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.13%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.19%     71.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.13%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.06%     71.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29      1.85%     73.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.06%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.13%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.06%     73.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24      1.53%     75.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          214     13.67%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.06%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.13%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      0.51%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4479            1      0.06%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           50      3.19%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           57      3.64%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           54      3.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     419.743131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     89.058575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.925699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            903     57.70%     57.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      1.15%     58.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.45%     59.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.19%     59.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.19%     59.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.13%     59.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.06%     59.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.19%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.06%     60.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.06%     60.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.06%     60.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.06%     60.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.06%     60.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.06%     60.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     60.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.06%     60.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.06%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.06%     60.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.19%     60.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           29      1.85%     62.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          583     37.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1565                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121026752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42042944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121135480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42044800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2145.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       745.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2146.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    745.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56421835625                       # Total gap between requests
system.mem_ctrls.avgGap                      22128.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    120084492                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       479488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       342272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40471872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6988995.982838693075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2128333567.119141101837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1198117.648174369941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8498269.746861424297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6066303.604673638009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17423041.018658764660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 717308640.500800848007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3484608.203731753398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 871152.050932938349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1878019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5325                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       632425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    546313390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110290101355                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     80983890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    307328115                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 181025849990                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22346581595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 960614275140                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5126164900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1630442925                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     88572.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58726.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76399.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40933.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33995464.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1454855.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1518937.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1668673.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2122972.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86823556.424995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60600968.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3439405387.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       912978195.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     540174379.499883                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     937987694.324930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     411872251.200048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6389842433.100244                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.251228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21136071255                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3052144500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32236544745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9028                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4514                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10014374.501551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2180691.678775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4514    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        68625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18688000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4514                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    118235196000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45204886500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2309702                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2309702                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2309702                       # number of overall hits
system.cpu.icache.overall_hits::total         2309702                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21985                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21985                       # number of overall misses
system.cpu.icache.overall_misses::total         21985                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    954145625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    954145625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    954145625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    954145625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2331687                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2331687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2331687                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2331687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009429                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009429                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009429                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009429                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.846486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.846486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.846486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.846486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        21985                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21985                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21985                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21985                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    919840375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    919840375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    919840375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    919840375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009429                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009429                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009429                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009429                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.453036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.453036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.453036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.453036                       # average overall mshr miss latency
system.cpu.icache.replacements                  21814                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2309702                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2309702                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21985                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    954145625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    954145625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2331687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2331687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.846486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.846486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21985                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21985                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    919840375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    919840375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009429                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009429                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.453036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.453036                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           476.423569                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35632834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22293                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1598.386668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   476.423569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4685359                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4685359                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2047948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2047948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2047948                       # number of overall hits
system.cpu.dcache.overall_hits::total         2047948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9399                       # number of overall misses
system.cpu.dcache.overall_misses::total          9399                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    699560625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    699560625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    699560625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    699560625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2057347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2057347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2057347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2057347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004569                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004569                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004569                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004569                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74429.261092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74429.261092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74429.261092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74429.261092                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5325                       # number of writebacks
system.cpu.dcache.writebacks::total              5325                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1815                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47081                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47081                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    555109125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    555109125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    555109125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    555109125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99212625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99212625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73194.768592                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73194.768592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73194.768592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73194.768592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.275228                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.275228                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7584                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1302941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1302941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    433726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    433726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1308673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1308673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75667.568039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75667.568039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4559                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4559                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    423849750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    423849750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99212625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99212625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74216.380669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74216.380669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.926958                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.926958                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       745007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         745007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    265834125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    265834125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       748674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       748674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72493.625579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72493.625579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42522                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42522                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131259375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131259375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002502                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002502                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70079.751735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70079.751735                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2059273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            254.356843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8236972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8236972                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163440082500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
