$date
	Thu May 12 22:09:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! Q $end
$var reg 1 " reset $end
$var reg 1 # set $end
$scope module dut $end
$var wire 1 " reset $end
$var wire 1 # set $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5
1!
1#
#10
0!
1"
0#
#15
1#
#20
1!
0"
#25
0#
#30
0!
1"
1#
#35
