{"vcs1":{"timestamp_begin":1681615839.401483968, "rt":1.11, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681615840.549730590, "rt":1.26, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681615841.834752557, "rt":0.89, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681615839.107999562}
{"VCS_COMP_START_TIME": 1681615839.107999562}
{"VCS_COMP_END_TIME": 1681615843.646237586}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 222604}}
