========= FILE ./src/runtime/tests/fixtures/implicit_returns/implicit_returns.bytecode.actual ========
=== FN 1 START ===
INT  0, 5
RTN  0
=== END ===
=== FN 2 START ===
ADD  0, 0, 1
RTN  0
=== END ===
=== FN 3 START ===
GT   2, 0, 1
JNT  2, 2
RTN  0
RTN  1
=== END ===
=== FN 4 START ===
INT  1, 0
GT   1, 0, 1
JNT  2, 1
RTN  0
LDN  0
RTN  0
=== END ===
=== FN 5 START ===
LDN  0
RTN  0
=== END ===
=== FN 7 START ===
LDUV 1, 0
ADD  0, 1, 0
RTN  0
=== END ===
=== FN 6 START ===
LOC  1, 0
STUV 1, 0
INT  0, 10
ARG  0
CALL 0, 1
RTN  0
=== END ===
=== FN 8 START ===
INT  1, 2
MULT 1, 0, 1
INT  0, 10
ADD  1, 1, 0
INT  0, 5
SUB  0, 1, 0
RTN  0
=== END ===
=== FN 9 START ===
INT  1, 0
LT   0, 0, 1
JNT  3, 0
LOC  0, 0
RTN  0
LOC  0, 1
RTN  0
=== END ===
=== FN 10 START ===
LOC  1, 0
PUSH 1, 0
RTN  1
=== END ===
=== FN 11 START ===
LIST 1
INT  0, 1
PUSH 1, 0
INT  0, 2
PUSH 1, 0
INT  0, 3
PUSH 1, 0
INT  0, 4
PUSH 1, 0
INT  0, 5
PUSH 1, 0
RTN  1
=== END ===
=== FN 12 START ===
MAP  2
SYM  1, #35
LOC  0, 0
MEMS 2[1], 0
SYM  1, #29
INT  0, 42
MEMS 2[1], 0
RTN  2
=== END ===
=== FN 0 START ===
LOC  0, 0
CALL 0, 0
OUT  0
LOC  1, 1
INT  0, 3
INT  3, 7
ARG  0
ARG  3
CALL 0, 1
OUT  0
LOC  2, 2
INT  1, 10
INT  0, 20
ARG  1
ARG  0
CALL 0, 2
OUT  0
INT  1, 50
INT  0, 30
ARG  1
ARG  0
CALL 0, 2
OUT  0
LOC  1, 3
INT  2, 5
ARG  2
CALL 0, 1
OUT  0
INT  0, -5
ARG  0
CALL 1, 1
OUT  1
LOC  1, 4
CALL 1, 1
OUT  1
LOC  1, 5
ARG  2
CALL 1, 1
OUT  1
LOC  1, 6
ARG  3
CALL 1, 1
OUT  1
LOC  1, 7
ARG  0
CALL 0, 1
OUT  0
ARG  2
CALL 0, 1
OUT  0
LOC  1, 8
LOC  0, 9
ARG  0
CALL 0, 1
OUT  0
LOC  0, 10
CALL 0, 0
OUT  0
LOC  0, 11
CALL 0, 0
OUT  0
LDN  0
RTN  0
=== END ===
