<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>GQ</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>FOC</spirit:name>
  <spirit:version>1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>foc_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="foc_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>foc_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FOC_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>foc_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>foc_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FOC_AXI_ACLK.ASSOCIATED_BUSIF">foc_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FOC_AXI_ACLK.ASSOCIATED_RESET">foc_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>foc_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_FOC_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_FOC_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>FOC_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_dsp_macro_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f0c3040e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>FOC_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dsp_macro_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ec6fbfc7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>testbench</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bc88348a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c7009e30</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>current_sensor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>encoder</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DIR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>STEP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_CH_U</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_CH_W</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_CH_V</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_FOC_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_FOC_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_FOC_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_FOC_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_FOC_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>foc_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_FOC_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Foc Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_FOC_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_FOC_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C Foc Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_FOC_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sin11bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/ip/PID_DSP/PID_DSP.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/ip/MULTIPLY_DSP/MULTIPLY_DSP.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>FOC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_set_PWM_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0_FOC_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2181631f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_dsp_macro_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dsp_macro" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sin11bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/ip/PID_DSP/PID_DSP.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/ip/MULTIPLY_DSP/MULTIPLY_DSP.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>FOC_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_set_PWM_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/new/FOC_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0_FOC_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dsp_macro_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dsp_macro" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>FOC_BLDC.srcs/sim_1/new/testbench.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FOC_v1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c7009e30</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Field Orientated Control for BLDC</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_FOC_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Foc Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_FOC_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_FOC_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C Foc Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_FOC_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FOC_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FOC</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-05T18:40:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4779c5_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2329aabd_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fae36b_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea1d86d_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f374094_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2296ec88_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525a3c63_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fca640_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac87e57_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373c6737_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c468f5c_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470af0f8_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602d351b_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23223f6a_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6592b1_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fca68b2_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b08e05d_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408dc0e_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac26f3b_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71276ffc_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1dc037_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cc724d_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12acdfa_ARCHIVE_LOCATION">d:/MotorControllerZynqVivado/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630546e4_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7731781e_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88b60c_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f8816_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448135fd_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ce69_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7f913_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad23004_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aec390b_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60395959_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1ad2ea_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44df8413_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f5cd0a_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d277997_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6739f4c_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8d38ff_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4163f12d_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c194ee_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa7e00d_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed3ee29_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29473281_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6a39fa_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96b3dd7_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c583a03_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57112cc7_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7596c11_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c5c646_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6689ad_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360f8d71_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f34015_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15701b0e_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfca2c0_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e887f5_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c8895a_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fe2502_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccd6201_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5062266f_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40910508_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69849e89_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a65b40c_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672b870f_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d13d006_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1130f1f2_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679e4011_ARCHIVE_LOCATION">d:/motorcontrollerzynqvivado/ip_repo/foc_bldc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7367233e_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@128d0171_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@faa7bc1_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d5af2b_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62ed2207_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f138e20_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64b3f4b6_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ef9899_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c1eacd_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@efc6415_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bf68f59_ARCHIVE_LOCATION">d:/ebit_z7010-master2/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@106345c8_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72cf64d6_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10933b37_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c0cf9f2_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6251a7a9_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3863cf12_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7de8181e_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32cdf2e7_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180024fd_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@462f7a41_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a50578e_ARCHIVE_LOCATION">/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="71e01b94"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="b1301ff9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d6fbe4a6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d797a5bd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d1e270d8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="32f435ac"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
