<stg><name>export_output_buffer_c1_Pipeline_RELU1</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bw = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %trunc_ln126_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln126_1

]]></Node>
<StgValue><ssdm name="trunc_ln126_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %sub_ln132_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body8.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.1:0 %bw_1 = load i8 %bw

]]></Node>
<StgValue><ssdm name="bw_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.1:1 %icmp_ln129 = icmp_eq  i8 %bw_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.1:2 %add_ln129 = add i8 %bw_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.1:3 %br_ln129 = br i1 %icmp_ln129, void %for.body8.1.split, void %for.end.1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="8">
<![CDATA[
for.body8.1.split:0 %zext_ln132 = zext i8 %bw_1

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body8.1.split:1 %add_ln132 = add i12 %sub_ln132_read, i12 %zext_ln132

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="12">
<![CDATA[
for.body8.1.split:2 %zext_ln132_1 = zext i12 %add_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.1.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.1.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.1.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.1.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
for.body8.1.split:16 %switch_ln132 = switch i3 %trunc_ln126_1_read, void %arrayidx12412.1.case.7, i3 0, void %arrayidx12412.1.case.1, i3 2, void %arrayidx12412.1.case.3, i3 4, void %arrayidx12412.1.case.5

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.1:0 %store_ln129 = store i8 %add_ln129, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1:1 %br_ln129 = br void %for.body8.1

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
for.body8.1.split:13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="3">
<![CDATA[
for.body8.1.split:14 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.7float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15, i3 %trunc_ln126_1_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.split:15 %add15_1 = fadd i32 %tmp_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="41" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.split:15 %add15_1 = fadd i32 %tmp_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="42" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.split:15 %add15_1 = fadd i32 %tmp_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.1.split:7 %specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.1.split:8 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.1.split:9 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.split:15 %add15_1 = fadd i32 %tmp_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
for.end.1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="47" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.1.case.5:0 %store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.5:1 %br_ln132 = br void %arrayidx12412.1.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.1.case.3:0 %store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.3:1 %br_ln132 = br void %arrayidx12412.1.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.1.case.1:0 %store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.1:1 %br_ln132 = br void %arrayidx12412.1.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.1.case.7:0 %store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.7:1 %br_ln132 = br void %arrayidx12412.1.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
arrayidx12412.1.exit:0 %bitcast_ln134 = bitcast i32 %add15_1

]]></Node>
<StgValue><ssdm name="bitcast_ln134"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx12412.1.exit:1 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="32">
<![CDATA[
arrayidx12412.1.exit:2 %trunc_ln134 = trunc i32 %bitcast_ln134

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx12412.1.exit:3 %icmp_ln134 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayidx12412.1.exit:4 %icmp_ln134_1 = icmp_eq  i23 %trunc_ln134, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln134_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.1.exit:6 %tmp_6 = fcmp_olt  i32 %add15_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.1.exit:5 %or_ln134 = or i1 %icmp_ln134_1, i1 %icmp_ln134

]]></Node>
<StgValue><ssdm name="or_ln134"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.1.exit:6 %tmp_6 = fcmp_olt  i32 %add15_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.1.exit:7 %and_ln134 = and i1 %or_ln134, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln134"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx12412.1.exit:8 %br_ln134 = br i1 %and_ln134, void %for.inc.1, void %if.then.1

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
if.then.1:0 %switch_ln135 = switch i3 %trunc_ln126_1_read, void %arrayidx12412.1.case.731, i3 0, void %arrayidx12412.1.case.128, i3 2, void %arrayidx12412.1.case.329, i3 4, void %arrayidx12412.1.case.530

]]></Node>
<StgValue><ssdm name="switch_ln135"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.1.case.530:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.530:1 %br_ln135 = br void %arrayidx12412.1.exit27

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.1.case.329:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.329:1 %br_ln135 = br void %arrayidx12412.1.exit27

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.1.case.128:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.128:1 %br_ln135 = br void %arrayidx12412.1.exit27

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.1.case.731:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.case.731:1 %br_ln135 = br void %arrayidx12412.1.exit27

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.exit27:0 %br_ln136 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="sub_ln132" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln132"/></StgValue>
</port>
<port id="102" name="trunc_ln126_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</port>
<port id="103" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="104" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="109" from="StgValue_108" to="bw" fromId="108" toId="11">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.float" to="tmp" fromId="110" toId="12">
</dataflow>
<dataflow id="112" from="empty" to="tmp" fromId="103" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.i3" to="trunc_ln126_1_read" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="trunc_ln126_1" to="trunc_ln126_1_read" fromId="102" toId="13">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i12" to="sub_ln132_read" fromId="116" toId="14">
</dataflow>
<dataflow id="118" from="sub_ln132" to="sub_ln132_read" fromId="101" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln0" fromId="119" toId="15">
</dataflow>
<dataflow id="121" from="bw" to="store_ln0" fromId="11" toId="15">
</dataflow>
<dataflow id="122" from="bw" to="bw_1" fromId="11" toId="17">
</dataflow>
<dataflow id="123" from="bw_1" to="icmp_ln129" fromId="17" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln129" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="bw_1" to="add_ln129" fromId="17" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln129" fromId="127" toId="19">
</dataflow>
<dataflow id="129" from="icmp_ln129" to="br_ln129" fromId="18" toId="20">
</dataflow>
<dataflow id="130" from="bw_1" to="zext_ln132" fromId="17" toId="21">
</dataflow>
<dataflow id="131" from="sub_ln132_read" to="add_ln132" fromId="14" toId="22">
</dataflow>
<dataflow id="132" from="zext_ln132" to="add_ln132" fromId="21" toId="22">
</dataflow>
<dataflow id="133" from="add_ln132" to="zext_ln132_1" fromId="22" toId="23">
</dataflow>
<dataflow id="134" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" fromId="104" toId="24">
</dataflow>
<dataflow id="136" from="StgValue_135" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" fromId="135" toId="24">
</dataflow>
<dataflow id="137" from="zext_ln132_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" fromId="23" toId="24">
</dataflow>
<dataflow id="138" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" fromId="105" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_135" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" fromId="135" toId="25">
</dataflow>
<dataflow id="140" from="zext_ln132_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" fromId="23" toId="25">
</dataflow>
<dataflow id="141" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="106" toId="26">
</dataflow>
<dataflow id="142" from="StgValue_135" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="135" toId="26">
</dataflow>
<dataflow id="143" from="zext_ln132_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="23" toId="26">
</dataflow>
<dataflow id="144" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="107" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_135" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="135" toId="27">
</dataflow>
<dataflow id="146" from="zext_ln132_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="23" toId="27">
</dataflow>
<dataflow id="147" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" fromId="24" toId="28">
</dataflow>
<dataflow id="148" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" fromId="25" toId="29">
</dataflow>
<dataflow id="149" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" fromId="26" toId="30">
</dataflow>
<dataflow id="150" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" fromId="27" toId="31">
</dataflow>
<dataflow id="151" from="trunc_ln126_1_read" to="switch_ln132" fromId="13" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_152" to="switch_ln132" fromId="152" toId="32">
</dataflow>
<dataflow id="155" from="StgValue_154" to="switch_ln132" fromId="154" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_156" to="switch_ln132" fromId="156" toId="32">
</dataflow>
<dataflow id="158" from="add_ln129" to="store_ln129" fromId="19" toId="33">
</dataflow>
<dataflow id="159" from="bw" to="store_ln129" fromId="11" toId="33">
</dataflow>
<dataflow id="160" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" fromId="24" toId="35">
</dataflow>
<dataflow id="161" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" fromId="25" toId="36">
</dataflow>
<dataflow id="162" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" fromId="26" toId="37">
</dataflow>
<dataflow id="163" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" fromId="27" toId="38">
</dataflow>
<dataflow id="165" from="_ssdm_op_Mux.ap_auto.7float.i3" to="tmp_1" fromId="164" toId="39">
</dataflow>
<dataflow id="166" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" to="tmp_1" fromId="35" toId="39">
</dataflow>
<dataflow id="168" from="StgValue_167" to="tmp_1" fromId="167" toId="39">
</dataflow>
<dataflow id="169" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" to="tmp_1" fromId="36" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_167" to="tmp_1" fromId="167" toId="39">
</dataflow>
<dataflow id="171" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" to="tmp_1" fromId="37" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_167" to="tmp_1" fromId="167" toId="39">
</dataflow>
<dataflow id="173" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" to="tmp_1" fromId="38" toId="39">
</dataflow>
<dataflow id="174" from="trunc_ln126_1_read" to="tmp_1" fromId="13" toId="39">
</dataflow>
<dataflow id="175" from="tmp_1" to="add15_1" fromId="39" toId="40">
</dataflow>
<dataflow id="176" from="tmp" to="add15_1" fromId="12" toId="40">
</dataflow>
<dataflow id="177" from="tmp_1" to="add15_1" fromId="39" toId="41">
</dataflow>
<dataflow id="178" from="tmp" to="add15_1" fromId="12" toId="41">
</dataflow>
<dataflow id="179" from="tmp_1" to="add15_1" fromId="39" toId="42">
</dataflow>
<dataflow id="180" from="tmp" to="add15_1" fromId="12" toId="42">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecPipeline" to="specpipeline_ln130" fromId="181" toId="43">
</dataflow>
<dataflow id="184" from="StgValue_183" to="specpipeline_ln130" fromId="183" toId="43">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specpipeline_ln130" fromId="185" toId="43">
</dataflow>
<dataflow id="187" from="StgValue_185" to="specpipeline_ln130" fromId="185" toId="43">
</dataflow>
<dataflow id="188" from="StgValue_185" to="specpipeline_ln130" fromId="185" toId="43">
</dataflow>
<dataflow id="190" from="empty_7" to="specpipeline_ln130" fromId="189" toId="43">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln129" fromId="191" toId="44">
</dataflow>
<dataflow id="194" from="StgValue_193" to="speclooptripcount_ln129" fromId="193" toId="44">
</dataflow>
<dataflow id="195" from="StgValue_193" to="speclooptripcount_ln129" fromId="193" toId="44">
</dataflow>
<dataflow id="196" from="StgValue_193" to="speclooptripcount_ln129" fromId="193" toId="44">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecLoopName" to="specloopname_ln129" fromId="197" toId="45">
</dataflow>
<dataflow id="200" from="empty_2" to="specloopname_ln129" fromId="199" toId="45">
</dataflow>
<dataflow id="201" from="tmp_1" to="add15_1" fromId="39" toId="46">
</dataflow>
<dataflow id="202" from="tmp" to="add15_1" fromId="12" toId="46">
</dataflow>
<dataflow id="203" from="add15_1" to="store_ln132" fromId="46" toId="47">
</dataflow>
<dataflow id="204" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" to="store_ln132" fromId="26" toId="47">
</dataflow>
<dataflow id="205" from="add15_1" to="store_ln132" fromId="46" toId="49">
</dataflow>
<dataflow id="206" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" to="store_ln132" fromId="25" toId="49">
</dataflow>
<dataflow id="207" from="add15_1" to="store_ln132" fromId="46" toId="51">
</dataflow>
<dataflow id="208" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" to="store_ln132" fromId="24" toId="51">
</dataflow>
<dataflow id="209" from="add15_1" to="store_ln132" fromId="46" toId="53">
</dataflow>
<dataflow id="210" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" to="store_ln132" fromId="27" toId="53">
</dataflow>
<dataflow id="211" from="add15_1" to="bitcast_ln134" fromId="46" toId="55">
</dataflow>
<dataflow id="213" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="212" toId="56">
</dataflow>
<dataflow id="214" from="bitcast_ln134" to="tmp_5" fromId="55" toId="56">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp_5" fromId="215" toId="56">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp_5" fromId="217" toId="56">
</dataflow>
<dataflow id="219" from="bitcast_ln134" to="trunc_ln134" fromId="55" toId="57">
</dataflow>
<dataflow id="220" from="tmp_5" to="icmp_ln134" fromId="56" toId="58">
</dataflow>
<dataflow id="221" from="StgValue_124" to="icmp_ln134" fromId="124" toId="58">
</dataflow>
<dataflow id="222" from="trunc_ln134" to="icmp_ln134_1" fromId="57" toId="59">
</dataflow>
<dataflow id="224" from="StgValue_223" to="icmp_ln134_1" fromId="223" toId="59">
</dataflow>
<dataflow id="225" from="add15_1" to="tmp_6" fromId="46" toId="60">
</dataflow>
<dataflow id="227" from="StgValue_226" to="tmp_6" fromId="226" toId="60">
</dataflow>
<dataflow id="228" from="icmp_ln134_1" to="or_ln134" fromId="59" toId="61">
</dataflow>
<dataflow id="229" from="icmp_ln134" to="or_ln134" fromId="58" toId="61">
</dataflow>
<dataflow id="230" from="add15_1" to="tmp_6" fromId="46" toId="62">
</dataflow>
<dataflow id="231" from="StgValue_226" to="tmp_6" fromId="226" toId="62">
</dataflow>
<dataflow id="232" from="or_ln134" to="and_ln134" fromId="61" toId="63">
</dataflow>
<dataflow id="233" from="tmp_6" to="and_ln134" fromId="62" toId="63">
</dataflow>
<dataflow id="234" from="and_ln134" to="br_ln134" fromId="63" toId="64">
</dataflow>
<dataflow id="235" from="trunc_ln126_1_read" to="switch_ln135" fromId="13" toId="65">
</dataflow>
<dataflow id="236" from="StgValue_152" to="switch_ln135" fromId="152" toId="65">
</dataflow>
<dataflow id="237" from="StgValue_154" to="switch_ln135" fromId="154" toId="65">
</dataflow>
<dataflow id="238" from="StgValue_156" to="switch_ln135" fromId="156" toId="65">
</dataflow>
<dataflow id="239" from="StgValue_226" to="store_ln135" fromId="226" toId="66">
</dataflow>
<dataflow id="240" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" to="store_ln135" fromId="26" toId="66">
</dataflow>
<dataflow id="241" from="StgValue_226" to="store_ln135" fromId="226" toId="68">
</dataflow>
<dataflow id="242" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" to="store_ln135" fromId="25" toId="68">
</dataflow>
<dataflow id="243" from="StgValue_226" to="store_ln135" fromId="226" toId="70">
</dataflow>
<dataflow id="244" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" to="store_ln135" fromId="24" toId="70">
</dataflow>
<dataflow id="245" from="StgValue_226" to="store_ln135" fromId="226" toId="72">
</dataflow>
<dataflow id="246" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" to="store_ln135" fromId="27" toId="72">
</dataflow>
<dataflow id="247" from="icmp_ln129" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="248" from="icmp_ln129" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="249" from="trunc_ln126_1_read" to="StgValue_8" fromId="13" toId="8">
</dataflow>
<dataflow id="250" from="and_ln134" to="StgValue_9" fromId="63" toId="9">
</dataflow>
<dataflow id="251" from="trunc_ln126_1_read" to="StgValue_9" fromId="13" toId="9">
</dataflow>
<dataflow id="252" from="icmp_ln129" to="StgValue_7" fromId="18" toId="7">
</dataflow>
</dataflows>


</stg>
