// Seed: 2559771649
module module_0;
  wor id_2;
  module_3 modCall_1 (id_2);
  assign modCall_1.type_10 = 0;
  tri0 id_3;
  assign module_1.id_0 = 0;
  integer id_5;
  assign id_3 = id_5;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    input wire id_0
);
  assign #1 id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output wire id_1,
    output tri  id_2,
    output tri0 id_3
);
  wire id_5;
  not primCall (id_1, id_5);
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  supply1 id_2 = id_2;
  integer id_3;
  tri id_6 = id_3;
  supply0 id_7;
  assign id_6 = id_2;
  assign id_7 = 1;
endmodule
