
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000120e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a20  08012274  08012274  00022274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012c94  08012c94  0003024c  2**0
                  CONTENTS
  4 .ARM          00000008  08012c94  08012c94  00022c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012c9c  08012c9c  0003024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012c9c  08012c9c  00022c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012ca0  08012ca0  00022ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  08012ca4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021a0  2000024c  08012ef0  0003024c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  200023ec  08012ef0  000323ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d0fc  00000000  00000000  0003027c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000582d  00000000  00000000  0005d378  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021a0  00000000  00000000  00062ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f40  00000000  00000000  00064d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028d8a  00000000  00000000  00066c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f476  00000000  00000000  0008fa12  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9822  00000000  00000000  000aee88  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001886aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009848  00000000  00000000  00188728  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000024c 	.word	0x2000024c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801225c 	.word	0x0801225c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000250 	.word	0x20000250
 80001cc:	0801225c 	.word	0x0801225c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b972 	b.w	8000d58 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	4688      	mov	r8, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14b      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4615      	mov	r5, r2
 8000a9e:	d967      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0720 	rsb	r7, r2, #32
 8000aaa:	fa01 f302 	lsl.w	r3, r1, r2
 8000aae:	fa20 f707 	lsr.w	r7, r0, r7
 8000ab2:	4095      	lsls	r5, r2
 8000ab4:	ea47 0803 	orr.w	r8, r7, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ac4:	fa1f fc85 	uxth.w	ip, r5
 8000ac8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000acc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18eb      	adds	r3, r5, r3
 8000ada:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ade:	f080 811b 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8118 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000ae8:	3f02      	subs	r7, #2
 8000aea:	442b      	add	r3, r5
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b00:	45a4      	cmp	ip, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	192c      	adds	r4, r5, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8107 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000b0e:	45a4      	cmp	ip, r4
 8000b10:	f240 8104 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000b14:	3802      	subs	r0, #2
 8000b16:	442c      	add	r4, r5
 8000b18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b1c:	eba4 040c 	sub.w	r4, r4, ip
 8000b20:	2700      	movs	r7, #0
 8000b22:	b11e      	cbz	r6, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0xbe>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80eb 	beq.w	8000d12 <__udivmoddi4+0x286>
 8000b3c:	2700      	movs	r7, #0
 8000b3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b42:	4638      	mov	r0, r7
 8000b44:	4639      	mov	r1, r7
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	fab3 f783 	clz	r7, r3
 8000b4e:	2f00      	cmp	r7, #0
 8000b50:	d147      	bne.n	8000be2 <__udivmoddi4+0x156>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d302      	bcc.n	8000b5c <__udivmoddi4+0xd0>
 8000b56:	4282      	cmp	r2, r0
 8000b58:	f200 80fa 	bhi.w	8000d50 <__udivmoddi4+0x2c4>
 8000b5c:	1a84      	subs	r4, r0, r2
 8000b5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b62:	2001      	movs	r0, #1
 8000b64:	4698      	mov	r8, r3
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d0e0      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000b6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b6e:	e7dd      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000b70:	b902      	cbnz	r2, 8000b74 <__udivmoddi4+0xe8>
 8000b72:	deff      	udf	#255	; 0xff
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f040 808f 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7e:	1b49      	subs	r1, r1, r5
 8000b80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b84:	fa1f f885 	uxth.w	r8, r5
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b98:	fb08 f10c 	mul.w	r1, r8, ip
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000ba0:	18eb      	adds	r3, r5, r3
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4299      	cmp	r1, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1a59      	subs	r1, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x14c>
 8000bc8:	192c      	adds	r4, r5, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x14a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80b6 	bhi.w	8000d42 <__udivmoddi4+0x2b6>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e79f      	b.n	8000b22 <__udivmoddi4+0x96>
 8000be2:	f1c7 0c20 	rsb	ip, r7, #32
 8000be6:	40bb      	lsls	r3, r7
 8000be8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c00:	4325      	orrs	r5, r4
 8000c02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c06:	0c2c      	lsrs	r4, r5, #16
 8000c08:	fb08 3319 	mls	r3, r8, r9, r3
 8000c0c:	fa1f fa8e 	uxth.w	sl, lr
 8000c10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c14:	fb09 f40a 	mul.w	r4, r9, sl
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1e 0303 	adds.w	r3, lr, r3
 8000c28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c2c:	f080 8087 	bcs.w	8000d3e <__udivmoddi4+0x2b2>
 8000c30:	429c      	cmp	r4, r3
 8000c32:	f240 8084 	bls.w	8000d3e <__udivmoddi4+0x2b2>
 8000c36:	f1a9 0902 	sub.w	r9, r9, #2
 8000c3a:	4473      	add	r3, lr
 8000c3c:	1b1b      	subs	r3, r3, r4
 8000c3e:	b2ad      	uxth	r5, r5
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c50:	45a2      	cmp	sl, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1e 0404 	adds.w	r4, lr, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	d26b      	bcs.n	8000d36 <__udivmoddi4+0x2aa>
 8000c5e:	45a2      	cmp	sl, r4
 8000c60:	d969      	bls.n	8000d36 <__udivmoddi4+0x2aa>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4474      	add	r4, lr
 8000c66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6e:	eba4 040a 	sub.w	r4, r4, sl
 8000c72:	454c      	cmp	r4, r9
 8000c74:	46c2      	mov	sl, r8
 8000c76:	464b      	mov	r3, r9
 8000c78:	d354      	bcc.n	8000d24 <__udivmoddi4+0x298>
 8000c7a:	d051      	beq.n	8000d20 <__udivmoddi4+0x294>
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d069      	beq.n	8000d54 <__udivmoddi4+0x2c8>
 8000c80:	ebb1 050a 	subs.w	r5, r1, sl
 8000c84:	eb64 0403 	sbc.w	r4, r4, r3
 8000c88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	40fc      	lsrs	r4, r7
 8000c90:	ea4c 0505 	orr.w	r5, ip, r5
 8000c94:	e9c6 5400 	strd	r5, r4, [r6]
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e747      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000c9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ca0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ca4:	4095      	lsls	r5, r2
 8000ca6:	fa01 f002 	lsl.w	r0, r1, r2
 8000caa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb2:	4338      	orrs	r0, r7
 8000cb4:	0c01      	lsrs	r1, r0, #16
 8000cb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cba:	fa1f f885 	uxth.w	r8, r5
 8000cbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc6:	fb07 f308 	mul.w	r3, r7, r8
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x256>
 8000cd2:	1869      	adds	r1, r5, r1
 8000cd4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd8:	d22f      	bcs.n	8000d3a <__udivmoddi4+0x2ae>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d92d      	bls.n	8000d3a <__udivmoddi4+0x2ae>
 8000cde:	3f02      	subs	r7, #2
 8000ce0:	4429      	add	r1, r5
 8000ce2:	1acb      	subs	r3, r1, r3
 8000ce4:	b281      	uxth	r1, r0
 8000ce6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf2:	fb00 f308 	mul.w	r3, r0, r8
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x27e>
 8000cfa:	1869      	adds	r1, r5, r1
 8000cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d00:	d217      	bcs.n	8000d32 <__udivmoddi4+0x2a6>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d915      	bls.n	8000d32 <__udivmoddi4+0x2a6>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4429      	add	r1, r5
 8000d0a:	1ac9      	subs	r1, r1, r3
 8000d0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d10:	e73b      	b.n	8000b8a <__udivmoddi4+0xfe>
 8000d12:	4637      	mov	r7, r6
 8000d14:	4630      	mov	r0, r6
 8000d16:	e709      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d18:	4607      	mov	r7, r0
 8000d1a:	e6e7      	b.n	8000aec <__udivmoddi4+0x60>
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	e6fb      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d20:	4541      	cmp	r1, r8
 8000d22:	d2ab      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d28:	eb69 020e 	sbc.w	r2, r9, lr
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	4613      	mov	r3, r2
 8000d30:	e7a4      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d32:	4660      	mov	r0, ip
 8000d34:	e7e9      	b.n	8000d0a <__udivmoddi4+0x27e>
 8000d36:	4618      	mov	r0, r3
 8000d38:	e795      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3a:	4667      	mov	r7, ip
 8000d3c:	e7d1      	b.n	8000ce2 <__udivmoddi4+0x256>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	e77c      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	442c      	add	r4, r5
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0x14c>
 8000d48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d4c:	442b      	add	r3, r5
 8000d4e:	e72f      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d50:	4638      	mov	r0, r7
 8000d52:	e708      	b.n	8000b66 <__udivmoddi4+0xda>
 8000d54:	4637      	mov	r7, r6
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0xa0>

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4830      	ldr	r0, [pc, #192]	; (8000e2c <ADF_Init+0xd0>)
 8000d6a:	f005 f92f 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	482f      	ldr	r0, [pc, #188]	; (8000e30 <ADF_Init+0xd4>)
 8000d74:	f005 f92a 	bl	8005fcc <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d7c:	f000 f85e 	bl	8000e3c <ADF_reset>
	HAL_Delay(10);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f003 f975 	bl	8004070 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d86:	2100      	movs	r1, #0
 8000d88:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d8c:	f000 f89c 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d96:	f000 f897 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000da0:	f000 f892 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000daa:	f000 f88d 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000dae:	2108      	movs	r1, #8
 8000db0:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000db4:	f000 f888 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db8:	21ff      	movs	r1, #255	; 0xff
 8000dba:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000dbe:	f000 f883 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dc2:	21ff      	movs	r1, #255	; 0xff
 8000dc4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc8:	f000 f87e 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dcc:	f000 f930 	bl	8001030 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f003 f94d 	bl	8004070 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f854 	bl	8000e84 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000ddc:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000de0:	f000 f8c4 	bl	8000f6c <ADF_SPI_MEM_RD>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <ADF_Init+0xd8>)
 8000dea:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000dec:	f240 3015 	movw	r0, #789	; 0x315
 8000df0:	f000 f8bc 	bl	8000f6c <ADF_SPI_MEM_RD>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ADF_Init+0xdc>)
 8000dfa:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dfc:	f000 f918 	bl	8001030 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f003 f935 	bl	8004070 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000e06:	21f1      	movs	r1, #241	; 0xf1
 8000e08:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e0c:	f000 f85c 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e10:	211c      	movs	r1, #28
 8000e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e16:	f000 f857 	bl	8000ec8 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e1a:	2032      	movs	r0, #50	; 0x32
 8000e1c:	f003 f928 	bl	8004070 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e20:	f000 f924 	bl	800106c <ADF_set_PHY_RDY_mode>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	2000069c 	.word	0x2000069c
 8000e38:	20000a5e 	.word	0x20000a5e

08000e3c <ADF_reset>:

void ADF_reset(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <ADF_reset+0x40>)
 8000e4c:	f005 f8be 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e50:	1d39      	adds	r1, r7, #4
 8000e52:	2332      	movs	r3, #50	; 0x32
 8000e54:	2201      	movs	r2, #1
 8000e56:	480a      	ldr	r0, [pc, #40]	; (8000e80 <ADF_reset+0x44>)
 8000e58:	f009 fcb5 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e5c:	1cf9      	adds	r1, r7, #3
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	2201      	movs	r2, #1
 8000e62:	4807      	ldr	r0, [pc, #28]	; (8000e80 <ADF_reset+0x44>)
 8000e64:	f009 fde3 	bl	800aa2e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <ADF_reset+0x40>)
 8000e6e:	f005 f8ad 	bl	8005fcc <HAL_GPIO_WritePin>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	200009c4 	.word	0x200009c4

08000e84 <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	0a1b      	lsrs	r3, r3, #8
 8000e94:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	0c1b      	lsrs	r3, r3, #16
 8000e9a:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000e9c:	7b7b      	ldrb	r3, [r7, #13]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f240 3002 	movw	r0, #770	; 0x302
 8000ea4:	f000 f810 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000ea8:	7bbb      	ldrb	r3, [r7, #14]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f240 3001 	movw	r0, #769	; 0x301
 8000eb0:	f000 f80a 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000ebc:	f000 f804 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	460a      	mov	r2, r1
 8000ed2:	80fb      	strh	r3, [r7, #6]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000ed8:	4a21      	ldr	r2, [pc, #132]	; (8000f60 <ADF_SPI_MEM_WR+0x98>)
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	6812      	ldr	r2, [r2, #0]
 8000ee0:	4611      	mov	r1, r2
 8000ee2:	8019      	strh	r1, [r3, #0]
 8000ee4:	3302      	adds	r3, #2
 8000ee6:	0c12      	lsrs	r2, r2, #16
 8000ee8:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000eea:	88fb      	ldrh	r3, [r7, #6]
 8000eec:	2bff      	cmp	r3, #255	; 0xff
 8000eee:	d802      	bhi.n	8000ef6 <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73fb      	strb	r3, [r7, #15]
 8000ef4:	e008      	b.n	8000f08 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000efc:	d302      	bcc.n	8000f04 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000efe:	2302      	movs	r3, #2
 8000f00:	73fb      	strb	r3, [r7, #15]
 8000f02:	e001      	b.n	8000f08 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	f107 0210 	add.w	r2, r7, #16
 8000f0e:	4413      	add	r3, r2
 8000f10:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f14:	b25a      	sxtb	r2, r3
 8000f16:	88fb      	ldrh	r3, [r7, #6]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	b25b      	sxtb	r3, r3
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	b25b      	sxtb	r3, r3
 8000f24:	4313      	orrs	r3, r2
 8000f26:	b25b      	sxtb	r3, r3
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f32:	797b      	ldrb	r3, [r7, #5]
 8000f34:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2104      	movs	r1, #4
 8000f3a:	480a      	ldr	r0, [pc, #40]	; (8000f64 <ADF_SPI_MEM_WR+0x9c>)
 8000f3c:	f005 f846 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f40:	f107 0108 	add.w	r1, r7, #8
 8000f44:	2332      	movs	r3, #50	; 0x32
 8000f46:	2203      	movs	r2, #3
 8000f48:	4807      	ldr	r0, [pc, #28]	; (8000f68 <ADF_SPI_MEM_WR+0xa0>)
 8000f4a:	f009 fc3c 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2104      	movs	r1, #4
 8000f52:	4804      	ldr	r0, [pc, #16]	; (8000f64 <ADF_SPI_MEM_WR+0x9c>)
 8000f54:	f005 f83a 	bl	8005fcc <HAL_GPIO_WritePin>
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	08012274 	.word	0x08012274
 8000f64:	40020000 	.word	0x40020000
 8000f68:	200009c4 	.word	0x200009c4

08000f6c <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000f76:	4a26      	ldr	r2, [pc, #152]	; (8001010 <ADF_SPI_MEM_RD+0xa4>)
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	6812      	ldr	r2, [r2, #0]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	8019      	strh	r1, [r3, #0]
 8000f82:	3302      	adds	r3, #2
 8000f84:	0c12      	lsrs	r2, r2, #16
 8000f86:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	2bff      	cmp	r3, #255	; 0xff
 8000f8c:	d802      	bhi.n	8000f94 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	e008      	b.n	8000fa6 <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f9a:	d302      	bcc.n	8000fa2 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	73fb      	strb	r3, [r7, #15]
 8000fa0:	e001      	b.n	8000fa6 <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	f107 0210 	add.w	r2, r7, #16
 8000fac:	4413      	add	r3, r2
 8000fae:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000fb2:	b25a      	sxtb	r2, r3
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	0a1b      	lsrs	r3, r3, #8
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b25b      	sxtb	r3, r3
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8000fd0:	23ff      	movs	r3, #255	; 0xff
 8000fd2:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2104      	movs	r1, #4
 8000fd8:	480e      	ldr	r0, [pc, #56]	; (8001014 <ADF_SPI_MEM_RD+0xa8>)
 8000fda:	f004 fff7 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000fde:	f107 0108 	add.w	r1, r7, #8
 8000fe2:	2332      	movs	r3, #50	; 0x32
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	480c      	ldr	r0, [pc, #48]	; (8001018 <ADF_SPI_MEM_RD+0xac>)
 8000fe8:	f009 fbed 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8000fec:	f107 010b 	add.w	r1, r7, #11
 8000ff0:	2332      	movs	r3, #50	; 0x32
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	4808      	ldr	r0, [pc, #32]	; (8001018 <ADF_SPI_MEM_RD+0xac>)
 8000ff6:	f009 fd1a 	bl	800aa2e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2104      	movs	r1, #4
 8000ffe:	4805      	ldr	r0, [pc, #20]	; (8001014 <ADF_SPI_MEM_RD+0xa8>)
 8001000:	f004 ffe4 	bl	8005fcc <HAL_GPIO_WritePin>

	return value;
 8001004:	7afb      	ldrb	r3, [r7, #11]
}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	08012278 	.word	0x08012278
 8001014:	40020000 	.word	0x40020000
 8001018:	200009c4 	.word	0x200009c4

0800101c <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8001020:	2108      	movs	r1, #8
 8001022:	f240 1007 	movw	r0, #263	; 0x107
 8001026:	f7ff ff4f 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8001036:	23b2      	movs	r3, #178	; 0xb2
 8001038:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2104      	movs	r1, #4
 800103e:	4809      	ldr	r0, [pc, #36]	; (8001064 <ADF_set_IDLE_mode+0x34>)
 8001040:	f004 ffc4 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	2201      	movs	r2, #1
 8001048:	4619      	mov	r1, r3
 800104a:	4807      	ldr	r0, [pc, #28]	; (8001068 <ADF_set_IDLE_mode+0x38>)
 800104c:	f009 ff9a 	bl	800af84 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	4803      	ldr	r0, [pc, #12]	; (8001064 <ADF_set_IDLE_mode+0x34>)
 8001056:	f004 ffb9 	bl	8005fcc <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40020000 	.word	0x40020000
 8001068:	200009c4 	.word	0x200009c4

0800106c <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 8001072:	23b3      	movs	r3, #179	; 0xb3
 8001074:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2104      	movs	r1, #4
 800107a:	4809      	ldr	r0, [pc, #36]	; (80010a0 <ADF_set_PHY_RDY_mode+0x34>)
 800107c:	f004 ffa6 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2201      	movs	r2, #1
 8001084:	4619      	mov	r1, r3
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <ADF_set_PHY_RDY_mode+0x38>)
 8001088:	f009 ff7c 	bl	800af84 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	2104      	movs	r1, #4
 8001090:	4803      	ldr	r0, [pc, #12]	; (80010a0 <ADF_set_PHY_RDY_mode+0x34>)
 8001092:	f004 ff9b 	bl	8005fcc <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40020000 	.word	0x40020000
 80010a4:	200009c4 	.word	0x200009c4

080010a8 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010ae:	23b5      	movs	r3, #181	; 0xb5
 80010b0:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2104      	movs	r1, #4
 80010b6:	4809      	ldr	r0, [pc, #36]	; (80010dc <ADF_set_Tx_mode+0x34>)
 80010b8:	f004 ff88 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2201      	movs	r2, #1
 80010c0:	4619      	mov	r1, r3
 80010c2:	4807      	ldr	r0, [pc, #28]	; (80010e0 <ADF_set_Tx_mode+0x38>)
 80010c4:	f009 ff5e 	bl	800af84 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2104      	movs	r1, #4
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <ADF_set_Tx_mode+0x34>)
 80010ce:	f004 ff7d 	bl	8005fcc <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40020000 	.word	0x40020000
 80010e0:	200009c4 	.word	0x200009c4

080010e4 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 80010ea:	23b4      	movs	r3, #180	; 0xb4
 80010ec:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2104      	movs	r1, #4
 80010f2:	4809      	ldr	r0, [pc, #36]	; (8001118 <ADF_set_Rx_mode+0x34>)
 80010f4:	f004 ff6a 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 80010f8:	1d39      	adds	r1, r7, #4
 80010fa:	2332      	movs	r3, #50	; 0x32
 80010fc:	2201      	movs	r2, #1
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <ADF_set_Rx_mode+0x38>)
 8001100:	f009 fb61 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2104      	movs	r1, #4
 8001108:	4803      	ldr	r0, [pc, #12]	; (8001118 <ADF_set_Rx_mode+0x34>)
 800110a:	f004 ff5f 	bl	8005fcc <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020000 	.word	0x40020000
 800111c:	200009c4 	.word	0x200009c4

08001120 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	2104      	movs	r1, #4
 8001128:	480e      	ldr	r0, [pc, #56]	; (8001164 <ADF_SPI_READY+0x44>)
 800112a:	f004 ff4f 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800112e:	2332      	movs	r3, #50	; 0x32
 8001130:	2201      	movs	r2, #1
 8001132:	21ff      	movs	r1, #255	; 0xff
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <ADF_SPI_READY+0x48>)
 8001136:	f009 fb46 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800113a:	2332      	movs	r3, #50	; 0x32
 800113c:	2201      	movs	r2, #1
 800113e:	490b      	ldr	r1, [pc, #44]	; (800116c <ADF_SPI_READY+0x4c>)
 8001140:	4809      	ldr	r0, [pc, #36]	; (8001168 <ADF_SPI_READY+0x48>)
 8001142:	f009 fc74 	bl	800aa2e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	2104      	movs	r1, #4
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <ADF_SPI_READY+0x44>)
 800114c:	f004 ff3e 	bl	8005fcc <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <ADF_SPI_READY+0x4c>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	da01      	bge.n	800115e <ADF_SPI_READY+0x3e>
		return 1;
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <ADF_SPI_READY+0x40>
	else
		return 0;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40020000 	.word	0x40020000
 8001168:	200009c4 	.word	0x200009c4
 800116c:	20000b00 	.word	0x20000b00

08001170 <ADF_RC_READY>:

/* Check if transceiver is ready for RC command (p.73) */
uint8_t ADF_RC_READY(void){
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	2104      	movs	r1, #4
 8001178:	480f      	ldr	r0, [pc, #60]	; (80011b8 <ADF_RC_READY+0x48>)
 800117a:	f004 ff27 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800117e:	2332      	movs	r3, #50	; 0x32
 8001180:	2201      	movs	r2, #1
 8001182:	21ff      	movs	r1, #255	; 0xff
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <ADF_RC_READY+0x4c>)
 8001186:	f009 fb1e 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800118a:	2332      	movs	r3, #50	; 0x32
 800118c:	2201      	movs	r2, #1
 800118e:	490c      	ldr	r1, [pc, #48]	; (80011c0 <ADF_RC_READY+0x50>)
 8001190:	480a      	ldr	r0, [pc, #40]	; (80011bc <ADF_RC_READY+0x4c>)
 8001192:	f009 fc4c 	bl	800aa2e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001196:	2201      	movs	r2, #1
 8001198:	2104      	movs	r1, #4
 800119a:	4807      	ldr	r0, [pc, #28]	; (80011b8 <ADF_RC_READY+0x48>)
 800119c:	f004 ff16 	bl	8005fcc <HAL_GPIO_WritePin>

	if ((ADF_status&0xA0) == 0xA0)
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <ADF_RC_READY+0x50>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80011a8:	2ba0      	cmp	r3, #160	; 0xa0
 80011aa:	d101      	bne.n	80011b0 <ADF_RC_READY+0x40>
		return 1;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e000      	b.n	80011b2 <ADF_RC_READY+0x42>
	else
		return 0;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40020000 	.word	0x40020000
 80011bc:	200009c4 	.word	0x200009c4
 80011c0:	20000b00 	.word	0x20000b00

080011c4 <ADF_status_word>:
	else
		return 0;
}

/* Check SPI status word (p.73) */
uint8_t ADF_status_word(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2104      	movs	r1, #4
 80011cc:	480b      	ldr	r0, [pc, #44]	; (80011fc <ADF_status_word+0x38>)
 80011ce:	f004 fefd 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 80011d2:	2332      	movs	r3, #50	; 0x32
 80011d4:	2201      	movs	r2, #1
 80011d6:	21ff      	movs	r1, #255	; 0xff
 80011d8:	4809      	ldr	r0, [pc, #36]	; (8001200 <ADF_status_word+0x3c>)
 80011da:	f009 faf4 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 80011de:	2332      	movs	r3, #50	; 0x32
 80011e0:	2201      	movs	r2, #1
 80011e2:	4908      	ldr	r1, [pc, #32]	; (8001204 <ADF_status_word+0x40>)
 80011e4:	4806      	ldr	r0, [pc, #24]	; (8001200 <ADF_status_word+0x3c>)
 80011e6:	f009 fc22 	bl	800aa2e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2104      	movs	r1, #4
 80011ee:	4803      	ldr	r0, [pc, #12]	; (80011fc <ADF_status_word+0x38>)
 80011f0:	f004 feec 	bl	8005fcc <HAL_GPIO_WritePin>

	return ADF_status;
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <ADF_status_word+0x40>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40020000 	.word	0x40020000
 8001200:	200009c4 	.word	0x200009c4
 8001204:	20000b00 	.word	0x20000b00

08001208 <ADF_clear_Rx_flag>:

void ADF_clear_Rx_flag(void){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 800120c:	2108      	movs	r1, #8
 800120e:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8001212:	f7ff fe59 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}

0800121a <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 800121a:	b580      	push	{r7, lr}
 800121c:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 800121e:	2110      	movs	r1, #16
 8001220:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8001224:	f7ff fe50 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}

0800122c <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d105      	bne.n	8001246 <advance_pointer+0x1a>
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <advance_pointer+0x70>)
 800123c:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <advance_pointer+0x74>)
 800123e:	2115      	movs	r1, #21
 8001240:	4818      	ldr	r0, [pc, #96]	; (80012a4 <advance_pointer+0x78>)
 8001242:	f00f fe73 	bl	8010f2c <__assert_func>

	if(cbuf->full)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	7c1b      	ldrb	r3, [r3, #16]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00b      	beq.n	8001266 <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	3301      	adds	r3, #1
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	68d2      	ldr	r2, [r2, #12]
 8001258:	fbb3 f1f2 	udiv	r1, r3, r2
 800125c:	fb02 f201 	mul.w	r2, r2, r1
 8001260:	1a9a      	subs	r2, r3, r2
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	3301      	adds	r3, #1
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	68d2      	ldr	r2, [r2, #12]
 8001270:	fbb3 f1f2 	udiv	r1, r3, r2
 8001274:	fb02 f201 	mul.w	r2, r2, r1
 8001278:	1a9a      	subs	r2, r3, r2
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	429a      	cmp	r2, r3
 8001288:	bf0c      	ite	eq
 800128a:	2301      	moveq	r3, #1
 800128c:	2300      	movne	r3, #0
 800128e:	b2da      	uxtb	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	741a      	strb	r2, [r3, #16]
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0801227c 	.word	0x0801227c
 80012a0:	0801238c 	.word	0x0801238c
 80012a4:	08012284 	.word	0x08012284

080012a8 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d105      	bne.n	80012c2 <retreat_pointer+0x1a>
 80012b6:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <retreat_pointer+0x40>)
 80012b8:	4a0c      	ldr	r2, [pc, #48]	; (80012ec <retreat_pointer+0x44>)
 80012ba:	2120      	movs	r1, #32
 80012bc:	480c      	ldr	r0, [pc, #48]	; (80012f0 <retreat_pointer+0x48>)
 80012be:	f00f fe35 	bl	8010f2c <__assert_func>

	cbuf->full = false;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	3301      	adds	r3, #1
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	68d2      	ldr	r2, [r2, #12]
 80012d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80012d6:	fb02 f201 	mul.w	r2, r2, r1
 80012da:	1a9a      	subs	r2, r3, r2
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	609a      	str	r2, [r3, #8]
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	0801227c 	.word	0x0801227c
 80012ec:	0801239c 	.word	0x0801239c
 80012f0:	08012284 	.word	0x08012284

080012f4 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d002      	beq.n	800130a <circular_buf_init+0x16>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d105      	bne.n	8001316 <circular_buf_init+0x22>
 800130a:	4b17      	ldr	r3, [pc, #92]	; (8001368 <circular_buf_init+0x74>)
 800130c:	4a17      	ldr	r2, [pc, #92]	; (800136c <circular_buf_init+0x78>)
 800130e:	2128      	movs	r1, #40	; 0x28
 8001310:	4817      	ldr	r0, [pc, #92]	; (8001370 <circular_buf_init+0x7c>)
 8001312:	f00f fe0b 	bl	8010f2c <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 8001316:	2014      	movs	r0, #20
 8001318:	f00f fe62 	bl	8010fe0 <malloc>
 800131c:	4603      	mov	r3, r0
 800131e:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d105      	bne.n	8001332 <circular_buf_init+0x3e>
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <circular_buf_init+0x80>)
 8001328:	4a10      	ldr	r2, [pc, #64]	; (800136c <circular_buf_init+0x78>)
 800132a:	212b      	movs	r1, #43	; 0x2b
 800132c:	4810      	ldr	r0, [pc, #64]	; (8001370 <circular_buf_init+0x7c>)
 800132e:	f00f fdfd 	bl	8010f2c <__assert_func>

	cbuf->buffer = buffer;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 f81c 	bl	800137c <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8001344:	68f8      	ldr	r0, [r7, #12]
 8001346:	f000 f8d3 	bl	80014f0 <circular_buf_empty>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d105      	bne.n	800135c <circular_buf_init+0x68>
 8001350:	4b09      	ldr	r3, [pc, #36]	; (8001378 <circular_buf_init+0x84>)
 8001352:	4a06      	ldr	r2, [pc, #24]	; (800136c <circular_buf_init+0x78>)
 8001354:	2131      	movs	r1, #49	; 0x31
 8001356:	4806      	ldr	r0, [pc, #24]	; (8001370 <circular_buf_init+0x7c>)
 8001358:	f00f fde8 	bl	8010f2c <__assert_func>

	return cbuf;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	08012298 	.word	0x08012298
 800136c:	080123ac 	.word	0x080123ac
 8001370:	08012284 	.word	0x08012284
 8001374:	0801227c 	.word	0x0801227c
 8001378:	080122a8 	.word	0x080122a8

0800137c <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d105      	bne.n	8001396 <circular_buf_reset+0x1a>
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <circular_buf_reset+0x34>)
 800138c:	4a09      	ldr	r2, [pc, #36]	; (80013b4 <circular_buf_reset+0x38>)
 800138e:	213c      	movs	r1, #60	; 0x3c
 8001390:	4809      	ldr	r0, [pc, #36]	; (80013b8 <circular_buf_reset+0x3c>)
 8001392:	f00f fdcb 	bl	8010f2c <__assert_func>

    cbuf->head = 0;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	741a      	strb	r2, [r3, #16]
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	0801227c 	.word	0x0801227c
 80013b4:	080123c0 	.word	0x080123c0
 80013b8:	08012284 	.word	0x08012284

080013bc <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d105      	bne.n	80013d6 <circular_buf_size+0x1a>
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <circular_buf_size+0x64>)
 80013cc:	4a15      	ldr	r2, [pc, #84]	; (8001424 <circular_buf_size+0x68>)
 80013ce:	2144      	movs	r1, #68	; 0x44
 80013d0:	4815      	ldr	r0, [pc, #84]	; (8001428 <circular_buf_size+0x6c>)
 80013d2:	f00f fdab 	bl	8010f2c <__assert_func>

	size_t size = cbuf->max;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	7c1b      	ldrb	r3, [r3, #16]
 80013e0:	f083 0301 	eor.w	r3, r3, #1
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d015      	beq.n	8001416 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d306      	bcc.n	8001404 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	e008      	b.n	8001416 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68da      	ldr	r2, [r3, #12]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	441a      	add	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	0801227c 	.word	0x0801227c
 8001424:	080123d4 	.word	0x080123d4
 8001428:	08012284 	.word	0x08012284

0800142c <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d003      	beq.n	8001446 <circular_buf_put_overwrite+0x1a>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <circular_buf_put_overwrite+0x26>
 8001446:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <circular_buf_put_overwrite+0x44>)
 8001448:	4a0a      	ldr	r2, [pc, #40]	; (8001474 <circular_buf_put_overwrite+0x48>)
 800144a:	215a      	movs	r1, #90	; 0x5a
 800144c:	480a      	ldr	r0, [pc, #40]	; (8001478 <circular_buf_put_overwrite+0x4c>)
 800144e:	f00f fd6d 	bl	8010f2c <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4413      	add	r3, r2
 800145e:	887a      	ldrh	r2, [r7, #2]
 8001460:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff fee2 	bl	800122c <advance_pointer>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	080122c4 	.word	0x080122c4
 8001474:	080123e8 	.word	0x080123e8
 8001478:	08012284 	.word	0x08012284

0800147c <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d006      	beq.n	800149a <circular_buf_get+0x1e>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d003      	beq.n	800149a <circular_buf_get+0x1e>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d105      	bne.n	80014a6 <circular_buf_get+0x2a>
 800149a:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <circular_buf_get+0x68>)
 800149c:	4a12      	ldr	r2, [pc, #72]	; (80014e8 <circular_buf_get+0x6c>)
 800149e:	2170      	movs	r1, #112	; 0x70
 80014a0:	4812      	ldr	r0, [pc, #72]	; (80014ec <circular_buf_get+0x70>)
 80014a2:	f00f fd43 	bl	8010f2c <__assert_func>

    int r = -1;
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
 80014aa:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 f81f 	bl	80014f0 <circular_buf_empty>
 80014b2:	4603      	mov	r3, r0
 80014b4:	f083 0301 	eor.w	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00d      	beq.n	80014da <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	4413      	add	r3, r2
 80014ca:	881a      	ldrh	r2, [r3, #0]
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff fee9 	bl	80012a8 <retreat_pointer>

        r = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
    }

    return r;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	080122dc 	.word	0x080122dc
 80014e8:	08012404 	.word	0x08012404
 80014ec:	08012284 	.word	0x08012284

080014f0 <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d105      	bne.n	800150a <circular_buf_empty+0x1a>
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <circular_buf_empty+0x48>)
 8001500:	4a0e      	ldr	r2, [pc, #56]	; (800153c <circular_buf_empty+0x4c>)
 8001502:	217f      	movs	r1, #127	; 0x7f
 8001504:	480e      	ldr	r0, [pc, #56]	; (8001540 <circular_buf_empty+0x50>)
 8001506:	f00f fd11 	bl	8010f2c <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	7c1b      	ldrb	r3, [r3, #16]
 800150e:	f083 0301 	eor.w	r3, r3, #1
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d007      	beq.n	8001528 <circular_buf_empty+0x38>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	429a      	cmp	r2, r3
 8001522:	d101      	bne.n	8001528 <circular_buf_empty+0x38>
 8001524:	2301      	movs	r3, #1
 8001526:	e000      	b.n	800152a <circular_buf_empty+0x3a>
 8001528:	2300      	movs	r3, #0
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	b2db      	uxtb	r3, r3
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	0801227c 	.word	0x0801227c
 800153c:	08012418 	.word	0x08012418
 8001540:	08012284 	.word	0x08012284

08001544 <OLED_init>:
extern RTC_DateTypeDef sDate;

/* Variables -------------------------------------------------------------------*/

/* Functions -------------------------------------------------------------------*/
void OLED_init(void){
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	SSD1306_Init();
 8001548:	f001 fd54 	bl	8002ff4 <SSD1306_Init>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}

08001550 <OLED_clear_screen>:

void OLED_clear_screen(void){
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001554:	2000      	movs	r0, #0
 8001556:	f001 fe43 	bl	80031e0 <SSD1306_Fill>
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}

0800155e <OLED_update>:

void OLED_update(void){
 800155e:	b580      	push	{r7, lr}
 8001560:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 8001562:	f001 fe01 	bl	8003168 <SSD1306_UpdateScreen>
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <OLED_print_text>:

void OLED_shutdown(void){
	SSD1306_OFF();
}

void OLED_print_text(char command[], uint8_t x, uint8_t y){
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
 8001578:	4613      	mov	r3, r2
 800157a:	70bb      	strb	r3, [r7, #2]
	SSD1306_GotoXY(x,y);
 800157c:	78fb      	ldrb	r3, [r7, #3]
 800157e:	b29b      	uxth	r3, r3
 8001580:	78ba      	ldrb	r2, [r7, #2]
 8001582:	b292      	uxth	r2, r2
 8001584:	4611      	mov	r1, r2
 8001586:	4618      	mov	r0, r3
 8001588:	f001 fea2 	bl	80032d0 <SSD1306_GotoXY>
	SSD1306_Puts(command, &Font_7x10, SSD1306_COLOR_WHITE);
 800158c:	2201      	movs	r2, #1
 800158e:	4904      	ldr	r1, [pc, #16]	; (80015a0 <OLED_print_text+0x34>)
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f001 ff33 	bl	80033fc <SSD1306_Puts>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000000 	.word	0x20000000

080015a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015a8:	b09a      	sub	sp, #104	; 0x68
 80015aa:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015ac:	f002 fcee 	bl	8003f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015b0:	f000 fab4 	bl	8001b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015b4:	f000 ff6c 	bl	8002490 <MX_GPIO_Init>
  MX_ADC1_Init();
 80015b8:	f000 fb34 	bl	8001c24 <MX_ADC1_Init>
  MX_DAC_Init();
 80015bc:	f000 fbaa 	bl	8001d14 <MX_DAC_Init>
  MX_I2C1_Init();
 80015c0:	f000 fbd2 	bl	8001d68 <MX_I2C1_Init>
  MX_SPI1_Init();
 80015c4:	f000 fc58 	bl	8001e78 <MX_SPI1_Init>
  MX_SPI2_Init();
 80015c8:	f000 fc8c 	bl	8001ee4 <MX_SPI2_Init>
  MX_TIM1_Init();
 80015cc:	f000 fcc0 	bl	8001f50 <MX_TIM1_Init>
  MX_TIM3_Init();
 80015d0:	f000 fdaa 	bl	8002128 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80015d4:	f00e ff0a 	bl	80103ec <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 80015d8:	f000 ff30 	bl	800243c <MX_UART5_Init>
  MX_RTC_Init();
 80015dc:	f000 fbf2 	bl	8001dc4 <MX_RTC_Init>
  MX_TIM5_Init();
 80015e0:	f000 fe24 	bl	800222c <MX_TIM5_Init>
  MX_TIM11_Init();
 80015e4:	f000 ff06 	bl	80023f4 <MX_TIM11_Init>
  MX_TIM2_Init();
 80015e8:	f000 fd52 	bl	8002090 <MX_TIM2_Init>
  MX_TIM7_Init();
 80015ec:	f000 fe92 	bl	8002314 <MX_TIM7_Init>
  MX_TIM9_Init();
 80015f0:	f000 fec6 	bl	8002380 <MX_TIM9_Init>
  MX_CRYP_Init();
 80015f4:	f000 fb6a 	bl	8001ccc <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 80015f8:	48a1      	ldr	r0, [pc, #644]	; (8001880 <main+0x2dc>)
 80015fa:	f00a fb4c 	bl	800bc96 <HAL_TIM_Base_Start>


  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80015fe:	2100      	movs	r1, #0
 8001600:	48a0      	ldr	r0, [pc, #640]	; (8001884 <main+0x2e0>)
 8001602:	f00a fcb9 	bl	800bf78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001606:	2108      	movs	r1, #8
 8001608:	489f      	ldr	r0, [pc, #636]	; (8001888 <main+0x2e4>)
 800160a:	f00a fcb5 	bl	800bf78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800160e:	210c      	movs	r1, #12
 8001610:	489d      	ldr	r0, [pc, #628]	; (8001888 <main+0x2e4>)
 8001612:	f00a fcb1 	bl	800bf78 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 8001616:	2223      	movs	r2, #35	; 0x23
 8001618:	2100      	movs	r1, #0
 800161a:	2000      	movs	r0, #0
 800161c:	f001 faf0 	bl	8002c00 <LED_RGB_status>

  startup();
 8001620:	f001 fa1c 	bl	8002a5c <startup>
  potmeterInit(settings_volume);
 8001624:	4b99      	ldr	r3, [pc, #612]	; (800188c <main+0x2e8>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f001 fac9 	bl	8002bc0 <potmeterInit>

  // OLED interrupt TIM9 (1s)
  HAL_TIM_Base_Start_IT(&htim9);
 800162e:	4898      	ldr	r0, [pc, #608]	; (8001890 <main+0x2ec>)
 8001630:	f00a fb55 	bl	800bcde <HAL_TIM_Base_Start_IT>

  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  ptrdev = &dev1;
 8001634:	4b97      	ldr	r3, [pc, #604]	; (8001894 <main+0x2f0>)
 8001636:	4a98      	ldr	r2, [pc, #608]	; (8001898 <main+0x2f4>)
 8001638:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  if (settings_mode == 'T') {
 800163a:	4b98      	ldr	r3, [pc, #608]	; (800189c <main+0x2f8>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2b54      	cmp	r3, #84	; 0x54
 8001640:	d10e      	bne.n	8001660 <main+0xbc>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8001642:	4b97      	ldr	r3, [pc, #604]	; (80018a0 <main+0x2fc>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff feb8 	bl	80013bc <circular_buf_size>
 800164c:	4603      	mov	r3, r0
 800164e:	b29a      	uxth	r2, r3
 8001650:	4b94      	ldr	r3, [pc, #592]	; (80018a4 <main+0x300>)
 8001652:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 8001654:	4b93      	ldr	r3, [pc, #588]	; (80018a4 <main+0x300>)
 8001656:	881b      	ldrh	r3, [r3, #0]
 8001658:	2b30      	cmp	r3, #48	; 0x30
 800165a:	d901      	bls.n	8001660 <main+0xbc>
			  transmitAudioPacket();
 800165c:	f001 fb2e 	bl	8002cbc <transmitAudioPacket>
		  }
	  }

	  if (INT_PACKET_RECEIVED){
 8001660:	4b91      	ldr	r3, [pc, #580]	; (80018a8 <main+0x304>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	f000 8240 	beq.w	8001aea <main+0x546>
		  INT_PACKET_RECEIVED = 0;
 800166a:	4b8f      	ldr	r3, [pc, #572]	; (80018a8 <main+0x304>)
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 8001670:	4b8a      	ldr	r3, [pc, #552]	; (800189c <main+0x2f8>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b52      	cmp	r3, #82	; 0x52
 8001676:	f040 80d6 	bne.w	8001826 <main+0x282>
			  readPacket();
 800167a:	f001 fba9 	bl	8002dd0 <readPacket>
			  writeKeyPacket();
 800167e:	f001 fc3d 	bl	8002efc <writeKeyPacket>
			  //while(INT_PACKET_SENT==0);
			  //while(ADF_RC_READY()==0);
			  //ADF_set_Rx_mode();

			  if(Rx_packet_type == packet_type_audio_encrypted){
 8001682:	4b8a      	ldr	r3, [pc, #552]	; (80018ac <main+0x308>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	22ff      	movs	r2, #255	; 0xff
 8001688:	4293      	cmp	r3, r2
 800168a:	d11f      	bne.n	80016cc <main+0x128>
				  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 800168c:	2332      	movs	r3, #50	; 0x32
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	4b87      	ldr	r3, [pc, #540]	; (80018b0 <main+0x30c>)
 8001692:	2230      	movs	r2, #48	; 0x30
 8001694:	4987      	ldr	r1, [pc, #540]	; (80018b4 <main+0x310>)
 8001696:	4888      	ldr	r0, [pc, #544]	; (80018b8 <main+0x314>)
 8001698:	f003 fc64 	bl	8004f64 <HAL_CRYP_Decrypt>
				  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800169c:	2300      	movs	r3, #0
 800169e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80016a2:	e00e      	b.n	80016c2 <main+0x11e>
					  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 80016a4:	4b7e      	ldr	r3, [pc, #504]	; (80018a0 <main+0x2fc>)
 80016a6:	6818      	ldr	r0, [r3, #0]
 80016a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80016ac:	4a80      	ldr	r2, [pc, #512]	; (80018b0 <main+0x30c>)
 80016ae:	5cd3      	ldrb	r3, [r2, r3]
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	4619      	mov	r1, r3
 80016b4:	f7ff feba 	bl	800142c <circular_buf_put_overwrite>
				  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80016b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80016bc:	3301      	adds	r3, #1
 80016be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80016c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80016c6:	2b2f      	cmp	r3, #47	; 0x2f
 80016c8:	d9ec      	bls.n	80016a4 <main+0x100>
 80016ca:	e01b      	b.n	8001704 <main+0x160>
				  }
			  }
			  else if(Rx_packet_type == packet_type_audio){
 80016cc:	4b77      	ldr	r3, [pc, #476]	; (80018ac <main+0x308>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	22fe      	movs	r2, #254	; 0xfe
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d116      	bne.n	8001704 <main+0x160>
				  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80016d6:	2300      	movs	r3, #0
 80016d8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80016dc:	e00e      	b.n	80016fc <main+0x158>
					  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 80016de:	4b70      	ldr	r3, [pc, #448]	; (80018a0 <main+0x2fc>)
 80016e0:	6818      	ldr	r0, [r3, #0]
 80016e2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80016e6:	4a73      	ldr	r2, [pc, #460]	; (80018b4 <main+0x310>)
 80016e8:	5cd3      	ldrb	r3, [r2, r3]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	4619      	mov	r1, r3
 80016ee:	f7ff fe9d 	bl	800142c <circular_buf_put_overwrite>
				  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80016f2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80016f6:	3301      	adds	r3, #1
 80016f8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80016fc:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001700:	2b2f      	cmp	r3, #47	; 0x2f
 8001702:	d9ec      	bls.n	80016de <main+0x13a>
				  }
			  }

			  if (!(ptrdev->RSSI_counter)){
 8001704:	4b63      	ldr	r3, [pc, #396]	; (8001894 <main+0x2f0>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d120      	bne.n	8001750 <main+0x1ac>
				  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 800170e:	4b6b      	ldr	r3, [pc, #428]	; (80018bc <main+0x318>)
 8001710:	781a      	ldrb	r2, [r3, #0]
 8001712:	4b60      	ldr	r3, [pc, #384]	; (8001894 <main+0x2f0>)
 8001714:	681d      	ldr	r5, [r3, #0]
 8001716:	4610      	mov	r0, r2
 8001718:	f7fe fef4 	bl	8000504 <__aeabi_ui2d>
 800171c:	4603      	mov	r3, r0
 800171e:	460c      	mov	r4, r1
 8001720:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001724:	4b5b      	ldr	r3, [pc, #364]	; (8001894 <main+0x2f0>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	ed93 7b04 	vldr	d7, [r3, #16]
 800172c:	eeb0 0a47 	vmov.f32	s0, s14
 8001730:	eef0 0a67 	vmov.f32	s1, s15
 8001734:	f010 fd48 	bl	80121c8 <round>
 8001738:	ec52 1b10 	vmov	r1, r2, d0
 800173c:	4b55      	ldr	r3, [pc, #340]	; (8001894 <main+0x2f0>)
 800173e:	681c      	ldr	r4, [r3, #0]
 8001740:	4608      	mov	r0, r1
 8001742:	4611      	mov	r1, r2
 8001744:	f7ff f96a 	bl	8000a1c <__aeabi_d2uiz>
 8001748:	4603      	mov	r3, r0
 800174a:	b29b      	uxth	r3, r3
 800174c:	8123      	strh	r3, [r4, #8]
 800174e:	e04a      	b.n	80017e6 <main+0x242>
			  }
			  else{
				  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001750:	4b5a      	ldr	r3, [pc, #360]	; (80018bc <main+0x318>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe fee5 	bl	8000524 <__aeabi_i2d>
 800175a:	4b59      	ldr	r3, [pc, #356]	; (80018c0 <main+0x31c>)
 800175c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001760:	461a      	mov	r2, r3
 8001762:	4623      	mov	r3, r4
 8001764:	f7fe ff48 	bl	80005f8 <__aeabi_dmul>
 8001768:	4603      	mov	r3, r0
 800176a:	460c      	mov	r4, r1
 800176c:	4698      	mov	r8, r3
 800176e:	46a1      	mov	r9, r4
 8001770:	4b53      	ldr	r3, [pc, #332]	; (80018c0 <main+0x31c>)
 8001772:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001776:	461a      	mov	r2, r3
 8001778:	4623      	mov	r3, r4
 800177a:	f04f 0000 	mov.w	r0, #0
 800177e:	4951      	ldr	r1, [pc, #324]	; (80018c4 <main+0x320>)
 8001780:	f7fe fd82 	bl	8000288 <__aeabi_dsub>
 8001784:	4603      	mov	r3, r0
 8001786:	460c      	mov	r4, r1
 8001788:	4618      	mov	r0, r3
 800178a:	4621      	mov	r1, r4
 800178c:	4b41      	ldr	r3, [pc, #260]	; (8001894 <main+0x2f0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001794:	461a      	mov	r2, r3
 8001796:	4623      	mov	r3, r4
 8001798:	f7fe ff2e 	bl	80005f8 <__aeabi_dmul>
 800179c:	4603      	mov	r3, r0
 800179e:	460c      	mov	r4, r1
 80017a0:	4619      	mov	r1, r3
 80017a2:	4622      	mov	r2, r4
 80017a4:	4b3b      	ldr	r3, [pc, #236]	; (8001894 <main+0x2f0>)
 80017a6:	681d      	ldr	r5, [r3, #0]
 80017a8:	4613      	mov	r3, r2
 80017aa:	460a      	mov	r2, r1
 80017ac:	4640      	mov	r0, r8
 80017ae:	4649      	mov	r1, r9
 80017b0:	f7fe fd6c 	bl	800028c <__adddf3>
 80017b4:	4603      	mov	r3, r0
 80017b6:	460c      	mov	r4, r1
 80017b8:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 80017bc:	4b35      	ldr	r3, [pc, #212]	; (8001894 <main+0x2f0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	ed93 7b04 	vldr	d7, [r3, #16]
 80017c4:	eeb0 0a47 	vmov.f32	s0, s14
 80017c8:	eef0 0a67 	vmov.f32	s1, s15
 80017cc:	f010 fcfc 	bl	80121c8 <round>
 80017d0:	ec52 1b10 	vmov	r1, r2, d0
 80017d4:	4b2f      	ldr	r3, [pc, #188]	; (8001894 <main+0x2f0>)
 80017d6:	681c      	ldr	r4, [r3, #0]
 80017d8:	4608      	mov	r0, r1
 80017da:	4611      	mov	r1, r2
 80017dc:	f7ff f91e 	bl	8000a1c <__aeabi_d2uiz>
 80017e0:	4603      	mov	r3, r0
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	8123      	strh	r3, [r4, #8]
			  }

			  (ptrdev->RSSI_counter)++;
 80017e6:	4b2b      	ldr	r3, [pc, #172]	; (8001894 <main+0x2f0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	3201      	adds	r2, #1
 80017ee:	605a      	str	r2, [r3, #4]

			  sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
 80017f0:	4b32      	ldr	r3, [pc, #200]	; (80018bc <main+0x318>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	b25b      	sxtb	r3, r3
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b26      	ldr	r3, [pc, #152]	; (8001894 <main+0x2f0>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	891b      	ldrh	r3, [r3, #8]
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8001804:	4930      	ldr	r1, [pc, #192]	; (80018c8 <main+0x324>)
 8001806:	f00f ff83 	bl	8011710 <siprintf>
			  CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
 800180a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fcde 	bl	80001d0 <strlen>
 8001814:	4603      	mov	r3, r0
 8001816:	b29a      	uxth	r2, r3
 8001818:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f00e ff34 	bl	801068c <CDC_Transmit_FS>
 8001824:	e161      	b.n	8001aea <main+0x546>
			  //sprintf(RSSI_buf_16, "%d\r\n\n", (int16_t) RSSI_Mean);
			  //CDC_Transmit_FS((uint16_t *)RSSI_buf_16, strlen(RSSI_buf_16));

		  }

		  else if (settings_mode == 'T'){
 8001826:	4b1d      	ldr	r3, [pc, #116]	; (800189c <main+0x2f8>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b54      	cmp	r3, #84	; 0x54
 800182c:	f040 815d 	bne.w	8001aea <main+0x546>
			  readPacket();
 8001830:	f001 face 	bl	8002dd0 <readPacket>
			  if (!(ptrdev->RSSI_counter)){
 8001834:	4b17      	ldr	r3, [pc, #92]	; (8001894 <main+0x2f0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d146      	bne.n	80018cc <main+0x328>
				  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 800183e:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <main+0x318>)
 8001840:	781a      	ldrb	r2, [r3, #0]
 8001842:	4b14      	ldr	r3, [pc, #80]	; (8001894 <main+0x2f0>)
 8001844:	681d      	ldr	r5, [r3, #0]
 8001846:	4610      	mov	r0, r2
 8001848:	f7fe fe5c 	bl	8000504 <__aeabi_ui2d>
 800184c:	4603      	mov	r3, r0
 800184e:	460c      	mov	r4, r1
 8001850:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001854:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <main+0x2f0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	ed93 7b04 	vldr	d7, [r3, #16]
 800185c:	eeb0 0a47 	vmov.f32	s0, s14
 8001860:	eef0 0a67 	vmov.f32	s1, s15
 8001864:	f010 fcb0 	bl	80121c8 <round>
 8001868:	ec52 1b10 	vmov	r1, r2, d0
 800186c:	4b09      	ldr	r3, [pc, #36]	; (8001894 <main+0x2f0>)
 800186e:	681c      	ldr	r4, [r3, #0]
 8001870:	4608      	mov	r0, r1
 8001872:	4611      	mov	r1, r2
 8001874:	f7ff f8d2 	bl	8000a1c <__aeabi_d2uiz>
 8001878:	4603      	mov	r3, r0
 800187a:	b29b      	uxth	r3, r3
 800187c:	8123      	strh	r3, [r4, #8]
 800187e:	e070      	b.n	8001962 <main+0x3be>
 8001880:	20000a64 	.word	0x20000a64
 8001884:	2000090c 	.word	0x2000090c
 8001888:	20000798 	.word	0x20000798
 800188c:	20000042 	.word	0x20000042
 8001890:	2000094c 	.word	0x2000094c
 8001894:	20000754 	.word	0x20000754
 8001898:	20000008 	.word	0x20000008
 800189c:	20000040 	.word	0x20000040
 80018a0:	20000750 	.word	0x20000750
 80018a4:	20000280 	.word	0x20000280
 80018a8:	20000269 	.word	0x20000269
 80018ac:	200008b9 	.word	0x200008b9
 80018b0:	20000994 	.word	0x20000994
 80018b4:	200008dc 	.word	0x200008dc
 80018b8:	20000aa4 	.word	0x20000aa4
 80018bc:	20000a5f 	.word	0x20000a5f
 80018c0:	20000060 	.word	0x20000060
 80018c4:	3ff00000 	.word	0x3ff00000
 80018c8:	080122fc 	.word	0x080122fc
			  }
			  else{
				  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 80018cc:	4b8b      	ldr	r3, [pc, #556]	; (8001afc <main+0x558>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7fe fe27 	bl	8000524 <__aeabi_i2d>
 80018d6:	4b8a      	ldr	r3, [pc, #552]	; (8001b00 <main+0x55c>)
 80018d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018dc:	461a      	mov	r2, r3
 80018de:	4623      	mov	r3, r4
 80018e0:	f7fe fe8a 	bl	80005f8 <__aeabi_dmul>
 80018e4:	4603      	mov	r3, r0
 80018e6:	460c      	mov	r4, r1
 80018e8:	4698      	mov	r8, r3
 80018ea:	46a1      	mov	r9, r4
 80018ec:	4b84      	ldr	r3, [pc, #528]	; (8001b00 <main+0x55c>)
 80018ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4623      	mov	r3, r4
 80018f6:	f04f 0000 	mov.w	r0, #0
 80018fa:	4982      	ldr	r1, [pc, #520]	; (8001b04 <main+0x560>)
 80018fc:	f7fe fcc4 	bl	8000288 <__aeabi_dsub>
 8001900:	4603      	mov	r3, r0
 8001902:	460c      	mov	r4, r1
 8001904:	4618      	mov	r0, r3
 8001906:	4621      	mov	r1, r4
 8001908:	4b7f      	ldr	r3, [pc, #508]	; (8001b08 <main+0x564>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001910:	461a      	mov	r2, r3
 8001912:	4623      	mov	r3, r4
 8001914:	f7fe fe70 	bl	80005f8 <__aeabi_dmul>
 8001918:	4603      	mov	r3, r0
 800191a:	460c      	mov	r4, r1
 800191c:	4619      	mov	r1, r3
 800191e:	4622      	mov	r2, r4
 8001920:	4b79      	ldr	r3, [pc, #484]	; (8001b08 <main+0x564>)
 8001922:	681d      	ldr	r5, [r3, #0]
 8001924:	4613      	mov	r3, r2
 8001926:	460a      	mov	r2, r1
 8001928:	4640      	mov	r0, r8
 800192a:	4649      	mov	r1, r9
 800192c:	f7fe fcae 	bl	800028c <__adddf3>
 8001930:	4603      	mov	r3, r0
 8001932:	460c      	mov	r4, r1
 8001934:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001938:	4b73      	ldr	r3, [pc, #460]	; (8001b08 <main+0x564>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	ed93 7b04 	vldr	d7, [r3, #16]
 8001940:	eeb0 0a47 	vmov.f32	s0, s14
 8001944:	eef0 0a67 	vmov.f32	s1, s15
 8001948:	f010 fc3e 	bl	80121c8 <round>
 800194c:	ec52 1b10 	vmov	r1, r2, d0
 8001950:	4b6d      	ldr	r3, [pc, #436]	; (8001b08 <main+0x564>)
 8001952:	681c      	ldr	r4, [r3, #0]
 8001954:	4608      	mov	r0, r1
 8001956:	4611      	mov	r1, r2
 8001958:	f7ff f860 	bl	8000a1c <__aeabi_d2uiz>
 800195c:	4603      	mov	r3, r0
 800195e:	b29b      	uxth	r3, r3
 8001960:	8123      	strh	r3, [r4, #8]
			  }
			  (ptrdev->RSSI_counter)++;
 8001962:	4b69      	ldr	r3, [pc, #420]	; (8001b08 <main+0x564>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	685a      	ldr	r2, [r3, #4]
 8001968:	3201      	adds	r2, #1
 800196a:	605a      	str	r2, [r3, #4]


			  // Key generation algorithm TX
			  if(ptrdev->keywords_128bit == 4){
 800196c:	4b66      	ldr	r3, [pc, #408]	; (8001b08 <main+0x564>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001974:	2b04      	cmp	r3, #4
 8001976:	d106      	bne.n	8001986 <main+0x3e2>
				  (ptrdev->key_counter)++;
 8001978:	4b63      	ldr	r3, [pc, #396]	; (8001b08 <main+0x564>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 800197e:	3201      	adds	r2, #1
 8001980:	b292      	uxth	r2, r2
 8001982:	869a      	strh	r2, [r3, #52]	; 0x34
 8001984:	e0b1      	b.n	8001aea <main+0x546>
			  }

			  else if (ptrdev->keybytes_32bit == 4){
 8001986:	4b60      	ldr	r3, [pc, #384]	; (8001b08 <main+0x564>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	7e9b      	ldrb	r3, [r3, #26]
 800198c:	2b04      	cmp	r3, #4
 800198e:	d112      	bne.n	80019b6 <main+0x412>
				  // Update 128-bit key with new 32-bit key ==> niet hierin doen, maar enkel eens CRC response ok

				  //CRC_send();

				  (ptrdev->key_counter_32bit)++;
 8001990:	4b5d      	ldr	r3, [pc, #372]	; (8001b08 <main+0x564>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	8c1a      	ldrh	r2, [r3, #32]
 8001996:	3201      	adds	r2, #1
 8001998:	b292      	uxth	r2, r2
 800199a:	841a      	strh	r2, [r3, #32]
				  (ptrdev->keywords_128bit)++;
 800199c:	4b5a      	ldr	r3, [pc, #360]	; (8001b08 <main+0x564>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80019a4:	3201      	adds	r2, #1
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				  (ptrdev->keybytes_32bit) = 0;
 80019ac:	4b56      	ldr	r3, [pc, #344]	; (8001b08 <main+0x564>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2200      	movs	r2, #0
 80019b2:	769a      	strb	r2, [r3, #26]
 80019b4:	e099      	b.n	8001aea <main+0x546>


			  	}

			  else if (ptrdev->keybits_8bit == 8){	// Hamming check every 8 bits
 80019b6:	4b54      	ldr	r3, [pc, #336]	; (8001b08 <main+0x564>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	7e1b      	ldrb	r3, [r3, #24]
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d12d      	bne.n	8001a1c <main+0x478>
				  //Hamming_send(Key_New);

				  // Shift 8-bit key in 32-bit key
				  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 80019c0:	4b51      	ldr	r3, [pc, #324]	; (8001b08 <main+0x564>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	021a      	lsls	r2, r3, #8
 80019c8:	4b4f      	ldr	r3, [pc, #316]	; (8001b08 <main+0x564>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	7e5b      	ldrb	r3, [r3, #25]
 80019ce:	4619      	mov	r1, r3
 80019d0:	4b4d      	ldr	r3, [pc, #308]	; (8001b08 <main+0x564>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	430a      	orrs	r2, r1
 80019d6:	61da      	str	r2, [r3, #28]

				  ptrdev->key_8bit = 0;
 80019d8:	4b4b      	ldr	r3, [pc, #300]	; (8001b08 <main+0x564>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2200      	movs	r2, #0
 80019de:	765a      	strb	r2, [r3, #25]
				  ptrdev->keybits_8bit = 0;
 80019e0:	4b49      	ldr	r3, [pc, #292]	; (8001b08 <main+0x564>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2200      	movs	r2, #0
 80019e6:	761a      	strb	r2, [r3, #24]
				  (ptrdev->keybytes_32bit)++;
 80019e8:	4b47      	ldr	r3, [pc, #284]	; (8001b08 <main+0x564>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	7e9a      	ldrb	r2, [r3, #26]
 80019ee:	3201      	adds	r2, #1
 80019f0:	b2d2      	uxtb	r2, r2
 80019f2:	769a      	strb	r2, [r3, #26]

				  uint8_t TxBuf[32];
				  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 80019f4:	4b44      	ldr	r3, [pc, #272]	; (8001b08 <main+0x564>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	69da      	ldr	r2, [r3, #28]
 80019fa:	1d3b      	adds	r3, r7, #4
 80019fc:	4943      	ldr	r1, [pc, #268]	; (8001b0c <main+0x568>)
 80019fe:	4618      	mov	r0, r3
 8001a00:	f00f fe86 	bl	8011710 <siprintf>
				  //sprintf(TxBuf, "%lu", (unsigned long) (ptrdev->key_32bit));
				  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fbe2 	bl	80001d0 <strlen>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	4611      	mov	r1, r2
 8001a14:	4618      	mov	r0, r3
 8001a16:	f00e fe39 	bl	801068c <CDC_Transmit_FS>
 8001a1a:	e066      	b.n	8001aea <main+0x546>
			  }
			  else{
				  // Wait for 100 RSSI values
				  if(ptrdev->RSSI_counter > 100){
 8001a1c:	4b3a      	ldr	r3, [pc, #232]	; (8001b08 <main+0x564>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b64      	cmp	r3, #100	; 0x64
 8001a24:	d961      	bls.n	8001aea <main+0x546>
					  // Delay for new keybit is passed
					  if (ptrdev->key_chosen_wait_timer == 0){
 8001a26:	4b38      	ldr	r3, [pc, #224]	; (8001b08 <main+0x564>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d153      	bne.n	8001ada <main+0x536>
						  // RSS below threshold -> keybit = 0
						  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8001a32:	4b32      	ldr	r3, [pc, #200]	; (8001afc <main+0x558>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	461a      	mov	r2, r3
 8001a38:	4b33      	ldr	r3, [pc, #204]	; (8001b08 <main+0x564>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	891b      	ldrh	r3, [r3, #8]
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4b33      	ldr	r3, [pc, #204]	; (8001b10 <main+0x56c>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	1acb      	subs	r3, r1, r3
 8001a46:	429a      	cmp	r2, r3
 8001a48:	da1b      	bge.n	8001a82 <main+0x4de>
							  if ((ptrdev->keybits_8bit) < 8){
 8001a4a:	4b2f      	ldr	r3, [pc, #188]	; (8001b08 <main+0x564>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	7e1b      	ldrb	r3, [r3, #24]
 8001a50:	2b07      	cmp	r3, #7
 8001a52:	d84a      	bhi.n	8001aea <main+0x546>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 8001a54:	4b2c      	ldr	r3, [pc, #176]	; (8001b08 <main+0x564>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	7e5a      	ldrb	r2, [r3, #25]
 8001a5a:	4b2b      	ldr	r3, [pc, #172]	; (8001b08 <main+0x564>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	0052      	lsls	r2, r2, #1
 8001a60:	b2d2      	uxtb	r2, r2
 8001a62:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 8001a64:	4b28      	ldr	r3, [pc, #160]	; (8001b08 <main+0x564>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	7e1a      	ldrb	r2, [r3, #24]
 8001a6a:	3201      	adds	r2, #1
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	761a      	strb	r2, [r3, #24]
								  encryption_byte = 1;
 8001a70:	4b28      	ldr	r3, [pc, #160]	; (8001b14 <main+0x570>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]


								  ptrdev->key_chosen_wait_timer = 8;
 8001a76:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <main+0x564>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001a80:	e033      	b.n	8001aea <main+0x546>
							  }
						  }
						  // RSS above threshold -> keybit = 0
						  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <main+0x558>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	461a      	mov	r2, r3
 8001a88:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <main+0x564>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	891b      	ldrh	r3, [r3, #8]
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4b1f      	ldr	r3, [pc, #124]	; (8001b10 <main+0x56c>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	440b      	add	r3, r1
 8001a96:	429a      	cmp	r2, r3
 8001a98:	dd27      	ble.n	8001aea <main+0x546>
							  if ((ptrdev->keybits_8bit) < 8){
 8001a9a:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <main+0x564>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	7e1b      	ldrb	r3, [r3, #24]
 8001aa0:	2b07      	cmp	r3, #7
 8001aa2:	d822      	bhi.n	8001aea <main+0x546>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8001aa4:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <main+0x564>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	7e5b      	ldrb	r3, [r3, #25]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	b25b      	sxtb	r3, r3
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	b25a      	sxtb	r2, r3
 8001ab4:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <main+0x564>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	b2d2      	uxtb	r2, r2
 8001aba:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <main+0x564>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	7e1a      	ldrb	r2, [r3, #24]
 8001ac2:	3201      	adds	r2, #1
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	761a      	strb	r2, [r3, #24]
								  encryption_byte = 1;
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <main+0x570>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	701a      	strb	r2, [r3, #0]

								  ptrdev->key_chosen_wait_timer = 8;
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <main+0x564>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2208      	movs	r2, #8
 8001ad4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001ad8:	e007      	b.n	8001aea <main+0x546>
							  	}
						  }
					  }
					  else{
						  (ptrdev->key_chosen_wait_timer)--;
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <main+0x564>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001ae2:	3a01      	subs	r2, #1
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
			  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
		  }
	  }

	  if (INT_PACKET_SENT){
 8001aea:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <main+0x574>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f43f ada3 	beq.w	800163a <main+0x96>
		  INT_PACKET_SENT = 0;
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <main+0x574>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	701a      	strb	r2, [r3, #0]
	  if (settings_mode == 'T') {
 8001afa:	e59e      	b.n	800163a <main+0x96>
 8001afc:	20000a5f 	.word	0x20000a5f
 8001b00:	20000060 	.word	0x20000060
 8001b04:	3ff00000 	.word	0x3ff00000
 8001b08:	20000754 	.word	0x20000754
 8001b0c:	08012304 	.word	0x08012304
 8001b10:	20000043 	.word	0x20000043
 8001b14:	20000268 	.word	0x20000268
 8001b18:	2000026a 	.word	0x2000026a

08001b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b098      	sub	sp, #96	; 0x60
 8001b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b26:	2230      	movs	r2, #48	; 0x30
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f00f fa68 	bl	8011000 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b30:	f107 031c 	add.w	r3, r7, #28
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b40:	f107 030c 	add.w	r3, r7, #12
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	4b32      	ldr	r3, [pc, #200]	; (8001c1c <SystemClock_Config+0x100>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	4a31      	ldr	r2, [pc, #196]	; (8001c1c <SystemClock_Config+0x100>)
 8001b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5e:	4b2f      	ldr	r3, [pc, #188]	; (8001c1c <SystemClock_Config+0x100>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	4b2c      	ldr	r3, [pc, #176]	; (8001c20 <SystemClock_Config+0x104>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a2b      	ldr	r2, [pc, #172]	; (8001c20 <SystemClock_Config+0x104>)
 8001b74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b29      	ldr	r3, [pc, #164]	; (8001c20 <SystemClock_Config+0x104>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001b86:	2305      	movs	r3, #5
 8001b88:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b8e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b90:	2301      	movs	r3, #1
 8001b92:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b94:	2302      	movs	r3, #2
 8001b96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b98:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001b9e:	2319      	movs	r3, #25
 8001ba0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ba2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001ba6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001bac:	2307      	movs	r3, #7
 8001bae:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bb0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f007 fdf5 	bl	80097a4 <HAL_RCC_OscConfig>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001bc0:	f001 fa14 	bl	8002fec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bc4:	230f      	movs	r3, #15
 8001bc6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bd0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001bd4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001bd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bda:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	2105      	movs	r1, #5
 8001be2:	4618      	mov	r0, r3
 8001be4:	f008 f84e 	bl	8009c84 <HAL_RCC_ClockConfig>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001bee:	f001 f9fd 	bl	8002fec <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001bf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bfa:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bfc:	f107 030c 	add.w	r3, r7, #12
 8001c00:	4618      	mov	r0, r3
 8001c02:	f008 fa33 	bl	800a06c <HAL_RCCEx_PeriphCLKConfig>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001c0c:	f001 f9ee 	bl	8002fec <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001c10:	f008 f91e 	bl	8009e50 <HAL_RCC_EnableCSS>
}
 8001c14:	bf00      	nop
 8001c16:	3760      	adds	r7, #96	; 0x60
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40007000 	.word	0x40007000

08001c24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c36:	4b23      	ldr	r3, [pc, #140]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c38:	4a23      	ldr	r2, [pc, #140]	; (8001cc8 <MX_ADC1_Init+0xa4>)
 8001c3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c3c:	4b21      	ldr	r3, [pc, #132]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c3e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c42:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001c44:	4b1f      	ldr	r3, [pc, #124]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c4c:	4b1d      	ldr	r3, [pc, #116]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c52:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c58:	4b1a      	ldr	r3, [pc, #104]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c60:	4b18      	ldr	r3, [pc, #96]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8001c68:	4b16      	ldr	r3, [pc, #88]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c6a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001c6e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c70:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c76:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c78:	2201      	movs	r2, #1
 8001c7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c8a:	480e      	ldr	r0, [pc, #56]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001c8c:	f002 fa12 	bl	80040b4 <HAL_ADC_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8001c96:	f001 f9a9 	bl	8002fec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4806      	ldr	r0, [pc, #24]	; (8001cc4 <MX_ADC1_Init+0xa0>)
 8001cac:	f002 fcb6 	bl	800461c <HAL_ADC_ConfigChannel>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001cb6:	f001 f999 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cba:	bf00      	nop
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000818 	.word	0x20000818
 8001cc8:	40012000 	.word	0x40012000

08001ccc <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8001cd0:	4b0d      	ldr	r3, [pc, #52]	; (8001d08 <MX_CRYP_Init+0x3c>)
 8001cd2:	4a0e      	ldr	r2, [pc, #56]	; (8001d0c <MX_CRYP_Init+0x40>)
 8001cd4:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8001cd6:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <MX_CRYP_Init+0x3c>)
 8001cd8:	2280      	movs	r2, #128	; 0x80
 8001cda:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8001cdc:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <MX_CRYP_Init+0x3c>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8001ce2:	4b09      	ldr	r3, [pc, #36]	; (8001d08 <MX_CRYP_Init+0x3c>)
 8001ce4:	4a0a      	ldr	r2, [pc, #40]	; (8001d10 <MX_CRYP_Init+0x44>)
 8001ce6:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8001ce8:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <MX_CRYP_Init+0x3c>)
 8001cea:	2220      	movs	r2, #32
 8001cec:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8001cee:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <MX_CRYP_Init+0x3c>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8001cf4:	4804      	ldr	r0, [pc, #16]	; (8001d08 <MX_CRYP_Init+0x3c>)
 8001cf6:	f002 ffca 	bl	8004c8e <HAL_CRYP_Init>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8001d00:	f001 f974 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000aa4 	.word	0x20000aa4
 8001d0c:	50060000 	.word	0x50060000
 8001d10:	08012b98 	.word	0x08012b98

08001d14 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d1a:	463b      	mov	r3, r7
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001d22:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <MX_DAC_Init+0x4c>)
 8001d24:	4a0f      	ldr	r2, [pc, #60]	; (8001d64 <MX_DAC_Init+0x50>)
 8001d26:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001d28:	480d      	ldr	r0, [pc, #52]	; (8001d60 <MX_DAC_Init+0x4c>)
 8001d2a:	f003 fdf9 	bl	8005920 <HAL_DAC_Init>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001d34:	f001 f95a 	bl	8002fec <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d40:	463b      	mov	r3, r7
 8001d42:	2200      	movs	r2, #0
 8001d44:	4619      	mov	r1, r3
 8001d46:	4806      	ldr	r0, [pc, #24]	; (8001d60 <MX_DAC_Init+0x4c>)
 8001d48:	f003 fee1 	bl	8005b0e <HAL_DAC_ConfigChannel>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001d52:	f001 f94b 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200008a4 	.word	0x200008a4
 8001d64:	40007400 	.word	0x40007400

08001d68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d6c:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d6e:	4a13      	ldr	r2, [pc, #76]	; (8001dbc <MX_I2C1_Init+0x54>)
 8001d70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001d72:	4b11      	ldr	r3, [pc, #68]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d74:	4a12      	ldr	r2, [pc, #72]	; (8001dc0 <MX_I2C1_Init+0x58>)
 8001d76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d78:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d84:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d8c:	4b0a      	ldr	r3, [pc, #40]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d92:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d98:	4b07      	ldr	r3, [pc, #28]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d9e:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001da4:	4804      	ldr	r0, [pc, #16]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001da6:	f004 f943 	bl	8006030 <HAL_I2C_Init>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001db0:	f001 f91c 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	200006f8 	.word	0x200006f8
 8001dbc:	40005400 	.word	0x40005400
 8001dc0:	00061a80 	.word	0x00061a80

08001dc4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001dd8:	2300      	movs	r3, #0
 8001dda:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001ddc:	4b24      	ldr	r3, [pc, #144]	; (8001e70 <MX_RTC_Init+0xac>)
 8001dde:	4a25      	ldr	r2, [pc, #148]	; (8001e74 <MX_RTC_Init+0xb0>)
 8001de0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001de2:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <MX_RTC_Init+0xac>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001de8:	4b21      	ldr	r3, [pc, #132]	; (8001e70 <MX_RTC_Init+0xac>)
 8001dea:	227f      	movs	r2, #127	; 0x7f
 8001dec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <MX_RTC_Init+0xac>)
 8001df0:	22ff      	movs	r2, #255	; 0xff
 8001df2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001df4:	4b1e      	ldr	r3, [pc, #120]	; (8001e70 <MX_RTC_Init+0xac>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001dfa:	4b1d      	ldr	r3, [pc, #116]	; (8001e70 <MX_RTC_Init+0xac>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e00:	4b1b      	ldr	r3, [pc, #108]	; (8001e70 <MX_RTC_Init+0xac>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e06:	481a      	ldr	r0, [pc, #104]	; (8001e70 <MX_RTC_Init+0xac>)
 8001e08:	f008 fa12 	bl	800a230 <HAL_RTC_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001e12:	f001 f8eb 	bl	8002fec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8001e16:	230c      	movs	r3, #12
 8001e18:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8001e1a:	233b      	movs	r3, #59	; 0x3b
 8001e1c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	4619      	mov	r1, r3
 8001e30:	480f      	ldr	r0, [pc, #60]	; (8001e70 <MX_RTC_Init+0xac>)
 8001e32:	f008 fa8e 	bl	800a352 <HAL_RTC_SetTime>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001e3c:	f001 f8d6 	bl	8002fec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001e40:	2301      	movs	r3, #1
 8001e42:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8001e44:	2305      	movs	r3, #5
 8001e46:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8001e48:	231f      	movs	r3, #31
 8001e4a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001e50:	463b      	mov	r3, r7
 8001e52:	2200      	movs	r2, #0
 8001e54:	4619      	mov	r1, r3
 8001e56:	4806      	ldr	r0, [pc, #24]	; (8001e70 <MX_RTC_Init+0xac>)
 8001e58:	f008 fb38 	bl	800a4cc <HAL_RTC_SetDate>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001e62:	f001 f8c3 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001e66:	bf00      	nop
 8001e68:	3718      	adds	r7, #24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200008bc 	.word	0x200008bc
 8001e74:	40002800 	.word	0x40002800

08001e78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e7c:	4b17      	ldr	r3, [pc, #92]	; (8001edc <MX_SPI1_Init+0x64>)
 8001e7e:	4a18      	ldr	r2, [pc, #96]	; (8001ee0 <MX_SPI1_Init+0x68>)
 8001e80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e82:	4b16      	ldr	r3, [pc, #88]	; (8001edc <MX_SPI1_Init+0x64>)
 8001e84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e8a:	4b14      	ldr	r3, [pc, #80]	; (8001edc <MX_SPI1_Init+0x64>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e90:	4b12      	ldr	r3, [pc, #72]	; (8001edc <MX_SPI1_Init+0x64>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <MX_SPI1_Init+0x64>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e9c:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <MX_SPI1_Init+0x64>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <MX_SPI1_Init+0x64>)
 8001ea4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ea8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	; (8001edc <MX_SPI1_Init+0x64>)
 8001eac:	2210      	movs	r2, #16
 8001eae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <MX_SPI1_Init+0x64>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <MX_SPI1_Init+0x64>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ebc:	4b07      	ldr	r3, [pc, #28]	; (8001edc <MX_SPI1_Init+0x64>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <MX_SPI1_Init+0x64>)
 8001ec4:	220a      	movs	r2, #10
 8001ec6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ec8:	4804      	ldr	r0, [pc, #16]	; (8001edc <MX_SPI1_Init+0x64>)
 8001eca:	f008 fc18 	bl	800a6fe <HAL_SPI_Init>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001ed4:	f001 f88a 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ed8:	bf00      	nop
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	200009c4 	.word	0x200009c4
 8001ee0:	40013000 	.word	0x40013000

08001ee4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ee8:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001eea:	4a18      	ldr	r2, [pc, #96]	; (8001f4c <MX_SPI2_Init+0x68>)
 8001eec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001eee:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001ef0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ef4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ef6:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001efc:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f02:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f08:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f14:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f16:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f18:	2210      	movs	r2, #16
 8001f1a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f22:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f28:	4b07      	ldr	r3, [pc, #28]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f2e:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f30:	220a      	movs	r2, #10
 8001f32:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f34:	4804      	ldr	r0, [pc, #16]	; (8001f48 <MX_SPI2_Init+0x64>)
 8001f36:	f008 fbe2 	bl	800a6fe <HAL_SPI_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001f40:	f001 f854 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	200006a0 	.word	0x200006a0
 8001f4c:	40003800 	.word	0x40003800

08001f50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b096      	sub	sp, #88	; 0x58
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f56:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f64:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
 8001f7c:	611a      	str	r2, [r3, #16]
 8001f7e:	615a      	str	r2, [r3, #20]
 8001f80:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2220      	movs	r2, #32
 8001f86:	2100      	movs	r1, #0
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f00f f839 	bl	8011000 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f8e:	4b3e      	ldr	r3, [pc, #248]	; (8002088 <MX_TIM1_Init+0x138>)
 8001f90:	4a3e      	ldr	r2, [pc, #248]	; (800208c <MX_TIM1_Init+0x13c>)
 8001f92:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8001f94:	4b3c      	ldr	r3, [pc, #240]	; (8002088 <MX_TIM1_Init+0x138>)
 8001f96:	f244 129f 	movw	r2, #16799	; 0x419f
 8001f9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9c:	4b3a      	ldr	r3, [pc, #232]	; (8002088 <MX_TIM1_Init+0x138>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001fa2:	4b39      	ldr	r3, [pc, #228]	; (8002088 <MX_TIM1_Init+0x138>)
 8001fa4:	2263      	movs	r2, #99	; 0x63
 8001fa6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa8:	4b37      	ldr	r3, [pc, #220]	; (8002088 <MX_TIM1_Init+0x138>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fae:	4b36      	ldr	r3, [pc, #216]	; (8002088 <MX_TIM1_Init+0x138>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fb4:	4b34      	ldr	r3, [pc, #208]	; (8002088 <MX_TIM1_Init+0x138>)
 8001fb6:	2280      	movs	r2, #128	; 0x80
 8001fb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fba:	4833      	ldr	r0, [pc, #204]	; (8002088 <MX_TIM1_Init+0x138>)
 8001fbc:	f009 fe40 	bl	800bc40 <HAL_TIM_Base_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001fc6:	f001 f811 	bl	8002fec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fd0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	482c      	ldr	r0, [pc, #176]	; (8002088 <MX_TIM1_Init+0x138>)
 8001fd8:	f00a fa3a 	bl	800c450 <HAL_TIM_ConfigClockSource>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001fe2:	f001 f803 	bl	8002fec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fe6:	4828      	ldr	r0, [pc, #160]	; (8002088 <MX_TIM1_Init+0x138>)
 8001fe8:	f009 ff90 	bl	800bf0c <HAL_TIM_PWM_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001ff2:	f000 fffb 	bl	8002fec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ffe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002002:	4619      	mov	r1, r3
 8002004:	4820      	ldr	r0, [pc, #128]	; (8002088 <MX_TIM1_Init+0x138>)
 8002006:	f00a fe13 	bl	800cc30 <HAL_TIMEx_MasterConfigSynchronization>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002010:	f000 ffec 	bl	8002fec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002014:	2360      	movs	r3, #96	; 0x60
 8002016:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002018:	2300      	movs	r3, #0
 800201a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800201c:	2300      	movs	r3, #0
 800201e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002020:	2300      	movs	r3, #0
 8002022:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002024:	2300      	movs	r3, #0
 8002026:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002028:	2300      	movs	r3, #0
 800202a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800202c:	2300      	movs	r3, #0
 800202e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002030:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002034:	2200      	movs	r2, #0
 8002036:	4619      	mov	r1, r3
 8002038:	4813      	ldr	r0, [pc, #76]	; (8002088 <MX_TIM1_Init+0x138>)
 800203a:	f00a f943 	bl	800c2c4 <HAL_TIM_PWM_ConfigChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002044:	f000 ffd2 	bl	8002fec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800204c:	2300      	movs	r3, #0
 800204e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002054:	2300      	movs	r3, #0
 8002056:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800205c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002060:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002062:	2300      	movs	r3, #0
 8002064:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002066:	1d3b      	adds	r3, r7, #4
 8002068:	4619      	mov	r1, r3
 800206a:	4807      	ldr	r0, [pc, #28]	; (8002088 <MX_TIM1_Init+0x138>)
 800206c:	f00a fe5c 	bl	800cd28 <HAL_TIMEx_ConfigBreakDeadTime>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002076:	f000 ffb9 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800207a:	4803      	ldr	r0, [pc, #12]	; (8002088 <MX_TIM1_Init+0x138>)
 800207c:	f001 fce6 	bl	8003a4c <HAL_TIM_MspPostInit>

}
 8002080:	bf00      	nop
 8002082:	3758      	adds	r7, #88	; 0x58
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	2000090c 	.word	0x2000090c
 800208c:	40010000 	.word	0x40010000

08002090 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002096:	f107 0308 	add.w	r3, r7, #8
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a4:	463b      	mov	r3, r7
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020ac:	4b1d      	ldr	r3, [pc, #116]	; (8002124 <MX_TIM2_Init+0x94>)
 80020ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020b4:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <MX_TIM2_Init+0x94>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ba:	4b1a      	ldr	r3, [pc, #104]	; (8002124 <MX_TIM2_Init+0x94>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 80020c0:	4b18      	ldr	r3, [pc, #96]	; (8002124 <MX_TIM2_Init+0x94>)
 80020c2:	f642 1203 	movw	r2, #10499	; 0x2903
 80020c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c8:	4b16      	ldr	r3, [pc, #88]	; (8002124 <MX_TIM2_Init+0x94>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ce:	4b15      	ldr	r3, [pc, #84]	; (8002124 <MX_TIM2_Init+0x94>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020d4:	4813      	ldr	r0, [pc, #76]	; (8002124 <MX_TIM2_Init+0x94>)
 80020d6:	f009 fdb3 	bl	800bc40 <HAL_TIM_Base_Init>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80020e0:	f000 ff84 	bl	8002fec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020ea:	f107 0308 	add.w	r3, r7, #8
 80020ee:	4619      	mov	r1, r3
 80020f0:	480c      	ldr	r0, [pc, #48]	; (8002124 <MX_TIM2_Init+0x94>)
 80020f2:	f00a f9ad 	bl	800c450 <HAL_TIM_ConfigClockSource>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80020fc:	f000 ff76 	bl	8002fec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002100:	2320      	movs	r3, #32
 8002102:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002104:	2300      	movs	r3, #0
 8002106:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002108:	463b      	mov	r3, r7
 800210a:	4619      	mov	r1, r3
 800210c:	4805      	ldr	r0, [pc, #20]	; (8002124 <MX_TIM2_Init+0x94>)
 800210e:	f00a fd8f 	bl	800cc30 <HAL_TIMEx_MasterConfigSynchronization>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002118:	f000 ff68 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800211c:	bf00      	nop
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20000a1c 	.word	0x20000a1c

08002128 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08e      	sub	sp, #56	; 0x38
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800212e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213c:	f107 0320 	add.w	r3, r7, #32
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002146:	1d3b      	adds	r3, r7, #4
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
 8002154:	615a      	str	r2, [r3, #20]
 8002156:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002158:	4b32      	ldr	r3, [pc, #200]	; (8002224 <MX_TIM3_Init+0xfc>)
 800215a:	4a33      	ldr	r2, [pc, #204]	; (8002228 <MX_TIM3_Init+0x100>)
 800215c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 800215e:	4b31      	ldr	r3, [pc, #196]	; (8002224 <MX_TIM3_Init+0xfc>)
 8002160:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002164:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002166:	4b2f      	ldr	r3, [pc, #188]	; (8002224 <MX_TIM3_Init+0xfc>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800216c:	4b2d      	ldr	r3, [pc, #180]	; (8002224 <MX_TIM3_Init+0xfc>)
 800216e:	2263      	movs	r2, #99	; 0x63
 8002170:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002172:	4b2c      	ldr	r3, [pc, #176]	; (8002224 <MX_TIM3_Init+0xfc>)
 8002174:	2200      	movs	r2, #0
 8002176:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002178:	4b2a      	ldr	r3, [pc, #168]	; (8002224 <MX_TIM3_Init+0xfc>)
 800217a:	2280      	movs	r2, #128	; 0x80
 800217c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800217e:	4829      	ldr	r0, [pc, #164]	; (8002224 <MX_TIM3_Init+0xfc>)
 8002180:	f009 fd5e 	bl	800bc40 <HAL_TIM_Base_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800218a:	f000 ff2f 	bl	8002fec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800218e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002192:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002194:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002198:	4619      	mov	r1, r3
 800219a:	4822      	ldr	r0, [pc, #136]	; (8002224 <MX_TIM3_Init+0xfc>)
 800219c:	f00a f958 	bl	800c450 <HAL_TIM_ConfigClockSource>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80021a6:	f000 ff21 	bl	8002fec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021aa:	481e      	ldr	r0, [pc, #120]	; (8002224 <MX_TIM3_Init+0xfc>)
 80021ac:	f009 feae 	bl	800bf0c <HAL_TIM_PWM_Init>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80021b6:	f000 ff19 	bl	8002fec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ba:	2300      	movs	r3, #0
 80021bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021c2:	f107 0320 	add.w	r3, r7, #32
 80021c6:	4619      	mov	r1, r3
 80021c8:	4816      	ldr	r0, [pc, #88]	; (8002224 <MX_TIM3_Init+0xfc>)
 80021ca:	f00a fd31 	bl	800cc30 <HAL_TIMEx_MasterConfigSynchronization>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80021d4:	f000 ff0a 	bl	8002fec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021d8:	2360      	movs	r3, #96	; 0x60
 80021da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021e8:	1d3b      	adds	r3, r7, #4
 80021ea:	2208      	movs	r2, #8
 80021ec:	4619      	mov	r1, r3
 80021ee:	480d      	ldr	r0, [pc, #52]	; (8002224 <MX_TIM3_Init+0xfc>)
 80021f0:	f00a f868 	bl	800c2c4 <HAL_TIM_PWM_ConfigChannel>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80021fa:	f000 fef7 	bl	8002fec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	220c      	movs	r2, #12
 8002202:	4619      	mov	r1, r3
 8002204:	4807      	ldr	r0, [pc, #28]	; (8002224 <MX_TIM3_Init+0xfc>)
 8002206:	f00a f85d 	bl	800c2c4 <HAL_TIM_PWM_ConfigChannel>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002210:	f000 feec 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002214:	4803      	ldr	r0, [pc, #12]	; (8002224 <MX_TIM3_Init+0xfc>)
 8002216:	f001 fc19 	bl	8003a4c <HAL_TIM_MspPostInit>

}
 800221a:	bf00      	nop
 800221c:	3738      	adds	r7, #56	; 0x38
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000798 	.word	0x20000798
 8002228:	40000400 	.word	0x40000400

0800222c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08e      	sub	sp, #56	; 0x38
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002232:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002240:	f107 0320 	add.w	r3, r7, #32
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800224a:	1d3b      	adds	r3, r7, #4
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
 8002258:	615a      	str	r2, [r3, #20]
 800225a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800225c:	4b2b      	ldr	r3, [pc, #172]	; (800230c <MX_TIM5_Init+0xe0>)
 800225e:	4a2c      	ldr	r2, [pc, #176]	; (8002310 <MX_TIM5_Init+0xe4>)
 8002260:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002262:	4b2a      	ldr	r3, [pc, #168]	; (800230c <MX_TIM5_Init+0xe0>)
 8002264:	2200      	movs	r2, #0
 8002266:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002268:	4b28      	ldr	r3, [pc, #160]	; (800230c <MX_TIM5_Init+0xe0>)
 800226a:	2200      	movs	r2, #0
 800226c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 800226e:	4b27      	ldr	r3, [pc, #156]	; (800230c <MX_TIM5_Init+0xe0>)
 8002270:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 8002274:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002276:	4b25      	ldr	r3, [pc, #148]	; (800230c <MX_TIM5_Init+0xe0>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800227c:	4b23      	ldr	r3, [pc, #140]	; (800230c <MX_TIM5_Init+0xe0>)
 800227e:	2200      	movs	r2, #0
 8002280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002282:	4822      	ldr	r0, [pc, #136]	; (800230c <MX_TIM5_Init+0xe0>)
 8002284:	f009 fcdc 	bl	800bc40 <HAL_TIM_Base_Init>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800228e:	f000 fead 	bl	8002fec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002292:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002296:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002298:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800229c:	4619      	mov	r1, r3
 800229e:	481b      	ldr	r0, [pc, #108]	; (800230c <MX_TIM5_Init+0xe0>)
 80022a0:	f00a f8d6 	bl	800c450 <HAL_TIM_ConfigClockSource>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80022aa:	f000 fe9f 	bl	8002fec <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80022ae:	4817      	ldr	r0, [pc, #92]	; (800230c <MX_TIM5_Init+0xe0>)
 80022b0:	f009 fd64 	bl	800bd7c <HAL_TIM_OC_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80022ba:	f000 fe97 	bl	8002fec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80022be:	2340      	movs	r3, #64	; 0x40
 80022c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80022c6:	f107 0320 	add.w	r3, r7, #32
 80022ca:	4619      	mov	r1, r3
 80022cc:	480f      	ldr	r0, [pc, #60]	; (800230c <MX_TIM5_Init+0xe0>)
 80022ce:	f00a fcaf 	bl	800cc30 <HAL_TIMEx_MasterConfigSynchronization>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80022d8:	f000 fe88 	bl	8002fec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80022dc:	2330      	movs	r3, #48	; 0x30
 80022de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 80022e0:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 80022e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	2200      	movs	r2, #0
 80022f2:	4619      	mov	r1, r3
 80022f4:	4805      	ldr	r0, [pc, #20]	; (800230c <MX_TIM5_Init+0xe0>)
 80022f6:	f009 ff85 	bl	800c204 <HAL_TIM_OC_ConfigChannel>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002300:	f000 fe74 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002304:	bf00      	nop
 8002306:	3738      	adds	r7, #56	; 0x38
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000758 	.word	0x20000758
 8002310:	40000c00 	.word	0x40000c00

08002314 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231a:	463b      	mov	r3, r7
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002322:	4b15      	ldr	r3, [pc, #84]	; (8002378 <MX_TIM7_Init+0x64>)
 8002324:	4a15      	ldr	r2, [pc, #84]	; (800237c <MX_TIM7_Init+0x68>)
 8002326:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002328:	4b13      	ldr	r3, [pc, #76]	; (8002378 <MX_TIM7_Init+0x64>)
 800232a:	2253      	movs	r2, #83	; 0x53
 800232c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800232e:	4b12      	ldr	r3, [pc, #72]	; (8002378 <MX_TIM7_Init+0x64>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002334:	4b10      	ldr	r3, [pc, #64]	; (8002378 <MX_TIM7_Init+0x64>)
 8002336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800233a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800233c:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <MX_TIM7_Init+0x64>)
 800233e:	2200      	movs	r2, #0
 8002340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002342:	480d      	ldr	r0, [pc, #52]	; (8002378 <MX_TIM7_Init+0x64>)
 8002344:	f009 fc7c 	bl	800bc40 <HAL_TIM_Base_Init>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800234e:	f000 fe4d 	bl	8002fec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002356:	2300      	movs	r3, #0
 8002358:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800235a:	463b      	mov	r3, r7
 800235c:	4619      	mov	r1, r3
 800235e:	4806      	ldr	r0, [pc, #24]	; (8002378 <MX_TIM7_Init+0x64>)
 8002360:	f00a fc66 	bl	800cc30 <HAL_TIMEx_MasterConfigSynchronization>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800236a:	f000 fe3f 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800236e:	bf00      	nop
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000a64 	.word	0x20000a64
 800237c:	40001400 	.word	0x40001400

08002380 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002386:	463b      	mov	r3, r7
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002392:	4b16      	ldr	r3, [pc, #88]	; (80023ec <MX_TIM9_Init+0x6c>)
 8002394:	4a16      	ldr	r2, [pc, #88]	; (80023f0 <MX_TIM9_Init+0x70>)
 8002396:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8002398:	4b14      	ldr	r3, [pc, #80]	; (80023ec <MX_TIM9_Init+0x6c>)
 800239a:	f640 729f 	movw	r2, #3999	; 0xf9f
 800239e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a0:	4b12      	ldr	r3, [pc, #72]	; (80023ec <MX_TIM9_Init+0x6c>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <MX_TIM9_Init+0x6c>)
 80023a8:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80023ac:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ae:	4b0f      	ldr	r3, [pc, #60]	; (80023ec <MX_TIM9_Init+0x6c>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b4:	4b0d      	ldr	r3, [pc, #52]	; (80023ec <MX_TIM9_Init+0x6c>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80023ba:	480c      	ldr	r0, [pc, #48]	; (80023ec <MX_TIM9_Init+0x6c>)
 80023bc:	f009 fc40 	bl	800bc40 <HAL_TIM_Base_Init>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80023c6:	f000 fe11 	bl	8002fec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ce:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80023d0:	463b      	mov	r3, r7
 80023d2:	4619      	mov	r1, r3
 80023d4:	4805      	ldr	r0, [pc, #20]	; (80023ec <MX_TIM9_Init+0x6c>)
 80023d6:	f00a f83b 	bl	800c450 <HAL_TIM_ConfigClockSource>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 80023e0:	f000 fe04 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80023e4:	bf00      	nop
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	2000094c 	.word	0x2000094c
 80023f0:	40014000 	.word	0x40014000

080023f4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <MX_TIM11_Init+0x40>)
 80023fa:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <MX_TIM11_Init+0x44>)
 80023fc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 80023fe:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <MX_TIM11_Init+0x40>)
 8002400:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002404:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002406:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <MX_TIM11_Init+0x40>)
 8002408:	2200      	movs	r2, #0
 800240a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 800240c:	4b09      	ldr	r3, [pc, #36]	; (8002434 <MX_TIM11_Init+0x40>)
 800240e:	22ae      	movs	r2, #174	; 0xae
 8002410:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002412:	4b08      	ldr	r3, [pc, #32]	; (8002434 <MX_TIM11_Init+0x40>)
 8002414:	2200      	movs	r2, #0
 8002416:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002418:	4b06      	ldr	r3, [pc, #24]	; (8002434 <MX_TIM11_Init+0x40>)
 800241a:	2200      	movs	r2, #0
 800241c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800241e:	4805      	ldr	r0, [pc, #20]	; (8002434 <MX_TIM11_Init+0x40>)
 8002420:	f009 fc0e 	bl	800bc40 <HAL_TIM_Base_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800242a:	f000 fddf 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000864 	.word	0x20000864
 8002438:	40014800 	.word	0x40014800

0800243c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002440:	4b11      	ldr	r3, [pc, #68]	; (8002488 <MX_UART5_Init+0x4c>)
 8002442:	4a12      	ldr	r2, [pc, #72]	; (800248c <MX_UART5_Init+0x50>)
 8002444:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002446:	4b10      	ldr	r3, [pc, #64]	; (8002488 <MX_UART5_Init+0x4c>)
 8002448:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800244c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800244e:	4b0e      	ldr	r3, [pc, #56]	; (8002488 <MX_UART5_Init+0x4c>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <MX_UART5_Init+0x4c>)
 8002456:	2200      	movs	r2, #0
 8002458:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800245a:	4b0b      	ldr	r3, [pc, #44]	; (8002488 <MX_UART5_Init+0x4c>)
 800245c:	2200      	movs	r2, #0
 800245e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002460:	4b09      	ldr	r3, [pc, #36]	; (8002488 <MX_UART5_Init+0x4c>)
 8002462:	220c      	movs	r2, #12
 8002464:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002466:	4b08      	ldr	r3, [pc, #32]	; (8002488 <MX_UART5_Init+0x4c>)
 8002468:	2200      	movs	r2, #0
 800246a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800246c:	4b06      	ldr	r3, [pc, #24]	; (8002488 <MX_UART5_Init+0x4c>)
 800246e:	2200      	movs	r2, #0
 8002470:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002472:	4805      	ldr	r0, [pc, #20]	; (8002488 <MX_UART5_Init+0x4c>)
 8002474:	f00a fcbe 	bl	800cdf4 <HAL_UART_Init>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800247e:	f000 fdb5 	bl	8002fec <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	200007d8 	.word	0x200007d8
 800248c:	40005000 	.word	0x40005000

08002490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	; 0x28
 8002494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002496:	f107 0314 	add.w	r3, r7, #20
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
 80024a2:	60da      	str	r2, [r3, #12]
 80024a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	4b6c      	ldr	r3, [pc, #432]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	4a6b      	ldr	r2, [pc, #428]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024b0:	f043 0304 	orr.w	r3, r3, #4
 80024b4:	6313      	str	r3, [r2, #48]	; 0x30
 80024b6:	4b69      	ldr	r3, [pc, #420]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	4b65      	ldr	r3, [pc, #404]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	4a64      	ldr	r2, [pc, #400]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024d0:	6313      	str	r3, [r2, #48]	; 0x30
 80024d2:	4b62      	ldr	r3, [pc, #392]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	60bb      	str	r3, [r7, #8]
 80024e2:	4b5e      	ldr	r3, [pc, #376]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	4a5d      	ldr	r2, [pc, #372]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	6313      	str	r3, [r2, #48]	; 0x30
 80024ee:	4b5b      	ldr	r3, [pc, #364]	; (800265c <MX_GPIO_Init+0x1cc>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	4b57      	ldr	r3, [pc, #348]	; (800265c <MX_GPIO_Init+0x1cc>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	4a56      	ldr	r2, [pc, #344]	; (800265c <MX_GPIO_Init+0x1cc>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	6313      	str	r3, [r2, #48]	; 0x30
 800250a:	4b54      	ldr	r3, [pc, #336]	; (800265c <MX_GPIO_Init+0x1cc>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	603b      	str	r3, [r7, #0]
 800251a:	4b50      	ldr	r3, [pc, #320]	; (800265c <MX_GPIO_Init+0x1cc>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	4a4f      	ldr	r2, [pc, #316]	; (800265c <MX_GPIO_Init+0x1cc>)
 8002520:	f043 0308 	orr.w	r3, r3, #8
 8002524:	6313      	str	r3, [r2, #48]	; 0x30
 8002526:	4b4d      	ldr	r3, [pc, #308]	; (800265c <MX_GPIO_Init+0x1cc>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 8002532:	2200      	movs	r2, #0
 8002534:	2127      	movs	r1, #39	; 0x27
 8002536:	484a      	ldr	r0, [pc, #296]	; (8002660 <MX_GPIO_Init+0x1d0>)
 8002538:	f003 fd48 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 800253c:	2200      	movs	r2, #0
 800253e:	2106      	movs	r1, #6
 8002540:	4848      	ldr	r0, [pc, #288]	; (8002664 <MX_GPIO_Init+0x1d4>)
 8002542:	f003 fd43 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 8002546:	2200      	movs	r2, #0
 8002548:	f640 0101 	movw	r1, #2049	; 0x801
 800254c:	4846      	ldr	r0, [pc, #280]	; (8002668 <MX_GPIO_Init+0x1d8>)
 800254e:	f003 fd3d 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 8002552:	2327      	movs	r3, #39	; 0x27
 8002554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002556:	2301      	movs	r3, #1
 8002558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	2300      	movs	r3, #0
 800255c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255e:	2300      	movs	r3, #0
 8002560:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002562:	f107 0314 	add.w	r3, r7, #20
 8002566:	4619      	mov	r1, r3
 8002568:	483d      	ldr	r0, [pc, #244]	; (8002660 <MX_GPIO_Init+0x1d0>)
 800256a:	f003 fb7d 	bl	8005c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 800256e:	2306      	movs	r3, #6
 8002570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002572:	2301      	movs	r3, #1
 8002574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257a:	2300      	movs	r3, #0
 800257c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800257e:	f107 0314 	add.w	r3, r7, #20
 8002582:	4619      	mov	r1, r3
 8002584:	4837      	ldr	r0, [pc, #220]	; (8002664 <MX_GPIO_Init+0x1d4>)
 8002586:	f003 fb6f 	bl	8005c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 800258a:	23d0      	movs	r3, #208	; 0xd0
 800258c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800258e:	4b37      	ldr	r3, [pc, #220]	; (800266c <MX_GPIO_Init+0x1dc>)
 8002590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002596:	f107 0314 	add.w	r3, r7, #20
 800259a:	4619      	mov	r1, r3
 800259c:	4830      	ldr	r0, [pc, #192]	; (8002660 <MX_GPIO_Init+0x1d0>)
 800259e:	f003 fb63 	bl	8005c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 80025a2:	f640 0301 	movw	r3, #2049	; 0x801
 80025a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a8:	2301      	movs	r3, #1
 80025aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b0:	2300      	movs	r3, #0
 80025b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	4619      	mov	r1, r3
 80025ba:	482b      	ldr	r0, [pc, #172]	; (8002668 <MX_GPIO_Init+0x1d8>)
 80025bc:	f003 fb54 	bl	8005c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 80025c0:	f24f 0302 	movw	r3, #61442	; 0xf002
 80025c4:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025c6:	4b29      	ldr	r3, [pc, #164]	; (800266c <MX_GPIO_Init+0x1dc>)
 80025c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ce:	f107 0314 	add.w	r3, r7, #20
 80025d2:	4619      	mov	r1, r3
 80025d4:	4824      	ldr	r0, [pc, #144]	; (8002668 <MX_GPIO_Init+0x1d8>)
 80025d6:	f003 fb47 	bl	8005c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80025da:	2304      	movs	r3, #4
 80025dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
 80025e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e6:	2300      	movs	r3, #0
 80025e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 80025ea:	230f      	movs	r3, #15
 80025ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80025ee:	f107 0314 	add.w	r3, r7, #20
 80025f2:	4619      	mov	r1, r3
 80025f4:	481c      	ldr	r0, [pc, #112]	; (8002668 <MX_GPIO_Init+0x1d8>)
 80025f6:	f003 fb37 	bl	8005c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 80025fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002600:	2300      	movs	r3, #0
 8002602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002604:	2301      	movs	r3, #1
 8002606:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	4619      	mov	r1, r3
 800260e:	4815      	ldr	r0, [pc, #84]	; (8002664 <MX_GPIO_Init+0x1d4>)
 8002610:	f003 fb2a 	bl	8005c68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002614:	2200      	movs	r2, #0
 8002616:	210f      	movs	r1, #15
 8002618:	2007      	movs	r0, #7
 800261a:	f002 fb02 	bl	8004c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800261e:	2007      	movs	r0, #7
 8002620:	f002 fb1b 	bl	8004c5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002624:	2200      	movs	r2, #0
 8002626:	210f      	movs	r1, #15
 8002628:	200a      	movs	r0, #10
 800262a:	f002 fafa 	bl	8004c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800262e:	200a      	movs	r0, #10
 8002630:	f002 fb13 	bl	8004c5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002634:	2200      	movs	r2, #0
 8002636:	2101      	movs	r1, #1
 8002638:	2017      	movs	r0, #23
 800263a:	f002 faf2 	bl	8004c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800263e:	2017      	movs	r0, #23
 8002640:	f002 fb0b 	bl	8004c5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002644:	2200      	movs	r2, #0
 8002646:	2101      	movs	r1, #1
 8002648:	2028      	movs	r0, #40	; 0x28
 800264a:	f002 faea 	bl	8004c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800264e:	2028      	movs	r0, #40	; 0x28
 8002650:	f002 fb03 	bl	8004c5a <HAL_NVIC_EnableIRQ>

}
 8002654:	bf00      	nop
 8002656:	3728      	adds	r7, #40	; 0x28
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40023800 	.word	0x40023800
 8002660:	40020800 	.word	0x40020800
 8002664:	40020000 	.word	0x40020000
 8002668:	40020400 	.word	0x40020400
 800266c:	10110000 	.word	0x10110000

08002670 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 800267a:	4b08      	ldr	r3, [pc, #32]	; (800269c <delay_us+0x2c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2200      	movs	r2, #0
 8002680:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002682:	bf00      	nop
 8002684:	4b05      	ldr	r3, [pc, #20]	; (800269c <delay_us+0x2c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800268a:	88fb      	ldrh	r3, [r7, #6]
 800268c:	429a      	cmp	r2, r3
 800268e:	d3f9      	bcc.n	8002684 <delay_us+0x14>
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	20000a64 	.word	0x20000a64

080026a0 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	2b80      	cmp	r3, #128	; 0x80
 80026ae:	d060      	beq.n	8002772 <HAL_GPIO_EXTI_Callback+0xd2>
 80026b0:	2b80      	cmp	r3, #128	; 0x80
 80026b2:	dc06      	bgt.n	80026c2 <HAL_GPIO_EXTI_Callback+0x22>
 80026b4:	2b10      	cmp	r3, #16
 80026b6:	d015      	beq.n	80026e4 <HAL_GPIO_EXTI_Callback+0x44>
 80026b8:	2b40      	cmp	r3, #64	; 0x40
 80026ba:	d02e      	beq.n	800271a <HAL_GPIO_EXTI_Callback+0x7a>
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d01d      	beq.n	80026fc <HAL_GPIO_EXTI_Callback+0x5c>
		case LBO_Pin:
			LED_RGB_status(15,0,0);
			break;

	}
}
 80026c0:	e071      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 80026c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c6:	d033      	beq.n	8002730 <HAL_GPIO_EXTI_Callback+0x90>
 80026c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026cc:	dc03      	bgt.n	80026d6 <HAL_GPIO_EXTI_Callback+0x36>
 80026ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026d2:	d059      	beq.n	8002788 <HAL_GPIO_EXTI_Callback+0xe8>
}
 80026d4:	e067      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 80026d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026da:	d034      	beq.n	8002746 <HAL_GPIO_EXTI_Callback+0xa6>
 80026dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026e0:	d03c      	beq.n	800275c <HAL_GPIO_EXTI_Callback+0xbc>
}
 80026e2:	e060      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_SENT = 1;
 80026e4:	4b32      	ldr	r3, [pc, #200]	; (80027b0 <HAL_GPIO_EXTI_Callback+0x110>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 80026ea:	4b32      	ldr	r3, [pc, #200]	; (80027b4 <HAL_GPIO_EXTI_Callback+0x114>)
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	3301      	adds	r3, #1
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	4b30      	ldr	r3, [pc, #192]	; (80027b4 <HAL_GPIO_EXTI_Callback+0x114>)
 80026f4:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 80026f6:	f7fe fd90 	bl	800121a <ADF_clear_Tx_flag>
			break;
 80026fa:	e054      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_RECEIVED = 1;
 80026fc:	4b2e      	ldr	r3, [pc, #184]	; (80027b8 <HAL_GPIO_EXTI_Callback+0x118>)
 80026fe:	2201      	movs	r2, #1
 8002700:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002702:	4b2e      	ldr	r3, [pc, #184]	; (80027bc <HAL_GPIO_EXTI_Callback+0x11c>)
 8002704:	881b      	ldrh	r3, [r3, #0]
 8002706:	3301      	adds	r3, #1
 8002708:	b29a      	uxth	r2, r3
 800270a:	4b2c      	ldr	r3, [pc, #176]	; (80027bc <HAL_GPIO_EXTI_Callback+0x11c>)
 800270c:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 800270e:	2006      	movs	r0, #6
 8002710:	f7ff ffae 	bl	8002670 <delay_us>
			ADF_clear_Rx_flag();
 8002714:	f7fe fd78 	bl	8001208 <ADF_clear_Rx_flag>
			break;
 8002718:	e045      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			if(TALK_state){
 800271a:	4b29      	ldr	r3, [pc, #164]	; (80027c0 <HAL_GPIO_EXTI_Callback+0x120>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d038      	beq.n	8002794 <HAL_GPIO_EXTI_Callback+0xf4>
				TALK_state = 0;
 8002722:	4b27      	ldr	r3, [pc, #156]	; (80027c0 <HAL_GPIO_EXTI_Callback+0x120>)
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002728:	4826      	ldr	r0, [pc, #152]	; (80027c4 <HAL_GPIO_EXTI_Callback+0x124>)
 800272a:	f009 fad8 	bl	800bcde <HAL_TIM_Base_Start_IT>
			break;
 800272e:	e031      	b.n	8002794 <HAL_GPIO_EXTI_Callback+0xf4>
			if(UP_state){
 8002730:	4b25      	ldr	r3, [pc, #148]	; (80027c8 <HAL_GPIO_EXTI_Callback+0x128>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d02f      	beq.n	8002798 <HAL_GPIO_EXTI_Callback+0xf8>
				UP_state = 0;
 8002738:	4b23      	ldr	r3, [pc, #140]	; (80027c8 <HAL_GPIO_EXTI_Callback+0x128>)
 800273a:	2200      	movs	r2, #0
 800273c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800273e:	4821      	ldr	r0, [pc, #132]	; (80027c4 <HAL_GPIO_EXTI_Callback+0x124>)
 8002740:	f009 facd 	bl	800bcde <HAL_TIM_Base_Start_IT>
			break;
 8002744:	e028      	b.n	8002798 <HAL_GPIO_EXTI_Callback+0xf8>
			if(LEFT_state){
 8002746:	4b21      	ldr	r3, [pc, #132]	; (80027cc <HAL_GPIO_EXTI_Callback+0x12c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d026      	beq.n	800279c <HAL_GPIO_EXTI_Callback+0xfc>
				LEFT_state = 0;
 800274e:	4b1f      	ldr	r3, [pc, #124]	; (80027cc <HAL_GPIO_EXTI_Callback+0x12c>)
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002754:	481b      	ldr	r0, [pc, #108]	; (80027c4 <HAL_GPIO_EXTI_Callback+0x124>)
 8002756:	f009 fac2 	bl	800bcde <HAL_TIM_Base_Start_IT>
			break;
 800275a:	e01f      	b.n	800279c <HAL_GPIO_EXTI_Callback+0xfc>
			if(DOWN_state){
 800275c:	4b1c      	ldr	r3, [pc, #112]	; (80027d0 <HAL_GPIO_EXTI_Callback+0x130>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d01d      	beq.n	80027a0 <HAL_GPIO_EXTI_Callback+0x100>
				DOWN_state = 0;
 8002764:	4b1a      	ldr	r3, [pc, #104]	; (80027d0 <HAL_GPIO_EXTI_Callback+0x130>)
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800276a:	4816      	ldr	r0, [pc, #88]	; (80027c4 <HAL_GPIO_EXTI_Callback+0x124>)
 800276c:	f009 fab7 	bl	800bcde <HAL_TIM_Base_Start_IT>
			break;
 8002770:	e016      	b.n	80027a0 <HAL_GPIO_EXTI_Callback+0x100>
			if(POWER_state){
 8002772:	4b18      	ldr	r3, [pc, #96]	; (80027d4 <HAL_GPIO_EXTI_Callback+0x134>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d014      	beq.n	80027a4 <HAL_GPIO_EXTI_Callback+0x104>
				POWER_state = 0;
 800277a:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <HAL_GPIO_EXTI_Callback+0x134>)
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002780:	4810      	ldr	r0, [pc, #64]	; (80027c4 <HAL_GPIO_EXTI_Callback+0x124>)
 8002782:	f009 faac 	bl	800bcde <HAL_TIM_Base_Start_IT>
			break;
 8002786:	e00d      	b.n	80027a4 <HAL_GPIO_EXTI_Callback+0x104>
			LED_RGB_status(15,0,0);
 8002788:	2200      	movs	r2, #0
 800278a:	2100      	movs	r1, #0
 800278c:	200f      	movs	r0, #15
 800278e:	f000 fa37 	bl	8002c00 <LED_RGB_status>
			break;
 8002792:	e008      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002794:	bf00      	nop
 8002796:	e006      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002798:	bf00      	nop
 800279a:	e004      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 800279c:	bf00      	nop
 800279e:	e002      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 80027a0:	bf00      	nop
 80027a2:	e000      	b.n	80027a6 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 80027a4:	bf00      	nop
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	2000026a 	.word	0x2000026a
 80027b4:	20000270 	.word	0x20000270
 80027b8:	20000269 	.word	0x20000269
 80027bc:	2000026c 	.word	0x2000026c
 80027c0:	2000004c 	.word	0x2000004c
 80027c4:	20000864 	.word	0x20000864
 80027c8:	20000050 	.word	0x20000050
 80027cc:	20000058 	.word	0x20000058
 80027d0:	20000054 	.word	0x20000054
 80027d4:	20000048 	.word	0x20000048

080027d8 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80027d8:	b580      	push	{r7, lr}
 80027da:	b088      	sub	sp, #32
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027e8:	d101      	bne.n	80027ee <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 80027ea:	f000 fbd3 	bl	8002f94 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a62      	ldr	r2, [pc, #392]	; (800297c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	f040 808d 	bne.w	8002914 <HAL_TIM_PeriodElapsedCallback+0x13c>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 80027fa:	2180      	movs	r1, #128	; 0x80
 80027fc:	4860      	ldr	r0, [pc, #384]	; (8002980 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80027fe:	f003 fbcd 	bl	8005f9c <HAL_GPIO_ReadPin>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d005      	beq.n	8002814 <HAL_TIM_PeriodElapsedCallback+0x3c>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 8002808:	4b5e      	ldr	r3, [pc, #376]	; (8002984 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800280a:	2201      	movs	r2, #1
 800280c:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800280e:	485e      	ldr	r0, [pc, #376]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002810:	f009 fa89 	bl	800bd26 <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8002814:	2140      	movs	r1, #64	; 0x40
 8002816:	485a      	ldr	r0, [pc, #360]	; (8002980 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002818:	f003 fbc0 	bl	8005f9c <HAL_GPIO_ReadPin>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d016      	beq.n	8002850 <HAL_TIM_PeriodElapsedCallback+0x78>
			// Change mode
			if (settings_mode == 'R'){
 8002822:	4b5a      	ldr	r3, [pc, #360]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	2b52      	cmp	r3, #82	; 0x52
 8002828:	d103      	bne.n	8002832 <HAL_TIM_PeriodElapsedCallback+0x5a>
				settings_mode = 'T';
 800282a:	4b58      	ldr	r3, [pc, #352]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800282c:	2254      	movs	r2, #84	; 0x54
 800282e:	701a      	strb	r2, [r3, #0]
 8002830:	e006      	b.n	8002840 <HAL_TIM_PeriodElapsedCallback+0x68>
			}
			else if (settings_mode == 'T'){
 8002832:	4b56      	ldr	r3, [pc, #344]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b54      	cmp	r3, #84	; 0x54
 8002838:	d102      	bne.n	8002840 <HAL_TIM_PeriodElapsedCallback+0x68>
				settings_mode = 'R';
 800283a:	4b54      	ldr	r3, [pc, #336]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800283c:	2252      	movs	r2, #82	; 0x52
 800283e:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 8002840:	4b53      	ldr	r3, [pc, #332]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002842:	2201      	movs	r2, #1
 8002844:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002846:	4850      	ldr	r0, [pc, #320]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002848:	f009 fa6d 	bl	800bd26 <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 800284c:	f000 f956 	bl	8002afc <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8002850:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002854:	484f      	ldr	r0, [pc, #316]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002856:	f003 fba1 	bl	8005f9c <HAL_GPIO_ReadPin>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d028      	beq.n	80028b2 <HAL_TIM_PeriodElapsedCallback+0xda>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 8002860:	4b4a      	ldr	r3, [pc, #296]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b52      	cmp	r3, #82	; 0x52
 8002866:	d11e      	bne.n	80028a6 <HAL_TIM_PeriodElapsedCallback+0xce>
				if (HGM){
 8002868:	4b4b      	ldr	r3, [pc, #300]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d00d      	beq.n	800288c <HAL_TIM_PeriodElapsedCallback+0xb4>
					LED_RGB_status(15, 0, 20);
 8002870:	2214      	movs	r2, #20
 8002872:	2100      	movs	r1, #0
 8002874:	200f      	movs	r0, #15
 8002876:	f000 f9c3 	bl	8002c00 <LED_RGB_status>
					HGM =0;
 800287a:	4b47      	ldr	r3, [pc, #284]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8002880:	2201      	movs	r2, #1
 8002882:	2102      	movs	r1, #2
 8002884:	4845      	ldr	r0, [pc, #276]	; (800299c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002886:	f003 fba1 	bl	8005fcc <HAL_GPIO_WritePin>
 800288a:	e00c      	b.n	80028a6 <HAL_TIM_PeriodElapsedCallback+0xce>
				}
				else{
					LED_RGB_status(0, 0, 10);
 800288c:	220a      	movs	r2, #10
 800288e:	2100      	movs	r1, #0
 8002890:	2000      	movs	r0, #0
 8002892:	f000 f9b5 	bl	8002c00 <LED_RGB_status>
					HGM =1;
 8002896:	4b40      	ldr	r3, [pc, #256]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002898:	2201      	movs	r2, #1
 800289a:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 800289c:	2200      	movs	r2, #0
 800289e:	2102      	movs	r1, #2
 80028a0:	483e      	ldr	r0, [pc, #248]	; (800299c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80028a2:	f003 fb93 	bl	8005fcc <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 80028a6:	4b3e      	ldr	r3, [pc, #248]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80028a8:	2201      	movs	r2, #1
 80028aa:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80028ac:	4836      	ldr	r0, [pc, #216]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80028ae:	f009 fa3a 	bl	800bd26 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 80028b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028b6:	4837      	ldr	r0, [pc, #220]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80028b8:	f003 fb70 	bl	8005f9c <HAL_GPIO_ReadPin>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d007      	beq.n	80028d2 <HAL_TIM_PeriodElapsedCallback+0xfa>

			//ADD FUNCTIONALITY

			// Debug
			test_transmitDummyPacket();
 80028c2:	f000 f9cb 	bl	8002c5c <test_transmitDummyPacket>

			DOWN_state = 1;
 80028c6:	4b37      	ldr	r3, [pc, #220]	; (80029a4 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80028cc:	482e      	ldr	r0, [pc, #184]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80028ce:	f009 fa2a 	bl	800bd26 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 80028d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028d6:	482f      	ldr	r0, [pc, #188]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80028d8:	f003 fb60 	bl	8005f9c <HAL_GPIO_ReadPin>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00a      	beq.n	80028f8 <HAL_TIM_PeriodElapsedCallback+0x120>

			//ADD FUNCTIONALITY

			// Debug
			uint8_t ret;
			ret = ADF_status_word();
 80028e2:	f7fe fc6f 	bl	80011c4 <ADF_status_word>
 80028e6:	4603      	mov	r3, r0
 80028e8:	77fb      	strb	r3, [r7, #31]
			asm("nop");
 80028ea:	bf00      	nop

			LEFT_state = 1;
 80028ec:	4b2e      	ldr	r3, [pc, #184]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80028ee:	2201      	movs	r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80028f2:	4825      	ldr	r0, [pc, #148]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80028f4:	f009 fa17 	bl	800bd26 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 80028f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028fc:	4825      	ldr	r0, [pc, #148]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80028fe:	f003 fb4d 	bl	8005f9c <HAL_GPIO_ReadPin>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d005      	beq.n	8002914 <HAL_TIM_PeriodElapsedCallback+0x13c>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 8002908:	4b28      	ldr	r3, [pc, #160]	; (80029ac <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800290a:	2201      	movs	r2, #1
 800290c:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800290e:	481e      	ldr	r0, [pc, #120]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002910:	f009 fa09 	bl	800bd26 <HAL_TIM_Base_Stop_IT>
			packets_sent_prev = packets_sent;
		}
	}
	*/

	if(htim->Instance == TIM9){
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a25      	ldr	r2, [pc, #148]	; (80029b0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d12a      	bne.n	8002974 <HAL_TIM_PeriodElapsedCallback+0x19c>
		uint16_t txbuf[6];//16
		uint16_t pckts;
		if(settings_mode == 'T'){
 800291e:	4b1b      	ldr	r3, [pc, #108]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b54      	cmp	r3, #84	; 0x54
 8002924:	d10a      	bne.n	800293c <HAL_TIM_PeriodElapsedCallback+0x164>
			pckts = packets_sent-packets_sent_prev;
 8002926:	4b23      	ldr	r3, [pc, #140]	; (80029b4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002928:	881a      	ldrh	r2, [r3, #0]
 800292a:	4b23      	ldr	r3, [pc, #140]	; (80029b8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800292c:	881b      	ldrh	r3, [r3, #0]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	83bb      	strh	r3, [r7, #28]
			packets_sent_prev = packets_sent;
 8002932:	4b20      	ldr	r3, [pc, #128]	; (80029b4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002934:	881a      	ldrh	r2, [r3, #0]
 8002936:	4b20      	ldr	r3, [pc, #128]	; (80029b8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002938:	801a      	strh	r2, [r3, #0]
 800293a:	e00d      	b.n	8002958 <HAL_TIM_PeriodElapsedCallback+0x180>
		}
		else if(settings_mode == 'R'){
 800293c:	4b13      	ldr	r3, [pc, #76]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b52      	cmp	r3, #82	; 0x52
 8002942:	d109      	bne.n	8002958 <HAL_TIM_PeriodElapsedCallback+0x180>
			pckts = packets_received-packets_received_prev;
 8002944:	4b1d      	ldr	r3, [pc, #116]	; (80029bc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002946:	881a      	ldrh	r2, [r3, #0]
 8002948:	4b1d      	ldr	r3, [pc, #116]	; (80029c0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	83bb      	strh	r3, [r7, #28]
			packets_received_prev = packets_received;
 8002950:	4b1a      	ldr	r3, [pc, #104]	; (80029bc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002952:	881a      	ldrh	r2, [r3, #0]
 8002954:	4b1a      	ldr	r3, [pc, #104]	; (80029c0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002956:	801a      	strh	r2, [r3, #0]
		}

		uint16_t RSSI;

		RSSI = ptrdev->RSSI_counter - RSSI_prev;
 8002958:	4b1a      	ldr	r3, [pc, #104]	; (80029c4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	b29a      	uxth	r2, r3
 8002960:	4b19      	ldr	r3, [pc, #100]	; (80029c8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	b29b      	uxth	r3, r3
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	837b      	strh	r3, [r7, #26]
		RSSI_prev = ptrdev->RSSI_counter;
 800296a:	4b16      	ldr	r3, [pc, #88]	; (80029c4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	4a15      	ldr	r2, [pc, #84]	; (80029c8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002972:	6013      	str	r3, [r2, #0]
		//CDC_Transmit_FS((uint16_t *)txbuf, strlen(txbuf));

		//sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) RSSI_Mean);
		//CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
	}
}
 8002974:	bf00      	nop
 8002976:	3720      	adds	r7, #32
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40014800 	.word	0x40014800
 8002980:	40020800 	.word	0x40020800
 8002984:	20000048 	.word	0x20000048
 8002988:	20000864 	.word	0x20000864
 800298c:	20000040 	.word	0x20000040
 8002990:	2000004c 	.word	0x2000004c
 8002994:	40020400 	.word	0x40020400
 8002998:	2000026b 	.word	0x2000026b
 800299c:	40020000 	.word	0x40020000
 80029a0:	20000050 	.word	0x20000050
 80029a4:	20000054 	.word	0x20000054
 80029a8:	20000058 	.word	0x20000058
 80029ac:	2000005c 	.word	0x2000005c
 80029b0:	40014000 	.word	0x40014000
 80029b4:	20000270 	.word	0x20000270
 80029b8:	20000272 	.word	0x20000272
 80029bc:	2000026c 	.word	0x2000026c
 80029c0:	2000026e 	.word	0x2000026e
 80029c4:	20000754 	.word	0x20000754
 80029c8:	20000274 	.word	0x20000274

080029cc <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 80029d4:	4b1c      	ldr	r3, [pc, #112]	; (8002a48 <HAL_ADC_ConvCpltCallback+0x7c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00c      	beq.n	80029fa <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 80029e0:	481a      	ldr	r0, [pc, #104]	; (8002a4c <HAL_ADC_ConvCpltCallback+0x80>)
 80029e2:	f001 fdf9 	bl	80045d8 <HAL_ADC_GetValue>
 80029e6:	4603      	mov	r3, r0
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	4b19      	ldr	r3, [pc, #100]	; (8002a50 <HAL_ADC_ConvCpltCallback+0x84>)
 80029ec:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 80029ee:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <HAL_ADC_ConvCpltCallback+0x7c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	3301      	adds	r3, #1
 80029f4:	4a14      	ldr	r2, [pc, #80]	; (8002a48 <HAL_ADC_ConvCpltCallback+0x7c>)
 80029f6:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 80029f8:	e022      	b.n	8002a40 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 80029fa:	4814      	ldr	r0, [pc, #80]	; (8002a4c <HAL_ADC_ConvCpltCallback+0x80>)
 80029fc:	f001 fdec 	bl	80045d8 <HAL_ADC_GetValue>
 8002a00:	4603      	mov	r3, r0
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a06:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <HAL_ADC_ConvCpltCallback+0x84>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	4b11      	ldr	r3, [pc, #68]	; (8002a54 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	4413      	add	r3, r2
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a18:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 8002a1a:	4b0e      	ldr	r3, [pc, #56]	; (8002a54 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	085b      	lsrs	r3, r3, #1
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a24:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8002a26:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <HAL_ADC_ConvCpltCallback+0x8c>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4610      	mov	r0, r2
 8002a32:	f7fe fcfb 	bl	800142c <circular_buf_put_overwrite>
		adc_counter++;
 8002a36:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	4a02      	ldr	r2, [pc, #8]	; (8002a48 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002a3e:	6013      	str	r3, [r2, #0]
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	2000027c 	.word	0x2000027c
 8002a4c:	20000818 	.word	0x20000818
 8002a50:	20000278 	.word	0x20000278
 8002a54:	2000027a 	.word	0x2000027a
 8002a58:	20000750 	.word	0x20000750

08002a5c <startup>:


void startup(void){
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002a62:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002a66:	f006 fe89 	bl	800977c <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002a6a:	4b1f      	ldr	r3, [pc, #124]	; (8002ae8 <startup+0x8c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1e      	ldr	r2, [pc, #120]	; (8002ae8 <startup+0x8c>)
 8002a70:	f043 0304 	orr.w	r3, r3, #4
 8002a74:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8002a76:	4b1c      	ldr	r3, [pc, #112]	; (8002ae8 <startup+0x8c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a1b      	ldr	r2, [pc, #108]	; (8002ae8 <startup+0x8c>)
 8002a7c:	f043 0308 	orr.w	r3, r3, #8
 8002a80:	6013      	str	r3, [r2, #0]

	OLED_init();
 8002a82:	f7fe fd5f 	bl	8001544 <OLED_init>
	OLED_print_text("Encrypted", 39, 16);
 8002a86:	2210      	movs	r2, #16
 8002a88:	2127      	movs	r1, #39	; 0x27
 8002a8a:	4818      	ldr	r0, [pc, #96]	; (8002aec <startup+0x90>)
 8002a8c:	f7fe fd6e 	bl	800156c <OLED_print_text>
	OLED_print_text("Walkie Talkie", 18, 26);
 8002a90:	221a      	movs	r2, #26
 8002a92:	2112      	movs	r1, #18
 8002a94:	4816      	ldr	r0, [pc, #88]	; (8002af0 <startup+0x94>)
 8002a96:	f7fe fd69 	bl	800156c <OLED_print_text>
	OLED_update();
 8002a9a:	f7fe fd60 	bl	800155e <OLED_update>

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8002a9e:	4b15      	ldr	r3, [pc, #84]	; (8002af4 <startup+0x98>)
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fe f95b 	bl	8000d5c <ADF_Init>

	HAL_Delay(500);
 8002aa6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002aaa:	f001 fae1 	bl	8004070 <HAL_Delay>
	OLED_clear_screen();
 8002aae:	f7fe fd4f 	bl	8001550 <OLED_clear_screen>

	ADF_set_turnaround_Tx_Rx();
 8002ab2:	f7fe fab3 	bl	800101c <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8002ab6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002aba:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f00e fa8d 	bl	8010fe0 <malloc>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 8002aca:	88fb      	ldrh	r3, [r7, #6]
 8002acc:	4619      	mov	r1, r3
 8002ace:	6838      	ldr	r0, [r7, #0]
 8002ad0:	f7fe fc10 	bl	80012f4 <circular_buf_init>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <startup+0x9c>)
 8002ad8:	601a      	str	r2, [r3, #0]

	// Setup for MCU
	setup();
 8002ada:	f000 f80f 	bl	8002afc <setup>

}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40007000 	.word	0x40007000
 8002aec:	0801230c 	.word	0x0801230c
 8002af0:	08012318 	.word	0x08012318
 8002af4:	0003bd08 	.word	0x0003bd08
 8002af8:	20000750 	.word	0x20000750

08002afc <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8002b00:	4b28      	ldr	r3, [pc, #160]	; (8002ba4 <setup+0xa8>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fe fc39 	bl	800137c <circular_buf_reset>

	switch(settings_mode){
 8002b0a:	4b27      	ldr	r3, [pc, #156]	; (8002ba8 <setup+0xac>)
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b52      	cmp	r3, #82	; 0x52
 8002b10:	d020      	beq.n	8002b54 <setup+0x58>
 8002b12:	2b54      	cmp	r3, #84	; 0x54
 8002b14:	d000      	beq.n	8002b18 <setup+0x1c>
			while(ADF_RC_READY()==0);
			ADF_set_Rx_mode();
			break;
	}

}
 8002b16:	e043      	b.n	8002ba0 <setup+0xa4>
			LED_RGB_status(0, 10, 0);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	210a      	movs	r1, #10
 8002b1c:	2000      	movs	r0, #0
 8002b1e:	f000 f86f 	bl	8002c00 <LED_RGB_status>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8002b22:	2100      	movs	r1, #0
 8002b24:	4821      	ldr	r0, [pc, #132]	; (8002bac <setup+0xb0>)
 8002b26:	f002 ff83 	bl	8005a30 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002b2a:	4821      	ldr	r0, [pc, #132]	; (8002bb0 <setup+0xb4>)
 8002b2c:	f009 f8fb 	bl	800bd26 <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8002b30:	2200      	movs	r2, #0
 8002b32:	2101      	movs	r1, #1
 8002b34:	481f      	ldr	r0, [pc, #124]	; (8002bb4 <setup+0xb8>)
 8002b36:	f003 fa49 	bl	8005fcc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	2102      	movs	r1, #2
 8002b3e:	481d      	ldr	r0, [pc, #116]	; (8002bb4 <setup+0xb8>)
 8002b40:	f003 fa44 	bl	8005fcc <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8002b44:	2100      	movs	r1, #0
 8002b46:	481c      	ldr	r0, [pc, #112]	; (8002bb8 <setup+0xbc>)
 8002b48:	f009 f94e 	bl	800bde8 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8002b4c:	481b      	ldr	r0, [pc, #108]	; (8002bbc <setup+0xc0>)
 8002b4e:	f001 faf5 	bl	800413c <HAL_ADC_Start_IT>
			break;
 8002b52:	e025      	b.n	8002ba0 <setup+0xa4>
			LED_RGB_status(0, 0, 10);
 8002b54:	220a      	movs	r2, #10
 8002b56:	2100      	movs	r1, #0
 8002b58:	2000      	movs	r0, #0
 8002b5a:	f000 f851 	bl	8002c00 <LED_RGB_status>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8002b5e:	2100      	movs	r1, #0
 8002b60:	4815      	ldr	r0, [pc, #84]	; (8002bb8 <setup+0xbc>)
 8002b62:	f009 f97f 	bl	800be64 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8002b66:	4815      	ldr	r0, [pc, #84]	; (8002bbc <setup+0xc0>)
 8002b68:	f001 fbb8 	bl	80042dc <HAL_ADC_Stop_IT>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	2102      	movs	r1, #2
 8002b70:	4810      	ldr	r0, [pc, #64]	; (8002bb4 <setup+0xb8>)
 8002b72:	f003 fa2b 	bl	8005fcc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 8002b76:	2201      	movs	r2, #1
 8002b78:	2101      	movs	r1, #1
 8002b7a:	480e      	ldr	r0, [pc, #56]	; (8002bb4 <setup+0xb8>)
 8002b7c:	f003 fa26 	bl	8005fcc <HAL_GPIO_WritePin>
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8002b80:	2100      	movs	r1, #0
 8002b82:	480a      	ldr	r0, [pc, #40]	; (8002bac <setup+0xb0>)
 8002b84:	f002 feee 	bl	8005964 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 8002b88:	4809      	ldr	r0, [pc, #36]	; (8002bb0 <setup+0xb4>)
 8002b8a:	f009 f8a8 	bl	800bcde <HAL_TIM_Base_Start_IT>
			while(ADF_RC_READY()==0);
 8002b8e:	bf00      	nop
 8002b90:	f7fe faee 	bl	8001170 <ADF_RC_READY>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0fa      	beq.n	8002b90 <setup+0x94>
			ADF_set_Rx_mode();
 8002b9a:	f7fe faa3 	bl	80010e4 <ADF_set_Rx_mode>
			break;
 8002b9e:	bf00      	nop
}
 8002ba0:	bf00      	nop
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	20000750 	.word	0x20000750
 8002ba8:	20000040 	.word	0x20000040
 8002bac:	200008a4 	.word	0x200008a4
 8002bb0:	20000a1c 	.word	0x20000a1c
 8002bb4:	40020800 	.word	0x40020800
 8002bb8:	20000758 	.word	0x20000758
 8002bbc:	20000818 	.word	0x20000818

08002bc0 <potmeterInit>:

void potmeterInit(uint8_t volume){
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2104      	movs	r1, #4
 8002bd2:	4809      	ldr	r0, [pc, #36]	; (8002bf8 <potmeterInit+0x38>)
 8002bd4:	f003 f9fa 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 8002bd8:	f107 010c 	add.w	r1, r7, #12
 8002bdc:	2332      	movs	r3, #50	; 0x32
 8002bde:	2201      	movs	r2, #1
 8002be0:	4806      	ldr	r0, [pc, #24]	; (8002bfc <potmeterInit+0x3c>)
 8002be2:	f007 fdf0 	bl	800a7c6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 8002be6:	2201      	movs	r2, #1
 8002be8:	2104      	movs	r1, #4
 8002bea:	4803      	ldr	r0, [pc, #12]	; (8002bf8 <potmeterInit+0x38>)
 8002bec:	f003 f9ee 	bl	8005fcc <HAL_GPIO_WritePin>
}
 8002bf0:	bf00      	nop
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40020800 	.word	0x40020800
 8002bfc:	200006a0 	.word	0x200006a0

08002c00 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	80fb      	strh	r3, [r7, #6]
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	80bb      	strh	r3, [r7, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	2b14      	cmp	r3, #20
 8002c16:	d901      	bls.n	8002c1c <LED_RGB_status+0x1c>
		red = 20;
 8002c18:	2314      	movs	r3, #20
 8002c1a:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8002c1c:	88bb      	ldrh	r3, [r7, #4]
 8002c1e:	2b1e      	cmp	r3, #30
 8002c20:	d901      	bls.n	8002c26 <LED_RGB_status+0x26>
		green = 30;
 8002c22:	231e      	movs	r3, #30
 8002c24:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 8002c26:	887b      	ldrh	r3, [r7, #2]
 8002c28:	2b23      	cmp	r3, #35	; 0x23
 8002c2a:	d901      	bls.n	8002c30 <LED_RGB_status+0x30>
		blue = 35;
 8002c2c:	2323      	movs	r3, #35	; 0x23
 8002c2e:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8002c30:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <LED_RGB_status+0x54>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	88fa      	ldrh	r2, [r7, #6]
 8002c36:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8002c38:	4b07      	ldr	r3, [pc, #28]	; (8002c58 <LED_RGB_status+0x58>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	88ba      	ldrh	r2, [r7, #4]
 8002c3e:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8002c40:	4b05      	ldr	r3, [pc, #20]	; (8002c58 <LED_RGB_status+0x58>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	887a      	ldrh	r2, [r7, #2]
 8002c46:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	2000090c 	.word	0x2000090c
 8002c58:	20000798 	.word	0x20000798

08002c5c <test_transmitDummyPacket>:


void test_transmitDummyPacket(void){
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
	// Packet length (1byte), packet type (1byte), ID (1byte), RSSI byte (1byte)
	//uint8_t packet_total_length = 5+40;
	uint8_t packet_total_length = 5;
 8002c62:	2305      	movs	r3, #5
 8002c64:	71fb      	strb	r3, [r7, #7]
	dest_ID = 0xFF;
 8002c66:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <test_transmitDummyPacket+0x54>)
 8002c68:	22ff      	movs	r2, #255	; 0xff
 8002c6a:	701a      	strb	r2, [r3, #0]

	//SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, 0xBB, dest_ID, source_ID};
 8002c6c:	2310      	movs	r3, #16
 8002c6e:	703b      	strb	r3, [r7, #0]
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	707b      	strb	r3, [r7, #1]
 8002c74:	23bb      	movs	r3, #187	; 0xbb
 8002c76:	70bb      	strb	r3, [r7, #2]
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <test_transmitDummyPacket+0x54>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	70fb      	strb	r3, [r7, #3]
 8002c7e:	2301      	movs	r3, #1
 8002c80:	713b      	strb	r3, [r7, #4]

	//uint8_t array[20] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20};//, 0x21222324, 0x25262728, 0x29303132};
	//uint8_t array[40] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20,0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20};

	// Write data to packet RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2104      	movs	r1, #4
 8002c86:	480b      	ldr	r0, [pc, #44]	; (8002cb4 <test_transmitDummyPacket+0x58>)
 8002c88:	f003 f9a0 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8002c8c:	463b      	mov	r3, r7
 8002c8e:	2205      	movs	r2, #5
 8002c90:	4619      	mov	r1, r3
 8002c92:	4809      	ldr	r0, [pc, #36]	; (8002cb8 <test_transmitDummyPacket+0x5c>)
 8002c94:	f008 f976 	bl	800af84 <HAL_SPI_Transmit_IT>
	//HAL_SPI_Transmit_IT(&hspi1, array, 20);
	//for(int i=0; i<40; i++){
	//	HAL_SPI_Transmit_IT(&hspi1, &array[i], 1);
	//}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002c98:	2201      	movs	r2, #1
 8002c9a:	2104      	movs	r1, #4
 8002c9c:	4805      	ldr	r0, [pc, #20]	; (8002cb4 <test_transmitDummyPacket+0x58>)
 8002c9e:	f003 f995 	bl	8005fcc <HAL_GPIO_WritePin>

	ADF_set_Tx_mode();
 8002ca2:	f7fe fa01 	bl	80010a8 <ADF_set_Tx_mode>

}
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20000041 	.word	0x20000041
 8002cb4:	40020000 	.word	0x40020000
 8002cb8:	200009c4 	.word	0x200009c4

08002cbc <transmitAudioPacket>:

	// Wait for SPI to finish
	while (ADF_SPI_READY() == 0);
}

void transmitAudioPacket(void){
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 8002cc6:	2335      	movs	r3, #53	; 0x35
 8002cc8:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 8002cca:	4b39      	ldr	r3, [pc, #228]	; (8002db0 <transmitAudioPacket+0xf4>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 8002cd2:	23ff      	movs	r3, #255	; 0xff
 8002cd4:	73fb      	strb	r3, [r7, #15]
 8002cd6:	e001      	b.n	8002cdc <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 8002cd8:	23fe      	movs	r3, #254	; 0xfe
 8002cda:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 8002cdc:	2310      	movs	r3, #16
 8002cde:	713b      	strb	r3, [r7, #4]
 8002ce0:	7abb      	ldrb	r3, [r7, #10]
 8002ce2:	717b      	strb	r3, [r7, #5]
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	71bb      	strb	r3, [r7, #6]
 8002ce8:	4b32      	ldr	r3, [pc, #200]	; (8002db4 <transmitAudioPacket+0xf8>)
 8002cea:	22ff      	movs	r2, #255	; 0xff
 8002cec:	701a      	strb	r2, [r3, #0]
 8002cee:	4b31      	ldr	r3, [pc, #196]	; (8002db4 <transmitAudioPacket+0xf8>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	71fb      	strb	r3, [r7, #7]
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	73bb      	strb	r3, [r7, #14]
 8002cfc:	e00c      	b.n	8002d18 <transmitAudioPacket+0x5c>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 8002cfe:	4b2e      	ldr	r3, [pc, #184]	; (8002db8 <transmitAudioPacket+0xfc>)
 8002d00:	6818      	ldr	r0, [r3, #0]
 8002d02:	7bbb      	ldrb	r3, [r7, #14]
 8002d04:	4a2d      	ldr	r2, [pc, #180]	; (8002dbc <transmitAudioPacket+0x100>)
 8002d06:	4413      	add	r3, r2
 8002d08:	4619      	mov	r1, r3
 8002d0a:	f7fe fbb7 	bl	800147c <circular_buf_get>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002d12:	7bbb      	ldrb	r3, [r7, #14]
 8002d14:	3301      	adds	r3, #1
 8002d16:	73bb      	strb	r3, [r7, #14]
 8002d18:	7bbb      	ldrb	r3, [r7, #14]
 8002d1a:	2b2f      	cmp	r3, #47	; 0x2f
 8002d1c:	d9ef      	bls.n	8002cfe <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 8002d1e:	4b24      	ldr	r3, [pc, #144]	; (8002db0 <transmitAudioPacket+0xf4>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d007      	beq.n	8002d36 <transmitAudioPacket+0x7a>
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 8002d26:	2332      	movs	r3, #50	; 0x32
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	4b25      	ldr	r3, [pc, #148]	; (8002dc0 <transmitAudioPacket+0x104>)
 8002d2c:	2230      	movs	r2, #48	; 0x30
 8002d2e:	4923      	ldr	r1, [pc, #140]	; (8002dbc <transmitAudioPacket+0x100>)
 8002d30:	4824      	ldr	r0, [pc, #144]	; (8002dc4 <transmitAudioPacket+0x108>)
 8002d32:	f001 ffe5 	bl	8004d00 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002d36:	2200      	movs	r2, #0
 8002d38:	2104      	movs	r1, #4
 8002d3a:	4823      	ldr	r0, [pc, #140]	; (8002dc8 <transmitAudioPacket+0x10c>)
 8002d3c:	f003 f946 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8002d40:	1d3b      	adds	r3, r7, #4
 8002d42:	2205      	movs	r2, #5
 8002d44:	4619      	mov	r1, r3
 8002d46:	4821      	ldr	r0, [pc, #132]	; (8002dcc <transmitAudioPacket+0x110>)
 8002d48:	f008 f91c 	bl	800af84 <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8002d4c:	4b18      	ldr	r3, [pc, #96]	; (8002db0 <transmitAudioPacket+0xf4>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d011      	beq.n	8002d78 <transmitAudioPacket+0xbc>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002d54:	2300      	movs	r3, #0
 8002d56:	737b      	strb	r3, [r7, #13]
 8002d58:	e00a      	b.n	8002d70 <transmitAudioPacket+0xb4>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 8002d5a:	7b7b      	ldrb	r3, [r7, #13]
 8002d5c:	4a18      	ldr	r2, [pc, #96]	; (8002dc0 <transmitAudioPacket+0x104>)
 8002d5e:	4413      	add	r3, r2
 8002d60:	2201      	movs	r2, #1
 8002d62:	4619      	mov	r1, r3
 8002d64:	4819      	ldr	r0, [pc, #100]	; (8002dcc <transmitAudioPacket+0x110>)
 8002d66:	f008 f90d 	bl	800af84 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002d6a:	7b7b      	ldrb	r3, [r7, #13]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	737b      	strb	r3, [r7, #13]
 8002d70:	7b7b      	ldrb	r3, [r7, #13]
 8002d72:	2b2f      	cmp	r3, #47	; 0x2f
 8002d74:	d9f1      	bls.n	8002d5a <transmitAudioPacket+0x9e>
 8002d76:	e010      	b.n	8002d9a <transmitAudioPacket+0xde>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002d78:	2300      	movs	r3, #0
 8002d7a:	733b      	strb	r3, [r7, #12]
 8002d7c:	e00a      	b.n	8002d94 <transmitAudioPacket+0xd8>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 8002d7e:	7b3b      	ldrb	r3, [r7, #12]
 8002d80:	4a0e      	ldr	r2, [pc, #56]	; (8002dbc <transmitAudioPacket+0x100>)
 8002d82:	4413      	add	r3, r2
 8002d84:	2201      	movs	r2, #1
 8002d86:	4619      	mov	r1, r3
 8002d88:	4810      	ldr	r0, [pc, #64]	; (8002dcc <transmitAudioPacket+0x110>)
 8002d8a:	f008 f8fb 	bl	800af84 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002d8e:	7b3b      	ldrb	r3, [r7, #12]
 8002d90:	3301      	adds	r3, #1
 8002d92:	733b      	strb	r3, [r7, #12]
 8002d94:	7b3b      	ldrb	r3, [r7, #12]
 8002d96:	2b2f      	cmp	r3, #47	; 0x2f
 8002d98:	d9f1      	bls.n	8002d7e <transmitAudioPacket+0xc2>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	2104      	movs	r1, #4
 8002d9e:	480a      	ldr	r0, [pc, #40]	; (8002dc8 <transmitAudioPacket+0x10c>)
 8002da0:	f003 f914 	bl	8005fcc <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 8002da4:	f7fe f980 	bl	80010a8 <ADF_set_Tx_mode>

}
 8002da8:	bf00      	nop
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20000044 	.word	0x20000044
 8002db4:	20000041 	.word	0x20000041
 8002db8:	20000750 	.word	0x20000750
 8002dbc:	20000994 	.word	0x20000994
 8002dc0:	200008dc 	.word	0x200008dc
 8002dc4:	20000aa4 	.word	0x20000aa4
 8002dc8:	40020000 	.word	0x40020000
 8002dcc:	200009c4 	.word	0x200009c4

08002dd0 <readPacket>:

void readPacket(void){
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 8002dd6:	4b40      	ldr	r3, [pc, #256]	; (8002ed8 <readPacket+0x108>)
 8002dd8:	881b      	ldrh	r3, [r3, #0]
 8002dda:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 8002ddc:	bf00      	nop
 8002dde:	f7fe f99f 	bl	8001120 <ADF_SPI_READY>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0fa      	beq.n	8002dde <readPacket+0xe>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2104      	movs	r1, #4
 8002dec:	483b      	ldr	r0, [pc, #236]	; (8002edc <readPacket+0x10c>)
 8002dee:	f003 f8ed 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 8002df2:	1d3b      	adds	r3, r7, #4
 8002df4:	2202      	movs	r2, #2
 8002df6:	4619      	mov	r1, r3
 8002df8:	4839      	ldr	r0, [pc, #228]	; (8002ee0 <readPacket+0x110>)
 8002dfa:	f008 f8c3 	bl	800af84 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 8002dfe:	2201      	movs	r2, #1
 8002e00:	4938      	ldr	r1, [pc, #224]	; (8002ee4 <readPacket+0x114>)
 8002e02:	4837      	ldr	r0, [pc, #220]	; (8002ee0 <readPacket+0x110>)
 8002e04:	f008 f940 	bl	800b088 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 8002e08:	2201      	movs	r2, #1
 8002e0a:	4937      	ldr	r1, [pc, #220]	; (8002ee8 <readPacket+0x118>)
 8002e0c:	4834      	ldr	r0, [pc, #208]	; (8002ee0 <readPacket+0x110>)
 8002e0e:	f008 f93b 	bl	800b088 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 8002e12:	2201      	movs	r2, #1
 8002e14:	4935      	ldr	r1, [pc, #212]	; (8002eec <readPacket+0x11c>)
 8002e16:	4832      	ldr	r0, [pc, #200]	; (8002ee0 <readPacket+0x110>)
 8002e18:	f008 f936 	bl	800b088 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	4934      	ldr	r1, [pc, #208]	; (8002ef0 <readPacket+0x120>)
 8002e20:	482f      	ldr	r0, [pc, #188]	; (8002ee0 <readPacket+0x110>)
 8002e22:	f008 f931 	bl	800b088 <HAL_SPI_Receive_IT>
	if(Rx_to_ID == broadcast_ID){
 8002e26:	4b31      	ldr	r3, [pc, #196]	; (8002eec <readPacket+0x11c>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	22ff      	movs	r2, #255	; 0xff
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d125      	bne.n	8002e7c <readPacket+0xac>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 8002e30:	4b2d      	ldr	r3, [pc, #180]	; (8002ee8 <readPacket+0x118>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	22ff      	movs	r2, #255	; 0xff
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d004      	beq.n	8002e44 <readPacket+0x74>
 8002e3a:	4b2b      	ldr	r3, [pc, #172]	; (8002ee8 <readPacket+0x118>)
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	22fe      	movs	r2, #254	; 0xfe
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d140      	bne.n	8002ec6 <readPacket+0xf6>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002e44:	2300      	movs	r3, #0
 8002e46:	71fb      	strb	r3, [r7, #7]
 8002e48:	e00a      	b.n	8002e60 <readPacket+0x90>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	4a29      	ldr	r2, [pc, #164]	; (8002ef4 <readPacket+0x124>)
 8002e4e:	4413      	add	r3, r2
 8002e50:	2201      	movs	r2, #1
 8002e52:	4619      	mov	r1, r3
 8002e54:	4822      	ldr	r0, [pc, #136]	; (8002ee0 <readPacket+0x110>)
 8002e56:	f008 f917 	bl	800b088 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	71fb      	strb	r3, [r7, #7]
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	2b2f      	cmp	r3, #47	; 0x2f
 8002e64:	d9f1      	bls.n	8002e4a <readPacket+0x7a>
			}

			//HAL_SPI_Receive_IT(&hspi1, &Rx_TEST, 1);
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8002e66:	2201      	movs	r2, #1
 8002e68:	4923      	ldr	r1, [pc, #140]	; (8002ef8 <readPacket+0x128>)
 8002e6a:	481d      	ldr	r0, [pc, #116]	; (8002ee0 <readPacket+0x110>)
 8002e6c:	f008 f90c 	bl	800b088 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002e70:	2201      	movs	r2, #1
 8002e72:	2104      	movs	r1, #4
 8002e74:	4819      	ldr	r0, [pc, #100]	; (8002edc <readPacket+0x10c>)
 8002e76:	f003 f8a9 	bl	8005fcc <HAL_GPIO_WritePin>
 8002e7a:	e024      	b.n	8002ec6 <readPacket+0xf6>
		}
	}
	else if (Rx_to_ID == source_ID){
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <readPacket+0x11c>)
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	2201      	movs	r2, #1
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d11f      	bne.n	8002ec6 <readPacket+0xf6>
		if(Rx_packet_type == packet_type_reply){
 8002e86:	4b18      	ldr	r3, [pc, #96]	; (8002ee8 <readPacket+0x118>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	220f      	movs	r2, #15
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d110      	bne.n	8002eb2 <readPacket+0xe2>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002e90:	2300      	movs	r3, #0
 8002e92:	71bb      	strb	r3, [r7, #6]
 8002e94:	e00a      	b.n	8002eac <readPacket+0xdc>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8002e96:	79bb      	ldrb	r3, [r7, #6]
 8002e98:	4a16      	ldr	r2, [pc, #88]	; (8002ef4 <readPacket+0x124>)
 8002e9a:	4413      	add	r3, r2
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	480f      	ldr	r0, [pc, #60]	; (8002ee0 <readPacket+0x110>)
 8002ea2:	f008 f8f1 	bl	800b088 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002ea6:	79bb      	ldrb	r3, [r7, #6]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	71bb      	strb	r3, [r7, #6]
 8002eac:	79bb      	ldrb	r3, [r7, #6]
 8002eae:	2b2f      	cmp	r3, #47	; 0x2f
 8002eb0:	d9f1      	bls.n	8002e96 <readPacket+0xc6>
			}
		}
		//HAL_SPI_Receive_IT(&hspi1, &Rx_TEST, 1);
		HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	4910      	ldr	r1, [pc, #64]	; (8002ef8 <readPacket+0x128>)
 8002eb6:	480a      	ldr	r0, [pc, #40]	; (8002ee0 <readPacket+0x110>)
 8002eb8:	f008 f8e6 	bl	800b088 <HAL_SPI_Receive_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	2104      	movs	r1, #4
 8002ec0:	4806      	ldr	r0, [pc, #24]	; (8002edc <readPacket+0x10c>)
 8002ec2:	f003 f883 	bl	8005fcc <HAL_GPIO_WritePin>
	}
	else{
		// Ignore packet
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	2104      	movs	r1, #4
 8002eca:	4804      	ldr	r0, [pc, #16]	; (8002edc <readPacket+0x10c>)
 8002ecc:	f003 f87e 	bl	8005fcc <HAL_GPIO_WritePin>

	// Wait for SPI to finish
	//while (ADF_SPI_READY() == 0);
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	08012328 	.word	0x08012328
 8002edc:	40020000 	.word	0x40020000
 8002ee0:	200009c4 	.word	0x200009c4
 8002ee4:	200008b8 	.word	0x200008b8
 8002ee8:	200008b9 	.word	0x200008b9
 8002eec:	20000a60 	.word	0x20000a60
 8002ef0:	20000a5c 	.word	0x20000a5c
 8002ef4:	200008dc 	.word	0x200008dc
 8002ef8:	20000a5f 	.word	0x20000a5f

08002efc <writeKeyPacket>:


void writeKeyPacket(void){
 8002efc:	b590      	push	{r4, r7, lr}
 8002efe:	b089      	sub	sp, #36	; 0x24
 8002f00:	af00      	add	r7, sp, #0
	// Packet length (1byte), packet type (1byte), ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5+settings_audiosamples_length;
 8002f02:	2335      	movs	r3, #53	; 0x35
 8002f04:	76fb      	strb	r3, [r7, #27]

	dest_ID = Rx_from_ID;
 8002f06:	4b1e      	ldr	r3, [pc, #120]	; (8002f80 <writeKeyPacket+0x84>)
 8002f08:	781a      	ldrb	r2, [r3, #0]
 8002f0a:	4b1e      	ldr	r3, [pc, #120]	; (8002f84 <writeKeyPacket+0x88>)
 8002f0c:	701a      	strb	r2, [r3, #0]

	//SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type_reply, dest_ID, source_ID};
 8002f0e:	2310      	movs	r3, #16
 8002f10:	753b      	strb	r3, [r7, #20]
 8002f12:	7efb      	ldrb	r3, [r7, #27]
 8002f14:	757b      	strb	r3, [r7, #21]
 8002f16:	230f      	movs	r3, #15
 8002f18:	75bb      	strb	r3, [r7, #22]
 8002f1a:	4b1a      	ldr	r3, [pc, #104]	; (8002f84 <writeKeyPacket+0x88>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	75fb      	strb	r3, [r7, #23]
 8002f20:	2301      	movs	r3, #1
 8002f22:	763b      	strb	r3, [r7, #24]

	uint8_t array[16] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16};
 8002f24:	4b18      	ldr	r3, [pc, #96]	; (8002f88 <writeKeyPacket+0x8c>)
 8002f26:	1d3c      	adds	r4, r7, #4
 8002f28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Write data to packet RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2104      	movs	r1, #4
 8002f32:	4816      	ldr	r0, [pc, #88]	; (8002f8c <writeKeyPacket+0x90>)
 8002f34:	f003 f84a 	bl	8005fcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8002f38:	f107 0314 	add.w	r3, r7, #20
 8002f3c:	2205      	movs	r2, #5
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4813      	ldr	r0, [pc, #76]	; (8002f90 <writeKeyPacket+0x94>)
 8002f42:	f008 f81f 	bl	800af84 <HAL_SPI_Transmit_IT>
	for(int i=0; i<16; i++){
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]
 8002f4a:	e00a      	b.n	8002f62 <writeKeyPacket+0x66>
		HAL_SPI_Transmit_IT(&hspi1, &array[i], 1);
 8002f4c:	1d3a      	adds	r2, r7, #4
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	4413      	add	r3, r2
 8002f52:	2201      	movs	r2, #1
 8002f54:	4619      	mov	r1, r3
 8002f56:	480e      	ldr	r0, [pc, #56]	; (8002f90 <writeKeyPacket+0x94>)
 8002f58:	f008 f814 	bl	800af84 <HAL_SPI_Transmit_IT>
	for(int i=0; i<16; i++){
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	61fb      	str	r3, [r7, #28]
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	2b0f      	cmp	r3, #15
 8002f66:	ddf1      	ble.n	8002f4c <writeKeyPacket+0x50>
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002f68:	2201      	movs	r2, #1
 8002f6a:	2104      	movs	r1, #4
 8002f6c:	4807      	ldr	r0, [pc, #28]	; (8002f8c <writeKeyPacket+0x90>)
 8002f6e:	f003 f82d 	bl	8005fcc <HAL_GPIO_WritePin>
	ADF_set_Tx_mode();
 8002f72:	f7fe f899 	bl	80010a8 <ADF_set_Tx_mode>
}
 8002f76:	bf00      	nop
 8002f78:	3724      	adds	r7, #36	; 0x24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd90      	pop	{r4, r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	20000a5c 	.word	0x20000a5c
 8002f84:	20000041 	.word	0x20000041
 8002f88:	0801232c 	.word	0x0801232c
 8002f8c:	40020000 	.word	0x40020000
 8002f90:	200009c4 	.word	0x200009c4

08002f94 <playAudio>:

void playAudio(){
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8002f9e:	4b10      	ldr	r3, [pc, #64]	; (8002fe0 <playAudio+0x4c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe fa0a 	bl	80013bc <circular_buf_size>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	4b0d      	ldr	r3, [pc, #52]	; (8002fe4 <playAudio+0x50>)
 8002fae:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <playAudio+0x50>)
 8002fb2:	881b      	ldrh	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00e      	beq.n	8002fd6 <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <playAudio+0x4c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	1d3a      	adds	r2, r7, #4
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe fa5b 	bl	800147c <circular_buf_get>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 8002fca:	88bb      	ldrh	r3, [r7, #4]
 8002fcc:	2208      	movs	r2, #8
 8002fce:	2100      	movs	r1, #0
 8002fd0:	4805      	ldr	r0, [pc, #20]	; (8002fe8 <playAudio+0x54>)
 8002fd2:	f002 fde9 	bl	8005ba8 <HAL_DAC_SetValue>
	}
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000750 	.word	0x20000750
 8002fe4:	20000280 	.word	0x20000280
 8002fe8:	200008a4 	.word	0x200008a4

08002fec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ff2:	e7fe      	b.n	8002ff2 <Error_Handler+0x6>

08002ff4 <SSD1306_Init>:
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
        }
    }
}

uint8_t SSD1306_Init(void) {
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002ffa:	f000 fa25 	bl	8003448 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002ffe:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003002:	2201      	movs	r2, #1
 8003004:	2178      	movs	r1, #120	; 0x78
 8003006:	4856      	ldr	r0, [pc, #344]	; (8003160 <SSD1306_Init+0x16c>)
 8003008:	f003 fa48 	bl	800649c <HAL_I2C_IsDeviceReady>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8003012:	2300      	movs	r3, #0
 8003014:	e09f      	b.n	8003156 <SSD1306_Init+0x162>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8003016:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800301a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800301c:	e002      	b.n	8003024 <SSD1306_Init+0x30>
		p--;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	3b01      	subs	r3, #1
 8003022:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f9      	bne.n	800301e <SSD1306_Init+0x2a>
	
	/* Init LCD same as Arduino code*/
	SSD1306_WRITECOMMAND(0xAE); //display off
 800302a:	22ae      	movs	r2, #174	; 0xae
 800302c:	2100      	movs	r1, #0
 800302e:	2078      	movs	r0, #120	; 0x78
 8003030:	f000 fa1e 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003034:	22d5      	movs	r2, #213	; 0xd5
 8003036:	2100      	movs	r1, #0
 8003038:	2078      	movs	r0, #120	; 0x78
 800303a:	f000 fa19 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio (Standard 0x80)
 800303e:	22f0      	movs	r2, #240	; 0xf0
 8003040:	2100      	movs	r1, #0
 8003042:	2078      	movs	r0, #120	; 0x78
 8003044:	f000 fa14 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8003048:	22a8      	movs	r2, #168	; 0xa8
 800304a:	2100      	movs	r1, #0
 800304c:	2078      	movs	r0, #120	; 0x78
 800304e:	f000 fa0f 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 8003052:	223f      	movs	r2, #63	; 0x3f
 8003054:	2100      	movs	r1, #0
 8003056:	2078      	movs	r0, #120	; 0x78
 8003058:	f000 fa0a 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800305c:	22d3      	movs	r2, #211	; 0xd3
 800305e:	2100      	movs	r1, #0
 8003060:	2078      	movs	r0, #120	; 0x78
 8003062:	f000 fa05 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003066:	2200      	movs	r2, #0
 8003068:	2100      	movs	r1, #0
 800306a:	2078      	movs	r0, #120	; 0x78
 800306c:	f000 fa00 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8003070:	2240      	movs	r2, #64	; 0x40
 8003072:	2100      	movs	r1, #0
 8003074:	2078      	movs	r0, #120	; 0x78
 8003076:	f000 f9fb 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800307a:	228d      	movs	r2, #141	; 0x8d
 800307c:	2100      	movs	r1, #0
 800307e:	2078      	movs	r0, #120	; 0x78
 8003080:	f000 f9f6 	bl	8003470 <ssd1306_I2C_Write>
	
	SSD1306_WRITECOMMAND(0x14);
 8003084:	2214      	movs	r2, #20
 8003086:	2100      	movs	r1, #0
 8003088:	2078      	movs	r0, #120	; 0x78
 800308a:	f000 f9f1 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 800308e:	2220      	movs	r2, #32
 8003090:	2100      	movs	r1, #0
 8003092:	2078      	movs	r0, #120	; 0x78
 8003094:	f000 f9ec 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003098:	2200      	movs	r2, #0
 800309a:	2100      	movs	r1, #0
 800309c:	2078      	movs	r0, #120	; 0x78
 800309e:	f000 f9e7 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB1);
 80030a2:	22b1      	movs	r2, #177	; 0xb1
 80030a4:	2100      	movs	r1, #0
 80030a6:	2078      	movs	r0, #120	; 0x78
 80030a8:	f000 f9e2 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80030ac:	22c8      	movs	r2, #200	; 0xc8
 80030ae:	2100      	movs	r1, #0
 80030b0:	2078      	movs	r0, #120	; 0x78
 80030b2:	f000 f9dd 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80030b6:	22da      	movs	r2, #218	; 0xda
 80030b8:	2100      	movs	r1, #0
 80030ba:	2078      	movs	r0, #120	; 0x78
 80030bc:	f000 f9d8 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80030c0:	2212      	movs	r2, #18
 80030c2:	2100      	movs	r1, #0
 80030c4:	2078      	movs	r0, #120	; 0x78
 80030c6:	f000 f9d3 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80030ca:	2281      	movs	r2, #129	; 0x81
 80030cc:	2100      	movs	r1, #0
 80030ce:	2078      	movs	r0, #120	; 0x78
 80030d0:	f000 f9ce 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xCF);
 80030d4:	22cf      	movs	r2, #207	; 0xcf
 80030d6:	2100      	movs	r1, #0
 80030d8:	2078      	movs	r0, #120	; 0x78
 80030da:	f000 f9c9 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80030de:	22d9      	movs	r2, #217	; 0xd9
 80030e0:	2100      	movs	r1, #0
 80030e2:	2078      	movs	r0, #120	; 0x78
 80030e4:	f000 f9c4 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF1);
 80030e8:	22f1      	movs	r2, #241	; 0xf1
 80030ea:	2100      	movs	r1, #0
 80030ec:	2078      	movs	r0, #120	; 0x78
 80030ee:	f000 f9bf 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80030f2:	22db      	movs	r2, #219	; 0xdb
 80030f4:	2100      	movs	r1, #0
 80030f6:	2078      	movs	r0, #120	; 0x78
 80030f8:	f000 f9ba 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 80030fc:	2240      	movs	r2, #64	; 0x40
 80030fe:	2100      	movs	r1, #0
 8003100:	2078      	movs	r0, #120	; 0x78
 8003102:	f000 f9b5 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003106:	22a4      	movs	r2, #164	; 0xa4
 8003108:	2100      	movs	r1, #0
 800310a:	2078      	movs	r0, #120	; 0x78
 800310c:	f000 f9b0 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003110:	22a6      	movs	r2, #166	; 0xa6
 8003112:	2100      	movs	r1, #0
 8003114:	2078      	movs	r0, #120	; 0x78
 8003116:	f000 f9ab 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x2E);
 800311a:	222e      	movs	r2, #46	; 0x2e
 800311c:	2100      	movs	r1, #0
 800311e:	2078      	movs	r0, #120	; 0x78
 8003120:	f000 f9a6 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xA1);
 8003124:	22a1      	movs	r2, #161	; 0xa1
 8003126:	2100      	movs	r1, #0
 8003128:	2078      	movs	r0, #120	; 0x78
 800312a:	f000 f9a1 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800312e:	22af      	movs	r2, #175	; 0xaf
 8003130:	2100      	movs	r1, #0
 8003132:	2078      	movs	r0, #120	; 0x78
 8003134:	f000 f99c 	bl	8003470 <ssd1306_I2C_Write>




	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003138:	2000      	movs	r0, #0
 800313a:	f000 f851 	bl	80031e0 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800313e:	f000 f813 	bl	8003168 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8003142:	4b08      	ldr	r3, [pc, #32]	; (8003164 <SSD1306_Init+0x170>)
 8003144:	2200      	movs	r2, #0
 8003146:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8003148:	4b06      	ldr	r3, [pc, #24]	; (8003164 <SSD1306_Init+0x170>)
 800314a:	2200      	movs	r2, #0
 800314c:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 800314e:	4b05      	ldr	r3, [pc, #20]	; (8003164 <SSD1306_Init+0x170>)
 8003150:	2201      	movs	r2, #1
 8003152:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8003154:	2301      	movs	r3, #1
}
 8003156:	4618      	mov	r0, r3
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	200006f8 	.word	0x200006f8
 8003164:	20000684 	.word	0x20000684

08003168 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
	/* Test (Werkt!)*/
	SSD1306_WRITECOMMAND(0x22);
 800316e:	2222      	movs	r2, #34	; 0x22
 8003170:	2100      	movs	r1, #0
 8003172:	2078      	movs	r0, #120	; 0x78
 8003174:	f000 f97c 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8003178:	2200      	movs	r2, #0
 800317a:	2100      	movs	r1, #0
 800317c:	2078      	movs	r0, #120	; 0x78
 800317e:	f000 f977 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8003182:	22ff      	movs	r2, #255	; 0xff
 8003184:	2100      	movs	r1, #0
 8003186:	2078      	movs	r0, #120	; 0x78
 8003188:	f000 f972 	bl	8003470 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x21);
 800318c:	2221      	movs	r2, #33	; 0x21
 800318e:	2100      	movs	r1, #0
 8003190:	2078      	movs	r0, #120	; 0x78
 8003192:	f000 f96d 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8003196:	2200      	movs	r2, #0
 8003198:	2100      	movs	r1, #0
 800319a:	2078      	movs	r0, #120	; 0x78
 800319c:	f000 f968 	bl	8003470 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x7F);
 80031a0:	227f      	movs	r2, #127	; 0x7f
 80031a2:	2100      	movs	r1, #0
 80031a4:	2078      	movs	r0, #120	; 0x78
 80031a6:	f000 f963 	bl	8003470 <ssd1306_I2C_Write>
	
	uint16_t count = SSD1306_WIDTH * ((SSD1306_HEIGHT + 7) / 8);
 80031aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031ae:	80fb      	strh	r3, [r7, #6]
	uint8_t *ptr = SSD1306_Buffer;
 80031b0:	4b0a      	ldr	r3, [pc, #40]	; (80031dc <SSD1306_UpdateScreen+0x74>)
 80031b2:	603b      	str	r3, [r7, #0]

	while(count--){
 80031b4:	e008      	b.n	80031c8 <SSD1306_UpdateScreen+0x60>
		SSD1306_WRITEDATA(*ptr++);
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	1c5a      	adds	r2, r3, #1
 80031ba:	603a      	str	r2, [r7, #0]
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	461a      	mov	r2, r3
 80031c0:	2140      	movs	r1, #64	; 0x40
 80031c2:	2078      	movs	r0, #120	; 0x78
 80031c4:	f000 f954 	bl	8003470 <ssd1306_I2C_Write>
	while(count--){
 80031c8:	88fb      	ldrh	r3, [r7, #6]
 80031ca:	1e5a      	subs	r2, r3, #1
 80031cc:	80fa      	strh	r2, [r7, #6]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1f1      	bne.n	80031b6 <SSD1306_UpdateScreen+0x4e>
	}
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000284 	.word	0x20000284

080031e0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4603      	mov	r3, r0
 80031e8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80031ea:	79fb      	ldrb	r3, [r7, #7]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <SSD1306_Fill+0x14>
 80031f0:	2300      	movs	r3, #0
 80031f2:	e000      	b.n	80031f6 <SSD1306_Fill+0x16>
 80031f4:	23ff      	movs	r3, #255	; 0xff
 80031f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031fa:	4619      	mov	r1, r3
 80031fc:	4803      	ldr	r0, [pc, #12]	; (800320c <SSD1306_Fill+0x2c>)
 80031fe:	f00d feff 	bl	8011000 <memset>
}
 8003202:	bf00      	nop
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20000284 	.word	0x20000284

08003210 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	80fb      	strh	r3, [r7, #6]
 800321a:	460b      	mov	r3, r1
 800321c:	80bb      	strh	r3, [r7, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	70fb      	strb	r3, [r7, #3]
	if (
 8003222:	88fb      	ldrh	r3, [r7, #6]
 8003224:	2b7f      	cmp	r3, #127	; 0x7f
 8003226:	d848      	bhi.n	80032ba <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8003228:	88bb      	ldrh	r3, [r7, #4]
 800322a:	2b3f      	cmp	r3, #63	; 0x3f
 800322c:	d845      	bhi.n	80032ba <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800322e:	4b26      	ldr	r3, [pc, #152]	; (80032c8 <SSD1306_DrawPixel+0xb8>)
 8003230:	791b      	ldrb	r3, [r3, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d006      	beq.n	8003244 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8003236:	78fb      	ldrb	r3, [r7, #3]
 8003238:	2b00      	cmp	r3, #0
 800323a:	bf0c      	ite	eq
 800323c:	2301      	moveq	r3, #1
 800323e:	2300      	movne	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8003244:	78fb      	ldrb	r3, [r7, #3]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d11a      	bne.n	8003280 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800324a:	88fa      	ldrh	r2, [r7, #6]
 800324c:	88bb      	ldrh	r3, [r7, #4]
 800324e:	08db      	lsrs	r3, r3, #3
 8003250:	b298      	uxth	r0, r3
 8003252:	4603      	mov	r3, r0
 8003254:	01db      	lsls	r3, r3, #7
 8003256:	4413      	add	r3, r2
 8003258:	4a1c      	ldr	r2, [pc, #112]	; (80032cc <SSD1306_DrawPixel+0xbc>)
 800325a:	5cd3      	ldrb	r3, [r2, r3]
 800325c:	b25a      	sxtb	r2, r3
 800325e:	88bb      	ldrh	r3, [r7, #4]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	2101      	movs	r1, #1
 8003266:	fa01 f303 	lsl.w	r3, r1, r3
 800326a:	b25b      	sxtb	r3, r3
 800326c:	4313      	orrs	r3, r2
 800326e:	b259      	sxtb	r1, r3
 8003270:	88fa      	ldrh	r2, [r7, #6]
 8003272:	4603      	mov	r3, r0
 8003274:	01db      	lsls	r3, r3, #7
 8003276:	4413      	add	r3, r2
 8003278:	b2c9      	uxtb	r1, r1
 800327a:	4a14      	ldr	r2, [pc, #80]	; (80032cc <SSD1306_DrawPixel+0xbc>)
 800327c:	54d1      	strb	r1, [r2, r3]
 800327e:	e01d      	b.n	80032bc <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003280:	88fa      	ldrh	r2, [r7, #6]
 8003282:	88bb      	ldrh	r3, [r7, #4]
 8003284:	08db      	lsrs	r3, r3, #3
 8003286:	b298      	uxth	r0, r3
 8003288:	4603      	mov	r3, r0
 800328a:	01db      	lsls	r3, r3, #7
 800328c:	4413      	add	r3, r2
 800328e:	4a0f      	ldr	r2, [pc, #60]	; (80032cc <SSD1306_DrawPixel+0xbc>)
 8003290:	5cd3      	ldrb	r3, [r2, r3]
 8003292:	b25a      	sxtb	r2, r3
 8003294:	88bb      	ldrh	r3, [r7, #4]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	2101      	movs	r1, #1
 800329c:	fa01 f303 	lsl.w	r3, r1, r3
 80032a0:	b25b      	sxtb	r3, r3
 80032a2:	43db      	mvns	r3, r3
 80032a4:	b25b      	sxtb	r3, r3
 80032a6:	4013      	ands	r3, r2
 80032a8:	b259      	sxtb	r1, r3
 80032aa:	88fa      	ldrh	r2, [r7, #6]
 80032ac:	4603      	mov	r3, r0
 80032ae:	01db      	lsls	r3, r3, #7
 80032b0:	4413      	add	r3, r2
 80032b2:	b2c9      	uxtb	r1, r1
 80032b4:	4a05      	ldr	r2, [pc, #20]	; (80032cc <SSD1306_DrawPixel+0xbc>)
 80032b6:	54d1      	strb	r1, [r2, r3]
 80032b8:	e000      	b.n	80032bc <SSD1306_DrawPixel+0xac>
		return;
 80032ba:	bf00      	nop
	}
}
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	20000684 	.word	0x20000684
 80032cc:	20000284 	.word	0x20000284

080032d0 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	460a      	mov	r2, r1
 80032da:	80fb      	strh	r3, [r7, #6]
 80032dc:	4613      	mov	r3, r2
 80032de:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80032e0:	4a05      	ldr	r2, [pc, #20]	; (80032f8 <SSD1306_GotoXY+0x28>)
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80032e6:	4a04      	ldr	r2, [pc, #16]	; (80032f8 <SSD1306_GotoXY+0x28>)
 80032e8:	88bb      	ldrh	r3, [r7, #4]
 80032ea:	8053      	strh	r3, [r2, #2]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	20000684 	.word	0x20000684

080032fc <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	6039      	str	r1, [r7, #0]
 8003306:	71fb      	strb	r3, [r7, #7]
 8003308:	4613      	mov	r3, r2
 800330a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800330c:	4b3a      	ldr	r3, [pc, #232]	; (80033f8 <SSD1306_Putc+0xfc>)
 800330e:	881b      	ldrh	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	4413      	add	r3, r2
	if (
 8003318:	2b7f      	cmp	r3, #127	; 0x7f
 800331a:	dc07      	bgt.n	800332c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800331c:	4b36      	ldr	r3, [pc, #216]	; (80033f8 <SSD1306_Putc+0xfc>)
 800331e:	885b      	ldrh	r3, [r3, #2]
 8003320:	461a      	mov	r2, r3
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	785b      	ldrb	r3, [r3, #1]
 8003326:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003328:	2b3f      	cmp	r3, #63	; 0x3f
 800332a:	dd01      	ble.n	8003330 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800332c:	2300      	movs	r3, #0
 800332e:	e05e      	b.n	80033ee <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]
 8003334:	e04b      	b.n	80033ce <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	3b20      	subs	r3, #32
 800333e:	6839      	ldr	r1, [r7, #0]
 8003340:	7849      	ldrb	r1, [r1, #1]
 8003342:	fb01 f303 	mul.w	r3, r1, r3
 8003346:	4619      	mov	r1, r3
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	440b      	add	r3, r1
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	4413      	add	r3, r2
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8003354:	2300      	movs	r3, #0
 8003356:	613b      	str	r3, [r7, #16]
 8003358:	e030      	b.n	80033bc <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	fa02 f303 	lsl.w	r3, r2, r3
 8003362:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d010      	beq.n	800338c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800336a:	4b23      	ldr	r3, [pc, #140]	; (80033f8 <SSD1306_Putc+0xfc>)
 800336c:	881a      	ldrh	r2, [r3, #0]
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	b29b      	uxth	r3, r3
 8003372:	4413      	add	r3, r2
 8003374:	b298      	uxth	r0, r3
 8003376:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <SSD1306_Putc+0xfc>)
 8003378:	885a      	ldrh	r2, [r3, #2]
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	b29b      	uxth	r3, r3
 800337e:	4413      	add	r3, r2
 8003380:	b29b      	uxth	r3, r3
 8003382:	79ba      	ldrb	r2, [r7, #6]
 8003384:	4619      	mov	r1, r3
 8003386:	f7ff ff43 	bl	8003210 <SSD1306_DrawPixel>
 800338a:	e014      	b.n	80033b6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800338c:	4b1a      	ldr	r3, [pc, #104]	; (80033f8 <SSD1306_Putc+0xfc>)
 800338e:	881a      	ldrh	r2, [r3, #0]
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	b29b      	uxth	r3, r3
 8003394:	4413      	add	r3, r2
 8003396:	b298      	uxth	r0, r3
 8003398:	4b17      	ldr	r3, [pc, #92]	; (80033f8 <SSD1306_Putc+0xfc>)
 800339a:	885a      	ldrh	r2, [r3, #2]
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	b29b      	uxth	r3, r3
 80033a0:	4413      	add	r3, r2
 80033a2:	b299      	uxth	r1, r3
 80033a4:	79bb      	ldrb	r3, [r7, #6]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	bf0c      	ite	eq
 80033aa:	2301      	moveq	r3, #1
 80033ac:	2300      	movne	r3, #0
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	f7ff ff2d 	bl	8003210 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	3301      	adds	r3, #1
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d3c8      	bcc.n	800335a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	3301      	adds	r3, #1
 80033cc:	617b      	str	r3, [r7, #20]
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	785b      	ldrb	r3, [r3, #1]
 80033d2:	461a      	mov	r2, r3
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d3ad      	bcc.n	8003336 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80033da:	4b07      	ldr	r3, [pc, #28]	; (80033f8 <SSD1306_Putc+0xfc>)
 80033dc:	881a      	ldrh	r2, [r3, #0]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	4413      	add	r3, r2
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	4b03      	ldr	r3, [pc, #12]	; (80033f8 <SSD1306_Putc+0xfc>)
 80033ea:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80033ec:	79fb      	ldrb	r3, [r7, #7]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3718      	adds	r7, #24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20000684 	.word	0x20000684

080033fc <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	4613      	mov	r3, r2
 8003408:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800340a:	e012      	b.n	8003432 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	79fa      	ldrb	r2, [r7, #7]
 8003412:	68b9      	ldr	r1, [r7, #8]
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff71 	bl	80032fc <SSD1306_Putc>
 800341a:	4603      	mov	r3, r0
 800341c:	461a      	mov	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	429a      	cmp	r2, r3
 8003424:	d002      	beq.n	800342c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	e008      	b.n	800343e <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	3301      	adds	r3, #1
 8003430:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1e8      	bne.n	800340c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	781b      	ldrb	r3, [r3, #0]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800344e:	4b07      	ldr	r3, [pc, #28]	; (800346c <ssd1306_I2C_Init+0x24>)
 8003450:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003452:	e002      	b.n	800345a <ssd1306_I2C_Init+0x12>
		p--;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3b01      	subs	r3, #1
 8003458:	607b      	str	r3, [r7, #4]
	while(p>0)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1f9      	bne.n	8003454 <ssd1306_I2C_Init+0xc>
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	0003d090 	.word	0x0003d090

08003470 <ssd1306_I2C_Write>:
dt[i+1] = data[i];
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
}


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af02      	add	r7, sp, #8
 8003476:	4603      	mov	r3, r0
 8003478:	71fb      	strb	r3, [r7, #7]
 800347a:	460b      	mov	r3, r1
 800347c:	71bb      	strb	r3, [r7, #6]
 800347e:	4613      	mov	r3, r2
 8003480:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8003482:	79bb      	ldrb	r3, [r7, #6]
 8003484:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8003486:	797b      	ldrb	r3, [r7, #5]
 8003488:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	b299      	uxth	r1, r3
 800348e:	f107 020c 	add.w	r2, r7, #12
 8003492:	230a      	movs	r3, #10
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	2302      	movs	r3, #2
 8003498:	4803      	ldr	r0, [pc, #12]	; (80034a8 <ssd1306_I2C_Write+0x38>)
 800349a:	f002 ff01 	bl	80062a0 <HAL_I2C_Master_Transmit>
}
 800349e:	bf00      	nop
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	200006f8 	.word	0x200006f8

080034ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034b2:	2300      	movs	r3, #0
 80034b4:	607b      	str	r3, [r7, #4]
 80034b6:	4b10      	ldr	r3, [pc, #64]	; (80034f8 <HAL_MspInit+0x4c>)
 80034b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ba:	4a0f      	ldr	r2, [pc, #60]	; (80034f8 <HAL_MspInit+0x4c>)
 80034bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034c0:	6453      	str	r3, [r2, #68]	; 0x44
 80034c2:	4b0d      	ldr	r3, [pc, #52]	; (80034f8 <HAL_MspInit+0x4c>)
 80034c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034ca:	607b      	str	r3, [r7, #4]
 80034cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034ce:	2300      	movs	r3, #0
 80034d0:	603b      	str	r3, [r7, #0]
 80034d2:	4b09      	ldr	r3, [pc, #36]	; (80034f8 <HAL_MspInit+0x4c>)
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	4a08      	ldr	r2, [pc, #32]	; (80034f8 <HAL_MspInit+0x4c>)
 80034d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034dc:	6413      	str	r3, [r2, #64]	; 0x40
 80034de:	4b06      	ldr	r3, [pc, #24]	; (80034f8 <HAL_MspInit+0x4c>)
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e6:	603b      	str	r3, [r7, #0]
 80034e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40023800 	.word	0x40023800

080034fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b08a      	sub	sp, #40	; 0x28
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003504:	f107 0314 	add.w	r3, r7, #20
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	605a      	str	r2, [r3, #4]
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	60da      	str	r2, [r3, #12]
 8003512:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a1b      	ldr	r2, [pc, #108]	; (8003588 <HAL_ADC_MspInit+0x8c>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d12f      	bne.n	800357e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	4b1a      	ldr	r3, [pc, #104]	; (800358c <HAL_ADC_MspInit+0x90>)
 8003524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003526:	4a19      	ldr	r2, [pc, #100]	; (800358c <HAL_ADC_MspInit+0x90>)
 8003528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800352c:	6453      	str	r3, [r2, #68]	; 0x44
 800352e:	4b17      	ldr	r3, [pc, #92]	; (800358c <HAL_ADC_MspInit+0x90>)
 8003530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003536:	613b      	str	r3, [r7, #16]
 8003538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	60fb      	str	r3, [r7, #12]
 800353e:	4b13      	ldr	r3, [pc, #76]	; (800358c <HAL_ADC_MspInit+0x90>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	4a12      	ldr	r2, [pc, #72]	; (800358c <HAL_ADC_MspInit+0x90>)
 8003544:	f043 0301 	orr.w	r3, r3, #1
 8003548:	6313      	str	r3, [r2, #48]	; 0x30
 800354a:	4b10      	ldr	r3, [pc, #64]	; (800358c <HAL_ADC_MspInit+0x90>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	60fb      	str	r3, [r7, #12]
 8003554:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003556:	2308      	movs	r3, #8
 8003558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800355a:	2303      	movs	r3, #3
 800355c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355e:	2300      	movs	r3, #0
 8003560:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003562:	f107 0314 	add.w	r3, r7, #20
 8003566:	4619      	mov	r1, r3
 8003568:	4809      	ldr	r0, [pc, #36]	; (8003590 <HAL_ADC_MspInit+0x94>)
 800356a:	f002 fb7d 	bl	8005c68 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800356e:	2200      	movs	r2, #0
 8003570:	2100      	movs	r1, #0
 8003572:	2012      	movs	r0, #18
 8003574:	f001 fb55 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003578:	2012      	movs	r0, #18
 800357a:	f001 fb6e 	bl	8004c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800357e:	bf00      	nop
 8003580:	3728      	adds	r7, #40	; 0x28
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40012000 	.word	0x40012000
 800358c:	40023800 	.word	0x40023800
 8003590:	40020000 	.word	0x40020000

08003594 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a0b      	ldr	r2, [pc, #44]	; (80035d0 <HAL_CRYP_MspInit+0x3c>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d10d      	bne.n	80035c2 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]
 80035aa:	4b0a      	ldr	r3, [pc, #40]	; (80035d4 <HAL_CRYP_MspInit+0x40>)
 80035ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ae:	4a09      	ldr	r2, [pc, #36]	; (80035d4 <HAL_CRYP_MspInit+0x40>)
 80035b0:	f043 0310 	orr.w	r3, r3, #16
 80035b4:	6353      	str	r3, [r2, #52]	; 0x34
 80035b6:	4b07      	ldr	r3, [pc, #28]	; (80035d4 <HAL_CRYP_MspInit+0x40>)
 80035b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ba:	f003 0310 	and.w	r3, r3, #16
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 80035c2:	bf00      	nop
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	50060000 	.word	0x50060000
 80035d4:	40023800 	.word	0x40023800

080035d8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	f107 0314 	add.w	r3, r7, #20
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a1b      	ldr	r2, [pc, #108]	; (8003664 <HAL_DAC_MspInit+0x8c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d12f      	bne.n	800365a <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80035fa:	2300      	movs	r3, #0
 80035fc:	613b      	str	r3, [r7, #16]
 80035fe:	4b1a      	ldr	r3, [pc, #104]	; (8003668 <HAL_DAC_MspInit+0x90>)
 8003600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003602:	4a19      	ldr	r2, [pc, #100]	; (8003668 <HAL_DAC_MspInit+0x90>)
 8003604:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003608:	6413      	str	r3, [r2, #64]	; 0x40
 800360a:	4b17      	ldr	r3, [pc, #92]	; (8003668 <HAL_DAC_MspInit+0x90>)
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003612:	613b      	str	r3, [r7, #16]
 8003614:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003616:	2300      	movs	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	4b13      	ldr	r3, [pc, #76]	; (8003668 <HAL_DAC_MspInit+0x90>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	4a12      	ldr	r2, [pc, #72]	; (8003668 <HAL_DAC_MspInit+0x90>)
 8003620:	f043 0301 	orr.w	r3, r3, #1
 8003624:	6313      	str	r3, [r2, #48]	; 0x30
 8003626:	4b10      	ldr	r3, [pc, #64]	; (8003668 <HAL_DAC_MspInit+0x90>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003632:	2310      	movs	r3, #16
 8003634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003636:	2303      	movs	r3, #3
 8003638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363a:	2300      	movs	r3, #0
 800363c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800363e:	f107 0314 	add.w	r3, r7, #20
 8003642:	4619      	mov	r1, r3
 8003644:	4809      	ldr	r0, [pc, #36]	; (800366c <HAL_DAC_MspInit+0x94>)
 8003646:	f002 fb0f 	bl	8005c68 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800364a:	2200      	movs	r2, #0
 800364c:	2101      	movs	r1, #1
 800364e:	2036      	movs	r0, #54	; 0x36
 8003650:	f001 fae7 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003654:	2036      	movs	r0, #54	; 0x36
 8003656:	f001 fb00 	bl	8004c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800365a:	bf00      	nop
 800365c:	3728      	adds	r7, #40	; 0x28
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	40007400 	.word	0x40007400
 8003668:	40023800 	.word	0x40023800
 800366c:	40020000 	.word	0x40020000

08003670 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b08a      	sub	sp, #40	; 0x28
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003678:	f107 0314 	add.w	r3, r7, #20
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	605a      	str	r2, [r3, #4]
 8003682:	609a      	str	r2, [r3, #8]
 8003684:	60da      	str	r2, [r3, #12]
 8003686:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a21      	ldr	r2, [pc, #132]	; (8003714 <HAL_I2C_MspInit+0xa4>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d13b      	bne.n	800370a <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003692:	2300      	movs	r3, #0
 8003694:	613b      	str	r3, [r7, #16]
 8003696:	4b20      	ldr	r3, [pc, #128]	; (8003718 <HAL_I2C_MspInit+0xa8>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	4a1f      	ldr	r2, [pc, #124]	; (8003718 <HAL_I2C_MspInit+0xa8>)
 800369c:	f043 0302 	orr.w	r3, r3, #2
 80036a0:	6313      	str	r3, [r2, #48]	; 0x30
 80036a2:	4b1d      	ldr	r3, [pc, #116]	; (8003718 <HAL_I2C_MspInit+0xa8>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	613b      	str	r3, [r7, #16]
 80036ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80036ae:	23c0      	movs	r3, #192	; 0xc0
 80036b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036b2:	2312      	movs	r3, #18
 80036b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036b6:	2301      	movs	r3, #1
 80036b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ba:	2303      	movs	r3, #3
 80036bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80036be:	2304      	movs	r3, #4
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c2:	f107 0314 	add.w	r3, r7, #20
 80036c6:	4619      	mov	r1, r3
 80036c8:	4814      	ldr	r0, [pc, #80]	; (800371c <HAL_I2C_MspInit+0xac>)
 80036ca:	f002 facd 	bl	8005c68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	4b11      	ldr	r3, [pc, #68]	; (8003718 <HAL_I2C_MspInit+0xa8>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	4a10      	ldr	r2, [pc, #64]	; (8003718 <HAL_I2C_MspInit+0xa8>)
 80036d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80036dc:	6413      	str	r3, [r2, #64]	; 0x40
 80036de:	4b0e      	ldr	r3, [pc, #56]	; (8003718 <HAL_I2C_MspInit+0xa8>)
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80036ea:	2200      	movs	r2, #0
 80036ec:	2100      	movs	r1, #0
 80036ee:	201f      	movs	r0, #31
 80036f0:	f001 fa97 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80036f4:	201f      	movs	r0, #31
 80036f6:	f001 fab0 	bl	8004c5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80036fa:	2200      	movs	r2, #0
 80036fc:	2100      	movs	r1, #0
 80036fe:	2020      	movs	r0, #32
 8003700:	f001 fa8f 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003704:	2020      	movs	r0, #32
 8003706:	f001 faa8 	bl	8004c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800370a:	bf00      	nop
 800370c:	3728      	adds	r7, #40	; 0x28
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	40005400 	.word	0x40005400
 8003718:	40023800 	.word	0x40023800
 800371c:	40020400 	.word	0x40020400

08003720 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a05      	ldr	r2, [pc, #20]	; (8003744 <HAL_RTC_MspInit+0x24>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d102      	bne.n	8003738 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003732:	4b05      	ldr	r3, [pc, #20]	; (8003748 <HAL_RTC_MspInit+0x28>)
 8003734:	2201      	movs	r2, #1
 8003736:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	40002800 	.word	0x40002800
 8003748:	42470e3c 	.word	0x42470e3c

0800374c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08c      	sub	sp, #48	; 0x30
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003754:	f107 031c 	add.w	r3, r7, #28
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a45      	ldr	r2, [pc, #276]	; (8003880 <HAL_SPI_MspInit+0x134>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d134      	bne.n	80037d8 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800376e:	2300      	movs	r3, #0
 8003770:	61bb      	str	r3, [r7, #24]
 8003772:	4b44      	ldr	r3, [pc, #272]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003776:	4a43      	ldr	r2, [pc, #268]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003778:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800377c:	6453      	str	r3, [r2, #68]	; 0x44
 800377e:	4b41      	ldr	r3, [pc, #260]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003782:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003786:	61bb      	str	r3, [r7, #24]
 8003788:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800378a:	2300      	movs	r3, #0
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	4b3d      	ldr	r3, [pc, #244]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003792:	4a3c      	ldr	r2, [pc, #240]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003794:	f043 0301 	orr.w	r3, r3, #1
 8003798:	6313      	str	r3, [r2, #48]	; 0x30
 800379a:	4b3a      	ldr	r3, [pc, #232]	; (8003884 <HAL_SPI_MspInit+0x138>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 80037a6:	23e0      	movs	r3, #224	; 0xe0
 80037a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037aa:	2302      	movs	r3, #2
 80037ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ae:	2300      	movs	r3, #0
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037b2:	2303      	movs	r3, #3
 80037b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037b6:	2305      	movs	r3, #5
 80037b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ba:	f107 031c 	add.w	r3, r7, #28
 80037be:	4619      	mov	r1, r3
 80037c0:	4831      	ldr	r0, [pc, #196]	; (8003888 <HAL_SPI_MspInit+0x13c>)
 80037c2:	f002 fa51 	bl	8005c68 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80037c6:	2200      	movs	r2, #0
 80037c8:	2100      	movs	r1, #0
 80037ca:	2023      	movs	r0, #35	; 0x23
 80037cc:	f001 fa29 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80037d0:	2023      	movs	r0, #35	; 0x23
 80037d2:	f001 fa42 	bl	8004c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80037d6:	e04f      	b.n	8003878 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a2b      	ldr	r2, [pc, #172]	; (800388c <HAL_SPI_MspInit+0x140>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d14a      	bne.n	8003878 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	613b      	str	r3, [r7, #16]
 80037e6:	4b27      	ldr	r3, [pc, #156]	; (8003884 <HAL_SPI_MspInit+0x138>)
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	4a26      	ldr	r2, [pc, #152]	; (8003884 <HAL_SPI_MspInit+0x138>)
 80037ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037f0:	6413      	str	r3, [r2, #64]	; 0x40
 80037f2:	4b24      	ldr	r3, [pc, #144]	; (8003884 <HAL_SPI_MspInit+0x138>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037fe:	2300      	movs	r3, #0
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	4b20      	ldr	r3, [pc, #128]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003806:	4a1f      	ldr	r2, [pc, #124]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003808:	f043 0304 	orr.w	r3, r3, #4
 800380c:	6313      	str	r3, [r2, #48]	; 0x30
 800380e:	4b1d      	ldr	r3, [pc, #116]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800381a:	2300      	movs	r3, #0
 800381c:	60bb      	str	r3, [r7, #8]
 800381e:	4b19      	ldr	r3, [pc, #100]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003822:	4a18      	ldr	r2, [pc, #96]	; (8003884 <HAL_SPI_MspInit+0x138>)
 8003824:	f043 0302 	orr.w	r3, r3, #2
 8003828:	6313      	str	r3, [r2, #48]	; 0x30
 800382a:	4b16      	ldr	r3, [pc, #88]	; (8003884 <HAL_SPI_MspInit+0x138>)
 800382c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	60bb      	str	r3, [r7, #8]
 8003834:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8003836:	2308      	movs	r3, #8
 8003838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800383a:	2302      	movs	r3, #2
 800383c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383e:	2300      	movs	r3, #0
 8003840:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003842:	2303      	movs	r3, #3
 8003844:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003846:	2305      	movs	r3, #5
 8003848:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 800384a:	f107 031c 	add.w	r3, r7, #28
 800384e:	4619      	mov	r1, r3
 8003850:	480f      	ldr	r0, [pc, #60]	; (8003890 <HAL_SPI_MspInit+0x144>)
 8003852:	f002 fa09 	bl	8005c68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8003856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800385a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800385c:	2302      	movs	r3, #2
 800385e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003860:	2300      	movs	r3, #0
 8003862:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003864:	2303      	movs	r3, #3
 8003866:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003868:	2305      	movs	r3, #5
 800386a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 800386c:	f107 031c 	add.w	r3, r7, #28
 8003870:	4619      	mov	r1, r3
 8003872:	4808      	ldr	r0, [pc, #32]	; (8003894 <HAL_SPI_MspInit+0x148>)
 8003874:	f002 f9f8 	bl	8005c68 <HAL_GPIO_Init>
}
 8003878:	bf00      	nop
 800387a:	3730      	adds	r7, #48	; 0x30
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40013000 	.word	0x40013000
 8003884:	40023800 	.word	0x40023800
 8003888:	40020000 	.word	0x40020000
 800388c:	40003800 	.word	0x40003800
 8003890:	40020800 	.word	0x40020800
 8003894:	40020400 	.word	0x40020400

08003898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08a      	sub	sp, #40	; 0x28
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a62      	ldr	r2, [pc, #392]	; (8003a30 <HAL_TIM_Base_MspInit+0x198>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d126      	bne.n	80038f8 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	627b      	str	r3, [r7, #36]	; 0x24
 80038ae:	4b61      	ldr	r3, [pc, #388]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80038b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b2:	4a60      	ldr	r2, [pc, #384]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	6453      	str	r3, [r2, #68]	; 0x44
 80038ba:	4b5e      	ldr	r3, [pc, #376]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80038bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80038c6:	2200      	movs	r2, #0
 80038c8:	2100      	movs	r1, #0
 80038ca:	2018      	movs	r0, #24
 80038cc:	f001 f9a9 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80038d0:	2018      	movs	r0, #24
 80038d2:	f001 f9c2 	bl	8004c5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80038d6:	2200      	movs	r2, #0
 80038d8:	2100      	movs	r1, #0
 80038da:	2019      	movs	r0, #25
 80038dc:	f001 f9a1 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80038e0:	2019      	movs	r0, #25
 80038e2:	f001 f9ba 	bl	8004c5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 80038e6:	2200      	movs	r2, #0
 80038e8:	2101      	movs	r1, #1
 80038ea:	201a      	movs	r0, #26
 80038ec:	f001 f999 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80038f0:	201a      	movs	r0, #26
 80038f2:	f001 f9b2 	bl	8004c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80038f6:	e096      	b.n	8003a26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003900:	d116      	bne.n	8003930 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003902:	2300      	movs	r3, #0
 8003904:	623b      	str	r3, [r7, #32]
 8003906:	4b4b      	ldr	r3, [pc, #300]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390a:	4a4a      	ldr	r2, [pc, #296]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	6413      	str	r3, [r2, #64]	; 0x40
 8003912:	4b48      	ldr	r3, [pc, #288]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	623b      	str	r3, [r7, #32]
 800391c:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800391e:	2200      	movs	r2, #0
 8003920:	2103      	movs	r1, #3
 8003922:	201c      	movs	r0, #28
 8003924:	f001 f97d 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003928:	201c      	movs	r0, #28
 800392a:	f001 f996 	bl	8004c5a <HAL_NVIC_EnableIRQ>
}
 800392e:	e07a      	b.n	8003a26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a40      	ldr	r2, [pc, #256]	; (8003a38 <HAL_TIM_Base_MspInit+0x1a0>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d10e      	bne.n	8003958 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	4b3d      	ldr	r3, [pc, #244]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	4a3c      	ldr	r2, [pc, #240]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003944:	f043 0302 	orr.w	r3, r3, #2
 8003948:	6413      	str	r3, [r2, #64]	; 0x40
 800394a:	4b3a      	ldr	r3, [pc, #232]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 800394c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	61fb      	str	r3, [r7, #28]
 8003954:	69fb      	ldr	r3, [r7, #28]
}
 8003956:	e066      	b.n	8003a26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a37      	ldr	r2, [pc, #220]	; (8003a3c <HAL_TIM_Base_MspInit+0x1a4>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d116      	bne.n	8003990 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	61bb      	str	r3, [r7, #24]
 8003966:	4b33      	ldr	r3, [pc, #204]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396a:	4a32      	ldr	r2, [pc, #200]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 800396c:	f043 0308 	orr.w	r3, r3, #8
 8003970:	6413      	str	r3, [r2, #64]	; 0x40
 8003972:	4b30      	ldr	r3, [pc, #192]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003976:	f003 0308 	and.w	r3, r3, #8
 800397a:	61bb      	str	r3, [r7, #24]
 800397c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 800397e:	2200      	movs	r2, #0
 8003980:	2103      	movs	r1, #3
 8003982:	2032      	movs	r0, #50	; 0x32
 8003984:	f001 f94d 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003988:	2032      	movs	r0, #50	; 0x32
 800398a:	f001 f966 	bl	8004c5a <HAL_NVIC_EnableIRQ>
}
 800398e:	e04a      	b.n	8003a26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a2a      	ldr	r2, [pc, #168]	; (8003a40 <HAL_TIM_Base_MspInit+0x1a8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d10e      	bne.n	80039b8 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800399a:	2300      	movs	r3, #0
 800399c:	617b      	str	r3, [r7, #20]
 800399e:	4b25      	ldr	r3, [pc, #148]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	4a24      	ldr	r2, [pc, #144]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80039a4:	f043 0320 	orr.w	r3, r3, #32
 80039a8:	6413      	str	r3, [r2, #64]	; 0x40
 80039aa:	4b22      	ldr	r3, [pc, #136]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	f003 0320 	and.w	r3, r3, #32
 80039b2:	617b      	str	r3, [r7, #20]
 80039b4:	697b      	ldr	r3, [r7, #20]
}
 80039b6:	e036      	b.n	8003a26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a21      	ldr	r2, [pc, #132]	; (8003a44 <HAL_TIM_Base_MspInit+0x1ac>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d116      	bne.n	80039f0 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	4b1b      	ldr	r3, [pc, #108]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	4a1a      	ldr	r2, [pc, #104]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80039cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039d0:	6453      	str	r3, [r2, #68]	; 0x44
 80039d2:	4b18      	ldr	r3, [pc, #96]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039da:	613b      	str	r3, [r7, #16]
 80039dc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80039de:	2200      	movs	r2, #0
 80039e0:	2100      	movs	r1, #0
 80039e2:	2018      	movs	r0, #24
 80039e4:	f001 f91d 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80039e8:	2018      	movs	r0, #24
 80039ea:	f001 f936 	bl	8004c5a <HAL_NVIC_EnableIRQ>
}
 80039ee:	e01a      	b.n	8003a26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a14      	ldr	r2, [pc, #80]	; (8003a48 <HAL_TIM_Base_MspInit+0x1b0>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d115      	bne.n	8003a26 <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80039fa:	2300      	movs	r3, #0
 80039fc:	60fb      	str	r3, [r7, #12]
 80039fe:	4b0d      	ldr	r3, [pc, #52]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a02:	4a0c      	ldr	r2, [pc, #48]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003a04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a08:	6453      	str	r3, [r2, #68]	; 0x44
 8003a0a:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <HAL_TIM_Base_MspInit+0x19c>)
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8003a16:	2200      	movs	r2, #0
 8003a18:	2101      	movs	r1, #1
 8003a1a:	201a      	movs	r0, #26
 8003a1c:	f001 f901 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003a20:	201a      	movs	r0, #26
 8003a22:	f001 f91a 	bl	8004c5a <HAL_NVIC_EnableIRQ>
}
 8003a26:	bf00      	nop
 8003a28:	3728      	adds	r7, #40	; 0x28
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40010000 	.word	0x40010000
 8003a34:	40023800 	.word	0x40023800
 8003a38:	40000400 	.word	0x40000400
 8003a3c:	40000c00 	.word	0x40000c00
 8003a40:	40001400 	.word	0x40001400
 8003a44:	40014000 	.word	0x40014000
 8003a48:	40014800 	.word	0x40014800

08003a4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08a      	sub	sp, #40	; 0x28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a54:	f107 0314 	add.w	r3, r7, #20
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	605a      	str	r2, [r3, #4]
 8003a5e:	609a      	str	r2, [r3, #8]
 8003a60:	60da      	str	r2, [r3, #12]
 8003a62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a25      	ldr	r2, [pc, #148]	; (8003b00 <HAL_TIM_MspPostInit+0xb4>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d11f      	bne.n	8003aae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	613b      	str	r3, [r7, #16]
 8003a72:	4b24      	ldr	r3, [pc, #144]	; (8003b04 <HAL_TIM_MspPostInit+0xb8>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	4a23      	ldr	r2, [pc, #140]	; (8003b04 <HAL_TIM_MspPostInit+0xb8>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a7e:	4b21      	ldr	r3, [pc, #132]	; (8003b04 <HAL_TIM_MspPostInit+0xb8>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8003a8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a90:	2302      	movs	r3, #2
 8003a92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8003aa0:	f107 0314 	add.w	r3, r7, #20
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4818      	ldr	r0, [pc, #96]	; (8003b08 <HAL_TIM_MspPostInit+0xbc>)
 8003aa8:	f002 f8de 	bl	8005c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003aac:	e023      	b.n	8003af6 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a16      	ldr	r2, [pc, #88]	; (8003b0c <HAL_TIM_MspPostInit+0xc0>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d11e      	bne.n	8003af6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <HAL_TIM_MspPostInit+0xb8>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac0:	4a10      	ldr	r2, [pc, #64]	; (8003b04 <HAL_TIM_MspPostInit+0xb8>)
 8003ac2:	f043 0304 	orr.w	r3, r3, #4
 8003ac6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <HAL_TIM_MspPostInit+0xb8>)
 8003aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8003ad4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ada:	2302      	movs	r3, #2
 8003adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aea:	f107 0314 	add.w	r3, r7, #20
 8003aee:	4619      	mov	r1, r3
 8003af0:	4807      	ldr	r0, [pc, #28]	; (8003b10 <HAL_TIM_MspPostInit+0xc4>)
 8003af2:	f002 f8b9 	bl	8005c68 <HAL_GPIO_Init>
}
 8003af6:	bf00      	nop
 8003af8:	3728      	adds	r7, #40	; 0x28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40010000 	.word	0x40010000
 8003b04:	40023800 	.word	0x40023800
 8003b08:	40020000 	.word	0x40020000
 8003b0c:	40000400 	.word	0x40000400
 8003b10:	40020800 	.word	0x40020800

08003b14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b08a      	sub	sp, #40	; 0x28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b1c:	f107 0314 	add.w	r3, r7, #20
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	605a      	str	r2, [r3, #4]
 8003b26:	609a      	str	r2, [r3, #8]
 8003b28:	60da      	str	r2, [r3, #12]
 8003b2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a28      	ldr	r2, [pc, #160]	; (8003bd4 <HAL_UART_MspInit+0xc0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d14a      	bne.n	8003bcc <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	613b      	str	r3, [r7, #16]
 8003b3a:	4b27      	ldr	r3, [pc, #156]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	4a26      	ldr	r2, [pc, #152]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b44:	6413      	str	r3, [r2, #64]	; 0x40
 8003b46:	4b24      	ldr	r3, [pc, #144]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b4e:	613b      	str	r3, [r7, #16]
 8003b50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	60fb      	str	r3, [r7, #12]
 8003b56:	4b20      	ldr	r3, [pc, #128]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5a:	4a1f      	ldr	r2, [pc, #124]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b5c:	f043 0304 	orr.w	r3, r3, #4
 8003b60:	6313      	str	r3, [r2, #48]	; 0x30
 8003b62:	4b1d      	ldr	r3, [pc, #116]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	f003 0304 	and.w	r3, r3, #4
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60bb      	str	r3, [r7, #8]
 8003b72:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	4a18      	ldr	r2, [pc, #96]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b78:	f043 0308 	orr.w	r3, r3, #8
 8003b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7e:	4b16      	ldr	r3, [pc, #88]	; (8003bd8 <HAL_UART_MspInit+0xc4>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	60bb      	str	r3, [r7, #8]
 8003b88:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003b8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b90:	2302      	movs	r3, #2
 8003b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b94:	2301      	movs	r3, #1
 8003b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003b9c:	2308      	movs	r3, #8
 8003b9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ba0:	f107 0314 	add.w	r3, r7, #20
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	480d      	ldr	r0, [pc, #52]	; (8003bdc <HAL_UART_MspInit+0xc8>)
 8003ba8:	f002 f85e 	bl	8005c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003bac:	2304      	movs	r3, #4
 8003bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003bbc:	2308      	movs	r3, #8
 8003bbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003bc0:	f107 0314 	add.w	r3, r7, #20
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4806      	ldr	r0, [pc, #24]	; (8003be0 <HAL_UART_MspInit+0xcc>)
 8003bc8:	f002 f84e 	bl	8005c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8003bcc:	bf00      	nop
 8003bce:	3728      	adds	r7, #40	; 0x28
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40005000 	.word	0x40005000
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	40020800 	.word	0x40020800
 8003be0:	40020c00 	.word	0x40020c00

08003be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003be8:	f006 fa24 	bl	800a034 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003bec:	e7fe      	b.n	8003bec <NMI_Handler+0x8>

08003bee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bf2:	e7fe      	b.n	8003bf2 <HardFault_Handler+0x4>

08003bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003bf8:	e7fe      	b.n	8003bf8 <MemManage_Handler+0x4>

08003bfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bfe:	e7fe      	b.n	8003bfe <BusFault_Handler+0x4>

08003c00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c04:	e7fe      	b.n	8003c04 <UsageFault_Handler+0x4>

08003c06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c06:	b480      	push	{r7}
 8003c08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c0a:	bf00      	nop
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c18:	bf00      	nop
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr

08003c22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c22:	b480      	push	{r7}
 8003c24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c26:	bf00      	nop
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c34:	f000 f9fc 	bl	8004030 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c38:	bf00      	nop
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003c40:	2002      	movs	r0, #2
 8003c42:	f002 f9dd 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003c46:	bf00      	nop
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003c4e:	2010      	movs	r0, #16
 8003c50:	f002 f9d6 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003c54:	bf00      	nop
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003c5c:	4802      	ldr	r0, [pc, #8]	; (8003c68 <ADC_IRQHandler+0x10>)
 8003c5e:	f000 fb7a 	bl	8004356 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003c62:	bf00      	nop
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000818 	.word	0x20000818

08003c6c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8003c70:	2040      	movs	r0, #64	; 0x40
 8003c72:	f002 f9c5 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003c76:	2080      	movs	r0, #128	; 0x80
 8003c78:	f002 f9c2 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003c7c:	bf00      	nop
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003c84:	4803      	ldr	r0, [pc, #12]	; (8003c94 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8003c86:	f008 f9b5 	bl	800bff4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003c8a:	4803      	ldr	r0, [pc, #12]	; (8003c98 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003c8c:	f008 f9b2 	bl	800bff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003c90:	bf00      	nop
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	2000090c 	.word	0x2000090c
 8003c98:	2000094c 	.word	0x2000094c

08003c9c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ca0:	4802      	ldr	r0, [pc, #8]	; (8003cac <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003ca2:	f008 f9a7 	bl	800bff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003ca6:	bf00      	nop
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	2000090c 	.word	0x2000090c

08003cb0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003cb4:	4803      	ldr	r0, [pc, #12]	; (8003cc4 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8003cb6:	f008 f99d 	bl	800bff4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8003cba:	4803      	ldr	r0, [pc, #12]	; (8003cc8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003cbc:	f008 f99a 	bl	800bff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003cc0:	bf00      	nop
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	2000090c 	.word	0x2000090c
 8003cc8:	20000864 	.word	0x20000864

08003ccc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003cd0:	4802      	ldr	r0, [pc, #8]	; (8003cdc <TIM2_IRQHandler+0x10>)
 8003cd2:	f008 f98f 	bl	800bff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003cd6:	bf00      	nop
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	20000a1c 	.word	0x20000a1c

08003ce0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003ce4:	4802      	ldr	r0, [pc, #8]	; (8003cf0 <I2C1_EV_IRQHandler+0x10>)
 8003ce6:	f002 fd07 	bl	80066f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003cea:	bf00      	nop
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	200006f8 	.word	0x200006f8

08003cf4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003cf8:	4802      	ldr	r0, [pc, #8]	; (8003d04 <I2C1_ER_IRQHandler+0x10>)
 8003cfa:	f002 fe6a 	bl	80069d2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003cfe:	bf00      	nop
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	200006f8 	.word	0x200006f8

08003d08 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003d0c:	4802      	ldr	r0, [pc, #8]	; (8003d18 <SPI1_IRQHandler+0x10>)
 8003d0e:	f007 fae5 	bl	800b2dc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003d12:	bf00      	nop
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	200009c4 	.word	0x200009c4

08003d1c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003d20:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003d24:	f002 f96c 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003d28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003d2c:	f002 f968 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003d30:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003d34:	f002 f964 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003d38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003d3c:	f002 f960 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003d40:	bf00      	nop
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003d48:	4802      	ldr	r0, [pc, #8]	; (8003d54 <TIM5_IRQHandler+0x10>)
 8003d4a:	f008 f953 	bl	800bff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003d4e:	bf00      	nop
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	20000758 	.word	0x20000758

08003d58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8003d5c:	4802      	ldr	r0, [pc, #8]	; (8003d68 <TIM6_DAC_IRQHandler+0x10>)
 8003d5e:	f001 fe82 	bl	8005a66 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003d62:	bf00      	nop
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	200008a4 	.word	0x200008a4

08003d6c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003d70:	4802      	ldr	r0, [pc, #8]	; (8003d7c <OTG_FS_IRQHandler+0x10>)
 8003d72:	f004 fccf 	bl	8008714 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20001fe0 	.word	0x20001fe0

08003d80 <_getpid>:
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	2301      	movs	r3, #1
 8003d86:	4618      	mov	r0, r3
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <_kill>:
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
 8003d9a:	f00d f8e5 	bl	8010f68 <__errno>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	2316      	movs	r3, #22
 8003da2:	6013      	str	r3, [r2, #0]
 8003da4:	f04f 33ff 	mov.w	r3, #4294967295
 8003da8:	4618      	mov	r0, r3
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <_exit>:
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff ffe7 	bl	8003d90 <_kill>
 8003dc2:	e7fe      	b.n	8003dc2 <_exit+0x12>

08003dc4 <_read>:
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	e00a      	b.n	8003dec <_read+0x28>
 8003dd6:	f3af 8000 	nop.w
 8003dda:	4601      	mov	r1, r0
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	1c5a      	adds	r2, r3, #1
 8003de0:	60ba      	str	r2, [r7, #8]
 8003de2:	b2ca      	uxtb	r2, r1
 8003de4:	701a      	strb	r2, [r3, #0]
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	3301      	adds	r3, #1
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	dbf0      	blt.n	8003dd6 <_read+0x12>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <_write>:
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b086      	sub	sp, #24
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	60f8      	str	r0, [r7, #12]
 8003e06:	60b9      	str	r1, [r7, #8]
 8003e08:	607a      	str	r2, [r7, #4]
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	e009      	b.n	8003e24 <_write+0x26>
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	1c5a      	adds	r2, r3, #1
 8003e14:	60ba      	str	r2, [r7, #8]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f3af 8000 	nop.w
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	3301      	adds	r3, #1
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	dbf1      	blt.n	8003e10 <_write+0x12>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3718      	adds	r7, #24
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <_close>:
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
 8003e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e42:	4618      	mov	r0, r3
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <_fstat>:
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	6039      	str	r1, [r7, #0]
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e5e:	605a      	str	r2, [r3, #4]
 8003e60:	2300      	movs	r3, #0
 8003e62:	4618      	mov	r0, r3
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <_isatty>:
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	2301      	movs	r3, #1
 8003e78:	4618      	mov	r0, r3
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <_lseek>:
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
 8003e90:	2300      	movs	r3, #0
 8003e92:	4618      	mov	r0, r3
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <_sbrk>:
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	4a14      	ldr	r2, [pc, #80]	; (8003efc <_sbrk+0x5c>)
 8003eaa:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <_sbrk+0x60>)
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	4b13      	ldr	r3, [pc, #76]	; (8003f04 <_sbrk+0x64>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <_sbrk+0x22>
 8003ebc:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <_sbrk+0x64>)
 8003ebe:	4a12      	ldr	r2, [pc, #72]	; (8003f08 <_sbrk+0x68>)
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	4b10      	ldr	r3, [pc, #64]	; (8003f04 <_sbrk+0x64>)
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4413      	add	r3, r2
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d207      	bcs.n	8003ee0 <_sbrk+0x40>
 8003ed0:	f00d f84a 	bl	8010f68 <__errno>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	230c      	movs	r3, #12
 8003ed8:	6013      	str	r3, [r2, #0]
 8003eda:	f04f 33ff 	mov.w	r3, #4294967295
 8003ede:	e009      	b.n	8003ef4 <_sbrk+0x54>
 8003ee0:	4b08      	ldr	r3, [pc, #32]	; (8003f04 <_sbrk+0x64>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	60fb      	str	r3, [r7, #12]
 8003ee6:	4b07      	ldr	r3, [pc, #28]	; (8003f04 <_sbrk+0x64>)
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4413      	add	r3, r2
 8003eee:	4a05      	ldr	r2, [pc, #20]	; (8003f04 <_sbrk+0x64>)
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	20020000 	.word	0x20020000
 8003f00:	00000400 	.word	0x00000400
 8003f04:	2000068c 	.word	0x2000068c
 8003f08:	200023f0 	.word	0x200023f0

08003f0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f10:	4b08      	ldr	r3, [pc, #32]	; (8003f34 <SystemInit+0x28>)
 8003f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f16:	4a07      	ldr	r2, [pc, #28]	; (8003f34 <SystemInit+0x28>)
 8003f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f20:	4b04      	ldr	r3, [pc, #16]	; (8003f34 <SystemInit+0x28>)
 8003f22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f26:	609a      	str	r2, [r3, #8]
#endif
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	e000ed00 	.word	0xe000ed00

08003f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f70 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003f3c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003f3e:	e003      	b.n	8003f48 <LoopCopyDataInit>

08003f40 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003f40:	4b0c      	ldr	r3, [pc, #48]	; (8003f74 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003f42:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003f44:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003f46:	3104      	adds	r1, #4

08003f48 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003f48:	480b      	ldr	r0, [pc, #44]	; (8003f78 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003f4a:	4b0c      	ldr	r3, [pc, #48]	; (8003f7c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003f4c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003f4e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003f50:	d3f6      	bcc.n	8003f40 <CopyDataInit>
  ldr  r2, =_sbss
 8003f52:	4a0b      	ldr	r2, [pc, #44]	; (8003f80 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003f54:	e002      	b.n	8003f5c <LoopFillZerobss>

08003f56 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003f56:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003f58:	f842 3b04 	str.w	r3, [r2], #4

08003f5c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003f5c:	4b09      	ldr	r3, [pc, #36]	; (8003f84 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003f5e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003f60:	d3f9      	bcc.n	8003f56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003f62:	f7ff ffd3 	bl	8003f0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f66:	f00d f817 	bl	8010f98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f6a:	f7fd fb1b 	bl	80015a4 <main>
  bx  lr    
 8003f6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f70:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003f74:	08012ca4 	.word	0x08012ca4
  ldr  r0, =_sdata
 8003f78:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003f7c:	2000024c 	.word	0x2000024c
  ldr  r2, =_sbss
 8003f80:	2000024c 	.word	0x2000024c
  ldr  r3, = _ebss
 8003f84:	200023ec 	.word	0x200023ec

08003f88 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f88:	e7fe      	b.n	8003f88 <CAN1_RX0_IRQHandler>
	...

08003f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f90:	4b0e      	ldr	r3, [pc, #56]	; (8003fcc <HAL_Init+0x40>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a0d      	ldr	r2, [pc, #52]	; (8003fcc <HAL_Init+0x40>)
 8003f96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <HAL_Init+0x40>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a0a      	ldr	r2, [pc, #40]	; (8003fcc <HAL_Init+0x40>)
 8003fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fa8:	4b08      	ldr	r3, [pc, #32]	; (8003fcc <HAL_Init+0x40>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a07      	ldr	r2, [pc, #28]	; (8003fcc <HAL_Init+0x40>)
 8003fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fb4:	2003      	movs	r0, #3
 8003fb6:	f000 fe29 	bl	8004c0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fba:	2000      	movs	r0, #0
 8003fbc:	f000 f808 	bl	8003fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fc0:	f7ff fa74 	bl	80034ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	40023c00 	.word	0x40023c00

08003fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fd8:	4b12      	ldr	r3, [pc, #72]	; (8004024 <HAL_InitTick+0x54>)
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	4b12      	ldr	r3, [pc, #72]	; (8004028 <HAL_InitTick+0x58>)
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 fe41 	bl	8004c76 <HAL_SYSTICK_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e00e      	b.n	800401c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b0f      	cmp	r3, #15
 8004002:	d80a      	bhi.n	800401a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004004:	2200      	movs	r2, #0
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	f04f 30ff 	mov.w	r0, #4294967295
 800400c:	f000 fe09 	bl	8004c22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004010:	4a06      	ldr	r2, [pc, #24]	; (800402c <HAL_InitTick+0x5c>)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	e000      	b.n	800401c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
}
 800401c:	4618      	mov	r0, r3
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20000068 	.word	0x20000068
 8004028:	20000070 	.word	0x20000070
 800402c:	2000006c 	.word	0x2000006c

08004030 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004034:	4b06      	ldr	r3, [pc, #24]	; (8004050 <HAL_IncTick+0x20>)
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	461a      	mov	r2, r3
 800403a:	4b06      	ldr	r3, [pc, #24]	; (8004054 <HAL_IncTick+0x24>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4413      	add	r3, r2
 8004040:	4a04      	ldr	r2, [pc, #16]	; (8004054 <HAL_IncTick+0x24>)
 8004042:	6013      	str	r3, [r2, #0]
}
 8004044:	bf00      	nop
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	20000070 	.word	0x20000070
 8004054:	20000b04 	.word	0x20000b04

08004058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  return uwTick;
 800405c:	4b03      	ldr	r3, [pc, #12]	; (800406c <HAL_GetTick+0x14>)
 800405e:	681b      	ldr	r3, [r3, #0]
}
 8004060:	4618      	mov	r0, r3
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	20000b04 	.word	0x20000b04

08004070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004078:	f7ff ffee 	bl	8004058 <HAL_GetTick>
 800407c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004088:	d005      	beq.n	8004096 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800408a:	4b09      	ldr	r3, [pc, #36]	; (80040b0 <HAL_Delay+0x40>)
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4413      	add	r3, r2
 8004094:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004096:	bf00      	nop
 8004098:	f7ff ffde 	bl	8004058 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d8f7      	bhi.n	8004098 <HAL_Delay+0x28>
  {
  }
}
 80040a8:	bf00      	nop
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	20000070 	.word	0x20000070

080040b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e033      	b.n	8004132 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d109      	bne.n	80040e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7ff fa12 	bl	80034fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	f003 0310 	and.w	r3, r3, #16
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d118      	bne.n	8004124 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80040fa:	f023 0302 	bic.w	r3, r3, #2
 80040fe:	f043 0202 	orr.w	r2, r3, #2
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 fbaa 	bl	8004860 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	f023 0303 	bic.w	r3, r3, #3
 800411a:	f043 0201 	orr.w	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	641a      	str	r2, [r3, #64]	; 0x40
 8004122:	e001      	b.n	8004128 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004130:	7bfb      	ldrb	r3, [r7, #15]
}
 8004132:	4618      	mov	r0, r3
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
	...

0800413c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004144:	2300      	movs	r3, #0
 8004146:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800414e:	2b01      	cmp	r3, #1
 8004150:	d101      	bne.n	8004156 <HAL_ADC_Start_IT+0x1a>
 8004152:	2302      	movs	r3, #2
 8004154:	e0b0      	b.n	80042b8 <HAL_ADC_Start_IT+0x17c>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b01      	cmp	r3, #1
 800416a:	d018      	beq.n	800419e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 0201 	orr.w	r2, r2, #1
 800417a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800417c:	4b51      	ldr	r3, [pc, #324]	; (80042c4 <HAL_ADC_Start_IT+0x188>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a51      	ldr	r2, [pc, #324]	; (80042c8 <HAL_ADC_Start_IT+0x18c>)
 8004182:	fba2 2303 	umull	r2, r3, r2, r3
 8004186:	0c9a      	lsrs	r2, r3, #18
 8004188:	4613      	mov	r3, r2
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	4413      	add	r3, r2
 800418e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004190:	e002      	b.n	8004198 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	3b01      	subs	r3, #1
 8004196:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1f9      	bne.n	8004192 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	f040 8084 	bne.w	80042b6 <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d007      	beq.n	80041e0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80041d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ec:	d106      	bne.n	80041fc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f2:	f023 0206 	bic.w	r2, r3, #6
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	645a      	str	r2, [r3, #68]	; 0x44
 80041fa:	e002      	b.n	8004202 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800420a:	4b30      	ldr	r3, [pc, #192]	; (80042cc <HAL_ADC_Start_IT+0x190>)
 800420c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004216:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004226:	f043 0320 	orr.w	r3, r3, #32
 800422a:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	2b00      	cmp	r3, #0
 8004236:	d12a      	bne.n	800428e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a24      	ldr	r2, [pc, #144]	; (80042d0 <HAL_ADC_Start_IT+0x194>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d015      	beq.n	800426e <HAL_ADC_Start_IT+0x132>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a23      	ldr	r2, [pc, #140]	; (80042d4 <HAL_ADC_Start_IT+0x198>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d105      	bne.n	8004258 <HAL_ADC_Start_IT+0x11c>
 800424c:	4b1f      	ldr	r3, [pc, #124]	; (80042cc <HAL_ADC_Start_IT+0x190>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f003 031f 	and.w	r3, r3, #31
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1e      	ldr	r2, [pc, #120]	; (80042d8 <HAL_ADC_Start_IT+0x19c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d129      	bne.n	80042b6 <HAL_ADC_Start_IT+0x17a>
 8004262:	4b1a      	ldr	r3, [pc, #104]	; (80042cc <HAL_ADC_Start_IT+0x190>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f003 031f 	and.w	r3, r3, #31
 800426a:	2b0f      	cmp	r3, #15
 800426c:	d823      	bhi.n	80042b6 <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d11c      	bne.n	80042b6 <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800428a:	609a      	str	r2, [r3, #8]
 800428c:	e013      	b.n	80042b6 <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a0f      	ldr	r2, [pc, #60]	; (80042d0 <HAL_ADC_Start_IT+0x194>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d10e      	bne.n	80042b6 <HAL_ADC_Start_IT+0x17a>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d107      	bne.n	80042b6 <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80042b4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	20000068 	.word	0x20000068
 80042c8:	431bde83 	.word	0x431bde83
 80042cc:	40012300 	.word	0x40012300
 80042d0:	40012000 	.word	0x40012000
 80042d4:	40012100 	.word	0x40012100
 80042d8:	40012200 	.word	0x40012200

080042dc <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d101      	bne.n	80042f2 <HAL_ADC_Stop_IT+0x16>
 80042ee:	2302      	movs	r3, #2
 80042f0:	e02b      	b.n	800434a <HAL_ADC_Stop_IT+0x6e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0201 	bic.w	r2, r2, #1
 8004308:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	2b00      	cmp	r3, #0
 8004316:	d113      	bne.n	8004340 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004326:	f023 0320 	bic.w	r3, r3, #32
 800432a:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004330:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004334:	f023 0301 	bic.w	r3, r3, #1
 8004338:	f043 0201 	orr.w	r2, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b084      	sub	sp, #16
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800435e:	2300      	movs	r3, #0
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	2300      	movs	r3, #0
 8004364:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b02      	cmp	r3, #2
 8004372:	bf0c      	ite	eq
 8004374:	2301      	moveq	r3, #1
 8004376:	2300      	movne	r3, #0
 8004378:	b2db      	uxtb	r3, r3
 800437a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f003 0320 	and.w	r3, r3, #32
 8004386:	2b20      	cmp	r3, #32
 8004388:	bf0c      	ite	eq
 800438a:	2301      	moveq	r3, #1
 800438c:	2300      	movne	r3, #0
 800438e:	b2db      	uxtb	r3, r3
 8004390:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d049      	beq.n	800442c <HAL_ADC_IRQHandler+0xd6>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d046      	beq.n	800442c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	f003 0310 	and.w	r3, r3, #16
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d105      	bne.n	80043b6 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d12b      	bne.n	800441c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d127      	bne.n	800441c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d006      	beq.n	80043e8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d119      	bne.n	800441c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0220 	bic.w	r2, r2, #32
 80043f6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004408:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d105      	bne.n	800441c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004414:	f043 0201 	orr.w	r2, r3, #1
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7fe fad5 	bl	80029cc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f06f 0212 	mvn.w	r2, #18
 800442a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b04      	cmp	r3, #4
 8004438:	bf0c      	ite	eq
 800443a:	2301      	moveq	r3, #1
 800443c:	2300      	movne	r3, #0
 800443e:	b2db      	uxtb	r3, r3
 8004440:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800444c:	2b80      	cmp	r3, #128	; 0x80
 800444e:	bf0c      	ite	eq
 8004450:	2301      	moveq	r3, #1
 8004452:	2300      	movne	r3, #0
 8004454:	b2db      	uxtb	r3, r3
 8004456:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d057      	beq.n	800450e <HAL_ADC_IRQHandler+0x1b8>
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d054      	beq.n	800450e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004468:	f003 0310 	and.w	r3, r3, #16
 800446c:	2b00      	cmp	r3, #0
 800446e:	d105      	bne.n	800447c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004474:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d139      	bne.n	80044fe <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004490:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004494:	2b00      	cmp	r3, #0
 8004496:	d006      	beq.n	80044a6 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d12b      	bne.n	80044fe <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d124      	bne.n	80044fe <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d11d      	bne.n	80044fe <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d119      	bne.n	80044fe <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044d8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d105      	bne.n	80044fe <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	f043 0201 	orr.w	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 faaa 	bl	8004a58 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 020c 	mvn.w	r2, #12
 800450c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b01      	cmp	r3, #1
 800451a:	bf0c      	ite	eq
 800451c:	2301      	moveq	r3, #1
 800451e:	2300      	movne	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800452e:	2b40      	cmp	r3, #64	; 0x40
 8004530:	bf0c      	ite	eq
 8004532:	2301      	moveq	r3, #1
 8004534:	2300      	movne	r3, #0
 8004536:	b2db      	uxtb	r3, r3
 8004538:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d017      	beq.n	8004570 <HAL_ADC_IRQHandler+0x21a>
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d014      	beq.n	8004570 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b01      	cmp	r3, #1
 8004552:	d10d      	bne.n	8004570 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004558:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f846 	bl	80045f2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f06f 0201 	mvn.w	r2, #1
 800456e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b20      	cmp	r3, #32
 800457c:	bf0c      	ite	eq
 800457e:	2301      	moveq	r3, #1
 8004580:	2300      	movne	r3, #0
 8004582:	b2db      	uxtb	r3, r3
 8004584:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004590:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004594:	bf0c      	ite	eq
 8004596:	2301      	moveq	r3, #1
 8004598:	2300      	movne	r3, #0
 800459a:	b2db      	uxtb	r3, r3
 800459c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d015      	beq.n	80045d0 <HAL_ADC_IRQHandler+0x27a>
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d012      	beq.n	80045d0 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ae:	f043 0202 	orr.w	r2, r3, #2
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f06f 0220 	mvn.w	r2, #32
 80045be:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f820 	bl	8004606 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f06f 0220 	mvn.w	r2, #32
 80045ce:	601a      	str	r2, [r3, #0]
  }
}
 80045d0:	bf00      	nop
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b083      	sub	sp, #12
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
	...

0800461c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004626:	2300      	movs	r3, #0
 8004628:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004630:	2b01      	cmp	r3, #1
 8004632:	d101      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x1c>
 8004634:	2302      	movs	r3, #2
 8004636:	e105      	b.n	8004844 <HAL_ADC_ConfigChannel+0x228>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b09      	cmp	r3, #9
 8004646:	d925      	bls.n	8004694 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68d9      	ldr	r1, [r3, #12]
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	b29b      	uxth	r3, r3
 8004654:	461a      	mov	r2, r3
 8004656:	4613      	mov	r3, r2
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	4413      	add	r3, r2
 800465c:	3b1e      	subs	r3, #30
 800465e:	2207      	movs	r2, #7
 8004660:	fa02 f303 	lsl.w	r3, r2, r3
 8004664:	43da      	mvns	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	400a      	ands	r2, r1
 800466c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68d9      	ldr	r1, [r3, #12]
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	689a      	ldr	r2, [r3, #8]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	b29b      	uxth	r3, r3
 800467e:	4618      	mov	r0, r3
 8004680:	4603      	mov	r3, r0
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	4403      	add	r3, r0
 8004686:	3b1e      	subs	r3, #30
 8004688:	409a      	lsls	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	60da      	str	r2, [r3, #12]
 8004692:	e022      	b.n	80046da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6919      	ldr	r1, [r3, #16]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	b29b      	uxth	r3, r3
 80046a0:	461a      	mov	r2, r3
 80046a2:	4613      	mov	r3, r2
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	4413      	add	r3, r2
 80046a8:	2207      	movs	r2, #7
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	43da      	mvns	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	400a      	ands	r2, r1
 80046b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6919      	ldr	r1, [r3, #16]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	689a      	ldr	r2, [r3, #8]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	4618      	mov	r0, r3
 80046ca:	4603      	mov	r3, r0
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	4403      	add	r3, r0
 80046d0:	409a      	lsls	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	2b06      	cmp	r3, #6
 80046e0:	d824      	bhi.n	800472c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	4613      	mov	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4413      	add	r3, r2
 80046f2:	3b05      	subs	r3, #5
 80046f4:	221f      	movs	r2, #31
 80046f6:	fa02 f303 	lsl.w	r3, r2, r3
 80046fa:	43da      	mvns	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	400a      	ands	r2, r1
 8004702:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	b29b      	uxth	r3, r3
 8004710:	4618      	mov	r0, r3
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	4613      	mov	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4413      	add	r3, r2
 800471c:	3b05      	subs	r3, #5
 800471e:	fa00 f203 	lsl.w	r2, r0, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	635a      	str	r2, [r3, #52]	; 0x34
 800472a:	e04c      	b.n	80047c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	2b0c      	cmp	r3, #12
 8004732:	d824      	bhi.n	800477e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	3b23      	subs	r3, #35	; 0x23
 8004746:	221f      	movs	r2, #31
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	43da      	mvns	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	400a      	ands	r2, r1
 8004754:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	b29b      	uxth	r3, r3
 8004762:	4618      	mov	r0, r3
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	4613      	mov	r3, r2
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	4413      	add	r3, r2
 800476e:	3b23      	subs	r3, #35	; 0x23
 8004770:	fa00 f203 	lsl.w	r2, r0, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
 800477c:	e023      	b.n	80047c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685a      	ldr	r2, [r3, #4]
 8004788:	4613      	mov	r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	4413      	add	r3, r2
 800478e:	3b41      	subs	r3, #65	; 0x41
 8004790:	221f      	movs	r2, #31
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	43da      	mvns	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	400a      	ands	r2, r1
 800479e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	4618      	mov	r0, r3
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	4613      	mov	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	4413      	add	r3, r2
 80047b8:	3b41      	subs	r3, #65	; 0x41
 80047ba:	fa00 f203 	lsl.w	r2, r0, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047c6:	4b22      	ldr	r3, [pc, #136]	; (8004850 <HAL_ADC_ConfigChannel+0x234>)
 80047c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a21      	ldr	r2, [pc, #132]	; (8004854 <HAL_ADC_ConfigChannel+0x238>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d109      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x1cc>
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2b12      	cmp	r3, #18
 80047da:	d105      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a19      	ldr	r2, [pc, #100]	; (8004854 <HAL_ADC_ConfigChannel+0x238>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d123      	bne.n	800483a <HAL_ADC_ConfigChannel+0x21e>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2b10      	cmp	r3, #16
 80047f8:	d003      	beq.n	8004802 <HAL_ADC_ConfigChannel+0x1e6>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b11      	cmp	r3, #17
 8004800:	d11b      	bne.n	800483a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2b10      	cmp	r3, #16
 8004814:	d111      	bne.n	800483a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004816:	4b10      	ldr	r3, [pc, #64]	; (8004858 <HAL_ADC_ConfigChannel+0x23c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a10      	ldr	r2, [pc, #64]	; (800485c <HAL_ADC_ConfigChannel+0x240>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	0c9a      	lsrs	r2, r3, #18
 8004822:	4613      	mov	r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4413      	add	r3, r2
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800482c:	e002      	b.n	8004834 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	3b01      	subs	r3, #1
 8004832:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f9      	bne.n	800482e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	40012300 	.word	0x40012300
 8004854:	40012000 	.word	0x40012000
 8004858:	20000068 	.word	0x20000068
 800485c:	431bde83 	.word	0x431bde83

08004860 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004868:	4b79      	ldr	r3, [pc, #484]	; (8004a50 <ADC_Init+0x1f0>)
 800486a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	431a      	orrs	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004894:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6859      	ldr	r1, [r3, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	021a      	lsls	r2, r3, #8
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80048b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6859      	ldr	r1, [r3, #4]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689a      	ldr	r2, [r3, #8]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6899      	ldr	r1, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f2:	4a58      	ldr	r2, [pc, #352]	; (8004a54 <ADC_Init+0x1f4>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d022      	beq.n	800493e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	689a      	ldr	r2, [r3, #8]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004906:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6899      	ldr	r1, [r3, #8]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	430a      	orrs	r2, r1
 8004918:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004928:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6899      	ldr	r1, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	609a      	str	r2, [r3, #8]
 800493c:	e00f      	b.n	800495e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800494c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689a      	ldr	r2, [r3, #8]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800495c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0202 	bic.w	r2, r2, #2
 800496c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6899      	ldr	r1, [r3, #8]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	7e1b      	ldrb	r3, [r3, #24]
 8004978:	005a      	lsls	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	430a      	orrs	r2, r1
 8004980:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d01b      	beq.n	80049c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800499a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80049aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6859      	ldr	r1, [r3, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b6:	3b01      	subs	r3, #1
 80049b8:	035a      	lsls	r2, r3, #13
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	430a      	orrs	r2, r1
 80049c0:	605a      	str	r2, [r3, #4]
 80049c2:	e007      	b.n	80049d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685a      	ldr	r2, [r3, #4]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80049e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	051a      	lsls	r2, r3, #20
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	6899      	ldr	r1, [r3, #8]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004a16:	025a      	lsls	r2, r3, #9
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	6899      	ldr	r1, [r3, #8]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	029a      	lsls	r2, r3, #10
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	430a      	orrs	r2, r1
 8004a42:	609a      	str	r2, [r3, #8]
}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	40012300 	.word	0x40012300
 8004a54:	0f000001 	.word	0x0f000001

08004a58 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f003 0307 	and.w	r3, r3, #7
 8004a7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a7c:	4b0c      	ldr	r3, [pc, #48]	; (8004ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a88:	4013      	ands	r3, r2
 8004a8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a9e:	4a04      	ldr	r2, [pc, #16]	; (8004ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	60d3      	str	r3, [r2, #12]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	e000ed00 	.word	0xe000ed00

08004ab4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ab8:	4b04      	ldr	r3, [pc, #16]	; (8004acc <__NVIC_GetPriorityGrouping+0x18>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	0a1b      	lsrs	r3, r3, #8
 8004abe:	f003 0307 	and.w	r3, r3, #7
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	e000ed00 	.word	0xe000ed00

08004ad0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	db0b      	blt.n	8004afa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ae2:	79fb      	ldrb	r3, [r7, #7]
 8004ae4:	f003 021f 	and.w	r2, r3, #31
 8004ae8:	4907      	ldr	r1, [pc, #28]	; (8004b08 <__NVIC_EnableIRQ+0x38>)
 8004aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aee:	095b      	lsrs	r3, r3, #5
 8004af0:	2001      	movs	r0, #1
 8004af2:	fa00 f202 	lsl.w	r2, r0, r2
 8004af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004afa:	bf00      	nop
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	e000e100 	.word	0xe000e100

08004b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	6039      	str	r1, [r7, #0]
 8004b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	db0a      	blt.n	8004b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	b2da      	uxtb	r2, r3
 8004b24:	490c      	ldr	r1, [pc, #48]	; (8004b58 <__NVIC_SetPriority+0x4c>)
 8004b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2a:	0112      	lsls	r2, r2, #4
 8004b2c:	b2d2      	uxtb	r2, r2
 8004b2e:	440b      	add	r3, r1
 8004b30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b34:	e00a      	b.n	8004b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	4908      	ldr	r1, [pc, #32]	; (8004b5c <__NVIC_SetPriority+0x50>)
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	3b04      	subs	r3, #4
 8004b44:	0112      	lsls	r2, r2, #4
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	440b      	add	r3, r1
 8004b4a:	761a      	strb	r2, [r3, #24]
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	e000e100 	.word	0xe000e100
 8004b5c:	e000ed00 	.word	0xe000ed00

08004b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b089      	sub	sp, #36	; 0x24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	f1c3 0307 	rsb	r3, r3, #7
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	bf28      	it	cs
 8004b7e:	2304      	movcs	r3, #4
 8004b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	3304      	adds	r3, #4
 8004b86:	2b06      	cmp	r3, #6
 8004b88:	d902      	bls.n	8004b90 <NVIC_EncodePriority+0x30>
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	3b03      	subs	r3, #3
 8004b8e:	e000      	b.n	8004b92 <NVIC_EncodePriority+0x32>
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b94:	f04f 32ff 	mov.w	r2, #4294967295
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	43da      	mvns	r2, r3
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	401a      	ands	r2, r3
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb2:	43d9      	mvns	r1, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bb8:	4313      	orrs	r3, r2
         );
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3724      	adds	r7, #36	; 0x24
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bd8:	d301      	bcc.n	8004bde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e00f      	b.n	8004bfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bde:	4a0a      	ldr	r2, [pc, #40]	; (8004c08 <SysTick_Config+0x40>)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004be6:	210f      	movs	r1, #15
 8004be8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bec:	f7ff ff8e 	bl	8004b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bf0:	4b05      	ldr	r3, [pc, #20]	; (8004c08 <SysTick_Config+0x40>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bf6:	4b04      	ldr	r3, [pc, #16]	; (8004c08 <SysTick_Config+0x40>)
 8004bf8:	2207      	movs	r2, #7
 8004bfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	e000e010 	.word	0xe000e010

08004c0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f7ff ff29 	bl	8004a6c <__NVIC_SetPriorityGrouping>
}
 8004c1a:	bf00      	nop
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	4603      	mov	r3, r0
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	607a      	str	r2, [r7, #4]
 8004c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c34:	f7ff ff3e 	bl	8004ab4 <__NVIC_GetPriorityGrouping>
 8004c38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	6978      	ldr	r0, [r7, #20]
 8004c40:	f7ff ff8e 	bl	8004b60 <NVIC_EncodePriority>
 8004c44:	4602      	mov	r2, r0
 8004c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff ff5d 	bl	8004b0c <__NVIC_SetPriority>
}
 8004c52:	bf00      	nop
 8004c54:	3718      	adds	r7, #24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b082      	sub	sp, #8
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	4603      	mov	r3, r0
 8004c62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff ff31 	bl	8004ad0 <__NVIC_EnableIRQ>
}
 8004c6e:	bf00      	nop
 8004c70:	3708      	adds	r7, #8
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f7ff ffa2 	bl	8004bc8 <SysTick_Config>
 8004c84:	4603      	mov	r3, r0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b082      	sub	sp, #8
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e02a      	b.n	8004cf6 <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d106      	bne.n	8004cba <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7fe fc6d 	bl	8003594 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004cc4:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	6851      	ldr	r1, [r2, #4]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	6892      	ldr	r2, [r2, #8]
 8004cd0:	4311      	orrs	r1, r2
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6952      	ldr	r2, [r2, #20]
 8004cd6:	4311      	orrs	r1, r2
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	6812      	ldr	r2, [r2, #0]
 8004cdc:	430b      	orrs	r3, r1
 8004cde:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	603b      	str	r3, [r7, #0]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	f040 8114 	bne.w	8004f46 <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2202      	movs	r2, #2
 8004d22:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d101      	bne.n	8004d34 <HAL_CRYP_Encrypt+0x34>
 8004d30:	2302      	movs	r3, #2
 8004d32:	e111      	b.n	8004f58 <HAL_CRYP_Encrypt+0x258>
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d105      	bne.n	8004d68 <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8004d5c:	88fb      	ldrh	r3, [r7, #6]
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d66:	e002      	b.n	8004d6e <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	88fa      	ldrh	r2, [r7, #6]
 8004d6c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0204 	bic.w	r2, r2, #4
 8004d7c:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	4b76      	ldr	r3, [pc, #472]	; (8004f60 <HAL_CRYP_Encrypt+0x260>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	613b      	str	r3, [r7, #16]

    switch (algo)
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	2b30      	cmp	r3, #48	; 0x30
 8004d8e:	f200 80be 	bhi.w	8004f0e <HAL_CRYP_Encrypt+0x20e>
 8004d92:	a201      	add	r2, pc, #4	; (adr r2, 8004d98 <HAL_CRYP_Encrypt+0x98>)
 8004d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d98:	08004e5d 	.word	0x08004e5d
 8004d9c:	08004f0f 	.word	0x08004f0f
 8004da0:	08004f0f 	.word	0x08004f0f
 8004da4:	08004f0f 	.word	0x08004f0f
 8004da8:	08004f0f 	.word	0x08004f0f
 8004dac:	08004f0f 	.word	0x08004f0f
 8004db0:	08004f0f 	.word	0x08004f0f
 8004db4:	08004f0f 	.word	0x08004f0f
 8004db8:	08004e5d 	.word	0x08004e5d
 8004dbc:	08004f0f 	.word	0x08004f0f
 8004dc0:	08004f0f 	.word	0x08004f0f
 8004dc4:	08004f0f 	.word	0x08004f0f
 8004dc8:	08004f0f 	.word	0x08004f0f
 8004dcc:	08004f0f 	.word	0x08004f0f
 8004dd0:	08004f0f 	.word	0x08004f0f
 8004dd4:	08004f0f 	.word	0x08004f0f
 8004dd8:	08004e5d 	.word	0x08004e5d
 8004ddc:	08004f0f 	.word	0x08004f0f
 8004de0:	08004f0f 	.word	0x08004f0f
 8004de4:	08004f0f 	.word	0x08004f0f
 8004de8:	08004f0f 	.word	0x08004f0f
 8004dec:	08004f0f 	.word	0x08004f0f
 8004df0:	08004f0f 	.word	0x08004f0f
 8004df4:	08004f0f 	.word	0x08004f0f
 8004df8:	08004e5d 	.word	0x08004e5d
 8004dfc:	08004f0f 	.word	0x08004f0f
 8004e00:	08004f0f 	.word	0x08004f0f
 8004e04:	08004f0f 	.word	0x08004f0f
 8004e08:	08004f0f 	.word	0x08004f0f
 8004e0c:	08004f0f 	.word	0x08004f0f
 8004e10:	08004f0f 	.word	0x08004f0f
 8004e14:	08004f0f 	.word	0x08004f0f
 8004e18:	08004f01 	.word	0x08004f01
 8004e1c:	08004f0f 	.word	0x08004f0f
 8004e20:	08004f0f 	.word	0x08004f0f
 8004e24:	08004f0f 	.word	0x08004f0f
 8004e28:	08004f0f 	.word	0x08004f0f
 8004e2c:	08004f0f 	.word	0x08004f0f
 8004e30:	08004f0f 	.word	0x08004f0f
 8004e34:	08004f0f 	.word	0x08004f0f
 8004e38:	08004f01 	.word	0x08004f01
 8004e3c:	08004f0f 	.word	0x08004f0f
 8004e40:	08004f0f 	.word	0x08004f0f
 8004e44:	08004f0f 	.word	0x08004f0f
 8004e48:	08004f0f 	.word	0x08004f0f
 8004e4c:	08004f0f 	.word	0x08004f0f
 8004e50:	08004f0f 	.word	0x08004f0f
 8004e54:	08004f0f 	.word	0x08004f0f
 8004e58:	08004f01 	.word	0x08004f01
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	68da      	ldr	r2, [r3, #12]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	6812      	ldr	r2, [r2, #0]
 8004e66:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	6852      	ldr	r2, [r2, #4]
 8004e72:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d003      	beq.n	8004e84 <HAL_CRYP_Encrypt+0x184>
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	d117      	bne.n	8004eb4 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	68da      	ldr	r2, [r3, #12]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6892      	ldr	r2, [r2, #8]
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	68da      	ldr	r2, [r3, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68d2      	ldr	r2, [r2, #12]
 8004e9a:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6912      	ldr	r2, [r2, #16]
 8004ea6:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	68da      	ldr	r2, [r3, #12]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6952      	ldr	r2, [r2, #20]
 8004eb2:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	2b18      	cmp	r3, #24
 8004eba:	d003      	beq.n	8004ec4 <HAL_CRYP_Encrypt+0x1c4>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	2b08      	cmp	r3, #8
 8004ec2:	d10b      	bne.n	8004edc <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6812      	ldr	r2, [r2, #0]
 8004ece:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	691a      	ldr	r2, [r3, #16]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6852      	ldr	r2, [r2, #4]
 8004eda:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004eea:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2202      	movs	r2, #2
 8004ef0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8004ef2:	6a39      	ldr	r1, [r7, #32]
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 f971 	bl	80051dc <CRYP_TDES_Process>
 8004efa:	4603      	mov	r3, r0
 8004efc:	75fb      	strb	r3, [r7, #23]
        break;
 8004efe:	e016      	b.n	8004f2e <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8004f00:	6a39      	ldr	r1, [r7, #32]
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 fa41 	bl	800538a <CRYP_AES_Encrypt>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	75fb      	strb	r3, [r7, #23]
        break;
 8004f0c:	e00f      	b.n	8004f2e <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f12:	f043 0220 	orr.w	r2, r3, #32
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e014      	b.n	8004f58 <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 8004f2e:	7dfb      	ldrb	r3, [r7, #23]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d110      	bne.n	8004f56 <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8004f44:	e007      	b.n	8004f56 <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f4a:	f043 0208 	orr.w	r2, r3, #8
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e000      	b.n	8004f58 <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3718      	adds	r7, #24
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	00080038 	.word	0x00080038

08004f64 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	603b      	str	r3, [r7, #0]
 8004f70:	4613      	mov	r3, r2
 8004f72:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	f040 8114 	bne.w	80051aa <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2202      	movs	r2, #2
 8004f86:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d101      	bne.n	8004f98 <HAL_CRYP_Decrypt+0x34>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e111      	b.n	80051bc <HAL_CRYP_Decrypt+0x258>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	68ba      	ldr	r2, [r7, #8]
 8004fb0:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	683a      	ldr	r2, [r7, #0]
 8004fb6:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d105      	bne.n	8004fcc <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8004fc0:	88fb      	ldrh	r3, [r7, #6]
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fca:	e002      	b.n	8004fd2 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	88fa      	ldrh	r2, [r7, #6]
 8004fd0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f042 0204 	orr.w	r2, r2, #4
 8004fe0:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	4b76      	ldr	r3, [pc, #472]	; (80051c4 <HAL_CRYP_Decrypt+0x260>)
 8004fea:	4013      	ands	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]

    switch (algo)
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	2b30      	cmp	r3, #48	; 0x30
 8004ff2:	f200 80be 	bhi.w	8005172 <HAL_CRYP_Decrypt+0x20e>
 8004ff6:	a201      	add	r2, pc, #4	; (adr r2, 8004ffc <HAL_CRYP_Decrypt+0x98>)
 8004ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffc:	080050c1 	.word	0x080050c1
 8005000:	08005173 	.word	0x08005173
 8005004:	08005173 	.word	0x08005173
 8005008:	08005173 	.word	0x08005173
 800500c:	08005173 	.word	0x08005173
 8005010:	08005173 	.word	0x08005173
 8005014:	08005173 	.word	0x08005173
 8005018:	08005173 	.word	0x08005173
 800501c:	080050c1 	.word	0x080050c1
 8005020:	08005173 	.word	0x08005173
 8005024:	08005173 	.word	0x08005173
 8005028:	08005173 	.word	0x08005173
 800502c:	08005173 	.word	0x08005173
 8005030:	08005173 	.word	0x08005173
 8005034:	08005173 	.word	0x08005173
 8005038:	08005173 	.word	0x08005173
 800503c:	080050c1 	.word	0x080050c1
 8005040:	08005173 	.word	0x08005173
 8005044:	08005173 	.word	0x08005173
 8005048:	08005173 	.word	0x08005173
 800504c:	08005173 	.word	0x08005173
 8005050:	08005173 	.word	0x08005173
 8005054:	08005173 	.word	0x08005173
 8005058:	08005173 	.word	0x08005173
 800505c:	080050c1 	.word	0x080050c1
 8005060:	08005173 	.word	0x08005173
 8005064:	08005173 	.word	0x08005173
 8005068:	08005173 	.word	0x08005173
 800506c:	08005173 	.word	0x08005173
 8005070:	08005173 	.word	0x08005173
 8005074:	08005173 	.word	0x08005173
 8005078:	08005173 	.word	0x08005173
 800507c:	08005165 	.word	0x08005165
 8005080:	08005173 	.word	0x08005173
 8005084:	08005173 	.word	0x08005173
 8005088:	08005173 	.word	0x08005173
 800508c:	08005173 	.word	0x08005173
 8005090:	08005173 	.word	0x08005173
 8005094:	08005173 	.word	0x08005173
 8005098:	08005173 	.word	0x08005173
 800509c:	08005165 	.word	0x08005165
 80050a0:	08005173 	.word	0x08005173
 80050a4:	08005173 	.word	0x08005173
 80050a8:	08005173 	.word	0x08005173
 80050ac:	08005173 	.word	0x08005173
 80050b0:	08005173 	.word	0x08005173
 80050b4:	08005173 	.word	0x08005173
 80050b8:	08005173 	.word	0x08005173
 80050bc:	08005165 	.word	0x08005165
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6812      	ldr	r2, [r2, #0]
 80050ca:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	68da      	ldr	r2, [r3, #12]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6852      	ldr	r2, [r2, #4]
 80050d6:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d003      	beq.n	80050e8 <HAL_CRYP_Decrypt+0x184>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d117      	bne.n	8005118 <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	68da      	ldr	r2, [r3, #12]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6892      	ldr	r2, [r2, #8]
 80050f2:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68d2      	ldr	r2, [r2, #12]
 80050fe:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	68da      	ldr	r2, [r3, #12]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6912      	ldr	r2, [r2, #16]
 800510a:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6952      	ldr	r2, [r2, #20]
 8005116:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	2b18      	cmp	r3, #24
 800511e:	d003      	beq.n	8005128 <HAL_CRYP_Decrypt+0x1c4>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	2b08      	cmp	r3, #8
 8005126:	d10b      	bne.n	8005140 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	6812      	ldr	r2, [r2, #0]
 8005132:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6852      	ldr	r2, [r2, #4]
 800513e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800514e:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2202      	movs	r2, #2
 8005154:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8005156:	6a39      	ldr	r1, [r7, #32]
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f83f 	bl	80051dc <CRYP_TDES_Process>
 800515e:	4603      	mov	r3, r0
 8005160:	75fb      	strb	r3, [r7, #23]

        break;
 8005162:	e016      	b.n	8005192 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8005164:	6a39      	ldr	r1, [r7, #32]
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 f980 	bl	800546c <CRYP_AES_Decrypt>
 800516c:	4603      	mov	r3, r0
 800516e:	75fb      	strb	r3, [r7, #23]
        break;
 8005170:	e00f      	b.n	8005192 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005176:	f043 0220 	orr.w	r2, r3, #32
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e014      	b.n	80051bc <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 8005192:	7dfb      	ldrb	r3, [r7, #23]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d110      	bne.n	80051ba <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80051a8:	e007      	b.n	80051ba <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ae:	f043 0208 	orr.w	r2, r3, #8
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3718      	adds	r7, #24
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	00080038 	.word	0x00080038

080051c8 <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b088      	sub	sp, #32
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051f4:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80051fa:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80051fc:	e0a3      	b.n	8005346 <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005202:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d02a      	beq.n	8005268 <CRYP_TDES_Process+0x8c>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005216:	089b      	lsrs	r3, r3, #2
 8005218:	b29b      	uxth	r3, r3
 800521a:	8afa      	ldrh	r2, [r7, #22]
 800521c:	429a      	cmp	r2, r3
 800521e:	d223      	bcs.n	8005268 <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005228:	b29b      	uxth	r3, r3
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	441a      	add	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6812      	ldr	r2, [r2, #0]
 8005234:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800523a:	b29b      	uxth	r3, r3
 800523c:	3301      	adds	r3, #1
 800523e:	b29a      	uxth	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800524c:	b29b      	uxth	r3, r3
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	441a      	add	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6812      	ldr	r2, [r2, #0]
 8005258:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800525e:	b29b      	uxth	r3, r3
 8005260:	3301      	adds	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8005268:	6839      	ldr	r1, [r7, #0]
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fb32 	bl	80058d4 <CRYP_WaitOnOFNEFlag>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d018      	beq.n	80052a8 <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005284:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800528a:	f043 0210 	orr.w	r2, r3, #16
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff ff90 	bl	80051c8 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80052ac:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f003 0304 	and.w	r3, r3, #4
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d041      	beq.n	8005340 <CRYP_TDES_Process+0x164>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052c0:	089b      	lsrs	r3, r3, #2
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	8bfa      	ldrh	r2, [r7, #30]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d23a      	bcs.n	8005340 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 80052ca:	2300      	movs	r3, #0
 80052cc:	61bb      	str	r3, [r7, #24]
 80052ce:	e00c      	b.n	80052ea <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	f107 0120 	add.w	r1, r7, #32
 80052de:	440b      	add	r3, r1
 80052e0:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	3301      	adds	r3, #1
 80052e8:	61bb      	str	r3, [r7, #24]
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d9ef      	bls.n	80052d0 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 80052f0:	2300      	movs	r3, #0
 80052f2:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 80052f4:	e018      	b.n	8005328 <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80052fe:	b29b      	uxth	r3, r3
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	441a      	add	r2, r3
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	f107 0120 	add.w	r1, r7, #32
 800530c:	440b      	add	r3, r1
 800530e:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005312:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005318:	b29b      	uxth	r3, r3
 800531a:	3301      	adds	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	3301      	adds	r3, #1
 8005326:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800532c:	b29a      	uxth	r2, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005332:	089b      	lsrs	r3, r3, #2
 8005334:	b29b      	uxth	r3, r3
 8005336:	429a      	cmp	r2, r3
 8005338:	d202      	bcs.n	8005340 <CRYP_TDES_Process+0x164>
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d9da      	bls.n	80052f6 <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005344:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800534a:	b29a      	uxth	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005350:	089b      	lsrs	r3, r3, #2
 8005352:	b29b      	uxth	r3, r3
 8005354:	429a      	cmp	r2, r3
 8005356:	d207      	bcs.n	8005368 <CRYP_TDES_Process+0x18c>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800535c:	089b      	lsrs	r3, r3, #2
 800535e:	b29b      	uxth	r3, r3
 8005360:	8bfa      	ldrh	r2, [r7, #30]
 8005362:	429a      	cmp	r2, r3
 8005364:	f4ff af4b 	bcc.w	80051fe <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005376:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3720      	adds	r7, #32
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}

0800538a <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b084      	sub	sp, #16
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
 8005392:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005394:	2301      	movs	r3, #1
 8005396:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539c:	2b01      	cmp	r3, #1
 800539e:	d109      	bne.n	80053b4 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d102      	bne.n	80053ae <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	60bb      	str	r3, [r7, #8]
 80053ac:	e002      	b.n	80053b4 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d121      	bne.n	80053fe <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	4619      	mov	r1, r3
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 f9dd 	bl	8005780 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	2b20      	cmp	r3, #32
 80053cc:	d017      	beq.n	80053fe <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	691a      	ldr	r2, [r3, #16]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6812      	ldr	r2, [r2, #0]
 80053d8:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	691a      	ldr	r2, [r3, #16]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6852      	ldr	r2, [r2, #4]
 80053e4:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691a      	ldr	r2, [r3, #16]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6892      	ldr	r2, [r2, #8]
 80053f0:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	691a      	ldr	r2, [r3, #16]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68d2      	ldr	r2, [r2, #12]
 80053fc:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2202      	movs	r2, #2
 8005402:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005412:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005418:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800541a:	e006      	b.n	800542a <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 800541c:	6839      	ldr	r1, [r7, #0]
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f8e0 	bl	80055e4 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005428:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800542e:	b29a      	uxth	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005434:	089b      	lsrs	r3, r3, #2
 8005436:	b29b      	uxth	r3, r3
 8005438:	429a      	cmp	r2, r3
 800543a:	d206      	bcs.n	800544a <CRYP_AES_Encrypt+0xc0>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005440:	089b      	lsrs	r3, r3, #2
 8005442:	b29b      	uxth	r3, r3
 8005444:	89fa      	ldrh	r2, [r7, #14]
 8005446:	429a      	cmp	r2, r3
 8005448:	d3e8      	bcc.n	800541c <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005458:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3710      	adds	r7, #16
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005476:	2301      	movs	r3, #1
 8005478:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547e:	2b01      	cmp	r3, #1
 8005480:	d109      	bne.n	8005496 <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005486:	2b01      	cmp	r3, #1
 8005488:	d102      	bne.n	8005490 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 800548a:	2300      	movs	r3, #0
 800548c:	60bb      	str	r3, [r7, #8]
 800548e:	e002      	b.n	8005496 <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d16c      	bne.n	8005576 <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	2b30      	cmp	r3, #48	; 0x30
 80054a2:	d046      	beq.n	8005532 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80054ae:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6812      	ldr	r2, [r2, #0]
 80054b6:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80054ba:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	4619      	mov	r1, r3
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f95c 	bl	8005780 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054d6:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 80054d8:	6839      	ldr	r1, [r7, #0]
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f9d4 	bl	8005888 <CRYP_WaitOnBUSYFlag>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d017      	beq.n	8005516 <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80054f4:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054fa:	f043 0210 	orr.w	r2, r3, #16
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e062      	b.n	80055dc <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005520:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	6951      	ldr	r1, [r2, #20]
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6812      	ldr	r2, [r2, #0]
 800552c:	430b      	orrs	r3, r1
 800552e:	6013      	str	r3, [r2, #0]
 8005530:	e005      	b.n	800553e <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	4619      	mov	r1, r3
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f921 	bl	8005780 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	2b20      	cmp	r3, #32
 8005544:	d017      	beq.n	8005576 <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	691a      	ldr	r2, [r3, #16]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6812      	ldr	r2, [r2, #0]
 8005550:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691a      	ldr	r2, [r3, #16]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	6852      	ldr	r2, [r2, #4]
 800555c:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	691a      	ldr	r2, [r3, #16]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6892      	ldr	r2, [r2, #8]
 8005568:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	691a      	ldr	r2, [r3, #16]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68d2      	ldr	r2, [r2, #12]
 8005574:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2202      	movs	r2, #2
 800557a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800558a:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005590:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005592:	e006      	b.n	80055a2 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005594:	6839      	ldr	r1, [r7, #0]
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f824 	bl	80055e4 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80055a0:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ac:	089b      	lsrs	r3, r3, #2
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d206      	bcs.n	80055c2 <CRYP_AES_Decrypt+0x156>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b8:	089b      	lsrs	r3, r3, #2
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	89fa      	ldrh	r2, [r7, #14]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d3e8      	bcc.n	8005594 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80055d0:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b088      	sub	sp, #32
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80055f2:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d04e      	beq.n	80056a0 <CRYP_AES_ProcessData+0xbc>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005606:	089b      	lsrs	r3, r3, #2
 8005608:	b29b      	uxth	r3, r3
 800560a:	8b7a      	ldrh	r2, [r7, #26]
 800560c:	429a      	cmp	r2, r3
 800560e:	d247      	bcs.n	80056a0 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005618:	b29b      	uxth	r3, r3
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	441a      	add	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6812      	ldr	r2, [r2, #0]
 8005624:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800562a:	b29b      	uxth	r3, r3
 800562c:	3301      	adds	r3, #1
 800562e:	b29a      	uxth	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800563c:	b29b      	uxth	r3, r3
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	441a      	add	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	6812      	ldr	r2, [r2, #0]
 8005648:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800564e:	b29b      	uxth	r3, r3
 8005650:	3301      	adds	r3, #1
 8005652:	b29a      	uxth	r2, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005660:	b29b      	uxth	r3, r3
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	441a      	add	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6812      	ldr	r2, [r2, #0]
 800566c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005672:	b29b      	uxth	r3, r3
 8005674:	3301      	adds	r3, #1
 8005676:	b29a      	uxth	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005684:	b29b      	uxth	r3, r3
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	441a      	add	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	6812      	ldr	r2, [r2, #0]
 8005690:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005696:	b29b      	uxth	r3, r3
 8005698:	3301      	adds	r3, #1
 800569a:	b29a      	uxth	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 80056a0:	6839      	ldr	r1, [r7, #0]
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f916 	bl	80058d4 <CRYP_WaitOnOFNEFlag>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d018      	beq.n	80056e0 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056bc:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056c2:	f043 0210 	orr.w	r2, r3, #16
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7ff fd74 	bl	80051c8 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80056e4:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d041      	beq.n	8005778 <CRYP_AES_ProcessData+0x194>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056f8:	089b      	lsrs	r3, r3, #2
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	8b3a      	ldrh	r2, [r7, #24]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d23a      	bcs.n	8005778 <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8005702:	2300      	movs	r3, #0
 8005704:	61fb      	str	r3, [r7, #28]
 8005706:	e00c      	b.n	8005722 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68da      	ldr	r2, [r3, #12]
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	f107 0120 	add.w	r1, r7, #32
 8005716:	440b      	add	r3, r1
 8005718:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	3301      	adds	r3, #1
 8005720:	61fb      	str	r3, [r7, #28]
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	2b03      	cmp	r3, #3
 8005726:	d9ef      	bls.n	8005708 <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 800572c:	e018      	b.n	8005760 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005736:	b29b      	uxth	r3, r3
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	441a      	add	r2, r3
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	f107 0120 	add.w	r1, r7, #32
 8005744:	440b      	add	r3, r1
 8005746:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800574a:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005750:	b29b      	uxth	r3, r3
 8005752:	3301      	adds	r3, #1
 8005754:	b29a      	uxth	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	3301      	adds	r3, #1
 800575e:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005764:	b29a      	uxth	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800576a:	089b      	lsrs	r3, r3, #2
 800576c:	b29b      	uxth	r3, r3
 800576e:	429a      	cmp	r2, r3
 8005770:	d202      	bcs.n	8005778 <CRYP_AES_ProcessData+0x194>
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	2b03      	cmp	r3, #3
 8005776:	d9da      	bls.n	800572e <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 8005778:	bf00      	nop
 800577a:	3720      	adds	r7, #32
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005790:	d036      	beq.n	8005800 <CRYP_SetKey+0x80>
 8005792:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005796:	d002      	beq.n	800579e <CRYP_SetKey+0x1e>
 8005798:	2b00      	cmp	r3, #0
 800579a:	d056      	beq.n	800584a <CRYP_SetKey+0xca>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 800579c:	e06e      	b.n	800587c <CRYP_SetKey+0xfc>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	68da      	ldr	r2, [r3, #12]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6812      	ldr	r2, [r2, #0]
 80057a8:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68da      	ldr	r2, [r3, #12]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	6852      	ldr	r2, [r2, #4]
 80057b4:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6892      	ldr	r2, [r2, #8]
 80057c0:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68d2      	ldr	r2, [r2, #12]
 80057cc:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68da      	ldr	r2, [r3, #12]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6912      	ldr	r2, [r2, #16]
 80057d8:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6952      	ldr	r2, [r2, #20]
 80057e4:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6992      	ldr	r2, [r2, #24]
 80057f0:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	69d2      	ldr	r2, [r2, #28]
 80057fc:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 80057fe:	e03d      	b.n	800587c <CRYP_SetKey+0xfc>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	68da      	ldr	r2, [r3, #12]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6812      	ldr	r2, [r2, #0]
 800580a:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68da      	ldr	r2, [r3, #12]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6852      	ldr	r2, [r2, #4]
 8005816:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6892      	ldr	r2, [r2, #8]
 8005822:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68da      	ldr	r2, [r3, #12]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68d2      	ldr	r2, [r2, #12]
 800582e:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	68da      	ldr	r2, [r3, #12]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6912      	ldr	r2, [r2, #16]
 800583a:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	68da      	ldr	r2, [r3, #12]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6952      	ldr	r2, [r2, #20]
 8005846:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005848:	e018      	b.n	800587c <CRYP_SetKey+0xfc>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6812      	ldr	r2, [r2, #0]
 8005854:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68da      	ldr	r2, [r3, #12]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	6852      	ldr	r2, [r2, #4]
 8005860:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	6892      	ldr	r2, [r2, #8]
 800586c:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68da      	ldr	r2, [r3, #12]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68d2      	ldr	r2, [r2, #12]
 8005878:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 800587a:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005892:	f7fe fbe1 	bl	8004058 <HAL_GetTick>
 8005896:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8005898:	e010      	b.n	80058bc <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a0:	d00c      	beq.n	80058bc <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058a2:	f7fe fbd9 	bl	8004058 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d302      	bcc.n	80058b8 <CRYP_WaitOnBUSYFlag+0x30>
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e007      	b.n	80058cc <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f003 0310 	and.w	r3, r3, #16
 80058c6:	2b10      	cmp	r3, #16
 80058c8:	d0e7      	beq.n	800589a <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80058de:	f7fe fbbb 	bl	8004058 <HAL_GetTick>
 80058e2:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 80058e4:	e010      	b.n	8005908 <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ec:	d00c      	beq.n	8005908 <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058ee:	f7fe fbb3 	bl	8004058 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	683a      	ldr	r2, [r7, #0]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d302      	bcc.n	8005904 <CRYP_WaitOnOFNEFlag+0x30>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d101      	bne.n	8005908 <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e007      	b.n	8005918 <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f003 0304 	and.w	r3, r3, #4
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0e7      	beq.n	80058e6 <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3710      	adds	r7, #16
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e014      	b.n	800595c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	791b      	ldrb	r3, [r3, #4]
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b00      	cmp	r3, #0
 800593a:	d105      	bne.n	8005948 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fd fe48 	bl	80035d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3708      	adds	r7, #8
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800596e:	2300      	movs	r3, #0
 8005970:	60fb      	str	r3, [r7, #12]
 8005972:	2300      	movs	r3, #0
 8005974:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	795b      	ldrb	r3, [r3, #5]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d101      	bne.n	8005982 <HAL_DAC_Start+0x1e>
 800597e:	2302      	movs	r3, #2
 8005980:	e050      	b.n	8005a24 <HAL_DAC_Start+0xc0>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2201      	movs	r2, #1
 8005986:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6819      	ldr	r1, [r3, #0]
 8005994:	2201      	movs	r2, #1
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	409a      	lsls	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d11a      	bne.n	80059de <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0304 	and.w	r3, r3, #4
 80059b2:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059be:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d127      	bne.n	8005a16 <HAL_DAC_Start+0xb2>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b38      	cmp	r3, #56	; 0x38
 80059ca:	d124      	bne.n	8005a16 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f042 0201 	orr.w	r2, r2, #1
 80059da:	605a      	str	r2, [r3, #4]
 80059dc:	e01b      	b.n	8005a16 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059e8:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 80059f4:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80059fc:	d10b      	bne.n	8005a16 <HAL_DAC_Start+0xb2>
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8005a04:	d107      	bne.n	8005a16 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f042 0202 	orr.w	r2, r2, #2
 8005a14:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3714      	adds	r7, #20
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6819      	ldr	r1, [r3, #0]
 8005a40:	2201      	movs	r2, #1
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	fa02 f303 	lsl.w	r3, r2, r3
 8005a48:	43da      	mvns	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	400a      	ands	r2, r1
 8005a50:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2201      	movs	r2, #1
 8005a56:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b082      	sub	sp, #8
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a7c:	d118      	bne.n	8005ab0 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2204      	movs	r2, #4
 8005a82:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	f043 0201 	orr.w	r2, r3, #1
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a98:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005aa8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f825 	bl	8005afa <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005aba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005abe:	d118      	bne.n	8005af2 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2204      	movs	r2, #4
 8005ac4:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	f043 0202 	orr.w	r2, r3, #2
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005ada:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005aea:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 f880 	bl	8005bf2 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8005af2:	bf00      	nop
 8005af4:	3708      	adds	r7, #8
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b083      	sub	sp, #12
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005b02:	bf00      	nop
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr

08005b0e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b087      	sub	sp, #28
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	60f8      	str	r0, [r7, #12]
 8005b16:	60b9      	str	r1, [r7, #8]
 8005b18:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	617b      	str	r3, [r7, #20]
 8005b1e:	2300      	movs	r3, #0
 8005b20:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	795b      	ldrb	r3, [r3, #5]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d101      	bne.n	8005b2e <HAL_DAC_ConfigChannel+0x20>
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	e036      	b.n	8005b9c <HAL_DAC_ConfigChannel+0x8e>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2201      	movs	r2, #1
 8005b32:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2202      	movs	r2, #2
 8005b38:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005b42:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4c:	43db      	mvns	r3, r3
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	4013      	ands	r3, r2
 8005b52:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6819      	ldr	r1, [r3, #0]
 8005b7c:	22c0      	movs	r2, #192	; 0xc0
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	43da      	mvns	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	400a      	ands	r2, r1
 8005b8c:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2201      	movs	r2, #1
 8005b92:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	371c      	adds	r7, #28
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
 8005bb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d105      	bne.n	8005bd2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4413      	add	r3, r2
 8005bcc:	3308      	adds	r3, #8
 8005bce:	617b      	str	r3, [r7, #20]
 8005bd0:	e004      	b.n	8005bdc <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	3314      	adds	r3, #20
 8005bda:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	461a      	mov	r2, r3
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	371c      	adds	r7, #28
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005bfa:	bf00      	nop
 8005bfc:	370c      	adds	r7, #12
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c06:	b480      	push	{r7}
 8005c08:	b083      	sub	sp, #12
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d004      	beq.n	8005c24 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2280      	movs	r2, #128	; 0x80
 8005c1e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e00c      	b.n	8005c3e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2205      	movs	r2, #5
 8005c28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b083      	sub	sp, #12
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c58:	b2db      	uxtb	r3, r3
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
	...

08005c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b089      	sub	sp, #36	; 0x24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005c76:	2300      	movs	r3, #0
 8005c78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c7e:	2300      	movs	r3, #0
 8005c80:	61fb      	str	r3, [r7, #28]
 8005c82:	e16b      	b.n	8005f5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005c84:	2201      	movs	r2, #1
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	4013      	ands	r3, r2
 8005c96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	f040 815a 	bne.w	8005f56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d00b      	beq.n	8005cc2 <HAL_GPIO_Init+0x5a>
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d007      	beq.n	8005cc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005cb6:	2b11      	cmp	r3, #17
 8005cb8:	d003      	beq.n	8005cc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	2b12      	cmp	r3, #18
 8005cc0:	d130      	bne.n	8005d24 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	005b      	lsls	r3, r3, #1
 8005ccc:	2203      	movs	r2, #3
 8005cce:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd2:	43db      	mvns	r3, r3
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68da      	ldr	r2, [r3, #12]
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	005b      	lsls	r3, r3, #1
 8005ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	69ba      	ldr	r2, [r7, #24]
 8005cf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005d00:	43db      	mvns	r3, r3
 8005d02:	69ba      	ldr	r2, [r7, #24]
 8005d04:	4013      	ands	r3, r2
 8005d06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	091b      	lsrs	r3, r3, #4
 8005d0e:	f003 0201 	and.w	r2, r3, #1
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	fa02 f303 	lsl.w	r3, r2, r3
 8005d18:	69ba      	ldr	r2, [r7, #24]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	2203      	movs	r2, #3
 8005d30:	fa02 f303 	lsl.w	r3, r2, r3
 8005d34:	43db      	mvns	r3, r3
 8005d36:	69ba      	ldr	r2, [r7, #24]
 8005d38:	4013      	ands	r3, r2
 8005d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	689a      	ldr	r2, [r3, #8]
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	fa02 f303 	lsl.w	r3, r2, r3
 8005d48:	69ba      	ldr	r2, [r7, #24]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	69ba      	ldr	r2, [r7, #24]
 8005d52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d003      	beq.n	8005d64 <HAL_GPIO_Init+0xfc>
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2b12      	cmp	r3, #18
 8005d62:	d123      	bne.n	8005dac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	08da      	lsrs	r2, r3, #3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	3208      	adds	r2, #8
 8005d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	f003 0307 	and.w	r3, r3, #7
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	220f      	movs	r2, #15
 8005d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d80:	43db      	mvns	r3, r3
 8005d82:	69ba      	ldr	r2, [r7, #24]
 8005d84:	4013      	ands	r3, r2
 8005d86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	691a      	ldr	r2, [r3, #16]
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	f003 0307 	and.w	r3, r3, #7
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	fa02 f303 	lsl.w	r3, r2, r3
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	08da      	lsrs	r2, r3, #3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	3208      	adds	r2, #8
 8005da6:	69b9      	ldr	r1, [r7, #24]
 8005da8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	005b      	lsls	r3, r3, #1
 8005db6:	2203      	movs	r2, #3
 8005db8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbc:	43db      	mvns	r3, r3
 8005dbe:	69ba      	ldr	r2, [r7, #24]
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f003 0203 	and.w	r2, r3, #3
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd4:	69ba      	ldr	r2, [r7, #24]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	69ba      	ldr	r2, [r7, #24]
 8005dde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 80b4 	beq.w	8005f56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005dee:	2300      	movs	r3, #0
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	4b5f      	ldr	r3, [pc, #380]	; (8005f70 <HAL_GPIO_Init+0x308>)
 8005df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005df6:	4a5e      	ldr	r2, [pc, #376]	; (8005f70 <HAL_GPIO_Init+0x308>)
 8005df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8005dfe:	4b5c      	ldr	r3, [pc, #368]	; (8005f70 <HAL_GPIO_Init+0x308>)
 8005e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e06:	60fb      	str	r3, [r7, #12]
 8005e08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e0a:	4a5a      	ldr	r2, [pc, #360]	; (8005f74 <HAL_GPIO_Init+0x30c>)
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	089b      	lsrs	r3, r3, #2
 8005e10:	3302      	adds	r3, #2
 8005e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	f003 0303 	and.w	r3, r3, #3
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	220f      	movs	r2, #15
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	43db      	mvns	r3, r3
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a51      	ldr	r2, [pc, #324]	; (8005f78 <HAL_GPIO_Init+0x310>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d02b      	beq.n	8005e8e <HAL_GPIO_Init+0x226>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a50      	ldr	r2, [pc, #320]	; (8005f7c <HAL_GPIO_Init+0x314>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d025      	beq.n	8005e8a <HAL_GPIO_Init+0x222>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a4f      	ldr	r2, [pc, #316]	; (8005f80 <HAL_GPIO_Init+0x318>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d01f      	beq.n	8005e86 <HAL_GPIO_Init+0x21e>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a4e      	ldr	r2, [pc, #312]	; (8005f84 <HAL_GPIO_Init+0x31c>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d019      	beq.n	8005e82 <HAL_GPIO_Init+0x21a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a4d      	ldr	r2, [pc, #308]	; (8005f88 <HAL_GPIO_Init+0x320>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d013      	beq.n	8005e7e <HAL_GPIO_Init+0x216>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a4c      	ldr	r2, [pc, #304]	; (8005f8c <HAL_GPIO_Init+0x324>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d00d      	beq.n	8005e7a <HAL_GPIO_Init+0x212>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a4b      	ldr	r2, [pc, #300]	; (8005f90 <HAL_GPIO_Init+0x328>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d007      	beq.n	8005e76 <HAL_GPIO_Init+0x20e>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a4a      	ldr	r2, [pc, #296]	; (8005f94 <HAL_GPIO_Init+0x32c>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d101      	bne.n	8005e72 <HAL_GPIO_Init+0x20a>
 8005e6e:	2307      	movs	r3, #7
 8005e70:	e00e      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e72:	2308      	movs	r3, #8
 8005e74:	e00c      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e76:	2306      	movs	r3, #6
 8005e78:	e00a      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e7a:	2305      	movs	r3, #5
 8005e7c:	e008      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e7e:	2304      	movs	r3, #4
 8005e80:	e006      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e82:	2303      	movs	r3, #3
 8005e84:	e004      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e002      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e000      	b.n	8005e90 <HAL_GPIO_Init+0x228>
 8005e8e:	2300      	movs	r3, #0
 8005e90:	69fa      	ldr	r2, [r7, #28]
 8005e92:	f002 0203 	and.w	r2, r2, #3
 8005e96:	0092      	lsls	r2, r2, #2
 8005e98:	4093      	lsls	r3, r2
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ea0:	4934      	ldr	r1, [pc, #208]	; (8005f74 <HAL_GPIO_Init+0x30c>)
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	089b      	lsrs	r3, r3, #2
 8005ea6:	3302      	adds	r3, #2
 8005ea8:	69ba      	ldr	r2, [r7, #24]
 8005eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005eae:	4b3a      	ldr	r3, [pc, #232]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	43db      	mvns	r3, r3
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	4013      	ands	r3, r2
 8005ebc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005eca:	69ba      	ldr	r2, [r7, #24]
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ed2:	4a31      	ldr	r2, [pc, #196]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005ed4:	69bb      	ldr	r3, [r7, #24]
 8005ed6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005ed8:	4b2f      	ldr	r3, [pc, #188]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	43db      	mvns	r3, r3
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d003      	beq.n	8005efc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005ef4:	69ba      	ldr	r2, [r7, #24]
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005efc:	4a26      	ldr	r2, [pc, #152]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f02:	4b25      	ldr	r3, [pc, #148]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	43db      	mvns	r3, r3
 8005f0c:	69ba      	ldr	r2, [r7, #24]
 8005f0e:	4013      	ands	r3, r2
 8005f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005f1e:	69ba      	ldr	r2, [r7, #24]
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f26:	4a1c      	ldr	r2, [pc, #112]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f2c:	4b1a      	ldr	r3, [pc, #104]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	43db      	mvns	r3, r3
 8005f36:	69ba      	ldr	r2, [r7, #24]
 8005f38:	4013      	ands	r3, r2
 8005f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d003      	beq.n	8005f50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f50:	4a11      	ldr	r2, [pc, #68]	; (8005f98 <HAL_GPIO_Init+0x330>)
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	61fb      	str	r3, [r7, #28]
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	2b0f      	cmp	r3, #15
 8005f60:	f67f ae90 	bls.w	8005c84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005f64:	bf00      	nop
 8005f66:	3724      	adds	r7, #36	; 0x24
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr
 8005f70:	40023800 	.word	0x40023800
 8005f74:	40013800 	.word	0x40013800
 8005f78:	40020000 	.word	0x40020000
 8005f7c:	40020400 	.word	0x40020400
 8005f80:	40020800 	.word	0x40020800
 8005f84:	40020c00 	.word	0x40020c00
 8005f88:	40021000 	.word	0x40021000
 8005f8c:	40021400 	.word	0x40021400
 8005f90:	40021800 	.word	0x40021800
 8005f94:	40021c00 	.word	0x40021c00
 8005f98:	40013c00 	.word	0x40013c00

08005f9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691a      	ldr	r2, [r3, #16]
 8005fac:	887b      	ldrh	r3, [r7, #2]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	73fb      	strb	r3, [r7, #15]
 8005fb8:	e001      	b.n	8005fbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	807b      	strh	r3, [r7, #2]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005fdc:	787b      	ldrb	r3, [r7, #1]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d003      	beq.n	8005fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005fe2:	887a      	ldrh	r2, [r7, #2]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005fe8:	e003      	b.n	8005ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005fea:	887b      	ldrh	r3, [r7, #2]
 8005fec:	041a      	lsls	r2, r3, #16
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	619a      	str	r2, [r3, #24]
}
 8005ff2:	bf00      	nop
 8005ff4:	370c      	adds	r7, #12
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
	...

08006000 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800600a:	4b08      	ldr	r3, [pc, #32]	; (800602c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800600c:	695a      	ldr	r2, [r3, #20]
 800600e:	88fb      	ldrh	r3, [r7, #6]
 8006010:	4013      	ands	r3, r2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d006      	beq.n	8006024 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006016:	4a05      	ldr	r2, [pc, #20]	; (800602c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006018:	88fb      	ldrh	r3, [r7, #6]
 800601a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800601c:	88fb      	ldrh	r3, [r7, #6]
 800601e:	4618      	mov	r0, r3
 8006020:	f7fc fb3e 	bl	80026a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006024:	bf00      	nop
 8006026:	3708      	adds	r7, #8
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	40013c00 	.word	0x40013c00

08006030 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e11f      	b.n	8006282 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d106      	bne.n	800605c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f7fd fb0a 	bl	8003670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2224      	movs	r2, #36	; 0x24
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0201 	bic.w	r2, r2, #1
 8006072:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006082:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006092:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006094:	f003 ffa6 	bl	8009fe4 <HAL_RCC_GetPCLK1Freq>
 8006098:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	4a7b      	ldr	r2, [pc, #492]	; (800628c <HAL_I2C_Init+0x25c>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d807      	bhi.n	80060b4 <HAL_I2C_Init+0x84>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	4a7a      	ldr	r2, [pc, #488]	; (8006290 <HAL_I2C_Init+0x260>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	bf94      	ite	ls
 80060ac:	2301      	movls	r3, #1
 80060ae:	2300      	movhi	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	e006      	b.n	80060c2 <HAL_I2C_Init+0x92>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	4a77      	ldr	r2, [pc, #476]	; (8006294 <HAL_I2C_Init+0x264>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	bf94      	ite	ls
 80060bc:	2301      	movls	r3, #1
 80060be:	2300      	movhi	r3, #0
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e0db      	b.n	8006282 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	4a72      	ldr	r2, [pc, #456]	; (8006298 <HAL_I2C_Init+0x268>)
 80060ce:	fba2 2303 	umull	r2, r3, r2, r3
 80060d2:	0c9b      	lsrs	r3, r3, #18
 80060d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68ba      	ldr	r2, [r7, #8]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	4a64      	ldr	r2, [pc, #400]	; (800628c <HAL_I2C_Init+0x25c>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d802      	bhi.n	8006104 <HAL_I2C_Init+0xd4>
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	3301      	adds	r3, #1
 8006102:	e009      	b.n	8006118 <HAL_I2C_Init+0xe8>
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800610a:	fb02 f303 	mul.w	r3, r2, r3
 800610e:	4a63      	ldr	r2, [pc, #396]	; (800629c <HAL_I2C_Init+0x26c>)
 8006110:	fba2 2303 	umull	r2, r3, r2, r3
 8006114:	099b      	lsrs	r3, r3, #6
 8006116:	3301      	adds	r3, #1
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	6812      	ldr	r2, [r2, #0]
 800611c:	430b      	orrs	r3, r1
 800611e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800612a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	4956      	ldr	r1, [pc, #344]	; (800628c <HAL_I2C_Init+0x25c>)
 8006134:	428b      	cmp	r3, r1
 8006136:	d80d      	bhi.n	8006154 <HAL_I2C_Init+0x124>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	1e59      	subs	r1, r3, #1
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	005b      	lsls	r3, r3, #1
 8006142:	fbb1 f3f3 	udiv	r3, r1, r3
 8006146:	3301      	adds	r3, #1
 8006148:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800614c:	2b04      	cmp	r3, #4
 800614e:	bf38      	it	cc
 8006150:	2304      	movcc	r3, #4
 8006152:	e04f      	b.n	80061f4 <HAL_I2C_Init+0x1c4>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d111      	bne.n	8006180 <HAL_I2C_Init+0x150>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	1e58      	subs	r0, r3, #1
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6859      	ldr	r1, [r3, #4]
 8006164:	460b      	mov	r3, r1
 8006166:	005b      	lsls	r3, r3, #1
 8006168:	440b      	add	r3, r1
 800616a:	fbb0 f3f3 	udiv	r3, r0, r3
 800616e:	3301      	adds	r3, #1
 8006170:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006174:	2b00      	cmp	r3, #0
 8006176:	bf0c      	ite	eq
 8006178:	2301      	moveq	r3, #1
 800617a:	2300      	movne	r3, #0
 800617c:	b2db      	uxtb	r3, r3
 800617e:	e012      	b.n	80061a6 <HAL_I2C_Init+0x176>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	1e58      	subs	r0, r3, #1
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6859      	ldr	r1, [r3, #4]
 8006188:	460b      	mov	r3, r1
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	440b      	add	r3, r1
 800618e:	0099      	lsls	r1, r3, #2
 8006190:	440b      	add	r3, r1
 8006192:	fbb0 f3f3 	udiv	r3, r0, r3
 8006196:	3301      	adds	r3, #1
 8006198:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800619c:	2b00      	cmp	r3, #0
 800619e:	bf0c      	ite	eq
 80061a0:	2301      	moveq	r3, #1
 80061a2:	2300      	movne	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <HAL_I2C_Init+0x17e>
 80061aa:	2301      	movs	r3, #1
 80061ac:	e022      	b.n	80061f4 <HAL_I2C_Init+0x1c4>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10e      	bne.n	80061d4 <HAL_I2C_Init+0x1a4>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	1e58      	subs	r0, r3, #1
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6859      	ldr	r1, [r3, #4]
 80061be:	460b      	mov	r3, r1
 80061c0:	005b      	lsls	r3, r3, #1
 80061c2:	440b      	add	r3, r1
 80061c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80061c8:	3301      	adds	r3, #1
 80061ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061d2:	e00f      	b.n	80061f4 <HAL_I2C_Init+0x1c4>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	1e58      	subs	r0, r3, #1
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6859      	ldr	r1, [r3, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	440b      	add	r3, r1
 80061e2:	0099      	lsls	r1, r3, #2
 80061e4:	440b      	add	r3, r1
 80061e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80061ea:	3301      	adds	r3, #1
 80061ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80061f4:	6879      	ldr	r1, [r7, #4]
 80061f6:	6809      	ldr	r1, [r1, #0]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	69da      	ldr	r2, [r3, #28]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	431a      	orrs	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006222:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	6911      	ldr	r1, [r2, #16]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	68d2      	ldr	r2, [r2, #12]
 800622e:	4311      	orrs	r1, r2
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6812      	ldr	r2, [r2, #0]
 8006234:	430b      	orrs	r3, r1
 8006236:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	695a      	ldr	r2, [r3, #20]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	431a      	orrs	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 0201 	orr.w	r2, r2, #1
 8006262:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2220      	movs	r2, #32
 800626e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	000186a0 	.word	0x000186a0
 8006290:	001e847f 	.word	0x001e847f
 8006294:	003d08ff 	.word	0x003d08ff
 8006298:	431bde83 	.word	0x431bde83
 800629c:	10624dd3 	.word	0x10624dd3

080062a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b088      	sub	sp, #32
 80062a4:	af02      	add	r7, sp, #8
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	607a      	str	r2, [r7, #4]
 80062aa:	461a      	mov	r2, r3
 80062ac:	460b      	mov	r3, r1
 80062ae:	817b      	strh	r3, [r7, #10]
 80062b0:	4613      	mov	r3, r2
 80062b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062b4:	f7fd fed0 	bl	8004058 <HAL_GetTick>
 80062b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b20      	cmp	r3, #32
 80062c4:	f040 80e0 	bne.w	8006488 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	9300      	str	r3, [sp, #0]
 80062cc:	2319      	movs	r3, #25
 80062ce:	2201      	movs	r2, #1
 80062d0:	4970      	ldr	r1, [pc, #448]	; (8006494 <HAL_I2C_Master_Transmit+0x1f4>)
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f001 fefa 	bl	80080cc <I2C_WaitOnFlagUntilTimeout>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80062de:	2302      	movs	r3, #2
 80062e0:	e0d3      	b.n	800648a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d101      	bne.n	80062f0 <HAL_I2C_Master_Transmit+0x50>
 80062ec:	2302      	movs	r3, #2
 80062ee:	e0cc      	b.n	800648a <HAL_I2C_Master_Transmit+0x1ea>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	2b01      	cmp	r3, #1
 8006304:	d007      	beq.n	8006316 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f042 0201 	orr.w	r2, r2, #1
 8006314:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006324:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2221      	movs	r2, #33	; 0x21
 800632a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2210      	movs	r2, #16
 8006332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	893a      	ldrh	r2, [r7, #8]
 8006346:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800634c:	b29a      	uxth	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	4a50      	ldr	r2, [pc, #320]	; (8006498 <HAL_I2C_Master_Transmit+0x1f8>)
 8006356:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006358:	8979      	ldrh	r1, [r7, #10]
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	6a3a      	ldr	r2, [r7, #32]
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f001 fd8a 	bl	8007e78 <I2C_MasterRequestWrite>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e08d      	b.n	800648a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800636e:	2300      	movs	r3, #0
 8006370:	613b      	str	r3, [r7, #16]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	695b      	ldr	r3, [r3, #20]
 8006378:	613b      	str	r3, [r7, #16]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	613b      	str	r3, [r7, #16]
 8006382:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006384:	e066      	b.n	8006454 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	6a39      	ldr	r1, [r7, #32]
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f001 ff74 	bl	8008278 <I2C_WaitOnTXEFlagUntilTimeout>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00d      	beq.n	80063b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639a:	2b04      	cmp	r3, #4
 800639c:	d107      	bne.n	80063ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e06b      	b.n	800648a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b6:	781a      	ldrb	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c2:	1c5a      	adds	r2, r3, #1
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	3b01      	subs	r3, #1
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063da:	3b01      	subs	r3, #1
 80063dc:	b29a      	uxth	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	f003 0304 	and.w	r3, r3, #4
 80063ec:	2b04      	cmp	r3, #4
 80063ee:	d11b      	bne.n	8006428 <HAL_I2C_Master_Transmit+0x188>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d017      	beq.n	8006428 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fc:	781a      	ldrb	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006408:	1c5a      	adds	r2, r3, #1
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006412:	b29b      	uxth	r3, r3
 8006414:	3b01      	subs	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006420:	3b01      	subs	r3, #1
 8006422:	b29a      	uxth	r2, r3
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	6a39      	ldr	r1, [r7, #32]
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f001 ff64 	bl	80082fa <I2C_WaitOnBTFFlagUntilTimeout>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00d      	beq.n	8006454 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643c:	2b04      	cmp	r3, #4
 800643e:	d107      	bne.n	8006450 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800644e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e01a      	b.n	800648a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006458:	2b00      	cmp	r3, #0
 800645a:	d194      	bne.n	8006386 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800646a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2220      	movs	r2, #32
 8006470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006484:	2300      	movs	r3, #0
 8006486:	e000      	b.n	800648a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006488:	2302      	movs	r3, #2
  }
}
 800648a:	4618      	mov	r0, r3
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	00100002 	.word	0x00100002
 8006498:	ffff0000 	.word	0xffff0000

0800649c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b08a      	sub	sp, #40	; 0x28
 80064a0:	af02      	add	r7, sp, #8
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	607a      	str	r2, [r7, #4]
 80064a6:	603b      	str	r3, [r7, #0]
 80064a8:	460b      	mov	r3, r1
 80064aa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80064ac:	f7fd fdd4 	bl	8004058 <HAL_GetTick>
 80064b0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80064b2:	2301      	movs	r3, #1
 80064b4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b20      	cmp	r3, #32
 80064c0:	f040 8111 	bne.w	80066e6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	2319      	movs	r3, #25
 80064ca:	2201      	movs	r2, #1
 80064cc:	4988      	ldr	r1, [pc, #544]	; (80066f0 <HAL_I2C_IsDeviceReady+0x254>)
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f001 fdfc 	bl	80080cc <I2C_WaitOnFlagUntilTimeout>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80064da:	2302      	movs	r3, #2
 80064dc:	e104      	b.n	80066e8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d101      	bne.n	80064ec <HAL_I2C_IsDeviceReady+0x50>
 80064e8:	2302      	movs	r3, #2
 80064ea:	e0fd      	b.n	80066e8 <HAL_I2C_IsDeviceReady+0x24c>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d007      	beq.n	8006512 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f042 0201 	orr.w	r2, r2, #1
 8006510:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006520:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2224      	movs	r2, #36	; 0x24
 8006526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	4a70      	ldr	r2, [pc, #448]	; (80066f4 <HAL_I2C_IsDeviceReady+0x258>)
 8006534:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006544:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2200      	movs	r2, #0
 800654e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006552:	68f8      	ldr	r0, [r7, #12]
 8006554:	f001 fdba 	bl	80080cc <I2C_WaitOnFlagUntilTimeout>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00d      	beq.n	800657a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006568:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800656c:	d103      	bne.n	8006576 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006574:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e0b6      	b.n	80066e8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800657a:	897b      	ldrh	r3, [r7, #10]
 800657c:	b2db      	uxtb	r3, r3
 800657e:	461a      	mov	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006588:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800658a:	f7fd fd65 	bl	8004058 <HAL_GetTick>
 800658e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	f003 0302 	and.w	r3, r3, #2
 800659a:	2b02      	cmp	r3, #2
 800659c:	bf0c      	ite	eq
 800659e:	2301      	moveq	r3, #1
 80065a0:	2300      	movne	r3, #0
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065b4:	bf0c      	ite	eq
 80065b6:	2301      	moveq	r3, #1
 80065b8:	2300      	movne	r3, #0
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80065be:	e025      	b.n	800660c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80065c0:	f7fd fd4a 	bl	8004058 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	683a      	ldr	r2, [r7, #0]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d302      	bcc.n	80065d6 <HAL_I2C_IsDeviceReady+0x13a>
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d103      	bne.n	80065de <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	22a0      	movs	r2, #160	; 0xa0
 80065da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	695b      	ldr	r3, [r3, #20]
 80065e4:	f003 0302 	and.w	r3, r3, #2
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	bf0c      	ite	eq
 80065ec:	2301      	moveq	r3, #1
 80065ee:	2300      	movne	r3, #0
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006602:	bf0c      	ite	eq
 8006604:	2301      	moveq	r3, #1
 8006606:	2300      	movne	r3, #0
 8006608:	b2db      	uxtb	r3, r3
 800660a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2ba0      	cmp	r3, #160	; 0xa0
 8006616:	d005      	beq.n	8006624 <HAL_I2C_IsDeviceReady+0x188>
 8006618:	7dfb      	ldrb	r3, [r7, #23]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d102      	bne.n	8006624 <HAL_I2C_IsDeviceReady+0x188>
 800661e:	7dbb      	ldrb	r3, [r7, #22]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d0cd      	beq.n	80065c0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2220      	movs	r2, #32
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	695b      	ldr	r3, [r3, #20]
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b02      	cmp	r3, #2
 8006638:	d129      	bne.n	800668e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006648:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800664a:	2300      	movs	r3, #0
 800664c:	613b      	str	r3, [r7, #16]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	613b      	str	r3, [r7, #16]
 800665e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	9300      	str	r3, [sp, #0]
 8006664:	2319      	movs	r3, #25
 8006666:	2201      	movs	r2, #1
 8006668:	4921      	ldr	r1, [pc, #132]	; (80066f0 <HAL_I2C_IsDeviceReady+0x254>)
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f001 fd2e 	bl	80080cc <I2C_WaitOnFlagUntilTimeout>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d001      	beq.n	800667a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e036      	b.n	80066e8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2220      	movs	r2, #32
 800667e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800668a:	2300      	movs	r3, #0
 800668c:	e02c      	b.n	80066e8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800669c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066a6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	2319      	movs	r3, #25
 80066ae:	2201      	movs	r2, #1
 80066b0:	490f      	ldr	r1, [pc, #60]	; (80066f0 <HAL_I2C_IsDeviceReady+0x254>)
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f001 fd0a 	bl	80080cc <I2C_WaitOnFlagUntilTimeout>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d001      	beq.n	80066c2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e012      	b.n	80066e8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	3301      	adds	r3, #1
 80066c6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80066c8:	69ba      	ldr	r2, [r7, #24]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	f4ff af32 	bcc.w	8006536 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2220      	movs	r2, #32
 80066d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e000      	b.n	80066e8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80066e6:	2302      	movs	r3, #2
  }
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3720      	adds	r7, #32
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	00100002 	.word	0x00100002
 80066f4:	ffff0000 	.word	0xffff0000

080066f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b088      	sub	sp, #32
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006700:	2300      	movs	r3, #0
 8006702:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006710:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006718:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006720:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006722:	7bfb      	ldrb	r3, [r7, #15]
 8006724:	2b10      	cmp	r3, #16
 8006726:	d003      	beq.n	8006730 <HAL_I2C_EV_IRQHandler+0x38>
 8006728:	7bfb      	ldrb	r3, [r7, #15]
 800672a:	2b40      	cmp	r3, #64	; 0x40
 800672c:	f040 80bd 	bne.w	80068aa <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	699b      	ldr	r3, [r3, #24]
 8006736:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b00      	cmp	r3, #0
 8006748:	d10d      	bne.n	8006766 <HAL_I2C_EV_IRQHandler+0x6e>
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006750:	d003      	beq.n	800675a <HAL_I2C_EV_IRQHandler+0x62>
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006758:	d101      	bne.n	800675e <HAL_I2C_EV_IRQHandler+0x66>
 800675a:	2301      	movs	r3, #1
 800675c:	e000      	b.n	8006760 <HAL_I2C_EV_IRQHandler+0x68>
 800675e:	2300      	movs	r3, #0
 8006760:	2b01      	cmp	r3, #1
 8006762:	f000 812e 	beq.w	80069c2 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	f003 0301 	and.w	r3, r3, #1
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00c      	beq.n	800678a <HAL_I2C_EV_IRQHandler+0x92>
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	0a5b      	lsrs	r3, r3, #9
 8006774:	f003 0301 	and.w	r3, r3, #1
 8006778:	2b00      	cmp	r3, #0
 800677a:	d006      	beq.n	800678a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f001 fe5e 	bl	800843e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 fd62 	bl	800724c <I2C_Master_SB>
 8006788:	e08e      	b.n	80068a8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	08db      	lsrs	r3, r3, #3
 800678e:	f003 0301 	and.w	r3, r3, #1
 8006792:	2b00      	cmp	r3, #0
 8006794:	d009      	beq.n	80067aa <HAL_I2C_EV_IRQHandler+0xb2>
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	0a5b      	lsrs	r3, r3, #9
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d003      	beq.n	80067aa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 fdd8 	bl	8007358 <I2C_Master_ADD10>
 80067a8:	e07e      	b.n	80068a8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	085b      	lsrs	r3, r3, #1
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d009      	beq.n	80067ca <HAL_I2C_EV_IRQHandler+0xd2>
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	0a5b      	lsrs	r3, r3, #9
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d003      	beq.n	80067ca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fdf2 	bl	80073ac <I2C_Master_ADDR>
 80067c8:	e06e      	b.n	80068a8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	089b      	lsrs	r3, r3, #2
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d037      	beq.n	8006846 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067e4:	f000 80ef 	beq.w	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	09db      	lsrs	r3, r3, #7
 80067ec:	f003 0301 	and.w	r3, r3, #1
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00f      	beq.n	8006814 <HAL_I2C_EV_IRQHandler+0x11c>
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	0a9b      	lsrs	r3, r3, #10
 80067f8:	f003 0301 	and.w	r3, r3, #1
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d009      	beq.n	8006814 <HAL_I2C_EV_IRQHandler+0x11c>
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	089b      	lsrs	r3, r3, #2
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b00      	cmp	r3, #0
 800680a:	d103      	bne.n	8006814 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 f9ef 	bl	8006bf0 <I2C_MasterTransmit_TXE>
 8006812:	e049      	b.n	80068a8 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	089b      	lsrs	r3, r3, #2
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 80d2 	beq.w	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	0a5b      	lsrs	r3, r3, #9
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	f000 80cb 	beq.w	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8006830:	7bfb      	ldrb	r3, [r7, #15]
 8006832:	2b10      	cmp	r3, #16
 8006834:	d103      	bne.n	800683e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 fa76 	bl	8006d28 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800683c:	e0c3      	b.n	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 fada 	bl	8006df8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006844:	e0bf      	b.n	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006850:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006854:	f000 80b7 	beq.w	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	099b      	lsrs	r3, r3, #6
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00f      	beq.n	8006884 <HAL_I2C_EV_IRQHandler+0x18c>
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	0a9b      	lsrs	r3, r3, #10
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	2b00      	cmp	r3, #0
 800686e:	d009      	beq.n	8006884 <HAL_I2C_EV_IRQHandler+0x18c>
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	089b      	lsrs	r3, r3, #2
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	d103      	bne.n	8006884 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 fb4a 	bl	8006f16 <I2C_MasterReceive_RXNE>
 8006882:	e011      	b.n	80068a8 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	089b      	lsrs	r3, r3, #2
 8006888:	f003 0301 	and.w	r3, r3, #1
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 809a 	beq.w	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	0a5b      	lsrs	r3, r3, #9
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 8093 	beq.w	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fbe9 	bl	8007078 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068a6:	e08e      	b.n	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
 80068a8:	e08d      	b.n	80069c6 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d004      	beq.n	80068bc <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	695b      	ldr	r3, [r3, #20]
 80068b8:	61fb      	str	r3, [r7, #28]
 80068ba:	e007      	b.n	80068cc <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	085b      	lsrs	r3, r3, #1
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d012      	beq.n	80068fe <HAL_I2C_EV_IRQHandler+0x206>
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	0a5b      	lsrs	r3, r3, #9
 80068dc:	f003 0301 	and.w	r3, r3, #1
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d00c      	beq.n	80068fe <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	699b      	ldr	r3, [r3, #24]
 80068f2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80068f4:	69b9      	ldr	r1, [r7, #24]
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 ffa7 	bl	800784a <I2C_Slave_ADDR>
 80068fc:	e066      	b.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	091b      	lsrs	r3, r3, #4
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	d009      	beq.n	800691e <HAL_I2C_EV_IRQHandler+0x226>
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	0a5b      	lsrs	r3, r3, #9
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 ffdc 	bl	80078d4 <I2C_Slave_STOPF>
 800691c:	e056      	b.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800691e:	7bbb      	ldrb	r3, [r7, #14]
 8006920:	2b21      	cmp	r3, #33	; 0x21
 8006922:	d002      	beq.n	800692a <HAL_I2C_EV_IRQHandler+0x232>
 8006924:	7bbb      	ldrb	r3, [r7, #14]
 8006926:	2b29      	cmp	r3, #41	; 0x29
 8006928:	d125      	bne.n	8006976 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	09db      	lsrs	r3, r3, #7
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00f      	beq.n	8006956 <HAL_I2C_EV_IRQHandler+0x25e>
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	0a9b      	lsrs	r3, r3, #10
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	d009      	beq.n	8006956 <HAL_I2C_EV_IRQHandler+0x25e>
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	089b      	lsrs	r3, r3, #2
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d103      	bne.n	8006956 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 febd 	bl	80076ce <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006954:	e039      	b.n	80069ca <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	089b      	lsrs	r3, r3, #2
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	2b00      	cmp	r3, #0
 8006960:	d033      	beq.n	80069ca <HAL_I2C_EV_IRQHandler+0x2d2>
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	0a5b      	lsrs	r3, r3, #9
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d02d      	beq.n	80069ca <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 feea 	bl	8007748 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006974:	e029      	b.n	80069ca <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	099b      	lsrs	r3, r3, #6
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d00f      	beq.n	80069a2 <HAL_I2C_EV_IRQHandler+0x2aa>
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	0a9b      	lsrs	r3, r3, #10
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	d009      	beq.n	80069a2 <HAL_I2C_EV_IRQHandler+0x2aa>
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	089b      	lsrs	r3, r3, #2
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	2b00      	cmp	r3, #0
 8006998:	d103      	bne.n	80069a2 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fef5 	bl	800778a <I2C_SlaveReceive_RXNE>
 80069a0:	e014      	b.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069a2:	69fb      	ldr	r3, [r7, #28]
 80069a4:	089b      	lsrs	r3, r3, #2
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00e      	beq.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	0a5b      	lsrs	r3, r3, #9
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d008      	beq.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 ff23 	bl	8007806 <I2C_SlaveReceive_BTF>
 80069c0:	e004      	b.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 80069c2:	bf00      	nop
 80069c4:	e002      	b.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069c6:	bf00      	nop
 80069c8:	e000      	b.n	80069cc <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069ca:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80069cc:	3720      	adds	r7, #32
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b08a      	sub	sp, #40	; 0x28
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80069ea:	2300      	movs	r3, #0
 80069ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069f4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80069f6:	6a3b      	ldr	r3, [r7, #32]
 80069f8:	0a1b      	lsrs	r3, r3, #8
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00e      	beq.n	8006a20 <HAL_I2C_ER_IRQHandler+0x4e>
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	0a1b      	lsrs	r3, r3, #8
 8006a06:	f003 0301 	and.w	r3, r3, #1
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d008      	beq.n	8006a20 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a10:	f043 0301 	orr.w	r3, r3, #1
 8006a14:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a1e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a20:	6a3b      	ldr	r3, [r7, #32]
 8006a22:	0a5b      	lsrs	r3, r3, #9
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00e      	beq.n	8006a4a <HAL_I2C_ER_IRQHandler+0x78>
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	0a1b      	lsrs	r3, r3, #8
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d008      	beq.n	8006a4a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3a:	f043 0302 	orr.w	r3, r3, #2
 8006a3e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006a48:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	0a9b      	lsrs	r3, r3, #10
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d03f      	beq.n	8006ad6 <HAL_I2C_ER_IRQHandler+0x104>
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	0a1b      	lsrs	r3, r3, #8
 8006a5a:	f003 0301 	and.w	r3, r3, #1
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d039      	beq.n	8006ad6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006a62:	7efb      	ldrb	r3, [r7, #27]
 8006a64:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a74:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a7a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006a7c:	7ebb      	ldrb	r3, [r7, #26]
 8006a7e:	2b20      	cmp	r3, #32
 8006a80:	d112      	bne.n	8006aa8 <HAL_I2C_ER_IRQHandler+0xd6>
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10f      	bne.n	8006aa8 <HAL_I2C_ER_IRQHandler+0xd6>
 8006a88:	7cfb      	ldrb	r3, [r7, #19]
 8006a8a:	2b21      	cmp	r3, #33	; 0x21
 8006a8c:	d008      	beq.n	8006aa0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006a8e:	7cfb      	ldrb	r3, [r7, #19]
 8006a90:	2b29      	cmp	r3, #41	; 0x29
 8006a92:	d005      	beq.n	8006aa0 <HAL_I2C_ER_IRQHandler+0xce>
 8006a94:	7cfb      	ldrb	r3, [r7, #19]
 8006a96:	2b28      	cmp	r3, #40	; 0x28
 8006a98:	d106      	bne.n	8006aa8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2b21      	cmp	r3, #33	; 0x21
 8006a9e:	d103      	bne.n	8006aa8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f001 f847 	bl	8007b34 <I2C_Slave_AF>
 8006aa6:	e016      	b.n	8006ad6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ab0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab4:	f043 0304 	orr.w	r3, r3, #4
 8006ab8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006aba:	7efb      	ldrb	r3, [r7, #27]
 8006abc:	2b10      	cmp	r3, #16
 8006abe:	d002      	beq.n	8006ac6 <HAL_I2C_ER_IRQHandler+0xf4>
 8006ac0:	7efb      	ldrb	r3, [r7, #27]
 8006ac2:	2b40      	cmp	r3, #64	; 0x40
 8006ac4:	d107      	bne.n	8006ad6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ad4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	0adb      	lsrs	r3, r3, #11
 8006ada:	f003 0301 	and.w	r3, r3, #1
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00e      	beq.n	8006b00 <HAL_I2C_ER_IRQHandler+0x12e>
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	0a1b      	lsrs	r3, r3, #8
 8006ae6:	f003 0301 	and.w	r3, r3, #1
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d008      	beq.n	8006b00 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af0:	f043 0308 	orr.w	r3, r3, #8
 8006af4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006afe:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d008      	beq.n	8006b18 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0c:	431a      	orrs	r2, r3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f001 f87e 	bl	8007c14 <I2C_ITError>
  }
}
 8006b18:	bf00      	nop
 8006b1a:	3728      	adds	r7, #40	; 0x28
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	70fb      	strb	r3, [r7, #3]
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b084      	sub	sp, #16
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bfe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c06:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c0c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d150      	bne.n	8006cb8 <I2C_MasterTransmit_TXE+0xc8>
 8006c16:	7bfb      	ldrb	r3, [r7, #15]
 8006c18:	2b21      	cmp	r3, #33	; 0x21
 8006c1a:	d14d      	bne.n	8006cb8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	2b08      	cmp	r3, #8
 8006c20:	d01d      	beq.n	8006c5e <I2C_MasterTransmit_TXE+0x6e>
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	2b20      	cmp	r3, #32
 8006c26:	d01a      	beq.n	8006c5e <I2C_MasterTransmit_TXE+0x6e>
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c2e:	d016      	beq.n	8006c5e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	685a      	ldr	r2, [r3, #4]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c3e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2211      	movs	r2, #17
 8006c44:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7ff ff62 	bl	8006b20 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c5c:	e060      	b.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c6c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c7c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2220      	movs	r2, #32
 8006c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b40      	cmp	r3, #64	; 0x40
 8006c96:	d107      	bne.n	8006ca8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f7ff ff7d 	bl	8006ba0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ca6:	e03b      	b.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f7ff ff35 	bl	8006b20 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006cb6:	e033      	b.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006cb8:	7bfb      	ldrb	r3, [r7, #15]
 8006cba:	2b21      	cmp	r3, #33	; 0x21
 8006cbc:	d005      	beq.n	8006cca <I2C_MasterTransmit_TXE+0xda>
 8006cbe:	7bbb      	ldrb	r3, [r7, #14]
 8006cc0:	2b40      	cmp	r3, #64	; 0x40
 8006cc2:	d12d      	bne.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
 8006cc6:	2b22      	cmp	r3, #34	; 0x22
 8006cc8:	d12a      	bne.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d108      	bne.n	8006ce6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	685a      	ldr	r2, [r3, #4]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ce2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006ce4:	e01c      	b.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b40      	cmp	r3, #64	; 0x40
 8006cf0:	d103      	bne.n	8006cfa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 f880 	bl	8006df8 <I2C_MemoryTransmit_TXE_BTF>
}
 8006cf8:	e012      	b.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfe:	781a      	ldrb	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0a:	1c5a      	adds	r2, r3, #1
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	3b01      	subs	r3, #1
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006d1e:	e7ff      	b.n	8006d20 <I2C_MasterTransmit_TXE+0x130>
 8006d20:	bf00      	nop
 8006d22:	3710      	adds	r7, #16
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d34:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b21      	cmp	r3, #33	; 0x21
 8006d40:	d156      	bne.n	8006df0 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d012      	beq.n	8006d72 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d50:	781a      	ldrb	r2, [r3, #0]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5c:	1c5a      	adds	r2, r3, #1
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006d70:	e03e      	b.n	8006df0 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2b08      	cmp	r3, #8
 8006d76:	d01d      	beq.n	8006db4 <I2C_MasterTransmit_BTF+0x8c>
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2b20      	cmp	r3, #32
 8006d7c:	d01a      	beq.n	8006db4 <I2C_MasterTransmit_BTF+0x8c>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d84:	d016      	beq.n	8006db4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d94:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2211      	movs	r2, #17
 8006d9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2220      	movs	r2, #32
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f7ff feb7 	bl	8006b20 <HAL_I2C_MasterTxCpltCallback>
}
 8006db2:	e01d      	b.n	8006df0 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	685a      	ldr	r2, [r3, #4]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006dc2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dd2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2220      	movs	r2, #32
 8006dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff fe98 	bl	8006b20 <HAL_I2C_MasterTxCpltCallback>
}
 8006df0:	bf00      	nop
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e06:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d11d      	bne.n	8006e4c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d10b      	bne.n	8006e30 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e1c:	b2da      	uxtb	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e28:	1c9a      	adds	r2, r3, #2
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006e2e:	e06e      	b.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	121b      	asrs	r3, r3, #8
 8006e38:	b2da      	uxtb	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e44:	1c5a      	adds	r2, r3, #1
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e4a:	e060      	b.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d10b      	bne.n	8006e6c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e58:	b2da      	uxtb	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e64:	1c5a      	adds	r2, r3, #1
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e6a:	e050      	b.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d14c      	bne.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	2b22      	cmp	r3, #34	; 0x22
 8006e78:	d108      	bne.n	8006e8c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e88:	601a      	str	r2, [r3, #0]
}
 8006e8a:	e040      	b.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d015      	beq.n	8006ec2 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8006e96:	7bfb      	ldrb	r3, [r7, #15]
 8006e98:	2b21      	cmp	r3, #33	; 0x21
 8006e9a:	d112      	bne.n	8006ec2 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea0:	781a      	ldrb	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006ec0:	e025      	b.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d120      	bne.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
 8006ecc:	7bfb      	ldrb	r3, [r7, #15]
 8006ece:	2b21      	cmp	r3, #33	; 0x21
 8006ed0:	d11d      	bne.n	8006f0e <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ee0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ef0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2220      	movs	r2, #32
 8006efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7ff fe49 	bl	8006ba0 <HAL_I2C_MemTxCpltCallback>
}
 8006f0e:	bf00      	nop
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b084      	sub	sp, #16
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b22      	cmp	r3, #34	; 0x22
 8006f28:	f040 80a2 	bne.w	8007070 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2b03      	cmp	r3, #3
 8006f38:	d921      	bls.n	8006f7e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	691a      	ldr	r2, [r3, #16]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f44:	b2d2      	uxtb	r2, r2
 8006f46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2b03      	cmp	r3, #3
 8006f68:	f040 8082 	bne.w	8007070 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685a      	ldr	r2, [r3, #4]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f7a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006f7c:	e078      	b.n	8007070 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	d074      	beq.n	8007070 <I2C_MasterReceive_RXNE+0x15a>
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d002      	beq.n	8006f92 <I2C_MasterReceive_RXNE+0x7c>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d16e      	bne.n	8007070 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f001 f9f2 	bl	800837c <I2C_WaitOnSTOPRequestThroughIT>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d142      	bne.n	8007024 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fac:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fbc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	691a      	ldr	r2, [r3, #16]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc8:	b2d2      	uxtb	r2, r2
 8006fca:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd0:	1c5a      	adds	r2, r3, #1
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	b29a      	uxth	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	2b40      	cmp	r3, #64	; 0x40
 8006ff6:	d10a      	bne.n	800700e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7ff fdd4 	bl	8006bb4 <HAL_I2C_MemRxCpltCallback>
}
 800700c:	e030      	b.n	8007070 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2212      	movs	r2, #18
 800701a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f7ff fd89 	bl	8006b34 <HAL_I2C_MasterRxCpltCallback>
}
 8007022:	e025      	b.n	8007070 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007032:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	691a      	ldr	r2, [r3, #16]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800703e:	b2d2      	uxtb	r2, r2
 8007040:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007050:	b29b      	uxth	r3, r3
 8007052:	3b01      	subs	r3, #1
 8007054:	b29a      	uxth	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2220      	movs	r2, #32
 800705e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f7ff fdac 	bl	8006bc8 <HAL_I2C_ErrorCallback>
}
 8007070:	bf00      	nop
 8007072:	3710      	adds	r7, #16
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007084:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800708a:	b29b      	uxth	r3, r3
 800708c:	2b04      	cmp	r3, #4
 800708e:	d11b      	bne.n	80070c8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800709e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	691a      	ldr	r2, [r3, #16]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b2:	1c5a      	adds	r2, r3, #1
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070bc:	b29b      	uxth	r3, r3
 80070be:	3b01      	subs	r3, #1
 80070c0:	b29a      	uxth	r2, r3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80070c6:	e0bd      	b.n	8007244 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	2b03      	cmp	r3, #3
 80070d0:	d129      	bne.n	8007126 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070e0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2b04      	cmp	r3, #4
 80070e6:	d00a      	beq.n	80070fe <I2C_MasterReceive_BTF+0x86>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d007      	beq.n	80070fe <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070fc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	691a      	ldr	r2, [r3, #16]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007108:	b2d2      	uxtb	r2, r2
 800710a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007110:	1c5a      	adds	r2, r3, #1
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800711a:	b29b      	uxth	r3, r3
 800711c:	3b01      	subs	r3, #1
 800711e:	b29a      	uxth	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007124:	e08e      	b.n	8007244 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800712a:	b29b      	uxth	r3, r3
 800712c:	2b02      	cmp	r3, #2
 800712e:	d176      	bne.n	800721e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2b01      	cmp	r3, #1
 8007134:	d002      	beq.n	800713c <I2C_MasterReceive_BTF+0xc4>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2b10      	cmp	r3, #16
 800713a:	d108      	bne.n	800714e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800714a:	601a      	str	r2, [r3, #0]
 800714c:	e019      	b.n	8007182 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2b04      	cmp	r3, #4
 8007152:	d002      	beq.n	800715a <I2C_MasterReceive_BTF+0xe2>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2b02      	cmp	r3, #2
 8007158:	d108      	bne.n	800716c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	e00a      	b.n	8007182 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2b10      	cmp	r3, #16
 8007170:	d007      	beq.n	8007182 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007180:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	691a      	ldr	r2, [r3, #16]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718c:	b2d2      	uxtb	r2, r2
 800718e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007194:	1c5a      	adds	r2, r3, #1
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800719e:	b29b      	uxth	r3, r3
 80071a0:	3b01      	subs	r3, #1
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	691a      	ldr	r2, [r3, #16]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b2:	b2d2      	uxtb	r2, r2
 80071b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ba:	1c5a      	adds	r2, r3, #1
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	3b01      	subs	r3, #1
 80071c8:	b29a      	uxth	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	685a      	ldr	r2, [r3, #4]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80071dc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2220      	movs	r2, #32
 80071e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b40      	cmp	r3, #64	; 0x40
 80071f0:	d10a      	bne.n	8007208 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f7ff fcd7 	bl	8006bb4 <HAL_I2C_MemRxCpltCallback>
}
 8007206:	e01d      	b.n	8007244 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2212      	movs	r2, #18
 8007214:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f7ff fc8c 	bl	8006b34 <HAL_I2C_MasterRxCpltCallback>
}
 800721c:	e012      	b.n	8007244 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	691a      	ldr	r2, [r3, #16]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007228:	b2d2      	uxtb	r2, r2
 800722a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007230:	1c5a      	adds	r2, r3, #1
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800723a:	b29b      	uxth	r3, r3
 800723c:	3b01      	subs	r3, #1
 800723e:	b29a      	uxth	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007244:	bf00      	nop
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800725a:	b2db      	uxtb	r3, r3
 800725c:	2b40      	cmp	r3, #64	; 0x40
 800725e:	d117      	bne.n	8007290 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007264:	2b00      	cmp	r3, #0
 8007266:	d109      	bne.n	800727c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800726c:	b2db      	uxtb	r3, r3
 800726e:	461a      	mov	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007278:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800727a:	e067      	b.n	800734c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007280:	b2db      	uxtb	r3, r3
 8007282:	f043 0301 	orr.w	r3, r3, #1
 8007286:	b2da      	uxtb	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	611a      	str	r2, [r3, #16]
}
 800728e:	e05d      	b.n	800734c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007298:	d133      	bne.n	8007302 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	2b21      	cmp	r3, #33	; 0x21
 80072a4:	d109      	bne.n	80072ba <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	461a      	mov	r2, r3
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80072b6:	611a      	str	r2, [r3, #16]
 80072b8:	e008      	b.n	80072cc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	f043 0301 	orr.w	r3, r3, #1
 80072c4:	b2da      	uxtb	r2, r3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d004      	beq.n	80072de <I2C_Master_SB+0x92>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d108      	bne.n	80072f0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d032      	beq.n	800734c <I2C_Master_SB+0x100>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d02d      	beq.n	800734c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685a      	ldr	r2, [r3, #4]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072fe:	605a      	str	r2, [r3, #4]
}
 8007300:	e024      	b.n	800734c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007306:	2b00      	cmp	r3, #0
 8007308:	d10e      	bne.n	8007328 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800730e:	b29b      	uxth	r3, r3
 8007310:	11db      	asrs	r3, r3, #7
 8007312:	b2db      	uxtb	r3, r3
 8007314:	f003 0306 	and.w	r3, r3, #6
 8007318:	b2db      	uxtb	r3, r3
 800731a:	f063 030f 	orn	r3, r3, #15
 800731e:	b2da      	uxtb	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	611a      	str	r2, [r3, #16]
}
 8007326:	e011      	b.n	800734c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800732c:	2b01      	cmp	r3, #1
 800732e:	d10d      	bne.n	800734c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007334:	b29b      	uxth	r3, r3
 8007336:	11db      	asrs	r3, r3, #7
 8007338:	b2db      	uxtb	r3, r3
 800733a:	f003 0306 	and.w	r3, r3, #6
 800733e:	b2db      	uxtb	r3, r3
 8007340:	f063 030e 	orn	r3, r3, #14
 8007344:	b2da      	uxtb	r2, r3
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	611a      	str	r2, [r3, #16]
}
 800734c:	bf00      	nop
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007364:	b2da      	uxtb	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007370:	2b00      	cmp	r3, #0
 8007372:	d103      	bne.n	800737c <I2C_Master_ADD10+0x24>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007378:	2b00      	cmp	r3, #0
 800737a:	d011      	beq.n	80073a0 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007382:	2b00      	cmp	r3, #0
 8007384:	d104      	bne.n	8007390 <I2C_Master_ADD10+0x38>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800738c:	2b00      	cmp	r3, #0
 800738e:	d007      	beq.n	80073a0 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685a      	ldr	r2, [r3, #4]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800739e:	605a      	str	r2, [r3, #4]
    }
  }
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b091      	sub	sp, #68	; 0x44
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073c8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b22      	cmp	r3, #34	; 0x22
 80073d4:	f040 8169 	bne.w	80076aa <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d10f      	bne.n	8007400 <I2C_Master_ADDR+0x54>
 80073e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80073e4:	2b40      	cmp	r3, #64	; 0x40
 80073e6:	d10b      	bne.n	8007400 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073e8:	2300      	movs	r3, #0
 80073ea:	633b      	str	r3, [r7, #48]	; 0x30
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	633b      	str	r3, [r7, #48]	; 0x30
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	633b      	str	r3, [r7, #48]	; 0x30
 80073fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fe:	e160      	b.n	80076c2 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007404:	2b00      	cmp	r3, #0
 8007406:	d11d      	bne.n	8007444 <I2C_Master_ADDR+0x98>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007410:	d118      	bne.n	8007444 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007412:	2300      	movs	r3, #0
 8007414:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	699b      	ldr	r3, [r3, #24]
 8007424:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007426:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007436:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800743c:	1c5a      	adds	r2, r3, #1
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	651a      	str	r2, [r3, #80]	; 0x50
 8007442:	e13e      	b.n	80076c2 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007448:	b29b      	uxth	r3, r3
 800744a:	2b00      	cmp	r3, #0
 800744c:	d113      	bne.n	8007476 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800744e:	2300      	movs	r3, #0
 8007450:	62bb      	str	r3, [r7, #40]	; 0x28
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	695b      	ldr	r3, [r3, #20]
 8007458:	62bb      	str	r3, [r7, #40]	; 0x28
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	699b      	ldr	r3, [r3, #24]
 8007460:	62bb      	str	r3, [r7, #40]	; 0x28
 8007462:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007472:	601a      	str	r2, [r3, #0]
 8007474:	e115      	b.n	80076a2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800747a:	b29b      	uxth	r3, r3
 800747c:	2b01      	cmp	r3, #1
 800747e:	f040 808a 	bne.w	8007596 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007484:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007488:	d137      	bne.n	80074fa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007498:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074a8:	d113      	bne.n	80074d2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074b8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074ba:	2300      	movs	r3, #0
 80074bc:	627b      	str	r3, [r7, #36]	; 0x24
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	695b      	ldr	r3, [r3, #20]
 80074c4:	627b      	str	r3, [r7, #36]	; 0x24
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	627b      	str	r3, [r7, #36]	; 0x24
 80074ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d0:	e0e7      	b.n	80076a2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074d2:	2300      	movs	r3, #0
 80074d4:	623b      	str	r3, [r7, #32]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	695b      	ldr	r3, [r3, #20]
 80074dc:	623b      	str	r3, [r7, #32]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	623b      	str	r3, [r7, #32]
 80074e6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074f6:	601a      	str	r2, [r3, #0]
 80074f8:	e0d3      	b.n	80076a2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80074fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fc:	2b08      	cmp	r3, #8
 80074fe:	d02e      	beq.n	800755e <I2C_Master_ADDR+0x1b2>
 8007500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007502:	2b20      	cmp	r3, #32
 8007504:	d02b      	beq.n	800755e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007508:	2b12      	cmp	r3, #18
 800750a:	d102      	bne.n	8007512 <I2C_Master_ADDR+0x166>
 800750c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750e:	2b01      	cmp	r3, #1
 8007510:	d125      	bne.n	800755e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007514:	2b04      	cmp	r3, #4
 8007516:	d00e      	beq.n	8007536 <I2C_Master_ADDR+0x18a>
 8007518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751a:	2b02      	cmp	r3, #2
 800751c:	d00b      	beq.n	8007536 <I2C_Master_ADDR+0x18a>
 800751e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007520:	2b10      	cmp	r3, #16
 8007522:	d008      	beq.n	8007536 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	e007      	b.n	8007546 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007544:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007546:	2300      	movs	r3, #0
 8007548:	61fb      	str	r3, [r7, #28]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	61fb      	str	r3, [r7, #28]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	61fb      	str	r3, [r7, #28]
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	e0a1      	b.n	80076a2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800756c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800756e:	2300      	movs	r3, #0
 8007570:	61bb      	str	r3, [r7, #24]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	695b      	ldr	r3, [r3, #20]
 8007578:	61bb      	str	r3, [r7, #24]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	61bb      	str	r3, [r7, #24]
 8007582:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	e085      	b.n	80076a2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800759a:	b29b      	uxth	r3, r3
 800759c:	2b02      	cmp	r3, #2
 800759e:	d14d      	bne.n	800763c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80075a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a2:	2b04      	cmp	r3, #4
 80075a4:	d016      	beq.n	80075d4 <I2C_Master_ADDR+0x228>
 80075a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d013      	beq.n	80075d4 <I2C_Master_ADDR+0x228>
 80075ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ae:	2b10      	cmp	r3, #16
 80075b0:	d010      	beq.n	80075d4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075c0:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075d0:	601a      	str	r2, [r3, #0]
 80075d2:	e007      	b.n	80075e4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075e2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075f2:	d117      	bne.n	8007624 <I2C_Master_ADDR+0x278>
 80075f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80075fa:	d00b      	beq.n	8007614 <I2C_Master_ADDR+0x268>
 80075fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d008      	beq.n	8007614 <I2C_Master_ADDR+0x268>
 8007602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007604:	2b08      	cmp	r3, #8
 8007606:	d005      	beq.n	8007614 <I2C_Master_ADDR+0x268>
 8007608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760a:	2b10      	cmp	r3, #16
 800760c:	d002      	beq.n	8007614 <I2C_Master_ADDR+0x268>
 800760e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007610:	2b20      	cmp	r3, #32
 8007612:	d107      	bne.n	8007624 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007622:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007624:	2300      	movs	r3, #0
 8007626:	617b      	str	r3, [r7, #20]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	695b      	ldr	r3, [r3, #20]
 800762e:	617b      	str	r3, [r7, #20]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	617b      	str	r3, [r7, #20]
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	e032      	b.n	80076a2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800764a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007656:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800765a:	d117      	bne.n	800768c <I2C_Master_ADDR+0x2e0>
 800765c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800765e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007662:	d00b      	beq.n	800767c <I2C_Master_ADDR+0x2d0>
 8007664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007666:	2b01      	cmp	r3, #1
 8007668:	d008      	beq.n	800767c <I2C_Master_ADDR+0x2d0>
 800766a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766c:	2b08      	cmp	r3, #8
 800766e:	d005      	beq.n	800767c <I2C_Master_ADDR+0x2d0>
 8007670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007672:	2b10      	cmp	r3, #16
 8007674:	d002      	beq.n	800767c <I2C_Master_ADDR+0x2d0>
 8007676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007678:	2b20      	cmp	r3, #32
 800767a:	d107      	bne.n	800768c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685a      	ldr	r2, [r3, #4]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800768a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800768c:	2300      	movs	r3, #0
 800768e:	613b      	str	r3, [r7, #16]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	613b      	str	r3, [r7, #16]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	613b      	str	r3, [r7, #16]
 80076a0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80076a8:	e00b      	b.n	80076c2 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076aa:	2300      	movs	r3, #0
 80076ac:	60fb      	str	r3, [r7, #12]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	60fb      	str	r3, [r7, #12]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	60fb      	str	r3, [r7, #12]
 80076be:	68fb      	ldr	r3, [r7, #12]
}
 80076c0:	e7ff      	b.n	80076c2 <I2C_Master_ADDR+0x316>
 80076c2:	bf00      	nop
 80076c4:	3744      	adds	r7, #68	; 0x44
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr

080076ce <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80076ce:	b580      	push	{r7, lr}
 80076d0:	b084      	sub	sp, #16
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076dc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d02b      	beq.n	8007740 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ec:	781a      	ldrb	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007702:	b29b      	uxth	r3, r3
 8007704:	3b01      	subs	r3, #1
 8007706:	b29a      	uxth	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007710:	b29b      	uxth	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d114      	bne.n	8007740 <I2C_SlaveTransmit_TXE+0x72>
 8007716:	7bfb      	ldrb	r3, [r7, #15]
 8007718:	2b29      	cmp	r3, #41	; 0x29
 800771a:	d111      	bne.n	8007740 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800772a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2221      	movs	r2, #33	; 0x21
 8007730:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2228      	movs	r2, #40	; 0x28
 8007736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f7ff fa04 	bl	8006b48 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007740:	bf00      	nop
 8007742:	3710      	adds	r7, #16
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007754:	b29b      	uxth	r3, r3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d011      	beq.n	800777e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	781a      	ldrb	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800776a:	1c5a      	adds	r2, r3, #1
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007774:	b29b      	uxth	r3, r3
 8007776:	3b01      	subs	r3, #1
 8007778:	b29a      	uxth	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800777e:	bf00      	nop
 8007780:	370c      	adds	r7, #12
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800778a:	b580      	push	{r7, lr}
 800778c:	b084      	sub	sp, #16
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007798:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800779e:	b29b      	uxth	r3, r3
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d02c      	beq.n	80077fe <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	691a      	ldr	r2, [r3, #16]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ae:	b2d2      	uxtb	r2, r2
 80077b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b6:	1c5a      	adds	r2, r3, #1
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	3b01      	subs	r3, #1
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d114      	bne.n	80077fe <I2C_SlaveReceive_RXNE+0x74>
 80077d4:	7bfb      	ldrb	r3, [r7, #15]
 80077d6:	2b2a      	cmp	r3, #42	; 0x2a
 80077d8:	d111      	bne.n	80077fe <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	685a      	ldr	r2, [r3, #4]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077e8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2222      	movs	r2, #34	; 0x22
 80077ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2228      	movs	r2, #40	; 0x28
 80077f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7ff f9af 	bl	8006b5c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80077fe:	bf00      	nop
 8007800:	3710      	adds	r7, #16
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}

08007806 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007806:	b480      	push	{r7}
 8007808:	b083      	sub	sp, #12
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007812:	b29b      	uxth	r3, r3
 8007814:	2b00      	cmp	r3, #0
 8007816:	d012      	beq.n	800783e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	691a      	ldr	r2, [r3, #16]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	b2d2      	uxtb	r2, r2
 8007824:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782a:	1c5a      	adds	r2, r3, #1
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007834:	b29b      	uxth	r3, r3
 8007836:	3b01      	subs	r3, #1
 8007838:	b29a      	uxth	r2, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800783e:	bf00      	nop
 8007840:	370c      	adds	r7, #12
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr

0800784a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800784a:	b580      	push	{r7, lr}
 800784c:	b084      	sub	sp, #16
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007854:	2300      	movs	r3, #0
 8007856:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800785e:	b2db      	uxtb	r3, r3
 8007860:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007864:	2b28      	cmp	r3, #40	; 0x28
 8007866:	d127      	bne.n	80078b8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007876:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	089b      	lsrs	r3, r3, #2
 800787c:	f003 0301 	and.w	r3, r3, #1
 8007880:	2b00      	cmp	r3, #0
 8007882:	d101      	bne.n	8007888 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007884:	2301      	movs	r3, #1
 8007886:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	09db      	lsrs	r3, r3, #7
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d103      	bne.n	800789c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	81bb      	strh	r3, [r7, #12]
 800789a:	e002      	b.n	80078a2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80078aa:	89ba      	ldrh	r2, [r7, #12]
 80078ac:	7bfb      	ldrb	r3, [r7, #15]
 80078ae:	4619      	mov	r1, r3
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f7ff f95d 	bl	8006b70 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80078b6:	e008      	b.n	80078ca <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f06f 0202 	mvn.w	r2, #2
 80078c0:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80078ca:	bf00      	nop
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
	...

080078d4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078e2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	685a      	ldr	r2, [r3, #4]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80078f2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80078f4:	2300      	movs	r3, #0
 80078f6:	60bb      	str	r3, [r7, #8]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	695b      	ldr	r3, [r3, #20]
 80078fe:	60bb      	str	r3, [r7, #8]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f042 0201 	orr.w	r2, r2, #1
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007920:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800792c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007930:	d172      	bne.n	8007a18 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007932:	7bfb      	ldrb	r3, [r7, #15]
 8007934:	2b22      	cmp	r3, #34	; 0x22
 8007936:	d002      	beq.n	800793e <I2C_Slave_STOPF+0x6a>
 8007938:	7bfb      	ldrb	r3, [r7, #15]
 800793a:	2b2a      	cmp	r3, #42	; 0x2a
 800793c:	d135      	bne.n	80079aa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	b29a      	uxth	r2, r3
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007950:	b29b      	uxth	r3, r3
 8007952:	2b00      	cmp	r3, #0
 8007954:	d005      	beq.n	8007962 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795a:	f043 0204 	orr.w	r2, r3, #4
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007970:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007976:	4618      	mov	r0, r3
 8007978:	f7fe f967 	bl	8005c4a <HAL_DMA_GetState>
 800797c:	4603      	mov	r3, r0
 800797e:	2b01      	cmp	r3, #1
 8007980:	d049      	beq.n	8007a16 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007986:	4a69      	ldr	r2, [pc, #420]	; (8007b2c <I2C_Slave_STOPF+0x258>)
 8007988:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800798e:	4618      	mov	r0, r3
 8007990:	f7fe f939 	bl	8005c06 <HAL_DMA_Abort_IT>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d03d      	beq.n	8007a16 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079a4:	4610      	mov	r0, r2
 80079a6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80079a8:	e035      	b.n	8007a16 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079bc:	b29b      	uxth	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d005      	beq.n	80079ce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c6:	f043 0204 	orr.w	r2, r3, #4
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685a      	ldr	r2, [r3, #4]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7fe f931 	bl	8005c4a <HAL_DMA_GetState>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d014      	beq.n	8007a18 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f2:	4a4e      	ldr	r2, [pc, #312]	; (8007b2c <I2C_Slave_STOPF+0x258>)
 80079f4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe f903 	bl	8005c06 <HAL_DMA_Abort_IT>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d008      	beq.n	8007a18 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a10:	4610      	mov	r0, r2
 8007a12:	4798      	blx	r3
 8007a14:	e000      	b.n	8007a18 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a16:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d03e      	beq.n	8007aa0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	695b      	ldr	r3, [r3, #20]
 8007a28:	f003 0304 	and.w	r3, r3, #4
 8007a2c:	2b04      	cmp	r3, #4
 8007a2e:	d112      	bne.n	8007a56 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	691a      	ldr	r2, [r3, #16]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3a:	b2d2      	uxtb	r2, r2
 8007a3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a42:	1c5a      	adds	r2, r3, #1
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	3b01      	subs	r3, #1
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a60:	2b40      	cmp	r3, #64	; 0x40
 8007a62:	d112      	bne.n	8007a8a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	691a      	ldr	r2, [r3, #16]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6e:	b2d2      	uxtb	r2, r2
 8007a70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a76:	1c5a      	adds	r2, r3, #1
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	3b01      	subs	r3, #1
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d005      	beq.n	8007aa0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a98:	f043 0204 	orr.w	r2, r3, #4
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d003      	beq.n	8007ab0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f8b3 	bl	8007c14 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007aae:	e039      	b.n	8007b24 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007ab0:	7bfb      	ldrb	r3, [r7, #15]
 8007ab2:	2b2a      	cmp	r3, #42	; 0x2a
 8007ab4:	d109      	bne.n	8007aca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2228      	movs	r2, #40	; 0x28
 8007ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f7ff f849 	bl	8006b5c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	2b28      	cmp	r3, #40	; 0x28
 8007ad4:	d111      	bne.n	8007afa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a15      	ldr	r2, [pc, #84]	; (8007b30 <I2C_Slave_STOPF+0x25c>)
 8007ada:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2220      	movs	r2, #32
 8007ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7ff f84a 	bl	8006b8c <HAL_I2C_ListenCpltCallback>
}
 8007af8:	e014      	b.n	8007b24 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afe:	2b22      	cmp	r3, #34	; 0x22
 8007b00:	d002      	beq.n	8007b08 <I2C_Slave_STOPF+0x234>
 8007b02:	7bfb      	ldrb	r3, [r7, #15]
 8007b04:	2b22      	cmp	r3, #34	; 0x22
 8007b06:	d10d      	bne.n	8007b24 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2220      	movs	r2, #32
 8007b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f7ff f81c 	bl	8006b5c <HAL_I2C_SlaveRxCpltCallback>
}
 8007b24:	bf00      	nop
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	08007f7d 	.word	0x08007f7d
 8007b30:	ffff0000 	.word	0xffff0000

08007b34 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b42:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b48:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	2b08      	cmp	r3, #8
 8007b4e:	d002      	beq.n	8007b56 <I2C_Slave_AF+0x22>
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	2b20      	cmp	r3, #32
 8007b54:	d129      	bne.n	8007baa <I2C_Slave_AF+0x76>
 8007b56:	7bfb      	ldrb	r3, [r7, #15]
 8007b58:	2b28      	cmp	r3, #40	; 0x28
 8007b5a:	d126      	bne.n	8007baa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a2c      	ldr	r2, [pc, #176]	; (8007c10 <I2C_Slave_AF+0xdc>)
 8007b60:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	685a      	ldr	r2, [r3, #4]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b70:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007b7a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b8a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2220      	movs	r2, #32
 8007b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f7fe fff2 	bl	8006b8c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007ba8:	e02e      	b.n	8007c08 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007baa:	7bfb      	ldrb	r3, [r7, #15]
 8007bac:	2b21      	cmp	r3, #33	; 0x21
 8007bae:	d126      	bne.n	8007bfe <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	4a17      	ldr	r2, [pc, #92]	; (8007c10 <I2C_Slave_AF+0xdc>)
 8007bb4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2221      	movs	r2, #33	; 0x21
 8007bba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2220      	movs	r2, #32
 8007bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007bda:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007be4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bf4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7fe ffa6 	bl	8006b48 <HAL_I2C_SlaveTxCpltCallback>
}
 8007bfc:	e004      	b.n	8007c08 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c06:	615a      	str	r2, [r3, #20]
}
 8007c08:	bf00      	nop
 8007c0a:	3710      	adds	r7, #16
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	ffff0000 	.word	0xffff0000

08007c14 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c22:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c2a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007c2c:	7bbb      	ldrb	r3, [r7, #14]
 8007c2e:	2b10      	cmp	r3, #16
 8007c30:	d002      	beq.n	8007c38 <I2C_ITError+0x24>
 8007c32:	7bbb      	ldrb	r3, [r7, #14]
 8007c34:	2b40      	cmp	r3, #64	; 0x40
 8007c36:	d10a      	bne.n	8007c4e <I2C_ITError+0x3a>
 8007c38:	7bfb      	ldrb	r3, [r7, #15]
 8007c3a:	2b22      	cmp	r3, #34	; 0x22
 8007c3c:	d107      	bne.n	8007c4e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c4c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c4e:	7bfb      	ldrb	r3, [r7, #15]
 8007c50:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007c54:	2b28      	cmp	r3, #40	; 0x28
 8007c56:	d107      	bne.n	8007c68 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2228      	movs	r2, #40	; 0x28
 8007c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007c66:	e015      	b.n	8007c94 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c76:	d00a      	beq.n	8007c8e <I2C_ITError+0x7a>
 8007c78:	7bfb      	ldrb	r3, [r7, #15]
 8007c7a:	2b60      	cmp	r3, #96	; 0x60
 8007c7c:	d007      	beq.n	8007c8e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2220      	movs	r2, #32
 8007c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ca2:	d162      	bne.n	8007d6a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	685a      	ldr	r2, [r3, #4]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007cb2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d020      	beq.n	8007d04 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cc6:	4a6a      	ldr	r2, [pc, #424]	; (8007e70 <I2C_ITError+0x25c>)
 8007cc8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7fd ff99 	bl	8005c06 <HAL_DMA_Abort_IT>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f000 8089 	beq.w	8007dee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 0201 	bic.w	r2, r2, #1
 8007cea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007cfe:	4610      	mov	r0, r2
 8007d00:	4798      	blx	r3
 8007d02:	e074      	b.n	8007dee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d08:	4a59      	ldr	r2, [pc, #356]	; (8007e70 <I2C_ITError+0x25c>)
 8007d0a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7fd ff78 	bl	8005c06 <HAL_DMA_Abort_IT>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d068      	beq.n	8007dee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	695b      	ldr	r3, [r3, #20]
 8007d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d26:	2b40      	cmp	r3, #64	; 0x40
 8007d28:	d10b      	bne.n	8007d42 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	691a      	ldr	r2, [r3, #16]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d34:	b2d2      	uxtb	r2, r2
 8007d36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3c:	1c5a      	adds	r2, r3, #1
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f022 0201 	bic.w	r2, r2, #1
 8007d50:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2220      	movs	r2, #32
 8007d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d64:	4610      	mov	r0, r2
 8007d66:	4798      	blx	r3
 8007d68:	e041      	b.n	8007dee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	2b60      	cmp	r3, #96	; 0x60
 8007d74:	d125      	bne.n	8007dc2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2220      	movs	r2, #32
 8007d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2200      	movs	r2, #0
 8007d82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	695b      	ldr	r3, [r3, #20]
 8007d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d8e:	2b40      	cmp	r3, #64	; 0x40
 8007d90:	d10b      	bne.n	8007daa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	691a      	ldr	r2, [r3, #16]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	b2d2      	uxtb	r2, r2
 8007d9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da4:	1c5a      	adds	r2, r3, #1
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f022 0201 	bic.w	r2, r2, #1
 8007db8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f7fe ff0e 	bl	8006bdc <HAL_I2C_AbortCpltCallback>
 8007dc0:	e015      	b.n	8007dee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	695b      	ldr	r3, [r3, #20]
 8007dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dcc:	2b40      	cmp	r3, #64	; 0x40
 8007dce:	d10b      	bne.n	8007de8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dda:	b2d2      	uxtb	r2, r2
 8007ddc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f7fe feed 	bl	8006bc8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	f003 0301 	and.w	r3, r3, #1
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10e      	bne.n	8007e1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d109      	bne.n	8007e1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d104      	bne.n	8007e1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d007      	beq.n	8007e2c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	685a      	ldr	r2, [r3, #4]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e2a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e32:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e38:	f003 0304 	and.w	r3, r3, #4
 8007e3c:	2b04      	cmp	r3, #4
 8007e3e:	d113      	bne.n	8007e68 <I2C_ITError+0x254>
 8007e40:	7bfb      	ldrb	r3, [r7, #15]
 8007e42:	2b28      	cmp	r3, #40	; 0x28
 8007e44:	d110      	bne.n	8007e68 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a0a      	ldr	r2, [pc, #40]	; (8007e74 <I2C_ITError+0x260>)
 8007e4a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2220      	movs	r2, #32
 8007e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7fe fe92 	bl	8006b8c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007e68:	bf00      	nop
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	08007f7d 	.word	0x08007f7d
 8007e74:	ffff0000 	.word	0xffff0000

08007e78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b088      	sub	sp, #32
 8007e7c:	af02      	add	r7, sp, #8
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	607a      	str	r2, [r7, #4]
 8007e82:	603b      	str	r3, [r7, #0]
 8007e84:	460b      	mov	r3, r1
 8007e86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	2b08      	cmp	r3, #8
 8007e92:	d006      	beq.n	8007ea2 <I2C_MasterRequestWrite+0x2a>
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d003      	beq.n	8007ea2 <I2C_MasterRequestWrite+0x2a>
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ea0:	d108      	bne.n	8007eb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007eb0:	601a      	str	r2, [r3, #0]
 8007eb2:	e00b      	b.n	8007ecc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eb8:	2b12      	cmp	r3, #18
 8007eba:	d107      	bne.n	8007ecc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007eca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	f000 f8f7 	bl	80080cc <I2C_WaitOnFlagUntilTimeout>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00d      	beq.n	8007f00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ef2:	d103      	bne.n	8007efc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007efa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e035      	b.n	8007f6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007f08:	d108      	bne.n	8007f1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007f0a:	897b      	ldrh	r3, [r7, #10]
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	461a      	mov	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f18:	611a      	str	r2, [r3, #16]
 8007f1a:	e01b      	b.n	8007f54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007f1c:	897b      	ldrh	r3, [r7, #10]
 8007f1e:	11db      	asrs	r3, r3, #7
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	f003 0306 	and.w	r3, r3, #6
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	f063 030f 	orn	r3, r3, #15
 8007f2c:	b2da      	uxtb	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	490e      	ldr	r1, [pc, #56]	; (8007f74 <I2C_MasterRequestWrite+0xfc>)
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	f000 f91d 	bl	800817a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d001      	beq.n	8007f4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	e010      	b.n	8007f6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007f4a:	897b      	ldrh	r3, [r7, #10]
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	4907      	ldr	r1, [pc, #28]	; (8007f78 <I2C_MasterRequestWrite+0x100>)
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f000 f90d 	bl	800817a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d001      	beq.n	8007f6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e000      	b.n	8007f6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3718      	adds	r7, #24
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	00010008 	.word	0x00010008
 8007f78:	00010002 	.word	0x00010002

08007f7c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f84:	2300      	movs	r3, #0
 8007f86:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f8c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f94:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007f96:	4b4b      	ldr	r3, [pc, #300]	; (80080c4 <I2C_DMAAbort+0x148>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	08db      	lsrs	r3, r3, #3
 8007f9c:	4a4a      	ldr	r2, [pc, #296]	; (80080c8 <I2C_DMAAbort+0x14c>)
 8007f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa2:	0a1a      	lsrs	r2, r3, #8
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	4413      	add	r3, r2
 8007faa:	00da      	lsls	r2, r3, #3
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d106      	bne.n	8007fc4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fba:	f043 0220 	orr.w	r2, r3, #32
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007fc2:	e00a      	b.n	8007fda <I2C_DMAAbort+0x5e>
    }
    count--;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fd8:	d0ea      	beq.n	8007fb0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d003      	beq.n	8007fea <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008008:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	2200      	movs	r2, #0
 800800e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008014:	2b00      	cmp	r3, #0
 8008016:	d003      	beq.n	8008020 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800801c:	2200      	movs	r2, #0
 800801e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008024:	2b00      	cmp	r3, #0
 8008026:	d003      	beq.n	8008030 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802c:	2200      	movs	r2, #0
 800802e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f022 0201 	bic.w	r2, r2, #1
 800803e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008046:	b2db      	uxtb	r3, r3
 8008048:	2b60      	cmp	r3, #96	; 0x60
 800804a:	d10e      	bne.n	800806a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	2220      	movs	r2, #32
 8008050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	2200      	movs	r2, #0
 8008058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	2200      	movs	r2, #0
 8008060:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008062:	6978      	ldr	r0, [r7, #20]
 8008064:	f7fe fdba 	bl	8006bdc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008068:	e027      	b.n	80080ba <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800806a:	7cfb      	ldrb	r3, [r7, #19]
 800806c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008070:	2b28      	cmp	r3, #40	; 0x28
 8008072:	d117      	bne.n	80080a4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f042 0201 	orr.w	r2, r2, #1
 8008082:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008092:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	2200      	movs	r2, #0
 8008098:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	2228      	movs	r2, #40	; 0x28
 800809e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80080a2:	e007      	b.n	80080b4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	2220      	movs	r2, #32
 80080a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80080b4:	6978      	ldr	r0, [r7, #20]
 80080b6:	f7fe fd87 	bl	8006bc8 <HAL_I2C_ErrorCallback>
}
 80080ba:	bf00      	nop
 80080bc:	3718      	adds	r7, #24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	20000068 	.word	0x20000068
 80080c8:	14f8b589 	.word	0x14f8b589

080080cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	603b      	str	r3, [r7, #0]
 80080d8:	4613      	mov	r3, r2
 80080da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80080dc:	e025      	b.n	800812a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e4:	d021      	beq.n	800812a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080e6:	f7fb ffb7 	bl	8004058 <HAL_GetTick>
 80080ea:	4602      	mov	r2, r0
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	683a      	ldr	r2, [r7, #0]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d302      	bcc.n	80080fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d116      	bne.n	800812a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2220      	movs	r2, #32
 8008106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008116:	f043 0220 	orr.w	r2, r3, #32
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e023      	b.n	8008172 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	0c1b      	lsrs	r3, r3, #16
 800812e:	b2db      	uxtb	r3, r3
 8008130:	2b01      	cmp	r3, #1
 8008132:	d10d      	bne.n	8008150 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	43da      	mvns	r2, r3
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	4013      	ands	r3, r2
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	bf0c      	ite	eq
 8008146:	2301      	moveq	r3, #1
 8008148:	2300      	movne	r3, #0
 800814a:	b2db      	uxtb	r3, r3
 800814c:	461a      	mov	r2, r3
 800814e:	e00c      	b.n	800816a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	699b      	ldr	r3, [r3, #24]
 8008156:	43da      	mvns	r2, r3
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	4013      	ands	r3, r2
 800815c:	b29b      	uxth	r3, r3
 800815e:	2b00      	cmp	r3, #0
 8008160:	bf0c      	ite	eq
 8008162:	2301      	moveq	r3, #1
 8008164:	2300      	movne	r3, #0
 8008166:	b2db      	uxtb	r3, r3
 8008168:	461a      	mov	r2, r3
 800816a:	79fb      	ldrb	r3, [r7, #7]
 800816c:	429a      	cmp	r2, r3
 800816e:	d0b6      	beq.n	80080de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3710      	adds	r7, #16
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b084      	sub	sp, #16
 800817e:	af00      	add	r7, sp, #0
 8008180:	60f8      	str	r0, [r7, #12]
 8008182:	60b9      	str	r1, [r7, #8]
 8008184:	607a      	str	r2, [r7, #4]
 8008186:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008188:	e051      	b.n	800822e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008198:	d123      	bne.n	80081e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80081b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2220      	movs	r2, #32
 80081be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ce:	f043 0204 	orr.w	r2, r3, #4
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e046      	b.n	8008270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e8:	d021      	beq.n	800822e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081ea:	f7fb ff35 	bl	8004058 <HAL_GetTick>
 80081ee:	4602      	mov	r2, r0
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d302      	bcc.n	8008200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d116      	bne.n	800822e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2220      	movs	r2, #32
 800820a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2200      	movs	r2, #0
 8008212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821a:	f043 0220 	orr.w	r2, r3, #32
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e020      	b.n	8008270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	0c1b      	lsrs	r3, r3, #16
 8008232:	b2db      	uxtb	r3, r3
 8008234:	2b01      	cmp	r3, #1
 8008236:	d10c      	bne.n	8008252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	695b      	ldr	r3, [r3, #20]
 800823e:	43da      	mvns	r2, r3
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	4013      	ands	r3, r2
 8008244:	b29b      	uxth	r3, r3
 8008246:	2b00      	cmp	r3, #0
 8008248:	bf14      	ite	ne
 800824a:	2301      	movne	r3, #1
 800824c:	2300      	moveq	r3, #0
 800824e:	b2db      	uxtb	r3, r3
 8008250:	e00b      	b.n	800826a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	699b      	ldr	r3, [r3, #24]
 8008258:	43da      	mvns	r2, r3
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	4013      	ands	r3, r2
 800825e:	b29b      	uxth	r3, r3
 8008260:	2b00      	cmp	r3, #0
 8008262:	bf14      	ite	ne
 8008264:	2301      	movne	r3, #1
 8008266:	2300      	moveq	r3, #0
 8008268:	b2db      	uxtb	r3, r3
 800826a:	2b00      	cmp	r3, #0
 800826c:	d18d      	bne.n	800818a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800826e:	2300      	movs	r3, #0
}
 8008270:	4618      	mov	r0, r3
 8008272:	3710      	adds	r7, #16
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	60f8      	str	r0, [r7, #12]
 8008280:	60b9      	str	r1, [r7, #8]
 8008282:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008284:	e02d      	b.n	80082e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008286:	68f8      	ldr	r0, [r7, #12]
 8008288:	f000 f8aa 	bl	80083e0 <I2C_IsAcknowledgeFailed>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d001      	beq.n	8008296 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	e02d      	b.n	80082f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800829c:	d021      	beq.n	80082e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800829e:	f7fb fedb 	bl	8004058 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	68ba      	ldr	r2, [r7, #8]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d302      	bcc.n	80082b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d116      	bne.n	80082e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2200      	movs	r2, #0
 80082b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2220      	movs	r2, #32
 80082be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ce:	f043 0220 	orr.w	r2, r3, #32
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e007      	b.n	80082f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082ec:	2b80      	cmp	r3, #128	; 0x80
 80082ee:	d1ca      	bne.n	8008286 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}

080082fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	60f8      	str	r0, [r7, #12]
 8008302:	60b9      	str	r1, [r7, #8]
 8008304:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008306:	e02d      	b.n	8008364 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008308:	68f8      	ldr	r0, [r7, #12]
 800830a:	f000 f869 	bl	80083e0 <I2C_IsAcknowledgeFailed>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d001      	beq.n	8008318 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e02d      	b.n	8008374 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800831e:	d021      	beq.n	8008364 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008320:	f7fb fe9a 	bl	8004058 <HAL_GetTick>
 8008324:	4602      	mov	r2, r0
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	1ad3      	subs	r3, r2, r3
 800832a:	68ba      	ldr	r2, [r7, #8]
 800832c:	429a      	cmp	r2, r3
 800832e:	d302      	bcc.n	8008336 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d116      	bne.n	8008364 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2200      	movs	r2, #0
 800833a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2220      	movs	r2, #32
 8008340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008350:	f043 0220 	orr.w	r2, r3, #32
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2200      	movs	r2, #0
 800835c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008360:	2301      	movs	r3, #1
 8008362:	e007      	b.n	8008374 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	f003 0304 	and.w	r3, r3, #4
 800836e:	2b04      	cmp	r3, #4
 8008370:	d1ca      	bne.n	8008308 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008372:	2300      	movs	r3, #0
}
 8008374:	4618      	mov	r0, r3
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008384:	2300      	movs	r3, #0
 8008386:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008388:	4b13      	ldr	r3, [pc, #76]	; (80083d8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	08db      	lsrs	r3, r3, #3
 800838e:	4a13      	ldr	r2, [pc, #76]	; (80083dc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008390:	fba2 2303 	umull	r2, r3, r2, r3
 8008394:	0a1a      	lsrs	r2, r3, #8
 8008396:	4613      	mov	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	3b01      	subs	r3, #1
 80083a2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d107      	bne.n	80083ba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ae:	f043 0220 	orr.w	r2, r3, #32
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e008      	b.n	80083cc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083c8:	d0e9      	beq.n	800839e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80083ca:	2300      	movs	r3, #0
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3714      	adds	r7, #20
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	20000068 	.word	0x20000068
 80083dc:	14f8b589 	.word	0x14f8b589

080083e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	695b      	ldr	r3, [r3, #20]
 80083ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083f6:	d11b      	bne.n	8008430 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008400:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2220      	movs	r2, #32
 800840c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841c:	f043 0204 	orr.w	r2, r3, #4
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e000      	b.n	8008432 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr

0800843e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800843e:	b480      	push	{r7}
 8008440:	b083      	sub	sp, #12
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800844a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800844e:	d103      	bne.n	8008458 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008456:	e007      	b.n	8008468 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008460:	d102      	bne.n	8008468 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2208      	movs	r2, #8
 8008466:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008474:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008476:	b08f      	sub	sp, #60	; 0x3c
 8008478:	af0a      	add	r7, sp, #40	; 0x28
 800847a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e10f      	b.n	80086a6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008492:	b2db      	uxtb	r3, r3
 8008494:	2b00      	cmp	r3, #0
 8008496:	d106      	bne.n	80084a6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f008 fa39 	bl	8010918 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2203      	movs	r2, #3
 80084aa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d102      	bne.n	80084c0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4618      	mov	r0, r3
 80084c6:	f005 f974 	bl	800d7b2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	603b      	str	r3, [r7, #0]
 80084d0:	687e      	ldr	r6, [r7, #4]
 80084d2:	466d      	mov	r5, sp
 80084d4:	f106 0410 	add.w	r4, r6, #16
 80084d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80084e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80084e8:	1d33      	adds	r3, r6, #4
 80084ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084ec:	6838      	ldr	r0, [r7, #0]
 80084ee:	f005 f84b 	bl	800d588 <USB_CoreInit>
 80084f2:	4603      	mov	r3, r0
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d005      	beq.n	8008504 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2202      	movs	r2, #2
 80084fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	e0d0      	b.n	80086a6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2100      	movs	r1, #0
 800850a:	4618      	mov	r0, r3
 800850c:	f005 f962 	bl	800d7d4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008510:	2300      	movs	r3, #0
 8008512:	73fb      	strb	r3, [r7, #15]
 8008514:	e04a      	b.n	80085ac <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008516:	7bfa      	ldrb	r2, [r7, #15]
 8008518:	6879      	ldr	r1, [r7, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	00db      	lsls	r3, r3, #3
 800851e:	1a9b      	subs	r3, r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	440b      	add	r3, r1
 8008524:	333d      	adds	r3, #61	; 0x3d
 8008526:	2201      	movs	r2, #1
 8008528:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800852a:	7bfa      	ldrb	r2, [r7, #15]
 800852c:	6879      	ldr	r1, [r7, #4]
 800852e:	4613      	mov	r3, r2
 8008530:	00db      	lsls	r3, r3, #3
 8008532:	1a9b      	subs	r3, r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	440b      	add	r3, r1
 8008538:	333c      	adds	r3, #60	; 0x3c
 800853a:	7bfa      	ldrb	r2, [r7, #15]
 800853c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800853e:	7bfa      	ldrb	r2, [r7, #15]
 8008540:	7bfb      	ldrb	r3, [r7, #15]
 8008542:	b298      	uxth	r0, r3
 8008544:	6879      	ldr	r1, [r7, #4]
 8008546:	4613      	mov	r3, r2
 8008548:	00db      	lsls	r3, r3, #3
 800854a:	1a9b      	subs	r3, r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	440b      	add	r3, r1
 8008550:	3342      	adds	r3, #66	; 0x42
 8008552:	4602      	mov	r2, r0
 8008554:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008556:	7bfa      	ldrb	r2, [r7, #15]
 8008558:	6879      	ldr	r1, [r7, #4]
 800855a:	4613      	mov	r3, r2
 800855c:	00db      	lsls	r3, r3, #3
 800855e:	1a9b      	subs	r3, r3, r2
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	440b      	add	r3, r1
 8008564:	333f      	adds	r3, #63	; 0x3f
 8008566:	2200      	movs	r2, #0
 8008568:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800856a:	7bfa      	ldrb	r2, [r7, #15]
 800856c:	6879      	ldr	r1, [r7, #4]
 800856e:	4613      	mov	r3, r2
 8008570:	00db      	lsls	r3, r3, #3
 8008572:	1a9b      	subs	r3, r3, r2
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	440b      	add	r3, r1
 8008578:	3344      	adds	r3, #68	; 0x44
 800857a:	2200      	movs	r2, #0
 800857c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800857e:	7bfa      	ldrb	r2, [r7, #15]
 8008580:	6879      	ldr	r1, [r7, #4]
 8008582:	4613      	mov	r3, r2
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	1a9b      	subs	r3, r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	440b      	add	r3, r1
 800858c:	3348      	adds	r3, #72	; 0x48
 800858e:	2200      	movs	r2, #0
 8008590:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008592:	7bfa      	ldrb	r2, [r7, #15]
 8008594:	6879      	ldr	r1, [r7, #4]
 8008596:	4613      	mov	r3, r2
 8008598:	00db      	lsls	r3, r3, #3
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	440b      	add	r3, r1
 80085a0:	3350      	adds	r3, #80	; 0x50
 80085a2:	2200      	movs	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
 80085a8:	3301      	adds	r3, #1
 80085aa:	73fb      	strb	r3, [r7, #15]
 80085ac:	7bfa      	ldrb	r2, [r7, #15]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d3af      	bcc.n	8008516 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085b6:	2300      	movs	r3, #0
 80085b8:	73fb      	strb	r3, [r7, #15]
 80085ba:	e044      	b.n	8008646 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80085bc:	7bfa      	ldrb	r2, [r7, #15]
 80085be:	6879      	ldr	r1, [r7, #4]
 80085c0:	4613      	mov	r3, r2
 80085c2:	00db      	lsls	r3, r3, #3
 80085c4:	1a9b      	subs	r3, r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	440b      	add	r3, r1
 80085ca:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80085ce:	2200      	movs	r2, #0
 80085d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80085d2:	7bfa      	ldrb	r2, [r7, #15]
 80085d4:	6879      	ldr	r1, [r7, #4]
 80085d6:	4613      	mov	r3, r2
 80085d8:	00db      	lsls	r3, r3, #3
 80085da:	1a9b      	subs	r3, r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	440b      	add	r3, r1
 80085e0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80085e4:	7bfa      	ldrb	r2, [r7, #15]
 80085e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80085e8:	7bfa      	ldrb	r2, [r7, #15]
 80085ea:	6879      	ldr	r1, [r7, #4]
 80085ec:	4613      	mov	r3, r2
 80085ee:	00db      	lsls	r3, r3, #3
 80085f0:	1a9b      	subs	r3, r3, r2
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	440b      	add	r3, r1
 80085f6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80085fa:	2200      	movs	r2, #0
 80085fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80085fe:	7bfa      	ldrb	r2, [r7, #15]
 8008600:	6879      	ldr	r1, [r7, #4]
 8008602:	4613      	mov	r3, r2
 8008604:	00db      	lsls	r3, r3, #3
 8008606:	1a9b      	subs	r3, r3, r2
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	440b      	add	r3, r1
 800860c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008610:	2200      	movs	r2, #0
 8008612:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008614:	7bfa      	ldrb	r2, [r7, #15]
 8008616:	6879      	ldr	r1, [r7, #4]
 8008618:	4613      	mov	r3, r2
 800861a:	00db      	lsls	r3, r3, #3
 800861c:	1a9b      	subs	r3, r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	440b      	add	r3, r1
 8008622:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008626:	2200      	movs	r2, #0
 8008628:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800862a:	7bfa      	ldrb	r2, [r7, #15]
 800862c:	6879      	ldr	r1, [r7, #4]
 800862e:	4613      	mov	r3, r2
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	1a9b      	subs	r3, r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	440b      	add	r3, r1
 8008638:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800863c:	2200      	movs	r2, #0
 800863e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008640:	7bfb      	ldrb	r3, [r7, #15]
 8008642:	3301      	adds	r3, #1
 8008644:	73fb      	strb	r3, [r7, #15]
 8008646:	7bfa      	ldrb	r2, [r7, #15]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	429a      	cmp	r2, r3
 800864e:	d3b5      	bcc.n	80085bc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	603b      	str	r3, [r7, #0]
 8008656:	687e      	ldr	r6, [r7, #4]
 8008658:	466d      	mov	r5, sp
 800865a:	f106 0410 	add.w	r4, r6, #16
 800865e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008662:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008664:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008666:	e894 0003 	ldmia.w	r4, {r0, r1}
 800866a:	e885 0003 	stmia.w	r5, {r0, r1}
 800866e:	1d33      	adds	r3, r6, #4
 8008670:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008672:	6838      	ldr	r0, [r7, #0]
 8008674:	f005 f8d8 	bl	800d828 <USB_DevInit>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d005      	beq.n	800868a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2202      	movs	r2, #2
 8008682:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e00d      	b.n	80086a6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4618      	mov	r0, r3
 80086a0:	f006 f920 	bl	800e8e4 <USB_DevDisconnect>

  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3714      	adds	r7, #20
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086ae <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80086ae:	b580      	push	{r7, lr}
 80086b0:	b084      	sub	sp, #16
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d101      	bne.n	80086ca <HAL_PCD_Start+0x1c>
 80086c6:	2302      	movs	r3, #2
 80086c8:	e020      	b.n	800870c <HAL_PCD_Start+0x5e>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d109      	bne.n	80086ee <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d005      	beq.n	80086ee <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4618      	mov	r0, r3
 80086f4:	f005 f84c 	bl	800d790 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f006 f8d0 	bl	800e8a2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3710      	adds	r7, #16
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008714:	b590      	push	{r4, r7, lr}
 8008716:	b08d      	sub	sp, #52	; 0x34
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4618      	mov	r0, r3
 800872c:	f006 f98e 	bl	800ea4c <USB_GetMode>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	f040 839d 	bne.w	8008e72 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4618      	mov	r0, r3
 800873e:	f006 f8f2 	bl	800e926 <USB_ReadInterrupts>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	f000 8393 	beq.w	8008e70 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4618      	mov	r0, r3
 8008750:	f006 f8e9 	bl	800e926 <USB_ReadInterrupts>
 8008754:	4603      	mov	r3, r0
 8008756:	f003 0302 	and.w	r3, r3, #2
 800875a:	2b02      	cmp	r3, #2
 800875c:	d107      	bne.n	800876e <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	695a      	ldr	r2, [r3, #20]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f002 0202 	and.w	r2, r2, #2
 800876c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4618      	mov	r0, r3
 8008774:	f006 f8d7 	bl	800e926 <USB_ReadInterrupts>
 8008778:	4603      	mov	r3, r0
 800877a:	f003 0310 	and.w	r3, r3, #16
 800877e:	2b10      	cmp	r3, #16
 8008780:	d161      	bne.n	8008846 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	699a      	ldr	r2, [r3, #24]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f022 0210 	bic.w	r2, r2, #16
 8008790:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008792:	6a3b      	ldr	r3, [r7, #32]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008798:	69bb      	ldr	r3, [r7, #24]
 800879a:	f003 020f 	and.w	r2, r3, #15
 800879e:	4613      	mov	r3, r2
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	1a9b      	subs	r3, r3, r2
 80087a4:	009b      	lsls	r3, r3, #2
 80087a6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	4413      	add	r3, r2
 80087ae:	3304      	adds	r3, #4
 80087b0:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	0c5b      	lsrs	r3, r3, #17
 80087b6:	f003 030f 	and.w	r3, r3, #15
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d124      	bne.n	8008808 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80087be:	69ba      	ldr	r2, [r7, #24]
 80087c0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80087c4:	4013      	ands	r3, r2
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d035      	beq.n	8008836 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	091b      	lsrs	r3, r3, #4
 80087d2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087d8:	b29b      	uxth	r3, r3
 80087da:	461a      	mov	r2, r3
 80087dc:	6a38      	ldr	r0, [r7, #32]
 80087de:	f005 ff3d 	bl	800e65c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	68da      	ldr	r2, [r3, #12]
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	091b      	lsrs	r3, r3, #4
 80087ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087ee:	441a      	add	r2, r3
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	699a      	ldr	r2, [r3, #24]
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	091b      	lsrs	r3, r3, #4
 80087fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008800:	441a      	add	r2, r3
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	619a      	str	r2, [r3, #24]
 8008806:	e016      	b.n	8008836 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008808:	69bb      	ldr	r3, [r7, #24]
 800880a:	0c5b      	lsrs	r3, r3, #17
 800880c:	f003 030f 	and.w	r3, r3, #15
 8008810:	2b06      	cmp	r3, #6
 8008812:	d110      	bne.n	8008836 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800881a:	2208      	movs	r2, #8
 800881c:	4619      	mov	r1, r3
 800881e:	6a38      	ldr	r0, [r7, #32]
 8008820:	f005 ff1c 	bl	800e65c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	699a      	ldr	r2, [r3, #24]
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	091b      	lsrs	r3, r3, #4
 800882c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008830:	441a      	add	r2, r3
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	699a      	ldr	r2, [r3, #24]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f042 0210 	orr.w	r2, r2, #16
 8008844:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4618      	mov	r0, r3
 800884c:	f006 f86b 	bl	800e926 <USB_ReadInterrupts>
 8008850:	4603      	mov	r3, r0
 8008852:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008856:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800885a:	d16e      	bne.n	800893a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800885c:	2300      	movs	r3, #0
 800885e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4618      	mov	r0, r3
 8008866:	f006 f871 	bl	800e94c <USB_ReadDevAllOutEpInterrupt>
 800886a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800886c:	e062      	b.n	8008934 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800886e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008870:	f003 0301 	and.w	r3, r3, #1
 8008874:	2b00      	cmp	r3, #0
 8008876:	d057      	beq.n	8008928 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800887e:	b2d2      	uxtb	r2, r2
 8008880:	4611      	mov	r1, r2
 8008882:	4618      	mov	r0, r3
 8008884:	f006 f896 	bl	800e9b4 <USB_ReadDevOutEPInterrupt>
 8008888:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00c      	beq.n	80088ae <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008896:	015a      	lsls	r2, r3, #5
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	4413      	add	r3, r2
 800889c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088a0:	461a      	mov	r2, r3
 80088a2:	2301      	movs	r3, #1
 80088a4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80088a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 fdb1 	bl	8009410 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	f003 0308 	and.w	r3, r3, #8
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00c      	beq.n	80088d2 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80088b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ba:	015a      	lsls	r2, r3, #5
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c4:	461a      	mov	r2, r3
 80088c6:	2308      	movs	r3, #8
 80088c8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80088ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 feab 	bl	8009628 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f003 0310 	and.w	r3, r3, #16
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d008      	beq.n	80088ee <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80088dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e8:	461a      	mov	r2, r3
 80088ea:	2310      	movs	r3, #16
 80088ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	f003 0320 	and.w	r3, r3, #32
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d008      	beq.n	800890a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80088f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fa:	015a      	lsls	r2, r3, #5
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	4413      	add	r3, r2
 8008900:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008904:	461a      	mov	r2, r3
 8008906:	2320      	movs	r3, #32
 8008908:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008910:	2b00      	cmp	r3, #0
 8008912:	d009      	beq.n	8008928 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	015a      	lsls	r2, r3, #5
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	4413      	add	r3, r2
 800891c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008920:	461a      	mov	r2, r3
 8008922:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008926:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800892a:	3301      	adds	r3, #1
 800892c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800892e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008930:	085b      	lsrs	r3, r3, #1
 8008932:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008936:	2b00      	cmp	r3, #0
 8008938:	d199      	bne.n	800886e <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4618      	mov	r0, r3
 8008940:	f005 fff1 	bl	800e926 <USB_ReadInterrupts>
 8008944:	4603      	mov	r3, r0
 8008946:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800894a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800894e:	f040 80c0 	bne.w	8008ad2 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	f006 f812 	bl	800e980 <USB_ReadDevAllInEpInterrupt>
 800895c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800895e:	2300      	movs	r3, #0
 8008960:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008962:	e0b2      	b.n	8008aca <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008966:	f003 0301 	and.w	r3, r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	f000 80a7 	beq.w	8008abe <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008976:	b2d2      	uxtb	r2, r2
 8008978:	4611      	mov	r1, r2
 800897a:	4618      	mov	r0, r3
 800897c:	f006 f838 	bl	800e9f0 <USB_ReadDevInEPInterrupt>
 8008980:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	f003 0301 	and.w	r3, r3, #1
 8008988:	2b00      	cmp	r3, #0
 800898a:	d057      	beq.n	8008a3c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800898c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898e:	f003 030f 	and.w	r3, r3, #15
 8008992:	2201      	movs	r2, #1
 8008994:	fa02 f303 	lsl.w	r3, r2, r3
 8008998:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	43db      	mvns	r3, r3
 80089a6:	69f9      	ldr	r1, [r7, #28]
 80089a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80089ac:	4013      	ands	r3, r2
 80089ae:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80089b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089bc:	461a      	mov	r2, r3
 80089be:	2301      	movs	r3, #1
 80089c0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d132      	bne.n	8008a30 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80089ca:	6879      	ldr	r1, [r7, #4]
 80089cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ce:	4613      	mov	r3, r2
 80089d0:	00db      	lsls	r3, r3, #3
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	440b      	add	r3, r1
 80089d8:	3348      	adds	r3, #72	; 0x48
 80089da:	6819      	ldr	r1, [r3, #0]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089e0:	4613      	mov	r3, r2
 80089e2:	00db      	lsls	r3, r3, #3
 80089e4:	1a9b      	subs	r3, r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4403      	add	r3, r0
 80089ea:	3344      	adds	r3, #68	; 0x44
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4419      	add	r1, r3
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089f4:	4613      	mov	r3, r2
 80089f6:	00db      	lsls	r3, r3, #3
 80089f8:	1a9b      	subs	r3, r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	4403      	add	r3, r0
 80089fe:	3348      	adds	r3, #72	; 0x48
 8008a00:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d113      	bne.n	8008a30 <HAL_PCD_IRQHandler+0x31c>
 8008a08:	6879      	ldr	r1, [r7, #4]
 8008a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	00db      	lsls	r3, r3, #3
 8008a10:	1a9b      	subs	r3, r3, r2
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	440b      	add	r3, r1
 8008a16:	3350      	adds	r3, #80	; 0x50
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d108      	bne.n	8008a30 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6818      	ldr	r0, [r3, #0]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008a28:	461a      	mov	r2, r3
 8008a2a:	2101      	movs	r1, #1
 8008a2c:	f006 f840 	bl	800eab0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	4619      	mov	r1, r3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f007 fffd 	bl	8010a36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	f003 0308 	and.w	r3, r3, #8
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d008      	beq.n	8008a58 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a48:	015a      	lsls	r2, r3, #5
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a52:	461a      	mov	r2, r3
 8008a54:	2308      	movs	r3, #8
 8008a56:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	f003 0310 	and.w	r3, r3, #16
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d008      	beq.n	8008a74 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a64:	015a      	lsls	r2, r3, #5
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	4413      	add	r3, r2
 8008a6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6e:	461a      	mov	r2, r3
 8008a70:	2310      	movs	r3, #16
 8008a72:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d008      	beq.n	8008a90 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a80:	015a      	lsls	r2, r3, #5
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	4413      	add	r3, r2
 8008a86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	2340      	movs	r3, #64	; 0x40
 8008a8e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	f003 0302 	and.w	r3, r3, #2
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d008      	beq.n	8008aac <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9c:	015a      	lsls	r2, r3, #5
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d003      	beq.n	8008abe <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008ab6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 fc1b 	bl	80092f4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac6:	085b      	lsrs	r3, r3, #1
 8008ac8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f47f af49 	bne.w	8008964 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f005 ff25 	bl	800e926 <USB_ReadInterrupts>
 8008adc:	4603      	mov	r3, r0
 8008ade:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ae2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ae6:	d122      	bne.n	8008b2e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	69fa      	ldr	r2, [r7, #28]
 8008af2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008af6:	f023 0301 	bic.w	r3, r3, #1
 8008afa:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d108      	bne.n	8008b18 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008b0e:	2100      	movs	r1, #0
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fe27 	bl	8009764 <HAL_PCDEx_LPM_Callback>
 8008b16:	e002      	b.n	8008b1e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f008 f803 	bl	8010b24 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	695a      	ldr	r2, [r3, #20]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008b2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4618      	mov	r0, r3
 8008b34:	f005 fef7 	bl	800e926 <USB_ReadInterrupts>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b42:	d112      	bne.n	8008b6a <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	f003 0301 	and.w	r3, r3, #1
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d102      	bne.n	8008b5a <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f007 ffbf 	bl	8010ad8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	695a      	ldr	r2, [r3, #20]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008b68:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f005 fed9 	bl	800e926 <USB_ReadInterrupts>
 8008b74:	4603      	mov	r3, r0
 8008b76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b7e:	f040 80c7 	bne.w	8008d10 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008b82:	69fb      	ldr	r3, [r7, #28]
 8008b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b88:	685b      	ldr	r3, [r3, #4]
 8008b8a:	69fa      	ldr	r2, [r7, #28]
 8008b8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b90:	f023 0301 	bic.w	r3, r3, #1
 8008b94:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2110      	movs	r1, #16
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f004 ffa7 	bl	800daf0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ba6:	e056      	b.n	8008c56 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008bba:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bbe:	015a      	lsls	r2, r3, #5
 8008bc0:	69fb      	ldr	r3, [r7, #28]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bcc:	0151      	lsls	r1, r2, #5
 8008bce:	69fa      	ldr	r2, [r7, #28]
 8008bd0:	440a      	add	r2, r1
 8008bd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bd6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008bda:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bec:	0151      	lsls	r1, r2, #5
 8008bee:	69fa      	ldr	r2, [r7, #28]
 8008bf0:	440a      	add	r2, r1
 8008bf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bf6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008bfa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfe:	015a      	lsls	r2, r3, #5
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	4413      	add	r3, r2
 8008c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c08:	461a      	mov	r2, r3
 8008c0a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008c0e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c12:	015a      	lsls	r2, r3, #5
 8008c14:	69fb      	ldr	r3, [r7, #28]
 8008c16:	4413      	add	r3, r2
 8008c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c20:	0151      	lsls	r1, r2, #5
 8008c22:	69fa      	ldr	r2, [r7, #28]
 8008c24:	440a      	add	r2, r1
 8008c26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c2e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c32:	015a      	lsls	r2, r3, #5
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	4413      	add	r3, r2
 8008c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c40:	0151      	lsls	r1, r2, #5
 8008c42:	69fa      	ldr	r2, [r7, #28]
 8008c44:	440a      	add	r2, r1
 8008c46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c4a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008c4e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c52:	3301      	adds	r3, #1
 8008c54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d3a3      	bcc.n	8008ba8 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c66:	69db      	ldr	r3, [r3, #28]
 8008c68:	69fa      	ldr	r2, [r7, #28]
 8008c6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c6e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008c72:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d016      	beq.n	8008caa <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c86:	69fa      	ldr	r2, [r7, #28]
 8008c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c8c:	f043 030b 	orr.w	r3, r3, #11
 8008c90:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c9c:	69fa      	ldr	r2, [r7, #28]
 8008c9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ca2:	f043 030b 	orr.w	r3, r3, #11
 8008ca6:	6453      	str	r3, [r2, #68]	; 0x44
 8008ca8:	e015      	b.n	8008cd6 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb0:	695b      	ldr	r3, [r3, #20]
 8008cb2:	69fa      	ldr	r2, [r7, #28]
 8008cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008cbc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008cc0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cc8:	691b      	ldr	r3, [r3, #16]
 8008cca:	69fa      	ldr	r2, [r7, #28]
 8008ccc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cd0:	f043 030b 	orr.w	r3, r3, #11
 8008cd4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008cd6:	69fb      	ldr	r3, [r7, #28]
 8008cd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	69fa      	ldr	r2, [r7, #28]
 8008ce0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ce4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008ce8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6818      	ldr	r0, [r3, #0]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	691b      	ldr	r3, [r3, #16]
 8008cf2:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	f005 fed8 	bl	800eab0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	695a      	ldr	r2, [r3, #20]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008d0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4618      	mov	r0, r3
 8008d16:	f005 fe06 	bl	800e926 <USB_ReadInterrupts>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d24:	d124      	bne.n	8008d70 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f005 fe9c 	bl	800ea68 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4618      	mov	r0, r3
 8008d36:	f004 ff3c 	bl	800dbb2 <USB_GetDevSpeed>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681c      	ldr	r4, [r3, #0]
 8008d46:	f001 f941 	bl	8009fcc <HAL_RCC_GetHCLKFreq>
 8008d4a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	461a      	mov	r2, r3
 8008d54:	4620      	mov	r0, r4
 8008d56:	f004 fc79 	bl	800d64c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f007 fe93 	bl	8010a86 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	695a      	ldr	r2, [r3, #20]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008d6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f005 fdd6 	bl	800e926 <USB_ReadInterrupts>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	f003 0308 	and.w	r3, r3, #8
 8008d80:	2b08      	cmp	r3, #8
 8008d82:	d10a      	bne.n	8008d9a <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f007 fe70 	bl	8010a6a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	695a      	ldr	r2, [r3, #20]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f002 0208 	and.w	r2, r2, #8
 8008d98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f005 fdc1 	bl	800e926 <USB_ReadInterrupts>
 8008da4:	4603      	mov	r3, r0
 8008da6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008daa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008dae:	d10f      	bne.n	8008dd0 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008db0:	2300      	movs	r3, #0
 8008db2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	4619      	mov	r1, r3
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f007 fed2 	bl	8010b64 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	695a      	ldr	r2, [r3, #20]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008dce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f005 fda6 	bl	800e926 <USB_ReadInterrupts>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008de0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008de4:	d10f      	bne.n	8008e06 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008de6:	2300      	movs	r3, #0
 8008de8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	4619      	mov	r1, r3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f007 fea5 	bl	8010b40 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	695a      	ldr	r2, [r3, #20]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008e04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f005 fd8b 	bl	800e926 <USB_ReadInterrupts>
 8008e10:	4603      	mov	r3, r0
 8008e12:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e1a:	d10a      	bne.n	8008e32 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f007 feb3 	bl	8010b88 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	695a      	ldr	r2, [r3, #20]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4618      	mov	r0, r3
 8008e38:	f005 fd75 	bl	800e926 <USB_ReadInterrupts>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	f003 0304 	and.w	r3, r3, #4
 8008e42:	2b04      	cmp	r3, #4
 8008e44:	d115      	bne.n	8008e72 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	f003 0304 	and.w	r3, r3, #4
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d002      	beq.n	8008e5e <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f007 fea3 	bl	8010ba4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	6859      	ldr	r1, [r3, #4]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	69ba      	ldr	r2, [r7, #24]
 8008e6a:	430a      	orrs	r2, r1
 8008e6c:	605a      	str	r2, [r3, #4]
 8008e6e:	e000      	b.n	8008e72 <HAL_PCD_IRQHandler+0x75e>
      return;
 8008e70:	bf00      	nop
    }
  }
}
 8008e72:	3734      	adds	r7, #52	; 0x34
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd90      	pop	{r4, r7, pc}

08008e78 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	460b      	mov	r3, r1
 8008e82:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d101      	bne.n	8008e92 <HAL_PCD_SetAddress+0x1a>
 8008e8e:	2302      	movs	r3, #2
 8008e90:	e013      	b.n	8008eba <HAL_PCD_SetAddress+0x42>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	78fa      	ldrb	r2, [r7, #3]
 8008e9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	78fa      	ldrb	r2, [r7, #3]
 8008ea8:	4611      	mov	r1, r2
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f005 fcd3 	bl	800e856 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3708      	adds	r7, #8
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}

08008ec2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008ec2:	b580      	push	{r7, lr}
 8008ec4:	b084      	sub	sp, #16
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
 8008eca:	4608      	mov	r0, r1
 8008ecc:	4611      	mov	r1, r2
 8008ece:	461a      	mov	r2, r3
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	70fb      	strb	r3, [r7, #3]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	803b      	strh	r3, [r7, #0]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008edc:	2300      	movs	r3, #0
 8008ede:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008ee0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	da0f      	bge.n	8008f08 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ee8:	78fb      	ldrb	r3, [r7, #3]
 8008eea:	f003 020f 	and.w	r2, r3, #15
 8008eee:	4613      	mov	r3, r2
 8008ef0:	00db      	lsls	r3, r3, #3
 8008ef2:	1a9b      	subs	r3, r3, r2
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	3338      	adds	r3, #56	; 0x38
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	4413      	add	r3, r2
 8008efc:	3304      	adds	r3, #4
 8008efe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2201      	movs	r2, #1
 8008f04:	705a      	strb	r2, [r3, #1]
 8008f06:	e00f      	b.n	8008f28 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f08:	78fb      	ldrb	r3, [r7, #3]
 8008f0a:	f003 020f 	and.w	r2, r3, #15
 8008f0e:	4613      	mov	r3, r2
 8008f10:	00db      	lsls	r3, r3, #3
 8008f12:	1a9b      	subs	r3, r3, r2
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	3304      	adds	r3, #4
 8008f20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2200      	movs	r2, #0
 8008f26:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008f28:	78fb      	ldrb	r3, [r7, #3]
 8008f2a:	f003 030f 	and.w	r3, r3, #15
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008f34:	883a      	ldrh	r2, [r7, #0]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	78ba      	ldrb	r2, [r7, #2]
 8008f3e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	785b      	ldrb	r3, [r3, #1]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d004      	beq.n	8008f52 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f52:	78bb      	ldrb	r3, [r7, #2]
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d102      	bne.n	8008f5e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d101      	bne.n	8008f6c <HAL_PCD_EP_Open+0xaa>
 8008f68:	2302      	movs	r3, #2
 8008f6a:	e00e      	b.n	8008f8a <HAL_PCD_EP_Open+0xc8>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68f9      	ldr	r1, [r7, #12]
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f004 fe3e 	bl	800dbfc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8008f88:	7afb      	ldrb	r3, [r7, #11]
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b084      	sub	sp, #16
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	da0f      	bge.n	8008fc6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008fa6:	78fb      	ldrb	r3, [r7, #3]
 8008fa8:	f003 020f 	and.w	r2, r3, #15
 8008fac:	4613      	mov	r3, r2
 8008fae:	00db      	lsls	r3, r3, #3
 8008fb0:	1a9b      	subs	r3, r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	3338      	adds	r3, #56	; 0x38
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	4413      	add	r3, r2
 8008fba:	3304      	adds	r3, #4
 8008fbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	705a      	strb	r2, [r3, #1]
 8008fc4:	e00f      	b.n	8008fe6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fc6:	78fb      	ldrb	r3, [r7, #3]
 8008fc8:	f003 020f 	and.w	r2, r3, #15
 8008fcc:	4613      	mov	r3, r2
 8008fce:	00db      	lsls	r3, r3, #3
 8008fd0:	1a9b      	subs	r3, r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	4413      	add	r3, r2
 8008fdc:	3304      	adds	r3, #4
 8008fde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008fe6:	78fb      	ldrb	r3, [r7, #3]
 8008fe8:	f003 030f 	and.w	r3, r3, #15
 8008fec:	b2da      	uxtb	r2, r3
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d101      	bne.n	8009000 <HAL_PCD_EP_Close+0x6e>
 8008ffc:	2302      	movs	r3, #2
 8008ffe:	e00e      	b.n	800901e <HAL_PCD_EP_Close+0x8c>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	68f9      	ldr	r1, [r7, #12]
 800900e:	4618      	mov	r0, r3
 8009010:	f004 fe7c 	bl	800dd0c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b086      	sub	sp, #24
 800902a:	af00      	add	r7, sp, #0
 800902c:	60f8      	str	r0, [r7, #12]
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	603b      	str	r3, [r7, #0]
 8009032:	460b      	mov	r3, r1
 8009034:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009036:	7afb      	ldrb	r3, [r7, #11]
 8009038:	f003 020f 	and.w	r2, r3, #15
 800903c:	4613      	mov	r3, r2
 800903e:	00db      	lsls	r3, r3, #3
 8009040:	1a9b      	subs	r3, r3, r2
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	4413      	add	r3, r2
 800904c:	3304      	adds	r3, #4
 800904e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	2200      	movs	r2, #0
 8009060:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	2200      	movs	r2, #0
 8009066:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009068:	7afb      	ldrb	r3, [r7, #11]
 800906a:	f003 030f 	and.w	r3, r3, #15
 800906e:	b2da      	uxtb	r2, r3
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	2b01      	cmp	r3, #1
 800907a:	d102      	bne.n	8009082 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009082:	7afb      	ldrb	r3, [r7, #11]
 8009084:	f003 030f 	and.w	r3, r3, #15
 8009088:	2b00      	cmp	r3, #0
 800908a:	d109      	bne.n	80090a0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6818      	ldr	r0, [r3, #0]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	b2db      	uxtb	r3, r3
 8009096:	461a      	mov	r2, r3
 8009098:	6979      	ldr	r1, [r7, #20]
 800909a:	f005 f957 	bl	800e34c <USB_EP0StartXfer>
 800909e:	e008      	b.n	80090b2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6818      	ldr	r0, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	691b      	ldr	r3, [r3, #16]
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	461a      	mov	r2, r3
 80090ac:	6979      	ldr	r1, [r7, #20]
 80090ae:	f004 ff09 	bl	800dec4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80090b2:	2300      	movs	r3, #0
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3718      	adds	r7, #24
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	460b      	mov	r3, r1
 80090c6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80090c8:	78fb      	ldrb	r3, [r7, #3]
 80090ca:	f003 020f 	and.w	r2, r3, #15
 80090ce:	6879      	ldr	r1, [r7, #4]
 80090d0:	4613      	mov	r3, r2
 80090d2:	00db      	lsls	r3, r3, #3
 80090d4:	1a9b      	subs	r3, r3, r2
 80090d6:	009b      	lsls	r3, r3, #2
 80090d8:	440b      	add	r3, r1
 80090da:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80090de:	681b      	ldr	r3, [r3, #0]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b086      	sub	sp, #24
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	607a      	str	r2, [r7, #4]
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	460b      	mov	r3, r1
 80090fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090fc:	7afb      	ldrb	r3, [r7, #11]
 80090fe:	f003 020f 	and.w	r2, r3, #15
 8009102:	4613      	mov	r3, r2
 8009104:	00db      	lsls	r3, r3, #3
 8009106:	1a9b      	subs	r3, r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	3338      	adds	r3, #56	; 0x38
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	4413      	add	r3, r2
 8009110:	3304      	adds	r3, #4
 8009112:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	2200      	movs	r2, #0
 8009124:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	2201      	movs	r2, #1
 800912a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800912c:	7afb      	ldrb	r3, [r7, #11]
 800912e:	f003 030f 	and.w	r3, r3, #15
 8009132:	b2da      	uxtb	r2, r3
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	2b01      	cmp	r3, #1
 800913e:	d102      	bne.n	8009146 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009146:	7afb      	ldrb	r3, [r7, #11]
 8009148:	f003 030f 	and.w	r3, r3, #15
 800914c:	2b00      	cmp	r3, #0
 800914e:	d109      	bne.n	8009164 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6818      	ldr	r0, [r3, #0]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	461a      	mov	r2, r3
 800915c:	6979      	ldr	r1, [r7, #20]
 800915e:	f005 f8f5 	bl	800e34c <USB_EP0StartXfer>
 8009162:	e008      	b.n	8009176 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	6818      	ldr	r0, [r3, #0]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	b2db      	uxtb	r3, r3
 800916e:	461a      	mov	r2, r3
 8009170:	6979      	ldr	r1, [r7, #20]
 8009172:	f004 fea7 	bl	800dec4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009176:	2300      	movs	r3, #0
}
 8009178:	4618      	mov	r0, r3
 800917a:	3718      	adds	r7, #24
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	460b      	mov	r3, r1
 800918a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800918c:	78fb      	ldrb	r3, [r7, #3]
 800918e:	f003 020f 	and.w	r2, r3, #15
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	429a      	cmp	r2, r3
 8009198:	d901      	bls.n	800919e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	e050      	b.n	8009240 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800919e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	da0f      	bge.n	80091c6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80091a6:	78fb      	ldrb	r3, [r7, #3]
 80091a8:	f003 020f 	and.w	r2, r3, #15
 80091ac:	4613      	mov	r3, r2
 80091ae:	00db      	lsls	r3, r3, #3
 80091b0:	1a9b      	subs	r3, r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	3338      	adds	r3, #56	; 0x38
 80091b6:	687a      	ldr	r2, [r7, #4]
 80091b8:	4413      	add	r3, r2
 80091ba:	3304      	adds	r3, #4
 80091bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2201      	movs	r2, #1
 80091c2:	705a      	strb	r2, [r3, #1]
 80091c4:	e00d      	b.n	80091e2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80091c6:	78fa      	ldrb	r2, [r7, #3]
 80091c8:	4613      	mov	r3, r2
 80091ca:	00db      	lsls	r3, r3, #3
 80091cc:	1a9b      	subs	r3, r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	4413      	add	r3, r2
 80091d8:	3304      	adds	r3, #4
 80091da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2200      	movs	r2, #0
 80091e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2201      	movs	r2, #1
 80091e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091e8:	78fb      	ldrb	r3, [r7, #3]
 80091ea:	f003 030f 	and.w	r3, r3, #15
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80091fa:	2b01      	cmp	r3, #1
 80091fc:	d101      	bne.n	8009202 <HAL_PCD_EP_SetStall+0x82>
 80091fe:	2302      	movs	r3, #2
 8009200:	e01e      	b.n	8009240 <HAL_PCD_EP_SetStall+0xc0>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68f9      	ldr	r1, [r7, #12]
 8009210:	4618      	mov	r0, r3
 8009212:	f005 fa4c 	bl	800e6ae <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	f003 030f 	and.w	r3, r3, #15
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10a      	bne.n	8009236 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6818      	ldr	r0, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	691b      	ldr	r3, [r3, #16]
 8009228:	b2d9      	uxtb	r1, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009230:	461a      	mov	r2, r3
 8009232:	f005 fc3d 	bl	800eab0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800923e:	2300      	movs	r3, #0
}
 8009240:	4618      	mov	r0, r3
 8009242:	3710      	adds	r7, #16
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b084      	sub	sp, #16
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	460b      	mov	r3, r1
 8009252:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009254:	78fb      	ldrb	r3, [r7, #3]
 8009256:	f003 020f 	and.w	r2, r3, #15
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	429a      	cmp	r2, r3
 8009260:	d901      	bls.n	8009266 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	e042      	b.n	80092ec <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009266:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800926a:	2b00      	cmp	r3, #0
 800926c:	da0f      	bge.n	800928e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800926e:	78fb      	ldrb	r3, [r7, #3]
 8009270:	f003 020f 	and.w	r2, r3, #15
 8009274:	4613      	mov	r3, r2
 8009276:	00db      	lsls	r3, r3, #3
 8009278:	1a9b      	subs	r3, r3, r2
 800927a:	009b      	lsls	r3, r3, #2
 800927c:	3338      	adds	r3, #56	; 0x38
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	4413      	add	r3, r2
 8009282:	3304      	adds	r3, #4
 8009284:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2201      	movs	r2, #1
 800928a:	705a      	strb	r2, [r3, #1]
 800928c:	e00f      	b.n	80092ae <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800928e:	78fb      	ldrb	r3, [r7, #3]
 8009290:	f003 020f 	and.w	r2, r3, #15
 8009294:	4613      	mov	r3, r2
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	1a9b      	subs	r3, r3, r2
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	4413      	add	r3, r2
 80092a4:	3304      	adds	r3, #4
 80092a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2200      	movs	r2, #0
 80092b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80092b4:	78fb      	ldrb	r3, [r7, #3]
 80092b6:	f003 030f 	and.w	r3, r3, #15
 80092ba:	b2da      	uxtb	r2, r3
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d101      	bne.n	80092ce <HAL_PCD_EP_ClrStall+0x86>
 80092ca:	2302      	movs	r3, #2
 80092cc:	e00e      	b.n	80092ec <HAL_PCD_EP_ClrStall+0xa4>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68f9      	ldr	r1, [r7, #12]
 80092dc:	4618      	mov	r0, r3
 80092de:	f005 fa54 	bl	800e78a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b08a      	sub	sp, #40	; 0x28
 80092f8:	af02      	add	r7, sp, #8
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009308:	683a      	ldr	r2, [r7, #0]
 800930a:	4613      	mov	r3, r2
 800930c:	00db      	lsls	r3, r3, #3
 800930e:	1a9b      	subs	r3, r3, r2
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	3338      	adds	r3, #56	; 0x38
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	4413      	add	r3, r2
 8009318:	3304      	adds	r3, #4
 800931a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	699a      	ldr	r2, [r3, #24]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	695b      	ldr	r3, [r3, #20]
 8009324:	429a      	cmp	r2, r3
 8009326:	d901      	bls.n	800932c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009328:	2301      	movs	r3, #1
 800932a:	e06c      	b.n	8009406 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	695a      	ldr	r2, [r3, #20]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	699b      	ldr	r3, [r3, #24]
 8009334:	1ad3      	subs	r3, r2, r3
 8009336:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	69fa      	ldr	r2, [r7, #28]
 800933e:	429a      	cmp	r2, r3
 8009340:	d902      	bls.n	8009348 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	3303      	adds	r3, #3
 800934c:	089b      	lsrs	r3, r3, #2
 800934e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009350:	e02b      	b.n	80093aa <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	695a      	ldr	r2, [r3, #20]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	699b      	ldr	r3, [r3, #24]
 800935a:	1ad3      	subs	r3, r2, r3
 800935c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	69fa      	ldr	r2, [r7, #28]
 8009364:	429a      	cmp	r2, r3
 8009366:	d902      	bls.n	800936e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	3303      	adds	r3, #3
 8009372:	089b      	lsrs	r3, r3, #2
 8009374:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	68d9      	ldr	r1, [r3, #12]
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	b2da      	uxtb	r2, r3
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009386:	b2db      	uxtb	r3, r3
 8009388:	9300      	str	r3, [sp, #0]
 800938a:	4603      	mov	r3, r0
 800938c:	6978      	ldr	r0, [r7, #20]
 800938e:	f005 f930 	bl	800e5f2 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	68da      	ldr	r2, [r3, #12]
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	441a      	add	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	699a      	ldr	r2, [r3, #24]
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	441a      	add	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	015a      	lsls	r2, r3, #5
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	4413      	add	r3, r2
 80093b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093b6:	699b      	ldr	r3, [r3, #24]
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	69ba      	ldr	r2, [r7, #24]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d809      	bhi.n	80093d4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	699a      	ldr	r2, [r3, #24]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d203      	bcs.n	80093d4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	695b      	ldr	r3, [r3, #20]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1be      	bne.n	8009352 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	695a      	ldr	r2, [r3, #20]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	699b      	ldr	r3, [r3, #24]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d811      	bhi.n	8009404 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	f003 030f 	and.w	r3, r3, #15
 80093e6:	2201      	movs	r2, #1
 80093e8:	fa02 f303 	lsl.w	r3, r2, r3
 80093ec:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	43db      	mvns	r3, r3
 80093fa:	6939      	ldr	r1, [r7, #16]
 80093fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009400:	4013      	ands	r3, r2
 8009402:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009404:	2300      	movs	r3, #0
}
 8009406:	4618      	mov	r0, r3
 8009408:	3720      	adds	r7, #32
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
	...

08009410 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	333c      	adds	r3, #60	; 0x3c
 8009428:	3304      	adds	r3, #4
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	015a      	lsls	r2, r3, #5
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	4413      	add	r3, r2
 8009436:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	2b01      	cmp	r3, #1
 8009444:	f040 80a0 	bne.w	8009588 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	f003 0308 	and.w	r3, r3, #8
 800944e:	2b00      	cmp	r3, #0
 8009450:	d015      	beq.n	800947e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	4a72      	ldr	r2, [pc, #456]	; (8009620 <PCD_EP_OutXfrComplete_int+0x210>)
 8009456:	4293      	cmp	r3, r2
 8009458:	f240 80dd 	bls.w	8009616 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009462:	2b00      	cmp	r3, #0
 8009464:	f000 80d7 	beq.w	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	015a      	lsls	r2, r3, #5
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	4413      	add	r3, r2
 8009470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009474:	461a      	mov	r2, r3
 8009476:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800947a:	6093      	str	r3, [r2, #8]
 800947c:	e0cb      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	f003 0320 	and.w	r3, r3, #32
 8009484:	2b00      	cmp	r3, #0
 8009486:	d009      	beq.n	800949c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	015a      	lsls	r2, r3, #5
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	4413      	add	r3, r2
 8009490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009494:	461a      	mov	r2, r3
 8009496:	2320      	movs	r3, #32
 8009498:	6093      	str	r3, [r2, #8]
 800949a:	e0bc      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f040 80b7 	bne.w	8009616 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	4a5d      	ldr	r2, [pc, #372]	; (8009620 <PCD_EP_OutXfrComplete_int+0x210>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d90f      	bls.n	80094d0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d00a      	beq.n	80094d0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	015a      	lsls	r2, r3, #5
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	4413      	add	r3, r2
 80094c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c6:	461a      	mov	r2, r3
 80094c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094cc:	6093      	str	r3, [r2, #8]
 80094ce:	e0a2      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80094d0:	6879      	ldr	r1, [r7, #4]
 80094d2:	683a      	ldr	r2, [r7, #0]
 80094d4:	4613      	mov	r3, r2
 80094d6:	00db      	lsls	r3, r3, #3
 80094d8:	1a9b      	subs	r3, r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	440b      	add	r3, r1
 80094de:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80094e2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	0159      	lsls	r1, r3, #5
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	440b      	add	r3, r1
 80094ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094f0:	691b      	ldr	r3, [r3, #16]
 80094f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80094f6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	683a      	ldr	r2, [r7, #0]
 80094fc:	4613      	mov	r3, r2
 80094fe:	00db      	lsls	r3, r3, #3
 8009500:	1a9b      	subs	r3, r3, r2
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	4403      	add	r3, r0
 8009506:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800950a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800950c:	6879      	ldr	r1, [r7, #4]
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	4613      	mov	r3, r2
 8009512:	00db      	lsls	r3, r3, #3
 8009514:	1a9b      	subs	r3, r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	440b      	add	r3, r1
 800951a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800951e:	6819      	ldr	r1, [r3, #0]
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	683a      	ldr	r2, [r7, #0]
 8009524:	4613      	mov	r3, r2
 8009526:	00db      	lsls	r3, r3, #3
 8009528:	1a9b      	subs	r3, r3, r2
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	4403      	add	r3, r0
 800952e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4419      	add	r1, r3
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	683a      	ldr	r2, [r7, #0]
 800953a:	4613      	mov	r3, r2
 800953c:	00db      	lsls	r3, r3, #3
 800953e:	1a9b      	subs	r3, r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	4403      	add	r3, r0
 8009544:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009548:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d114      	bne.n	800957a <PCD_EP_OutXfrComplete_int+0x16a>
 8009550:	6879      	ldr	r1, [r7, #4]
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	4613      	mov	r3, r2
 8009556:	00db      	lsls	r3, r3, #3
 8009558:	1a9b      	subs	r3, r3, r2
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	440b      	add	r3, r1
 800955e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d108      	bne.n	800957a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6818      	ldr	r0, [r3, #0]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009572:	461a      	mov	r2, r3
 8009574:	2101      	movs	r1, #1
 8009576:	f005 fa9b 	bl	800eab0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	b2db      	uxtb	r3, r3
 800957e:	4619      	mov	r1, r3
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f007 fa3d 	bl	8010a00 <HAL_PCD_DataOutStageCallback>
 8009586:	e046      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	4a26      	ldr	r2, [pc, #152]	; (8009624 <PCD_EP_OutXfrComplete_int+0x214>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d124      	bne.n	80095da <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00a      	beq.n	80095b0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	015a      	lsls	r2, r3, #5
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	4413      	add	r3, r2
 80095a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a6:	461a      	mov	r2, r3
 80095a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095ac:	6093      	str	r3, [r2, #8]
 80095ae:	e032      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d008      	beq.n	80095cc <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	015a      	lsls	r2, r3, #5
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	4413      	add	r3, r2
 80095c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095c6:	461a      	mov	r2, r3
 80095c8:	2320      	movs	r3, #32
 80095ca:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	4619      	mov	r1, r3
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f007 fa14 	bl	8010a00 <HAL_PCD_DataOutStageCallback>
 80095d8:	e01d      	b.n	8009616 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d114      	bne.n	800960a <PCD_EP_OutXfrComplete_int+0x1fa>
 80095e0:	6879      	ldr	r1, [r7, #4]
 80095e2:	683a      	ldr	r2, [r7, #0]
 80095e4:	4613      	mov	r3, r2
 80095e6:	00db      	lsls	r3, r3, #3
 80095e8:	1a9b      	subs	r3, r3, r2
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	440b      	add	r3, r1
 80095ee:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d108      	bne.n	800960a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6818      	ldr	r0, [r3, #0]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009602:	461a      	mov	r2, r3
 8009604:	2100      	movs	r1, #0
 8009606:	f005 fa53 	bl	800eab0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	b2db      	uxtb	r3, r3
 800960e:	4619      	mov	r1, r3
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f007 f9f5 	bl	8010a00 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3718      	adds	r7, #24
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	4f54300a 	.word	0x4f54300a
 8009624:	4f54310a 	.word	0x4f54310a

08009628 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	333c      	adds	r3, #60	; 0x3c
 8009640:	3304      	adds	r3, #4
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	015a      	lsls	r2, r3, #5
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	4413      	add	r3, r2
 800964e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	4a15      	ldr	r2, [pc, #84]	; (80096b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d90e      	bls.n	800967c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009664:	2b00      	cmp	r3, #0
 8009666:	d009      	beq.n	800967c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	015a      	lsls	r2, r3, #5
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	4413      	add	r3, r2
 8009670:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009674:	461a      	mov	r2, r3
 8009676:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800967a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f007 f9ad 	bl	80109dc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	4a0a      	ldr	r2, [pc, #40]	; (80096b0 <PCD_EP_OutSetupPacket_int+0x88>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d90c      	bls.n	80096a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	2b01      	cmp	r3, #1
 8009690:	d108      	bne.n	80096a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6818      	ldr	r0, [r3, #0]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800969c:	461a      	mov	r2, r3
 800969e:	2101      	movs	r1, #1
 80096a0:	f005 fa06 	bl	800eab0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3718      	adds	r7, #24
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	4f54300a 	.word	0x4f54300a

080096b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	70fb      	strb	r3, [r7, #3]
 80096c0:	4613      	mov	r3, r2
 80096c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80096cc:	78fb      	ldrb	r3, [r7, #3]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d107      	bne.n	80096e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80096d2:	883b      	ldrh	r3, [r7, #0]
 80096d4:	0419      	lsls	r1, r3, #16
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	68ba      	ldr	r2, [r7, #8]
 80096dc:	430a      	orrs	r2, r1
 80096de:	629a      	str	r2, [r3, #40]	; 0x28
 80096e0:	e028      	b.n	8009734 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096e8:	0c1b      	lsrs	r3, r3, #16
 80096ea:	68ba      	ldr	r2, [r7, #8]
 80096ec:	4413      	add	r3, r2
 80096ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80096f0:	2300      	movs	r3, #0
 80096f2:	73fb      	strb	r3, [r7, #15]
 80096f4:	e00d      	b.n	8009712 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	7bfb      	ldrb	r3, [r7, #15]
 80096fc:	3340      	adds	r3, #64	; 0x40
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4413      	add	r3, r2
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	0c1b      	lsrs	r3, r3, #16
 8009706:	68ba      	ldr	r2, [r7, #8]
 8009708:	4413      	add	r3, r2
 800970a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800970c:	7bfb      	ldrb	r3, [r7, #15]
 800970e:	3301      	adds	r3, #1
 8009710:	73fb      	strb	r3, [r7, #15]
 8009712:	7bfa      	ldrb	r2, [r7, #15]
 8009714:	78fb      	ldrb	r3, [r7, #3]
 8009716:	3b01      	subs	r3, #1
 8009718:	429a      	cmp	r2, r3
 800971a:	d3ec      	bcc.n	80096f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800971c:	883b      	ldrh	r3, [r7, #0]
 800971e:	0418      	lsls	r0, r3, #16
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6819      	ldr	r1, [r3, #0]
 8009724:	78fb      	ldrb	r3, [r7, #3]
 8009726:	3b01      	subs	r3, #1
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	4302      	orrs	r2, r0
 800972c:	3340      	adds	r3, #64	; 0x40
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	440b      	add	r3, r1
 8009732:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3714      	adds	r7, #20
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr

08009742 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009742:	b480      	push	{r7}
 8009744:	b083      	sub	sp, #12
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	460b      	mov	r3, r1
 800974c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	887a      	ldrh	r2, [r7, #2]
 8009754:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	460b      	mov	r3, r1
 800976e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8009784:	4b06      	ldr	r3, [pc, #24]	; (80097a0 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009786:	685a      	ldr	r2, [r3, #4]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	43db      	mvns	r3, r3
 800978c:	4904      	ldr	r1, [pc, #16]	; (80097a0 <HAL_PWR_DisableWakeUpPin+0x24>)
 800978e:	4013      	ands	r3, r2
 8009790:	604b      	str	r3, [r1, #4]
}
 8009792:	bf00      	nop
 8009794:	370c      	adds	r7, #12
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr
 800979e:	bf00      	nop
 80097a0:	40007000 	.word	0x40007000

080097a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b086      	sub	sp, #24
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d101      	bne.n	80097b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e25b      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f003 0301 	and.w	r3, r3, #1
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d075      	beq.n	80098ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80097c2:	4ba3      	ldr	r3, [pc, #652]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	f003 030c 	and.w	r3, r3, #12
 80097ca:	2b04      	cmp	r3, #4
 80097cc:	d00c      	beq.n	80097e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80097ce:	4ba0      	ldr	r3, [pc, #640]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80097d6:	2b08      	cmp	r3, #8
 80097d8:	d112      	bne.n	8009800 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80097da:	4b9d      	ldr	r3, [pc, #628]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80097e6:	d10b      	bne.n	8009800 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097e8:	4b99      	ldr	r3, [pc, #612]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d05b      	beq.n	80098ac <HAL_RCC_OscConfig+0x108>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	685b      	ldr	r3, [r3, #4]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d157      	bne.n	80098ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	e236      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009808:	d106      	bne.n	8009818 <HAL_RCC_OscConfig+0x74>
 800980a:	4b91      	ldr	r3, [pc, #580]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a90      	ldr	r2, [pc, #576]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009814:	6013      	str	r3, [r2, #0]
 8009816:	e01d      	b.n	8009854 <HAL_RCC_OscConfig+0xb0>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009820:	d10c      	bne.n	800983c <HAL_RCC_OscConfig+0x98>
 8009822:	4b8b      	ldr	r3, [pc, #556]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4a8a      	ldr	r2, [pc, #552]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009828:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800982c:	6013      	str	r3, [r2, #0]
 800982e:	4b88      	ldr	r3, [pc, #544]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4a87      	ldr	r2, [pc, #540]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009838:	6013      	str	r3, [r2, #0]
 800983a:	e00b      	b.n	8009854 <HAL_RCC_OscConfig+0xb0>
 800983c:	4b84      	ldr	r3, [pc, #528]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a83      	ldr	r2, [pc, #524]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009846:	6013      	str	r3, [r2, #0]
 8009848:	4b81      	ldr	r3, [pc, #516]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a80      	ldr	r2, [pc, #512]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 800984e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009852:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d013      	beq.n	8009884 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800985c:	f7fa fbfc 	bl	8004058 <HAL_GetTick>
 8009860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009862:	e008      	b.n	8009876 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009864:	f7fa fbf8 	bl	8004058 <HAL_GetTick>
 8009868:	4602      	mov	r2, r0
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	1ad3      	subs	r3, r2, r3
 800986e:	2b64      	cmp	r3, #100	; 0x64
 8009870:	d901      	bls.n	8009876 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	e1fb      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009876:	4b76      	ldr	r3, [pc, #472]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800987e:	2b00      	cmp	r3, #0
 8009880:	d0f0      	beq.n	8009864 <HAL_RCC_OscConfig+0xc0>
 8009882:	e014      	b.n	80098ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009884:	f7fa fbe8 	bl	8004058 <HAL_GetTick>
 8009888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800988a:	e008      	b.n	800989e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800988c:	f7fa fbe4 	bl	8004058 <HAL_GetTick>
 8009890:	4602      	mov	r2, r0
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	1ad3      	subs	r3, r2, r3
 8009896:	2b64      	cmp	r3, #100	; 0x64
 8009898:	d901      	bls.n	800989e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800989a:	2303      	movs	r3, #3
 800989c:	e1e7      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800989e:	4b6c      	ldr	r3, [pc, #432]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d1f0      	bne.n	800988c <HAL_RCC_OscConfig+0xe8>
 80098aa:	e000      	b.n	80098ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80098ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f003 0302 	and.w	r3, r3, #2
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d063      	beq.n	8009982 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80098ba:	4b65      	ldr	r3, [pc, #404]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	f003 030c 	and.w	r3, r3, #12
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00b      	beq.n	80098de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80098c6:	4b62      	ldr	r3, [pc, #392]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80098c8:	689b      	ldr	r3, [r3, #8]
 80098ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80098ce:	2b08      	cmp	r3, #8
 80098d0:	d11c      	bne.n	800990c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80098d2:	4b5f      	ldr	r3, [pc, #380]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d116      	bne.n	800990c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098de:	4b5c      	ldr	r3, [pc, #368]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f003 0302 	and.w	r3, r3, #2
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d005      	beq.n	80098f6 <HAL_RCC_OscConfig+0x152>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	d001      	beq.n	80098f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80098f2:	2301      	movs	r3, #1
 80098f4:	e1bb      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098f6:	4b56      	ldr	r3, [pc, #344]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	691b      	ldr	r3, [r3, #16]
 8009902:	00db      	lsls	r3, r3, #3
 8009904:	4952      	ldr	r1, [pc, #328]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009906:	4313      	orrs	r3, r2
 8009908:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800990a:	e03a      	b.n	8009982 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	68db      	ldr	r3, [r3, #12]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d020      	beq.n	8009956 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009914:	4b4f      	ldr	r3, [pc, #316]	; (8009a54 <HAL_RCC_OscConfig+0x2b0>)
 8009916:	2201      	movs	r2, #1
 8009918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800991a:	f7fa fb9d 	bl	8004058 <HAL_GetTick>
 800991e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009920:	e008      	b.n	8009934 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009922:	f7fa fb99 	bl	8004058 <HAL_GetTick>
 8009926:	4602      	mov	r2, r0
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	2b02      	cmp	r3, #2
 800992e:	d901      	bls.n	8009934 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	e19c      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009934:	4b46      	ldr	r3, [pc, #280]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 0302 	and.w	r3, r3, #2
 800993c:	2b00      	cmp	r3, #0
 800993e:	d0f0      	beq.n	8009922 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009940:	4b43      	ldr	r3, [pc, #268]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	691b      	ldr	r3, [r3, #16]
 800994c:	00db      	lsls	r3, r3, #3
 800994e:	4940      	ldr	r1, [pc, #256]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009950:	4313      	orrs	r3, r2
 8009952:	600b      	str	r3, [r1, #0]
 8009954:	e015      	b.n	8009982 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009956:	4b3f      	ldr	r3, [pc, #252]	; (8009a54 <HAL_RCC_OscConfig+0x2b0>)
 8009958:	2200      	movs	r2, #0
 800995a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800995c:	f7fa fb7c 	bl	8004058 <HAL_GetTick>
 8009960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009962:	e008      	b.n	8009976 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009964:	f7fa fb78 	bl	8004058 <HAL_GetTick>
 8009968:	4602      	mov	r2, r0
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	1ad3      	subs	r3, r2, r3
 800996e:	2b02      	cmp	r3, #2
 8009970:	d901      	bls.n	8009976 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e17b      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009976:	4b36      	ldr	r3, [pc, #216]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 0302 	and.w	r3, r3, #2
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1f0      	bne.n	8009964 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0308 	and.w	r3, r3, #8
 800998a:	2b00      	cmp	r3, #0
 800998c:	d030      	beq.n	80099f0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	695b      	ldr	r3, [r3, #20]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d016      	beq.n	80099c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009996:	4b30      	ldr	r3, [pc, #192]	; (8009a58 <HAL_RCC_OscConfig+0x2b4>)
 8009998:	2201      	movs	r2, #1
 800999a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800999c:	f7fa fb5c 	bl	8004058 <HAL_GetTick>
 80099a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80099a2:	e008      	b.n	80099b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80099a4:	f7fa fb58 	bl	8004058 <HAL_GetTick>
 80099a8:	4602      	mov	r2, r0
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	1ad3      	subs	r3, r2, r3
 80099ae:	2b02      	cmp	r3, #2
 80099b0:	d901      	bls.n	80099b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80099b2:	2303      	movs	r3, #3
 80099b4:	e15b      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80099b6:	4b26      	ldr	r3, [pc, #152]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80099b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099ba:	f003 0302 	and.w	r3, r3, #2
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d0f0      	beq.n	80099a4 <HAL_RCC_OscConfig+0x200>
 80099c2:	e015      	b.n	80099f0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80099c4:	4b24      	ldr	r3, [pc, #144]	; (8009a58 <HAL_RCC_OscConfig+0x2b4>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80099ca:	f7fa fb45 	bl	8004058 <HAL_GetTick>
 80099ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80099d0:	e008      	b.n	80099e4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80099d2:	f7fa fb41 	bl	8004058 <HAL_GetTick>
 80099d6:	4602      	mov	r2, r0
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	1ad3      	subs	r3, r2, r3
 80099dc:	2b02      	cmp	r3, #2
 80099de:	d901      	bls.n	80099e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80099e0:	2303      	movs	r3, #3
 80099e2:	e144      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80099e4:	4b1a      	ldr	r3, [pc, #104]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 80099e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099e8:	f003 0302 	and.w	r3, r3, #2
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d1f0      	bne.n	80099d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f003 0304 	and.w	r3, r3, #4
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f000 80a0 	beq.w	8009b3e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099fe:	2300      	movs	r3, #0
 8009a00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009a02:	4b13      	ldr	r3, [pc, #76]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d10f      	bne.n	8009a2e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009a0e:	2300      	movs	r3, #0
 8009a10:	60bb      	str	r3, [r7, #8]
 8009a12:	4b0f      	ldr	r3, [pc, #60]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a16:	4a0e      	ldr	r2, [pc, #56]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8009a1e:	4b0c      	ldr	r3, [pc, #48]	; (8009a50 <HAL_RCC_OscConfig+0x2ac>)
 8009a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a26:	60bb      	str	r3, [r7, #8]
 8009a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a2e:	4b0b      	ldr	r3, [pc, #44]	; (8009a5c <HAL_RCC_OscConfig+0x2b8>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d121      	bne.n	8009a7e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009a3a:	4b08      	ldr	r3, [pc, #32]	; (8009a5c <HAL_RCC_OscConfig+0x2b8>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a07      	ldr	r2, [pc, #28]	; (8009a5c <HAL_RCC_OscConfig+0x2b8>)
 8009a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009a46:	f7fa fb07 	bl	8004058 <HAL_GetTick>
 8009a4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a4c:	e011      	b.n	8009a72 <HAL_RCC_OscConfig+0x2ce>
 8009a4e:	bf00      	nop
 8009a50:	40023800 	.word	0x40023800
 8009a54:	42470000 	.word	0x42470000
 8009a58:	42470e80 	.word	0x42470e80
 8009a5c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a60:	f7fa fafa 	bl	8004058 <HAL_GetTick>
 8009a64:	4602      	mov	r2, r0
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	1ad3      	subs	r3, r2, r3
 8009a6a:	2b02      	cmp	r3, #2
 8009a6c:	d901      	bls.n	8009a72 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009a6e:	2303      	movs	r3, #3
 8009a70:	e0fd      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a72:	4b81      	ldr	r3, [pc, #516]	; (8009c78 <HAL_RCC_OscConfig+0x4d4>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d0f0      	beq.n	8009a60 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d106      	bne.n	8009a94 <HAL_RCC_OscConfig+0x2f0>
 8009a86:	4b7d      	ldr	r3, [pc, #500]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a8a:	4a7c      	ldr	r2, [pc, #496]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009a8c:	f043 0301 	orr.w	r3, r3, #1
 8009a90:	6713      	str	r3, [r2, #112]	; 0x70
 8009a92:	e01c      	b.n	8009ace <HAL_RCC_OscConfig+0x32a>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	2b05      	cmp	r3, #5
 8009a9a:	d10c      	bne.n	8009ab6 <HAL_RCC_OscConfig+0x312>
 8009a9c:	4b77      	ldr	r3, [pc, #476]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009aa0:	4a76      	ldr	r2, [pc, #472]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009aa2:	f043 0304 	orr.w	r3, r3, #4
 8009aa6:	6713      	str	r3, [r2, #112]	; 0x70
 8009aa8:	4b74      	ldr	r3, [pc, #464]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009aac:	4a73      	ldr	r2, [pc, #460]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009aae:	f043 0301 	orr.w	r3, r3, #1
 8009ab2:	6713      	str	r3, [r2, #112]	; 0x70
 8009ab4:	e00b      	b.n	8009ace <HAL_RCC_OscConfig+0x32a>
 8009ab6:	4b71      	ldr	r3, [pc, #452]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009aba:	4a70      	ldr	r2, [pc, #448]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009abc:	f023 0301 	bic.w	r3, r3, #1
 8009ac0:	6713      	str	r3, [r2, #112]	; 0x70
 8009ac2:	4b6e      	ldr	r3, [pc, #440]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ac6:	4a6d      	ldr	r2, [pc, #436]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009ac8:	f023 0304 	bic.w	r3, r3, #4
 8009acc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d015      	beq.n	8009b02 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ad6:	f7fa fabf 	bl	8004058 <HAL_GetTick>
 8009ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009adc:	e00a      	b.n	8009af4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ade:	f7fa fabb 	bl	8004058 <HAL_GetTick>
 8009ae2:	4602      	mov	r2, r0
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	1ad3      	subs	r3, r2, r3
 8009ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d901      	bls.n	8009af4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009af0:	2303      	movs	r3, #3
 8009af2:	e0bc      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009af4:	4b61      	ldr	r3, [pc, #388]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009af8:	f003 0302 	and.w	r3, r3, #2
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d0ee      	beq.n	8009ade <HAL_RCC_OscConfig+0x33a>
 8009b00:	e014      	b.n	8009b2c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009b02:	f7fa faa9 	bl	8004058 <HAL_GetTick>
 8009b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009b08:	e00a      	b.n	8009b20 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009b0a:	f7fa faa5 	bl	8004058 <HAL_GetTick>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	1ad3      	subs	r3, r2, r3
 8009b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d901      	bls.n	8009b20 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009b1c:	2303      	movs	r3, #3
 8009b1e:	e0a6      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009b20:	4b56      	ldr	r3, [pc, #344]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b24:	f003 0302 	and.w	r3, r3, #2
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d1ee      	bne.n	8009b0a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009b2c:	7dfb      	ldrb	r3, [r7, #23]
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	d105      	bne.n	8009b3e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b32:	4b52      	ldr	r3, [pc, #328]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b36:	4a51      	ldr	r2, [pc, #324]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	699b      	ldr	r3, [r3, #24]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	f000 8092 	beq.w	8009c6c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009b48:	4b4c      	ldr	r3, [pc, #304]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	f003 030c 	and.w	r3, r3, #12
 8009b50:	2b08      	cmp	r3, #8
 8009b52:	d05c      	beq.n	8009c0e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	699b      	ldr	r3, [r3, #24]
 8009b58:	2b02      	cmp	r3, #2
 8009b5a:	d141      	bne.n	8009be0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b5c:	4b48      	ldr	r3, [pc, #288]	; (8009c80 <HAL_RCC_OscConfig+0x4dc>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b62:	f7fa fa79 	bl	8004058 <HAL_GetTick>
 8009b66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b68:	e008      	b.n	8009b7c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b6a:	f7fa fa75 	bl	8004058 <HAL_GetTick>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	1ad3      	subs	r3, r2, r3
 8009b74:	2b02      	cmp	r3, #2
 8009b76:	d901      	bls.n	8009b7c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009b78:	2303      	movs	r3, #3
 8009b7a:	e078      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b7c:	4b3f      	ldr	r3, [pc, #252]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d1f0      	bne.n	8009b6a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	69da      	ldr	r2, [r3, #28]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6a1b      	ldr	r3, [r3, #32]
 8009b90:	431a      	orrs	r2, r3
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b96:	019b      	lsls	r3, r3, #6
 8009b98:	431a      	orrs	r2, r3
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b9e:	085b      	lsrs	r3, r3, #1
 8009ba0:	3b01      	subs	r3, #1
 8009ba2:	041b      	lsls	r3, r3, #16
 8009ba4:	431a      	orrs	r2, r3
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009baa:	061b      	lsls	r3, r3, #24
 8009bac:	4933      	ldr	r1, [pc, #204]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009bb2:	4b33      	ldr	r3, [pc, #204]	; (8009c80 <HAL_RCC_OscConfig+0x4dc>)
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009bb8:	f7fa fa4e 	bl	8004058 <HAL_GetTick>
 8009bbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009bbe:	e008      	b.n	8009bd2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009bc0:	f7fa fa4a 	bl	8004058 <HAL_GetTick>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	1ad3      	subs	r3, r2, r3
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d901      	bls.n	8009bd2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009bce:	2303      	movs	r3, #3
 8009bd0:	e04d      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009bd2:	4b2a      	ldr	r3, [pc, #168]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d0f0      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x41c>
 8009bde:	e045      	b.n	8009c6c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009be0:	4b27      	ldr	r3, [pc, #156]	; (8009c80 <HAL_RCC_OscConfig+0x4dc>)
 8009be2:	2200      	movs	r2, #0
 8009be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009be6:	f7fa fa37 	bl	8004058 <HAL_GetTick>
 8009bea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bec:	e008      	b.n	8009c00 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009bee:	f7fa fa33 	bl	8004058 <HAL_GetTick>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	1ad3      	subs	r3, r2, r3
 8009bf8:	2b02      	cmp	r3, #2
 8009bfa:	d901      	bls.n	8009c00 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009bfc:	2303      	movs	r3, #3
 8009bfe:	e036      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c00:	4b1e      	ldr	r3, [pc, #120]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d1f0      	bne.n	8009bee <HAL_RCC_OscConfig+0x44a>
 8009c0c:	e02e      	b.n	8009c6c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	699b      	ldr	r3, [r3, #24]
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d101      	bne.n	8009c1a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	e029      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009c1a:	4b18      	ldr	r3, [pc, #96]	; (8009c7c <HAL_RCC_OscConfig+0x4d8>)
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	69db      	ldr	r3, [r3, #28]
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d11c      	bne.n	8009c68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d115      	bne.n	8009c68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009c3c:	68fa      	ldr	r2, [r7, #12]
 8009c3e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009c42:	4013      	ands	r3, r2
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d10d      	bne.n	8009c68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d106      	bne.n	8009c68 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d001      	beq.n	8009c6c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	e000      	b.n	8009c6e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009c6c:	2300      	movs	r3, #0
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3718      	adds	r7, #24
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	40007000 	.word	0x40007000
 8009c7c:	40023800 	.word	0x40023800
 8009c80:	42470060 	.word	0x42470060

08009c84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d101      	bne.n	8009c98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009c94:	2301      	movs	r3, #1
 8009c96:	e0cc      	b.n	8009e32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009c98:	4b68      	ldr	r3, [pc, #416]	; (8009e3c <HAL_RCC_ClockConfig+0x1b8>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 030f 	and.w	r3, r3, #15
 8009ca0:	683a      	ldr	r2, [r7, #0]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d90c      	bls.n	8009cc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ca6:	4b65      	ldr	r3, [pc, #404]	; (8009e3c <HAL_RCC_ClockConfig+0x1b8>)
 8009ca8:	683a      	ldr	r2, [r7, #0]
 8009caa:	b2d2      	uxtb	r2, r2
 8009cac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cae:	4b63      	ldr	r3, [pc, #396]	; (8009e3c <HAL_RCC_ClockConfig+0x1b8>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f003 030f 	and.w	r3, r3, #15
 8009cb6:	683a      	ldr	r2, [r7, #0]
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	d001      	beq.n	8009cc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	e0b8      	b.n	8009e32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f003 0302 	and.w	r3, r3, #2
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d020      	beq.n	8009d0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f003 0304 	and.w	r3, r3, #4
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d005      	beq.n	8009ce4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009cd8:	4b59      	ldr	r3, [pc, #356]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	4a58      	ldr	r2, [pc, #352]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009cde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009ce2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f003 0308 	and.w	r3, r3, #8
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d005      	beq.n	8009cfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009cf0:	4b53      	ldr	r3, [pc, #332]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009cf2:	689b      	ldr	r3, [r3, #8]
 8009cf4:	4a52      	ldr	r2, [pc, #328]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009cf6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009cfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009cfc:	4b50      	ldr	r3, [pc, #320]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	689b      	ldr	r3, [r3, #8]
 8009d08:	494d      	ldr	r1, [pc, #308]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 0301 	and.w	r3, r3, #1
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d044      	beq.n	8009da4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d107      	bne.n	8009d32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d22:	4b47      	ldr	r3, [pc, #284]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d119      	bne.n	8009d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e07f      	b.n	8009e32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	2b02      	cmp	r3, #2
 8009d38:	d003      	beq.n	8009d42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009d3e:	2b03      	cmp	r3, #3
 8009d40:	d107      	bne.n	8009d52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d42:	4b3f      	ldr	r3, [pc, #252]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d109      	bne.n	8009d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	e06f      	b.n	8009e32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d52:	4b3b      	ldr	r3, [pc, #236]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f003 0302 	and.w	r3, r3, #2
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d101      	bne.n	8009d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e067      	b.n	8009e32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009d62:	4b37      	ldr	r3, [pc, #220]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	f023 0203 	bic.w	r2, r3, #3
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	4934      	ldr	r1, [pc, #208]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009d70:	4313      	orrs	r3, r2
 8009d72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009d74:	f7fa f970 	bl	8004058 <HAL_GetTick>
 8009d78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d7a:	e00a      	b.n	8009d92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d7c:	f7fa f96c 	bl	8004058 <HAL_GetTick>
 8009d80:	4602      	mov	r2, r0
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	1ad3      	subs	r3, r2, r3
 8009d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d901      	bls.n	8009d92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009d8e:	2303      	movs	r3, #3
 8009d90:	e04f      	b.n	8009e32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d92:	4b2b      	ldr	r3, [pc, #172]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	f003 020c 	and.w	r2, r3, #12
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	009b      	lsls	r3, r3, #2
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d1eb      	bne.n	8009d7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009da4:	4b25      	ldr	r3, [pc, #148]	; (8009e3c <HAL_RCC_ClockConfig+0x1b8>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f003 030f 	and.w	r3, r3, #15
 8009dac:	683a      	ldr	r2, [r7, #0]
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d20c      	bcs.n	8009dcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009db2:	4b22      	ldr	r3, [pc, #136]	; (8009e3c <HAL_RCC_ClockConfig+0x1b8>)
 8009db4:	683a      	ldr	r2, [r7, #0]
 8009db6:	b2d2      	uxtb	r2, r2
 8009db8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009dba:	4b20      	ldr	r3, [pc, #128]	; (8009e3c <HAL_RCC_ClockConfig+0x1b8>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f003 030f 	and.w	r3, r3, #15
 8009dc2:	683a      	ldr	r2, [r7, #0]
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d001      	beq.n	8009dcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e032      	b.n	8009e32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f003 0304 	and.w	r3, r3, #4
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d008      	beq.n	8009dea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009dd8:	4b19      	ldr	r3, [pc, #100]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	4916      	ldr	r1, [pc, #88]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009de6:	4313      	orrs	r3, r2
 8009de8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f003 0308 	and.w	r3, r3, #8
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d009      	beq.n	8009e0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009df6:	4b12      	ldr	r3, [pc, #72]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009df8:	689b      	ldr	r3, [r3, #8]
 8009dfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	691b      	ldr	r3, [r3, #16]
 8009e02:	00db      	lsls	r3, r3, #3
 8009e04:	490e      	ldr	r1, [pc, #56]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009e06:	4313      	orrs	r3, r2
 8009e08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009e0a:	f000 f82d 	bl	8009e68 <HAL_RCC_GetSysClockFreq>
 8009e0e:	4601      	mov	r1, r0
 8009e10:	4b0b      	ldr	r3, [pc, #44]	; (8009e40 <HAL_RCC_ClockConfig+0x1bc>)
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	091b      	lsrs	r3, r3, #4
 8009e16:	f003 030f 	and.w	r3, r3, #15
 8009e1a:	4a0a      	ldr	r2, [pc, #40]	; (8009e44 <HAL_RCC_ClockConfig+0x1c0>)
 8009e1c:	5cd3      	ldrb	r3, [r2, r3]
 8009e1e:	fa21 f303 	lsr.w	r3, r1, r3
 8009e22:	4a09      	ldr	r2, [pc, #36]	; (8009e48 <HAL_RCC_ClockConfig+0x1c4>)
 8009e24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009e26:	4b09      	ldr	r3, [pc, #36]	; (8009e4c <HAL_RCC_ClockConfig+0x1c8>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f7fa f8d0 	bl	8003fd0 <HAL_InitTick>

  return HAL_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	40023c00 	.word	0x40023c00
 8009e40:	40023800 	.word	0x40023800
 8009e44:	08012ba8 	.word	0x08012ba8
 8009e48:	20000068 	.word	0x20000068
 8009e4c:	2000006c 	.word	0x2000006c

08009e50 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8009e50:	b480      	push	{r7}
 8009e52:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8009e54:	4b03      	ldr	r3, [pc, #12]	; (8009e64 <HAL_RCC_EnableCSS+0x14>)
 8009e56:	2201      	movs	r2, #1
 8009e58:	601a      	str	r2, [r3, #0]
}
 8009e5a:	bf00      	nop
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr
 8009e64:	4247004c 	.word	0x4247004c

08009e68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	607b      	str	r3, [r7, #4]
 8009e72:	2300      	movs	r3, #0
 8009e74:	60fb      	str	r3, [r7, #12]
 8009e76:	2300      	movs	r3, #0
 8009e78:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009e7e:	4b50      	ldr	r3, [pc, #320]	; (8009fc0 <HAL_RCC_GetSysClockFreq+0x158>)
 8009e80:	689b      	ldr	r3, [r3, #8]
 8009e82:	f003 030c 	and.w	r3, r3, #12
 8009e86:	2b04      	cmp	r3, #4
 8009e88:	d007      	beq.n	8009e9a <HAL_RCC_GetSysClockFreq+0x32>
 8009e8a:	2b08      	cmp	r3, #8
 8009e8c:	d008      	beq.n	8009ea0 <HAL_RCC_GetSysClockFreq+0x38>
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	f040 808d 	bne.w	8009fae <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009e94:	4b4b      	ldr	r3, [pc, #300]	; (8009fc4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8009e96:	60bb      	str	r3, [r7, #8]
       break;
 8009e98:	e08c      	b.n	8009fb4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009e9a:	4b4b      	ldr	r3, [pc, #300]	; (8009fc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8009e9c:	60bb      	str	r3, [r7, #8]
      break;
 8009e9e:	e089      	b.n	8009fb4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009ea0:	4b47      	ldr	r3, [pc, #284]	; (8009fc0 <HAL_RCC_GetSysClockFreq+0x158>)
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009ea8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009eaa:	4b45      	ldr	r3, [pc, #276]	; (8009fc0 <HAL_RCC_GetSysClockFreq+0x158>)
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d023      	beq.n	8009efe <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009eb6:	4b42      	ldr	r3, [pc, #264]	; (8009fc0 <HAL_RCC_GetSysClockFreq+0x158>)
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	099b      	lsrs	r3, r3, #6
 8009ebc:	f04f 0400 	mov.w	r4, #0
 8009ec0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009ec4:	f04f 0200 	mov.w	r2, #0
 8009ec8:	ea03 0501 	and.w	r5, r3, r1
 8009ecc:	ea04 0602 	and.w	r6, r4, r2
 8009ed0:	4a3d      	ldr	r2, [pc, #244]	; (8009fc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8009ed2:	fb02 f106 	mul.w	r1, r2, r6
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	fb02 f205 	mul.w	r2, r2, r5
 8009edc:	440a      	add	r2, r1
 8009ede:	493a      	ldr	r1, [pc, #232]	; (8009fc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8009ee0:	fba5 0101 	umull	r0, r1, r5, r1
 8009ee4:	1853      	adds	r3, r2, r1
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f04f 0400 	mov.w	r4, #0
 8009eee:	461a      	mov	r2, r3
 8009ef0:	4623      	mov	r3, r4
 8009ef2:	f7f6 fdb3 	bl	8000a5c <__aeabi_uldivmod>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	460c      	mov	r4, r1
 8009efa:	60fb      	str	r3, [r7, #12]
 8009efc:	e049      	b.n	8009f92 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009efe:	4b30      	ldr	r3, [pc, #192]	; (8009fc0 <HAL_RCC_GetSysClockFreq+0x158>)
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	099b      	lsrs	r3, r3, #6
 8009f04:	f04f 0400 	mov.w	r4, #0
 8009f08:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009f0c:	f04f 0200 	mov.w	r2, #0
 8009f10:	ea03 0501 	and.w	r5, r3, r1
 8009f14:	ea04 0602 	and.w	r6, r4, r2
 8009f18:	4629      	mov	r1, r5
 8009f1a:	4632      	mov	r2, r6
 8009f1c:	f04f 0300 	mov.w	r3, #0
 8009f20:	f04f 0400 	mov.w	r4, #0
 8009f24:	0154      	lsls	r4, r2, #5
 8009f26:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009f2a:	014b      	lsls	r3, r1, #5
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	4622      	mov	r2, r4
 8009f30:	1b49      	subs	r1, r1, r5
 8009f32:	eb62 0206 	sbc.w	r2, r2, r6
 8009f36:	f04f 0300 	mov.w	r3, #0
 8009f3a:	f04f 0400 	mov.w	r4, #0
 8009f3e:	0194      	lsls	r4, r2, #6
 8009f40:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009f44:	018b      	lsls	r3, r1, #6
 8009f46:	1a5b      	subs	r3, r3, r1
 8009f48:	eb64 0402 	sbc.w	r4, r4, r2
 8009f4c:	f04f 0100 	mov.w	r1, #0
 8009f50:	f04f 0200 	mov.w	r2, #0
 8009f54:	00e2      	lsls	r2, r4, #3
 8009f56:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009f5a:	00d9      	lsls	r1, r3, #3
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	4614      	mov	r4, r2
 8009f60:	195b      	adds	r3, r3, r5
 8009f62:	eb44 0406 	adc.w	r4, r4, r6
 8009f66:	f04f 0100 	mov.w	r1, #0
 8009f6a:	f04f 0200 	mov.w	r2, #0
 8009f6e:	02a2      	lsls	r2, r4, #10
 8009f70:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009f74:	0299      	lsls	r1, r3, #10
 8009f76:	460b      	mov	r3, r1
 8009f78:	4614      	mov	r4, r2
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f04f 0400 	mov.w	r4, #0
 8009f84:	461a      	mov	r2, r3
 8009f86:	4623      	mov	r3, r4
 8009f88:	f7f6 fd68 	bl	8000a5c <__aeabi_uldivmod>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	460c      	mov	r4, r1
 8009f90:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009f92:	4b0b      	ldr	r3, [pc, #44]	; (8009fc0 <HAL_RCC_GetSysClockFreq+0x158>)
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	0c1b      	lsrs	r3, r3, #16
 8009f98:	f003 0303 	and.w	r3, r3, #3
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	005b      	lsls	r3, r3, #1
 8009fa0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009faa:	60bb      	str	r3, [r7, #8]
      break;
 8009fac:	e002      	b.n	8009fb4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009fae:	4b05      	ldr	r3, [pc, #20]	; (8009fc4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8009fb0:	60bb      	str	r3, [r7, #8]
      break;
 8009fb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009fb4:	68bb      	ldr	r3, [r7, #8]
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3714      	adds	r7, #20
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	40023800 	.word	0x40023800
 8009fc4:	00f42400 	.word	0x00f42400
 8009fc8:	017d7840 	.word	0x017d7840

08009fcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009fd0:	4b03      	ldr	r3, [pc, #12]	; (8009fe0 <HAL_RCC_GetHCLKFreq+0x14>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr
 8009fde:	bf00      	nop
 8009fe0:	20000068 	.word	0x20000068

08009fe4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009fe8:	f7ff fff0 	bl	8009fcc <HAL_RCC_GetHCLKFreq>
 8009fec:	4601      	mov	r1, r0
 8009fee:	4b05      	ldr	r3, [pc, #20]	; (800a004 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009ff0:	689b      	ldr	r3, [r3, #8]
 8009ff2:	0a9b      	lsrs	r3, r3, #10
 8009ff4:	f003 0307 	and.w	r3, r3, #7
 8009ff8:	4a03      	ldr	r2, [pc, #12]	; (800a008 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009ffa:	5cd3      	ldrb	r3, [r2, r3]
 8009ffc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a000:	4618      	mov	r0, r3
 800a002:	bd80      	pop	{r7, pc}
 800a004:	40023800 	.word	0x40023800
 800a008:	08012bb8 	.word	0x08012bb8

0800a00c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a010:	f7ff ffdc 	bl	8009fcc <HAL_RCC_GetHCLKFreq>
 800a014:	4601      	mov	r1, r0
 800a016:	4b05      	ldr	r3, [pc, #20]	; (800a02c <HAL_RCC_GetPCLK2Freq+0x20>)
 800a018:	689b      	ldr	r3, [r3, #8]
 800a01a:	0b5b      	lsrs	r3, r3, #13
 800a01c:	f003 0307 	and.w	r3, r3, #7
 800a020:	4a03      	ldr	r2, [pc, #12]	; (800a030 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a022:	5cd3      	ldrb	r3, [r2, r3]
 800a024:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a028:	4618      	mov	r0, r3
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	40023800 	.word	0x40023800
 800a030:	08012bb8 	.word	0x08012bb8

0800a034 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a038:	4b06      	ldr	r3, [pc, #24]	; (800a054 <HAL_RCC_NMI_IRQHandler+0x20>)
 800a03a:	68db      	ldr	r3, [r3, #12]
 800a03c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a040:	2b80      	cmp	r3, #128	; 0x80
 800a042:	d104      	bne.n	800a04e <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a044:	f000 f80a 	bl	800a05c <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a048:	4b03      	ldr	r3, [pc, #12]	; (800a058 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a04a:	2280      	movs	r2, #128	; 0x80
 800a04c:	701a      	strb	r2, [r3, #0]
  }
}
 800a04e:	bf00      	nop
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	40023800 	.word	0x40023800
 800a058:	4002380e 	.word	0x4002380e

0800a05c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a05c:	b480      	push	{r7}
 800a05e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a060:	bf00      	nop
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr
	...

0800a06c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b086      	sub	sp, #24
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a074:	2300      	movs	r3, #0
 800a076:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a078:	2300      	movs	r3, #0
 800a07a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f003 0301 	and.w	r3, r3, #1
 800a084:	2b00      	cmp	r3, #0
 800a086:	d105      	bne.n	800a094 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a090:	2b00      	cmp	r3, #0
 800a092:	d035      	beq.n	800a100 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a094:	4b62      	ldr	r3, [pc, #392]	; (800a220 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a096:	2200      	movs	r2, #0
 800a098:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a09a:	f7f9 ffdd 	bl	8004058 <HAL_GetTick>
 800a09e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a0a0:	e008      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a0a2:	f7f9 ffd9 	bl	8004058 <HAL_GetTick>
 800a0a6:	4602      	mov	r2, r0
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	1ad3      	subs	r3, r2, r3
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d901      	bls.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a0b0:	2303      	movs	r3, #3
 800a0b2:	e0b0      	b.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a0b4:	4b5b      	ldr	r3, [pc, #364]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1f0      	bne.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	019a      	lsls	r2, r3, #6
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	071b      	lsls	r3, r3, #28
 800a0cc:	4955      	ldr	r1, [pc, #340]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a0d4:	4b52      	ldr	r3, [pc, #328]	; (800a220 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a0da:	f7f9 ffbd 	bl	8004058 <HAL_GetTick>
 800a0de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a0e0:	e008      	b.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a0e2:	f7f9 ffb9 	bl	8004058 <HAL_GetTick>
 800a0e6:	4602      	mov	r2, r0
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	1ad3      	subs	r3, r2, r3
 800a0ec:	2b02      	cmp	r3, #2
 800a0ee:	d901      	bls.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a0f0:	2303      	movs	r3, #3
 800a0f2:	e090      	b.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a0f4:	4b4b      	ldr	r3, [pc, #300]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d0f0      	beq.n	800a0e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 0302 	and.w	r3, r3, #2
 800a108:	2b00      	cmp	r3, #0
 800a10a:	f000 8083 	beq.w	800a214 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a10e:	2300      	movs	r3, #0
 800a110:	60fb      	str	r3, [r7, #12]
 800a112:	4b44      	ldr	r3, [pc, #272]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a116:	4a43      	ldr	r2, [pc, #268]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a11c:	6413      	str	r3, [r2, #64]	; 0x40
 800a11e:	4b41      	ldr	r3, [pc, #260]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a126:	60fb      	str	r3, [r7, #12]
 800a128:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a12a:	4b3f      	ldr	r3, [pc, #252]	; (800a228 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4a3e      	ldr	r2, [pc, #248]	; (800a228 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a134:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a136:	f7f9 ff8f 	bl	8004058 <HAL_GetTick>
 800a13a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a13c:	e008      	b.n	800a150 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a13e:	f7f9 ff8b 	bl	8004058 <HAL_GetTick>
 800a142:	4602      	mov	r2, r0
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	1ad3      	subs	r3, r2, r3
 800a148:	2b02      	cmp	r3, #2
 800a14a:	d901      	bls.n	800a150 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a14c:	2303      	movs	r3, #3
 800a14e:	e062      	b.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a150:	4b35      	ldr	r3, [pc, #212]	; (800a228 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d0f0      	beq.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a15c:	4b31      	ldr	r3, [pc, #196]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a15e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a160:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a164:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d02f      	beq.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a174:	693a      	ldr	r2, [r7, #16]
 800a176:	429a      	cmp	r2, r3
 800a178:	d028      	beq.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a17a:	4b2a      	ldr	r3, [pc, #168]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a17c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a17e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a182:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a184:	4b29      	ldr	r3, [pc, #164]	; (800a22c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a186:	2201      	movs	r2, #1
 800a188:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a18a:	4b28      	ldr	r3, [pc, #160]	; (800a22c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a18c:	2200      	movs	r2, #0
 800a18e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a190:	4a24      	ldr	r2, [pc, #144]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a196:	4b23      	ldr	r3, [pc, #140]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a19a:	f003 0301 	and.w	r3, r3, #1
 800a19e:	2b01      	cmp	r3, #1
 800a1a0:	d114      	bne.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a1a2:	f7f9 ff59 	bl	8004058 <HAL_GetTick>
 800a1a6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a1a8:	e00a      	b.n	800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a1aa:	f7f9 ff55 	bl	8004058 <HAL_GetTick>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	1ad3      	subs	r3, r2, r3
 800a1b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d901      	bls.n	800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	e02a      	b.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a1c0:	4b18      	ldr	r3, [pc, #96]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1c4:	f003 0302 	and.w	r3, r3, #2
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d0ee      	beq.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a1d8:	d10d      	bne.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a1da:	4b12      	ldr	r3, [pc, #72]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a1ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1ee:	490d      	ldr	r1, [pc, #52]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1f0:	4313      	orrs	r3, r2
 800a1f2:	608b      	str	r3, [r1, #8]
 800a1f4:	e005      	b.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a1f6:	4b0b      	ldr	r3, [pc, #44]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	4a0a      	ldr	r2, [pc, #40]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1fc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a200:	6093      	str	r3, [r2, #8]
 800a202:	4b08      	ldr	r3, [pc, #32]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a204:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	68db      	ldr	r3, [r3, #12]
 800a20a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a20e:	4905      	ldr	r1, [pc, #20]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a210:	4313      	orrs	r3, r2
 800a212:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a214:	2300      	movs	r3, #0
}
 800a216:	4618      	mov	r0, r3
 800a218:	3718      	adds	r7, #24
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}
 800a21e:	bf00      	nop
 800a220:	42470068 	.word	0x42470068
 800a224:	40023800 	.word	0x40023800
 800a228:	40007000 	.word	0x40007000
 800a22c:	42470e40 	.word	0x42470e40

0800a230 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b082      	sub	sp, #8
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d101      	bne.n	800a242 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	e083      	b.n	800a34a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	7f5b      	ldrb	r3, [r3, #29]
 800a246:	b2db      	uxtb	r3, r3
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d105      	bne.n	800a258 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f7f9 fa64 	bl	8003720 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2202      	movs	r2, #2
 800a25c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	22ca      	movs	r2, #202	; 0xca
 800a264:	625a      	str	r2, [r3, #36]	; 0x24
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	2253      	movs	r2, #83	; 0x53
 800a26c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 f9fb 	bl	800a66a <RTC_EnterInitMode>
 800a274:	4603      	mov	r3, r0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d008      	beq.n	800a28c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	22ff      	movs	r2, #255	; 0xff
 800a280:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2204      	movs	r2, #4
 800a286:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	e05e      	b.n	800a34a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	6812      	ldr	r2, [r2, #0]
 800a296:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a29a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a29e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	6899      	ldr	r1, [r3, #8]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	685a      	ldr	r2, [r3, #4]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	691b      	ldr	r3, [r3, #16]
 800a2ae:	431a      	orrs	r2, r3
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	695b      	ldr	r3, [r3, #20]
 800a2b4:	431a      	orrs	r2, r3
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	430a      	orrs	r2, r1
 800a2bc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	68d2      	ldr	r2, [r2, #12]
 800a2c6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	6919      	ldr	r1, [r3, #16]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	689b      	ldr	r3, [r3, #8]
 800a2d2:	041a      	lsls	r2, r3, #16
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	430a      	orrs	r2, r1
 800a2da:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68da      	ldr	r2, [r3, #12]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2ea:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	f003 0320 	and.w	r3, r3, #32
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10e      	bne.n	800a318 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f000 f98d 	bl	800a61a <HAL_RTC_WaitForSynchro>
 800a300:	4603      	mov	r3, r0
 800a302:	2b00      	cmp	r3, #0
 800a304:	d008      	beq.n	800a318 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	22ff      	movs	r2, #255	; 0xff
 800a30c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2204      	movs	r2, #4
 800a312:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	e018      	b.n	800a34a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a326:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	699a      	ldr	r2, [r3, #24]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	430a      	orrs	r2, r1
 800a338:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	22ff      	movs	r2, #255	; 0xff
 800a340:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2201      	movs	r2, #1
 800a346:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a348:	2300      	movs	r3, #0
  }
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3708      	adds	r7, #8
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a352:	b590      	push	{r4, r7, lr}
 800a354:	b087      	sub	sp, #28
 800a356:	af00      	add	r7, sp, #0
 800a358:	60f8      	str	r0, [r7, #12]
 800a35a:	60b9      	str	r1, [r7, #8]
 800a35c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a35e:	2300      	movs	r3, #0
 800a360:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	7f1b      	ldrb	r3, [r3, #28]
 800a366:	2b01      	cmp	r3, #1
 800a368:	d101      	bne.n	800a36e <HAL_RTC_SetTime+0x1c>
 800a36a:	2302      	movs	r3, #2
 800a36c:	e0aa      	b.n	800a4c4 <HAL_RTC_SetTime+0x172>
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2201      	movs	r2, #1
 800a372:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2202      	movs	r2, #2
 800a378:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d126      	bne.n	800a3ce <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	689b      	ldr	r3, [r3, #8]
 800a386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d102      	bne.n	800a394 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	2200      	movs	r2, #0
 800a392:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	4618      	mov	r0, r3
 800a39a:	f000 f992 	bl	800a6c2 <RTC_ByteToBcd2>
 800a39e:	4603      	mov	r3, r0
 800a3a0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	785b      	ldrb	r3, [r3, #1]
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f000 f98b 	bl	800a6c2 <RTC_ByteToBcd2>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a3b0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	789b      	ldrb	r3, [r3, #2]
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f000 f983 	bl	800a6c2 <RTC_ByteToBcd2>
 800a3bc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a3be:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	78db      	ldrb	r3, [r3, #3]
 800a3c6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	617b      	str	r3, [r7, #20]
 800a3cc:	e018      	b.n	800a400 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	689b      	ldr	r3, [r3, #8]
 800a3d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d102      	bne.n	800a3e2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	781b      	ldrb	r3, [r3, #0]
 800a3e6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	785b      	ldrb	r3, [r3, #1]
 800a3ec:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a3ee:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a3f0:	68ba      	ldr	r2, [r7, #8]
 800a3f2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a3f4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	78db      	ldrb	r3, [r3, #3]
 800a3fa:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	22ca      	movs	r2, #202	; 0xca
 800a406:	625a      	str	r2, [r3, #36]	; 0x24
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	2253      	movs	r2, #83	; 0x53
 800a40e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a410:	68f8      	ldr	r0, [r7, #12]
 800a412:	f000 f92a 	bl	800a66a <RTC_EnterInitMode>
 800a416:	4603      	mov	r3, r0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d00b      	beq.n	800a434 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	22ff      	movs	r2, #255	; 0xff
 800a422:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2204      	movs	r2, #4
 800a428:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2200      	movs	r2, #0
 800a42e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a430:	2301      	movs	r3, #1
 800a432:	e047      	b.n	800a4c4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a43e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a442:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	689a      	ldr	r2, [r3, #8]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a452:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	6899      	ldr	r1, [r3, #8]
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	68da      	ldr	r2, [r3, #12]
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	691b      	ldr	r3, [r3, #16]
 800a462:	431a      	orrs	r2, r3
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	430a      	orrs	r2, r1
 800a46a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	68da      	ldr	r2, [r3, #12]
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a47a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	689b      	ldr	r3, [r3, #8]
 800a482:	f003 0320 	and.w	r3, r3, #32
 800a486:	2b00      	cmp	r3, #0
 800a488:	d111      	bne.n	800a4ae <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a48a:	68f8      	ldr	r0, [r7, #12]
 800a48c:	f000 f8c5 	bl	800a61a <HAL_RTC_WaitForSynchro>
 800a490:	4603      	mov	r3, r0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d00b      	beq.n	800a4ae <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	22ff      	movs	r2, #255	; 0xff
 800a49c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2204      	movs	r2, #4
 800a4a2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e00a      	b.n	800a4c4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	22ff      	movs	r2, #255	; 0xff
 800a4b4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
  }
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	371c      	adds	r7, #28
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd90      	pop	{r4, r7, pc}

0800a4cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a4cc:	b590      	push	{r4, r7, lr}
 800a4ce:	b087      	sub	sp, #28
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	60f8      	str	r0, [r7, #12]
 800a4d4:	60b9      	str	r1, [r7, #8]
 800a4d6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	7f1b      	ldrb	r3, [r3, #28]
 800a4e0:	2b01      	cmp	r3, #1
 800a4e2:	d101      	bne.n	800a4e8 <HAL_RTC_SetDate+0x1c>
 800a4e4:	2302      	movs	r3, #2
 800a4e6:	e094      	b.n	800a612 <HAL_RTC_SetDate+0x146>
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2202      	movs	r2, #2
 800a4f2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d10e      	bne.n	800a518 <HAL_RTC_SetDate+0x4c>
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	785b      	ldrb	r3, [r3, #1]
 800a4fe:	f003 0310 	and.w	r3, r3, #16
 800a502:	2b00      	cmp	r3, #0
 800a504:	d008      	beq.n	800a518 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	785b      	ldrb	r3, [r3, #1]
 800a50a:	f023 0310 	bic.w	r3, r3, #16
 800a50e:	b2db      	uxtb	r3, r3
 800a510:	330a      	adds	r3, #10
 800a512:	b2da      	uxtb	r2, r3
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d11c      	bne.n	800a558 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a51e:	68bb      	ldr	r3, [r7, #8]
 800a520:	78db      	ldrb	r3, [r3, #3]
 800a522:	4618      	mov	r0, r3
 800a524:	f000 f8cd 	bl	800a6c2 <RTC_ByteToBcd2>
 800a528:	4603      	mov	r3, r0
 800a52a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	785b      	ldrb	r3, [r3, #1]
 800a530:	4618      	mov	r0, r3
 800a532:	f000 f8c6 	bl	800a6c2 <RTC_ByteToBcd2>
 800a536:	4603      	mov	r3, r0
 800a538:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a53a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	789b      	ldrb	r3, [r3, #2]
 800a540:	4618      	mov	r0, r3
 800a542:	f000 f8be 	bl	800a6c2 <RTC_ByteToBcd2>
 800a546:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a548:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	781b      	ldrb	r3, [r3, #0]
 800a550:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a552:	4313      	orrs	r3, r2
 800a554:	617b      	str	r3, [r7, #20]
 800a556:	e00e      	b.n	800a576 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	78db      	ldrb	r3, [r3, #3]
 800a55c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	785b      	ldrb	r3, [r3, #1]
 800a562:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a564:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a566:	68ba      	ldr	r2, [r7, #8]
 800a568:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a56a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a572:	4313      	orrs	r3, r2
 800a574:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	22ca      	movs	r2, #202	; 0xca
 800a57c:	625a      	str	r2, [r3, #36]	; 0x24
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2253      	movs	r2, #83	; 0x53
 800a584:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a586:	68f8      	ldr	r0, [r7, #12]
 800a588:	f000 f86f 	bl	800a66a <RTC_EnterInitMode>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d00b      	beq.n	800a5aa <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	22ff      	movs	r2, #255	; 0xff
 800a598:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2204      	movs	r2, #4
 800a59e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e033      	b.n	800a612 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a5b4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a5b8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	68da      	ldr	r2, [r3, #12]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a5c8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	f003 0320 	and.w	r3, r3, #32
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d111      	bne.n	800a5fc <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a5d8:	68f8      	ldr	r0, [r7, #12]
 800a5da:	f000 f81e 	bl	800a61a <HAL_RTC_WaitForSynchro>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d00b      	beq.n	800a5fc <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	22ff      	movs	r2, #255	; 0xff
 800a5ea:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2204      	movs	r2, #4
 800a5f0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e00a      	b.n	800a612 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	22ff      	movs	r2, #255	; 0xff
 800a602:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2201      	movs	r2, #1
 800a608:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a610:	2300      	movs	r3, #0
  }
}
 800a612:	4618      	mov	r0, r3
 800a614:	371c      	adds	r7, #28
 800a616:	46bd      	mov	sp, r7
 800a618:	bd90      	pop	{r4, r7, pc}

0800a61a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a61a:	b580      	push	{r7, lr}
 800a61c:	b084      	sub	sp, #16
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a622:	2300      	movs	r3, #0
 800a624:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	68da      	ldr	r2, [r3, #12]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a634:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a636:	f7f9 fd0f 	bl	8004058 <HAL_GetTick>
 800a63a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a63c:	e009      	b.n	800a652 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a63e:	f7f9 fd0b 	bl	8004058 <HAL_GetTick>
 800a642:	4602      	mov	r2, r0
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	1ad3      	subs	r3, r2, r3
 800a648:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a64c:	d901      	bls.n	800a652 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a64e:	2303      	movs	r3, #3
 800a650:	e007      	b.n	800a662 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	68db      	ldr	r3, [r3, #12]
 800a658:	f003 0320 	and.w	r3, r3, #32
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d0ee      	beq.n	800a63e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}

0800a66a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a66a:	b580      	push	{r7, lr}
 800a66c:	b084      	sub	sp, #16
 800a66e:	af00      	add	r7, sp, #0
 800a670:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a672:	2300      	movs	r3, #0
 800a674:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	68db      	ldr	r3, [r3, #12]
 800a67c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a680:	2b00      	cmp	r3, #0
 800a682:	d119      	bne.n	800a6b8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f04f 32ff 	mov.w	r2, #4294967295
 800a68c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a68e:	f7f9 fce3 	bl	8004058 <HAL_GetTick>
 800a692:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a694:	e009      	b.n	800a6aa <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a696:	f7f9 fcdf 	bl	8004058 <HAL_GetTick>
 800a69a:	4602      	mov	r2, r0
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	1ad3      	subs	r3, r2, r3
 800a6a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a6a4:	d901      	bls.n	800a6aa <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a6a6:	2303      	movs	r3, #3
 800a6a8:	e007      	b.n	800a6ba <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d0ee      	beq.n	800a696 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a6b8:	2300      	movs	r3, #0
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a6c2:	b480      	push	{r7}
 800a6c4:	b085      	sub	sp, #20
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800a6d0:	e005      	b.n	800a6de <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a6d8:	79fb      	ldrb	r3, [r7, #7]
 800a6da:	3b0a      	subs	r3, #10
 800a6dc:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800a6de:	79fb      	ldrb	r3, [r7, #7]
 800a6e0:	2b09      	cmp	r3, #9
 800a6e2:	d8f6      	bhi.n	800a6d2 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	011b      	lsls	r3, r3, #4
 800a6ea:	b2da      	uxtb	r2, r3
 800a6ec:	79fb      	ldrb	r3, [r7, #7]
 800a6ee:	4313      	orrs	r3, r2
 800a6f0:	b2db      	uxtb	r3, r3
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3714      	adds	r7, #20
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr

0800a6fe <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a6fe:	b580      	push	{r7, lr}
 800a700:	b082      	sub	sp, #8
 800a702:	af00      	add	r7, sp, #0
 800a704:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d101      	bne.n	800a710 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a70c:	2301      	movs	r3, #1
 800a70e:	e056      	b.n	800a7be <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d106      	bne.n	800a730 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7f9 f80e 	bl	800374c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2202      	movs	r2, #2
 800a734:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	681a      	ldr	r2, [r3, #0]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a746:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	685a      	ldr	r2, [r3, #4]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	689b      	ldr	r3, [r3, #8]
 800a750:	431a      	orrs	r2, r3
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	68db      	ldr	r3, [r3, #12]
 800a756:	431a      	orrs	r2, r3
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	691b      	ldr	r3, [r3, #16]
 800a75c:	431a      	orrs	r2, r3
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	695b      	ldr	r3, [r3, #20]
 800a762:	431a      	orrs	r2, r3
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	699b      	ldr	r3, [r3, #24]
 800a768:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a76c:	431a      	orrs	r2, r3
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	69db      	ldr	r3, [r3, #28]
 800a772:	431a      	orrs	r2, r3
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6a1b      	ldr	r3, [r3, #32]
 800a778:	ea42 0103 	orr.w	r1, r2, r3
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	430a      	orrs	r2, r1
 800a786:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	699b      	ldr	r3, [r3, #24]
 800a78c:	0c1b      	lsrs	r3, r3, #16
 800a78e:	f003 0104 	and.w	r1, r3, #4
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	430a      	orrs	r2, r1
 800a79c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	69da      	ldr	r2, [r3, #28]
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a7ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a7bc:	2300      	movs	r3, #0
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}

0800a7c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b088      	sub	sp, #32
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	60f8      	str	r0, [r7, #12]
 800a7ce:	60b9      	str	r1, [r7, #8]
 800a7d0:	603b      	str	r3, [r7, #0]
 800a7d2:	4613      	mov	r3, r2
 800a7d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d101      	bne.n	800a7e8 <HAL_SPI_Transmit+0x22>
 800a7e4:	2302      	movs	r3, #2
 800a7e6:	e11e      	b.n	800aa26 <HAL_SPI_Transmit+0x260>
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a7f0:	f7f9 fc32 	bl	8004058 <HAL_GetTick>
 800a7f4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a7f6:	88fb      	ldrh	r3, [r7, #6]
 800a7f8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a800:	b2db      	uxtb	r3, r3
 800a802:	2b01      	cmp	r3, #1
 800a804:	d002      	beq.n	800a80c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a806:	2302      	movs	r3, #2
 800a808:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a80a:	e103      	b.n	800aa14 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d002      	beq.n	800a818 <HAL_SPI_Transmit+0x52>
 800a812:	88fb      	ldrh	r3, [r7, #6]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d102      	bne.n	800a81e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a81c:	e0fa      	b.n	800aa14 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2203      	movs	r2, #3
 800a822:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	68ba      	ldr	r2, [r7, #8]
 800a830:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	88fa      	ldrh	r2, [r7, #6]
 800a836:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	88fa      	ldrh	r2, [r7, #6]
 800a83c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2200      	movs	r2, #0
 800a848:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2200      	movs	r2, #0
 800a84e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2200      	movs	r2, #0
 800a854:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2200      	movs	r2, #0
 800a85a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a864:	d107      	bne.n	800a876 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	681a      	ldr	r2, [r3, #0]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a874:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a880:	2b40      	cmp	r3, #64	; 0x40
 800a882:	d007      	beq.n	800a894 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a892:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	68db      	ldr	r3, [r3, #12]
 800a898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a89c:	d14b      	bne.n	800a936 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d002      	beq.n	800a8ac <HAL_SPI_Transmit+0xe6>
 800a8a6:	8afb      	ldrh	r3, [r7, #22]
 800a8a8:	2b01      	cmp	r3, #1
 800a8aa:	d13e      	bne.n	800a92a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8b0:	881a      	ldrh	r2, [r3, #0]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8bc:	1c9a      	adds	r2, r3, #2
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8c6:	b29b      	uxth	r3, r3
 800a8c8:	3b01      	subs	r3, #1
 800a8ca:	b29a      	uxth	r2, r3
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a8d0:	e02b      	b.n	800a92a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	f003 0302 	and.w	r3, r3, #2
 800a8dc:	2b02      	cmp	r3, #2
 800a8de:	d112      	bne.n	800a906 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8e4:	881a      	ldrh	r2, [r3, #0]
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8f0:	1c9a      	adds	r2, r3, #2
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8fa:	b29b      	uxth	r3, r3
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	b29a      	uxth	r2, r3
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	86da      	strh	r2, [r3, #54]	; 0x36
 800a904:	e011      	b.n	800a92a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a906:	f7f9 fba7 	bl	8004058 <HAL_GetTick>
 800a90a:	4602      	mov	r2, r0
 800a90c:	69bb      	ldr	r3, [r7, #24]
 800a90e:	1ad3      	subs	r3, r2, r3
 800a910:	683a      	ldr	r2, [r7, #0]
 800a912:	429a      	cmp	r2, r3
 800a914:	d803      	bhi.n	800a91e <HAL_SPI_Transmit+0x158>
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a91c:	d102      	bne.n	800a924 <HAL_SPI_Transmit+0x15e>
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d102      	bne.n	800a92a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a924:	2303      	movs	r3, #3
 800a926:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a928:	e074      	b.n	800aa14 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a92e:	b29b      	uxth	r3, r3
 800a930:	2b00      	cmp	r3, #0
 800a932:	d1ce      	bne.n	800a8d2 <HAL_SPI_Transmit+0x10c>
 800a934:	e04c      	b.n	800a9d0 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	685b      	ldr	r3, [r3, #4]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d002      	beq.n	800a944 <HAL_SPI_Transmit+0x17e>
 800a93e:	8afb      	ldrh	r3, [r7, #22]
 800a940:	2b01      	cmp	r3, #1
 800a942:	d140      	bne.n	800a9c6 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	330c      	adds	r3, #12
 800a94e:	7812      	ldrb	r2, [r2, #0]
 800a950:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a956:	1c5a      	adds	r2, r3, #1
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a960:	b29b      	uxth	r3, r3
 800a962:	3b01      	subs	r3, #1
 800a964:	b29a      	uxth	r2, r3
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a96a:	e02c      	b.n	800a9c6 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	f003 0302 	and.w	r3, r3, #2
 800a976:	2b02      	cmp	r3, #2
 800a978:	d113      	bne.n	800a9a2 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	330c      	adds	r3, #12
 800a984:	7812      	ldrb	r2, [r2, #0]
 800a986:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a98c:	1c5a      	adds	r2, r3, #1
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a996:	b29b      	uxth	r3, r3
 800a998:	3b01      	subs	r3, #1
 800a99a:	b29a      	uxth	r2, r3
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	86da      	strh	r2, [r3, #54]	; 0x36
 800a9a0:	e011      	b.n	800a9c6 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a9a2:	f7f9 fb59 	bl	8004058 <HAL_GetTick>
 800a9a6:	4602      	mov	r2, r0
 800a9a8:	69bb      	ldr	r3, [r7, #24]
 800a9aa:	1ad3      	subs	r3, r2, r3
 800a9ac:	683a      	ldr	r2, [r7, #0]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d803      	bhi.n	800a9ba <HAL_SPI_Transmit+0x1f4>
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9b8:	d102      	bne.n	800a9c0 <HAL_SPI_Transmit+0x1fa>
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d102      	bne.n	800a9c6 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a9c0:	2303      	movs	r3, #3
 800a9c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a9c4:	e026      	b.n	800aa14 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d1cd      	bne.n	800a96c <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9d0:	69ba      	ldr	r2, [r7, #24]
 800a9d2:	6839      	ldr	r1, [r7, #0]
 800a9d4:	68f8      	ldr	r0, [r7, #12]
 800a9d6:	f000 ffdb 	bl	800b990 <SPI_EndRxTxTransaction>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d002      	beq.n	800a9e6 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2220      	movs	r2, #32
 800a9e4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	689b      	ldr	r3, [r3, #8]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d10a      	bne.n	800aa04 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	613b      	str	r3, [r7, #16]
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	68db      	ldr	r3, [r3, #12]
 800a9f8:	613b      	str	r3, [r7, #16]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	689b      	ldr	r3, [r3, #8]
 800aa00:	613b      	str	r3, [r7, #16]
 800aa02:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d002      	beq.n	800aa12 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	77fb      	strb	r3, [r7, #31]
 800aa10:	e000      	b.n	800aa14 <HAL_SPI_Transmit+0x24e>
  }

error:
 800aa12:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aa24:	7ffb      	ldrb	r3, [r7, #31]
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3720      	adds	r7, #32
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b088      	sub	sp, #32
 800aa32:	af02      	add	r7, sp, #8
 800aa34:	60f8      	str	r0, [r7, #12]
 800aa36:	60b9      	str	r1, [r7, #8]
 800aa38:	603b      	str	r3, [r7, #0]
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa4a:	d112      	bne.n	800aa72 <HAL_SPI_Receive+0x44>
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d10e      	bne.n	800aa72 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	2204      	movs	r2, #4
 800aa58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800aa5c:	88fa      	ldrh	r2, [r7, #6]
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	9300      	str	r3, [sp, #0]
 800aa62:	4613      	mov	r3, r2
 800aa64:	68ba      	ldr	r2, [r7, #8]
 800aa66:	68b9      	ldr	r1, [r7, #8]
 800aa68:	68f8      	ldr	r0, [r7, #12]
 800aa6a:	f000 f8e9 	bl	800ac40 <HAL_SPI_TransmitReceive>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	e0e2      	b.n	800ac38 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800aa78:	2b01      	cmp	r3, #1
 800aa7a:	d101      	bne.n	800aa80 <HAL_SPI_Receive+0x52>
 800aa7c:	2302      	movs	r3, #2
 800aa7e:	e0db      	b.n	800ac38 <HAL_SPI_Receive+0x20a>
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2201      	movs	r2, #1
 800aa84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa88:	f7f9 fae6 	bl	8004058 <HAL_GetTick>
 800aa8c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa94:	b2db      	uxtb	r3, r3
 800aa96:	2b01      	cmp	r3, #1
 800aa98:	d002      	beq.n	800aaa0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800aa9a:	2302      	movs	r3, #2
 800aa9c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aa9e:	e0c2      	b.n	800ac26 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d002      	beq.n	800aaac <HAL_SPI_Receive+0x7e>
 800aaa6:	88fb      	ldrh	r3, [r7, #6]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d102      	bne.n	800aab2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800aaac:	2301      	movs	r3, #1
 800aaae:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aab0:	e0b9      	b.n	800ac26 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2204      	movs	r2, #4
 800aab6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	2200      	movs	r2, #0
 800aabe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	88fa      	ldrh	r2, [r7, #6]
 800aaca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	88fa      	ldrh	r2, [r7, #6]
 800aad0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2200      	movs	r2, #0
 800aadc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2200      	movs	r2, #0
 800aae2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2200      	movs	r2, #0
 800aae8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2200      	movs	r2, #0
 800aaee:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	689b      	ldr	r3, [r3, #8]
 800aaf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aaf8:	d107      	bne.n	800ab0a <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ab08:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab14:	2b40      	cmp	r3, #64	; 0x40
 800ab16:	d007      	beq.n	800ab28 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	681a      	ldr	r2, [r3, #0]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab26:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d162      	bne.n	800abf6 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ab30:	e02e      	b.n	800ab90 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	f003 0301 	and.w	r3, r3, #1
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d115      	bne.n	800ab6c <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f103 020c 	add.w	r2, r3, #12
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab4c:	7812      	ldrb	r2, [r2, #0]
 800ab4e:	b2d2      	uxtb	r2, r2
 800ab50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab56:	1c5a      	adds	r2, r3, #1
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab60:	b29b      	uxth	r3, r3
 800ab62:	3b01      	subs	r3, #1
 800ab64:	b29a      	uxth	r2, r3
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ab6a:	e011      	b.n	800ab90 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab6c:	f7f9 fa74 	bl	8004058 <HAL_GetTick>
 800ab70:	4602      	mov	r2, r0
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	1ad3      	subs	r3, r2, r3
 800ab76:	683a      	ldr	r2, [r7, #0]
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d803      	bhi.n	800ab84 <HAL_SPI_Receive+0x156>
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab82:	d102      	bne.n	800ab8a <HAL_SPI_Receive+0x15c>
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d102      	bne.n	800ab90 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800ab8a:	2303      	movs	r3, #3
 800ab8c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ab8e:	e04a      	b.n	800ac26 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab94:	b29b      	uxth	r3, r3
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d1cb      	bne.n	800ab32 <HAL_SPI_Receive+0x104>
 800ab9a:	e031      	b.n	800ac00 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	689b      	ldr	r3, [r3, #8]
 800aba2:	f003 0301 	and.w	r3, r3, #1
 800aba6:	2b01      	cmp	r3, #1
 800aba8:	d113      	bne.n	800abd2 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	68da      	ldr	r2, [r3, #12]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abb4:	b292      	uxth	r2, r2
 800abb6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abbc:	1c9a      	adds	r2, r3, #2
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	3b01      	subs	r3, #1
 800abca:	b29a      	uxth	r2, r3
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	87da      	strh	r2, [r3, #62]	; 0x3e
 800abd0:	e011      	b.n	800abf6 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800abd2:	f7f9 fa41 	bl	8004058 <HAL_GetTick>
 800abd6:	4602      	mov	r2, r0
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	1ad3      	subs	r3, r2, r3
 800abdc:	683a      	ldr	r2, [r7, #0]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d803      	bhi.n	800abea <HAL_SPI_Receive+0x1bc>
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abe8:	d102      	bne.n	800abf0 <HAL_SPI_Receive+0x1c2>
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d102      	bne.n	800abf6 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800abf0:	2303      	movs	r3, #3
 800abf2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800abf4:	e017      	b.n	800ac26 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800abfa:	b29b      	uxth	r3, r3
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d1cd      	bne.n	800ab9c <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ac00:	693a      	ldr	r2, [r7, #16]
 800ac02:	6839      	ldr	r1, [r7, #0]
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f000 fe5d 	bl	800b8c4 <SPI_EndRxTransaction>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d002      	beq.n	800ac16 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2220      	movs	r2, #32
 800ac14:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d002      	beq.n	800ac24 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800ac1e:	2301      	movs	r3, #1
 800ac20:	75fb      	strb	r3, [r7, #23]
 800ac22:	e000      	b.n	800ac26 <HAL_SPI_Receive+0x1f8>
  }

error :
 800ac24:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	2201      	movs	r2, #1
 800ac2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	2200      	movs	r2, #0
 800ac32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ac36:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3718      	adds	r7, #24
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b08c      	sub	sp, #48	; 0x30
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
 800ac4c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ac52:	2300      	movs	r3, #0
 800ac54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d101      	bne.n	800ac66 <HAL_SPI_TransmitReceive+0x26>
 800ac62:	2302      	movs	r3, #2
 800ac64:	e18a      	b.n	800af7c <HAL_SPI_TransmitReceive+0x33c>
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ac6e:	f7f9 f9f3 	bl	8004058 <HAL_GetTick>
 800ac72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ac7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ac84:	887b      	ldrh	r3, [r7, #2]
 800ac86:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ac88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d00f      	beq.n	800acb0 <HAL_SPI_TransmitReceive+0x70>
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac96:	d107      	bne.n	800aca8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	689b      	ldr	r3, [r3, #8]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d103      	bne.n	800aca8 <HAL_SPI_TransmitReceive+0x68>
 800aca0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aca4:	2b04      	cmp	r3, #4
 800aca6:	d003      	beq.n	800acb0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800aca8:	2302      	movs	r3, #2
 800acaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800acae:	e15b      	b.n	800af68 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d005      	beq.n	800acc2 <HAL_SPI_TransmitReceive+0x82>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d002      	beq.n	800acc2 <HAL_SPI_TransmitReceive+0x82>
 800acbc:	887b      	ldrh	r3, [r7, #2]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d103      	bne.n	800acca <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800acc2:	2301      	movs	r3, #1
 800acc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800acc8:	e14e      	b.n	800af68 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	2b04      	cmp	r3, #4
 800acd4:	d003      	beq.n	800acde <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	2205      	movs	r2, #5
 800acda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2200      	movs	r2, #0
 800ace2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	687a      	ldr	r2, [r7, #4]
 800ace8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	887a      	ldrh	r2, [r7, #2]
 800acee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	887a      	ldrh	r2, [r7, #2]
 800acf4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	68ba      	ldr	r2, [r7, #8]
 800acfa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	887a      	ldrh	r2, [r7, #2]
 800ad00:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	887a      	ldrh	r2, [r7, #2]
 800ad06:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2200      	movs	r2, #0
 800ad12:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad1e:	2b40      	cmp	r3, #64	; 0x40
 800ad20:	d007      	beq.n	800ad32 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	68db      	ldr	r3, [r3, #12]
 800ad36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad3a:	d178      	bne.n	800ae2e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d002      	beq.n	800ad4a <HAL_SPI_TransmitReceive+0x10a>
 800ad44:	8b7b      	ldrh	r3, [r7, #26]
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d166      	bne.n	800ae18 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad4e:	881a      	ldrh	r2, [r3, #0]
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad5a:	1c9a      	adds	r2, r3, #2
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	3b01      	subs	r3, #1
 800ad68:	b29a      	uxth	r2, r3
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ad6e:	e053      	b.n	800ae18 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	f003 0302 	and.w	r3, r3, #2
 800ad7a:	2b02      	cmp	r3, #2
 800ad7c:	d11b      	bne.n	800adb6 <HAL_SPI_TransmitReceive+0x176>
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d016      	beq.n	800adb6 <HAL_SPI_TransmitReceive+0x176>
 800ad88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	d113      	bne.n	800adb6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad92:	881a      	ldrh	r2, [r3, #0]
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad9e:	1c9a      	adds	r2, r3, #2
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ada8:	b29b      	uxth	r3, r3
 800adaa:	3b01      	subs	r3, #1
 800adac:	b29a      	uxth	r2, r3
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800adb2:	2300      	movs	r3, #0
 800adb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	f003 0301 	and.w	r3, r3, #1
 800adc0:	2b01      	cmp	r3, #1
 800adc2:	d119      	bne.n	800adf8 <HAL_SPI_TransmitReceive+0x1b8>
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adc8:	b29b      	uxth	r3, r3
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d014      	beq.n	800adf8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	68da      	ldr	r2, [r3, #12]
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800add8:	b292      	uxth	r2, r2
 800adda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade0:	1c9a      	adds	r2, r3, #2
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adea:	b29b      	uxth	r3, r3
 800adec:	3b01      	subs	r3, #1
 800adee:	b29a      	uxth	r2, r3
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800adf4:	2301      	movs	r3, #1
 800adf6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800adf8:	f7f9 f92e 	bl	8004058 <HAL_GetTick>
 800adfc:	4602      	mov	r2, r0
 800adfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae00:	1ad3      	subs	r3, r2, r3
 800ae02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d807      	bhi.n	800ae18 <HAL_SPI_TransmitReceive+0x1d8>
 800ae08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae0e:	d003      	beq.n	800ae18 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800ae10:	2303      	movs	r3, #3
 800ae12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ae16:	e0a7      	b.n	800af68 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d1a6      	bne.n	800ad70 <HAL_SPI_TransmitReceive+0x130>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae26:	b29b      	uxth	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d1a1      	bne.n	800ad70 <HAL_SPI_TransmitReceive+0x130>
 800ae2c:	e07c      	b.n	800af28 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d002      	beq.n	800ae3c <HAL_SPI_TransmitReceive+0x1fc>
 800ae36:	8b7b      	ldrh	r3, [r7, #26]
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d16b      	bne.n	800af14 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	330c      	adds	r3, #12
 800ae46:	7812      	ldrb	r2, [r2, #0]
 800ae48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae4e:	1c5a      	adds	r2, r3, #1
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	b29a      	uxth	r2, r3
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae62:	e057      	b.n	800af14 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	f003 0302 	and.w	r3, r3, #2
 800ae6e:	2b02      	cmp	r3, #2
 800ae70:	d11c      	bne.n	800aeac <HAL_SPI_TransmitReceive+0x26c>
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d017      	beq.n	800aeac <HAL_SPI_TransmitReceive+0x26c>
 800ae7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae7e:	2b01      	cmp	r3, #1
 800ae80:	d114      	bne.n	800aeac <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	330c      	adds	r3, #12
 800ae8c:	7812      	ldrb	r2, [r2, #0]
 800ae8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae94:	1c5a      	adds	r2, r3, #1
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae9e:	b29b      	uxth	r3, r3
 800aea0:	3b01      	subs	r3, #1
 800aea2:	b29a      	uxth	r2, r3
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aea8:	2300      	movs	r3, #0
 800aeaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	689b      	ldr	r3, [r3, #8]
 800aeb2:	f003 0301 	and.w	r3, r3, #1
 800aeb6:	2b01      	cmp	r3, #1
 800aeb8:	d119      	bne.n	800aeee <HAL_SPI_TransmitReceive+0x2ae>
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d014      	beq.n	800aeee <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	68da      	ldr	r2, [r3, #12]
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aece:	b2d2      	uxtb	r2, r2
 800aed0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aed6:	1c5a      	adds	r2, r3, #1
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	3b01      	subs	r3, #1
 800aee4:	b29a      	uxth	r2, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aeea:	2301      	movs	r3, #1
 800aeec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aeee:	f7f9 f8b3 	bl	8004058 <HAL_GetTick>
 800aef2:	4602      	mov	r2, r0
 800aef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aef6:	1ad3      	subs	r3, r2, r3
 800aef8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d803      	bhi.n	800af06 <HAL_SPI_TransmitReceive+0x2c6>
 800aefe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af04:	d102      	bne.n	800af0c <HAL_SPI_TransmitReceive+0x2cc>
 800af06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d103      	bne.n	800af14 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800af0c:	2303      	movs	r3, #3
 800af0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800af12:	e029      	b.n	800af68 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af18:	b29b      	uxth	r3, r3
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d1a2      	bne.n	800ae64 <HAL_SPI_TransmitReceive+0x224>
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af22:	b29b      	uxth	r3, r3
 800af24:	2b00      	cmp	r3, #0
 800af26:	d19d      	bne.n	800ae64 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800af28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800af2c:	68f8      	ldr	r0, [r7, #12]
 800af2e:	f000 fd2f 	bl	800b990 <SPI_EndRxTxTransaction>
 800af32:	4603      	mov	r3, r0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d006      	beq.n	800af46 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800af38:	2301      	movs	r3, #1
 800af3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	2220      	movs	r2, #32
 800af42:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800af44:	e010      	b.n	800af68 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	689b      	ldr	r3, [r3, #8]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d10b      	bne.n	800af66 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800af4e:	2300      	movs	r3, #0
 800af50:	617b      	str	r3, [r7, #20]
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	617b      	str	r3, [r7, #20]
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	617b      	str	r3, [r7, #20]
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	e000      	b.n	800af68 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800af66:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2201      	movs	r2, #1
 800af6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2200      	movs	r2, #0
 800af74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800af78:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	3730      	adds	r7, #48	; 0x30
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800af84:	b480      	push	{r7}
 800af86:	b087      	sub	sp, #28
 800af88:	af00      	add	r7, sp, #0
 800af8a:	60f8      	str	r0, [r7, #12]
 800af8c:	60b9      	str	r1, [r7, #8]
 800af8e:	4613      	mov	r3, r2
 800af90:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800af92:	2300      	movs	r3, #0
 800af94:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800af9c:	2b01      	cmp	r3, #1
 800af9e:	d101      	bne.n	800afa4 <HAL_SPI_Transmit_IT+0x20>
 800afa0:	2302      	movs	r3, #2
 800afa2:	e067      	b.n	800b074 <HAL_SPI_Transmit_IT+0xf0>
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	2201      	movs	r2, #1
 800afa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d002      	beq.n	800afb8 <HAL_SPI_Transmit_IT+0x34>
 800afb2:	88fb      	ldrh	r3, [r7, #6]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d102      	bne.n	800afbe <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800afb8:	2301      	movs	r3, #1
 800afba:	75fb      	strb	r3, [r7, #23]
    goto error;
 800afbc:	e055      	b.n	800b06a <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800afc4:	b2db      	uxtb	r3, r3
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d002      	beq.n	800afd0 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800afca:	2302      	movs	r3, #2
 800afcc:	75fb      	strb	r3, [r7, #23]
    goto error;
 800afce:	e04c      	b.n	800b06a <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	2203      	movs	r2, #3
 800afd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2200      	movs	r2, #0
 800afdc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	68ba      	ldr	r2, [r7, #8]
 800afe2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	88fa      	ldrh	r2, [r7, #6]
 800afe8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	88fa      	ldrh	r2, [r7, #6]
 800afee:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2200      	movs	r2, #0
 800aff4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	2200      	movs	r2, #0
 800affa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	2200      	movs	r2, #0
 800b000:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	2200      	movs	r2, #0
 800b006:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	68db      	ldr	r3, [r3, #12]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d003      	beq.n	800b018 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	4a1b      	ldr	r2, [pc, #108]	; (800b080 <HAL_SPI_Transmit_IT+0xfc>)
 800b014:	645a      	str	r2, [r3, #68]	; 0x44
 800b016:	e002      	b.n	800b01e <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	4a1a      	ldr	r2, [pc, #104]	; (800b084 <HAL_SPI_Transmit_IT+0x100>)
 800b01c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	689b      	ldr	r3, [r3, #8]
 800b022:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b026:	d107      	bne.n	800b038 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	681a      	ldr	r2, [r3, #0]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b036:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	685a      	ldr	r2, [r3, #4]
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800b046:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b052:	2b40      	cmp	r3, #64	; 0x40
 800b054:	d008      	beq.n	800b068 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	681a      	ldr	r2, [r3, #0]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b064:	601a      	str	r2, [r3, #0]
 800b066:	e000      	b.n	800b06a <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800b068:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2200      	movs	r2, #0
 800b06e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b072:	7dfb      	ldrb	r3, [r7, #23]
}
 800b074:	4618      	mov	r0, r3
 800b076:	371c      	adds	r7, #28
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr
 800b080:	0800b7ad 	.word	0x0800b7ad
 800b084:	0800b767 	.word	0x0800b767

0800b088 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	60b9      	str	r1, [r7, #8]
 800b092:	4613      	mov	r3, r2
 800b094:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b096:	2300      	movs	r3, #0
 800b098:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	689b      	ldr	r3, [r3, #8]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d110      	bne.n	800b0c4 <HAL_SPI_Receive_IT+0x3c>
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b0aa:	d10b      	bne.n	800b0c4 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	2204      	movs	r2, #4
 800b0b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800b0b4:	88fb      	ldrh	r3, [r7, #6]
 800b0b6:	68ba      	ldr	r2, [r7, #8]
 800b0b8:	68b9      	ldr	r1, [r7, #8]
 800b0ba:	68f8      	ldr	r0, [r7, #12]
 800b0bc:	f000 f87a 	bl	800b1b4 <HAL_SPI_TransmitReceive_IT>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	e06e      	b.n	800b1a2 <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	d101      	bne.n	800b0d2 <HAL_SPI_Receive_IT+0x4a>
 800b0ce:	2302      	movs	r3, #2
 800b0d0:	e067      	b.n	800b1a2 <HAL_SPI_Receive_IT+0x11a>
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b0e0:	b2db      	uxtb	r3, r3
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d002      	beq.n	800b0ec <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800b0e6:	2302      	movs	r3, #2
 800b0e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b0ea:	e055      	b.n	800b198 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d002      	beq.n	800b0f8 <HAL_SPI_Receive_IT+0x70>
 800b0f2:	88fb      	ldrh	r3, [r7, #6]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d102      	bne.n	800b0fe <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b0fc:	e04c      	b.n	800b198 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2204      	movs	r2, #4
 800b102:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2200      	movs	r2, #0
 800b10a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	68ba      	ldr	r2, [r7, #8]
 800b110:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	88fa      	ldrh	r2, [r7, #6]
 800b116:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	88fa      	ldrh	r2, [r7, #6]
 800b11c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2200      	movs	r2, #0
 800b122:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2200      	movs	r2, #0
 800b128:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2200      	movs	r2, #0
 800b12e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	2200      	movs	r2, #0
 800b134:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	68db      	ldr	r3, [r3, #12]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d003      	beq.n	800b146 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	4a1a      	ldr	r2, [pc, #104]	; (800b1ac <HAL_SPI_Receive_IT+0x124>)
 800b142:	641a      	str	r2, [r3, #64]	; 0x40
 800b144:	e002      	b.n	800b14c <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	4a19      	ldr	r2, [pc, #100]	; (800b1b0 <HAL_SPI_Receive_IT+0x128>)
 800b14a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	689b      	ldr	r3, [r3, #8]
 800b150:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b154:	d107      	bne.n	800b166 <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	681a      	ldr	r2, [r3, #0]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b164:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	685a      	ldr	r2, [r3, #4]
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800b174:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b180:	2b40      	cmp	r3, #64	; 0x40
 800b182:	d008      	beq.n	800b196 <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b192:	601a      	str	r2, [r3, #0]
 800b194:	e000      	b.n	800b198 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800b196:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2200      	movs	r2, #0
 800b19c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b1a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3718      	adds	r7, #24
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
 800b1aa:	bf00      	nop
 800b1ac:	0800b721 	.word	0x0800b721
 800b1b0:	0800b6d7 	.word	0x0800b6d7

0800b1b4 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b087      	sub	sp, #28
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
 800b1c0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d101      	bne.n	800b1d4 <HAL_SPI_TransmitReceive_IT+0x20>
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	e075      	b.n	800b2c0 <HAL_SPI_TransmitReceive_IT+0x10c>
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b1e2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b1ea:	7dbb      	ldrb	r3, [r7, #22]
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d00d      	beq.n	800b20c <HAL_SPI_TransmitReceive_IT+0x58>
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b1f6:	d106      	bne.n	800b206 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	689b      	ldr	r3, [r3, #8]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d102      	bne.n	800b206 <HAL_SPI_TransmitReceive_IT+0x52>
 800b200:	7dbb      	ldrb	r3, [r7, #22]
 800b202:	2b04      	cmp	r3, #4
 800b204:	d002      	beq.n	800b20c <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800b206:	2302      	movs	r3, #2
 800b208:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b20a:	e054      	b.n	800b2b6 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d005      	beq.n	800b21e <HAL_SPI_TransmitReceive_IT+0x6a>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d002      	beq.n	800b21e <HAL_SPI_TransmitReceive_IT+0x6a>
 800b218:	887b      	ldrh	r3, [r7, #2]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d102      	bne.n	800b224 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800b21e:	2301      	movs	r3, #1
 800b220:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b222:	e048      	b.n	800b2b6 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b22a:	b2db      	uxtb	r3, r3
 800b22c:	2b04      	cmp	r3, #4
 800b22e:	d003      	beq.n	800b238 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2205      	movs	r2, #5
 800b234:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	2200      	movs	r2, #0
 800b23c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	887a      	ldrh	r2, [r7, #2]
 800b248:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	887a      	ldrh	r2, [r7, #2]
 800b24e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	687a      	ldr	r2, [r7, #4]
 800b254:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	887a      	ldrh	r2, [r7, #2]
 800b25a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	887a      	ldrh	r2, [r7, #2]
 800b260:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	68db      	ldr	r3, [r3, #12]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d006      	beq.n	800b278 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	4a17      	ldr	r2, [pc, #92]	; (800b2cc <HAL_SPI_TransmitReceive_IT+0x118>)
 800b26e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	4a17      	ldr	r2, [pc, #92]	; (800b2d0 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800b274:	645a      	str	r2, [r3, #68]	; 0x44
 800b276:	e005      	b.n	800b284 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	4a16      	ldr	r2, [pc, #88]	; (800b2d4 <HAL_SPI_TransmitReceive_IT+0x120>)
 800b27c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	4a15      	ldr	r2, [pc, #84]	; (800b2d8 <HAL_SPI_TransmitReceive_IT+0x124>)
 800b282:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	685a      	ldr	r2, [r3, #4]
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800b292:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b29e:	2b40      	cmp	r3, #64	; 0x40
 800b2a0:	d008      	beq.n	800b2b4 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	681a      	ldr	r2, [r3, #0]
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b2b0:	601a      	str	r2, [r3, #0]
 800b2b2:	e000      	b.n	800b2b6 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800b2b4:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b2be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	371c      	adds	r7, #28
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr
 800b2cc:	0800b619 	.word	0x0800b619
 800b2d0:	0800b679 	.word	0x0800b679
 800b2d4:	0800b555 	.word	0x0800b555
 800b2d8:	0800b5b9 	.word	0x0800b5b9

0800b2dc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b088      	sub	sp, #32
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	685b      	ldr	r3, [r3, #4]
 800b2ea:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	689b      	ldr	r3, [r3, #8]
 800b2f2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b2f4:	69bb      	ldr	r3, [r7, #24]
 800b2f6:	099b      	lsrs	r3, r3, #6
 800b2f8:	f003 0301 	and.w	r3, r3, #1
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d10f      	bne.n	800b320 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b300:	69bb      	ldr	r3, [r7, #24]
 800b302:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b306:	2b00      	cmp	r3, #0
 800b308:	d00a      	beq.n	800b320 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b30a:	69fb      	ldr	r3, [r7, #28]
 800b30c:	099b      	lsrs	r3, r3, #6
 800b30e:	f003 0301 	and.w	r3, r3, #1
 800b312:	2b00      	cmp	r3, #0
 800b314:	d004      	beq.n	800b320 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	4798      	blx	r3
    return;
 800b31e:	e0d8      	b.n	800b4d2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b320:	69bb      	ldr	r3, [r7, #24]
 800b322:	085b      	lsrs	r3, r3, #1
 800b324:	f003 0301 	and.w	r3, r3, #1
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d00a      	beq.n	800b342 <HAL_SPI_IRQHandler+0x66>
 800b32c:	69fb      	ldr	r3, [r7, #28]
 800b32e:	09db      	lsrs	r3, r3, #7
 800b330:	f003 0301 	and.w	r3, r3, #1
 800b334:	2b00      	cmp	r3, #0
 800b336:	d004      	beq.n	800b342 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	4798      	blx	r3
    return;
 800b340:	e0c7      	b.n	800b4d2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	095b      	lsrs	r3, r3, #5
 800b346:	f003 0301 	and.w	r3, r3, #1
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d10c      	bne.n	800b368 <HAL_SPI_IRQHandler+0x8c>
 800b34e:	69bb      	ldr	r3, [r7, #24]
 800b350:	099b      	lsrs	r3, r3, #6
 800b352:	f003 0301 	and.w	r3, r3, #1
 800b356:	2b00      	cmp	r3, #0
 800b358:	d106      	bne.n	800b368 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b35a:	69bb      	ldr	r3, [r7, #24]
 800b35c:	0a1b      	lsrs	r3, r3, #8
 800b35e:	f003 0301 	and.w	r3, r3, #1
 800b362:	2b00      	cmp	r3, #0
 800b364:	f000 80b5 	beq.w	800b4d2 <HAL_SPI_IRQHandler+0x1f6>
 800b368:	69fb      	ldr	r3, [r7, #28]
 800b36a:	095b      	lsrs	r3, r3, #5
 800b36c:	f003 0301 	and.w	r3, r3, #1
 800b370:	2b00      	cmp	r3, #0
 800b372:	f000 80ae 	beq.w	800b4d2 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b376:	69bb      	ldr	r3, [r7, #24]
 800b378:	099b      	lsrs	r3, r3, #6
 800b37a:	f003 0301 	and.w	r3, r3, #1
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d023      	beq.n	800b3ca <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b388:	b2db      	uxtb	r3, r3
 800b38a:	2b03      	cmp	r3, #3
 800b38c:	d011      	beq.n	800b3b2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b392:	f043 0204 	orr.w	r2, r3, #4
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b39a:	2300      	movs	r3, #0
 800b39c:	617b      	str	r3, [r7, #20]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	68db      	ldr	r3, [r3, #12]
 800b3a4:	617b      	str	r3, [r7, #20]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	617b      	str	r3, [r7, #20]
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	e00b      	b.n	800b3ca <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	613b      	str	r3, [r7, #16]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	68db      	ldr	r3, [r3, #12]
 800b3bc:	613b      	str	r3, [r7, #16]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	613b      	str	r3, [r7, #16]
 800b3c6:	693b      	ldr	r3, [r7, #16]
        return;
 800b3c8:	e083      	b.n	800b4d2 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	095b      	lsrs	r3, r3, #5
 800b3ce:	f003 0301 	and.w	r3, r3, #1
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d014      	beq.n	800b400 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3da:	f043 0201 	orr.w	r2, r3, #1
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	60fb      	str	r3, [r7, #12]
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	689b      	ldr	r3, [r3, #8]
 800b3ec:	60fb      	str	r3, [r7, #12]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	681a      	ldr	r2, [r3, #0]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3fc:	601a      	str	r2, [r3, #0]
 800b3fe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b400:	69bb      	ldr	r3, [r7, #24]
 800b402:	0a1b      	lsrs	r3, r3, #8
 800b404:	f003 0301 	and.w	r3, r3, #1
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00c      	beq.n	800b426 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b410:	f043 0208 	orr.w	r2, r3, #8
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b418:	2300      	movs	r3, #0
 800b41a:	60bb      	str	r3, [r7, #8]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	689b      	ldr	r3, [r3, #8]
 800b422:	60bb      	str	r3, [r7, #8]
 800b424:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d050      	beq.n	800b4d0 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	685a      	ldr	r2, [r3, #4]
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b43c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2201      	movs	r2, #1
 800b442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b446:	69fb      	ldr	r3, [r7, #28]
 800b448:	f003 0302 	and.w	r3, r3, #2
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d104      	bne.n	800b45a <HAL_SPI_IRQHandler+0x17e>
 800b450:	69fb      	ldr	r3, [r7, #28]
 800b452:	f003 0301 	and.w	r3, r3, #1
 800b456:	2b00      	cmp	r3, #0
 800b458:	d034      	beq.n	800b4c4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	685a      	ldr	r2, [r3, #4]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f022 0203 	bic.w	r2, r2, #3
 800b468:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d011      	beq.n	800b496 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b476:	4a18      	ldr	r2, [pc, #96]	; (800b4d8 <HAL_SPI_IRQHandler+0x1fc>)
 800b478:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b47e:	4618      	mov	r0, r3
 800b480:	f7fa fbc1 	bl	8005c06 <HAL_DMA_Abort_IT>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d005      	beq.n	800b496 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b48e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d016      	beq.n	800b4cc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b4a2:	4a0d      	ldr	r2, [pc, #52]	; (800b4d8 <HAL_SPI_IRQHandler+0x1fc>)
 800b4a4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7fa fbab 	bl	8005c06 <HAL_DMA_Abort_IT>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d00a      	beq.n	800b4cc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800b4c2:	e003      	b.n	800b4cc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f000 f827 	bl	800b518 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b4ca:	e000      	b.n	800b4ce <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b4cc:	bf00      	nop
    return;
 800b4ce:	bf00      	nop
 800b4d0:	bf00      	nop
  }
}
 800b4d2:	3720      	adds	r7, #32
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}
 800b4d8:	0800b52d 	.word	0x0800b52d

0800b4dc <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b4dc:	b480      	push	{r7}
 800b4de:	b083      	sub	sp, #12
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800b4e4:	bf00      	nop
 800b4e6:	370c      	adds	r7, #12
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ee:	4770      	bx	lr

0800b4f0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b083      	sub	sp, #12
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b4f8:	bf00      	nop
 800b4fa:	370c      	adds	r7, #12
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b502:	4770      	bx	lr

0800b504 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b504:	b480      	push	{r7}
 800b506:	b083      	sub	sp, #12
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b50c:	bf00      	nop
 800b50e:	370c      	adds	r7, #12
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr

0800b518 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b518:	b480      	push	{r7}
 800b51a:	b083      	sub	sp, #12
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b520:	bf00      	nop
 800b522:	370c      	adds	r7, #12
 800b524:	46bd      	mov	sp, r7
 800b526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52a:	4770      	bx	lr

0800b52c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b084      	sub	sp, #16
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b538:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2200      	movs	r2, #0
 800b53e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	2200      	movs	r2, #0
 800b544:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b546:	68f8      	ldr	r0, [r7, #12]
 800b548:	f7ff ffe6 	bl	800b518 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b54c:	bf00      	nop
 800b54e:	3710      	adds	r7, #16
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b082      	sub	sp, #8
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f103 020c 	add.w	r2, r3, #12
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b568:	7812      	ldrb	r2, [r2, #0]
 800b56a:	b2d2      	uxtb	r2, r2
 800b56c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b572:	1c5a      	adds	r2, r3, #1
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b57c:	b29b      	uxth	r3, r3
 800b57e:	3b01      	subs	r3, #1
 800b580:	b29a      	uxth	r2, r3
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d10f      	bne.n	800b5b0 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	685a      	ldr	r2, [r3, #4]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800b59e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5a4:	b29b      	uxth	r3, r3
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d102      	bne.n	800b5b0 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 fa32 	bl	800ba14 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b5b0:	bf00      	nop
 800b5b2:	3708      	adds	r7, #8
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}

0800b5b8 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b082      	sub	sp, #8
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	330c      	adds	r3, #12
 800b5ca:	7812      	ldrb	r2, [r2, #0]
 800b5cc:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5d2:	1c5a      	adds	r2, r3, #1
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5dc:	b29b      	uxth	r3, r3
 800b5de:	3b01      	subs	r3, #1
 800b5e0:	b29a      	uxth	r2, r3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5ea:	b29b      	uxth	r3, r3
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d10f      	bne.n	800b610 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	685a      	ldr	r2, [r3, #4]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b5fe:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b604:	b29b      	uxth	r3, r3
 800b606:	2b00      	cmp	r3, #0
 800b608:	d102      	bne.n	800b610 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f000 fa02 	bl	800ba14 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b610:	bf00      	nop
 800b612:	3708      	adds	r7, #8
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b082      	sub	sp, #8
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	68da      	ldr	r2, [r3, #12]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b62a:	b292      	uxth	r2, r2
 800b62c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b632:	1c9a      	adds	r2, r3, #2
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	3b01      	subs	r3, #1
 800b640:	b29a      	uxth	r2, r3
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10f      	bne.n	800b670 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	685a      	ldr	r2, [r3, #4]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b65e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b664:	b29b      	uxth	r3, r3
 800b666:	2b00      	cmp	r3, #0
 800b668:	d102      	bne.n	800b670 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f000 f9d2 	bl	800ba14 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b670:	bf00      	nop
 800b672:	3708      	adds	r7, #8
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}

0800b678 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b684:	881a      	ldrh	r2, [r3, #0]
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b690:	1c9a      	adds	r2, r3, #2
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	3b01      	subs	r3, #1
 800b69e:	b29a      	uxth	r2, r3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d10f      	bne.n	800b6ce <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	685a      	ldr	r2, [r3, #4]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b6bc:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b6c2:	b29b      	uxth	r3, r3
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d102      	bne.n	800b6ce <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 f9a3 	bl	800ba14 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b6ce:	bf00      	nop
 800b6d0:	3708      	adds	r7, #8
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}

0800b6d6 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b6d6:	b580      	push	{r7, lr}
 800b6d8:	b082      	sub	sp, #8
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f103 020c 	add.w	r2, r3, #12
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6ea:	7812      	ldrb	r2, [r2, #0]
 800b6ec:	b2d2      	uxtb	r2, r2
 800b6ee:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6f4:	1c5a      	adds	r2, r3, #1
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	3b01      	subs	r3, #1
 800b702:	b29a      	uxth	r2, r3
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b70c:	b29b      	uxth	r3, r3
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d102      	bne.n	800b718 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	f000 f9f2 	bl	800bafc <SPI_CloseRx_ISR>
  }
}
 800b718:	bf00      	nop
 800b71a:	3708      	adds	r7, #8
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}

0800b720 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b082      	sub	sp, #8
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	68da      	ldr	r2, [r3, #12]
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b732:	b292      	uxth	r2, r2
 800b734:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73a:	1c9a      	adds	r2, r3, #2
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b744:	b29b      	uxth	r3, r3
 800b746:	3b01      	subs	r3, #1
 800b748:	b29a      	uxth	r2, r3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b752:	b29b      	uxth	r3, r3
 800b754:	2b00      	cmp	r3, #0
 800b756:	d102      	bne.n	800b75e <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f9cf 	bl	800bafc <SPI_CloseRx_ISR>
  }
}
 800b75e:	bf00      	nop
 800b760:	3708      	adds	r7, #8
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}

0800b766 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b766:	b580      	push	{r7, lr}
 800b768:	b082      	sub	sp, #8
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	330c      	adds	r3, #12
 800b778:	7812      	ldrb	r2, [r2, #0]
 800b77a:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b780:	1c5a      	adds	r2, r3, #1
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	3b01      	subs	r3, #1
 800b78e:	b29a      	uxth	r2, r3
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b798:	b29b      	uxth	r3, r3
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d102      	bne.n	800b7a4 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f000 f9ec 	bl	800bb7c <SPI_CloseTx_ISR>
  }
}
 800b7a4:	bf00      	nop
 800b7a6:	3708      	adds	r7, #8
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b082      	sub	sp, #8
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7b8:	881a      	ldrh	r2, [r3, #0]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7c4:	1c9a      	adds	r2, r3, #2
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b7ce:	b29b      	uxth	r3, r3
 800b7d0:	3b01      	subs	r3, #1
 800b7d2:	b29a      	uxth	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d102      	bne.n	800b7e8 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f000 f9ca 	bl	800bb7c <SPI_CloseTx_ISR>
  }
}
 800b7e8:	bf00      	nop
 800b7ea:	3708      	adds	r7, #8
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b084      	sub	sp, #16
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	60f8      	str	r0, [r7, #12]
 800b7f8:	60b9      	str	r1, [r7, #8]
 800b7fa:	603b      	str	r3, [r7, #0]
 800b7fc:	4613      	mov	r3, r2
 800b7fe:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b800:	e04c      	b.n	800b89c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b808:	d048      	beq.n	800b89c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b80a:	f7f8 fc25 	bl	8004058 <HAL_GetTick>
 800b80e:	4602      	mov	r2, r0
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	1ad3      	subs	r3, r2, r3
 800b814:	683a      	ldr	r2, [r7, #0]
 800b816:	429a      	cmp	r2, r3
 800b818:	d902      	bls.n	800b820 <SPI_WaitFlagStateUntilTimeout+0x30>
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d13d      	bne.n	800b89c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	685a      	ldr	r2, [r3, #4]
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b82e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b838:	d111      	bne.n	800b85e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b842:	d004      	beq.n	800b84e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	689b      	ldr	r3, [r3, #8]
 800b848:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b84c:	d107      	bne.n	800b85e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	681a      	ldr	r2, [r3, #0]
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b85c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b862:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b866:	d10f      	bne.n	800b888 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	681a      	ldr	r2, [r3, #0]
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b876:	601a      	str	r2, [r3, #0]
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	681a      	ldr	r2, [r3, #0]
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b886:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	2201      	movs	r2, #1
 800b88c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	2200      	movs	r2, #0
 800b894:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b898:	2303      	movs	r3, #3
 800b89a:	e00f      	b.n	800b8bc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	689a      	ldr	r2, [r3, #8]
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	4013      	ands	r3, r2
 800b8a6:	68ba      	ldr	r2, [r7, #8]
 800b8a8:	429a      	cmp	r2, r3
 800b8aa:	bf0c      	ite	eq
 800b8ac:	2301      	moveq	r3, #1
 800b8ae:	2300      	movne	r3, #0
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	79fb      	ldrb	r3, [r7, #7]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d1a3      	bne.n	800b802 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800b8ba:	2300      	movs	r3, #0
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3710      	adds	r7, #16
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	bd80      	pop	{r7, pc}

0800b8c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b086      	sub	sp, #24
 800b8c8:	af02      	add	r7, sp, #8
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	60b9      	str	r1, [r7, #8]
 800b8ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b8d8:	d111      	bne.n	800b8fe <SPI_EndRxTransaction+0x3a>
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	689b      	ldr	r3, [r3, #8]
 800b8de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b8e2:	d004      	beq.n	800b8ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b8ec:	d107      	bne.n	800b8fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	681a      	ldr	r2, [r3, #0]
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8fc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	685b      	ldr	r3, [r3, #4]
 800b902:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b906:	d12a      	bne.n	800b95e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	689b      	ldr	r3, [r3, #8]
 800b90c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b910:	d012      	beq.n	800b938 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	9300      	str	r3, [sp, #0]
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	2200      	movs	r2, #0
 800b91a:	2180      	movs	r1, #128	; 0x80
 800b91c:	68f8      	ldr	r0, [r7, #12]
 800b91e:	f7ff ff67 	bl	800b7f0 <SPI_WaitFlagStateUntilTimeout>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	d02d      	beq.n	800b984 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b92c:	f043 0220 	orr.w	r2, r3, #32
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b934:	2303      	movs	r3, #3
 800b936:	e026      	b.n	800b986 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	9300      	str	r3, [sp, #0]
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	2200      	movs	r2, #0
 800b940:	2101      	movs	r1, #1
 800b942:	68f8      	ldr	r0, [r7, #12]
 800b944:	f7ff ff54 	bl	800b7f0 <SPI_WaitFlagStateUntilTimeout>
 800b948:	4603      	mov	r3, r0
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d01a      	beq.n	800b984 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b952:	f043 0220 	orr.w	r2, r3, #32
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b95a:	2303      	movs	r3, #3
 800b95c:	e013      	b.n	800b986 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	9300      	str	r3, [sp, #0]
 800b962:	68bb      	ldr	r3, [r7, #8]
 800b964:	2200      	movs	r2, #0
 800b966:	2101      	movs	r1, #1
 800b968:	68f8      	ldr	r0, [r7, #12]
 800b96a:	f7ff ff41 	bl	800b7f0 <SPI_WaitFlagStateUntilTimeout>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	d007      	beq.n	800b984 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b978:	f043 0220 	orr.w	r2, r3, #32
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b980:	2303      	movs	r3, #3
 800b982:	e000      	b.n	800b986 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	3710      	adds	r7, #16
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
	...

0800b990 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b088      	sub	sp, #32
 800b994:	af02      	add	r7, sp, #8
 800b996:	60f8      	str	r0, [r7, #12]
 800b998:	60b9      	str	r1, [r7, #8]
 800b99a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b99c:	4b1b      	ldr	r3, [pc, #108]	; (800ba0c <SPI_EndRxTxTransaction+0x7c>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a1b      	ldr	r2, [pc, #108]	; (800ba10 <SPI_EndRxTxTransaction+0x80>)
 800b9a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b9a6:	0d5b      	lsrs	r3, r3, #21
 800b9a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b9ac:	fb02 f303 	mul.w	r3, r2, r3
 800b9b0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	685b      	ldr	r3, [r3, #4]
 800b9b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b9ba:	d112      	bne.n	800b9e2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	9300      	str	r3, [sp, #0]
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	2180      	movs	r1, #128	; 0x80
 800b9c6:	68f8      	ldr	r0, [r7, #12]
 800b9c8:	f7ff ff12 	bl	800b7f0 <SPI_WaitFlagStateUntilTimeout>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d016      	beq.n	800ba00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9d6:	f043 0220 	orr.w	r2, r3, #32
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b9de:	2303      	movs	r3, #3
 800b9e0:	e00f      	b.n	800ba02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d00a      	beq.n	800b9fe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	3b01      	subs	r3, #1
 800b9ec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	689b      	ldr	r3, [r3, #8]
 800b9f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9f8:	2b80      	cmp	r3, #128	; 0x80
 800b9fa:	d0f2      	beq.n	800b9e2 <SPI_EndRxTxTransaction+0x52>
 800b9fc:	e000      	b.n	800ba00 <SPI_EndRxTxTransaction+0x70>
        break;
 800b9fe:	bf00      	nop
  }

  return HAL_OK;
 800ba00:	2300      	movs	r3, #0
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3718      	adds	r7, #24
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}
 800ba0a:	bf00      	nop
 800ba0c:	20000068 	.word	0x20000068
 800ba10:	165e9f81 	.word	0x165e9f81

0800ba14 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b086      	sub	sp, #24
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800ba1c:	4b35      	ldr	r3, [pc, #212]	; (800baf4 <SPI_CloseRxTx_ISR+0xe0>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4a35      	ldr	r2, [pc, #212]	; (800baf8 <SPI_CloseRxTx_ISR+0xe4>)
 800ba22:	fba2 2303 	umull	r2, r3, r2, r3
 800ba26:	0a5b      	lsrs	r3, r3, #9
 800ba28:	2264      	movs	r2, #100	; 0x64
 800ba2a:	fb02 f303 	mul.w	r3, r2, r3
 800ba2e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800ba30:	f7f8 fb12 	bl	8004058 <HAL_GetTick>
 800ba34:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	685a      	ldr	r2, [r3, #4]
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	f022 0220 	bic.w	r2, r2, #32
 800ba44:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800ba46:	693b      	ldr	r3, [r7, #16]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d106      	bne.n	800ba5a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba50:	f043 0220 	orr.w	r2, r3, #32
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ba58:	e009      	b.n	800ba6e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800ba5a:	693b      	ldr	r3, [r7, #16]
 800ba5c:	3b01      	subs	r3, #1
 800ba5e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	689b      	ldr	r3, [r3, #8]
 800ba66:	f003 0302 	and.w	r3, r3, #2
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d0eb      	beq.n	800ba46 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ba6e:	697a      	ldr	r2, [r7, #20]
 800ba70:	2164      	movs	r1, #100	; 0x64
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f7ff ff8c 	bl	800b990 <SPI_EndRxTxTransaction>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d005      	beq.n	800ba8a <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba82:	f043 0220 	orr.w	r2, r3, #32
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d10a      	bne.n	800baa8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ba92:	2300      	movs	r3, #0
 800ba94:	60fb      	str	r3, [r7, #12]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	68db      	ldr	r3, [r3, #12]
 800ba9c:	60fb      	str	r3, [r7, #12]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	60fb      	str	r3, [r7, #12]
 800baa6:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800baac:	2b00      	cmp	r3, #0
 800baae:	d115      	bne.n	800badc <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	2b04      	cmp	r3, #4
 800baba:	d107      	bne.n	800bacc <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2201      	movs	r2, #1
 800bac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f7ff fd13 	bl	800b4f0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800baca:	e00e      	b.n	800baea <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2201      	movs	r2, #1
 800bad0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f7ff fd15 	bl	800b504 <HAL_SPI_TxRxCpltCallback>
}
 800bada:	e006      	b.n	800baea <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2201      	movs	r2, #1
 800bae0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f7ff fd17 	bl	800b518 <HAL_SPI_ErrorCallback>
}
 800baea:	bf00      	nop
 800baec:	3718      	adds	r7, #24
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
 800baf2:	bf00      	nop
 800baf4:	20000068 	.word	0x20000068
 800baf8:	057619f1 	.word	0x057619f1

0800bafc <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b084      	sub	sp, #16
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	685a      	ldr	r2, [r3, #4]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800bb12:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800bb14:	f7f8 faa0 	bl	8004058 <HAL_GetTick>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	2164      	movs	r1, #100	; 0x64
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f7ff fed0 	bl	800b8c4 <SPI_EndRxTransaction>
 800bb24:	4603      	mov	r3, r0
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d005      	beq.n	800bb36 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb2e:	f043 0220 	orr.w	r2, r3, #32
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	689b      	ldr	r3, [r3, #8]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d10a      	bne.n	800bb54 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb3e:	2300      	movs	r3, #0
 800bb40:	60fb      	str	r3, [r7, #12]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	68db      	ldr	r3, [r3, #12]
 800bb48:	60fb      	str	r3, [r7, #12]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	689b      	ldr	r3, [r3, #8]
 800bb50:	60fb      	str	r3, [r7, #12]
 800bb52:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2201      	movs	r2, #1
 800bb58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d103      	bne.n	800bb6c <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f7ff fcc3 	bl	800b4f0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800bb6a:	e002      	b.n	800bb72 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f7ff fcd3 	bl	800b518 <HAL_SPI_ErrorCallback>
}
 800bb72:	bf00      	nop
 800bb74:	3710      	adds	r7, #16
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
	...

0800bb7c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b086      	sub	sp, #24
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800bb84:	4b2c      	ldr	r3, [pc, #176]	; (800bc38 <SPI_CloseTx_ISR+0xbc>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	4a2c      	ldr	r2, [pc, #176]	; (800bc3c <SPI_CloseTx_ISR+0xc0>)
 800bb8a:	fba2 2303 	umull	r2, r3, r2, r3
 800bb8e:	0a5b      	lsrs	r3, r3, #9
 800bb90:	2264      	movs	r2, #100	; 0x64
 800bb92:	fb02 f303 	mul.w	r3, r2, r3
 800bb96:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bb98:	f7f8 fa5e 	bl	8004058 <HAL_GetTick>
 800bb9c:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d106      	bne.n	800bbb2 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bba8:	f043 0220 	orr.w	r2, r3, #32
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bbb0:	e009      	b.n	800bbc6 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	3b01      	subs	r3, #1
 800bbb6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	689b      	ldr	r3, [r3, #8]
 800bbbe:	f003 0302 	and.w	r3, r3, #2
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d0eb      	beq.n	800bb9e <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	685a      	ldr	r2, [r3, #4]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800bbd4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bbd6:	697a      	ldr	r2, [r7, #20]
 800bbd8:	2164      	movs	r1, #100	; 0x64
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f7ff fed8 	bl	800b990 <SPI_EndRxTxTransaction>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d005      	beq.n	800bbf2 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbea:	f043 0220 	orr.w	r2, r3, #32
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	689b      	ldr	r3, [r3, #8]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d10a      	bne.n	800bc10 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	60fb      	str	r3, [r7, #12]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	68db      	ldr	r3, [r3, #12]
 800bc04:	60fb      	str	r3, [r7, #12]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	60fb      	str	r3, [r7, #12]
 800bc0e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2201      	movs	r2, #1
 800bc14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d003      	beq.n	800bc28 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800bc20:	6878      	ldr	r0, [r7, #4]
 800bc22:	f7ff fc79 	bl	800b518 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800bc26:	e002      	b.n	800bc2e <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f7ff fc57 	bl	800b4dc <HAL_SPI_TxCpltCallback>
}
 800bc2e:	bf00      	nop
 800bc30:	3718      	adds	r7, #24
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bd80      	pop	{r7, pc}
 800bc36:	bf00      	nop
 800bc38:	20000068 	.word	0x20000068
 800bc3c:	057619f1 	.word	0x057619f1

0800bc40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b082      	sub	sp, #8
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d101      	bne.n	800bc52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bc4e:	2301      	movs	r3, #1
 800bc50:	e01d      	b.n	800bc8e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bc58:	b2db      	uxtb	r3, r3
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d106      	bne.n	800bc6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2200      	movs	r2, #0
 800bc62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f7f7 fe16 	bl	8003898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2202      	movs	r2, #2
 800bc70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681a      	ldr	r2, [r3, #0]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	3304      	adds	r3, #4
 800bc7c:	4619      	mov	r1, r3
 800bc7e:	4610      	mov	r0, r2
 800bc80:	f000 fcc6 	bl	800c610 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2201      	movs	r2, #1
 800bc88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bc8c:	2300      	movs	r3, #0
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	3708      	adds	r7, #8
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bd80      	pop	{r7, pc}

0800bc96 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bc96:	b480      	push	{r7}
 800bc98:	b085      	sub	sp, #20
 800bc9a:	af00      	add	r7, sp, #0
 800bc9c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2202      	movs	r2, #2
 800bca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	f003 0307 	and.w	r3, r3, #7
 800bcb0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2b06      	cmp	r3, #6
 800bcb6:	d007      	beq.n	800bcc8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	681a      	ldr	r2, [r3, #0]
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f042 0201 	orr.w	r2, r2, #1
 800bcc6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800bcd0:	2300      	movs	r3, #0
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3714      	adds	r7, #20
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcdc:	4770      	bx	lr

0800bcde <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bcde:	b480      	push	{r7}
 800bce0:	b085      	sub	sp, #20
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	68da      	ldr	r2, [r3, #12]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f042 0201 	orr.w	r2, r2, #1
 800bcf4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	f003 0307 	and.w	r3, r3, #7
 800bd00:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	2b06      	cmp	r3, #6
 800bd06:	d007      	beq.n	800bd18 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	681a      	ldr	r2, [r3, #0]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f042 0201 	orr.w	r2, r2, #1
 800bd16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bd18:	2300      	movs	r3, #0
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3714      	adds	r7, #20
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd24:	4770      	bx	lr

0800bd26 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bd26:	b480      	push	{r7}
 800bd28:	b083      	sub	sp, #12
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	68da      	ldr	r2, [r3, #12]
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f022 0201 	bic.w	r2, r2, #1
 800bd3c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	6a1a      	ldr	r2, [r3, #32]
 800bd44:	f241 1311 	movw	r3, #4369	; 0x1111
 800bd48:	4013      	ands	r3, r2
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d10f      	bne.n	800bd6e <HAL_TIM_Base_Stop_IT+0x48>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	6a1a      	ldr	r2, [r3, #32]
 800bd54:	f240 4344 	movw	r3, #1092	; 0x444
 800bd58:	4013      	ands	r3, r2
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d107      	bne.n	800bd6e <HAL_TIM_Base_Stop_IT+0x48>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f022 0201 	bic.w	r2, r2, #1
 800bd6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bd6e:	2300      	movs	r3, #0
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	370c      	adds	r7, #12
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr

0800bd7c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b082      	sub	sp, #8
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d101      	bne.n	800bd8e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	e01d      	b.n	800bdca <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d106      	bne.n	800bda8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f000 f815 	bl	800bdd2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2202      	movs	r2, #2
 800bdac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681a      	ldr	r2, [r3, #0]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	3304      	adds	r3, #4
 800bdb8:	4619      	mov	r1, r3
 800bdba:	4610      	mov	r0, r2
 800bdbc:	f000 fc28 	bl	800c610 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bdc8:	2300      	movs	r3, #0
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3708      	adds	r7, #8
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}

0800bdd2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800bdd2:	b480      	push	{r7}
 800bdd4:	b083      	sub	sp, #12
 800bdd6:	af00      	add	r7, sp, #0
 800bdd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800bdda:	bf00      	nop
 800bddc:	370c      	adds	r7, #12
 800bdde:	46bd      	mov	sp, r7
 800bde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde4:	4770      	bx	lr
	...

0800bde8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b084      	sub	sp, #16
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
 800bdf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	2201      	movs	r2, #1
 800bdf8:	6839      	ldr	r1, [r7, #0]
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f000 fef2 	bl	800cbe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	4a15      	ldr	r2, [pc, #84]	; (800be5c <HAL_TIM_OC_Start+0x74>)
 800be06:	4293      	cmp	r3, r2
 800be08:	d004      	beq.n	800be14 <HAL_TIM_OC_Start+0x2c>
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	4a14      	ldr	r2, [pc, #80]	; (800be60 <HAL_TIM_OC_Start+0x78>)
 800be10:	4293      	cmp	r3, r2
 800be12:	d101      	bne.n	800be18 <HAL_TIM_OC_Start+0x30>
 800be14:	2301      	movs	r3, #1
 800be16:	e000      	b.n	800be1a <HAL_TIM_OC_Start+0x32>
 800be18:	2300      	movs	r3, #0
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d007      	beq.n	800be2e <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800be2c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	689b      	ldr	r3, [r3, #8]
 800be34:	f003 0307 	and.w	r3, r3, #7
 800be38:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	2b06      	cmp	r3, #6
 800be3e:	d007      	beq.n	800be50 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	681a      	ldr	r2, [r3, #0]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f042 0201 	orr.w	r2, r2, #1
 800be4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800be50:	2300      	movs	r3, #0
}
 800be52:	4618      	mov	r0, r3
 800be54:	3710      	adds	r7, #16
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	40010000 	.word	0x40010000
 800be60:	40010400 	.word	0x40010400

0800be64 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	2200      	movs	r2, #0
 800be74:	6839      	ldr	r1, [r7, #0]
 800be76:	4618      	mov	r0, r3
 800be78:	f000 feb4 	bl	800cbe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4a20      	ldr	r2, [pc, #128]	; (800bf04 <HAL_TIM_OC_Stop+0xa0>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d004      	beq.n	800be90 <HAL_TIM_OC_Stop+0x2c>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4a1f      	ldr	r2, [pc, #124]	; (800bf08 <HAL_TIM_OC_Stop+0xa4>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d101      	bne.n	800be94 <HAL_TIM_OC_Stop+0x30>
 800be90:	2301      	movs	r3, #1
 800be92:	e000      	b.n	800be96 <HAL_TIM_OC_Stop+0x32>
 800be94:	2300      	movs	r3, #0
 800be96:	2b00      	cmp	r3, #0
 800be98:	d017      	beq.n	800beca <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	6a1a      	ldr	r2, [r3, #32]
 800bea0:	f241 1311 	movw	r3, #4369	; 0x1111
 800bea4:	4013      	ands	r3, r2
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d10f      	bne.n	800beca <HAL_TIM_OC_Stop+0x66>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	6a1a      	ldr	r2, [r3, #32]
 800beb0:	f240 4344 	movw	r3, #1092	; 0x444
 800beb4:	4013      	ands	r3, r2
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d107      	bne.n	800beca <HAL_TIM_OC_Stop+0x66>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bec8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	6a1a      	ldr	r2, [r3, #32]
 800bed0:	f241 1311 	movw	r3, #4369	; 0x1111
 800bed4:	4013      	ands	r3, r2
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d10f      	bne.n	800befa <HAL_TIM_OC_Stop+0x96>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	6a1a      	ldr	r2, [r3, #32]
 800bee0:	f240 4344 	movw	r3, #1092	; 0x444
 800bee4:	4013      	ands	r3, r2
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d107      	bne.n	800befa <HAL_TIM_OC_Stop+0x96>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	681a      	ldr	r2, [r3, #0]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f022 0201 	bic.w	r2, r2, #1
 800bef8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800befa:	2300      	movs	r3, #0
}
 800befc:	4618      	mov	r0, r3
 800befe:	3708      	adds	r7, #8
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}
 800bf04:	40010000 	.word	0x40010000
 800bf08:	40010400 	.word	0x40010400

0800bf0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b082      	sub	sp, #8
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d101      	bne.n	800bf1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e01d      	b.n	800bf5a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d106      	bne.n	800bf38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	f000 f815 	bl	800bf62 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2202      	movs	r2, #2
 800bf3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681a      	ldr	r2, [r3, #0]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	3304      	adds	r3, #4
 800bf48:	4619      	mov	r1, r3
 800bf4a:	4610      	mov	r0, r2
 800bf4c:	f000 fb60 	bl	800c610 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2201      	movs	r2, #1
 800bf54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bf58:	2300      	movs	r3, #0
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3708      	adds	r7, #8
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}

0800bf62 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bf62:	b480      	push	{r7}
 800bf64:	b083      	sub	sp, #12
 800bf66:	af00      	add	r7, sp, #0
 800bf68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bf6a:	bf00      	nop
 800bf6c:	370c      	adds	r7, #12
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf74:	4770      	bx	lr
	...

0800bf78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	2201      	movs	r2, #1
 800bf88:	6839      	ldr	r1, [r7, #0]
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f000 fe2a 	bl	800cbe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4a15      	ldr	r2, [pc, #84]	; (800bfec <HAL_TIM_PWM_Start+0x74>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d004      	beq.n	800bfa4 <HAL_TIM_PWM_Start+0x2c>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a14      	ldr	r2, [pc, #80]	; (800bff0 <HAL_TIM_PWM_Start+0x78>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d101      	bne.n	800bfa8 <HAL_TIM_PWM_Start+0x30>
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e000      	b.n	800bfaa <HAL_TIM_PWM_Start+0x32>
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d007      	beq.n	800bfbe <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bfbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	689b      	ldr	r3, [r3, #8]
 800bfc4:	f003 0307 	and.w	r3, r3, #7
 800bfc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	2b06      	cmp	r3, #6
 800bfce:	d007      	beq.n	800bfe0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f042 0201 	orr.w	r2, r2, #1
 800bfde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bfe0:	2300      	movs	r3, #0
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3710      	adds	r7, #16
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
 800bfea:	bf00      	nop
 800bfec:	40010000 	.word	0x40010000
 800bff0:	40010400 	.word	0x40010400

0800bff4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	691b      	ldr	r3, [r3, #16]
 800c002:	f003 0302 	and.w	r3, r3, #2
 800c006:	2b02      	cmp	r3, #2
 800c008:	d122      	bne.n	800c050 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	68db      	ldr	r3, [r3, #12]
 800c010:	f003 0302 	and.w	r3, r3, #2
 800c014:	2b02      	cmp	r3, #2
 800c016:	d11b      	bne.n	800c050 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f06f 0202 	mvn.w	r2, #2
 800c020:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2201      	movs	r2, #1
 800c026:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	699b      	ldr	r3, [r3, #24]
 800c02e:	f003 0303 	and.w	r3, r3, #3
 800c032:	2b00      	cmp	r3, #0
 800c034:	d003      	beq.n	800c03e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f000 facb 	bl	800c5d2 <HAL_TIM_IC_CaptureCallback>
 800c03c:	e005      	b.n	800c04a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f000 fabd 	bl	800c5be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f000 face 	bl	800c5e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	2200      	movs	r2, #0
 800c04e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	f003 0304 	and.w	r3, r3, #4
 800c05a:	2b04      	cmp	r3, #4
 800c05c:	d122      	bne.n	800c0a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	f003 0304 	and.w	r3, r3, #4
 800c068:	2b04      	cmp	r3, #4
 800c06a:	d11b      	bne.n	800c0a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f06f 0204 	mvn.w	r2, #4
 800c074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2202      	movs	r2, #2
 800c07a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	699b      	ldr	r3, [r3, #24]
 800c082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c086:	2b00      	cmp	r3, #0
 800c088:	d003      	beq.n	800c092 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f000 faa1 	bl	800c5d2 <HAL_TIM_IC_CaptureCallback>
 800c090:	e005      	b.n	800c09e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c092:	6878      	ldr	r0, [r7, #4]
 800c094:	f000 fa93 	bl	800c5be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c098:	6878      	ldr	r0, [r7, #4]
 800c09a:	f000 faa4 	bl	800c5e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	f003 0308 	and.w	r3, r3, #8
 800c0ae:	2b08      	cmp	r3, #8
 800c0b0:	d122      	bne.n	800c0f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	68db      	ldr	r3, [r3, #12]
 800c0b8:	f003 0308 	and.w	r3, r3, #8
 800c0bc:	2b08      	cmp	r3, #8
 800c0be:	d11b      	bne.n	800c0f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f06f 0208 	mvn.w	r2, #8
 800c0c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2204      	movs	r2, #4
 800c0ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	69db      	ldr	r3, [r3, #28]
 800c0d6:	f003 0303 	and.w	r3, r3, #3
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d003      	beq.n	800c0e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 fa77 	bl	800c5d2 <HAL_TIM_IC_CaptureCallback>
 800c0e4:	e005      	b.n	800c0f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	f000 fa69 	bl	800c5be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	f000 fa7a 	bl	800c5e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	691b      	ldr	r3, [r3, #16]
 800c0fe:	f003 0310 	and.w	r3, r3, #16
 800c102:	2b10      	cmp	r3, #16
 800c104:	d122      	bne.n	800c14c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	68db      	ldr	r3, [r3, #12]
 800c10c:	f003 0310 	and.w	r3, r3, #16
 800c110:	2b10      	cmp	r3, #16
 800c112:	d11b      	bne.n	800c14c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f06f 0210 	mvn.w	r2, #16
 800c11c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2208      	movs	r2, #8
 800c122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	69db      	ldr	r3, [r3, #28]
 800c12a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d003      	beq.n	800c13a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 fa4d 	bl	800c5d2 <HAL_TIM_IC_CaptureCallback>
 800c138:	e005      	b.n	800c146 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f000 fa3f 	bl	800c5be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f000 fa50 	bl	800c5e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2200      	movs	r2, #0
 800c14a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	691b      	ldr	r3, [r3, #16]
 800c152:	f003 0301 	and.w	r3, r3, #1
 800c156:	2b01      	cmp	r3, #1
 800c158:	d10e      	bne.n	800c178 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	68db      	ldr	r3, [r3, #12]
 800c160:	f003 0301 	and.w	r3, r3, #1
 800c164:	2b01      	cmp	r3, #1
 800c166:	d107      	bne.n	800c178 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f06f 0201 	mvn.w	r2, #1
 800c170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f7f6 fb30 	bl	80027d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	691b      	ldr	r3, [r3, #16]
 800c17e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c182:	2b80      	cmp	r3, #128	; 0x80
 800c184:	d10e      	bne.n	800c1a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	68db      	ldr	r3, [r3, #12]
 800c18c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c190:	2b80      	cmp	r3, #128	; 0x80
 800c192:	d107      	bne.n	800c1a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c19c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 fe1e 	bl	800cde0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	691b      	ldr	r3, [r3, #16]
 800c1aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1ae:	2b40      	cmp	r3, #64	; 0x40
 800c1b0:	d10e      	bne.n	800c1d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	68db      	ldr	r3, [r3, #12]
 800c1b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1bc:	2b40      	cmp	r3, #64	; 0x40
 800c1be:	d107      	bne.n	800c1d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c1c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f000 fa15 	bl	800c5fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	f003 0320 	and.w	r3, r3, #32
 800c1da:	2b20      	cmp	r3, #32
 800c1dc:	d10e      	bne.n	800c1fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	68db      	ldr	r3, [r3, #12]
 800c1e4:	f003 0320 	and.w	r3, r3, #32
 800c1e8:	2b20      	cmp	r3, #32
 800c1ea:	d107      	bne.n	800c1fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	f06f 0220 	mvn.w	r2, #32
 800c1f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f000 fde8 	bl	800cdcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c1fc:	bf00      	nop
 800c1fe:	3708      	adds	r7, #8
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b084      	sub	sp, #16
 800c208:	af00      	add	r7, sp, #0
 800c20a:	60f8      	str	r0, [r7, #12]
 800c20c:	60b9      	str	r1, [r7, #8]
 800c20e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c216:	2b01      	cmp	r3, #1
 800c218:	d101      	bne.n	800c21e <HAL_TIM_OC_ConfigChannel+0x1a>
 800c21a:	2302      	movs	r3, #2
 800c21c:	e04e      	b.n	800c2bc <HAL_TIM_OC_ConfigChannel+0xb8>
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2201      	movs	r2, #1
 800c222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2202      	movs	r2, #2
 800c22a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2b0c      	cmp	r3, #12
 800c232:	d839      	bhi.n	800c2a8 <HAL_TIM_OC_ConfigChannel+0xa4>
 800c234:	a201      	add	r2, pc, #4	; (adr r2, 800c23c <HAL_TIM_OC_ConfigChannel+0x38>)
 800c236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c23a:	bf00      	nop
 800c23c:	0800c271 	.word	0x0800c271
 800c240:	0800c2a9 	.word	0x0800c2a9
 800c244:	0800c2a9 	.word	0x0800c2a9
 800c248:	0800c2a9 	.word	0x0800c2a9
 800c24c:	0800c27f 	.word	0x0800c27f
 800c250:	0800c2a9 	.word	0x0800c2a9
 800c254:	0800c2a9 	.word	0x0800c2a9
 800c258:	0800c2a9 	.word	0x0800c2a9
 800c25c:	0800c28d 	.word	0x0800c28d
 800c260:	0800c2a9 	.word	0x0800c2a9
 800c264:	0800c2a9 	.word	0x0800c2a9
 800c268:	0800c2a9 	.word	0x0800c2a9
 800c26c:	0800c29b 	.word	0x0800c29b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	68b9      	ldr	r1, [r7, #8]
 800c276:	4618      	mov	r0, r3
 800c278:	f000 fa6a 	bl	800c750 <TIM_OC1_SetConfig>
      break;
 800c27c:	e015      	b.n	800c2aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	68b9      	ldr	r1, [r7, #8]
 800c284:	4618      	mov	r0, r3
 800c286:	f000 fad3 	bl	800c830 <TIM_OC2_SetConfig>
      break;
 800c28a:	e00e      	b.n	800c2aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68b9      	ldr	r1, [r7, #8]
 800c292:	4618      	mov	r0, r3
 800c294:	f000 fb42 	bl	800c91c <TIM_OC3_SetConfig>
      break;
 800c298:	e007      	b.n	800c2aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	68b9      	ldr	r1, [r7, #8]
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f000 fbaf 	bl	800ca04 <TIM_OC4_SetConfig>
      break;
 800c2a6:	e000      	b.n	800c2aa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800c2a8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	2201      	movs	r2, #1
 800c2ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c2ba:	2300      	movs	r3, #0
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	3710      	adds	r7, #16
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bd80      	pop	{r7, pc}

0800c2c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b084      	sub	sp, #16
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	60f8      	str	r0, [r7, #12]
 800c2cc:	60b9      	str	r1, [r7, #8]
 800c2ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c2d6:	2b01      	cmp	r3, #1
 800c2d8:	d101      	bne.n	800c2de <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c2da:	2302      	movs	r3, #2
 800c2dc:	e0b4      	b.n	800c448 <HAL_TIM_PWM_ConfigChannel+0x184>
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2201      	movs	r2, #1
 800c2e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	2202      	movs	r2, #2
 800c2ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2b0c      	cmp	r3, #12
 800c2f2:	f200 809f 	bhi.w	800c434 <HAL_TIM_PWM_ConfigChannel+0x170>
 800c2f6:	a201      	add	r2, pc, #4	; (adr r2, 800c2fc <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2fc:	0800c331 	.word	0x0800c331
 800c300:	0800c435 	.word	0x0800c435
 800c304:	0800c435 	.word	0x0800c435
 800c308:	0800c435 	.word	0x0800c435
 800c30c:	0800c371 	.word	0x0800c371
 800c310:	0800c435 	.word	0x0800c435
 800c314:	0800c435 	.word	0x0800c435
 800c318:	0800c435 	.word	0x0800c435
 800c31c:	0800c3b3 	.word	0x0800c3b3
 800c320:	0800c435 	.word	0x0800c435
 800c324:	0800c435 	.word	0x0800c435
 800c328:	0800c435 	.word	0x0800c435
 800c32c:	0800c3f3 	.word	0x0800c3f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	68b9      	ldr	r1, [r7, #8]
 800c336:	4618      	mov	r0, r3
 800c338:	f000 fa0a 	bl	800c750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	699a      	ldr	r2, [r3, #24]
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	f042 0208 	orr.w	r2, r2, #8
 800c34a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	699a      	ldr	r2, [r3, #24]
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	f022 0204 	bic.w	r2, r2, #4
 800c35a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	6999      	ldr	r1, [r3, #24]
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	691a      	ldr	r2, [r3, #16]
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	430a      	orrs	r2, r1
 800c36c:	619a      	str	r2, [r3, #24]
      break;
 800c36e:	e062      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	68b9      	ldr	r1, [r7, #8]
 800c376:	4618      	mov	r0, r3
 800c378:	f000 fa5a 	bl	800c830 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	699a      	ldr	r2, [r3, #24]
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c38a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	699a      	ldr	r2, [r3, #24]
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c39a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	6999      	ldr	r1, [r3, #24]
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	691b      	ldr	r3, [r3, #16]
 800c3a6:	021a      	lsls	r2, r3, #8
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	430a      	orrs	r2, r1
 800c3ae:	619a      	str	r2, [r3, #24]
      break;
 800c3b0:	e041      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	68b9      	ldr	r1, [r7, #8]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f000 faaf 	bl	800c91c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	69da      	ldr	r2, [r3, #28]
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f042 0208 	orr.w	r2, r2, #8
 800c3cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	69da      	ldr	r2, [r3, #28]
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f022 0204 	bic.w	r2, r2, #4
 800c3dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	69d9      	ldr	r1, [r3, #28]
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	691a      	ldr	r2, [r3, #16]
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	430a      	orrs	r2, r1
 800c3ee:	61da      	str	r2, [r3, #28]
      break;
 800c3f0:	e021      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	68b9      	ldr	r1, [r7, #8]
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f000 fb03 	bl	800ca04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	69da      	ldr	r2, [r3, #28]
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c40c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	69da      	ldr	r2, [r3, #28]
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c41c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	69d9      	ldr	r1, [r3, #28]
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	691b      	ldr	r3, [r3, #16]
 800c428:	021a      	lsls	r2, r3, #8
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	430a      	orrs	r2, r1
 800c430:	61da      	str	r2, [r3, #28]
      break;
 800c432:	e000      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c434:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2201      	movs	r2, #1
 800c43a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	2200      	movs	r2, #0
 800c442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c446:	2300      	movs	r3, #0
}
 800c448:	4618      	mov	r0, r3
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c460:	2b01      	cmp	r3, #1
 800c462:	d101      	bne.n	800c468 <HAL_TIM_ConfigClockSource+0x18>
 800c464:	2302      	movs	r3, #2
 800c466:	e0a6      	b.n	800c5b6 <HAL_TIM_ConfigClockSource+0x166>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2201      	movs	r2, #1
 800c46c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2202      	movs	r2, #2
 800c474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	689b      	ldr	r3, [r3, #8]
 800c47e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c486:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c48e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	68fa      	ldr	r2, [r7, #12]
 800c496:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	2b40      	cmp	r3, #64	; 0x40
 800c49e:	d067      	beq.n	800c570 <HAL_TIM_ConfigClockSource+0x120>
 800c4a0:	2b40      	cmp	r3, #64	; 0x40
 800c4a2:	d80b      	bhi.n	800c4bc <HAL_TIM_ConfigClockSource+0x6c>
 800c4a4:	2b10      	cmp	r3, #16
 800c4a6:	d073      	beq.n	800c590 <HAL_TIM_ConfigClockSource+0x140>
 800c4a8:	2b10      	cmp	r3, #16
 800c4aa:	d802      	bhi.n	800c4b2 <HAL_TIM_ConfigClockSource+0x62>
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d06f      	beq.n	800c590 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c4b0:	e078      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c4b2:	2b20      	cmp	r3, #32
 800c4b4:	d06c      	beq.n	800c590 <HAL_TIM_ConfigClockSource+0x140>
 800c4b6:	2b30      	cmp	r3, #48	; 0x30
 800c4b8:	d06a      	beq.n	800c590 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800c4ba:	e073      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c4bc:	2b70      	cmp	r3, #112	; 0x70
 800c4be:	d00d      	beq.n	800c4dc <HAL_TIM_ConfigClockSource+0x8c>
 800c4c0:	2b70      	cmp	r3, #112	; 0x70
 800c4c2:	d804      	bhi.n	800c4ce <HAL_TIM_ConfigClockSource+0x7e>
 800c4c4:	2b50      	cmp	r3, #80	; 0x50
 800c4c6:	d033      	beq.n	800c530 <HAL_TIM_ConfigClockSource+0xe0>
 800c4c8:	2b60      	cmp	r3, #96	; 0x60
 800c4ca:	d041      	beq.n	800c550 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800c4cc:	e06a      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c4ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4d2:	d066      	beq.n	800c5a2 <HAL_TIM_ConfigClockSource+0x152>
 800c4d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c4d8:	d017      	beq.n	800c50a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800c4da:	e063      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	6818      	ldr	r0, [r3, #0]
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	6899      	ldr	r1, [r3, #8]
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	685a      	ldr	r2, [r3, #4]
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	68db      	ldr	r3, [r3, #12]
 800c4ec:	f000 fb5a 	bl	800cba4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	689b      	ldr	r3, [r3, #8]
 800c4f6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c4fe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	68fa      	ldr	r2, [r7, #12]
 800c506:	609a      	str	r2, [r3, #8]
      break;
 800c508:	e04c      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6818      	ldr	r0, [r3, #0]
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	6899      	ldr	r1, [r3, #8]
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	685a      	ldr	r2, [r3, #4]
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	68db      	ldr	r3, [r3, #12]
 800c51a:	f000 fb43 	bl	800cba4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	689a      	ldr	r2, [r3, #8]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c52c:	609a      	str	r2, [r3, #8]
      break;
 800c52e:	e039      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6818      	ldr	r0, [r3, #0]
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	6859      	ldr	r1, [r3, #4]
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	68db      	ldr	r3, [r3, #12]
 800c53c:	461a      	mov	r2, r3
 800c53e:	f000 fab7 	bl	800cab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	2150      	movs	r1, #80	; 0x50
 800c548:	4618      	mov	r0, r3
 800c54a:	f000 fb10 	bl	800cb6e <TIM_ITRx_SetConfig>
      break;
 800c54e:	e029      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	6818      	ldr	r0, [r3, #0]
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	6859      	ldr	r1, [r3, #4]
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	68db      	ldr	r3, [r3, #12]
 800c55c:	461a      	mov	r2, r3
 800c55e:	f000 fad6 	bl	800cb0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	2160      	movs	r1, #96	; 0x60
 800c568:	4618      	mov	r0, r3
 800c56a:	f000 fb00 	bl	800cb6e <TIM_ITRx_SetConfig>
      break;
 800c56e:	e019      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6818      	ldr	r0, [r3, #0]
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	6859      	ldr	r1, [r3, #4]
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	68db      	ldr	r3, [r3, #12]
 800c57c:	461a      	mov	r2, r3
 800c57e:	f000 fa97 	bl	800cab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	2140      	movs	r1, #64	; 0x40
 800c588:	4618      	mov	r0, r3
 800c58a:	f000 faf0 	bl	800cb6e <TIM_ITRx_SetConfig>
      break;
 800c58e:	e009      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681a      	ldr	r2, [r3, #0]
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	4619      	mov	r1, r3
 800c59a:	4610      	mov	r0, r2
 800c59c:	f000 fae7 	bl	800cb6e <TIM_ITRx_SetConfig>
      break;
 800c5a0:	e000      	b.n	800c5a4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800c5a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c5b4:	2300      	movs	r3, #0
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3710      	adds	r7, #16
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}

0800c5be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c5be:	b480      	push	{r7}
 800c5c0:	b083      	sub	sp, #12
 800c5c2:	af00      	add	r7, sp, #0
 800c5c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c5c6:	bf00      	nop
 800c5c8:	370c      	adds	r7, #12
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr

0800c5d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c5d2:	b480      	push	{r7}
 800c5d4:	b083      	sub	sp, #12
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c5da:	bf00      	nop
 800c5dc:	370c      	adds	r7, #12
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e4:	4770      	bx	lr

0800c5e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c5e6:	b480      	push	{r7}
 800c5e8:	b083      	sub	sp, #12
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c5ee:	bf00      	nop
 800c5f0:	370c      	adds	r7, #12
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr

0800c5fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c5fa:	b480      	push	{r7}
 800c5fc:	b083      	sub	sp, #12
 800c5fe:	af00      	add	r7, sp, #0
 800c600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c602:	bf00      	nop
 800c604:	370c      	adds	r7, #12
 800c606:	46bd      	mov	sp, r7
 800c608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60c:	4770      	bx	lr
	...

0800c610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c610:	b480      	push	{r7}
 800c612:	b085      	sub	sp, #20
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	4a40      	ldr	r2, [pc, #256]	; (800c724 <TIM_Base_SetConfig+0x114>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d013      	beq.n	800c650 <TIM_Base_SetConfig+0x40>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c62e:	d00f      	beq.n	800c650 <TIM_Base_SetConfig+0x40>
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	4a3d      	ldr	r2, [pc, #244]	; (800c728 <TIM_Base_SetConfig+0x118>)
 800c634:	4293      	cmp	r3, r2
 800c636:	d00b      	beq.n	800c650 <TIM_Base_SetConfig+0x40>
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	4a3c      	ldr	r2, [pc, #240]	; (800c72c <TIM_Base_SetConfig+0x11c>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d007      	beq.n	800c650 <TIM_Base_SetConfig+0x40>
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	4a3b      	ldr	r2, [pc, #236]	; (800c730 <TIM_Base_SetConfig+0x120>)
 800c644:	4293      	cmp	r3, r2
 800c646:	d003      	beq.n	800c650 <TIM_Base_SetConfig+0x40>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	4a3a      	ldr	r2, [pc, #232]	; (800c734 <TIM_Base_SetConfig+0x124>)
 800c64c:	4293      	cmp	r3, r2
 800c64e:	d108      	bne.n	800c662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	68fa      	ldr	r2, [r7, #12]
 800c65e:	4313      	orrs	r3, r2
 800c660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	4a2f      	ldr	r2, [pc, #188]	; (800c724 <TIM_Base_SetConfig+0x114>)
 800c666:	4293      	cmp	r3, r2
 800c668:	d02b      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c670:	d027      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	4a2c      	ldr	r2, [pc, #176]	; (800c728 <TIM_Base_SetConfig+0x118>)
 800c676:	4293      	cmp	r3, r2
 800c678:	d023      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	4a2b      	ldr	r2, [pc, #172]	; (800c72c <TIM_Base_SetConfig+0x11c>)
 800c67e:	4293      	cmp	r3, r2
 800c680:	d01f      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	4a2a      	ldr	r2, [pc, #168]	; (800c730 <TIM_Base_SetConfig+0x120>)
 800c686:	4293      	cmp	r3, r2
 800c688:	d01b      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	4a29      	ldr	r2, [pc, #164]	; (800c734 <TIM_Base_SetConfig+0x124>)
 800c68e:	4293      	cmp	r3, r2
 800c690:	d017      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	4a28      	ldr	r2, [pc, #160]	; (800c738 <TIM_Base_SetConfig+0x128>)
 800c696:	4293      	cmp	r3, r2
 800c698:	d013      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	4a27      	ldr	r2, [pc, #156]	; (800c73c <TIM_Base_SetConfig+0x12c>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d00f      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	4a26      	ldr	r2, [pc, #152]	; (800c740 <TIM_Base_SetConfig+0x130>)
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d00b      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	4a25      	ldr	r2, [pc, #148]	; (800c744 <TIM_Base_SetConfig+0x134>)
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	d007      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	4a24      	ldr	r2, [pc, #144]	; (800c748 <TIM_Base_SetConfig+0x138>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d003      	beq.n	800c6c2 <TIM_Base_SetConfig+0xb2>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	4a23      	ldr	r2, [pc, #140]	; (800c74c <TIM_Base_SetConfig+0x13c>)
 800c6be:	4293      	cmp	r3, r2
 800c6c0:	d108      	bne.n	800c6d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c6c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	68db      	ldr	r3, [r3, #12]
 800c6ce:	68fa      	ldr	r2, [r7, #12]
 800c6d0:	4313      	orrs	r3, r2
 800c6d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	695b      	ldr	r3, [r3, #20]
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	68fa      	ldr	r2, [r7, #12]
 800c6e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	689a      	ldr	r2, [r3, #8]
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	681a      	ldr	r2, [r3, #0]
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	4a0a      	ldr	r2, [pc, #40]	; (800c724 <TIM_Base_SetConfig+0x114>)
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	d003      	beq.n	800c708 <TIM_Base_SetConfig+0xf8>
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	4a0c      	ldr	r2, [pc, #48]	; (800c734 <TIM_Base_SetConfig+0x124>)
 800c704:	4293      	cmp	r3, r2
 800c706:	d103      	bne.n	800c710 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	691a      	ldr	r2, [r3, #16]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2201      	movs	r2, #1
 800c714:	615a      	str	r2, [r3, #20]
}
 800c716:	bf00      	nop
 800c718:	3714      	adds	r7, #20
 800c71a:	46bd      	mov	sp, r7
 800c71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c720:	4770      	bx	lr
 800c722:	bf00      	nop
 800c724:	40010000 	.word	0x40010000
 800c728:	40000400 	.word	0x40000400
 800c72c:	40000800 	.word	0x40000800
 800c730:	40000c00 	.word	0x40000c00
 800c734:	40010400 	.word	0x40010400
 800c738:	40014000 	.word	0x40014000
 800c73c:	40014400 	.word	0x40014400
 800c740:	40014800 	.word	0x40014800
 800c744:	40001800 	.word	0x40001800
 800c748:	40001c00 	.word	0x40001c00
 800c74c:	40002000 	.word	0x40002000

0800c750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c750:	b480      	push	{r7}
 800c752:	b087      	sub	sp, #28
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
 800c758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	6a1b      	ldr	r3, [r3, #32]
 800c75e:	f023 0201 	bic.w	r2, r3, #1
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6a1b      	ldr	r3, [r3, #32]
 800c76a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	685b      	ldr	r3, [r3, #4]
 800c770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	699b      	ldr	r3, [r3, #24]
 800c776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c77e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	f023 0303 	bic.w	r3, r3, #3
 800c786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	68fa      	ldr	r2, [r7, #12]
 800c78e:	4313      	orrs	r3, r2
 800c790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	f023 0302 	bic.w	r3, r3, #2
 800c798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	697a      	ldr	r2, [r7, #20]
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	4a20      	ldr	r2, [pc, #128]	; (800c828 <TIM_OC1_SetConfig+0xd8>)
 800c7a8:	4293      	cmp	r3, r2
 800c7aa:	d003      	beq.n	800c7b4 <TIM_OC1_SetConfig+0x64>
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	4a1f      	ldr	r2, [pc, #124]	; (800c82c <TIM_OC1_SetConfig+0xdc>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d10c      	bne.n	800c7ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	f023 0308 	bic.w	r3, r3, #8
 800c7ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	68db      	ldr	r3, [r3, #12]
 800c7c0:	697a      	ldr	r2, [r7, #20]
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	f023 0304 	bic.w	r3, r3, #4
 800c7cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	4a15      	ldr	r2, [pc, #84]	; (800c828 <TIM_OC1_SetConfig+0xd8>)
 800c7d2:	4293      	cmp	r3, r2
 800c7d4:	d003      	beq.n	800c7de <TIM_OC1_SetConfig+0x8e>
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	4a14      	ldr	r2, [pc, #80]	; (800c82c <TIM_OC1_SetConfig+0xdc>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d111      	bne.n	800c802 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c7e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c7ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	695b      	ldr	r3, [r3, #20]
 800c7f2:	693a      	ldr	r2, [r7, #16]
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	699b      	ldr	r3, [r3, #24]
 800c7fc:	693a      	ldr	r2, [r7, #16]
 800c7fe:	4313      	orrs	r3, r2
 800c800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	693a      	ldr	r2, [r7, #16]
 800c806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	68fa      	ldr	r2, [r7, #12]
 800c80c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	685a      	ldr	r2, [r3, #4]
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	697a      	ldr	r2, [r7, #20]
 800c81a:	621a      	str	r2, [r3, #32]
}
 800c81c:	bf00      	nop
 800c81e:	371c      	adds	r7, #28
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr
 800c828:	40010000 	.word	0x40010000
 800c82c:	40010400 	.word	0x40010400

0800c830 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c830:	b480      	push	{r7}
 800c832:	b087      	sub	sp, #28
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
 800c838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	6a1b      	ldr	r3, [r3, #32]
 800c83e:	f023 0210 	bic.w	r2, r3, #16
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6a1b      	ldr	r3, [r3, #32]
 800c84a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	699b      	ldr	r3, [r3, #24]
 800c856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c85e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c866:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	021b      	lsls	r3, r3, #8
 800c86e:	68fa      	ldr	r2, [r7, #12]
 800c870:	4313      	orrs	r3, r2
 800c872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c874:	697b      	ldr	r3, [r7, #20]
 800c876:	f023 0320 	bic.w	r3, r3, #32
 800c87a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	689b      	ldr	r3, [r3, #8]
 800c880:	011b      	lsls	r3, r3, #4
 800c882:	697a      	ldr	r2, [r7, #20]
 800c884:	4313      	orrs	r3, r2
 800c886:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	4a22      	ldr	r2, [pc, #136]	; (800c914 <TIM_OC2_SetConfig+0xe4>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d003      	beq.n	800c898 <TIM_OC2_SetConfig+0x68>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	4a21      	ldr	r2, [pc, #132]	; (800c918 <TIM_OC2_SetConfig+0xe8>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d10d      	bne.n	800c8b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c898:	697b      	ldr	r3, [r7, #20]
 800c89a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c89e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	68db      	ldr	r3, [r3, #12]
 800c8a4:	011b      	lsls	r3, r3, #4
 800c8a6:	697a      	ldr	r2, [r7, #20]
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c8b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	4a17      	ldr	r2, [pc, #92]	; (800c914 <TIM_OC2_SetConfig+0xe4>)
 800c8b8:	4293      	cmp	r3, r2
 800c8ba:	d003      	beq.n	800c8c4 <TIM_OC2_SetConfig+0x94>
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	4a16      	ldr	r2, [pc, #88]	; (800c918 <TIM_OC2_SetConfig+0xe8>)
 800c8c0:	4293      	cmp	r3, r2
 800c8c2:	d113      	bne.n	800c8ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c8ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c8d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	695b      	ldr	r3, [r3, #20]
 800c8d8:	009b      	lsls	r3, r3, #2
 800c8da:	693a      	ldr	r2, [r7, #16]
 800c8dc:	4313      	orrs	r3, r2
 800c8de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	699b      	ldr	r3, [r3, #24]
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	693a      	ldr	r2, [r7, #16]
 800c8e8:	4313      	orrs	r3, r2
 800c8ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	693a      	ldr	r2, [r7, #16]
 800c8f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	68fa      	ldr	r2, [r7, #12]
 800c8f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	685a      	ldr	r2, [r3, #4]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	697a      	ldr	r2, [r7, #20]
 800c904:	621a      	str	r2, [r3, #32]
}
 800c906:	bf00      	nop
 800c908:	371c      	adds	r7, #28
 800c90a:	46bd      	mov	sp, r7
 800c90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c910:	4770      	bx	lr
 800c912:	bf00      	nop
 800c914:	40010000 	.word	0x40010000
 800c918:	40010400 	.word	0x40010400

0800c91c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c91c:	b480      	push	{r7}
 800c91e:	b087      	sub	sp, #28
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
 800c924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6a1b      	ldr	r3, [r3, #32]
 800c92a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6a1b      	ldr	r3, [r3, #32]
 800c936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	685b      	ldr	r3, [r3, #4]
 800c93c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	69db      	ldr	r3, [r3, #28]
 800c942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c94a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	f023 0303 	bic.w	r3, r3, #3
 800c952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	68fa      	ldr	r2, [r7, #12]
 800c95a:	4313      	orrs	r3, r2
 800c95c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	689b      	ldr	r3, [r3, #8]
 800c96a:	021b      	lsls	r3, r3, #8
 800c96c:	697a      	ldr	r2, [r7, #20]
 800c96e:	4313      	orrs	r3, r2
 800c970:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	4a21      	ldr	r2, [pc, #132]	; (800c9fc <TIM_OC3_SetConfig+0xe0>)
 800c976:	4293      	cmp	r3, r2
 800c978:	d003      	beq.n	800c982 <TIM_OC3_SetConfig+0x66>
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	4a20      	ldr	r2, [pc, #128]	; (800ca00 <TIM_OC3_SetConfig+0xe4>)
 800c97e:	4293      	cmp	r3, r2
 800c980:	d10d      	bne.n	800c99e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	68db      	ldr	r3, [r3, #12]
 800c98e:	021b      	lsls	r3, r3, #8
 800c990:	697a      	ldr	r2, [r7, #20]
 800c992:	4313      	orrs	r3, r2
 800c994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c996:	697b      	ldr	r3, [r7, #20]
 800c998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c99c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	4a16      	ldr	r2, [pc, #88]	; (800c9fc <TIM_OC3_SetConfig+0xe0>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d003      	beq.n	800c9ae <TIM_OC3_SetConfig+0x92>
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	4a15      	ldr	r2, [pc, #84]	; (800ca00 <TIM_OC3_SetConfig+0xe4>)
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	d113      	bne.n	800c9d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c9b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c9b6:	693b      	ldr	r3, [r7, #16]
 800c9b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c9bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	695b      	ldr	r3, [r3, #20]
 800c9c2:	011b      	lsls	r3, r3, #4
 800c9c4:	693a      	ldr	r2, [r7, #16]
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	699b      	ldr	r3, [r3, #24]
 800c9ce:	011b      	lsls	r3, r3, #4
 800c9d0:	693a      	ldr	r2, [r7, #16]
 800c9d2:	4313      	orrs	r3, r2
 800c9d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	693a      	ldr	r2, [r7, #16]
 800c9da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	68fa      	ldr	r2, [r7, #12]
 800c9e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	685a      	ldr	r2, [r3, #4]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	697a      	ldr	r2, [r7, #20]
 800c9ee:	621a      	str	r2, [r3, #32]
}
 800c9f0:	bf00      	nop
 800c9f2:	371c      	adds	r7, #28
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fa:	4770      	bx	lr
 800c9fc:	40010000 	.word	0x40010000
 800ca00:	40010400 	.word	0x40010400

0800ca04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca04:	b480      	push	{r7}
 800ca06:	b087      	sub	sp, #28
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
 800ca0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6a1b      	ldr	r3, [r3, #32]
 800ca12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6a1b      	ldr	r3, [r3, #32]
 800ca1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	685b      	ldr	r3, [r3, #4]
 800ca24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	69db      	ldr	r3, [r3, #28]
 800ca2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	021b      	lsls	r3, r3, #8
 800ca42:	68fa      	ldr	r2, [r7, #12]
 800ca44:	4313      	orrs	r3, r2
 800ca46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ca4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	689b      	ldr	r3, [r3, #8]
 800ca54:	031b      	lsls	r3, r3, #12
 800ca56:	693a      	ldr	r2, [r7, #16]
 800ca58:	4313      	orrs	r3, r2
 800ca5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	4a12      	ldr	r2, [pc, #72]	; (800caa8 <TIM_OC4_SetConfig+0xa4>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d003      	beq.n	800ca6c <TIM_OC4_SetConfig+0x68>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	4a11      	ldr	r2, [pc, #68]	; (800caac <TIM_OC4_SetConfig+0xa8>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d109      	bne.n	800ca80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ca72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	695b      	ldr	r3, [r3, #20]
 800ca78:	019b      	lsls	r3, r3, #6
 800ca7a:	697a      	ldr	r2, [r7, #20]
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	697a      	ldr	r2, [r7, #20]
 800ca84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	68fa      	ldr	r2, [r7, #12]
 800ca8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	685a      	ldr	r2, [r3, #4]
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	693a      	ldr	r2, [r7, #16]
 800ca98:	621a      	str	r2, [r3, #32]
}
 800ca9a:	bf00      	nop
 800ca9c:	371c      	adds	r7, #28
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa4:	4770      	bx	lr
 800caa6:	bf00      	nop
 800caa8:	40010000 	.word	0x40010000
 800caac:	40010400 	.word	0x40010400

0800cab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	60b9      	str	r1, [r7, #8]
 800caba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	6a1b      	ldr	r3, [r3, #32]
 800cac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	6a1b      	ldr	r3, [r3, #32]
 800cac6:	f023 0201 	bic.w	r2, r3, #1
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	699b      	ldr	r3, [r3, #24]
 800cad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cad4:	693b      	ldr	r3, [r7, #16]
 800cad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	011b      	lsls	r3, r3, #4
 800cae0:	693a      	ldr	r2, [r7, #16]
 800cae2:	4313      	orrs	r3, r2
 800cae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	f023 030a 	bic.w	r3, r3, #10
 800caec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800caee:	697a      	ldr	r2, [r7, #20]
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	4313      	orrs	r3, r2
 800caf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	693a      	ldr	r2, [r7, #16]
 800cafa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	697a      	ldr	r2, [r7, #20]
 800cb00:	621a      	str	r2, [r3, #32]
}
 800cb02:	bf00      	nop
 800cb04:	371c      	adds	r7, #28
 800cb06:	46bd      	mov	sp, r7
 800cb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0c:	4770      	bx	lr

0800cb0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb0e:	b480      	push	{r7}
 800cb10:	b087      	sub	sp, #28
 800cb12:	af00      	add	r7, sp, #0
 800cb14:	60f8      	str	r0, [r7, #12]
 800cb16:	60b9      	str	r1, [r7, #8]
 800cb18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	6a1b      	ldr	r3, [r3, #32]
 800cb1e:	f023 0210 	bic.w	r2, r3, #16
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	699b      	ldr	r3, [r3, #24]
 800cb2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	6a1b      	ldr	r3, [r3, #32]
 800cb30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cb32:	697b      	ldr	r3, [r7, #20]
 800cb34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cb38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	031b      	lsls	r3, r3, #12
 800cb3e:	697a      	ldr	r2, [r7, #20]
 800cb40:	4313      	orrs	r3, r2
 800cb42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cb4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	011b      	lsls	r3, r3, #4
 800cb50:	693a      	ldr	r2, [r7, #16]
 800cb52:	4313      	orrs	r3, r2
 800cb54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	697a      	ldr	r2, [r7, #20]
 800cb5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	693a      	ldr	r2, [r7, #16]
 800cb60:	621a      	str	r2, [r3, #32]
}
 800cb62:	bf00      	nop
 800cb64:	371c      	adds	r7, #28
 800cb66:	46bd      	mov	sp, r7
 800cb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6c:	4770      	bx	lr

0800cb6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cb6e:	b480      	push	{r7}
 800cb70:	b085      	sub	sp, #20
 800cb72:	af00      	add	r7, sp, #0
 800cb74:	6078      	str	r0, [r7, #4]
 800cb76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	689b      	ldr	r3, [r3, #8]
 800cb7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cb86:	683a      	ldr	r2, [r7, #0]
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	f043 0307 	orr.w	r3, r3, #7
 800cb90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	68fa      	ldr	r2, [r7, #12]
 800cb96:	609a      	str	r2, [r3, #8]
}
 800cb98:	bf00      	nop
 800cb9a:	3714      	adds	r7, #20
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba2:	4770      	bx	lr

0800cba4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cba4:	b480      	push	{r7}
 800cba6:	b087      	sub	sp, #28
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	60f8      	str	r0, [r7, #12]
 800cbac:	60b9      	str	r1, [r7, #8]
 800cbae:	607a      	str	r2, [r7, #4]
 800cbb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	689b      	ldr	r3, [r3, #8]
 800cbb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cbb8:	697b      	ldr	r3, [r7, #20]
 800cbba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cbbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	021a      	lsls	r2, r3, #8
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	431a      	orrs	r2, r3
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	697a      	ldr	r2, [r7, #20]
 800cbce:	4313      	orrs	r3, r2
 800cbd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	697a      	ldr	r2, [r7, #20]
 800cbd6:	609a      	str	r2, [r3, #8]
}
 800cbd8:	bf00      	nop
 800cbda:	371c      	adds	r7, #28
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe2:	4770      	bx	lr

0800cbe4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cbe4:	b480      	push	{r7}
 800cbe6:	b087      	sub	sp, #28
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	60f8      	str	r0, [r7, #12]
 800cbec:	60b9      	str	r1, [r7, #8]
 800cbee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	f003 031f 	and.w	r3, r3, #31
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	fa02 f303 	lsl.w	r3, r2, r3
 800cbfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	6a1a      	ldr	r2, [r3, #32]
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	43db      	mvns	r3, r3
 800cc06:	401a      	ands	r2, r3
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	6a1a      	ldr	r2, [r3, #32]
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	f003 031f 	and.w	r3, r3, #31
 800cc16:	6879      	ldr	r1, [r7, #4]
 800cc18:	fa01 f303 	lsl.w	r3, r1, r3
 800cc1c:	431a      	orrs	r2, r3
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	621a      	str	r2, [r3, #32]
}
 800cc22:	bf00      	nop
 800cc24:	371c      	adds	r7, #28
 800cc26:	46bd      	mov	sp, r7
 800cc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2c:	4770      	bx	lr
	...

0800cc30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cc30:	b480      	push	{r7}
 800cc32:	b085      	sub	sp, #20
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
 800cc38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	d101      	bne.n	800cc48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cc44:	2302      	movs	r3, #2
 800cc46:	e05a      	b.n	800ccfe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2201      	movs	r2, #1
 800cc4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2202      	movs	r2, #2
 800cc54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	685b      	ldr	r3, [r3, #4]
 800cc5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	689b      	ldr	r3, [r3, #8]
 800cc66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	68fa      	ldr	r2, [r7, #12]
 800cc76:	4313      	orrs	r3, r2
 800cc78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	68fa      	ldr	r2, [r7, #12]
 800cc80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	4a21      	ldr	r2, [pc, #132]	; (800cd0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d022      	beq.n	800ccd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc94:	d01d      	beq.n	800ccd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	4a1d      	ldr	r2, [pc, #116]	; (800cd10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cc9c:	4293      	cmp	r3, r2
 800cc9e:	d018      	beq.n	800ccd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a1b      	ldr	r2, [pc, #108]	; (800cd14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d013      	beq.n	800ccd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	4a1a      	ldr	r2, [pc, #104]	; (800cd18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d00e      	beq.n	800ccd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a18      	ldr	r2, [pc, #96]	; (800cd1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d009      	beq.n	800ccd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	4a17      	ldr	r2, [pc, #92]	; (800cd20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d004      	beq.n	800ccd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a15      	ldr	r2, [pc, #84]	; (800cd24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	d10c      	bne.n	800ccec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ccd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	685b      	ldr	r3, [r3, #4]
 800ccde:	68ba      	ldr	r2, [r7, #8]
 800cce0:	4313      	orrs	r3, r2
 800cce2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68ba      	ldr	r2, [r7, #8]
 800ccea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ccfc:	2300      	movs	r3, #0
}
 800ccfe:	4618      	mov	r0, r3
 800cd00:	3714      	adds	r7, #20
 800cd02:	46bd      	mov	sp, r7
 800cd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd08:	4770      	bx	lr
 800cd0a:	bf00      	nop
 800cd0c:	40010000 	.word	0x40010000
 800cd10:	40000400 	.word	0x40000400
 800cd14:	40000800 	.word	0x40000800
 800cd18:	40000c00 	.word	0x40000c00
 800cd1c:	40010400 	.word	0x40010400
 800cd20:	40014000 	.word	0x40014000
 800cd24:	40001800 	.word	0x40001800

0800cd28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cd28:	b480      	push	{r7}
 800cd2a:	b085      	sub	sp, #20
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
 800cd30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cd32:	2300      	movs	r3, #0
 800cd34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d101      	bne.n	800cd44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cd40:	2302      	movs	r3, #2
 800cd42:	e03d      	b.n	800cdc0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2201      	movs	r2, #1
 800cd48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	68db      	ldr	r3, [r3, #12]
 800cd56:	4313      	orrs	r3, r2
 800cd58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	689b      	ldr	r3, [r3, #8]
 800cd64:	4313      	orrs	r3, r2
 800cd66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	685b      	ldr	r3, [r3, #4]
 800cd72:	4313      	orrs	r3, r2
 800cd74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4313      	orrs	r3, r2
 800cd82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	691b      	ldr	r3, [r3, #16]
 800cd8e:	4313      	orrs	r3, r2
 800cd90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	695b      	ldr	r3, [r3, #20]
 800cd9c:	4313      	orrs	r3, r2
 800cd9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	69db      	ldr	r3, [r3, #28]
 800cdaa:	4313      	orrs	r3, r2
 800cdac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	68fa      	ldr	r2, [r7, #12]
 800cdb4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cdbe:	2300      	movs	r3, #0
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	3714      	adds	r7, #20
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdca:	4770      	bx	lr

0800cdcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cdcc:	b480      	push	{r7}
 800cdce:	b083      	sub	sp, #12
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cdd4:	bf00      	nop
 800cdd6:	370c      	adds	r7, #12
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdde:	4770      	bx	lr

0800cde0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cde0:	b480      	push	{r7}
 800cde2:	b083      	sub	sp, #12
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cde8:	bf00      	nop
 800cdea:	370c      	adds	r7, #12
 800cdec:	46bd      	mov	sp, r7
 800cdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf2:	4770      	bx	lr

0800cdf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b082      	sub	sp, #8
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d101      	bne.n	800ce06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ce02:	2301      	movs	r3, #1
 800ce04:	e03f      	b.n	800ce86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ce0c:	b2db      	uxtb	r3, r3
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d106      	bne.n	800ce20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2200      	movs	r2, #0
 800ce16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ce1a:	6878      	ldr	r0, [r7, #4]
 800ce1c:	f7f6 fe7a 	bl	8003b14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2224      	movs	r2, #36	; 0x24
 800ce24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	68da      	ldr	r2, [r3, #12]
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ce36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ce38:	6878      	ldr	r0, [r7, #4]
 800ce3a:	f000 f829 	bl	800ce90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	691a      	ldr	r2, [r3, #16]
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ce4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	695a      	ldr	r2, [r3, #20]
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ce5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	68da      	ldr	r2, [r3, #12]
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ce6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	2200      	movs	r2, #0
 800ce72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2220      	movs	r2, #32
 800ce78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2220      	movs	r2, #32
 800ce80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ce84:	2300      	movs	r3, #0
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3708      	adds	r7, #8
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
	...

0800ce90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce94:	b085      	sub	sp, #20
 800ce96:	af00      	add	r7, sp, #0
 800ce98:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	691b      	ldr	r3, [r3, #16]
 800cea0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	68da      	ldr	r2, [r3, #12]
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	430a      	orrs	r2, r1
 800ceae:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	689a      	ldr	r2, [r3, #8]
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	691b      	ldr	r3, [r3, #16]
 800ceb8:	431a      	orrs	r2, r3
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	695b      	ldr	r3, [r3, #20]
 800cebe:	431a      	orrs	r2, r3
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	69db      	ldr	r3, [r3, #28]
 800cec4:	4313      	orrs	r3, r2
 800cec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	68db      	ldr	r3, [r3, #12]
 800cece:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800ced2:	f023 030c 	bic.w	r3, r3, #12
 800ced6:	687a      	ldr	r2, [r7, #4]
 800ced8:	6812      	ldr	r2, [r2, #0]
 800ceda:	68f9      	ldr	r1, [r7, #12]
 800cedc:	430b      	orrs	r3, r1
 800cede:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	695b      	ldr	r3, [r3, #20]
 800cee6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	699a      	ldr	r2, [r3, #24]
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	430a      	orrs	r2, r1
 800cef4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	69db      	ldr	r3, [r3, #28]
 800cefa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cefe:	f040 818b 	bne.w	800d218 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	4ac1      	ldr	r2, [pc, #772]	; (800d20c <UART_SetConfig+0x37c>)
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d005      	beq.n	800cf18 <UART_SetConfig+0x88>
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4abf      	ldr	r2, [pc, #764]	; (800d210 <UART_SetConfig+0x380>)
 800cf12:	4293      	cmp	r3, r2
 800cf14:	f040 80bd 	bne.w	800d092 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cf18:	f7fd f878 	bl	800a00c <HAL_RCC_GetPCLK2Freq>
 800cf1c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	461d      	mov	r5, r3
 800cf22:	f04f 0600 	mov.w	r6, #0
 800cf26:	46a8      	mov	r8, r5
 800cf28:	46b1      	mov	r9, r6
 800cf2a:	eb18 0308 	adds.w	r3, r8, r8
 800cf2e:	eb49 0409 	adc.w	r4, r9, r9
 800cf32:	4698      	mov	r8, r3
 800cf34:	46a1      	mov	r9, r4
 800cf36:	eb18 0805 	adds.w	r8, r8, r5
 800cf3a:	eb49 0906 	adc.w	r9, r9, r6
 800cf3e:	f04f 0100 	mov.w	r1, #0
 800cf42:	f04f 0200 	mov.w	r2, #0
 800cf46:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800cf4a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800cf4e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800cf52:	4688      	mov	r8, r1
 800cf54:	4691      	mov	r9, r2
 800cf56:	eb18 0005 	adds.w	r0, r8, r5
 800cf5a:	eb49 0106 	adc.w	r1, r9, r6
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	685b      	ldr	r3, [r3, #4]
 800cf62:	461d      	mov	r5, r3
 800cf64:	f04f 0600 	mov.w	r6, #0
 800cf68:	196b      	adds	r3, r5, r5
 800cf6a:	eb46 0406 	adc.w	r4, r6, r6
 800cf6e:	461a      	mov	r2, r3
 800cf70:	4623      	mov	r3, r4
 800cf72:	f7f3 fd73 	bl	8000a5c <__aeabi_uldivmod>
 800cf76:	4603      	mov	r3, r0
 800cf78:	460c      	mov	r4, r1
 800cf7a:	461a      	mov	r2, r3
 800cf7c:	4ba5      	ldr	r3, [pc, #660]	; (800d214 <UART_SetConfig+0x384>)
 800cf7e:	fba3 2302 	umull	r2, r3, r3, r2
 800cf82:	095b      	lsrs	r3, r3, #5
 800cf84:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	461d      	mov	r5, r3
 800cf8c:	f04f 0600 	mov.w	r6, #0
 800cf90:	46a9      	mov	r9, r5
 800cf92:	46b2      	mov	sl, r6
 800cf94:	eb19 0309 	adds.w	r3, r9, r9
 800cf98:	eb4a 040a 	adc.w	r4, sl, sl
 800cf9c:	4699      	mov	r9, r3
 800cf9e:	46a2      	mov	sl, r4
 800cfa0:	eb19 0905 	adds.w	r9, r9, r5
 800cfa4:	eb4a 0a06 	adc.w	sl, sl, r6
 800cfa8:	f04f 0100 	mov.w	r1, #0
 800cfac:	f04f 0200 	mov.w	r2, #0
 800cfb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cfb4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800cfb8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800cfbc:	4689      	mov	r9, r1
 800cfbe:	4692      	mov	sl, r2
 800cfc0:	eb19 0005 	adds.w	r0, r9, r5
 800cfc4:	eb4a 0106 	adc.w	r1, sl, r6
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	685b      	ldr	r3, [r3, #4]
 800cfcc:	461d      	mov	r5, r3
 800cfce:	f04f 0600 	mov.w	r6, #0
 800cfd2:	196b      	adds	r3, r5, r5
 800cfd4:	eb46 0406 	adc.w	r4, r6, r6
 800cfd8:	461a      	mov	r2, r3
 800cfda:	4623      	mov	r3, r4
 800cfdc:	f7f3 fd3e 	bl	8000a5c <__aeabi_uldivmod>
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	460c      	mov	r4, r1
 800cfe4:	461a      	mov	r2, r3
 800cfe6:	4b8b      	ldr	r3, [pc, #556]	; (800d214 <UART_SetConfig+0x384>)
 800cfe8:	fba3 1302 	umull	r1, r3, r3, r2
 800cfec:	095b      	lsrs	r3, r3, #5
 800cfee:	2164      	movs	r1, #100	; 0x64
 800cff0:	fb01 f303 	mul.w	r3, r1, r3
 800cff4:	1ad3      	subs	r3, r2, r3
 800cff6:	00db      	lsls	r3, r3, #3
 800cff8:	3332      	adds	r3, #50	; 0x32
 800cffa:	4a86      	ldr	r2, [pc, #536]	; (800d214 <UART_SetConfig+0x384>)
 800cffc:	fba2 2303 	umull	r2, r3, r2, r3
 800d000:	095b      	lsrs	r3, r3, #5
 800d002:	005b      	lsls	r3, r3, #1
 800d004:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d008:	4498      	add	r8, r3
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	461d      	mov	r5, r3
 800d00e:	f04f 0600 	mov.w	r6, #0
 800d012:	46a9      	mov	r9, r5
 800d014:	46b2      	mov	sl, r6
 800d016:	eb19 0309 	adds.w	r3, r9, r9
 800d01a:	eb4a 040a 	adc.w	r4, sl, sl
 800d01e:	4699      	mov	r9, r3
 800d020:	46a2      	mov	sl, r4
 800d022:	eb19 0905 	adds.w	r9, r9, r5
 800d026:	eb4a 0a06 	adc.w	sl, sl, r6
 800d02a:	f04f 0100 	mov.w	r1, #0
 800d02e:	f04f 0200 	mov.w	r2, #0
 800d032:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d036:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d03a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d03e:	4689      	mov	r9, r1
 800d040:	4692      	mov	sl, r2
 800d042:	eb19 0005 	adds.w	r0, r9, r5
 800d046:	eb4a 0106 	adc.w	r1, sl, r6
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	685b      	ldr	r3, [r3, #4]
 800d04e:	461d      	mov	r5, r3
 800d050:	f04f 0600 	mov.w	r6, #0
 800d054:	196b      	adds	r3, r5, r5
 800d056:	eb46 0406 	adc.w	r4, r6, r6
 800d05a:	461a      	mov	r2, r3
 800d05c:	4623      	mov	r3, r4
 800d05e:	f7f3 fcfd 	bl	8000a5c <__aeabi_uldivmod>
 800d062:	4603      	mov	r3, r0
 800d064:	460c      	mov	r4, r1
 800d066:	461a      	mov	r2, r3
 800d068:	4b6a      	ldr	r3, [pc, #424]	; (800d214 <UART_SetConfig+0x384>)
 800d06a:	fba3 1302 	umull	r1, r3, r3, r2
 800d06e:	095b      	lsrs	r3, r3, #5
 800d070:	2164      	movs	r1, #100	; 0x64
 800d072:	fb01 f303 	mul.w	r3, r1, r3
 800d076:	1ad3      	subs	r3, r2, r3
 800d078:	00db      	lsls	r3, r3, #3
 800d07a:	3332      	adds	r3, #50	; 0x32
 800d07c:	4a65      	ldr	r2, [pc, #404]	; (800d214 <UART_SetConfig+0x384>)
 800d07e:	fba2 2303 	umull	r2, r3, r2, r3
 800d082:	095b      	lsrs	r3, r3, #5
 800d084:	f003 0207 	and.w	r2, r3, #7
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4442      	add	r2, r8
 800d08e:	609a      	str	r2, [r3, #8]
 800d090:	e26f      	b.n	800d572 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d092:	f7fc ffa7 	bl	8009fe4 <HAL_RCC_GetPCLK1Freq>
 800d096:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	461d      	mov	r5, r3
 800d09c:	f04f 0600 	mov.w	r6, #0
 800d0a0:	46a8      	mov	r8, r5
 800d0a2:	46b1      	mov	r9, r6
 800d0a4:	eb18 0308 	adds.w	r3, r8, r8
 800d0a8:	eb49 0409 	adc.w	r4, r9, r9
 800d0ac:	4698      	mov	r8, r3
 800d0ae:	46a1      	mov	r9, r4
 800d0b0:	eb18 0805 	adds.w	r8, r8, r5
 800d0b4:	eb49 0906 	adc.w	r9, r9, r6
 800d0b8:	f04f 0100 	mov.w	r1, #0
 800d0bc:	f04f 0200 	mov.w	r2, #0
 800d0c0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d0c4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d0c8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d0cc:	4688      	mov	r8, r1
 800d0ce:	4691      	mov	r9, r2
 800d0d0:	eb18 0005 	adds.w	r0, r8, r5
 800d0d4:	eb49 0106 	adc.w	r1, r9, r6
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	685b      	ldr	r3, [r3, #4]
 800d0dc:	461d      	mov	r5, r3
 800d0de:	f04f 0600 	mov.w	r6, #0
 800d0e2:	196b      	adds	r3, r5, r5
 800d0e4:	eb46 0406 	adc.w	r4, r6, r6
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	4623      	mov	r3, r4
 800d0ec:	f7f3 fcb6 	bl	8000a5c <__aeabi_uldivmod>
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	460c      	mov	r4, r1
 800d0f4:	461a      	mov	r2, r3
 800d0f6:	4b47      	ldr	r3, [pc, #284]	; (800d214 <UART_SetConfig+0x384>)
 800d0f8:	fba3 2302 	umull	r2, r3, r3, r2
 800d0fc:	095b      	lsrs	r3, r3, #5
 800d0fe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	461d      	mov	r5, r3
 800d106:	f04f 0600 	mov.w	r6, #0
 800d10a:	46a9      	mov	r9, r5
 800d10c:	46b2      	mov	sl, r6
 800d10e:	eb19 0309 	adds.w	r3, r9, r9
 800d112:	eb4a 040a 	adc.w	r4, sl, sl
 800d116:	4699      	mov	r9, r3
 800d118:	46a2      	mov	sl, r4
 800d11a:	eb19 0905 	adds.w	r9, r9, r5
 800d11e:	eb4a 0a06 	adc.w	sl, sl, r6
 800d122:	f04f 0100 	mov.w	r1, #0
 800d126:	f04f 0200 	mov.w	r2, #0
 800d12a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d12e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d132:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d136:	4689      	mov	r9, r1
 800d138:	4692      	mov	sl, r2
 800d13a:	eb19 0005 	adds.w	r0, r9, r5
 800d13e:	eb4a 0106 	adc.w	r1, sl, r6
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	685b      	ldr	r3, [r3, #4]
 800d146:	461d      	mov	r5, r3
 800d148:	f04f 0600 	mov.w	r6, #0
 800d14c:	196b      	adds	r3, r5, r5
 800d14e:	eb46 0406 	adc.w	r4, r6, r6
 800d152:	461a      	mov	r2, r3
 800d154:	4623      	mov	r3, r4
 800d156:	f7f3 fc81 	bl	8000a5c <__aeabi_uldivmod>
 800d15a:	4603      	mov	r3, r0
 800d15c:	460c      	mov	r4, r1
 800d15e:	461a      	mov	r2, r3
 800d160:	4b2c      	ldr	r3, [pc, #176]	; (800d214 <UART_SetConfig+0x384>)
 800d162:	fba3 1302 	umull	r1, r3, r3, r2
 800d166:	095b      	lsrs	r3, r3, #5
 800d168:	2164      	movs	r1, #100	; 0x64
 800d16a:	fb01 f303 	mul.w	r3, r1, r3
 800d16e:	1ad3      	subs	r3, r2, r3
 800d170:	00db      	lsls	r3, r3, #3
 800d172:	3332      	adds	r3, #50	; 0x32
 800d174:	4a27      	ldr	r2, [pc, #156]	; (800d214 <UART_SetConfig+0x384>)
 800d176:	fba2 2303 	umull	r2, r3, r2, r3
 800d17a:	095b      	lsrs	r3, r3, #5
 800d17c:	005b      	lsls	r3, r3, #1
 800d17e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d182:	4498      	add	r8, r3
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	461d      	mov	r5, r3
 800d188:	f04f 0600 	mov.w	r6, #0
 800d18c:	46a9      	mov	r9, r5
 800d18e:	46b2      	mov	sl, r6
 800d190:	eb19 0309 	adds.w	r3, r9, r9
 800d194:	eb4a 040a 	adc.w	r4, sl, sl
 800d198:	4699      	mov	r9, r3
 800d19a:	46a2      	mov	sl, r4
 800d19c:	eb19 0905 	adds.w	r9, r9, r5
 800d1a0:	eb4a 0a06 	adc.w	sl, sl, r6
 800d1a4:	f04f 0100 	mov.w	r1, #0
 800d1a8:	f04f 0200 	mov.w	r2, #0
 800d1ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d1b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d1b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d1b8:	4689      	mov	r9, r1
 800d1ba:	4692      	mov	sl, r2
 800d1bc:	eb19 0005 	adds.w	r0, r9, r5
 800d1c0:	eb4a 0106 	adc.w	r1, sl, r6
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	685b      	ldr	r3, [r3, #4]
 800d1c8:	461d      	mov	r5, r3
 800d1ca:	f04f 0600 	mov.w	r6, #0
 800d1ce:	196b      	adds	r3, r5, r5
 800d1d0:	eb46 0406 	adc.w	r4, r6, r6
 800d1d4:	461a      	mov	r2, r3
 800d1d6:	4623      	mov	r3, r4
 800d1d8:	f7f3 fc40 	bl	8000a5c <__aeabi_uldivmod>
 800d1dc:	4603      	mov	r3, r0
 800d1de:	460c      	mov	r4, r1
 800d1e0:	461a      	mov	r2, r3
 800d1e2:	4b0c      	ldr	r3, [pc, #48]	; (800d214 <UART_SetConfig+0x384>)
 800d1e4:	fba3 1302 	umull	r1, r3, r3, r2
 800d1e8:	095b      	lsrs	r3, r3, #5
 800d1ea:	2164      	movs	r1, #100	; 0x64
 800d1ec:	fb01 f303 	mul.w	r3, r1, r3
 800d1f0:	1ad3      	subs	r3, r2, r3
 800d1f2:	00db      	lsls	r3, r3, #3
 800d1f4:	3332      	adds	r3, #50	; 0x32
 800d1f6:	4a07      	ldr	r2, [pc, #28]	; (800d214 <UART_SetConfig+0x384>)
 800d1f8:	fba2 2303 	umull	r2, r3, r2, r3
 800d1fc:	095b      	lsrs	r3, r3, #5
 800d1fe:	f003 0207 	and.w	r2, r3, #7
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4442      	add	r2, r8
 800d208:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d20a:	e1b2      	b.n	800d572 <UART_SetConfig+0x6e2>
 800d20c:	40011000 	.word	0x40011000
 800d210:	40011400 	.word	0x40011400
 800d214:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4ad7      	ldr	r2, [pc, #860]	; (800d57c <UART_SetConfig+0x6ec>)
 800d21e:	4293      	cmp	r3, r2
 800d220:	d005      	beq.n	800d22e <UART_SetConfig+0x39e>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	4ad6      	ldr	r2, [pc, #856]	; (800d580 <UART_SetConfig+0x6f0>)
 800d228:	4293      	cmp	r3, r2
 800d22a:	f040 80d1 	bne.w	800d3d0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d22e:	f7fc feed 	bl	800a00c <HAL_RCC_GetPCLK2Freq>
 800d232:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	469a      	mov	sl, r3
 800d238:	f04f 0b00 	mov.w	fp, #0
 800d23c:	46d0      	mov	r8, sl
 800d23e:	46d9      	mov	r9, fp
 800d240:	eb18 0308 	adds.w	r3, r8, r8
 800d244:	eb49 0409 	adc.w	r4, r9, r9
 800d248:	4698      	mov	r8, r3
 800d24a:	46a1      	mov	r9, r4
 800d24c:	eb18 080a 	adds.w	r8, r8, sl
 800d250:	eb49 090b 	adc.w	r9, r9, fp
 800d254:	f04f 0100 	mov.w	r1, #0
 800d258:	f04f 0200 	mov.w	r2, #0
 800d25c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d260:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d264:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d268:	4688      	mov	r8, r1
 800d26a:	4691      	mov	r9, r2
 800d26c:	eb1a 0508 	adds.w	r5, sl, r8
 800d270:	eb4b 0609 	adc.w	r6, fp, r9
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	685b      	ldr	r3, [r3, #4]
 800d278:	4619      	mov	r1, r3
 800d27a:	f04f 0200 	mov.w	r2, #0
 800d27e:	f04f 0300 	mov.w	r3, #0
 800d282:	f04f 0400 	mov.w	r4, #0
 800d286:	0094      	lsls	r4, r2, #2
 800d288:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d28c:	008b      	lsls	r3, r1, #2
 800d28e:	461a      	mov	r2, r3
 800d290:	4623      	mov	r3, r4
 800d292:	4628      	mov	r0, r5
 800d294:	4631      	mov	r1, r6
 800d296:	f7f3 fbe1 	bl	8000a5c <__aeabi_uldivmod>
 800d29a:	4603      	mov	r3, r0
 800d29c:	460c      	mov	r4, r1
 800d29e:	461a      	mov	r2, r3
 800d2a0:	4bb8      	ldr	r3, [pc, #736]	; (800d584 <UART_SetConfig+0x6f4>)
 800d2a2:	fba3 2302 	umull	r2, r3, r3, r2
 800d2a6:	095b      	lsrs	r3, r3, #5
 800d2a8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	469b      	mov	fp, r3
 800d2b0:	f04f 0c00 	mov.w	ip, #0
 800d2b4:	46d9      	mov	r9, fp
 800d2b6:	46e2      	mov	sl, ip
 800d2b8:	eb19 0309 	adds.w	r3, r9, r9
 800d2bc:	eb4a 040a 	adc.w	r4, sl, sl
 800d2c0:	4699      	mov	r9, r3
 800d2c2:	46a2      	mov	sl, r4
 800d2c4:	eb19 090b 	adds.w	r9, r9, fp
 800d2c8:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d2cc:	f04f 0100 	mov.w	r1, #0
 800d2d0:	f04f 0200 	mov.w	r2, #0
 800d2d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d2d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d2dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d2e0:	4689      	mov	r9, r1
 800d2e2:	4692      	mov	sl, r2
 800d2e4:	eb1b 0509 	adds.w	r5, fp, r9
 800d2e8:	eb4c 060a 	adc.w	r6, ip, sl
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	685b      	ldr	r3, [r3, #4]
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	f04f 0200 	mov.w	r2, #0
 800d2f6:	f04f 0300 	mov.w	r3, #0
 800d2fa:	f04f 0400 	mov.w	r4, #0
 800d2fe:	0094      	lsls	r4, r2, #2
 800d300:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d304:	008b      	lsls	r3, r1, #2
 800d306:	461a      	mov	r2, r3
 800d308:	4623      	mov	r3, r4
 800d30a:	4628      	mov	r0, r5
 800d30c:	4631      	mov	r1, r6
 800d30e:	f7f3 fba5 	bl	8000a5c <__aeabi_uldivmod>
 800d312:	4603      	mov	r3, r0
 800d314:	460c      	mov	r4, r1
 800d316:	461a      	mov	r2, r3
 800d318:	4b9a      	ldr	r3, [pc, #616]	; (800d584 <UART_SetConfig+0x6f4>)
 800d31a:	fba3 1302 	umull	r1, r3, r3, r2
 800d31e:	095b      	lsrs	r3, r3, #5
 800d320:	2164      	movs	r1, #100	; 0x64
 800d322:	fb01 f303 	mul.w	r3, r1, r3
 800d326:	1ad3      	subs	r3, r2, r3
 800d328:	011b      	lsls	r3, r3, #4
 800d32a:	3332      	adds	r3, #50	; 0x32
 800d32c:	4a95      	ldr	r2, [pc, #596]	; (800d584 <UART_SetConfig+0x6f4>)
 800d32e:	fba2 2303 	umull	r2, r3, r2, r3
 800d332:	095b      	lsrs	r3, r3, #5
 800d334:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d338:	4498      	add	r8, r3
 800d33a:	68bb      	ldr	r3, [r7, #8]
 800d33c:	469b      	mov	fp, r3
 800d33e:	f04f 0c00 	mov.w	ip, #0
 800d342:	46d9      	mov	r9, fp
 800d344:	46e2      	mov	sl, ip
 800d346:	eb19 0309 	adds.w	r3, r9, r9
 800d34a:	eb4a 040a 	adc.w	r4, sl, sl
 800d34e:	4699      	mov	r9, r3
 800d350:	46a2      	mov	sl, r4
 800d352:	eb19 090b 	adds.w	r9, r9, fp
 800d356:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d35a:	f04f 0100 	mov.w	r1, #0
 800d35e:	f04f 0200 	mov.w	r2, #0
 800d362:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d366:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d36a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d36e:	4689      	mov	r9, r1
 800d370:	4692      	mov	sl, r2
 800d372:	eb1b 0509 	adds.w	r5, fp, r9
 800d376:	eb4c 060a 	adc.w	r6, ip, sl
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	685b      	ldr	r3, [r3, #4]
 800d37e:	4619      	mov	r1, r3
 800d380:	f04f 0200 	mov.w	r2, #0
 800d384:	f04f 0300 	mov.w	r3, #0
 800d388:	f04f 0400 	mov.w	r4, #0
 800d38c:	0094      	lsls	r4, r2, #2
 800d38e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d392:	008b      	lsls	r3, r1, #2
 800d394:	461a      	mov	r2, r3
 800d396:	4623      	mov	r3, r4
 800d398:	4628      	mov	r0, r5
 800d39a:	4631      	mov	r1, r6
 800d39c:	f7f3 fb5e 	bl	8000a5c <__aeabi_uldivmod>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	460c      	mov	r4, r1
 800d3a4:	461a      	mov	r2, r3
 800d3a6:	4b77      	ldr	r3, [pc, #476]	; (800d584 <UART_SetConfig+0x6f4>)
 800d3a8:	fba3 1302 	umull	r1, r3, r3, r2
 800d3ac:	095b      	lsrs	r3, r3, #5
 800d3ae:	2164      	movs	r1, #100	; 0x64
 800d3b0:	fb01 f303 	mul.w	r3, r1, r3
 800d3b4:	1ad3      	subs	r3, r2, r3
 800d3b6:	011b      	lsls	r3, r3, #4
 800d3b8:	3332      	adds	r3, #50	; 0x32
 800d3ba:	4a72      	ldr	r2, [pc, #456]	; (800d584 <UART_SetConfig+0x6f4>)
 800d3bc:	fba2 2303 	umull	r2, r3, r2, r3
 800d3c0:	095b      	lsrs	r3, r3, #5
 800d3c2:	f003 020f 	and.w	r2, r3, #15
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4442      	add	r2, r8
 800d3cc:	609a      	str	r2, [r3, #8]
 800d3ce:	e0d0      	b.n	800d572 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d3d0:	f7fc fe08 	bl	8009fe4 <HAL_RCC_GetPCLK1Freq>
 800d3d4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	469a      	mov	sl, r3
 800d3da:	f04f 0b00 	mov.w	fp, #0
 800d3de:	46d0      	mov	r8, sl
 800d3e0:	46d9      	mov	r9, fp
 800d3e2:	eb18 0308 	adds.w	r3, r8, r8
 800d3e6:	eb49 0409 	adc.w	r4, r9, r9
 800d3ea:	4698      	mov	r8, r3
 800d3ec:	46a1      	mov	r9, r4
 800d3ee:	eb18 080a 	adds.w	r8, r8, sl
 800d3f2:	eb49 090b 	adc.w	r9, r9, fp
 800d3f6:	f04f 0100 	mov.w	r1, #0
 800d3fa:	f04f 0200 	mov.w	r2, #0
 800d3fe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d402:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d406:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d40a:	4688      	mov	r8, r1
 800d40c:	4691      	mov	r9, r2
 800d40e:	eb1a 0508 	adds.w	r5, sl, r8
 800d412:	eb4b 0609 	adc.w	r6, fp, r9
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	685b      	ldr	r3, [r3, #4]
 800d41a:	4619      	mov	r1, r3
 800d41c:	f04f 0200 	mov.w	r2, #0
 800d420:	f04f 0300 	mov.w	r3, #0
 800d424:	f04f 0400 	mov.w	r4, #0
 800d428:	0094      	lsls	r4, r2, #2
 800d42a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d42e:	008b      	lsls	r3, r1, #2
 800d430:	461a      	mov	r2, r3
 800d432:	4623      	mov	r3, r4
 800d434:	4628      	mov	r0, r5
 800d436:	4631      	mov	r1, r6
 800d438:	f7f3 fb10 	bl	8000a5c <__aeabi_uldivmod>
 800d43c:	4603      	mov	r3, r0
 800d43e:	460c      	mov	r4, r1
 800d440:	461a      	mov	r2, r3
 800d442:	4b50      	ldr	r3, [pc, #320]	; (800d584 <UART_SetConfig+0x6f4>)
 800d444:	fba3 2302 	umull	r2, r3, r3, r2
 800d448:	095b      	lsrs	r3, r3, #5
 800d44a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	469b      	mov	fp, r3
 800d452:	f04f 0c00 	mov.w	ip, #0
 800d456:	46d9      	mov	r9, fp
 800d458:	46e2      	mov	sl, ip
 800d45a:	eb19 0309 	adds.w	r3, r9, r9
 800d45e:	eb4a 040a 	adc.w	r4, sl, sl
 800d462:	4699      	mov	r9, r3
 800d464:	46a2      	mov	sl, r4
 800d466:	eb19 090b 	adds.w	r9, r9, fp
 800d46a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d46e:	f04f 0100 	mov.w	r1, #0
 800d472:	f04f 0200 	mov.w	r2, #0
 800d476:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d47a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d47e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d482:	4689      	mov	r9, r1
 800d484:	4692      	mov	sl, r2
 800d486:	eb1b 0509 	adds.w	r5, fp, r9
 800d48a:	eb4c 060a 	adc.w	r6, ip, sl
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	685b      	ldr	r3, [r3, #4]
 800d492:	4619      	mov	r1, r3
 800d494:	f04f 0200 	mov.w	r2, #0
 800d498:	f04f 0300 	mov.w	r3, #0
 800d49c:	f04f 0400 	mov.w	r4, #0
 800d4a0:	0094      	lsls	r4, r2, #2
 800d4a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d4a6:	008b      	lsls	r3, r1, #2
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	4623      	mov	r3, r4
 800d4ac:	4628      	mov	r0, r5
 800d4ae:	4631      	mov	r1, r6
 800d4b0:	f7f3 fad4 	bl	8000a5c <__aeabi_uldivmod>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	460c      	mov	r4, r1
 800d4b8:	461a      	mov	r2, r3
 800d4ba:	4b32      	ldr	r3, [pc, #200]	; (800d584 <UART_SetConfig+0x6f4>)
 800d4bc:	fba3 1302 	umull	r1, r3, r3, r2
 800d4c0:	095b      	lsrs	r3, r3, #5
 800d4c2:	2164      	movs	r1, #100	; 0x64
 800d4c4:	fb01 f303 	mul.w	r3, r1, r3
 800d4c8:	1ad3      	subs	r3, r2, r3
 800d4ca:	011b      	lsls	r3, r3, #4
 800d4cc:	3332      	adds	r3, #50	; 0x32
 800d4ce:	4a2d      	ldr	r2, [pc, #180]	; (800d584 <UART_SetConfig+0x6f4>)
 800d4d0:	fba2 2303 	umull	r2, r3, r2, r3
 800d4d4:	095b      	lsrs	r3, r3, #5
 800d4d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d4da:	4498      	add	r8, r3
 800d4dc:	68bb      	ldr	r3, [r7, #8]
 800d4de:	469b      	mov	fp, r3
 800d4e0:	f04f 0c00 	mov.w	ip, #0
 800d4e4:	46d9      	mov	r9, fp
 800d4e6:	46e2      	mov	sl, ip
 800d4e8:	eb19 0309 	adds.w	r3, r9, r9
 800d4ec:	eb4a 040a 	adc.w	r4, sl, sl
 800d4f0:	4699      	mov	r9, r3
 800d4f2:	46a2      	mov	sl, r4
 800d4f4:	eb19 090b 	adds.w	r9, r9, fp
 800d4f8:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d4fc:	f04f 0100 	mov.w	r1, #0
 800d500:	f04f 0200 	mov.w	r2, #0
 800d504:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d508:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d50c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d510:	4689      	mov	r9, r1
 800d512:	4692      	mov	sl, r2
 800d514:	eb1b 0509 	adds.w	r5, fp, r9
 800d518:	eb4c 060a 	adc.w	r6, ip, sl
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	685b      	ldr	r3, [r3, #4]
 800d520:	4619      	mov	r1, r3
 800d522:	f04f 0200 	mov.w	r2, #0
 800d526:	f04f 0300 	mov.w	r3, #0
 800d52a:	f04f 0400 	mov.w	r4, #0
 800d52e:	0094      	lsls	r4, r2, #2
 800d530:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d534:	008b      	lsls	r3, r1, #2
 800d536:	461a      	mov	r2, r3
 800d538:	4623      	mov	r3, r4
 800d53a:	4628      	mov	r0, r5
 800d53c:	4631      	mov	r1, r6
 800d53e:	f7f3 fa8d 	bl	8000a5c <__aeabi_uldivmod>
 800d542:	4603      	mov	r3, r0
 800d544:	460c      	mov	r4, r1
 800d546:	461a      	mov	r2, r3
 800d548:	4b0e      	ldr	r3, [pc, #56]	; (800d584 <UART_SetConfig+0x6f4>)
 800d54a:	fba3 1302 	umull	r1, r3, r3, r2
 800d54e:	095b      	lsrs	r3, r3, #5
 800d550:	2164      	movs	r1, #100	; 0x64
 800d552:	fb01 f303 	mul.w	r3, r1, r3
 800d556:	1ad3      	subs	r3, r2, r3
 800d558:	011b      	lsls	r3, r3, #4
 800d55a:	3332      	adds	r3, #50	; 0x32
 800d55c:	4a09      	ldr	r2, [pc, #36]	; (800d584 <UART_SetConfig+0x6f4>)
 800d55e:	fba2 2303 	umull	r2, r3, r2, r3
 800d562:	095b      	lsrs	r3, r3, #5
 800d564:	f003 020f 	and.w	r2, r3, #15
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	4442      	add	r2, r8
 800d56e:	609a      	str	r2, [r3, #8]
}
 800d570:	e7ff      	b.n	800d572 <UART_SetConfig+0x6e2>
 800d572:	bf00      	nop
 800d574:	3714      	adds	r7, #20
 800d576:	46bd      	mov	sp, r7
 800d578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d57c:	40011000 	.word	0x40011000
 800d580:	40011400 	.word	0x40011400
 800d584:	51eb851f 	.word	0x51eb851f

0800d588 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d588:	b084      	sub	sp, #16
 800d58a:	b580      	push	{r7, lr}
 800d58c:	b084      	sub	sp, #16
 800d58e:	af00      	add	r7, sp, #0
 800d590:	6078      	str	r0, [r7, #4]
 800d592:	f107 001c 	add.w	r0, r7, #28
 800d596:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d59c:	2b01      	cmp	r3, #1
 800d59e:	d122      	bne.n	800d5e6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	68db      	ldr	r3, [r3, #12]
 800d5b0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800d5b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d5b8:	687a      	ldr	r2, [r7, #4]
 800d5ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	68db      	ldr	r3, [r3, #12]
 800d5c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d5c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	d105      	bne.n	800d5da <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f001 fac6 	bl	800eb6c <USB_CoreReset>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	73fb      	strb	r3, [r7, #15]
 800d5e4:	e01a      	b.n	800d61c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	68db      	ldr	r3, [r3, #12]
 800d5ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d5f2:	6878      	ldr	r0, [r7, #4]
 800d5f4:	f001 faba 	bl	800eb6c <USB_CoreReset>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800d5fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d106      	bne.n	800d610 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d606:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	639a      	str	r2, [r3, #56]	; 0x38
 800d60e:	e005      	b.n	800d61c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d614:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800d61c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d61e:	2b01      	cmp	r3, #1
 800d620:	d10b      	bne.n	800d63a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	f043 0206 	orr.w	r2, r3, #6
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	689b      	ldr	r3, [r3, #8]
 800d632:	f043 0220 	orr.w	r2, r3, #32
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d63c:	4618      	mov	r0, r3
 800d63e:	3710      	adds	r7, #16
 800d640:	46bd      	mov	sp, r7
 800d642:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d646:	b004      	add	sp, #16
 800d648:	4770      	bx	lr
	...

0800d64c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800d64c:	b480      	push	{r7}
 800d64e:	b087      	sub	sp, #28
 800d650:	af00      	add	r7, sp, #0
 800d652:	60f8      	str	r0, [r7, #12]
 800d654:	60b9      	str	r1, [r7, #8]
 800d656:	4613      	mov	r3, r2
 800d658:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800d65a:	79fb      	ldrb	r3, [r7, #7]
 800d65c:	2b02      	cmp	r3, #2
 800d65e:	d165      	bne.n	800d72c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	4a41      	ldr	r2, [pc, #260]	; (800d768 <USB_SetTurnaroundTime+0x11c>)
 800d664:	4293      	cmp	r3, r2
 800d666:	d906      	bls.n	800d676 <USB_SetTurnaroundTime+0x2a>
 800d668:	68bb      	ldr	r3, [r7, #8]
 800d66a:	4a40      	ldr	r2, [pc, #256]	; (800d76c <USB_SetTurnaroundTime+0x120>)
 800d66c:	4293      	cmp	r3, r2
 800d66e:	d802      	bhi.n	800d676 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800d670:	230f      	movs	r3, #15
 800d672:	617b      	str	r3, [r7, #20]
 800d674:	e062      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	4a3c      	ldr	r2, [pc, #240]	; (800d76c <USB_SetTurnaroundTime+0x120>)
 800d67a:	4293      	cmp	r3, r2
 800d67c:	d906      	bls.n	800d68c <USB_SetTurnaroundTime+0x40>
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	4a3b      	ldr	r2, [pc, #236]	; (800d770 <USB_SetTurnaroundTime+0x124>)
 800d682:	4293      	cmp	r3, r2
 800d684:	d802      	bhi.n	800d68c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800d686:	230e      	movs	r3, #14
 800d688:	617b      	str	r3, [r7, #20]
 800d68a:	e057      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800d68c:	68bb      	ldr	r3, [r7, #8]
 800d68e:	4a38      	ldr	r2, [pc, #224]	; (800d770 <USB_SetTurnaroundTime+0x124>)
 800d690:	4293      	cmp	r3, r2
 800d692:	d906      	bls.n	800d6a2 <USB_SetTurnaroundTime+0x56>
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	4a37      	ldr	r2, [pc, #220]	; (800d774 <USB_SetTurnaroundTime+0x128>)
 800d698:	4293      	cmp	r3, r2
 800d69a:	d802      	bhi.n	800d6a2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800d69c:	230d      	movs	r3, #13
 800d69e:	617b      	str	r3, [r7, #20]
 800d6a0:	e04c      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800d6a2:	68bb      	ldr	r3, [r7, #8]
 800d6a4:	4a33      	ldr	r2, [pc, #204]	; (800d774 <USB_SetTurnaroundTime+0x128>)
 800d6a6:	4293      	cmp	r3, r2
 800d6a8:	d906      	bls.n	800d6b8 <USB_SetTurnaroundTime+0x6c>
 800d6aa:	68bb      	ldr	r3, [r7, #8]
 800d6ac:	4a32      	ldr	r2, [pc, #200]	; (800d778 <USB_SetTurnaroundTime+0x12c>)
 800d6ae:	4293      	cmp	r3, r2
 800d6b0:	d802      	bhi.n	800d6b8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800d6b2:	230c      	movs	r3, #12
 800d6b4:	617b      	str	r3, [r7, #20]
 800d6b6:	e041      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	4a2f      	ldr	r2, [pc, #188]	; (800d778 <USB_SetTurnaroundTime+0x12c>)
 800d6bc:	4293      	cmp	r3, r2
 800d6be:	d906      	bls.n	800d6ce <USB_SetTurnaroundTime+0x82>
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	4a2e      	ldr	r2, [pc, #184]	; (800d77c <USB_SetTurnaroundTime+0x130>)
 800d6c4:	4293      	cmp	r3, r2
 800d6c6:	d802      	bhi.n	800d6ce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800d6c8:	230b      	movs	r3, #11
 800d6ca:	617b      	str	r3, [r7, #20]
 800d6cc:	e036      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	4a2a      	ldr	r2, [pc, #168]	; (800d77c <USB_SetTurnaroundTime+0x130>)
 800d6d2:	4293      	cmp	r3, r2
 800d6d4:	d906      	bls.n	800d6e4 <USB_SetTurnaroundTime+0x98>
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	4a29      	ldr	r2, [pc, #164]	; (800d780 <USB_SetTurnaroundTime+0x134>)
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	d802      	bhi.n	800d6e4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800d6de:	230a      	movs	r3, #10
 800d6e0:	617b      	str	r3, [r7, #20]
 800d6e2:	e02b      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	4a26      	ldr	r2, [pc, #152]	; (800d780 <USB_SetTurnaroundTime+0x134>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d906      	bls.n	800d6fa <USB_SetTurnaroundTime+0xae>
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	4a25      	ldr	r2, [pc, #148]	; (800d784 <USB_SetTurnaroundTime+0x138>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d802      	bhi.n	800d6fa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800d6f4:	2309      	movs	r3, #9
 800d6f6:	617b      	str	r3, [r7, #20]
 800d6f8:	e020      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	4a21      	ldr	r2, [pc, #132]	; (800d784 <USB_SetTurnaroundTime+0x138>)
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d906      	bls.n	800d710 <USB_SetTurnaroundTime+0xc4>
 800d702:	68bb      	ldr	r3, [r7, #8]
 800d704:	4a20      	ldr	r2, [pc, #128]	; (800d788 <USB_SetTurnaroundTime+0x13c>)
 800d706:	4293      	cmp	r3, r2
 800d708:	d802      	bhi.n	800d710 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800d70a:	2308      	movs	r3, #8
 800d70c:	617b      	str	r3, [r7, #20]
 800d70e:	e015      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	4a1d      	ldr	r2, [pc, #116]	; (800d788 <USB_SetTurnaroundTime+0x13c>)
 800d714:	4293      	cmp	r3, r2
 800d716:	d906      	bls.n	800d726 <USB_SetTurnaroundTime+0xda>
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	4a1c      	ldr	r2, [pc, #112]	; (800d78c <USB_SetTurnaroundTime+0x140>)
 800d71c:	4293      	cmp	r3, r2
 800d71e:	d802      	bhi.n	800d726 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800d720:	2307      	movs	r3, #7
 800d722:	617b      	str	r3, [r7, #20]
 800d724:	e00a      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800d726:	2306      	movs	r3, #6
 800d728:	617b      	str	r3, [r7, #20]
 800d72a:	e007      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800d72c:	79fb      	ldrb	r3, [r7, #7]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d102      	bne.n	800d738 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800d732:	2309      	movs	r3, #9
 800d734:	617b      	str	r3, [r7, #20]
 800d736:	e001      	b.n	800d73c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800d738:	2309      	movs	r3, #9
 800d73a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	68db      	ldr	r3, [r3, #12]
 800d740:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	68da      	ldr	r2, [r3, #12]
 800d74c:	697b      	ldr	r3, [r7, #20]
 800d74e:	029b      	lsls	r3, r3, #10
 800d750:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800d754:	431a      	orrs	r2, r3
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d75a:	2300      	movs	r3, #0
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	371c      	adds	r7, #28
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr
 800d768:	00d8acbf 	.word	0x00d8acbf
 800d76c:	00e4e1bf 	.word	0x00e4e1bf
 800d770:	00f423ff 	.word	0x00f423ff
 800d774:	0106737f 	.word	0x0106737f
 800d778:	011a499f 	.word	0x011a499f
 800d77c:	01312cff 	.word	0x01312cff
 800d780:	014ca43f 	.word	0x014ca43f
 800d784:	016e35ff 	.word	0x016e35ff
 800d788:	01a6ab1f 	.word	0x01a6ab1f
 800d78c:	01e847ff 	.word	0x01e847ff

0800d790 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d790:	b480      	push	{r7}
 800d792:	b083      	sub	sp, #12
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	689b      	ldr	r3, [r3, #8]
 800d79c:	f043 0201 	orr.w	r2, r3, #1
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d7a4:	2300      	movs	r3, #0
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	370c      	adds	r7, #12
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr

0800d7b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d7b2:	b480      	push	{r7}
 800d7b4:	b083      	sub	sp, #12
 800d7b6:	af00      	add	r7, sp, #0
 800d7b8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	689b      	ldr	r3, [r3, #8]
 800d7be:	f023 0201 	bic.w	r2, r3, #1
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d7c6:	2300      	movs	r3, #0
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	370c      	adds	r7, #12
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d2:	4770      	bx	lr

0800d7d4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b082      	sub	sp, #8
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
 800d7dc:	460b      	mov	r3, r1
 800d7de:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d7ec:	78fb      	ldrb	r3, [r7, #3]
 800d7ee:	2b01      	cmp	r3, #1
 800d7f0:	d106      	bne.n	800d800 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	68db      	ldr	r3, [r3, #12]
 800d7f6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	60da      	str	r2, [r3, #12]
 800d7fe:	e00b      	b.n	800d818 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800d800:	78fb      	ldrb	r3, [r7, #3]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d106      	bne.n	800d814 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	68db      	ldr	r3, [r3, #12]
 800d80a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	60da      	str	r2, [r3, #12]
 800d812:	e001      	b.n	800d818 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800d814:	2301      	movs	r3, #1
 800d816:	e003      	b.n	800d820 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800d818:	2032      	movs	r0, #50	; 0x32
 800d81a:	f7f6 fc29 	bl	8004070 <HAL_Delay>

  return HAL_OK;
 800d81e:	2300      	movs	r3, #0
}
 800d820:	4618      	mov	r0, r3
 800d822:	3708      	adds	r7, #8
 800d824:	46bd      	mov	sp, r7
 800d826:	bd80      	pop	{r7, pc}

0800d828 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d828:	b084      	sub	sp, #16
 800d82a:	b580      	push	{r7, lr}
 800d82c:	b086      	sub	sp, #24
 800d82e:	af00      	add	r7, sp, #0
 800d830:	6078      	str	r0, [r7, #4]
 800d832:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800d836:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d83a:	2300      	movs	r3, #0
 800d83c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d842:	2300      	movs	r3, #0
 800d844:	613b      	str	r3, [r7, #16]
 800d846:	e009      	b.n	800d85c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d848:	687a      	ldr	r2, [r7, #4]
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	3340      	adds	r3, #64	; 0x40
 800d84e:	009b      	lsls	r3, r3, #2
 800d850:	4413      	add	r3, r2
 800d852:	2200      	movs	r2, #0
 800d854:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d856:	693b      	ldr	r3, [r7, #16]
 800d858:	3301      	adds	r3, #1
 800d85a:	613b      	str	r3, [r7, #16]
 800d85c:	693b      	ldr	r3, [r7, #16]
 800d85e:	2b0e      	cmp	r3, #14
 800d860:	d9f2      	bls.n	800d848 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d864:	2b00      	cmp	r3, #0
 800d866:	d11c      	bne.n	800d8a2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d86e:	685b      	ldr	r3, [r3, #4]
 800d870:	68fa      	ldr	r2, [r7, #12]
 800d872:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d876:	f043 0302 	orr.w	r3, r3, #2
 800d87a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d880:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d88c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d898:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	639a      	str	r2, [r3, #56]	; 0x38
 800d8a0:	e00b      	b.n	800d8ba <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8a6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8b2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d8c0:	461a      	mov	r2, r3
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8cc:	4619      	mov	r1, r3
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8d4:	461a      	mov	r2, r3
 800d8d6:	680b      	ldr	r3, [r1, #0]
 800d8d8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d8da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8dc:	2b01      	cmp	r3, #1
 800d8de:	d10c      	bne.n	800d8fa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800d8e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d104      	bne.n	800d8f0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800d8e6:	2100      	movs	r1, #0
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f000 f949 	bl	800db80 <USB_SetDevSpeed>
 800d8ee:	e008      	b.n	800d902 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800d8f0:	2101      	movs	r1, #1
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f000 f944 	bl	800db80 <USB_SetDevSpeed>
 800d8f8:	e003      	b.n	800d902 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d8fa:	2103      	movs	r1, #3
 800d8fc:	6878      	ldr	r0, [r7, #4]
 800d8fe:	f000 f93f 	bl	800db80 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d902:	2110      	movs	r1, #16
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f000 f8f3 	bl	800daf0 <USB_FlushTxFifo>
 800d90a:	4603      	mov	r3, r0
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d001      	beq.n	800d914 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800d910:	2301      	movs	r3, #1
 800d912:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f000 f911 	bl	800db3c <USB_FlushRxFifo>
 800d91a:	4603      	mov	r3, r0
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d001      	beq.n	800d924 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800d920:	2301      	movs	r3, #1
 800d922:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d92a:	461a      	mov	r2, r3
 800d92c:	2300      	movs	r3, #0
 800d92e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d936:	461a      	mov	r2, r3
 800d938:	2300      	movs	r3, #0
 800d93a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d942:	461a      	mov	r2, r3
 800d944:	2300      	movs	r3, #0
 800d946:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d948:	2300      	movs	r3, #0
 800d94a:	613b      	str	r3, [r7, #16]
 800d94c:	e043      	b.n	800d9d6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d94e:	693b      	ldr	r3, [r7, #16]
 800d950:	015a      	lsls	r2, r3, #5
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	4413      	add	r3, r2
 800d956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d960:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d964:	d118      	bne.n	800d998 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800d966:	693b      	ldr	r3, [r7, #16]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d10a      	bne.n	800d982 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d96c:	693b      	ldr	r3, [r7, #16]
 800d96e:	015a      	lsls	r2, r3, #5
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	4413      	add	r3, r2
 800d974:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d978:	461a      	mov	r2, r3
 800d97a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d97e:	6013      	str	r3, [r2, #0]
 800d980:	e013      	b.n	800d9aa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	015a      	lsls	r2, r3, #5
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	4413      	add	r3, r2
 800d98a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d98e:	461a      	mov	r2, r3
 800d990:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d994:	6013      	str	r3, [r2, #0]
 800d996:	e008      	b.n	800d9aa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d998:	693b      	ldr	r3, [r7, #16]
 800d99a:	015a      	lsls	r2, r3, #5
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	4413      	add	r3, r2
 800d9a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9a4:	461a      	mov	r2, r3
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	015a      	lsls	r2, r3, #5
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	4413      	add	r3, r2
 800d9b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9b6:	461a      	mov	r2, r3
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d9bc:	693b      	ldr	r3, [r7, #16]
 800d9be:	015a      	lsls	r2, r3, #5
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	4413      	add	r3, r2
 800d9c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9c8:	461a      	mov	r2, r3
 800d9ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d9ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d9d0:	693b      	ldr	r3, [r7, #16]
 800d9d2:	3301      	adds	r3, #1
 800d9d4:	613b      	str	r3, [r7, #16]
 800d9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d8:	693a      	ldr	r2, [r7, #16]
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	d3b7      	bcc.n	800d94e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d9de:	2300      	movs	r3, #0
 800d9e0:	613b      	str	r3, [r7, #16]
 800d9e2:	e043      	b.n	800da6c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d9e4:	693b      	ldr	r3, [r7, #16]
 800d9e6:	015a      	lsls	r2, r3, #5
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	4413      	add	r3, r2
 800d9ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d9f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d9fa:	d118      	bne.n	800da2e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d10a      	bne.n	800da18 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800da02:	693b      	ldr	r3, [r7, #16]
 800da04:	015a      	lsls	r2, r3, #5
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	4413      	add	r3, r2
 800da0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da0e:	461a      	mov	r2, r3
 800da10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800da14:	6013      	str	r3, [r2, #0]
 800da16:	e013      	b.n	800da40 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800da18:	693b      	ldr	r3, [r7, #16]
 800da1a:	015a      	lsls	r2, r3, #5
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	4413      	add	r3, r2
 800da20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da24:	461a      	mov	r2, r3
 800da26:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800da2a:	6013      	str	r3, [r2, #0]
 800da2c:	e008      	b.n	800da40 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	015a      	lsls	r2, r3, #5
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	4413      	add	r3, r2
 800da36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da3a:	461a      	mov	r2, r3
 800da3c:	2300      	movs	r3, #0
 800da3e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	015a      	lsls	r2, r3, #5
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	4413      	add	r3, r2
 800da48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da4c:	461a      	mov	r2, r3
 800da4e:	2300      	movs	r3, #0
 800da50:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800da52:	693b      	ldr	r3, [r7, #16]
 800da54:	015a      	lsls	r2, r3, #5
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	4413      	add	r3, r2
 800da5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da5e:	461a      	mov	r2, r3
 800da60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800da64:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800da66:	693b      	ldr	r3, [r7, #16]
 800da68:	3301      	adds	r3, #1
 800da6a:	613b      	str	r3, [r7, #16]
 800da6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da6e:	693a      	ldr	r2, [r7, #16]
 800da70:	429a      	cmp	r2, r3
 800da72:	d3b7      	bcc.n	800d9e4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da7a:	691b      	ldr	r3, [r3, #16]
 800da7c:	68fa      	ldr	r2, [r7, #12]
 800da7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800da82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da86:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2200      	movs	r2, #0
 800da8c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800da94:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800da96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d105      	bne.n	800daa8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	699b      	ldr	r3, [r3, #24]
 800daa0:	f043 0210 	orr.w	r2, r3, #16
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	699a      	ldr	r2, [r3, #24]
 800daac:	4b0f      	ldr	r3, [pc, #60]	; (800daec <USB_DevInit+0x2c4>)
 800daae:	4313      	orrs	r3, r2
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800dab4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d005      	beq.n	800dac6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	699b      	ldr	r3, [r3, #24]
 800dabe:	f043 0208 	orr.w	r2, r3, #8
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800dac6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dac8:	2b01      	cmp	r3, #1
 800daca:	d107      	bne.n	800dadc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	699b      	ldr	r3, [r3, #24]
 800dad0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dad4:	f043 0304 	orr.w	r3, r3, #4
 800dad8:	687a      	ldr	r2, [r7, #4]
 800dada:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800dadc:	7dfb      	ldrb	r3, [r7, #23]
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3718      	adds	r7, #24
 800dae2:	46bd      	mov	sp, r7
 800dae4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dae8:	b004      	add	sp, #16
 800daea:	4770      	bx	lr
 800daec:	803c3800 	.word	0x803c3800

0800daf0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800daf0:	b480      	push	{r7}
 800daf2:	b085      	sub	sp, #20
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800dafa:	2300      	movs	r3, #0
 800dafc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	019b      	lsls	r3, r3, #6
 800db02:	f043 0220 	orr.w	r2, r3, #32
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	3301      	adds	r3, #1
 800db0e:	60fb      	str	r3, [r7, #12]
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	4a09      	ldr	r2, [pc, #36]	; (800db38 <USB_FlushTxFifo+0x48>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d901      	bls.n	800db1c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800db18:	2303      	movs	r3, #3
 800db1a:	e006      	b.n	800db2a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	691b      	ldr	r3, [r3, #16]
 800db20:	f003 0320 	and.w	r3, r3, #32
 800db24:	2b20      	cmp	r3, #32
 800db26:	d0f0      	beq.n	800db0a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800db28:	2300      	movs	r3, #0
}
 800db2a:	4618      	mov	r0, r3
 800db2c:	3714      	adds	r7, #20
 800db2e:	46bd      	mov	sp, r7
 800db30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db34:	4770      	bx	lr
 800db36:	bf00      	nop
 800db38:	00030d40 	.word	0x00030d40

0800db3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800db3c:	b480      	push	{r7}
 800db3e:	b085      	sub	sp, #20
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800db44:	2300      	movs	r3, #0
 800db46:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	2210      	movs	r2, #16
 800db4c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	3301      	adds	r3, #1
 800db52:	60fb      	str	r3, [r7, #12]
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	4a09      	ldr	r2, [pc, #36]	; (800db7c <USB_FlushRxFifo+0x40>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d901      	bls.n	800db60 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800db5c:	2303      	movs	r3, #3
 800db5e:	e006      	b.n	800db6e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	691b      	ldr	r3, [r3, #16]
 800db64:	f003 0310 	and.w	r3, r3, #16
 800db68:	2b10      	cmp	r3, #16
 800db6a:	d0f0      	beq.n	800db4e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800db6c:	2300      	movs	r3, #0
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3714      	adds	r7, #20
 800db72:	46bd      	mov	sp, r7
 800db74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db78:	4770      	bx	lr
 800db7a:	bf00      	nop
 800db7c:	00030d40 	.word	0x00030d40

0800db80 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800db80:	b480      	push	{r7}
 800db82:	b085      	sub	sp, #20
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
 800db88:	460b      	mov	r3, r1
 800db8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800db96:	681a      	ldr	r2, [r3, #0]
 800db98:	78fb      	ldrb	r3, [r7, #3]
 800db9a:	68f9      	ldr	r1, [r7, #12]
 800db9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dba0:	4313      	orrs	r3, r2
 800dba2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800dba4:	2300      	movs	r3, #0
}
 800dba6:	4618      	mov	r0, r3
 800dba8:	3714      	adds	r7, #20
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb0:	4770      	bx	lr

0800dbb2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800dbb2:	b480      	push	{r7}
 800dbb4:	b087      	sub	sp, #28
 800dbb6:	af00      	add	r7, sp, #0
 800dbb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800dbbe:	693b      	ldr	r3, [r7, #16]
 800dbc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dbc4:	689b      	ldr	r3, [r3, #8]
 800dbc6:	f003 0306 	and.w	r3, r3, #6
 800dbca:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d102      	bne.n	800dbd8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	75fb      	strb	r3, [r7, #23]
 800dbd6:	e00a      	b.n	800dbee <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	2b02      	cmp	r3, #2
 800dbdc:	d002      	beq.n	800dbe4 <USB_GetDevSpeed+0x32>
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	2b06      	cmp	r3, #6
 800dbe2:	d102      	bne.n	800dbea <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800dbe4:	2302      	movs	r3, #2
 800dbe6:	75fb      	strb	r3, [r7, #23]
 800dbe8:	e001      	b.n	800dbee <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800dbea:	230f      	movs	r3, #15
 800dbec:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800dbee:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	371c      	adds	r7, #28
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfa:	4770      	bx	lr

0800dbfc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b085      	sub	sp, #20
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
 800dc04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	781b      	ldrb	r3, [r3, #0]
 800dc0e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	785b      	ldrb	r3, [r3, #1]
 800dc14:	2b01      	cmp	r3, #1
 800dc16:	d13a      	bne.n	800dc8e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dc1e:	69da      	ldr	r2, [r3, #28]
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	f003 030f 	and.w	r3, r3, #15
 800dc28:	2101      	movs	r1, #1
 800dc2a:	fa01 f303 	lsl.w	r3, r1, r3
 800dc2e:	b29b      	uxth	r3, r3
 800dc30:	68f9      	ldr	r1, [r7, #12]
 800dc32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dc36:	4313      	orrs	r3, r2
 800dc38:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	015a      	lsls	r2, r3, #5
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	4413      	add	r3, r2
 800dc42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d155      	bne.n	800dcfc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	015a      	lsls	r2, r3, #5
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	4413      	add	r3, r2
 800dc58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc5c:	681a      	ldr	r2, [r3, #0]
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	689b      	ldr	r3, [r3, #8]
 800dc62:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	78db      	ldrb	r3, [r3, #3]
 800dc6a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800dc6c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800dc6e:	68bb      	ldr	r3, [r7, #8]
 800dc70:	059b      	lsls	r3, r3, #22
 800dc72:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800dc74:	4313      	orrs	r3, r2
 800dc76:	68ba      	ldr	r2, [r7, #8]
 800dc78:	0151      	lsls	r1, r2, #5
 800dc7a:	68fa      	ldr	r2, [r7, #12]
 800dc7c:	440a      	add	r2, r1
 800dc7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dc82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dc86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc8a:	6013      	str	r3, [r2, #0]
 800dc8c:	e036      	b.n	800dcfc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dc94:	69da      	ldr	r2, [r3, #28]
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	781b      	ldrb	r3, [r3, #0]
 800dc9a:	f003 030f 	and.w	r3, r3, #15
 800dc9e:	2101      	movs	r1, #1
 800dca0:	fa01 f303 	lsl.w	r3, r1, r3
 800dca4:	041b      	lsls	r3, r3, #16
 800dca6:	68f9      	ldr	r1, [r7, #12]
 800dca8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dcac:	4313      	orrs	r3, r2
 800dcae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800dcb0:	68bb      	ldr	r3, [r7, #8]
 800dcb2:	015a      	lsls	r2, r3, #5
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	4413      	add	r3, r2
 800dcb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d11a      	bne.n	800dcfc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	015a      	lsls	r2, r3, #5
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	4413      	add	r3, r2
 800dcce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dcd2:	681a      	ldr	r2, [r3, #0]
 800dcd4:	683b      	ldr	r3, [r7, #0]
 800dcd6:	689b      	ldr	r3, [r3, #8]
 800dcd8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	78db      	ldrb	r3, [r3, #3]
 800dce0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800dce2:	430b      	orrs	r3, r1
 800dce4:	4313      	orrs	r3, r2
 800dce6:	68ba      	ldr	r2, [r7, #8]
 800dce8:	0151      	lsls	r1, r2, #5
 800dcea:	68fa      	ldr	r2, [r7, #12]
 800dcec:	440a      	add	r2, r1
 800dcee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dcf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dcf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dcfa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800dcfc:	2300      	movs	r3, #0
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3714      	adds	r7, #20
 800dd02:	46bd      	mov	sp, r7
 800dd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd08:	4770      	bx	lr
	...

0800dd0c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dd0c:	b480      	push	{r7}
 800dd0e:	b085      	sub	sp, #20
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
 800dd14:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	781b      	ldrb	r3, [r3, #0]
 800dd1e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	785b      	ldrb	r3, [r3, #1]
 800dd24:	2b01      	cmp	r3, #1
 800dd26:	d161      	bne.n	800ddec <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	015a      	lsls	r2, r3, #5
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	4413      	add	r3, r2
 800dd30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd3e:	d11f      	bne.n	800dd80 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	015a      	lsls	r2, r3, #5
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	4413      	add	r3, r2
 800dd48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	68ba      	ldr	r2, [r7, #8]
 800dd50:	0151      	lsls	r1, r2, #5
 800dd52:	68fa      	ldr	r2, [r7, #12]
 800dd54:	440a      	add	r2, r1
 800dd56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dd5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dd5e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800dd60:	68bb      	ldr	r3, [r7, #8]
 800dd62:	015a      	lsls	r2, r3, #5
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	4413      	add	r3, r2
 800dd68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	68ba      	ldr	r2, [r7, #8]
 800dd70:	0151      	lsls	r1, r2, #5
 800dd72:	68fa      	ldr	r2, [r7, #12]
 800dd74:	440a      	add	r2, r1
 800dd76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dd7a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dd7e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dd86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	f003 030f 	and.w	r3, r3, #15
 800dd90:	2101      	movs	r1, #1
 800dd92:	fa01 f303 	lsl.w	r3, r1, r3
 800dd96:	b29b      	uxth	r3, r3
 800dd98:	43db      	mvns	r3, r3
 800dd9a:	68f9      	ldr	r1, [r7, #12]
 800dd9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dda0:	4013      	ands	r3, r2
 800dda2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ddaa:	69da      	ldr	r2, [r3, #28]
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	f003 030f 	and.w	r3, r3, #15
 800ddb4:	2101      	movs	r1, #1
 800ddb6:	fa01 f303 	lsl.w	r3, r1, r3
 800ddba:	b29b      	uxth	r3, r3
 800ddbc:	43db      	mvns	r3, r3
 800ddbe:	68f9      	ldr	r1, [r7, #12]
 800ddc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ddc4:	4013      	ands	r3, r2
 800ddc6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	015a      	lsls	r2, r3, #5
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	4413      	add	r3, r2
 800ddd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ddd4:	681a      	ldr	r2, [r3, #0]
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	0159      	lsls	r1, r3, #5
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	440b      	add	r3, r1
 800ddde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dde2:	4619      	mov	r1, r3
 800dde4:	4b35      	ldr	r3, [pc, #212]	; (800debc <USB_DeactivateEndpoint+0x1b0>)
 800dde6:	4013      	ands	r3, r2
 800dde8:	600b      	str	r3, [r1, #0]
 800ddea:	e060      	b.n	800deae <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ddec:	68bb      	ldr	r3, [r7, #8]
 800ddee:	015a      	lsls	r2, r3, #5
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	4413      	add	r3, r2
 800ddf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ddfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800de02:	d11f      	bne.n	800de44 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	015a      	lsls	r2, r3, #5
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	4413      	add	r3, r2
 800de0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	68ba      	ldr	r2, [r7, #8]
 800de14:	0151      	lsls	r1, r2, #5
 800de16:	68fa      	ldr	r2, [r7, #12]
 800de18:	440a      	add	r2, r1
 800de1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800de1e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800de22:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	015a      	lsls	r2, r3, #5
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	4413      	add	r3, r2
 800de2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	68ba      	ldr	r2, [r7, #8]
 800de34:	0151      	lsls	r1, r2, #5
 800de36:	68fa      	ldr	r2, [r7, #12]
 800de38:	440a      	add	r2, r1
 800de3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800de3e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800de42:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	f003 030f 	and.w	r3, r3, #15
 800de54:	2101      	movs	r1, #1
 800de56:	fa01 f303 	lsl.w	r3, r1, r3
 800de5a:	041b      	lsls	r3, r3, #16
 800de5c:	43db      	mvns	r3, r3
 800de5e:	68f9      	ldr	r1, [r7, #12]
 800de60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800de64:	4013      	ands	r3, r2
 800de66:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de6e:	69da      	ldr	r2, [r3, #28]
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	781b      	ldrb	r3, [r3, #0]
 800de74:	f003 030f 	and.w	r3, r3, #15
 800de78:	2101      	movs	r1, #1
 800de7a:	fa01 f303 	lsl.w	r3, r1, r3
 800de7e:	041b      	lsls	r3, r3, #16
 800de80:	43db      	mvns	r3, r3
 800de82:	68f9      	ldr	r1, [r7, #12]
 800de84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800de88:	4013      	ands	r3, r2
 800de8a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	015a      	lsls	r2, r3, #5
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	4413      	add	r3, r2
 800de94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de98:	681a      	ldr	r2, [r3, #0]
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	0159      	lsls	r1, r3, #5
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	440b      	add	r3, r1
 800dea2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dea6:	4619      	mov	r1, r3
 800dea8:	4b05      	ldr	r3, [pc, #20]	; (800dec0 <USB_DeactivateEndpoint+0x1b4>)
 800deaa:	4013      	ands	r3, r2
 800deac:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800deae:	2300      	movs	r3, #0
}
 800deb0:	4618      	mov	r0, r3
 800deb2:	3714      	adds	r7, #20
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr
 800debc:	ec337800 	.word	0xec337800
 800dec0:	eff37800 	.word	0xeff37800

0800dec4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b08a      	sub	sp, #40	; 0x28
 800dec8:	af02      	add	r7, sp, #8
 800deca:	60f8      	str	r0, [r7, #12]
 800decc:	60b9      	str	r1, [r7, #8]
 800dece:	4613      	mov	r3, r2
 800ded0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	781b      	ldrb	r3, [r3, #0]
 800deda:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800dedc:	68bb      	ldr	r3, [r7, #8]
 800dede:	785b      	ldrb	r3, [r3, #1]
 800dee0:	2b01      	cmp	r3, #1
 800dee2:	f040 815c 	bne.w	800e19e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800dee6:	68bb      	ldr	r3, [r7, #8]
 800dee8:	695b      	ldr	r3, [r3, #20]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d132      	bne.n	800df54 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800deee:	69bb      	ldr	r3, [r7, #24]
 800def0:	015a      	lsls	r2, r3, #5
 800def2:	69fb      	ldr	r3, [r7, #28]
 800def4:	4413      	add	r3, r2
 800def6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800defa:	691b      	ldr	r3, [r3, #16]
 800defc:	69ba      	ldr	r2, [r7, #24]
 800defe:	0151      	lsls	r1, r2, #5
 800df00:	69fa      	ldr	r2, [r7, #28]
 800df02:	440a      	add	r2, r1
 800df04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df08:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800df0c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800df10:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800df12:	69bb      	ldr	r3, [r7, #24]
 800df14:	015a      	lsls	r2, r3, #5
 800df16:	69fb      	ldr	r3, [r7, #28]
 800df18:	4413      	add	r3, r2
 800df1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df1e:	691b      	ldr	r3, [r3, #16]
 800df20:	69ba      	ldr	r2, [r7, #24]
 800df22:	0151      	lsls	r1, r2, #5
 800df24:	69fa      	ldr	r2, [r7, #28]
 800df26:	440a      	add	r2, r1
 800df28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800df30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800df32:	69bb      	ldr	r3, [r7, #24]
 800df34:	015a      	lsls	r2, r3, #5
 800df36:	69fb      	ldr	r3, [r7, #28]
 800df38:	4413      	add	r3, r2
 800df3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df3e:	691b      	ldr	r3, [r3, #16]
 800df40:	69ba      	ldr	r2, [r7, #24]
 800df42:	0151      	lsls	r1, r2, #5
 800df44:	69fa      	ldr	r2, [r7, #28]
 800df46:	440a      	add	r2, r1
 800df48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df4c:	0cdb      	lsrs	r3, r3, #19
 800df4e:	04db      	lsls	r3, r3, #19
 800df50:	6113      	str	r3, [r2, #16]
 800df52:	e074      	b.n	800e03e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800df54:	69bb      	ldr	r3, [r7, #24]
 800df56:	015a      	lsls	r2, r3, #5
 800df58:	69fb      	ldr	r3, [r7, #28]
 800df5a:	4413      	add	r3, r2
 800df5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df60:	691b      	ldr	r3, [r3, #16]
 800df62:	69ba      	ldr	r2, [r7, #24]
 800df64:	0151      	lsls	r1, r2, #5
 800df66:	69fa      	ldr	r2, [r7, #28]
 800df68:	440a      	add	r2, r1
 800df6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df6e:	0cdb      	lsrs	r3, r3, #19
 800df70:	04db      	lsls	r3, r3, #19
 800df72:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800df74:	69bb      	ldr	r3, [r7, #24]
 800df76:	015a      	lsls	r2, r3, #5
 800df78:	69fb      	ldr	r3, [r7, #28]
 800df7a:	4413      	add	r3, r2
 800df7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df80:	691b      	ldr	r3, [r3, #16]
 800df82:	69ba      	ldr	r2, [r7, #24]
 800df84:	0151      	lsls	r1, r2, #5
 800df86:	69fa      	ldr	r2, [r7, #28]
 800df88:	440a      	add	r2, r1
 800df8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df8e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800df92:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800df96:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800df98:	69bb      	ldr	r3, [r7, #24]
 800df9a:	015a      	lsls	r2, r3, #5
 800df9c:	69fb      	ldr	r3, [r7, #28]
 800df9e:	4413      	add	r3, r2
 800dfa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dfa4:	691a      	ldr	r2, [r3, #16]
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	6959      	ldr	r1, [r3, #20]
 800dfaa:	68bb      	ldr	r3, [r7, #8]
 800dfac:	689b      	ldr	r3, [r3, #8]
 800dfae:	440b      	add	r3, r1
 800dfb0:	1e59      	subs	r1, r3, #1
 800dfb2:	68bb      	ldr	r3, [r7, #8]
 800dfb4:	689b      	ldr	r3, [r3, #8]
 800dfb6:	fbb1 f3f3 	udiv	r3, r1, r3
 800dfba:	04d9      	lsls	r1, r3, #19
 800dfbc:	4b9d      	ldr	r3, [pc, #628]	; (800e234 <USB_EPStartXfer+0x370>)
 800dfbe:	400b      	ands	r3, r1
 800dfc0:	69b9      	ldr	r1, [r7, #24]
 800dfc2:	0148      	lsls	r0, r1, #5
 800dfc4:	69f9      	ldr	r1, [r7, #28]
 800dfc6:	4401      	add	r1, r0
 800dfc8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800dfcc:	4313      	orrs	r3, r2
 800dfce:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800dfd0:	69bb      	ldr	r3, [r7, #24]
 800dfd2:	015a      	lsls	r2, r3, #5
 800dfd4:	69fb      	ldr	r3, [r7, #28]
 800dfd6:	4413      	add	r3, r2
 800dfd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dfdc:	691a      	ldr	r2, [r3, #16]
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	695b      	ldr	r3, [r3, #20]
 800dfe2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dfe6:	69b9      	ldr	r1, [r7, #24]
 800dfe8:	0148      	lsls	r0, r1, #5
 800dfea:	69f9      	ldr	r1, [r7, #28]
 800dfec:	4401      	add	r1, r0
 800dfee:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800dff2:	4313      	orrs	r3, r2
 800dff4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800dff6:	68bb      	ldr	r3, [r7, #8]
 800dff8:	78db      	ldrb	r3, [r3, #3]
 800dffa:	2b01      	cmp	r3, #1
 800dffc:	d11f      	bne.n	800e03e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800dffe:	69bb      	ldr	r3, [r7, #24]
 800e000:	015a      	lsls	r2, r3, #5
 800e002:	69fb      	ldr	r3, [r7, #28]
 800e004:	4413      	add	r3, r2
 800e006:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e00a:	691b      	ldr	r3, [r3, #16]
 800e00c:	69ba      	ldr	r2, [r7, #24]
 800e00e:	0151      	lsls	r1, r2, #5
 800e010:	69fa      	ldr	r2, [r7, #28]
 800e012:	440a      	add	r2, r1
 800e014:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e018:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e01c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e01e:	69bb      	ldr	r3, [r7, #24]
 800e020:	015a      	lsls	r2, r3, #5
 800e022:	69fb      	ldr	r3, [r7, #28]
 800e024:	4413      	add	r3, r2
 800e026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e02a:	691b      	ldr	r3, [r3, #16]
 800e02c:	69ba      	ldr	r2, [r7, #24]
 800e02e:	0151      	lsls	r1, r2, #5
 800e030:	69fa      	ldr	r2, [r7, #28]
 800e032:	440a      	add	r2, r1
 800e034:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e038:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e03c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800e03e:	79fb      	ldrb	r3, [r7, #7]
 800e040:	2b01      	cmp	r3, #1
 800e042:	d14b      	bne.n	800e0dc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e044:	68bb      	ldr	r3, [r7, #8]
 800e046:	691b      	ldr	r3, [r3, #16]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d009      	beq.n	800e060 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e04c:	69bb      	ldr	r3, [r7, #24]
 800e04e:	015a      	lsls	r2, r3, #5
 800e050:	69fb      	ldr	r3, [r7, #28]
 800e052:	4413      	add	r3, r2
 800e054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e058:	461a      	mov	r2, r3
 800e05a:	68bb      	ldr	r3, [r7, #8]
 800e05c:	691b      	ldr	r3, [r3, #16]
 800e05e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e060:	68bb      	ldr	r3, [r7, #8]
 800e062:	78db      	ldrb	r3, [r3, #3]
 800e064:	2b01      	cmp	r3, #1
 800e066:	d128      	bne.n	800e0ba <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e068:	69fb      	ldr	r3, [r7, #28]
 800e06a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e06e:	689b      	ldr	r3, [r3, #8]
 800e070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e074:	2b00      	cmp	r3, #0
 800e076:	d110      	bne.n	800e09a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e078:	69bb      	ldr	r3, [r7, #24]
 800e07a:	015a      	lsls	r2, r3, #5
 800e07c:	69fb      	ldr	r3, [r7, #28]
 800e07e:	4413      	add	r3, r2
 800e080:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	69ba      	ldr	r2, [r7, #24]
 800e088:	0151      	lsls	r1, r2, #5
 800e08a:	69fa      	ldr	r2, [r7, #28]
 800e08c:	440a      	add	r2, r1
 800e08e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e092:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e096:	6013      	str	r3, [r2, #0]
 800e098:	e00f      	b.n	800e0ba <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e09a:	69bb      	ldr	r3, [r7, #24]
 800e09c:	015a      	lsls	r2, r3, #5
 800e09e:	69fb      	ldr	r3, [r7, #28]
 800e0a0:	4413      	add	r3, r2
 800e0a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	69ba      	ldr	r2, [r7, #24]
 800e0aa:	0151      	lsls	r1, r2, #5
 800e0ac:	69fa      	ldr	r2, [r7, #28]
 800e0ae:	440a      	add	r2, r1
 800e0b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e0b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e0b8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e0ba:	69bb      	ldr	r3, [r7, #24]
 800e0bc:	015a      	lsls	r2, r3, #5
 800e0be:	69fb      	ldr	r3, [r7, #28]
 800e0c0:	4413      	add	r3, r2
 800e0c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	69ba      	ldr	r2, [r7, #24]
 800e0ca:	0151      	lsls	r1, r2, #5
 800e0cc:	69fa      	ldr	r2, [r7, #28]
 800e0ce:	440a      	add	r2, r1
 800e0d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e0d4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e0d8:	6013      	str	r3, [r2, #0]
 800e0da:	e12f      	b.n	800e33c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e0dc:	69bb      	ldr	r3, [r7, #24]
 800e0de:	015a      	lsls	r2, r3, #5
 800e0e0:	69fb      	ldr	r3, [r7, #28]
 800e0e2:	4413      	add	r3, r2
 800e0e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	69ba      	ldr	r2, [r7, #24]
 800e0ec:	0151      	lsls	r1, r2, #5
 800e0ee:	69fa      	ldr	r2, [r7, #28]
 800e0f0:	440a      	add	r2, r1
 800e0f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e0f6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e0fa:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e0fc:	68bb      	ldr	r3, [r7, #8]
 800e0fe:	78db      	ldrb	r3, [r3, #3]
 800e100:	2b01      	cmp	r3, #1
 800e102:	d015      	beq.n	800e130 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	695b      	ldr	r3, [r3, #20]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	f000 8117 	beq.w	800e33c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e10e:	69fb      	ldr	r3, [r7, #28]
 800e110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e114:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	781b      	ldrb	r3, [r3, #0]
 800e11a:	f003 030f 	and.w	r3, r3, #15
 800e11e:	2101      	movs	r1, #1
 800e120:	fa01 f303 	lsl.w	r3, r1, r3
 800e124:	69f9      	ldr	r1, [r7, #28]
 800e126:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e12a:	4313      	orrs	r3, r2
 800e12c:	634b      	str	r3, [r1, #52]	; 0x34
 800e12e:	e105      	b.n	800e33c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e130:	69fb      	ldr	r3, [r7, #28]
 800e132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e136:	689b      	ldr	r3, [r3, #8]
 800e138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d110      	bne.n	800e162 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e140:	69bb      	ldr	r3, [r7, #24]
 800e142:	015a      	lsls	r2, r3, #5
 800e144:	69fb      	ldr	r3, [r7, #28]
 800e146:	4413      	add	r3, r2
 800e148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	69ba      	ldr	r2, [r7, #24]
 800e150:	0151      	lsls	r1, r2, #5
 800e152:	69fa      	ldr	r2, [r7, #28]
 800e154:	440a      	add	r2, r1
 800e156:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e15a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e15e:	6013      	str	r3, [r2, #0]
 800e160:	e00f      	b.n	800e182 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e162:	69bb      	ldr	r3, [r7, #24]
 800e164:	015a      	lsls	r2, r3, #5
 800e166:	69fb      	ldr	r3, [r7, #28]
 800e168:	4413      	add	r3, r2
 800e16a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	69ba      	ldr	r2, [r7, #24]
 800e172:	0151      	lsls	r1, r2, #5
 800e174:	69fa      	ldr	r2, [r7, #28]
 800e176:	440a      	add	r2, r1
 800e178:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e17c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e180:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e182:	68bb      	ldr	r3, [r7, #8]
 800e184:	68d9      	ldr	r1, [r3, #12]
 800e186:	68bb      	ldr	r3, [r7, #8]
 800e188:	781a      	ldrb	r2, [r3, #0]
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	695b      	ldr	r3, [r3, #20]
 800e18e:	b298      	uxth	r0, r3
 800e190:	79fb      	ldrb	r3, [r7, #7]
 800e192:	9300      	str	r3, [sp, #0]
 800e194:	4603      	mov	r3, r0
 800e196:	68f8      	ldr	r0, [r7, #12]
 800e198:	f000 fa2b 	bl	800e5f2 <USB_WritePacket>
 800e19c:	e0ce      	b.n	800e33c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e19e:	69bb      	ldr	r3, [r7, #24]
 800e1a0:	015a      	lsls	r2, r3, #5
 800e1a2:	69fb      	ldr	r3, [r7, #28]
 800e1a4:	4413      	add	r3, r2
 800e1a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1aa:	691b      	ldr	r3, [r3, #16]
 800e1ac:	69ba      	ldr	r2, [r7, #24]
 800e1ae:	0151      	lsls	r1, r2, #5
 800e1b0:	69fa      	ldr	r2, [r7, #28]
 800e1b2:	440a      	add	r2, r1
 800e1b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1b8:	0cdb      	lsrs	r3, r3, #19
 800e1ba:	04db      	lsls	r3, r3, #19
 800e1bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e1be:	69bb      	ldr	r3, [r7, #24]
 800e1c0:	015a      	lsls	r2, r3, #5
 800e1c2:	69fb      	ldr	r3, [r7, #28]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1ca:	691b      	ldr	r3, [r3, #16]
 800e1cc:	69ba      	ldr	r2, [r7, #24]
 800e1ce:	0151      	lsls	r1, r2, #5
 800e1d0:	69fa      	ldr	r2, [r7, #28]
 800e1d2:	440a      	add	r2, r1
 800e1d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1d8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e1dc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e1e0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	695b      	ldr	r3, [r3, #20]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d126      	bne.n	800e238 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e1ea:	69bb      	ldr	r3, [r7, #24]
 800e1ec:	015a      	lsls	r2, r3, #5
 800e1ee:	69fb      	ldr	r3, [r7, #28]
 800e1f0:	4413      	add	r3, r2
 800e1f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1f6:	691a      	ldr	r2, [r3, #16]
 800e1f8:	68bb      	ldr	r3, [r7, #8]
 800e1fa:	689b      	ldr	r3, [r3, #8]
 800e1fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e200:	69b9      	ldr	r1, [r7, #24]
 800e202:	0148      	lsls	r0, r1, #5
 800e204:	69f9      	ldr	r1, [r7, #28]
 800e206:	4401      	add	r1, r0
 800e208:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e20c:	4313      	orrs	r3, r2
 800e20e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e210:	69bb      	ldr	r3, [r7, #24]
 800e212:	015a      	lsls	r2, r3, #5
 800e214:	69fb      	ldr	r3, [r7, #28]
 800e216:	4413      	add	r3, r2
 800e218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e21c:	691b      	ldr	r3, [r3, #16]
 800e21e:	69ba      	ldr	r2, [r7, #24]
 800e220:	0151      	lsls	r1, r2, #5
 800e222:	69fa      	ldr	r2, [r7, #28]
 800e224:	440a      	add	r2, r1
 800e226:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e22a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e22e:	6113      	str	r3, [r2, #16]
 800e230:	e036      	b.n	800e2a0 <USB_EPStartXfer+0x3dc>
 800e232:	bf00      	nop
 800e234:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	695a      	ldr	r2, [r3, #20]
 800e23c:	68bb      	ldr	r3, [r7, #8]
 800e23e:	689b      	ldr	r3, [r3, #8]
 800e240:	4413      	add	r3, r2
 800e242:	1e5a      	subs	r2, r3, #1
 800e244:	68bb      	ldr	r3, [r7, #8]
 800e246:	689b      	ldr	r3, [r3, #8]
 800e248:	fbb2 f3f3 	udiv	r3, r2, r3
 800e24c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e24e:	69bb      	ldr	r3, [r7, #24]
 800e250:	015a      	lsls	r2, r3, #5
 800e252:	69fb      	ldr	r3, [r7, #28]
 800e254:	4413      	add	r3, r2
 800e256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e25a:	691a      	ldr	r2, [r3, #16]
 800e25c:	8afb      	ldrh	r3, [r7, #22]
 800e25e:	04d9      	lsls	r1, r3, #19
 800e260:	4b39      	ldr	r3, [pc, #228]	; (800e348 <USB_EPStartXfer+0x484>)
 800e262:	400b      	ands	r3, r1
 800e264:	69b9      	ldr	r1, [r7, #24]
 800e266:	0148      	lsls	r0, r1, #5
 800e268:	69f9      	ldr	r1, [r7, #28]
 800e26a:	4401      	add	r1, r0
 800e26c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e270:	4313      	orrs	r3, r2
 800e272:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800e274:	69bb      	ldr	r3, [r7, #24]
 800e276:	015a      	lsls	r2, r3, #5
 800e278:	69fb      	ldr	r3, [r7, #28]
 800e27a:	4413      	add	r3, r2
 800e27c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e280:	691a      	ldr	r2, [r3, #16]
 800e282:	68bb      	ldr	r3, [r7, #8]
 800e284:	689b      	ldr	r3, [r3, #8]
 800e286:	8af9      	ldrh	r1, [r7, #22]
 800e288:	fb01 f303 	mul.w	r3, r1, r3
 800e28c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e290:	69b9      	ldr	r1, [r7, #24]
 800e292:	0148      	lsls	r0, r1, #5
 800e294:	69f9      	ldr	r1, [r7, #28]
 800e296:	4401      	add	r1, r0
 800e298:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e29c:	4313      	orrs	r3, r2
 800e29e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e2a0:	79fb      	ldrb	r3, [r7, #7]
 800e2a2:	2b01      	cmp	r3, #1
 800e2a4:	d10d      	bne.n	800e2c2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e2a6:	68bb      	ldr	r3, [r7, #8]
 800e2a8:	68db      	ldr	r3, [r3, #12]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d009      	beq.n	800e2c2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	68d9      	ldr	r1, [r3, #12]
 800e2b2:	69bb      	ldr	r3, [r7, #24]
 800e2b4:	015a      	lsls	r2, r3, #5
 800e2b6:	69fb      	ldr	r3, [r7, #28]
 800e2b8:	4413      	add	r3, r2
 800e2ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2be:	460a      	mov	r2, r1
 800e2c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800e2c2:	68bb      	ldr	r3, [r7, #8]
 800e2c4:	78db      	ldrb	r3, [r3, #3]
 800e2c6:	2b01      	cmp	r3, #1
 800e2c8:	d128      	bne.n	800e31c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e2ca:	69fb      	ldr	r3, [r7, #28]
 800e2cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e2d0:	689b      	ldr	r3, [r3, #8]
 800e2d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d110      	bne.n	800e2fc <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e2da:	69bb      	ldr	r3, [r7, #24]
 800e2dc:	015a      	lsls	r2, r3, #5
 800e2de:	69fb      	ldr	r3, [r7, #28]
 800e2e0:	4413      	add	r3, r2
 800e2e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	69ba      	ldr	r2, [r7, #24]
 800e2ea:	0151      	lsls	r1, r2, #5
 800e2ec:	69fa      	ldr	r2, [r7, #28]
 800e2ee:	440a      	add	r2, r1
 800e2f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e2f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e2f8:	6013      	str	r3, [r2, #0]
 800e2fa:	e00f      	b.n	800e31c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e2fc:	69bb      	ldr	r3, [r7, #24]
 800e2fe:	015a      	lsls	r2, r3, #5
 800e300:	69fb      	ldr	r3, [r7, #28]
 800e302:	4413      	add	r3, r2
 800e304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	69ba      	ldr	r2, [r7, #24]
 800e30c:	0151      	lsls	r1, r2, #5
 800e30e:	69fa      	ldr	r2, [r7, #28]
 800e310:	440a      	add	r2, r1
 800e312:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e31a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e31c:	69bb      	ldr	r3, [r7, #24]
 800e31e:	015a      	lsls	r2, r3, #5
 800e320:	69fb      	ldr	r3, [r7, #28]
 800e322:	4413      	add	r3, r2
 800e324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	69ba      	ldr	r2, [r7, #24]
 800e32c:	0151      	lsls	r1, r2, #5
 800e32e:	69fa      	ldr	r2, [r7, #28]
 800e330:	440a      	add	r2, r1
 800e332:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e336:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e33a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e33c:	2300      	movs	r3, #0
}
 800e33e:	4618      	mov	r0, r3
 800e340:	3720      	adds	r7, #32
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
 800e346:	bf00      	nop
 800e348:	1ff80000 	.word	0x1ff80000

0800e34c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e34c:	b480      	push	{r7}
 800e34e:	b087      	sub	sp, #28
 800e350:	af00      	add	r7, sp, #0
 800e352:	60f8      	str	r0, [r7, #12]
 800e354:	60b9      	str	r1, [r7, #8]
 800e356:	4613      	mov	r3, r2
 800e358:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	781b      	ldrb	r3, [r3, #0]
 800e362:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	785b      	ldrb	r3, [r3, #1]
 800e368:	2b01      	cmp	r3, #1
 800e36a:	f040 80cd 	bne.w	800e508 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	695b      	ldr	r3, [r3, #20]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d132      	bne.n	800e3dc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	015a      	lsls	r2, r3, #5
 800e37a:	697b      	ldr	r3, [r7, #20]
 800e37c:	4413      	add	r3, r2
 800e37e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e382:	691b      	ldr	r3, [r3, #16]
 800e384:	693a      	ldr	r2, [r7, #16]
 800e386:	0151      	lsls	r1, r2, #5
 800e388:	697a      	ldr	r2, [r7, #20]
 800e38a:	440a      	add	r2, r1
 800e38c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e390:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e394:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e398:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e39a:	693b      	ldr	r3, [r7, #16]
 800e39c:	015a      	lsls	r2, r3, #5
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	4413      	add	r3, r2
 800e3a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3a6:	691b      	ldr	r3, [r3, #16]
 800e3a8:	693a      	ldr	r2, [r7, #16]
 800e3aa:	0151      	lsls	r1, r2, #5
 800e3ac:	697a      	ldr	r2, [r7, #20]
 800e3ae:	440a      	add	r2, r1
 800e3b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e3b4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e3b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e3ba:	693b      	ldr	r3, [r7, #16]
 800e3bc:	015a      	lsls	r2, r3, #5
 800e3be:	697b      	ldr	r3, [r7, #20]
 800e3c0:	4413      	add	r3, r2
 800e3c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3c6:	691b      	ldr	r3, [r3, #16]
 800e3c8:	693a      	ldr	r2, [r7, #16]
 800e3ca:	0151      	lsls	r1, r2, #5
 800e3cc:	697a      	ldr	r2, [r7, #20]
 800e3ce:	440a      	add	r2, r1
 800e3d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e3d4:	0cdb      	lsrs	r3, r3, #19
 800e3d6:	04db      	lsls	r3, r3, #19
 800e3d8:	6113      	str	r3, [r2, #16]
 800e3da:	e04e      	b.n	800e47a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e3dc:	693b      	ldr	r3, [r7, #16]
 800e3de:	015a      	lsls	r2, r3, #5
 800e3e0:	697b      	ldr	r3, [r7, #20]
 800e3e2:	4413      	add	r3, r2
 800e3e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3e8:	691b      	ldr	r3, [r3, #16]
 800e3ea:	693a      	ldr	r2, [r7, #16]
 800e3ec:	0151      	lsls	r1, r2, #5
 800e3ee:	697a      	ldr	r2, [r7, #20]
 800e3f0:	440a      	add	r2, r1
 800e3f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e3f6:	0cdb      	lsrs	r3, r3, #19
 800e3f8:	04db      	lsls	r3, r3, #19
 800e3fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e3fc:	693b      	ldr	r3, [r7, #16]
 800e3fe:	015a      	lsls	r2, r3, #5
 800e400:	697b      	ldr	r3, [r7, #20]
 800e402:	4413      	add	r3, r2
 800e404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e408:	691b      	ldr	r3, [r3, #16]
 800e40a:	693a      	ldr	r2, [r7, #16]
 800e40c:	0151      	lsls	r1, r2, #5
 800e40e:	697a      	ldr	r2, [r7, #20]
 800e410:	440a      	add	r2, r1
 800e412:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e416:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e41a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e41e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	695a      	ldr	r2, [r3, #20]
 800e424:	68bb      	ldr	r3, [r7, #8]
 800e426:	689b      	ldr	r3, [r3, #8]
 800e428:	429a      	cmp	r2, r3
 800e42a:	d903      	bls.n	800e434 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800e42c:	68bb      	ldr	r3, [r7, #8]
 800e42e:	689a      	ldr	r2, [r3, #8]
 800e430:	68bb      	ldr	r3, [r7, #8]
 800e432:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e434:	693b      	ldr	r3, [r7, #16]
 800e436:	015a      	lsls	r2, r3, #5
 800e438:	697b      	ldr	r3, [r7, #20]
 800e43a:	4413      	add	r3, r2
 800e43c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e440:	691b      	ldr	r3, [r3, #16]
 800e442:	693a      	ldr	r2, [r7, #16]
 800e444:	0151      	lsls	r1, r2, #5
 800e446:	697a      	ldr	r2, [r7, #20]
 800e448:	440a      	add	r2, r1
 800e44a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e44e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e452:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e454:	693b      	ldr	r3, [r7, #16]
 800e456:	015a      	lsls	r2, r3, #5
 800e458:	697b      	ldr	r3, [r7, #20]
 800e45a:	4413      	add	r3, r2
 800e45c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e460:	691a      	ldr	r2, [r3, #16]
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	695b      	ldr	r3, [r3, #20]
 800e466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e46a:	6939      	ldr	r1, [r7, #16]
 800e46c:	0148      	lsls	r0, r1, #5
 800e46e:	6979      	ldr	r1, [r7, #20]
 800e470:	4401      	add	r1, r0
 800e472:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e476:	4313      	orrs	r3, r2
 800e478:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e47a:	79fb      	ldrb	r3, [r7, #7]
 800e47c:	2b01      	cmp	r3, #1
 800e47e:	d11e      	bne.n	800e4be <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	691b      	ldr	r3, [r3, #16]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d009      	beq.n	800e49c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e488:	693b      	ldr	r3, [r7, #16]
 800e48a:	015a      	lsls	r2, r3, #5
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	4413      	add	r3, r2
 800e490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e494:	461a      	mov	r2, r3
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	691b      	ldr	r3, [r3, #16]
 800e49a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e49c:	693b      	ldr	r3, [r7, #16]
 800e49e:	015a      	lsls	r2, r3, #5
 800e4a0:	697b      	ldr	r3, [r7, #20]
 800e4a2:	4413      	add	r3, r2
 800e4a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	693a      	ldr	r2, [r7, #16]
 800e4ac:	0151      	lsls	r1, r2, #5
 800e4ae:	697a      	ldr	r2, [r7, #20]
 800e4b0:	440a      	add	r2, r1
 800e4b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e4ba:	6013      	str	r3, [r2, #0]
 800e4bc:	e092      	b.n	800e5e4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e4be:	693b      	ldr	r3, [r7, #16]
 800e4c0:	015a      	lsls	r2, r3, #5
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	4413      	add	r3, r2
 800e4c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	693a      	ldr	r2, [r7, #16]
 800e4ce:	0151      	lsls	r1, r2, #5
 800e4d0:	697a      	ldr	r2, [r7, #20]
 800e4d2:	440a      	add	r2, r1
 800e4d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e4dc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800e4de:	68bb      	ldr	r3, [r7, #8]
 800e4e0:	695b      	ldr	r3, [r3, #20]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d07e      	beq.n	800e5e4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e4e6:	697b      	ldr	r3, [r7, #20]
 800e4e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e4ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e4ee:	68bb      	ldr	r3, [r7, #8]
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	f003 030f 	and.w	r3, r3, #15
 800e4f6:	2101      	movs	r1, #1
 800e4f8:	fa01 f303 	lsl.w	r3, r1, r3
 800e4fc:	6979      	ldr	r1, [r7, #20]
 800e4fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e502:	4313      	orrs	r3, r2
 800e504:	634b      	str	r3, [r1, #52]	; 0x34
 800e506:	e06d      	b.n	800e5e4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e508:	693b      	ldr	r3, [r7, #16]
 800e50a:	015a      	lsls	r2, r3, #5
 800e50c:	697b      	ldr	r3, [r7, #20]
 800e50e:	4413      	add	r3, r2
 800e510:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e514:	691b      	ldr	r3, [r3, #16]
 800e516:	693a      	ldr	r2, [r7, #16]
 800e518:	0151      	lsls	r1, r2, #5
 800e51a:	697a      	ldr	r2, [r7, #20]
 800e51c:	440a      	add	r2, r1
 800e51e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e522:	0cdb      	lsrs	r3, r3, #19
 800e524:	04db      	lsls	r3, r3, #19
 800e526:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	015a      	lsls	r2, r3, #5
 800e52c:	697b      	ldr	r3, [r7, #20]
 800e52e:	4413      	add	r3, r2
 800e530:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e534:	691b      	ldr	r3, [r3, #16]
 800e536:	693a      	ldr	r2, [r7, #16]
 800e538:	0151      	lsls	r1, r2, #5
 800e53a:	697a      	ldr	r2, [r7, #20]
 800e53c:	440a      	add	r2, r1
 800e53e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e542:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e546:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e54a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800e54c:	68bb      	ldr	r3, [r7, #8]
 800e54e:	695b      	ldr	r3, [r3, #20]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d003      	beq.n	800e55c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800e554:	68bb      	ldr	r3, [r7, #8]
 800e556:	689a      	ldr	r2, [r3, #8]
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	015a      	lsls	r2, r3, #5
 800e560:	697b      	ldr	r3, [r7, #20]
 800e562:	4413      	add	r3, r2
 800e564:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e568:	691b      	ldr	r3, [r3, #16]
 800e56a:	693a      	ldr	r2, [r7, #16]
 800e56c:	0151      	lsls	r1, r2, #5
 800e56e:	697a      	ldr	r2, [r7, #20]
 800e570:	440a      	add	r2, r1
 800e572:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e576:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e57a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800e57c:	693b      	ldr	r3, [r7, #16]
 800e57e:	015a      	lsls	r2, r3, #5
 800e580:	697b      	ldr	r3, [r7, #20]
 800e582:	4413      	add	r3, r2
 800e584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e588:	691a      	ldr	r2, [r3, #16]
 800e58a:	68bb      	ldr	r3, [r7, #8]
 800e58c:	689b      	ldr	r3, [r3, #8]
 800e58e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e592:	6939      	ldr	r1, [r7, #16]
 800e594:	0148      	lsls	r0, r1, #5
 800e596:	6979      	ldr	r1, [r7, #20]
 800e598:	4401      	add	r1, r0
 800e59a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e59e:	4313      	orrs	r3, r2
 800e5a0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800e5a2:	79fb      	ldrb	r3, [r7, #7]
 800e5a4:	2b01      	cmp	r3, #1
 800e5a6:	d10d      	bne.n	800e5c4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	68db      	ldr	r3, [r3, #12]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d009      	beq.n	800e5c4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	68d9      	ldr	r1, [r3, #12]
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	015a      	lsls	r2, r3, #5
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	4413      	add	r3, r2
 800e5bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e5c0:	460a      	mov	r2, r1
 800e5c2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e5c4:	693b      	ldr	r3, [r7, #16]
 800e5c6:	015a      	lsls	r2, r3, #5
 800e5c8:	697b      	ldr	r3, [r7, #20]
 800e5ca:	4413      	add	r3, r2
 800e5cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	693a      	ldr	r2, [r7, #16]
 800e5d4:	0151      	lsls	r1, r2, #5
 800e5d6:	697a      	ldr	r2, [r7, #20]
 800e5d8:	440a      	add	r2, r1
 800e5da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e5de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e5e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e5e4:	2300      	movs	r3, #0
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	371c      	adds	r7, #28
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f0:	4770      	bx	lr

0800e5f2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800e5f2:	b480      	push	{r7}
 800e5f4:	b089      	sub	sp, #36	; 0x24
 800e5f6:	af00      	add	r7, sp, #0
 800e5f8:	60f8      	str	r0, [r7, #12]
 800e5fa:	60b9      	str	r1, [r7, #8]
 800e5fc:	4611      	mov	r1, r2
 800e5fe:	461a      	mov	r2, r3
 800e600:	460b      	mov	r3, r1
 800e602:	71fb      	strb	r3, [r7, #7]
 800e604:	4613      	mov	r3, r2
 800e606:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800e60c:	68bb      	ldr	r3, [r7, #8]
 800e60e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800e610:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e614:	2b00      	cmp	r3, #0
 800e616:	d11a      	bne.n	800e64e <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800e618:	88bb      	ldrh	r3, [r7, #4]
 800e61a:	3303      	adds	r3, #3
 800e61c:	089b      	lsrs	r3, r3, #2
 800e61e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800e620:	2300      	movs	r3, #0
 800e622:	61bb      	str	r3, [r7, #24]
 800e624:	e00f      	b.n	800e646 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e626:	79fb      	ldrb	r3, [r7, #7]
 800e628:	031a      	lsls	r2, r3, #12
 800e62a:	697b      	ldr	r3, [r7, #20]
 800e62c:	4413      	add	r3, r2
 800e62e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e632:	461a      	mov	r2, r3
 800e634:	69fb      	ldr	r3, [r7, #28]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	6013      	str	r3, [r2, #0]
      pSrc++;
 800e63a:	69fb      	ldr	r3, [r7, #28]
 800e63c:	3304      	adds	r3, #4
 800e63e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800e640:	69bb      	ldr	r3, [r7, #24]
 800e642:	3301      	adds	r3, #1
 800e644:	61bb      	str	r3, [r7, #24]
 800e646:	69ba      	ldr	r2, [r7, #24]
 800e648:	693b      	ldr	r3, [r7, #16]
 800e64a:	429a      	cmp	r2, r3
 800e64c:	d3eb      	bcc.n	800e626 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800e64e:	2300      	movs	r3, #0
}
 800e650:	4618      	mov	r0, r3
 800e652:	3724      	adds	r7, #36	; 0x24
 800e654:	46bd      	mov	sp, r7
 800e656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65a:	4770      	bx	lr

0800e65c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b089      	sub	sp, #36	; 0x24
 800e660:	af00      	add	r7, sp, #0
 800e662:	60f8      	str	r0, [r7, #12]
 800e664:	60b9      	str	r1, [r7, #8]
 800e666:	4613      	mov	r3, r2
 800e668:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800e66e:	68bb      	ldr	r3, [r7, #8]
 800e670:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800e672:	88fb      	ldrh	r3, [r7, #6]
 800e674:	3303      	adds	r3, #3
 800e676:	089b      	lsrs	r3, r3, #2
 800e678:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800e67a:	2300      	movs	r3, #0
 800e67c:	61bb      	str	r3, [r7, #24]
 800e67e:	e00b      	b.n	800e698 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e680:	697b      	ldr	r3, [r7, #20]
 800e682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e686:	681a      	ldr	r2, [r3, #0]
 800e688:	69fb      	ldr	r3, [r7, #28]
 800e68a:	601a      	str	r2, [r3, #0]
    pDest++;
 800e68c:	69fb      	ldr	r3, [r7, #28]
 800e68e:	3304      	adds	r3, #4
 800e690:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800e692:	69bb      	ldr	r3, [r7, #24]
 800e694:	3301      	adds	r3, #1
 800e696:	61bb      	str	r3, [r7, #24]
 800e698:	69ba      	ldr	r2, [r7, #24]
 800e69a:	693b      	ldr	r3, [r7, #16]
 800e69c:	429a      	cmp	r2, r3
 800e69e:	d3ef      	bcc.n	800e680 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800e6a0:	69fb      	ldr	r3, [r7, #28]
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3724      	adds	r7, #36	; 0x24
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ac:	4770      	bx	lr

0800e6ae <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e6ae:	b480      	push	{r7}
 800e6b0:	b085      	sub	sp, #20
 800e6b2:	af00      	add	r7, sp, #0
 800e6b4:	6078      	str	r0, [r7, #4]
 800e6b6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	781b      	ldrb	r3, [r3, #0]
 800e6c0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e6c2:	683b      	ldr	r3, [r7, #0]
 800e6c4:	785b      	ldrb	r3, [r3, #1]
 800e6c6:	2b01      	cmp	r3, #1
 800e6c8:	d12c      	bne.n	800e724 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	015a      	lsls	r2, r3, #5
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	4413      	add	r3, r2
 800e6d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	db12      	blt.n	800e702 <USB_EPSetStall+0x54>
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d00f      	beq.n	800e702 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	015a      	lsls	r2, r3, #5
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	4413      	add	r3, r2
 800e6ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	68ba      	ldr	r2, [r7, #8]
 800e6f2:	0151      	lsls	r1, r2, #5
 800e6f4:	68fa      	ldr	r2, [r7, #12]
 800e6f6:	440a      	add	r2, r1
 800e6f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e6fc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e700:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	015a      	lsls	r2, r3, #5
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	4413      	add	r3, r2
 800e70a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	68ba      	ldr	r2, [r7, #8]
 800e712:	0151      	lsls	r1, r2, #5
 800e714:	68fa      	ldr	r2, [r7, #12]
 800e716:	440a      	add	r2, r1
 800e718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e71c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e720:	6013      	str	r3, [r2, #0]
 800e722:	e02b      	b.n	800e77c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	015a      	lsls	r2, r3, #5
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	4413      	add	r3, r2
 800e72c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	2b00      	cmp	r3, #0
 800e734:	db12      	blt.n	800e75c <USB_EPSetStall+0xae>
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d00f      	beq.n	800e75c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800e73c:	68bb      	ldr	r3, [r7, #8]
 800e73e:	015a      	lsls	r2, r3, #5
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	4413      	add	r3, r2
 800e744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	68ba      	ldr	r2, [r7, #8]
 800e74c:	0151      	lsls	r1, r2, #5
 800e74e:	68fa      	ldr	r2, [r7, #12]
 800e750:	440a      	add	r2, r1
 800e752:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e756:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e75a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	015a      	lsls	r2, r3, #5
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	4413      	add	r3, r2
 800e764:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	68ba      	ldr	r2, [r7, #8]
 800e76c:	0151      	lsls	r1, r2, #5
 800e76e:	68fa      	ldr	r2, [r7, #12]
 800e770:	440a      	add	r2, r1
 800e772:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e776:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e77a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e77c:	2300      	movs	r3, #0
}
 800e77e:	4618      	mov	r0, r3
 800e780:	3714      	adds	r7, #20
 800e782:	46bd      	mov	sp, r7
 800e784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e788:	4770      	bx	lr

0800e78a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e78a:	b480      	push	{r7}
 800e78c:	b085      	sub	sp, #20
 800e78e:	af00      	add	r7, sp, #0
 800e790:	6078      	str	r0, [r7, #4]
 800e792:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	781b      	ldrb	r3, [r3, #0]
 800e79c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	785b      	ldrb	r3, [r3, #1]
 800e7a2:	2b01      	cmp	r3, #1
 800e7a4:	d128      	bne.n	800e7f8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800e7a6:	68bb      	ldr	r3, [r7, #8]
 800e7a8:	015a      	lsls	r2, r3, #5
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	4413      	add	r3, r2
 800e7ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	68ba      	ldr	r2, [r7, #8]
 800e7b6:	0151      	lsls	r1, r2, #5
 800e7b8:	68fa      	ldr	r2, [r7, #12]
 800e7ba:	440a      	add	r2, r1
 800e7bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e7c4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	78db      	ldrb	r3, [r3, #3]
 800e7ca:	2b03      	cmp	r3, #3
 800e7cc:	d003      	beq.n	800e7d6 <USB_EPClearStall+0x4c>
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	78db      	ldrb	r3, [r3, #3]
 800e7d2:	2b02      	cmp	r3, #2
 800e7d4:	d138      	bne.n	800e848 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e7d6:	68bb      	ldr	r3, [r7, #8]
 800e7d8:	015a      	lsls	r2, r3, #5
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	4413      	add	r3, r2
 800e7de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	68ba      	ldr	r2, [r7, #8]
 800e7e6:	0151      	lsls	r1, r2, #5
 800e7e8:	68fa      	ldr	r2, [r7, #12]
 800e7ea:	440a      	add	r2, r1
 800e7ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e7f4:	6013      	str	r3, [r2, #0]
 800e7f6:	e027      	b.n	800e848 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800e7f8:	68bb      	ldr	r3, [r7, #8]
 800e7fa:	015a      	lsls	r2, r3, #5
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	4413      	add	r3, r2
 800e800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	68ba      	ldr	r2, [r7, #8]
 800e808:	0151      	lsls	r1, r2, #5
 800e80a:	68fa      	ldr	r2, [r7, #12]
 800e80c:	440a      	add	r2, r1
 800e80e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e812:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e816:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	78db      	ldrb	r3, [r3, #3]
 800e81c:	2b03      	cmp	r3, #3
 800e81e:	d003      	beq.n	800e828 <USB_EPClearStall+0x9e>
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	78db      	ldrb	r3, [r3, #3]
 800e824:	2b02      	cmp	r3, #2
 800e826:	d10f      	bne.n	800e848 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e828:	68bb      	ldr	r3, [r7, #8]
 800e82a:	015a      	lsls	r2, r3, #5
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	4413      	add	r3, r2
 800e830:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	68ba      	ldr	r2, [r7, #8]
 800e838:	0151      	lsls	r1, r2, #5
 800e83a:	68fa      	ldr	r2, [r7, #12]
 800e83c:	440a      	add	r2, r1
 800e83e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e846:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800e848:	2300      	movs	r3, #0
}
 800e84a:	4618      	mov	r0, r3
 800e84c:	3714      	adds	r7, #20
 800e84e:	46bd      	mov	sp, r7
 800e850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e854:	4770      	bx	lr

0800e856 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800e856:	b480      	push	{r7}
 800e858:	b085      	sub	sp, #20
 800e85a:	af00      	add	r7, sp, #0
 800e85c:	6078      	str	r0, [r7, #4]
 800e85e:	460b      	mov	r3, r1
 800e860:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	68fa      	ldr	r2, [r7, #12]
 800e870:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e874:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e878:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e880:	681a      	ldr	r2, [r3, #0]
 800e882:	78fb      	ldrb	r3, [r7, #3]
 800e884:	011b      	lsls	r3, r3, #4
 800e886:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800e88a:	68f9      	ldr	r1, [r7, #12]
 800e88c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e890:	4313      	orrs	r3, r2
 800e892:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800e894:	2300      	movs	r3, #0
}
 800e896:	4618      	mov	r0, r3
 800e898:	3714      	adds	r7, #20
 800e89a:	46bd      	mov	sp, r7
 800e89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a0:	4770      	bx	lr

0800e8a2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e8a2:	b480      	push	{r7}
 800e8a4:	b085      	sub	sp, #20
 800e8a6:	af00      	add	r7, sp, #0
 800e8a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	68fa      	ldr	r2, [r7, #12]
 800e8b8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e8bc:	f023 0303 	bic.w	r3, r3, #3
 800e8c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8c8:	685b      	ldr	r3, [r3, #4]
 800e8ca:	68fa      	ldr	r2, [r7, #12]
 800e8cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e8d0:	f023 0302 	bic.w	r3, r3, #2
 800e8d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e8d6:	2300      	movs	r3, #0
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3714      	adds	r7, #20
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e2:	4770      	bx	lr

0800e8e4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e8e4:	b480      	push	{r7}
 800e8e6:	b085      	sub	sp, #20
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	68fa      	ldr	r2, [r7, #12]
 800e8fa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e8fe:	f023 0303 	bic.w	r3, r3, #3
 800e902:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e90a:	685b      	ldr	r3, [r3, #4]
 800e90c:	68fa      	ldr	r2, [r7, #12]
 800e90e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e912:	f043 0302 	orr.w	r3, r3, #2
 800e916:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e918:	2300      	movs	r3, #0
}
 800e91a:	4618      	mov	r0, r3
 800e91c:	3714      	adds	r7, #20
 800e91e:	46bd      	mov	sp, r7
 800e920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e924:	4770      	bx	lr

0800e926 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800e926:	b480      	push	{r7}
 800e928:	b085      	sub	sp, #20
 800e92a:	af00      	add	r7, sp, #0
 800e92c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	695b      	ldr	r3, [r3, #20]
 800e932:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	699b      	ldr	r3, [r3, #24]
 800e938:	68fa      	ldr	r2, [r7, #12]
 800e93a:	4013      	ands	r3, r2
 800e93c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e93e:	68fb      	ldr	r3, [r7, #12]
}
 800e940:	4618      	mov	r0, r3
 800e942:	3714      	adds	r7, #20
 800e944:	46bd      	mov	sp, r7
 800e946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94a:	4770      	bx	lr

0800e94c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e94c:	b480      	push	{r7}
 800e94e:	b085      	sub	sp, #20
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e95e:	699b      	ldr	r3, [r3, #24]
 800e960:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e968:	69db      	ldr	r3, [r3, #28]
 800e96a:	68ba      	ldr	r2, [r7, #8]
 800e96c:	4013      	ands	r3, r2
 800e96e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800e970:	68bb      	ldr	r3, [r7, #8]
 800e972:	0c1b      	lsrs	r3, r3, #16
}
 800e974:	4618      	mov	r0, r3
 800e976:	3714      	adds	r7, #20
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr

0800e980 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e980:	b480      	push	{r7}
 800e982:	b085      	sub	sp, #20
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e992:	699b      	ldr	r3, [r3, #24]
 800e994:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e99c:	69db      	ldr	r3, [r3, #28]
 800e99e:	68ba      	ldr	r2, [r7, #8]
 800e9a0:	4013      	ands	r3, r2
 800e9a2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800e9a4:	68bb      	ldr	r3, [r7, #8]
 800e9a6:	b29b      	uxth	r3, r3
}
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	3714      	adds	r7, #20
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b2:	4770      	bx	lr

0800e9b4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e9b4:	b480      	push	{r7}
 800e9b6:	b085      	sub	sp, #20
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	6078      	str	r0, [r7, #4]
 800e9bc:	460b      	mov	r3, r1
 800e9be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e9c4:	78fb      	ldrb	r3, [r7, #3]
 800e9c6:	015a      	lsls	r2, r3, #5
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	4413      	add	r3, r2
 800e9cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9d0:	689b      	ldr	r3, [r3, #8]
 800e9d2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e9da:	695b      	ldr	r3, [r3, #20]
 800e9dc:	68ba      	ldr	r2, [r7, #8]
 800e9de:	4013      	ands	r3, r2
 800e9e0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e9e2:	68bb      	ldr	r3, [r7, #8]
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3714      	adds	r7, #20
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ee:	4770      	bx	lr

0800e9f0 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e9f0:	b480      	push	{r7}
 800e9f2:	b087      	sub	sp, #28
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ea00:	697b      	ldr	r3, [r7, #20]
 800ea02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea06:	691b      	ldr	r3, [r3, #16]
 800ea08:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ea0a:	697b      	ldr	r3, [r7, #20]
 800ea0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea12:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ea14:	78fb      	ldrb	r3, [r7, #3]
 800ea16:	f003 030f 	and.w	r3, r3, #15
 800ea1a:	68fa      	ldr	r2, [r7, #12]
 800ea1c:	fa22 f303 	lsr.w	r3, r2, r3
 800ea20:	01db      	lsls	r3, r3, #7
 800ea22:	b2db      	uxtb	r3, r3
 800ea24:	693a      	ldr	r2, [r7, #16]
 800ea26:	4313      	orrs	r3, r2
 800ea28:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ea2a:	78fb      	ldrb	r3, [r7, #3]
 800ea2c:	015a      	lsls	r2, r3, #5
 800ea2e:	697b      	ldr	r3, [r7, #20]
 800ea30:	4413      	add	r3, r2
 800ea32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea36:	689b      	ldr	r3, [r3, #8]
 800ea38:	693a      	ldr	r2, [r7, #16]
 800ea3a:	4013      	ands	r3, r2
 800ea3c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ea3e:	68bb      	ldr	r3, [r7, #8]
}
 800ea40:	4618      	mov	r0, r3
 800ea42:	371c      	adds	r7, #28
 800ea44:	46bd      	mov	sp, r7
 800ea46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4a:	4770      	bx	lr

0800ea4c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ea4c:	b480      	push	{r7}
 800ea4e:	b083      	sub	sp, #12
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	695b      	ldr	r3, [r3, #20]
 800ea58:	f003 0301 	and.w	r3, r3, #1
}
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	370c      	adds	r7, #12
 800ea60:	46bd      	mov	sp, r7
 800ea62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea66:	4770      	bx	lr

0800ea68 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b085      	sub	sp, #20
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	68fa      	ldr	r2, [r7, #12]
 800ea7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ea82:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ea86:	f023 0307 	bic.w	r3, r3, #7
 800ea8a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea92:	685b      	ldr	r3, [r3, #4]
 800ea94:	68fa      	ldr	r2, [r7, #12]
 800ea96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ea9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ea9e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800eaa0:	2300      	movs	r3, #0
}
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	3714      	adds	r7, #20
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaac:	4770      	bx	lr
	...

0800eab0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800eab0:	b480      	push	{r7}
 800eab2:	b087      	sub	sp, #28
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	60f8      	str	r0, [r7, #12]
 800eab8:	460b      	mov	r3, r1
 800eaba:	607a      	str	r2, [r7, #4]
 800eabc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	333c      	adds	r3, #60	; 0x3c
 800eac6:	3304      	adds	r3, #4
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800eacc:	693b      	ldr	r3, [r7, #16]
 800eace:	4a26      	ldr	r2, [pc, #152]	; (800eb68 <USB_EP0_OutStart+0xb8>)
 800ead0:	4293      	cmp	r3, r2
 800ead2:	d90a      	bls.n	800eaea <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ead4:	697b      	ldr	r3, [r7, #20]
 800ead6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800eae0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800eae4:	d101      	bne.n	800eaea <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800eae6:	2300      	movs	r3, #0
 800eae8:	e037      	b.n	800eb5a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800eaea:	697b      	ldr	r3, [r7, #20]
 800eaec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eaf0:	461a      	mov	r2, r3
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800eaf6:	697b      	ldr	r3, [r7, #20]
 800eaf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eafc:	691b      	ldr	r3, [r3, #16]
 800eafe:	697a      	ldr	r2, [r7, #20]
 800eb00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800eb08:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800eb0a:	697b      	ldr	r3, [r7, #20]
 800eb0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb10:	691b      	ldr	r3, [r3, #16]
 800eb12:	697a      	ldr	r2, [r7, #20]
 800eb14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb18:	f043 0318 	orr.w	r3, r3, #24
 800eb1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800eb1e:	697b      	ldr	r3, [r7, #20]
 800eb20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb24:	691b      	ldr	r3, [r3, #16]
 800eb26:	697a      	ldr	r2, [r7, #20]
 800eb28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb2c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800eb30:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800eb32:	7afb      	ldrb	r3, [r7, #11]
 800eb34:	2b01      	cmp	r3, #1
 800eb36:	d10f      	bne.n	800eb58 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800eb38:	697b      	ldr	r3, [r7, #20]
 800eb3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb3e:	461a      	mov	r2, r3
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	697a      	ldr	r2, [r7, #20]
 800eb4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb52:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800eb56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800eb58:	2300      	movs	r3, #0
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	371c      	adds	r7, #28
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr
 800eb66:	bf00      	nop
 800eb68:	4f54300a 	.word	0x4f54300a

0800eb6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800eb6c:	b480      	push	{r7}
 800eb6e:	b085      	sub	sp, #20
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800eb74:	2300      	movs	r3, #0
 800eb76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	3301      	adds	r3, #1
 800eb7c:	60fb      	str	r3, [r7, #12]
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	4a13      	ldr	r2, [pc, #76]	; (800ebd0 <USB_CoreReset+0x64>)
 800eb82:	4293      	cmp	r3, r2
 800eb84:	d901      	bls.n	800eb8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800eb86:	2303      	movs	r3, #3
 800eb88:	e01b      	b.n	800ebc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	691b      	ldr	r3, [r3, #16]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	daf2      	bge.n	800eb78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800eb92:	2300      	movs	r3, #0
 800eb94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	691b      	ldr	r3, [r3, #16]
 800eb9a:	f043 0201 	orr.w	r2, r3, #1
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	3301      	adds	r3, #1
 800eba6:	60fb      	str	r3, [r7, #12]
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	4a09      	ldr	r2, [pc, #36]	; (800ebd0 <USB_CoreReset+0x64>)
 800ebac:	4293      	cmp	r3, r2
 800ebae:	d901      	bls.n	800ebb4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ebb0:	2303      	movs	r3, #3
 800ebb2:	e006      	b.n	800ebc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	691b      	ldr	r3, [r3, #16]
 800ebb8:	f003 0301 	and.w	r3, r3, #1
 800ebbc:	2b01      	cmp	r3, #1
 800ebbe:	d0f0      	beq.n	800eba2 <USB_CoreReset+0x36>

  return HAL_OK;
 800ebc0:	2300      	movs	r3, #0
}
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	3714      	adds	r7, #20
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebcc:	4770      	bx	lr
 800ebce:	bf00      	nop
 800ebd0:	00030d40 	.word	0x00030d40

0800ebd4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b084      	sub	sp, #16
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
 800ebdc:	460b      	mov	r3, r1
 800ebde:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ebe0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ebe4:	f002 f9fc 	bl	8010fe0 <malloc>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d105      	bne.n	800ebfe <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800ebfa:	2302      	movs	r3, #2
 800ebfc:	e066      	b.n	800eccc <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	68fa      	ldr	r2, [r7, #12]
 800ec02:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	7c1b      	ldrb	r3, [r3, #16]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d119      	bne.n	800ec42 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ec0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ec12:	2202      	movs	r2, #2
 800ec14:	2181      	movs	r1, #129	; 0x81
 800ec16:	6878      	ldr	r0, [r7, #4]
 800ec18:	f002 f839 	bl	8010c8e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ec22:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ec26:	2202      	movs	r2, #2
 800ec28:	2101      	movs	r1, #1
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f002 f82f 	bl	8010c8e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2201      	movs	r2, #1
 800ec34:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	2210      	movs	r2, #16
 800ec3c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800ec40:	e016      	b.n	800ec70 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ec42:	2340      	movs	r3, #64	; 0x40
 800ec44:	2202      	movs	r2, #2
 800ec46:	2181      	movs	r1, #129	; 0x81
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f002 f820 	bl	8010c8e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	2201      	movs	r2, #1
 800ec52:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ec54:	2340      	movs	r3, #64	; 0x40
 800ec56:	2202      	movs	r2, #2
 800ec58:	2101      	movs	r1, #1
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f002 f817 	bl	8010c8e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	2201      	movs	r2, #1
 800ec64:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2210      	movs	r2, #16
 800ec6c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ec70:	2308      	movs	r3, #8
 800ec72:	2203      	movs	r2, #3
 800ec74:	2182      	movs	r1, #130	; 0x82
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	f002 f809 	bl	8010c8e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2201      	movs	r2, #1
 800ec80:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	2200      	movs	r2, #0
 800ec92:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	7c1b      	ldrb	r3, [r3, #16]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d109      	bne.n	800ecba <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ecac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ecb0:	2101      	movs	r1, #1
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f002 f8da 	bl	8010e6c <USBD_LL_PrepareReceive>
 800ecb8:	e007      	b.n	800ecca <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ecc0:	2340      	movs	r3, #64	; 0x40
 800ecc2:	2101      	movs	r1, #1
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f002 f8d1 	bl	8010e6c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ecca:	2300      	movs	r3, #0
}
 800eccc:	4618      	mov	r0, r3
 800ecce:	3710      	adds	r7, #16
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}

0800ecd4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b084      	sub	sp, #16
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
 800ecdc:	460b      	mov	r3, r1
 800ecde:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800ece0:	2300      	movs	r3, #0
 800ece2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ece4:	2181      	movs	r1, #129	; 0x81
 800ece6:	6878      	ldr	r0, [r7, #4]
 800ece8:	f001 fff7 	bl	8010cda <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	2200      	movs	r2, #0
 800ecf0:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ecf2:	2101      	movs	r1, #1
 800ecf4:	6878      	ldr	r0, [r7, #4]
 800ecf6:	f001 fff0 	bl	8010cda <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ed02:	2182      	movs	r1, #130	; 0x82
 800ed04:	6878      	ldr	r0, [r7, #4]
 800ed06:	f001 ffe8 	bl	8010cda <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2200      	movs	r2, #0
 800ed16:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d00e      	beq.n	800ed42 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ed2a:	685b      	ldr	r3, [r3, #4]
 800ed2c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ed34:	4618      	mov	r0, r3
 800ed36:	f002 f95b 	bl	8010ff0 <free>
    pdev->pClassData = NULL;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800ed42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed44:	4618      	mov	r0, r3
 800ed46:	3710      	adds	r7, #16
 800ed48:	46bd      	mov	sp, r7
 800ed4a:	bd80      	pop	{r7, pc}

0800ed4c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b086      	sub	sp, #24
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	6078      	str	r0, [r7, #4]
 800ed54:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ed5c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800ed5e:	2300      	movs	r3, #0
 800ed60:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800ed62:	2300      	movs	r3, #0
 800ed64:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed66:	2300      	movs	r3, #0
 800ed68:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	781b      	ldrb	r3, [r3, #0]
 800ed6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d03a      	beq.n	800edec <USBD_CDC_Setup+0xa0>
 800ed76:	2b20      	cmp	r3, #32
 800ed78:	f040 8097 	bne.w	800eeaa <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	88db      	ldrh	r3, [r3, #6]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d029      	beq.n	800edd8 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	781b      	ldrb	r3, [r3, #0]
 800ed88:	b25b      	sxtb	r3, r3
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	da11      	bge.n	800edb2 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ed94:	689b      	ldr	r3, [r3, #8]
 800ed96:	683a      	ldr	r2, [r7, #0]
 800ed98:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800ed9a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ed9c:	683a      	ldr	r2, [r7, #0]
 800ed9e:	88d2      	ldrh	r2, [r2, #6]
 800eda0:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800eda2:	6939      	ldr	r1, [r7, #16]
 800eda4:	683b      	ldr	r3, [r7, #0]
 800eda6:	88db      	ldrh	r3, [r3, #6]
 800eda8:	461a      	mov	r2, r3
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f001 fa9d 	bl	80102ea <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800edb0:	e082      	b.n	800eeb8 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	785a      	ldrb	r2, [r3, #1]
 800edb6:	693b      	ldr	r3, [r7, #16]
 800edb8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800edbc:	683b      	ldr	r3, [r7, #0]
 800edbe:	88db      	ldrh	r3, [r3, #6]
 800edc0:	b2da      	uxtb	r2, r3
 800edc2:	693b      	ldr	r3, [r7, #16]
 800edc4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800edc8:	6939      	ldr	r1, [r7, #16]
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	88db      	ldrh	r3, [r3, #6]
 800edce:	461a      	mov	r2, r3
 800edd0:	6878      	ldr	r0, [r7, #4]
 800edd2:	f001 fab6 	bl	8010342 <USBD_CtlPrepareRx>
    break;
 800edd6:	e06f      	b.n	800eeb8 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800edde:	689b      	ldr	r3, [r3, #8]
 800ede0:	683a      	ldr	r2, [r7, #0]
 800ede2:	7850      	ldrb	r0, [r2, #1]
 800ede4:	2200      	movs	r2, #0
 800ede6:	6839      	ldr	r1, [r7, #0]
 800ede8:	4798      	blx	r3
    break;
 800edea:	e065      	b.n	800eeb8 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	785b      	ldrb	r3, [r3, #1]
 800edf0:	2b0b      	cmp	r3, #11
 800edf2:	d84f      	bhi.n	800ee94 <USBD_CDC_Setup+0x148>
 800edf4:	a201      	add	r2, pc, #4	; (adr r2, 800edfc <USBD_CDC_Setup+0xb0>)
 800edf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edfa:	bf00      	nop
 800edfc:	0800ee2d 	.word	0x0800ee2d
 800ee00:	0800eea3 	.word	0x0800eea3
 800ee04:	0800ee95 	.word	0x0800ee95
 800ee08:	0800ee95 	.word	0x0800ee95
 800ee0c:	0800ee95 	.word	0x0800ee95
 800ee10:	0800ee95 	.word	0x0800ee95
 800ee14:	0800ee95 	.word	0x0800ee95
 800ee18:	0800ee95 	.word	0x0800ee95
 800ee1c:	0800ee95 	.word	0x0800ee95
 800ee20:	0800ee95 	.word	0x0800ee95
 800ee24:	0800ee55 	.word	0x0800ee55
 800ee28:	0800ee7d 	.word	0x0800ee7d
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee32:	2b03      	cmp	r3, #3
 800ee34:	d107      	bne.n	800ee46 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ee36:	f107 030c 	add.w	r3, r7, #12
 800ee3a:	2202      	movs	r2, #2
 800ee3c:	4619      	mov	r1, r3
 800ee3e:	6878      	ldr	r0, [r7, #4]
 800ee40:	f001 fa53 	bl	80102ea <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ee44:	e030      	b.n	800eea8 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800ee46:	6839      	ldr	r1, [r7, #0]
 800ee48:	6878      	ldr	r0, [r7, #4]
 800ee4a:	f001 f9dd 	bl	8010208 <USBD_CtlError>
        ret = USBD_FAIL;
 800ee4e:	2303      	movs	r3, #3
 800ee50:	75fb      	strb	r3, [r7, #23]
      break;
 800ee52:	e029      	b.n	800eea8 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee5a:	2b03      	cmp	r3, #3
 800ee5c:	d107      	bne.n	800ee6e <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ee5e:	f107 030f 	add.w	r3, r7, #15
 800ee62:	2201      	movs	r2, #1
 800ee64:	4619      	mov	r1, r3
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f001 fa3f 	bl	80102ea <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ee6c:	e01c      	b.n	800eea8 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800ee6e:	6839      	ldr	r1, [r7, #0]
 800ee70:	6878      	ldr	r0, [r7, #4]
 800ee72:	f001 f9c9 	bl	8010208 <USBD_CtlError>
        ret = USBD_FAIL;
 800ee76:	2303      	movs	r3, #3
 800ee78:	75fb      	strb	r3, [r7, #23]
      break;
 800ee7a:	e015      	b.n	800eea8 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee82:	2b03      	cmp	r3, #3
 800ee84:	d00f      	beq.n	800eea6 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800ee86:	6839      	ldr	r1, [r7, #0]
 800ee88:	6878      	ldr	r0, [r7, #4]
 800ee8a:	f001 f9bd 	bl	8010208 <USBD_CtlError>
        ret = USBD_FAIL;
 800ee8e:	2303      	movs	r3, #3
 800ee90:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800ee92:	e008      	b.n	800eea6 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800ee94:	6839      	ldr	r1, [r7, #0]
 800ee96:	6878      	ldr	r0, [r7, #4]
 800ee98:	f001 f9b6 	bl	8010208 <USBD_CtlError>
      ret = USBD_FAIL;
 800ee9c:	2303      	movs	r3, #3
 800ee9e:	75fb      	strb	r3, [r7, #23]
      break;
 800eea0:	e002      	b.n	800eea8 <USBD_CDC_Setup+0x15c>
      break;
 800eea2:	bf00      	nop
 800eea4:	e008      	b.n	800eeb8 <USBD_CDC_Setup+0x16c>
      break;
 800eea6:	bf00      	nop
    }
    break;
 800eea8:	e006      	b.n	800eeb8 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800eeaa:	6839      	ldr	r1, [r7, #0]
 800eeac:	6878      	ldr	r0, [r7, #4]
 800eeae:	f001 f9ab 	bl	8010208 <USBD_CtlError>
    ret = USBD_FAIL;
 800eeb2:	2303      	movs	r3, #3
 800eeb4:	75fb      	strb	r3, [r7, #23]
    break;
 800eeb6:	bf00      	nop
  }

  return (uint8_t)ret;
 800eeb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800eeba:	4618      	mov	r0, r3
 800eebc:	3718      	adds	r7, #24
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}
 800eec2:	bf00      	nop

0800eec4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b084      	sub	sp, #16
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
 800eecc:	460b      	mov	r3, r1
 800eece:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800eed6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d101      	bne.n	800eee6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800eee2:	2303      	movs	r3, #3
 800eee4:	e049      	b.n	800ef7a <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eeec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800eeee:	78fa      	ldrb	r2, [r7, #3]
 800eef0:	6879      	ldr	r1, [r7, #4]
 800eef2:	4613      	mov	r3, r2
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	4413      	add	r3, r2
 800eef8:	009b      	lsls	r3, r3, #2
 800eefa:	440b      	add	r3, r1
 800eefc:	3318      	adds	r3, #24
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d029      	beq.n	800ef58 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ef04:	78fa      	ldrb	r2, [r7, #3]
 800ef06:	6879      	ldr	r1, [r7, #4]
 800ef08:	4613      	mov	r3, r2
 800ef0a:	009b      	lsls	r3, r3, #2
 800ef0c:	4413      	add	r3, r2
 800ef0e:	009b      	lsls	r3, r3, #2
 800ef10:	440b      	add	r3, r1
 800ef12:	3318      	adds	r3, #24
 800ef14:	681a      	ldr	r2, [r3, #0]
 800ef16:	78f9      	ldrb	r1, [r7, #3]
 800ef18:	68f8      	ldr	r0, [r7, #12]
 800ef1a:	460b      	mov	r3, r1
 800ef1c:	00db      	lsls	r3, r3, #3
 800ef1e:	1a5b      	subs	r3, r3, r1
 800ef20:	009b      	lsls	r3, r3, #2
 800ef22:	4403      	add	r3, r0
 800ef24:	3344      	adds	r3, #68	; 0x44
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	fbb2 f1f3 	udiv	r1, r2, r3
 800ef2c:	fb03 f301 	mul.w	r3, r3, r1
 800ef30:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d110      	bne.n	800ef58 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ef36:	78fa      	ldrb	r2, [r7, #3]
 800ef38:	6879      	ldr	r1, [r7, #4]
 800ef3a:	4613      	mov	r3, r2
 800ef3c:	009b      	lsls	r3, r3, #2
 800ef3e:	4413      	add	r3, r2
 800ef40:	009b      	lsls	r3, r3, #2
 800ef42:	440b      	add	r3, r1
 800ef44:	3318      	adds	r3, #24
 800ef46:	2200      	movs	r2, #0
 800ef48:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ef4a:	78f9      	ldrb	r1, [r7, #3]
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	2200      	movs	r2, #0
 800ef50:	6878      	ldr	r0, [r7, #4]
 800ef52:	f001 ff6a 	bl	8010e2a <USBD_LL_Transmit>
 800ef56:	e00f      	b.n	800ef78 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ef66:	691b      	ldr	r3, [r3, #16]
 800ef68:	68ba      	ldr	r2, [r7, #8]
 800ef6a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800ef6e:	68ba      	ldr	r2, [r7, #8]
 800ef70:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800ef74:	78fa      	ldrb	r2, [r7, #3]
 800ef76:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800ef78:	2300      	movs	r3, #0
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	3710      	adds	r7, #16
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd80      	pop	{r7, pc}

0800ef82 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ef82:	b580      	push	{r7, lr}
 800ef84:	b084      	sub	sp, #16
 800ef86:	af00      	add	r7, sp, #0
 800ef88:	6078      	str	r0, [r7, #4]
 800ef8a:	460b      	mov	r3, r1
 800ef8c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ef94:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d101      	bne.n	800efa4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800efa0:	2303      	movs	r3, #3
 800efa2:	e015      	b.n	800efd0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800efa4:	78fb      	ldrb	r3, [r7, #3]
 800efa6:	4619      	mov	r1, r3
 800efa8:	6878      	ldr	r0, [r7, #4]
 800efaa:	f001 ff80 	bl	8010eae <USBD_LL_GetRxDataSize>
 800efae:	4602      	mov	r2, r0
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800efbc:	68db      	ldr	r3, [r3, #12]
 800efbe:	68fa      	ldr	r2, [r7, #12]
 800efc0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800efc4:	68fa      	ldr	r2, [r7, #12]
 800efc6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800efca:	4611      	mov	r1, r2
 800efcc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800efce:	2300      	movs	r3, #0
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	3710      	adds	r7, #16
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}

0800efd8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b084      	sub	sp, #16
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800efe6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d015      	beq.n	800f01e <USBD_CDC_EP0_RxReady+0x46>
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800eff8:	2bff      	cmp	r3, #255	; 0xff
 800effa:	d010      	beq.n	800f01e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f002:	689b      	ldr	r3, [r3, #8]
 800f004:	68fa      	ldr	r2, [r7, #12]
 800f006:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800f00a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f00c:	68fa      	ldr	r2, [r7, #12]
 800f00e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f012:	b292      	uxth	r2, r2
 800f014:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	22ff      	movs	r2, #255	; 0xff
 800f01a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800f01e:	2300      	movs	r3, #0
}
 800f020:	4618      	mov	r0, r3
 800f022:	3710      	adds	r7, #16
 800f024:	46bd      	mov	sp, r7
 800f026:	bd80      	pop	{r7, pc}

0800f028 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f028:	b480      	push	{r7}
 800f02a:	b083      	sub	sp, #12
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2243      	movs	r2, #67	; 0x43
 800f034:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f036:	4b03      	ldr	r3, [pc, #12]	; (800f044 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f038:	4618      	mov	r0, r3
 800f03a:	370c      	adds	r7, #12
 800f03c:	46bd      	mov	sp, r7
 800f03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f042:	4770      	bx	lr
 800f044:	200000fc 	.word	0x200000fc

0800f048 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f048:	b480      	push	{r7}
 800f04a:	b083      	sub	sp, #12
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2243      	movs	r2, #67	; 0x43
 800f054:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f056:	4b03      	ldr	r3, [pc, #12]	; (800f064 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f058:	4618      	mov	r0, r3
 800f05a:	370c      	adds	r7, #12
 800f05c:	46bd      	mov	sp, r7
 800f05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f062:	4770      	bx	lr
 800f064:	200000b8 	.word	0x200000b8

0800f068 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f068:	b480      	push	{r7}
 800f06a:	b083      	sub	sp, #12
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	2243      	movs	r2, #67	; 0x43
 800f074:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f076:	4b03      	ldr	r3, [pc, #12]	; (800f084 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f078:	4618      	mov	r0, r3
 800f07a:	370c      	adds	r7, #12
 800f07c:	46bd      	mov	sp, r7
 800f07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f082:	4770      	bx	lr
 800f084:	20000140 	.word	0x20000140

0800f088 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f088:	b480      	push	{r7}
 800f08a:	b083      	sub	sp, #12
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	220a      	movs	r2, #10
 800f094:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f096:	4b03      	ldr	r3, [pc, #12]	; (800f0a4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f098:	4618      	mov	r0, r3
 800f09a:	370c      	adds	r7, #12
 800f09c:	46bd      	mov	sp, r7
 800f09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a2:	4770      	bx	lr
 800f0a4:	20000074 	.word	0x20000074

0800f0a8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b083      	sub	sp, #12
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
 800f0b0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d101      	bne.n	800f0bc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f0b8:	2303      	movs	r3, #3
 800f0ba:	e004      	b.n	800f0c6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	683a      	ldr	r2, [r7, #0]
 800f0c0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800f0c4:	2300      	movs	r3, #0
}
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	370c      	adds	r7, #12
 800f0ca:	46bd      	mov	sp, r7
 800f0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d0:	4770      	bx	lr

0800f0d2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f0d2:	b480      	push	{r7}
 800f0d4:	b087      	sub	sp, #28
 800f0d6:	af00      	add	r7, sp, #0
 800f0d8:	60f8      	str	r0, [r7, #12]
 800f0da:	60b9      	str	r1, [r7, #8]
 800f0dc:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f0e4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800f0e6:	697b      	ldr	r3, [r7, #20]
 800f0e8:	68ba      	ldr	r2, [r7, #8]
 800f0ea:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f0ee:	697b      	ldr	r3, [r7, #20]
 800f0f0:	687a      	ldr	r2, [r7, #4]
 800f0f2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800f0f6:	2300      	movs	r3, #0
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	371c      	adds	r7, #28
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f102:	4770      	bx	lr

0800f104 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f104:	b480      	push	{r7}
 800f106:	b085      	sub	sp, #20
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
 800f10c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f114:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	683a      	ldr	r2, [r7, #0]
 800f11a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800f11e:	2300      	movs	r3, #0
}
 800f120:	4618      	mov	r0, r3
 800f122:	3714      	adds	r7, #20
 800f124:	46bd      	mov	sp, r7
 800f126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12a:	4770      	bx	lr

0800f12c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b084      	sub	sp, #16
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f13a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f13c:	2301      	movs	r3, #1
 800f13e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f146:	2b00      	cmp	r3, #0
 800f148:	d101      	bne.n	800f14e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f14a:	2303      	movs	r3, #3
 800f14c:	e01a      	b.n	800f184 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f14e:	68bb      	ldr	r3, [r7, #8]
 800f150:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f154:	2b00      	cmp	r3, #0
 800f156:	d114      	bne.n	800f182 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	2201      	movs	r2, #1
 800f15c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f160:	68bb      	ldr	r3, [r7, #8]
 800f162:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f16a:	68bb      	ldr	r3, [r7, #8]
 800f16c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800f170:	68bb      	ldr	r3, [r7, #8]
 800f172:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f176:	2181      	movs	r1, #129	; 0x81
 800f178:	6878      	ldr	r0, [r7, #4]
 800f17a:	f001 fe56 	bl	8010e2a <USBD_LL_Transmit>

    ret = USBD_OK;
 800f17e:	2300      	movs	r3, #0
 800f180:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f182:	7bfb      	ldrb	r3, [r7, #15]
}
 800f184:	4618      	mov	r0, r3
 800f186:	3710      	adds	r7, #16
 800f188:	46bd      	mov	sp, r7
 800f18a:	bd80      	pop	{r7, pc}

0800f18c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b084      	sub	sp, #16
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f19a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d101      	bne.n	800f1aa <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f1a6:	2303      	movs	r3, #3
 800f1a8:	e016      	b.n	800f1d8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	7c1b      	ldrb	r3, [r3, #16]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d109      	bne.n	800f1c6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f1b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f1bc:	2101      	movs	r1, #1
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	f001 fe54 	bl	8010e6c <USBD_LL_PrepareReceive>
 800f1c4:	e007      	b.n	800f1d6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f1cc:	2340      	movs	r3, #64	; 0x40
 800f1ce:	2101      	movs	r1, #1
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	f001 fe4b 	bl	8010e6c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f1d6:	2300      	movs	r3, #0
}
 800f1d8:	4618      	mov	r0, r3
 800f1da:	3710      	adds	r7, #16
 800f1dc:	46bd      	mov	sp, r7
 800f1de:	bd80      	pop	{r7, pc}

0800f1e0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	b086      	sub	sp, #24
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	60f8      	str	r0, [r7, #12]
 800f1e8:	60b9      	str	r1, [r7, #8]
 800f1ea:	4613      	mov	r3, r2
 800f1ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d101      	bne.n	800f1f8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f1f4:	2303      	movs	r3, #3
 800f1f6:	e025      	b.n	800f244 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d003      	beq.n	800f20a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	2200      	movs	r2, #0
 800f206:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800f210:	2b00      	cmp	r3, #0
 800f212:	d003      	beq.n	800f21c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	2200      	movs	r2, #0
 800f218:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f21c:	68bb      	ldr	r3, [r7, #8]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d003      	beq.n	800f22a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	68ba      	ldr	r2, [r7, #8]
 800f226:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	2201      	movs	r2, #1
 800f22e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	79fa      	ldrb	r2, [r7, #7]
 800f236:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f238:	68f8      	ldr	r0, [r7, #12]
 800f23a:	f001 fcc1 	bl	8010bc0 <USBD_LL_Init>
 800f23e:	4603      	mov	r3, r0
 800f240:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f242:	7dfb      	ldrb	r3, [r7, #23]
}
 800f244:	4618      	mov	r0, r3
 800f246:	3718      	adds	r7, #24
 800f248:	46bd      	mov	sp, r7
 800f24a:	bd80      	pop	{r7, pc}

0800f24c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f24c:	b580      	push	{r7, lr}
 800f24e:	b084      	sub	sp, #16
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
 800f254:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f256:	2300      	movs	r3, #0
 800f258:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d101      	bne.n	800f264 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f260:	2303      	movs	r3, #3
 800f262:	e010      	b.n	800f286 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	683a      	ldr	r2, [r7, #0]
 800f268:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f274:	f107 020e 	add.w	r2, r7, #14
 800f278:	4610      	mov	r0, r2
 800f27a:	4798      	blx	r3
 800f27c:	4602      	mov	r2, r0
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800f284:	2300      	movs	r3, #0
}
 800f286:	4618      	mov	r0, r3
 800f288:	3710      	adds	r7, #16
 800f28a:	46bd      	mov	sp, r7
 800f28c:	bd80      	pop	{r7, pc}

0800f28e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f28e:	b580      	push	{r7, lr}
 800f290:	b082      	sub	sp, #8
 800f292:	af00      	add	r7, sp, #0
 800f294:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f001 fcde 	bl	8010c58 <USBD_LL_Start>
 800f29c:	4603      	mov	r3, r0
}
 800f29e:	4618      	mov	r0, r3
 800f2a0:	3708      	adds	r7, #8
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}

0800f2a6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f2a6:	b480      	push	{r7}
 800f2a8:	b083      	sub	sp, #12
 800f2aa:	af00      	add	r7, sp, #0
 800f2ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f2ae:	2300      	movs	r3, #0
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	370c      	adds	r7, #12
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ba:	4770      	bx	lr

0800f2bc <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b084      	sub	sp, #16
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	460b      	mov	r3, r1
 800f2c6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f2c8:	2303      	movs	r3, #3
 800f2ca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d009      	beq.n	800f2ea <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	78fa      	ldrb	r2, [r7, #3]
 800f2e0:	4611      	mov	r1, r2
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	4798      	blx	r3
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f2ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3710      	adds	r7, #16
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}

0800f2f4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b082      	sub	sp, #8
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	6078      	str	r0, [r7, #4]
 800f2fc:	460b      	mov	r3, r1
 800f2fe:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f306:	2b00      	cmp	r3, #0
 800f308:	d007      	beq.n	800f31a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f310:	685b      	ldr	r3, [r3, #4]
 800f312:	78fa      	ldrb	r2, [r7, #3]
 800f314:	4611      	mov	r1, r2
 800f316:	6878      	ldr	r0, [r7, #4]
 800f318:	4798      	blx	r3
  }

  return USBD_OK;
 800f31a:	2300      	movs	r3, #0
}
 800f31c:	4618      	mov	r0, r3
 800f31e:	3708      	adds	r7, #8
 800f320:	46bd      	mov	sp, r7
 800f322:	bd80      	pop	{r7, pc}

0800f324 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b084      	sub	sp, #16
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
 800f32c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f334:	6839      	ldr	r1, [r7, #0]
 800f336:	4618      	mov	r0, r3
 800f338:	f000 ff2c 	bl	8010194 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2201      	movs	r2, #1
 800f340:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800f34a:	461a      	mov	r2, r3
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f358:	f003 031f 	and.w	r3, r3, #31
 800f35c:	2b01      	cmp	r3, #1
 800f35e:	d00e      	beq.n	800f37e <USBD_LL_SetupStage+0x5a>
 800f360:	2b01      	cmp	r3, #1
 800f362:	d302      	bcc.n	800f36a <USBD_LL_SetupStage+0x46>
 800f364:	2b02      	cmp	r3, #2
 800f366:	d014      	beq.n	800f392 <USBD_LL_SetupStage+0x6e>
 800f368:	e01d      	b.n	800f3a6 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f370:	4619      	mov	r1, r3
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f000 fa18 	bl	800f7a8 <USBD_StdDevReq>
 800f378:	4603      	mov	r3, r0
 800f37a:	73fb      	strb	r3, [r7, #15]
      break;
 800f37c:	e020      	b.n	800f3c0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f384:	4619      	mov	r1, r3
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 fa7c 	bl	800f884 <USBD_StdItfReq>
 800f38c:	4603      	mov	r3, r0
 800f38e:	73fb      	strb	r3, [r7, #15]
      break;
 800f390:	e016      	b.n	800f3c0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f398:	4619      	mov	r1, r3
 800f39a:	6878      	ldr	r0, [r7, #4]
 800f39c:	f000 fab8 	bl	800f910 <USBD_StdEPReq>
 800f3a0:	4603      	mov	r3, r0
 800f3a2:	73fb      	strb	r3, [r7, #15]
      break;
 800f3a4:	e00c      	b.n	800f3c0 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f3ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f3b0:	b2db      	uxtb	r3, r3
 800f3b2:	4619      	mov	r1, r3
 800f3b4:	6878      	ldr	r0, [r7, #4]
 800f3b6:	f001 fcaf 	bl	8010d18 <USBD_LL_StallEP>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	73fb      	strb	r3, [r7, #15]
      break;
 800f3be:	bf00      	nop
  }

  return ret;
 800f3c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	3710      	adds	r7, #16
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd80      	pop	{r7, pc}

0800f3ca <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f3ca:	b580      	push	{r7, lr}
 800f3cc:	b086      	sub	sp, #24
 800f3ce:	af00      	add	r7, sp, #0
 800f3d0:	60f8      	str	r0, [r7, #12]
 800f3d2:	460b      	mov	r3, r1
 800f3d4:	607a      	str	r2, [r7, #4]
 800f3d6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f3d8:	7afb      	ldrb	r3, [r7, #11]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d137      	bne.n	800f44e <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800f3e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f3ec:	2b03      	cmp	r3, #3
 800f3ee:	d14a      	bne.n	800f486 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f3f0:	693b      	ldr	r3, [r7, #16]
 800f3f2:	689a      	ldr	r2, [r3, #8]
 800f3f4:	693b      	ldr	r3, [r7, #16]
 800f3f6:	68db      	ldr	r3, [r3, #12]
 800f3f8:	429a      	cmp	r2, r3
 800f3fa:	d913      	bls.n	800f424 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f3fc:	693b      	ldr	r3, [r7, #16]
 800f3fe:	689a      	ldr	r2, [r3, #8]
 800f400:	693b      	ldr	r3, [r7, #16]
 800f402:	68db      	ldr	r3, [r3, #12]
 800f404:	1ad2      	subs	r2, r2, r3
 800f406:	693b      	ldr	r3, [r7, #16]
 800f408:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f40a:	693b      	ldr	r3, [r7, #16]
 800f40c:	68da      	ldr	r2, [r3, #12]
 800f40e:	693b      	ldr	r3, [r7, #16]
 800f410:	689b      	ldr	r3, [r3, #8]
 800f412:	4293      	cmp	r3, r2
 800f414:	bf28      	it	cs
 800f416:	4613      	movcs	r3, r2
 800f418:	461a      	mov	r2, r3
 800f41a:	6879      	ldr	r1, [r7, #4]
 800f41c:	68f8      	ldr	r0, [r7, #12]
 800f41e:	f000 ffad 	bl	801037c <USBD_CtlContinueRx>
 800f422:	e030      	b.n	800f486 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f42a:	691b      	ldr	r3, [r3, #16]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d00a      	beq.n	800f446 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f436:	2b03      	cmp	r3, #3
 800f438:	d105      	bne.n	800f446 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f440:	691b      	ldr	r3, [r3, #16]
 800f442:	68f8      	ldr	r0, [r7, #12]
 800f444:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800f446:	68f8      	ldr	r0, [r7, #12]
 800f448:	f000 ffa9 	bl	801039e <USBD_CtlSendStatus>
 800f44c:	e01b      	b.n	800f486 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f454:	699b      	ldr	r3, [r3, #24]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d013      	beq.n	800f482 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800f460:	2b03      	cmp	r3, #3
 800f462:	d10e      	bne.n	800f482 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f46a:	699b      	ldr	r3, [r3, #24]
 800f46c:	7afa      	ldrb	r2, [r7, #11]
 800f46e:	4611      	mov	r1, r2
 800f470:	68f8      	ldr	r0, [r7, #12]
 800f472:	4798      	blx	r3
 800f474:	4603      	mov	r3, r0
 800f476:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800f478:	7dfb      	ldrb	r3, [r7, #23]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d003      	beq.n	800f486 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800f47e:	7dfb      	ldrb	r3, [r7, #23]
 800f480:	e002      	b.n	800f488 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f482:	2303      	movs	r3, #3
 800f484:	e000      	b.n	800f488 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800f486:	2300      	movs	r3, #0
}
 800f488:	4618      	mov	r0, r3
 800f48a:	3718      	adds	r7, #24
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}

0800f490 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b086      	sub	sp, #24
 800f494:	af00      	add	r7, sp, #0
 800f496:	60f8      	str	r0, [r7, #12]
 800f498:	460b      	mov	r3, r1
 800f49a:	607a      	str	r2, [r7, #4]
 800f49c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f49e:	7afb      	ldrb	r3, [r7, #11]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d16a      	bne.n	800f57a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	3314      	adds	r3, #20
 800f4a8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f4b0:	2b02      	cmp	r3, #2
 800f4b2:	d155      	bne.n	800f560 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800f4b4:	693b      	ldr	r3, [r7, #16]
 800f4b6:	689a      	ldr	r2, [r3, #8]
 800f4b8:	693b      	ldr	r3, [r7, #16]
 800f4ba:	68db      	ldr	r3, [r3, #12]
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	d914      	bls.n	800f4ea <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f4c0:	693b      	ldr	r3, [r7, #16]
 800f4c2:	689a      	ldr	r2, [r3, #8]
 800f4c4:	693b      	ldr	r3, [r7, #16]
 800f4c6:	68db      	ldr	r3, [r3, #12]
 800f4c8:	1ad2      	subs	r2, r2, r3
 800f4ca:	693b      	ldr	r3, [r7, #16]
 800f4cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f4ce:	693b      	ldr	r3, [r7, #16]
 800f4d0:	689b      	ldr	r3, [r3, #8]
 800f4d2:	461a      	mov	r2, r3
 800f4d4:	6879      	ldr	r1, [r7, #4]
 800f4d6:	68f8      	ldr	r0, [r7, #12]
 800f4d8:	f000 ff22 	bl	8010320 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f4dc:	2300      	movs	r3, #0
 800f4de:	2200      	movs	r2, #0
 800f4e0:	2100      	movs	r1, #0
 800f4e2:	68f8      	ldr	r0, [r7, #12]
 800f4e4:	f001 fcc2 	bl	8010e6c <USBD_LL_PrepareReceive>
 800f4e8:	e03a      	b.n	800f560 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f4ea:	693b      	ldr	r3, [r7, #16]
 800f4ec:	68da      	ldr	r2, [r3, #12]
 800f4ee:	693b      	ldr	r3, [r7, #16]
 800f4f0:	689b      	ldr	r3, [r3, #8]
 800f4f2:	429a      	cmp	r2, r3
 800f4f4:	d11c      	bne.n	800f530 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	685a      	ldr	r2, [r3, #4]
 800f4fa:	693b      	ldr	r3, [r7, #16]
 800f4fc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f4fe:	429a      	cmp	r2, r3
 800f500:	d316      	bcc.n	800f530 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f502:	693b      	ldr	r3, [r7, #16]
 800f504:	685a      	ldr	r2, [r3, #4]
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f50c:	429a      	cmp	r2, r3
 800f50e:	d20f      	bcs.n	800f530 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f510:	2200      	movs	r2, #0
 800f512:	2100      	movs	r1, #0
 800f514:	68f8      	ldr	r0, [r7, #12]
 800f516:	f000 ff03 	bl	8010320 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	2200      	movs	r2, #0
 800f51e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f522:	2300      	movs	r3, #0
 800f524:	2200      	movs	r2, #0
 800f526:	2100      	movs	r1, #0
 800f528:	68f8      	ldr	r0, [r7, #12]
 800f52a:	f001 fc9f 	bl	8010e6c <USBD_LL_PrepareReceive>
 800f52e:	e017      	b.n	800f560 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f536:	68db      	ldr	r3, [r3, #12]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d00a      	beq.n	800f552 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f542:	2b03      	cmp	r3, #3
 800f544:	d105      	bne.n	800f552 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f54c:	68db      	ldr	r3, [r3, #12]
 800f54e:	68f8      	ldr	r0, [r7, #12]
 800f550:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f552:	2180      	movs	r1, #128	; 0x80
 800f554:	68f8      	ldr	r0, [r7, #12]
 800f556:	f001 fbdf 	bl	8010d18 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f55a:	68f8      	ldr	r0, [r7, #12]
 800f55c:	f000 ff32 	bl	80103c4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800f566:	2b01      	cmp	r3, #1
 800f568:	d123      	bne.n	800f5b2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f56a:	68f8      	ldr	r0, [r7, #12]
 800f56c:	f7ff fe9b 	bl	800f2a6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	2200      	movs	r2, #0
 800f574:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800f578:	e01b      	b.n	800f5b2 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f580:	695b      	ldr	r3, [r3, #20]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d013      	beq.n	800f5ae <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800f58c:	2b03      	cmp	r3, #3
 800f58e:	d10e      	bne.n	800f5ae <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f596:	695b      	ldr	r3, [r3, #20]
 800f598:	7afa      	ldrb	r2, [r7, #11]
 800f59a:	4611      	mov	r1, r2
 800f59c:	68f8      	ldr	r0, [r7, #12]
 800f59e:	4798      	blx	r3
 800f5a0:	4603      	mov	r3, r0
 800f5a2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800f5a4:	7dfb      	ldrb	r3, [r7, #23]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d003      	beq.n	800f5b2 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800f5aa:	7dfb      	ldrb	r3, [r7, #23]
 800f5ac:	e002      	b.n	800f5b4 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f5ae:	2303      	movs	r3, #3
 800f5b0:	e000      	b.n	800f5b4 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800f5b2:	2300      	movs	r3, #0
}
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	3718      	adds	r7, #24
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	bd80      	pop	{r7, pc}

0800f5bc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b082      	sub	sp, #8
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2201      	movs	r2, #1
 800f5c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	2200      	movs	r2, #0
 800f5de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d009      	beq.n	800f600 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f5f2:	685b      	ldr	r3, [r3, #4]
 800f5f4:	687a      	ldr	r2, [r7, #4]
 800f5f6:	6852      	ldr	r2, [r2, #4]
 800f5f8:	b2d2      	uxtb	r2, r2
 800f5fa:	4611      	mov	r1, r2
 800f5fc:	6878      	ldr	r0, [r7, #4]
 800f5fe:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f600:	2340      	movs	r3, #64	; 0x40
 800f602:	2200      	movs	r2, #0
 800f604:	2100      	movs	r1, #0
 800f606:	6878      	ldr	r0, [r7, #4]
 800f608:	f001 fb41 	bl	8010c8e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2201      	movs	r2, #1
 800f610:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	2240      	movs	r2, #64	; 0x40
 800f618:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f61c:	2340      	movs	r3, #64	; 0x40
 800f61e:	2200      	movs	r2, #0
 800f620:	2180      	movs	r1, #128	; 0x80
 800f622:	6878      	ldr	r0, [r7, #4]
 800f624:	f001 fb33 	bl	8010c8e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	2201      	movs	r2, #1
 800f62c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	2240      	movs	r2, #64	; 0x40
 800f632:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f634:	2300      	movs	r3, #0
}
 800f636:	4618      	mov	r0, r3
 800f638:	3708      	adds	r7, #8
 800f63a:	46bd      	mov	sp, r7
 800f63c:	bd80      	pop	{r7, pc}

0800f63e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f63e:	b480      	push	{r7}
 800f640:	b083      	sub	sp, #12
 800f642:	af00      	add	r7, sp, #0
 800f644:	6078      	str	r0, [r7, #4]
 800f646:	460b      	mov	r3, r1
 800f648:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	78fa      	ldrb	r2, [r7, #3]
 800f64e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f650:	2300      	movs	r3, #0
}
 800f652:	4618      	mov	r0, r3
 800f654:	370c      	adds	r7, #12
 800f656:	46bd      	mov	sp, r7
 800f658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65c:	4770      	bx	lr

0800f65e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f65e:	b480      	push	{r7}
 800f660:	b083      	sub	sp, #12
 800f662:	af00      	add	r7, sp, #0
 800f664:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	2204      	movs	r2, #4
 800f676:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800f67a:	2300      	movs	r3, #0
}
 800f67c:	4618      	mov	r0, r3
 800f67e:	370c      	adds	r7, #12
 800f680:	46bd      	mov	sp, r7
 800f682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f686:	4770      	bx	lr

0800f688 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f688:	b480      	push	{r7}
 800f68a:	b083      	sub	sp, #12
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f696:	2b04      	cmp	r3, #4
 800f698:	d105      	bne.n	800f6a6 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800f6a6:	2300      	movs	r3, #0
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	370c      	adds	r7, #12
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b2:	4770      	bx	lr

0800f6b4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b082      	sub	sp, #8
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f6c2:	2b03      	cmp	r3, #3
 800f6c4:	d10b      	bne.n	800f6de <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6cc:	69db      	ldr	r3, [r3, #28]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d005      	beq.n	800f6de <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6d8:	69db      	ldr	r3, [r3, #28]
 800f6da:	6878      	ldr	r0, [r7, #4]
 800f6dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f6de:	2300      	movs	r3, #0
}
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	3708      	adds	r7, #8
 800f6e4:	46bd      	mov	sp, r7
 800f6e6:	bd80      	pop	{r7, pc}

0800f6e8 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f6e8:	b480      	push	{r7}
 800f6ea:	b083      	sub	sp, #12
 800f6ec:	af00      	add	r7, sp, #0
 800f6ee:	6078      	str	r0, [r7, #4]
 800f6f0:	460b      	mov	r3, r1
 800f6f2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f6f4:	2300      	movs	r3, #0
}
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	370c      	adds	r7, #12
 800f6fa:	46bd      	mov	sp, r7
 800f6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f700:	4770      	bx	lr

0800f702 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f702:	b480      	push	{r7}
 800f704:	b083      	sub	sp, #12
 800f706:	af00      	add	r7, sp, #0
 800f708:	6078      	str	r0, [r7, #4]
 800f70a:	460b      	mov	r3, r1
 800f70c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f70e:	2300      	movs	r3, #0
}
 800f710:	4618      	mov	r0, r3
 800f712:	370c      	adds	r7, #12
 800f714:	46bd      	mov	sp, r7
 800f716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71a:	4770      	bx	lr

0800f71c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f71c:	b480      	push	{r7}
 800f71e:	b083      	sub	sp, #12
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f724:	2300      	movs	r3, #0
}
 800f726:	4618      	mov	r0, r3
 800f728:	370c      	adds	r7, #12
 800f72a:	46bd      	mov	sp, r7
 800f72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f730:	4770      	bx	lr

0800f732 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f732:	b580      	push	{r7, lr}
 800f734:	b082      	sub	sp, #8
 800f736:	af00      	add	r7, sp, #0
 800f738:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	2201      	movs	r2, #1
 800f73e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d009      	beq.n	800f760 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f752:	685b      	ldr	r3, [r3, #4]
 800f754:	687a      	ldr	r2, [r7, #4]
 800f756:	6852      	ldr	r2, [r2, #4]
 800f758:	b2d2      	uxtb	r2, r2
 800f75a:	4611      	mov	r1, r2
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	4798      	blx	r3
  }

  return USBD_OK;
 800f760:	2300      	movs	r3, #0
}
 800f762:	4618      	mov	r0, r3
 800f764:	3708      	adds	r7, #8
 800f766:	46bd      	mov	sp, r7
 800f768:	bd80      	pop	{r7, pc}

0800f76a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f76a:	b480      	push	{r7}
 800f76c:	b087      	sub	sp, #28
 800f76e:	af00      	add	r7, sp, #0
 800f770:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f776:	697b      	ldr	r3, [r7, #20]
 800f778:	781b      	ldrb	r3, [r3, #0]
 800f77a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	3301      	adds	r3, #1
 800f780:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f782:	697b      	ldr	r3, [r7, #20]
 800f784:	781b      	ldrb	r3, [r3, #0]
 800f786:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f788:	8a3b      	ldrh	r3, [r7, #16]
 800f78a:	021b      	lsls	r3, r3, #8
 800f78c:	b21a      	sxth	r2, r3
 800f78e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f792:	4313      	orrs	r3, r2
 800f794:	b21b      	sxth	r3, r3
 800f796:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f798:	89fb      	ldrh	r3, [r7, #14]
}
 800f79a:	4618      	mov	r0, r3
 800f79c:	371c      	adds	r7, #28
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a4:	4770      	bx	lr
	...

0800f7a8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b084      	sub	sp, #16
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
 800f7b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	781b      	ldrb	r3, [r3, #0]
 800f7ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f7be:	2b20      	cmp	r3, #32
 800f7c0:	d004      	beq.n	800f7cc <USBD_StdDevReq+0x24>
 800f7c2:	2b40      	cmp	r3, #64	; 0x40
 800f7c4:	d002      	beq.n	800f7cc <USBD_StdDevReq+0x24>
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d00a      	beq.n	800f7e0 <USBD_StdDevReq+0x38>
 800f7ca:	e050      	b.n	800f86e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7d2:	689b      	ldr	r3, [r3, #8]
 800f7d4:	6839      	ldr	r1, [r7, #0]
 800f7d6:	6878      	ldr	r0, [r7, #4]
 800f7d8:	4798      	blx	r3
 800f7da:	4603      	mov	r3, r0
 800f7dc:	73fb      	strb	r3, [r7, #15]
    break;
 800f7de:	e04b      	b.n	800f878 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f7e0:	683b      	ldr	r3, [r7, #0]
 800f7e2:	785b      	ldrb	r3, [r3, #1]
 800f7e4:	2b09      	cmp	r3, #9
 800f7e6:	d83c      	bhi.n	800f862 <USBD_StdDevReq+0xba>
 800f7e8:	a201      	add	r2, pc, #4	; (adr r2, 800f7f0 <USBD_StdDevReq+0x48>)
 800f7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7ee:	bf00      	nop
 800f7f0:	0800f845 	.word	0x0800f845
 800f7f4:	0800f859 	.word	0x0800f859
 800f7f8:	0800f863 	.word	0x0800f863
 800f7fc:	0800f84f 	.word	0x0800f84f
 800f800:	0800f863 	.word	0x0800f863
 800f804:	0800f823 	.word	0x0800f823
 800f808:	0800f819 	.word	0x0800f819
 800f80c:	0800f863 	.word	0x0800f863
 800f810:	0800f83b 	.word	0x0800f83b
 800f814:	0800f82d 	.word	0x0800f82d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800f818:	6839      	ldr	r1, [r7, #0]
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f000 f9ce 	bl	800fbbc <USBD_GetDescriptor>
      break;
 800f820:	e024      	b.n	800f86c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800f822:	6839      	ldr	r1, [r7, #0]
 800f824:	6878      	ldr	r0, [r7, #4]
 800f826:	f000 fb33 	bl	800fe90 <USBD_SetAddress>
      break;
 800f82a:	e01f      	b.n	800f86c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800f82c:	6839      	ldr	r1, [r7, #0]
 800f82e:	6878      	ldr	r0, [r7, #4]
 800f830:	f000 fb70 	bl	800ff14 <USBD_SetConfig>
 800f834:	4603      	mov	r3, r0
 800f836:	73fb      	strb	r3, [r7, #15]
      break;
 800f838:	e018      	b.n	800f86c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800f83a:	6839      	ldr	r1, [r7, #0]
 800f83c:	6878      	ldr	r0, [r7, #4]
 800f83e:	f000 fc0d 	bl	801005c <USBD_GetConfig>
      break;
 800f842:	e013      	b.n	800f86c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800f844:	6839      	ldr	r1, [r7, #0]
 800f846:	6878      	ldr	r0, [r7, #4]
 800f848:	f000 fc3c 	bl	80100c4 <USBD_GetStatus>
      break;
 800f84c:	e00e      	b.n	800f86c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800f84e:	6839      	ldr	r1, [r7, #0]
 800f850:	6878      	ldr	r0, [r7, #4]
 800f852:	f000 fc6a 	bl	801012a <USBD_SetFeature>
      break;
 800f856:	e009      	b.n	800f86c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800f858:	6839      	ldr	r1, [r7, #0]
 800f85a:	6878      	ldr	r0, [r7, #4]
 800f85c:	f000 fc79 	bl	8010152 <USBD_ClrFeature>
      break;
 800f860:	e004      	b.n	800f86c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800f862:	6839      	ldr	r1, [r7, #0]
 800f864:	6878      	ldr	r0, [r7, #4]
 800f866:	f000 fccf 	bl	8010208 <USBD_CtlError>
      break;
 800f86a:	bf00      	nop
    }
    break;
 800f86c:	e004      	b.n	800f878 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800f86e:	6839      	ldr	r1, [r7, #0]
 800f870:	6878      	ldr	r0, [r7, #4]
 800f872:	f000 fcc9 	bl	8010208 <USBD_CtlError>
    break;
 800f876:	bf00      	nop
  }

  return ret;
 800f878:	7bfb      	ldrb	r3, [r7, #15]
}
 800f87a:	4618      	mov	r0, r3
 800f87c:	3710      	adds	r7, #16
 800f87e:	46bd      	mov	sp, r7
 800f880:	bd80      	pop	{r7, pc}
 800f882:	bf00      	nop

0800f884 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	b084      	sub	sp, #16
 800f888:	af00      	add	r7, sp, #0
 800f88a:	6078      	str	r0, [r7, #4]
 800f88c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f88e:	2300      	movs	r3, #0
 800f890:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	781b      	ldrb	r3, [r3, #0]
 800f896:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f89a:	2b20      	cmp	r3, #32
 800f89c:	d003      	beq.n	800f8a6 <USBD_StdItfReq+0x22>
 800f89e:	2b40      	cmp	r3, #64	; 0x40
 800f8a0:	d001      	beq.n	800f8a6 <USBD_StdItfReq+0x22>
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d12a      	bne.n	800f8fc <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f8ac:	3b01      	subs	r3, #1
 800f8ae:	2b02      	cmp	r3, #2
 800f8b0:	d81d      	bhi.n	800f8ee <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	889b      	ldrh	r3, [r3, #4]
 800f8b6:	b2db      	uxtb	r3, r3
 800f8b8:	2b01      	cmp	r3, #1
 800f8ba:	d813      	bhi.n	800f8e4 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f8c2:	689b      	ldr	r3, [r3, #8]
 800f8c4:	6839      	ldr	r1, [r7, #0]
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	4798      	blx	r3
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	88db      	ldrh	r3, [r3, #6]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d110      	bne.n	800f8f8 <USBD_StdItfReq+0x74>
 800f8d6:	7bfb      	ldrb	r3, [r7, #15]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d10d      	bne.n	800f8f8 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800f8dc:	6878      	ldr	r0, [r7, #4]
 800f8de:	f000 fd5e 	bl	801039e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800f8e2:	e009      	b.n	800f8f8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800f8e4:	6839      	ldr	r1, [r7, #0]
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 fc8e 	bl	8010208 <USBD_CtlError>
      break;
 800f8ec:	e004      	b.n	800f8f8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800f8ee:	6839      	ldr	r1, [r7, #0]
 800f8f0:	6878      	ldr	r0, [r7, #4]
 800f8f2:	f000 fc89 	bl	8010208 <USBD_CtlError>
      break;
 800f8f6:	e000      	b.n	800f8fa <USBD_StdItfReq+0x76>
      break;
 800f8f8:	bf00      	nop
    }
    break;
 800f8fa:	e004      	b.n	800f906 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800f8fc:	6839      	ldr	r1, [r7, #0]
 800f8fe:	6878      	ldr	r0, [r7, #4]
 800f900:	f000 fc82 	bl	8010208 <USBD_CtlError>
    break;
 800f904:	bf00      	nop
  }

  return ret;
 800f906:	7bfb      	ldrb	r3, [r7, #15]
}
 800f908:	4618      	mov	r0, r3
 800f90a:	3710      	adds	r7, #16
 800f90c:	46bd      	mov	sp, r7
 800f90e:	bd80      	pop	{r7, pc}

0800f910 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f910:	b580      	push	{r7, lr}
 800f912:	b084      	sub	sp, #16
 800f914:	af00      	add	r7, sp, #0
 800f916:	6078      	str	r0, [r7, #4]
 800f918:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f91a:	2300      	movs	r3, #0
 800f91c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f91e:	683b      	ldr	r3, [r7, #0]
 800f920:	889b      	ldrh	r3, [r3, #4]
 800f922:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f924:	683b      	ldr	r3, [r7, #0]
 800f926:	781b      	ldrb	r3, [r3, #0]
 800f928:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f92c:	2b20      	cmp	r3, #32
 800f92e:	d004      	beq.n	800f93a <USBD_StdEPReq+0x2a>
 800f930:	2b40      	cmp	r3, #64	; 0x40
 800f932:	d002      	beq.n	800f93a <USBD_StdEPReq+0x2a>
 800f934:	2b00      	cmp	r3, #0
 800f936:	d00a      	beq.n	800f94e <USBD_StdEPReq+0x3e>
 800f938:	e135      	b.n	800fba6 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f940:	689b      	ldr	r3, [r3, #8]
 800f942:	6839      	ldr	r1, [r7, #0]
 800f944:	6878      	ldr	r0, [r7, #4]
 800f946:	4798      	blx	r3
 800f948:	4603      	mov	r3, r0
 800f94a:	73fb      	strb	r3, [r7, #15]
    break;
 800f94c:	e130      	b.n	800fbb0 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	785b      	ldrb	r3, [r3, #1]
 800f952:	2b01      	cmp	r3, #1
 800f954:	d03e      	beq.n	800f9d4 <USBD_StdEPReq+0xc4>
 800f956:	2b03      	cmp	r3, #3
 800f958:	d002      	beq.n	800f960 <USBD_StdEPReq+0x50>
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d077      	beq.n	800fa4e <USBD_StdEPReq+0x13e>
 800f95e:	e11c      	b.n	800fb9a <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f966:	2b02      	cmp	r3, #2
 800f968:	d002      	beq.n	800f970 <USBD_StdEPReq+0x60>
 800f96a:	2b03      	cmp	r3, #3
 800f96c:	d015      	beq.n	800f99a <USBD_StdEPReq+0x8a>
 800f96e:	e02b      	b.n	800f9c8 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f970:	7bbb      	ldrb	r3, [r7, #14]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d00c      	beq.n	800f990 <USBD_StdEPReq+0x80>
 800f976:	7bbb      	ldrb	r3, [r7, #14]
 800f978:	2b80      	cmp	r3, #128	; 0x80
 800f97a:	d009      	beq.n	800f990 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800f97c:	7bbb      	ldrb	r3, [r7, #14]
 800f97e:	4619      	mov	r1, r3
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f001 f9c9 	bl	8010d18 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f986:	2180      	movs	r1, #128	; 0x80
 800f988:	6878      	ldr	r0, [r7, #4]
 800f98a:	f001 f9c5 	bl	8010d18 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800f98e:	e020      	b.n	800f9d2 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800f990:	6839      	ldr	r1, [r7, #0]
 800f992:	6878      	ldr	r0, [r7, #4]
 800f994:	f000 fc38 	bl	8010208 <USBD_CtlError>
        break;
 800f998:	e01b      	b.n	800f9d2 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800f99a:	683b      	ldr	r3, [r7, #0]
 800f99c:	885b      	ldrh	r3, [r3, #2]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d10e      	bne.n	800f9c0 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f9a2:	7bbb      	ldrb	r3, [r7, #14]
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d00b      	beq.n	800f9c0 <USBD_StdEPReq+0xb0>
 800f9a8:	7bbb      	ldrb	r3, [r7, #14]
 800f9aa:	2b80      	cmp	r3, #128	; 0x80
 800f9ac:	d008      	beq.n	800f9c0 <USBD_StdEPReq+0xb0>
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	88db      	ldrh	r3, [r3, #6]
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d104      	bne.n	800f9c0 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800f9b6:	7bbb      	ldrb	r3, [r7, #14]
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	6878      	ldr	r0, [r7, #4]
 800f9bc:	f001 f9ac 	bl	8010d18 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 fcec 	bl	801039e <USBD_CtlSendStatus>

        break;
 800f9c6:	e004      	b.n	800f9d2 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800f9c8:	6839      	ldr	r1, [r7, #0]
 800f9ca:	6878      	ldr	r0, [r7, #4]
 800f9cc:	f000 fc1c 	bl	8010208 <USBD_CtlError>
        break;
 800f9d0:	bf00      	nop
      }
      break;
 800f9d2:	e0e7      	b.n	800fba4 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f9da:	2b02      	cmp	r3, #2
 800f9dc:	d002      	beq.n	800f9e4 <USBD_StdEPReq+0xd4>
 800f9de:	2b03      	cmp	r3, #3
 800f9e0:	d015      	beq.n	800fa0e <USBD_StdEPReq+0xfe>
 800f9e2:	e02d      	b.n	800fa40 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f9e4:	7bbb      	ldrb	r3, [r7, #14]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d00c      	beq.n	800fa04 <USBD_StdEPReq+0xf4>
 800f9ea:	7bbb      	ldrb	r3, [r7, #14]
 800f9ec:	2b80      	cmp	r3, #128	; 0x80
 800f9ee:	d009      	beq.n	800fa04 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800f9f0:	7bbb      	ldrb	r3, [r7, #14]
 800f9f2:	4619      	mov	r1, r3
 800f9f4:	6878      	ldr	r0, [r7, #4]
 800f9f6:	f001 f98f 	bl	8010d18 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f9fa:	2180      	movs	r1, #128	; 0x80
 800f9fc:	6878      	ldr	r0, [r7, #4]
 800f9fe:	f001 f98b 	bl	8010d18 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800fa02:	e023      	b.n	800fa4c <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800fa04:	6839      	ldr	r1, [r7, #0]
 800fa06:	6878      	ldr	r0, [r7, #4]
 800fa08:	f000 fbfe 	bl	8010208 <USBD_CtlError>
        break;
 800fa0c:	e01e      	b.n	800fa4c <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	885b      	ldrh	r3, [r3, #2]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d119      	bne.n	800fa4a <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800fa16:	7bbb      	ldrb	r3, [r7, #14]
 800fa18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d004      	beq.n	800fa2a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fa20:	7bbb      	ldrb	r3, [r7, #14]
 800fa22:	4619      	mov	r1, r3
 800fa24:	6878      	ldr	r0, [r7, #4]
 800fa26:	f001 f996 	bl	8010d56 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800fa2a:	6878      	ldr	r0, [r7, #4]
 800fa2c:	f000 fcb7 	bl	801039e <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa36:	689b      	ldr	r3, [r3, #8]
 800fa38:	6839      	ldr	r1, [r7, #0]
 800fa3a:	6878      	ldr	r0, [r7, #4]
 800fa3c:	4798      	blx	r3
        }
        break;
 800fa3e:	e004      	b.n	800fa4a <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800fa40:	6839      	ldr	r1, [r7, #0]
 800fa42:	6878      	ldr	r0, [r7, #4]
 800fa44:	f000 fbe0 	bl	8010208 <USBD_CtlError>
        break;
 800fa48:	e000      	b.n	800fa4c <USBD_StdEPReq+0x13c>
        break;
 800fa4a:	bf00      	nop
      }
      break;
 800fa4c:	e0aa      	b.n	800fba4 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa54:	2b02      	cmp	r3, #2
 800fa56:	d002      	beq.n	800fa5e <USBD_StdEPReq+0x14e>
 800fa58:	2b03      	cmp	r3, #3
 800fa5a:	d032      	beq.n	800fac2 <USBD_StdEPReq+0x1b2>
 800fa5c:	e097      	b.n	800fb8e <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fa5e:	7bbb      	ldrb	r3, [r7, #14]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d007      	beq.n	800fa74 <USBD_StdEPReq+0x164>
 800fa64:	7bbb      	ldrb	r3, [r7, #14]
 800fa66:	2b80      	cmp	r3, #128	; 0x80
 800fa68:	d004      	beq.n	800fa74 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800fa6a:	6839      	ldr	r1, [r7, #0]
 800fa6c:	6878      	ldr	r0, [r7, #4]
 800fa6e:	f000 fbcb 	bl	8010208 <USBD_CtlError>
          break;
 800fa72:	e091      	b.n	800fb98 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fa74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	da0b      	bge.n	800fa94 <USBD_StdEPReq+0x184>
 800fa7c:	7bbb      	ldrb	r3, [r7, #14]
 800fa7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fa82:	4613      	mov	r3, r2
 800fa84:	009b      	lsls	r3, r3, #2
 800fa86:	4413      	add	r3, r2
 800fa88:	009b      	lsls	r3, r3, #2
 800fa8a:	3310      	adds	r3, #16
 800fa8c:	687a      	ldr	r2, [r7, #4]
 800fa8e:	4413      	add	r3, r2
 800fa90:	3304      	adds	r3, #4
 800fa92:	e00b      	b.n	800faac <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800fa94:	7bbb      	ldrb	r3, [r7, #14]
 800fa96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fa9a:	4613      	mov	r3, r2
 800fa9c:	009b      	lsls	r3, r3, #2
 800fa9e:	4413      	add	r3, r2
 800faa0:	009b      	lsls	r3, r3, #2
 800faa2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800faa6:	687a      	ldr	r2, [r7, #4]
 800faa8:	4413      	add	r3, r2
 800faaa:	3304      	adds	r3, #4
 800faac:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800faae:	68bb      	ldr	r3, [r7, #8]
 800fab0:	2200      	movs	r2, #0
 800fab2:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fab4:	68bb      	ldr	r3, [r7, #8]
 800fab6:	2202      	movs	r2, #2
 800fab8:	4619      	mov	r1, r3
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f000 fc15 	bl	80102ea <USBD_CtlSendData>
        break;
 800fac0:	e06a      	b.n	800fb98 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800fac2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	da11      	bge.n	800faee <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800faca:	7bbb      	ldrb	r3, [r7, #14]
 800facc:	f003 020f 	and.w	r2, r3, #15
 800fad0:	6879      	ldr	r1, [r7, #4]
 800fad2:	4613      	mov	r3, r2
 800fad4:	009b      	lsls	r3, r3, #2
 800fad6:	4413      	add	r3, r2
 800fad8:	009b      	lsls	r3, r3, #2
 800fada:	440b      	add	r3, r1
 800fadc:	3324      	adds	r3, #36	; 0x24
 800fade:	881b      	ldrh	r3, [r3, #0]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d117      	bne.n	800fb14 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800fae4:	6839      	ldr	r1, [r7, #0]
 800fae6:	6878      	ldr	r0, [r7, #4]
 800fae8:	f000 fb8e 	bl	8010208 <USBD_CtlError>
            break;
 800faec:	e054      	b.n	800fb98 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800faee:	7bbb      	ldrb	r3, [r7, #14]
 800faf0:	f003 020f 	and.w	r2, r3, #15
 800faf4:	6879      	ldr	r1, [r7, #4]
 800faf6:	4613      	mov	r3, r2
 800faf8:	009b      	lsls	r3, r3, #2
 800fafa:	4413      	add	r3, r2
 800fafc:	009b      	lsls	r3, r3, #2
 800fafe:	440b      	add	r3, r1
 800fb00:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800fb04:	881b      	ldrh	r3, [r3, #0]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d104      	bne.n	800fb14 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800fb0a:	6839      	ldr	r1, [r7, #0]
 800fb0c:	6878      	ldr	r0, [r7, #4]
 800fb0e:	f000 fb7b 	bl	8010208 <USBD_CtlError>
            break;
 800fb12:	e041      	b.n	800fb98 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fb14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	da0b      	bge.n	800fb34 <USBD_StdEPReq+0x224>
 800fb1c:	7bbb      	ldrb	r3, [r7, #14]
 800fb1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fb22:	4613      	mov	r3, r2
 800fb24:	009b      	lsls	r3, r3, #2
 800fb26:	4413      	add	r3, r2
 800fb28:	009b      	lsls	r3, r3, #2
 800fb2a:	3310      	adds	r3, #16
 800fb2c:	687a      	ldr	r2, [r7, #4]
 800fb2e:	4413      	add	r3, r2
 800fb30:	3304      	adds	r3, #4
 800fb32:	e00b      	b.n	800fb4c <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800fb34:	7bbb      	ldrb	r3, [r7, #14]
 800fb36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fb3a:	4613      	mov	r3, r2
 800fb3c:	009b      	lsls	r3, r3, #2
 800fb3e:	4413      	add	r3, r2
 800fb40:	009b      	lsls	r3, r3, #2
 800fb42:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800fb46:	687a      	ldr	r2, [r7, #4]
 800fb48:	4413      	add	r3, r2
 800fb4a:	3304      	adds	r3, #4
 800fb4c:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800fb4e:	7bbb      	ldrb	r3, [r7, #14]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d002      	beq.n	800fb5a <USBD_StdEPReq+0x24a>
 800fb54:	7bbb      	ldrb	r3, [r7, #14]
 800fb56:	2b80      	cmp	r3, #128	; 0x80
 800fb58:	d103      	bne.n	800fb62 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800fb5a:	68bb      	ldr	r3, [r7, #8]
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	601a      	str	r2, [r3, #0]
 800fb60:	e00e      	b.n	800fb80 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800fb62:	7bbb      	ldrb	r3, [r7, #14]
 800fb64:	4619      	mov	r1, r3
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f001 f914 	bl	8010d94 <USBD_LL_IsStallEP>
 800fb6c:	4603      	mov	r3, r0
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d003      	beq.n	800fb7a <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800fb72:	68bb      	ldr	r3, [r7, #8]
 800fb74:	2201      	movs	r2, #1
 800fb76:	601a      	str	r2, [r3, #0]
 800fb78:	e002      	b.n	800fb80 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800fb7a:	68bb      	ldr	r3, [r7, #8]
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fb80:	68bb      	ldr	r3, [r7, #8]
 800fb82:	2202      	movs	r2, #2
 800fb84:	4619      	mov	r1, r3
 800fb86:	6878      	ldr	r0, [r7, #4]
 800fb88:	f000 fbaf 	bl	80102ea <USBD_CtlSendData>
          break;
 800fb8c:	e004      	b.n	800fb98 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800fb8e:	6839      	ldr	r1, [r7, #0]
 800fb90:	6878      	ldr	r0, [r7, #4]
 800fb92:	f000 fb39 	bl	8010208 <USBD_CtlError>
        break;
 800fb96:	bf00      	nop
      }
      break;
 800fb98:	e004      	b.n	800fba4 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800fb9a:	6839      	ldr	r1, [r7, #0]
 800fb9c:	6878      	ldr	r0, [r7, #4]
 800fb9e:	f000 fb33 	bl	8010208 <USBD_CtlError>
      break;
 800fba2:	bf00      	nop
    }
    break;
 800fba4:	e004      	b.n	800fbb0 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800fba6:	6839      	ldr	r1, [r7, #0]
 800fba8:	6878      	ldr	r0, [r7, #4]
 800fbaa:	f000 fb2d 	bl	8010208 <USBD_CtlError>
    break;
 800fbae:	bf00      	nop
  }

  return ret;
 800fbb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	3710      	adds	r7, #16
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}
	...

0800fbbc <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b084      	sub	sp, #16
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
 800fbc4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fbc6:	2300      	movs	r3, #0
 800fbc8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800fbca:	2300      	movs	r3, #0
 800fbcc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800fbce:	2300      	movs	r3, #0
 800fbd0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800fbd2:	683b      	ldr	r3, [r7, #0]
 800fbd4:	885b      	ldrh	r3, [r3, #2]
 800fbd6:	0a1b      	lsrs	r3, r3, #8
 800fbd8:	b29b      	uxth	r3, r3
 800fbda:	3b01      	subs	r3, #1
 800fbdc:	2b06      	cmp	r3, #6
 800fbde:	f200 8128 	bhi.w	800fe32 <USBD_GetDescriptor+0x276>
 800fbe2:	a201      	add	r2, pc, #4	; (adr r2, 800fbe8 <USBD_GetDescriptor+0x2c>)
 800fbe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbe8:	0800fc05 	.word	0x0800fc05
 800fbec:	0800fc1d 	.word	0x0800fc1d
 800fbf0:	0800fc5d 	.word	0x0800fc5d
 800fbf4:	0800fe33 	.word	0x0800fe33
 800fbf8:	0800fe33 	.word	0x0800fe33
 800fbfc:	0800fdd3 	.word	0x0800fdd3
 800fc00:	0800fdff 	.word	0x0800fdff
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	687a      	ldr	r2, [r7, #4]
 800fc0e:	7c12      	ldrb	r2, [r2, #16]
 800fc10:	f107 0108 	add.w	r1, r7, #8
 800fc14:	4610      	mov	r0, r2
 800fc16:	4798      	blx	r3
 800fc18:	60f8      	str	r0, [r7, #12]
    break;
 800fc1a:	e112      	b.n	800fe42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	7c1b      	ldrb	r3, [r3, #16]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d10d      	bne.n	800fc40 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc2c:	f107 0208 	add.w	r2, r7, #8
 800fc30:	4610      	mov	r0, r2
 800fc32:	4798      	blx	r3
 800fc34:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	3301      	adds	r3, #1
 800fc3a:	2202      	movs	r2, #2
 800fc3c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800fc3e:	e100      	b.n	800fe42 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc48:	f107 0208 	add.w	r2, r7, #8
 800fc4c:	4610      	mov	r0, r2
 800fc4e:	4798      	blx	r3
 800fc50:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	3301      	adds	r3, #1
 800fc56:	2202      	movs	r2, #2
 800fc58:	701a      	strb	r2, [r3, #0]
    break;
 800fc5a:	e0f2      	b.n	800fe42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800fc5c:	683b      	ldr	r3, [r7, #0]
 800fc5e:	885b      	ldrh	r3, [r3, #2]
 800fc60:	b2db      	uxtb	r3, r3
 800fc62:	2b05      	cmp	r3, #5
 800fc64:	f200 80ac 	bhi.w	800fdc0 <USBD_GetDescriptor+0x204>
 800fc68:	a201      	add	r2, pc, #4	; (adr r2, 800fc70 <USBD_GetDescriptor+0xb4>)
 800fc6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc6e:	bf00      	nop
 800fc70:	0800fc89 	.word	0x0800fc89
 800fc74:	0800fcbd 	.word	0x0800fcbd
 800fc78:	0800fcf1 	.word	0x0800fcf1
 800fc7c:	0800fd25 	.word	0x0800fd25
 800fc80:	0800fd59 	.word	0x0800fd59
 800fc84:	0800fd8d 	.word	0x0800fd8d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc8e:	685b      	ldr	r3, [r3, #4]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d00b      	beq.n	800fcac <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc9a:	685b      	ldr	r3, [r3, #4]
 800fc9c:	687a      	ldr	r2, [r7, #4]
 800fc9e:	7c12      	ldrb	r2, [r2, #16]
 800fca0:	f107 0108 	add.w	r1, r7, #8
 800fca4:	4610      	mov	r0, r2
 800fca6:	4798      	blx	r3
 800fca8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fcaa:	e091      	b.n	800fdd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800fcac:	6839      	ldr	r1, [r7, #0]
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f000 faaa 	bl	8010208 <USBD_CtlError>
        err++;
 800fcb4:	7afb      	ldrb	r3, [r7, #11]
 800fcb6:	3301      	adds	r3, #1
 800fcb8:	72fb      	strb	r3, [r7, #11]
      break;
 800fcba:	e089      	b.n	800fdd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fcc2:	689b      	ldr	r3, [r3, #8]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d00b      	beq.n	800fce0 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fcce:	689b      	ldr	r3, [r3, #8]
 800fcd0:	687a      	ldr	r2, [r7, #4]
 800fcd2:	7c12      	ldrb	r2, [r2, #16]
 800fcd4:	f107 0108 	add.w	r1, r7, #8
 800fcd8:	4610      	mov	r0, r2
 800fcda:	4798      	blx	r3
 800fcdc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fcde:	e077      	b.n	800fdd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800fce0:	6839      	ldr	r1, [r7, #0]
 800fce2:	6878      	ldr	r0, [r7, #4]
 800fce4:	f000 fa90 	bl	8010208 <USBD_CtlError>
        err++;
 800fce8:	7afb      	ldrb	r3, [r7, #11]
 800fcea:	3301      	adds	r3, #1
 800fcec:	72fb      	strb	r3, [r7, #11]
      break;
 800fcee:	e06f      	b.n	800fdd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fcf6:	68db      	ldr	r3, [r3, #12]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d00b      	beq.n	800fd14 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd02:	68db      	ldr	r3, [r3, #12]
 800fd04:	687a      	ldr	r2, [r7, #4]
 800fd06:	7c12      	ldrb	r2, [r2, #16]
 800fd08:	f107 0108 	add.w	r1, r7, #8
 800fd0c:	4610      	mov	r0, r2
 800fd0e:	4798      	blx	r3
 800fd10:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fd12:	e05d      	b.n	800fdd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800fd14:	6839      	ldr	r1, [r7, #0]
 800fd16:	6878      	ldr	r0, [r7, #4]
 800fd18:	f000 fa76 	bl	8010208 <USBD_CtlError>
        err++;
 800fd1c:	7afb      	ldrb	r3, [r7, #11]
 800fd1e:	3301      	adds	r3, #1
 800fd20:	72fb      	strb	r3, [r7, #11]
      break;
 800fd22:	e055      	b.n	800fdd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd2a:	691b      	ldr	r3, [r3, #16]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d00b      	beq.n	800fd48 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd36:	691b      	ldr	r3, [r3, #16]
 800fd38:	687a      	ldr	r2, [r7, #4]
 800fd3a:	7c12      	ldrb	r2, [r2, #16]
 800fd3c:	f107 0108 	add.w	r1, r7, #8
 800fd40:	4610      	mov	r0, r2
 800fd42:	4798      	blx	r3
 800fd44:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fd46:	e043      	b.n	800fdd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800fd48:	6839      	ldr	r1, [r7, #0]
 800fd4a:	6878      	ldr	r0, [r7, #4]
 800fd4c:	f000 fa5c 	bl	8010208 <USBD_CtlError>
        err++;
 800fd50:	7afb      	ldrb	r3, [r7, #11]
 800fd52:	3301      	adds	r3, #1
 800fd54:	72fb      	strb	r3, [r7, #11]
      break;
 800fd56:	e03b      	b.n	800fdd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd5e:	695b      	ldr	r3, [r3, #20]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d00b      	beq.n	800fd7c <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd6a:	695b      	ldr	r3, [r3, #20]
 800fd6c:	687a      	ldr	r2, [r7, #4]
 800fd6e:	7c12      	ldrb	r2, [r2, #16]
 800fd70:	f107 0108 	add.w	r1, r7, #8
 800fd74:	4610      	mov	r0, r2
 800fd76:	4798      	blx	r3
 800fd78:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fd7a:	e029      	b.n	800fdd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800fd7c:	6839      	ldr	r1, [r7, #0]
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f000 fa42 	bl	8010208 <USBD_CtlError>
        err++;
 800fd84:	7afb      	ldrb	r3, [r7, #11]
 800fd86:	3301      	adds	r3, #1
 800fd88:	72fb      	strb	r3, [r7, #11]
      break;
 800fd8a:	e021      	b.n	800fdd0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd92:	699b      	ldr	r3, [r3, #24]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d00b      	beq.n	800fdb0 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd9e:	699b      	ldr	r3, [r3, #24]
 800fda0:	687a      	ldr	r2, [r7, #4]
 800fda2:	7c12      	ldrb	r2, [r2, #16]
 800fda4:	f107 0108 	add.w	r1, r7, #8
 800fda8:	4610      	mov	r0, r2
 800fdaa:	4798      	blx	r3
 800fdac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fdae:	e00f      	b.n	800fdd0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800fdb0:	6839      	ldr	r1, [r7, #0]
 800fdb2:	6878      	ldr	r0, [r7, #4]
 800fdb4:	f000 fa28 	bl	8010208 <USBD_CtlError>
        err++;
 800fdb8:	7afb      	ldrb	r3, [r7, #11]
 800fdba:	3301      	adds	r3, #1
 800fdbc:	72fb      	strb	r3, [r7, #11]
      break;
 800fdbe:	e007      	b.n	800fdd0 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800fdc0:	6839      	ldr	r1, [r7, #0]
 800fdc2:	6878      	ldr	r0, [r7, #4]
 800fdc4:	f000 fa20 	bl	8010208 <USBD_CtlError>
      err++;
 800fdc8:	7afb      	ldrb	r3, [r7, #11]
 800fdca:	3301      	adds	r3, #1
 800fdcc:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800fdce:	bf00      	nop
    }
    break;
 800fdd0:	e037      	b.n	800fe42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	7c1b      	ldrb	r3, [r3, #16]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d109      	bne.n	800fdee <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fde0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fde2:	f107 0208 	add.w	r2, r7, #8
 800fde6:	4610      	mov	r0, r2
 800fde8:	4798      	blx	r3
 800fdea:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800fdec:	e029      	b.n	800fe42 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800fdee:	6839      	ldr	r1, [r7, #0]
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f000 fa09 	bl	8010208 <USBD_CtlError>
      err++;
 800fdf6:	7afb      	ldrb	r3, [r7, #11]
 800fdf8:	3301      	adds	r3, #1
 800fdfa:	72fb      	strb	r3, [r7, #11]
    break;
 800fdfc:	e021      	b.n	800fe42 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	7c1b      	ldrb	r3, [r3, #16]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d10d      	bne.n	800fe22 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe0e:	f107 0208 	add.w	r2, r7, #8
 800fe12:	4610      	mov	r0, r2
 800fe14:	4798      	blx	r3
 800fe16:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	3301      	adds	r3, #1
 800fe1c:	2207      	movs	r2, #7
 800fe1e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800fe20:	e00f      	b.n	800fe42 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800fe22:	6839      	ldr	r1, [r7, #0]
 800fe24:	6878      	ldr	r0, [r7, #4]
 800fe26:	f000 f9ef 	bl	8010208 <USBD_CtlError>
      err++;
 800fe2a:	7afb      	ldrb	r3, [r7, #11]
 800fe2c:	3301      	adds	r3, #1
 800fe2e:	72fb      	strb	r3, [r7, #11]
    break;
 800fe30:	e007      	b.n	800fe42 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800fe32:	6839      	ldr	r1, [r7, #0]
 800fe34:	6878      	ldr	r0, [r7, #4]
 800fe36:	f000 f9e7 	bl	8010208 <USBD_CtlError>
    err++;
 800fe3a:	7afb      	ldrb	r3, [r7, #11]
 800fe3c:	3301      	adds	r3, #1
 800fe3e:	72fb      	strb	r3, [r7, #11]
    break;
 800fe40:	bf00      	nop
  }

  if (err != 0U)
 800fe42:	7afb      	ldrb	r3, [r7, #11]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d11e      	bne.n	800fe86 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800fe48:	683b      	ldr	r3, [r7, #0]
 800fe4a:	88db      	ldrh	r3, [r3, #6]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d016      	beq.n	800fe7e <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800fe50:	893b      	ldrh	r3, [r7, #8]
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d00e      	beq.n	800fe74 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800fe56:	683b      	ldr	r3, [r7, #0]
 800fe58:	88da      	ldrh	r2, [r3, #6]
 800fe5a:	893b      	ldrh	r3, [r7, #8]
 800fe5c:	4293      	cmp	r3, r2
 800fe5e:	bf28      	it	cs
 800fe60:	4613      	movcs	r3, r2
 800fe62:	b29b      	uxth	r3, r3
 800fe64:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800fe66:	893b      	ldrh	r3, [r7, #8]
 800fe68:	461a      	mov	r2, r3
 800fe6a:	68f9      	ldr	r1, [r7, #12]
 800fe6c:	6878      	ldr	r0, [r7, #4]
 800fe6e:	f000 fa3c 	bl	80102ea <USBD_CtlSendData>
 800fe72:	e009      	b.n	800fe88 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800fe74:	6839      	ldr	r1, [r7, #0]
 800fe76:	6878      	ldr	r0, [r7, #4]
 800fe78:	f000 f9c6 	bl	8010208 <USBD_CtlError>
 800fe7c:	e004      	b.n	800fe88 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800fe7e:	6878      	ldr	r0, [r7, #4]
 800fe80:	f000 fa8d 	bl	801039e <USBD_CtlSendStatus>
 800fe84:	e000      	b.n	800fe88 <USBD_GetDescriptor+0x2cc>
    return;
 800fe86:	bf00      	nop
    }
  }
}
 800fe88:	3710      	adds	r7, #16
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	bd80      	pop	{r7, pc}
 800fe8e:	bf00      	nop

0800fe90 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b084      	sub	sp, #16
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
 800fe98:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	889b      	ldrh	r3, [r3, #4]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d130      	bne.n	800ff04 <USBD_SetAddress+0x74>
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	88db      	ldrh	r3, [r3, #6]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d12c      	bne.n	800ff04 <USBD_SetAddress+0x74>
 800feaa:	683b      	ldr	r3, [r7, #0]
 800feac:	885b      	ldrh	r3, [r3, #2]
 800feae:	2b7f      	cmp	r3, #127	; 0x7f
 800feb0:	d828      	bhi.n	800ff04 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	885b      	ldrh	r3, [r3, #2]
 800feb6:	b2db      	uxtb	r3, r3
 800feb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800febc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fec4:	2b03      	cmp	r3, #3
 800fec6:	d104      	bne.n	800fed2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800fec8:	6839      	ldr	r1, [r7, #0]
 800feca:	6878      	ldr	r0, [r7, #4]
 800fecc:	f000 f99c 	bl	8010208 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fed0:	e01c      	b.n	800ff0c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	7bfa      	ldrb	r2, [r7, #15]
 800fed6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800feda:	7bfb      	ldrb	r3, [r7, #15]
 800fedc:	4619      	mov	r1, r3
 800fede:	6878      	ldr	r0, [r7, #4]
 800fee0:	f000 ff84 	bl	8010dec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fee4:	6878      	ldr	r0, [r7, #4]
 800fee6:	f000 fa5a 	bl	801039e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800feea:	7bfb      	ldrb	r3, [r7, #15]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d004      	beq.n	800fefa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2202      	movs	r2, #2
 800fef4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fef8:	e008      	b.n	800ff0c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2201      	movs	r2, #1
 800fefe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff02:	e003      	b.n	800ff0c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ff04:	6839      	ldr	r1, [r7, #0]
 800ff06:	6878      	ldr	r0, [r7, #4]
 800ff08:	f000 f97e 	bl	8010208 <USBD_CtlError>
  }
}
 800ff0c:	bf00      	nop
 800ff0e:	3710      	adds	r7, #16
 800ff10:	46bd      	mov	sp, r7
 800ff12:	bd80      	pop	{r7, pc}

0800ff14 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b084      	sub	sp, #16
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
 800ff1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ff1e:	2300      	movs	r3, #0
 800ff20:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	885b      	ldrh	r3, [r3, #2]
 800ff26:	b2da      	uxtb	r2, r3
 800ff28:	4b4b      	ldr	r3, [pc, #300]	; (8010058 <USBD_SetConfig+0x144>)
 800ff2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ff2c:	4b4a      	ldr	r3, [pc, #296]	; (8010058 <USBD_SetConfig+0x144>)
 800ff2e:	781b      	ldrb	r3, [r3, #0]
 800ff30:	2b01      	cmp	r3, #1
 800ff32:	d905      	bls.n	800ff40 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ff34:	6839      	ldr	r1, [r7, #0]
 800ff36:	6878      	ldr	r0, [r7, #4]
 800ff38:	f000 f966 	bl	8010208 <USBD_CtlError>
    return USBD_FAIL;
 800ff3c:	2303      	movs	r3, #3
 800ff3e:	e087      	b.n	8010050 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ff46:	2b02      	cmp	r3, #2
 800ff48:	d002      	beq.n	800ff50 <USBD_SetConfig+0x3c>
 800ff4a:	2b03      	cmp	r3, #3
 800ff4c:	d025      	beq.n	800ff9a <USBD_SetConfig+0x86>
 800ff4e:	e071      	b.n	8010034 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800ff50:	4b41      	ldr	r3, [pc, #260]	; (8010058 <USBD_SetConfig+0x144>)
 800ff52:	781b      	ldrb	r3, [r3, #0]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d01c      	beq.n	800ff92 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800ff58:	4b3f      	ldr	r3, [pc, #252]	; (8010058 <USBD_SetConfig+0x144>)
 800ff5a:	781b      	ldrb	r3, [r3, #0]
 800ff5c:	461a      	mov	r2, r3
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800ff62:	4b3d      	ldr	r3, [pc, #244]	; (8010058 <USBD_SetConfig+0x144>)
 800ff64:	781b      	ldrb	r3, [r3, #0]
 800ff66:	4619      	mov	r1, r3
 800ff68:	6878      	ldr	r0, [r7, #4]
 800ff6a:	f7ff f9a7 	bl	800f2bc <USBD_SetClassConfig>
 800ff6e:	4603      	mov	r3, r0
 800ff70:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800ff72:	7bfb      	ldrb	r3, [r7, #15]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d004      	beq.n	800ff82 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800ff78:	6839      	ldr	r1, [r7, #0]
 800ff7a:	6878      	ldr	r0, [r7, #4]
 800ff7c:	f000 f944 	bl	8010208 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800ff80:	e065      	b.n	801004e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800ff82:	6878      	ldr	r0, [r7, #4]
 800ff84:	f000 fa0b 	bl	801039e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2203      	movs	r2, #3
 800ff8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800ff90:	e05d      	b.n	801004e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800ff92:	6878      	ldr	r0, [r7, #4]
 800ff94:	f000 fa03 	bl	801039e <USBD_CtlSendStatus>
    break;
 800ff98:	e059      	b.n	801004e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800ff9a:	4b2f      	ldr	r3, [pc, #188]	; (8010058 <USBD_SetConfig+0x144>)
 800ff9c:	781b      	ldrb	r3, [r3, #0]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d112      	bne.n	800ffc8 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2202      	movs	r2, #2
 800ffa6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800ffaa:	4b2b      	ldr	r3, [pc, #172]	; (8010058 <USBD_SetConfig+0x144>)
 800ffac:	781b      	ldrb	r3, [r3, #0]
 800ffae:	461a      	mov	r2, r3
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ffb4:	4b28      	ldr	r3, [pc, #160]	; (8010058 <USBD_SetConfig+0x144>)
 800ffb6:	781b      	ldrb	r3, [r3, #0]
 800ffb8:	4619      	mov	r1, r3
 800ffba:	6878      	ldr	r0, [r7, #4]
 800ffbc:	f7ff f99a 	bl	800f2f4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800ffc0:	6878      	ldr	r0, [r7, #4]
 800ffc2:	f000 f9ec 	bl	801039e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800ffc6:	e042      	b.n	801004e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800ffc8:	4b23      	ldr	r3, [pc, #140]	; (8010058 <USBD_SetConfig+0x144>)
 800ffca:	781b      	ldrb	r3, [r3, #0]
 800ffcc:	461a      	mov	r2, r3
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	685b      	ldr	r3, [r3, #4]
 800ffd2:	429a      	cmp	r2, r3
 800ffd4:	d02a      	beq.n	801002c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	685b      	ldr	r3, [r3, #4]
 800ffda:	b2db      	uxtb	r3, r3
 800ffdc:	4619      	mov	r1, r3
 800ffde:	6878      	ldr	r0, [r7, #4]
 800ffe0:	f7ff f988 	bl	800f2f4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800ffe4:	4b1c      	ldr	r3, [pc, #112]	; (8010058 <USBD_SetConfig+0x144>)
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800ffee:	4b1a      	ldr	r3, [pc, #104]	; (8010058 <USBD_SetConfig+0x144>)
 800fff0:	781b      	ldrb	r3, [r3, #0]
 800fff2:	4619      	mov	r1, r3
 800fff4:	6878      	ldr	r0, [r7, #4]
 800fff6:	f7ff f961 	bl	800f2bc <USBD_SetClassConfig>
 800fffa:	4603      	mov	r3, r0
 800fffc:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800fffe:	7bfb      	ldrb	r3, [r7, #15]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d00f      	beq.n	8010024 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8010004:	6839      	ldr	r1, [r7, #0]
 8010006:	6878      	ldr	r0, [r7, #4]
 8010008:	f000 f8fe 	bl	8010208 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	685b      	ldr	r3, [r3, #4]
 8010010:	b2db      	uxtb	r3, r3
 8010012:	4619      	mov	r1, r3
 8010014:	6878      	ldr	r0, [r7, #4]
 8010016:	f7ff f96d 	bl	800f2f4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	2202      	movs	r2, #2
 801001e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8010022:	e014      	b.n	801004e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8010024:	6878      	ldr	r0, [r7, #4]
 8010026:	f000 f9ba 	bl	801039e <USBD_CtlSendStatus>
    break;
 801002a:	e010      	b.n	801004e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 801002c:	6878      	ldr	r0, [r7, #4]
 801002e:	f000 f9b6 	bl	801039e <USBD_CtlSendStatus>
    break;
 8010032:	e00c      	b.n	801004e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8010034:	6839      	ldr	r1, [r7, #0]
 8010036:	6878      	ldr	r0, [r7, #4]
 8010038:	f000 f8e6 	bl	8010208 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 801003c:	4b06      	ldr	r3, [pc, #24]	; (8010058 <USBD_SetConfig+0x144>)
 801003e:	781b      	ldrb	r3, [r3, #0]
 8010040:	4619      	mov	r1, r3
 8010042:	6878      	ldr	r0, [r7, #4]
 8010044:	f7ff f956 	bl	800f2f4 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8010048:	2303      	movs	r3, #3
 801004a:	73fb      	strb	r3, [r7, #15]
    break;
 801004c:	bf00      	nop
  }

  return ret;
 801004e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010050:	4618      	mov	r0, r3
 8010052:	3710      	adds	r7, #16
 8010054:	46bd      	mov	sp, r7
 8010056:	bd80      	pop	{r7, pc}
 8010058:	20000690 	.word	0x20000690

0801005c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b082      	sub	sp, #8
 8010060:	af00      	add	r7, sp, #0
 8010062:	6078      	str	r0, [r7, #4]
 8010064:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010066:	683b      	ldr	r3, [r7, #0]
 8010068:	88db      	ldrh	r3, [r3, #6]
 801006a:	2b01      	cmp	r3, #1
 801006c:	d004      	beq.n	8010078 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801006e:	6839      	ldr	r1, [r7, #0]
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f000 f8c9 	bl	8010208 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8010076:	e021      	b.n	80100bc <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801007e:	2b01      	cmp	r3, #1
 8010080:	db17      	blt.n	80100b2 <USBD_GetConfig+0x56>
 8010082:	2b02      	cmp	r3, #2
 8010084:	dd02      	ble.n	801008c <USBD_GetConfig+0x30>
 8010086:	2b03      	cmp	r3, #3
 8010088:	d00b      	beq.n	80100a2 <USBD_GetConfig+0x46>
 801008a:	e012      	b.n	80100b2 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2200      	movs	r2, #0
 8010090:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	3308      	adds	r3, #8
 8010096:	2201      	movs	r2, #1
 8010098:	4619      	mov	r1, r3
 801009a:	6878      	ldr	r0, [r7, #4]
 801009c:	f000 f925 	bl	80102ea <USBD_CtlSendData>
      break;
 80100a0:	e00c      	b.n	80100bc <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	3304      	adds	r3, #4
 80100a6:	2201      	movs	r2, #1
 80100a8:	4619      	mov	r1, r3
 80100aa:	6878      	ldr	r0, [r7, #4]
 80100ac:	f000 f91d 	bl	80102ea <USBD_CtlSendData>
      break;
 80100b0:	e004      	b.n	80100bc <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80100b2:	6839      	ldr	r1, [r7, #0]
 80100b4:	6878      	ldr	r0, [r7, #4]
 80100b6:	f000 f8a7 	bl	8010208 <USBD_CtlError>
      break;
 80100ba:	bf00      	nop
}
 80100bc:	bf00      	nop
 80100be:	3708      	adds	r7, #8
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}

080100c4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b082      	sub	sp, #8
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80100d4:	3b01      	subs	r3, #1
 80100d6:	2b02      	cmp	r3, #2
 80100d8:	d81e      	bhi.n	8010118 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80100da:	683b      	ldr	r3, [r7, #0]
 80100dc:	88db      	ldrh	r3, [r3, #6]
 80100de:	2b02      	cmp	r3, #2
 80100e0:	d004      	beq.n	80100ec <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80100e2:	6839      	ldr	r1, [r7, #0]
 80100e4:	6878      	ldr	r0, [r7, #4]
 80100e6:	f000 f88f 	bl	8010208 <USBD_CtlError>
      break;
 80100ea:	e01a      	b.n	8010122 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	2201      	movs	r2, #1
 80100f0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d005      	beq.n	8010108 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	68db      	ldr	r3, [r3, #12]
 8010100:	f043 0202 	orr.w	r2, r3, #2
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	330c      	adds	r3, #12
 801010c:	2202      	movs	r2, #2
 801010e:	4619      	mov	r1, r3
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f000 f8ea 	bl	80102ea <USBD_CtlSendData>
    break;
 8010116:	e004      	b.n	8010122 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8010118:	6839      	ldr	r1, [r7, #0]
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	f000 f874 	bl	8010208 <USBD_CtlError>
    break;
 8010120:	bf00      	nop
  }
}
 8010122:	bf00      	nop
 8010124:	3708      	adds	r7, #8
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}

0801012a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801012a:	b580      	push	{r7, lr}
 801012c:	b082      	sub	sp, #8
 801012e:	af00      	add	r7, sp, #0
 8010130:	6078      	str	r0, [r7, #4]
 8010132:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	885b      	ldrh	r3, [r3, #2]
 8010138:	2b01      	cmp	r3, #1
 801013a:	d106      	bne.n	801014a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	2201      	movs	r2, #1
 8010140:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010144:	6878      	ldr	r0, [r7, #4]
 8010146:	f000 f92a 	bl	801039e <USBD_CtlSendStatus>
  }
}
 801014a:	bf00      	nop
 801014c:	3708      	adds	r7, #8
 801014e:	46bd      	mov	sp, r7
 8010150:	bd80      	pop	{r7, pc}

08010152 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010152:	b580      	push	{r7, lr}
 8010154:	b082      	sub	sp, #8
 8010156:	af00      	add	r7, sp, #0
 8010158:	6078      	str	r0, [r7, #4]
 801015a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010162:	3b01      	subs	r3, #1
 8010164:	2b02      	cmp	r3, #2
 8010166:	d80b      	bhi.n	8010180 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010168:	683b      	ldr	r3, [r7, #0]
 801016a:	885b      	ldrh	r3, [r3, #2]
 801016c:	2b01      	cmp	r3, #1
 801016e:	d10c      	bne.n	801018a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	2200      	movs	r2, #0
 8010174:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010178:	6878      	ldr	r0, [r7, #4]
 801017a:	f000 f910 	bl	801039e <USBD_CtlSendStatus>
      }
      break;
 801017e:	e004      	b.n	801018a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8010180:	6839      	ldr	r1, [r7, #0]
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f000 f840 	bl	8010208 <USBD_CtlError>
      break;
 8010188:	e000      	b.n	801018c <USBD_ClrFeature+0x3a>
      break;
 801018a:	bf00      	nop
  }
}
 801018c:	bf00      	nop
 801018e:	3708      	adds	r7, #8
 8010190:	46bd      	mov	sp, r7
 8010192:	bd80      	pop	{r7, pc}

08010194 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b084      	sub	sp, #16
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
 801019c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801019e:	683b      	ldr	r3, [r7, #0]
 80101a0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	781a      	ldrb	r2, [r3, #0]
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	3301      	adds	r3, #1
 80101ae:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	781a      	ldrb	r2, [r3, #0]
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	3301      	adds	r3, #1
 80101bc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80101be:	68f8      	ldr	r0, [r7, #12]
 80101c0:	f7ff fad3 	bl	800f76a <SWAPBYTE>
 80101c4:	4603      	mov	r3, r0
 80101c6:	461a      	mov	r2, r3
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	3301      	adds	r3, #1
 80101d0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	3301      	adds	r3, #1
 80101d6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80101d8:	68f8      	ldr	r0, [r7, #12]
 80101da:	f7ff fac6 	bl	800f76a <SWAPBYTE>
 80101de:	4603      	mov	r3, r0
 80101e0:	461a      	mov	r2, r3
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	3301      	adds	r3, #1
 80101ea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	3301      	adds	r3, #1
 80101f0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80101f2:	68f8      	ldr	r0, [r7, #12]
 80101f4:	f7ff fab9 	bl	800f76a <SWAPBYTE>
 80101f8:	4603      	mov	r3, r0
 80101fa:	461a      	mov	r2, r3
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	80da      	strh	r2, [r3, #6]
}
 8010200:	bf00      	nop
 8010202:	3710      	adds	r7, #16
 8010204:	46bd      	mov	sp, r7
 8010206:	bd80      	pop	{r7, pc}

08010208 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010208:	b580      	push	{r7, lr}
 801020a:	b082      	sub	sp, #8
 801020c:	af00      	add	r7, sp, #0
 801020e:	6078      	str	r0, [r7, #4]
 8010210:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010212:	2180      	movs	r1, #128	; 0x80
 8010214:	6878      	ldr	r0, [r7, #4]
 8010216:	f000 fd7f 	bl	8010d18 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801021a:	2100      	movs	r1, #0
 801021c:	6878      	ldr	r0, [r7, #4]
 801021e:	f000 fd7b 	bl	8010d18 <USBD_LL_StallEP>
}
 8010222:	bf00      	nop
 8010224:	3708      	adds	r7, #8
 8010226:	46bd      	mov	sp, r7
 8010228:	bd80      	pop	{r7, pc}

0801022a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801022a:	b580      	push	{r7, lr}
 801022c:	b086      	sub	sp, #24
 801022e:	af00      	add	r7, sp, #0
 8010230:	60f8      	str	r0, [r7, #12]
 8010232:	60b9      	str	r1, [r7, #8]
 8010234:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010236:	2300      	movs	r3, #0
 8010238:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d036      	beq.n	80102ae <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010244:	6938      	ldr	r0, [r7, #16]
 8010246:	f000 f836 	bl	80102b6 <USBD_GetLen>
 801024a:	4603      	mov	r3, r0
 801024c:	3301      	adds	r3, #1
 801024e:	b29b      	uxth	r3, r3
 8010250:	005b      	lsls	r3, r3, #1
 8010252:	b29a      	uxth	r2, r3
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010258:	7dfb      	ldrb	r3, [r7, #23]
 801025a:	68ba      	ldr	r2, [r7, #8]
 801025c:	4413      	add	r3, r2
 801025e:	687a      	ldr	r2, [r7, #4]
 8010260:	7812      	ldrb	r2, [r2, #0]
 8010262:	701a      	strb	r2, [r3, #0]
  idx++;
 8010264:	7dfb      	ldrb	r3, [r7, #23]
 8010266:	3301      	adds	r3, #1
 8010268:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801026a:	7dfb      	ldrb	r3, [r7, #23]
 801026c:	68ba      	ldr	r2, [r7, #8]
 801026e:	4413      	add	r3, r2
 8010270:	2203      	movs	r2, #3
 8010272:	701a      	strb	r2, [r3, #0]
  idx++;
 8010274:	7dfb      	ldrb	r3, [r7, #23]
 8010276:	3301      	adds	r3, #1
 8010278:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801027a:	e013      	b.n	80102a4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801027c:	7dfb      	ldrb	r3, [r7, #23]
 801027e:	68ba      	ldr	r2, [r7, #8]
 8010280:	4413      	add	r3, r2
 8010282:	693a      	ldr	r2, [r7, #16]
 8010284:	7812      	ldrb	r2, [r2, #0]
 8010286:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010288:	693b      	ldr	r3, [r7, #16]
 801028a:	3301      	adds	r3, #1
 801028c:	613b      	str	r3, [r7, #16]
    idx++;
 801028e:	7dfb      	ldrb	r3, [r7, #23]
 8010290:	3301      	adds	r3, #1
 8010292:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010294:	7dfb      	ldrb	r3, [r7, #23]
 8010296:	68ba      	ldr	r2, [r7, #8]
 8010298:	4413      	add	r3, r2
 801029a:	2200      	movs	r2, #0
 801029c:	701a      	strb	r2, [r3, #0]
    idx++;
 801029e:	7dfb      	ldrb	r3, [r7, #23]
 80102a0:	3301      	adds	r3, #1
 80102a2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80102a4:	693b      	ldr	r3, [r7, #16]
 80102a6:	781b      	ldrb	r3, [r3, #0]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d1e7      	bne.n	801027c <USBD_GetString+0x52>
 80102ac:	e000      	b.n	80102b0 <USBD_GetString+0x86>
    return;
 80102ae:	bf00      	nop
  }
}
 80102b0:	3718      	adds	r7, #24
 80102b2:	46bd      	mov	sp, r7
 80102b4:	bd80      	pop	{r7, pc}

080102b6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80102b6:	b480      	push	{r7}
 80102b8:	b085      	sub	sp, #20
 80102ba:	af00      	add	r7, sp, #0
 80102bc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80102be:	2300      	movs	r3, #0
 80102c0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80102c6:	e005      	b.n	80102d4 <USBD_GetLen+0x1e>
  {
    len++;
 80102c8:	7bfb      	ldrb	r3, [r7, #15]
 80102ca:	3301      	adds	r3, #1
 80102cc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80102ce:	68bb      	ldr	r3, [r7, #8]
 80102d0:	3301      	adds	r3, #1
 80102d2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80102d4:	68bb      	ldr	r3, [r7, #8]
 80102d6:	781b      	ldrb	r3, [r3, #0]
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d1f5      	bne.n	80102c8 <USBD_GetLen+0x12>
  }

  return len;
 80102dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80102de:	4618      	mov	r0, r3
 80102e0:	3714      	adds	r7, #20
 80102e2:	46bd      	mov	sp, r7
 80102e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e8:	4770      	bx	lr

080102ea <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80102ea:	b580      	push	{r7, lr}
 80102ec:	b084      	sub	sp, #16
 80102ee:	af00      	add	r7, sp, #0
 80102f0:	60f8      	str	r0, [r7, #12]
 80102f2:	60b9      	str	r1, [r7, #8]
 80102f4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	2202      	movs	r2, #2
 80102fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	687a      	ldr	r2, [r7, #4]
 8010302:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	687a      	ldr	r2, [r7, #4]
 8010308:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	68ba      	ldr	r2, [r7, #8]
 801030e:	2100      	movs	r1, #0
 8010310:	68f8      	ldr	r0, [r7, #12]
 8010312:	f000 fd8a 	bl	8010e2a <USBD_LL_Transmit>

  return USBD_OK;
 8010316:	2300      	movs	r3, #0
}
 8010318:	4618      	mov	r0, r3
 801031a:	3710      	adds	r7, #16
 801031c:	46bd      	mov	sp, r7
 801031e:	bd80      	pop	{r7, pc}

08010320 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b084      	sub	sp, #16
 8010324:	af00      	add	r7, sp, #0
 8010326:	60f8      	str	r0, [r7, #12]
 8010328:	60b9      	str	r1, [r7, #8]
 801032a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	68ba      	ldr	r2, [r7, #8]
 8010330:	2100      	movs	r1, #0
 8010332:	68f8      	ldr	r0, [r7, #12]
 8010334:	f000 fd79 	bl	8010e2a <USBD_LL_Transmit>

  return USBD_OK;
 8010338:	2300      	movs	r3, #0
}
 801033a:	4618      	mov	r0, r3
 801033c:	3710      	adds	r7, #16
 801033e:	46bd      	mov	sp, r7
 8010340:	bd80      	pop	{r7, pc}

08010342 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010342:	b580      	push	{r7, lr}
 8010344:	b084      	sub	sp, #16
 8010346:	af00      	add	r7, sp, #0
 8010348:	60f8      	str	r0, [r7, #12]
 801034a:	60b9      	str	r1, [r7, #8]
 801034c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	2203      	movs	r2, #3
 8010352:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	687a      	ldr	r2, [r7, #4]
 801035a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	687a      	ldr	r2, [r7, #4]
 8010362:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	68ba      	ldr	r2, [r7, #8]
 801036a:	2100      	movs	r1, #0
 801036c:	68f8      	ldr	r0, [r7, #12]
 801036e:	f000 fd7d 	bl	8010e6c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010372:	2300      	movs	r3, #0
}
 8010374:	4618      	mov	r0, r3
 8010376:	3710      	adds	r7, #16
 8010378:	46bd      	mov	sp, r7
 801037a:	bd80      	pop	{r7, pc}

0801037c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801037c:	b580      	push	{r7, lr}
 801037e:	b084      	sub	sp, #16
 8010380:	af00      	add	r7, sp, #0
 8010382:	60f8      	str	r0, [r7, #12]
 8010384:	60b9      	str	r1, [r7, #8]
 8010386:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	68ba      	ldr	r2, [r7, #8]
 801038c:	2100      	movs	r1, #0
 801038e:	68f8      	ldr	r0, [r7, #12]
 8010390:	f000 fd6c 	bl	8010e6c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010394:	2300      	movs	r3, #0
}
 8010396:	4618      	mov	r0, r3
 8010398:	3710      	adds	r7, #16
 801039a:	46bd      	mov	sp, r7
 801039c:	bd80      	pop	{r7, pc}

0801039e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801039e:	b580      	push	{r7, lr}
 80103a0:	b082      	sub	sp, #8
 80103a2:	af00      	add	r7, sp, #0
 80103a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	2204      	movs	r2, #4
 80103aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80103ae:	2300      	movs	r3, #0
 80103b0:	2200      	movs	r2, #0
 80103b2:	2100      	movs	r1, #0
 80103b4:	6878      	ldr	r0, [r7, #4]
 80103b6:	f000 fd38 	bl	8010e2a <USBD_LL_Transmit>

  return USBD_OK;
 80103ba:	2300      	movs	r3, #0
}
 80103bc:	4618      	mov	r0, r3
 80103be:	3708      	adds	r7, #8
 80103c0:	46bd      	mov	sp, r7
 80103c2:	bd80      	pop	{r7, pc}

080103c4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b082      	sub	sp, #8
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2205      	movs	r2, #5
 80103d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80103d4:	2300      	movs	r3, #0
 80103d6:	2200      	movs	r2, #0
 80103d8:	2100      	movs	r1, #0
 80103da:	6878      	ldr	r0, [r7, #4]
 80103dc:	f000 fd46 	bl	8010e6c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80103e0:	2300      	movs	r3, #0
}
 80103e2:	4618      	mov	r0, r3
 80103e4:	3708      	adds	r7, #8
 80103e6:	46bd      	mov	sp, r7
 80103e8:	bd80      	pop	{r7, pc}
	...

080103ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80103f0:	2200      	movs	r2, #0
 80103f2:	4912      	ldr	r1, [pc, #72]	; (801043c <MX_USB_DEVICE_Init+0x50>)
 80103f4:	4812      	ldr	r0, [pc, #72]	; (8010440 <MX_USB_DEVICE_Init+0x54>)
 80103f6:	f7fe fef3 	bl	800f1e0 <USBD_Init>
 80103fa:	4603      	mov	r3, r0
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d001      	beq.n	8010404 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010400:	f7f2 fdf4 	bl	8002fec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010404:	490f      	ldr	r1, [pc, #60]	; (8010444 <MX_USB_DEVICE_Init+0x58>)
 8010406:	480e      	ldr	r0, [pc, #56]	; (8010440 <MX_USB_DEVICE_Init+0x54>)
 8010408:	f7fe ff20 	bl	800f24c <USBD_RegisterClass>
 801040c:	4603      	mov	r3, r0
 801040e:	2b00      	cmp	r3, #0
 8010410:	d001      	beq.n	8010416 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010412:	f7f2 fdeb 	bl	8002fec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010416:	490c      	ldr	r1, [pc, #48]	; (8010448 <MX_USB_DEVICE_Init+0x5c>)
 8010418:	4809      	ldr	r0, [pc, #36]	; (8010440 <MX_USB_DEVICE_Init+0x54>)
 801041a:	f7fe fe45 	bl	800f0a8 <USBD_CDC_RegisterInterface>
 801041e:	4603      	mov	r3, r0
 8010420:	2b00      	cmp	r3, #0
 8010422:	d001      	beq.n	8010428 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010424:	f7f2 fde2 	bl	8002fec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010428:	4805      	ldr	r0, [pc, #20]	; (8010440 <MX_USB_DEVICE_Init+0x54>)
 801042a:	f7fe ff30 	bl	800f28e <USBD_Start>
 801042e:	4603      	mov	r3, r0
 8010430:	2b00      	cmp	r3, #0
 8010432:	d001      	beq.n	8010438 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010434:	f7f2 fdda 	bl	8002fec <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010438:	bf00      	nop
 801043a:	bd80      	pop	{r7, pc}
 801043c:	20000198 	.word	0x20000198
 8010440:	20000b08 	.word	0x20000b08
 8010444:	20000080 	.word	0x20000080
 8010448:	20000184 	.word	0x20000184

0801044c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 801044c:	b480      	push	{r7}
 801044e:	b083      	sub	sp, #12
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010454:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010458:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 801045c:	f003 0301 	and.w	r3, r3, #1
 8010460:	2b00      	cmp	r3, #0
 8010462:	d013      	beq.n	801048c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8010464:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010468:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 801046c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010470:	2b00      	cmp	r3, #0
 8010472:	d00b      	beq.n	801048c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8010474:	e000      	b.n	8010478 <ITM_SendChar+0x2c>
    {
      __NOP();
 8010476:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8010478:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d0f9      	beq.n	8010476 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8010482:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010486:	687a      	ldr	r2, [r7, #4]
 8010488:	b2d2      	uxtb	r2, r2
 801048a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 801048c:	687b      	ldr	r3, [r7, #4]
}
 801048e:	4618      	mov	r0, r3
 8010490:	370c      	adds	r7, #12
 8010492:	46bd      	mov	sp, r7
 8010494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010498:	4770      	bx	lr

0801049a <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 801049a:	b580      	push	{r7, lr}
 801049c:	b084      	sub	sp, #16
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
 80104a2:	460b      	mov	r3, r1
 80104a4:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 80104a6:	2300      	movs	r3, #0
 80104a8:	81fb      	strh	r3, [r7, #14]
 80104aa:	e007      	b.n	80104bc <Debug_write+0x22>
		ITM_SendChar(*ptr);
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	781b      	ldrb	r3, [r3, #0]
 80104b0:	4618      	mov	r0, r3
 80104b2:	f7ff ffcb 	bl	801044c <ITM_SendChar>
	for(i=0; i<len; i++){
 80104b6:	89fb      	ldrh	r3, [r7, #14]
 80104b8:	3301      	adds	r3, #1
 80104ba:	81fb      	strh	r3, [r7, #14]
 80104bc:	89fa      	ldrh	r2, [r7, #14]
 80104be:	887b      	ldrh	r3, [r7, #2]
 80104c0:	429a      	cmp	r2, r3
 80104c2:	d3f3      	bcc.n	80104ac <Debug_write+0x12>
	}
	return i;
 80104c4:	89fb      	ldrh	r3, [r7, #14]
}
 80104c6:	4618      	mov	r0, r3
 80104c8:	3710      	adds	r7, #16
 80104ca:	46bd      	mov	sp, r7
 80104cc:	bd80      	pop	{r7, pc}
	...

080104d0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80104d0:	b580      	push	{r7, lr}
 80104d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80104d4:	2200      	movs	r2, #0
 80104d6:	4905      	ldr	r1, [pc, #20]	; (80104ec <CDC_Init_FS+0x1c>)
 80104d8:	4805      	ldr	r0, [pc, #20]	; (80104f0 <CDC_Init_FS+0x20>)
 80104da:	f7fe fdfa 	bl	800f0d2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80104de:	4905      	ldr	r1, [pc, #20]	; (80104f4 <CDC_Init_FS+0x24>)
 80104e0:	4803      	ldr	r0, [pc, #12]	; (80104f0 <CDC_Init_FS+0x20>)
 80104e2:	f7fe fe0f 	bl	800f104 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80104e6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80104e8:	4618      	mov	r0, r3
 80104ea:	bd80      	pop	{r7, pc}
 80104ec:	200015d8 	.word	0x200015d8
 80104f0:	20000b08 	.word	0x20000b08
 80104f4:	20000dd8 	.word	0x20000dd8

080104f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80104f8:	b480      	push	{r7}
 80104fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80104fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80104fe:	4618      	mov	r0, r3
 8010500:	46bd      	mov	sp, r7
 8010502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010506:	4770      	bx	lr

08010508 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010508:	b480      	push	{r7}
 801050a:	b083      	sub	sp, #12
 801050c:	af00      	add	r7, sp, #0
 801050e:	4603      	mov	r3, r0
 8010510:	6039      	str	r1, [r7, #0]
 8010512:	71fb      	strb	r3, [r7, #7]
 8010514:	4613      	mov	r3, r2
 8010516:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010518:	79fb      	ldrb	r3, [r7, #7]
 801051a:	2b23      	cmp	r3, #35	; 0x23
 801051c:	f200 808c 	bhi.w	8010638 <CDC_Control_FS+0x130>
 8010520:	a201      	add	r2, pc, #4	; (adr r2, 8010528 <CDC_Control_FS+0x20>)
 8010522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010526:	bf00      	nop
 8010528:	08010639 	.word	0x08010639
 801052c:	08010639 	.word	0x08010639
 8010530:	08010639 	.word	0x08010639
 8010534:	08010639 	.word	0x08010639
 8010538:	08010639 	.word	0x08010639
 801053c:	08010639 	.word	0x08010639
 8010540:	08010639 	.word	0x08010639
 8010544:	08010639 	.word	0x08010639
 8010548:	08010639 	.word	0x08010639
 801054c:	08010639 	.word	0x08010639
 8010550:	08010639 	.word	0x08010639
 8010554:	08010639 	.word	0x08010639
 8010558:	08010639 	.word	0x08010639
 801055c:	08010639 	.word	0x08010639
 8010560:	08010639 	.word	0x08010639
 8010564:	08010639 	.word	0x08010639
 8010568:	08010639 	.word	0x08010639
 801056c:	08010639 	.word	0x08010639
 8010570:	08010639 	.word	0x08010639
 8010574:	08010639 	.word	0x08010639
 8010578:	08010639 	.word	0x08010639
 801057c:	08010639 	.word	0x08010639
 8010580:	08010639 	.word	0x08010639
 8010584:	08010639 	.word	0x08010639
 8010588:	08010639 	.word	0x08010639
 801058c:	08010639 	.word	0x08010639
 8010590:	08010639 	.word	0x08010639
 8010594:	08010639 	.word	0x08010639
 8010598:	08010639 	.word	0x08010639
 801059c:	08010639 	.word	0x08010639
 80105a0:	08010639 	.word	0x08010639
 80105a4:	08010639 	.word	0x08010639
 80105a8:	080105b9 	.word	0x080105b9
 80105ac:	080105f3 	.word	0x080105f3
 80105b0:	08010639 	.word	0x08010639
 80105b4:	08010639 	.word	0x08010639
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 80105b8:	683b      	ldr	r3, [r7, #0]
 80105ba:	781a      	ldrb	r2, [r3, #0]
 80105bc:	4b22      	ldr	r3, [pc, #136]	; (8010648 <CDC_Control_FS+0x140>)
 80105be:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 80105c0:	683b      	ldr	r3, [r7, #0]
 80105c2:	785a      	ldrb	r2, [r3, #1]
 80105c4:	4b20      	ldr	r3, [pc, #128]	; (8010648 <CDC_Control_FS+0x140>)
 80105c6:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	789a      	ldrb	r2, [r3, #2]
 80105cc:	4b1e      	ldr	r3, [pc, #120]	; (8010648 <CDC_Control_FS+0x140>)
 80105ce:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	78da      	ldrb	r2, [r3, #3]
 80105d4:	4b1c      	ldr	r3, [pc, #112]	; (8010648 <CDC_Control_FS+0x140>)
 80105d6:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 80105d8:	683b      	ldr	r3, [r7, #0]
 80105da:	791a      	ldrb	r2, [r3, #4]
 80105dc:	4b1a      	ldr	r3, [pc, #104]	; (8010648 <CDC_Control_FS+0x140>)
 80105de:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	795a      	ldrb	r2, [r3, #5]
 80105e4:	4b18      	ldr	r3, [pc, #96]	; (8010648 <CDC_Control_FS+0x140>)
 80105e6:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	799a      	ldrb	r2, [r3, #6]
 80105ec:	4b16      	ldr	r3, [pc, #88]	; (8010648 <CDC_Control_FS+0x140>)
 80105ee:	719a      	strb	r2, [r3, #6]
    break;
 80105f0:	e023      	b.n	801063a <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 80105f2:	4b15      	ldr	r3, [pc, #84]	; (8010648 <CDC_Control_FS+0x140>)
 80105f4:	781a      	ldrb	r2, [r3, #0]
 80105f6:	683b      	ldr	r3, [r7, #0]
 80105f8:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 80105fa:	683b      	ldr	r3, [r7, #0]
 80105fc:	3301      	adds	r3, #1
 80105fe:	4a12      	ldr	r2, [pc, #72]	; (8010648 <CDC_Control_FS+0x140>)
 8010600:	7852      	ldrb	r2, [r2, #1]
 8010602:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 8010604:	683b      	ldr	r3, [r7, #0]
 8010606:	3302      	adds	r3, #2
 8010608:	4a0f      	ldr	r2, [pc, #60]	; (8010648 <CDC_Control_FS+0x140>)
 801060a:	7892      	ldrb	r2, [r2, #2]
 801060c:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 801060e:	683b      	ldr	r3, [r7, #0]
 8010610:	3303      	adds	r3, #3
 8010612:	4a0d      	ldr	r2, [pc, #52]	; (8010648 <CDC_Control_FS+0x140>)
 8010614:	78d2      	ldrb	r2, [r2, #3]
 8010616:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 8010618:	683b      	ldr	r3, [r7, #0]
 801061a:	3304      	adds	r3, #4
 801061c:	4a0a      	ldr	r2, [pc, #40]	; (8010648 <CDC_Control_FS+0x140>)
 801061e:	7912      	ldrb	r2, [r2, #4]
 8010620:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	3305      	adds	r3, #5
 8010626:	4a08      	ldr	r2, [pc, #32]	; (8010648 <CDC_Control_FS+0x140>)
 8010628:	7952      	ldrb	r2, [r2, #5]
 801062a:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 801062c:	683b      	ldr	r3, [r7, #0]
 801062e:	3306      	adds	r3, #6
 8010630:	4a05      	ldr	r2, [pc, #20]	; (8010648 <CDC_Control_FS+0x140>)
 8010632:	7992      	ldrb	r2, [r2, #6]
 8010634:	701a      	strb	r2, [r3, #0]
    break;
 8010636:	e000      	b.n	801063a <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010638:	bf00      	nop
  }

  return (USBD_OK);
 801063a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801063c:	4618      	mov	r0, r3
 801063e:	370c      	adds	r7, #12
 8010640:	46bd      	mov	sp, r7
 8010642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010646:	4770      	bx	lr
 8010648:	20001dd8 	.word	0x20001dd8

0801064c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801064c:	b580      	push	{r7, lr}
 801064e:	b082      	sub	sp, #8
 8010650:	af00      	add	r7, sp, #0
 8010652:	6078      	str	r0, [r7, #4]
 8010654:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010656:	6879      	ldr	r1, [r7, #4]
 8010658:	480a      	ldr	r0, [pc, #40]	; (8010684 <CDC_Receive_FS+0x38>)
 801065a:	f7fe fd53 	bl	800f104 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801065e:	4809      	ldr	r0, [pc, #36]	; (8010684 <CDC_Receive_FS+0x38>)
 8010660:	f7fe fd94 	bl	800f18c <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 8010664:	683b      	ldr	r3, [r7, #0]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	b29b      	uxth	r3, r3
 801066a:	4619      	mov	r1, r3
 801066c:	6878      	ldr	r0, [r7, #4]
 801066e:	f000 f80d 	bl	801068c <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 8010672:	2107      	movs	r1, #7
 8010674:	4804      	ldr	r0, [pc, #16]	; (8010688 <CDC_Receive_FS+0x3c>)
 8010676:	f7ff ff10 	bl	801049a <Debug_write>
  return (USBD_OK);
 801067a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801067c:	4618      	mov	r0, r3
 801067e:	3708      	adds	r7, #8
 8010680:	46bd      	mov	sp, r7
 8010682:	bd80      	pop	{r7, pc}
 8010684:	20000b08 	.word	0x20000b08
 8010688:	0801233c 	.word	0x0801233c

0801068c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b084      	sub	sp, #16
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
 8010694:	460b      	mov	r3, r1
 8010696:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010698:	2300      	movs	r3, #0
 801069a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801069c:	4b0d      	ldr	r3, [pc, #52]	; (80106d4 <CDC_Transmit_FS+0x48>)
 801069e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80106a2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d001      	beq.n	80106b2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80106ae:	2301      	movs	r3, #1
 80106b0:	e00b      	b.n	80106ca <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80106b2:	887b      	ldrh	r3, [r7, #2]
 80106b4:	461a      	mov	r2, r3
 80106b6:	6879      	ldr	r1, [r7, #4]
 80106b8:	4806      	ldr	r0, [pc, #24]	; (80106d4 <CDC_Transmit_FS+0x48>)
 80106ba:	f7fe fd0a 	bl	800f0d2 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80106be:	4805      	ldr	r0, [pc, #20]	; (80106d4 <CDC_Transmit_FS+0x48>)
 80106c0:	f7fe fd34 	bl	800f12c <USBD_CDC_TransmitPacket>
 80106c4:	4603      	mov	r3, r0
 80106c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80106c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80106ca:	4618      	mov	r0, r3
 80106cc:	3710      	adds	r7, #16
 80106ce:	46bd      	mov	sp, r7
 80106d0:	bd80      	pop	{r7, pc}
 80106d2:	bf00      	nop
 80106d4:	20000b08 	.word	0x20000b08

080106d8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80106d8:	b480      	push	{r7}
 80106da:	b087      	sub	sp, #28
 80106dc:	af00      	add	r7, sp, #0
 80106de:	60f8      	str	r0, [r7, #12]
 80106e0:	60b9      	str	r1, [r7, #8]
 80106e2:	4613      	mov	r3, r2
 80106e4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80106e6:	2300      	movs	r3, #0
 80106e8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80106ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	371c      	adds	r7, #28
 80106f2:	46bd      	mov	sp, r7
 80106f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f8:	4770      	bx	lr
	...

080106fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80106fc:	b480      	push	{r7}
 80106fe:	b083      	sub	sp, #12
 8010700:	af00      	add	r7, sp, #0
 8010702:	4603      	mov	r3, r0
 8010704:	6039      	str	r1, [r7, #0]
 8010706:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010708:	683b      	ldr	r3, [r7, #0]
 801070a:	2212      	movs	r2, #18
 801070c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801070e:	4b03      	ldr	r3, [pc, #12]	; (801071c <USBD_FS_DeviceDescriptor+0x20>)
}
 8010710:	4618      	mov	r0, r3
 8010712:	370c      	adds	r7, #12
 8010714:	46bd      	mov	sp, r7
 8010716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801071a:	4770      	bx	lr
 801071c:	200001b4 	.word	0x200001b4

08010720 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010720:	b480      	push	{r7}
 8010722:	b083      	sub	sp, #12
 8010724:	af00      	add	r7, sp, #0
 8010726:	4603      	mov	r3, r0
 8010728:	6039      	str	r1, [r7, #0]
 801072a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	2204      	movs	r2, #4
 8010730:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010732:	4b03      	ldr	r3, [pc, #12]	; (8010740 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010734:	4618      	mov	r0, r3
 8010736:	370c      	adds	r7, #12
 8010738:	46bd      	mov	sp, r7
 801073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073e:	4770      	bx	lr
 8010740:	200001c8 	.word	0x200001c8

08010744 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b082      	sub	sp, #8
 8010748:	af00      	add	r7, sp, #0
 801074a:	4603      	mov	r3, r0
 801074c:	6039      	str	r1, [r7, #0]
 801074e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010750:	79fb      	ldrb	r3, [r7, #7]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d105      	bne.n	8010762 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010756:	683a      	ldr	r2, [r7, #0]
 8010758:	4907      	ldr	r1, [pc, #28]	; (8010778 <USBD_FS_ProductStrDescriptor+0x34>)
 801075a:	4808      	ldr	r0, [pc, #32]	; (801077c <USBD_FS_ProductStrDescriptor+0x38>)
 801075c:	f7ff fd65 	bl	801022a <USBD_GetString>
 8010760:	e004      	b.n	801076c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010762:	683a      	ldr	r2, [r7, #0]
 8010764:	4904      	ldr	r1, [pc, #16]	; (8010778 <USBD_FS_ProductStrDescriptor+0x34>)
 8010766:	4805      	ldr	r0, [pc, #20]	; (801077c <USBD_FS_ProductStrDescriptor+0x38>)
 8010768:	f7ff fd5f 	bl	801022a <USBD_GetString>
  }
  return USBD_StrDesc;
 801076c:	4b02      	ldr	r3, [pc, #8]	; (8010778 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801076e:	4618      	mov	r0, r3
 8010770:	3708      	adds	r7, #8
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}
 8010776:	bf00      	nop
 8010778:	20001de0 	.word	0x20001de0
 801077c:	08012344 	.word	0x08012344

08010780 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b082      	sub	sp, #8
 8010784:	af00      	add	r7, sp, #0
 8010786:	4603      	mov	r3, r0
 8010788:	6039      	str	r1, [r7, #0]
 801078a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801078c:	683a      	ldr	r2, [r7, #0]
 801078e:	4904      	ldr	r1, [pc, #16]	; (80107a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010790:	4804      	ldr	r0, [pc, #16]	; (80107a4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010792:	f7ff fd4a 	bl	801022a <USBD_GetString>
  return USBD_StrDesc;
 8010796:	4b02      	ldr	r3, [pc, #8]	; (80107a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010798:	4618      	mov	r0, r3
 801079a:	3708      	adds	r7, #8
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}
 80107a0:	20001de0 	.word	0x20001de0
 80107a4:	0801235c 	.word	0x0801235c

080107a8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b082      	sub	sp, #8
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	4603      	mov	r3, r0
 80107b0:	6039      	str	r1, [r7, #0]
 80107b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	221a      	movs	r2, #26
 80107b8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80107ba:	f000 f843 	bl	8010844 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80107be:	4b02      	ldr	r3, [pc, #8]	; (80107c8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80107c0:	4618      	mov	r0, r3
 80107c2:	3708      	adds	r7, #8
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}
 80107c8:	200001cc 	.word	0x200001cc

080107cc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	b082      	sub	sp, #8
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	4603      	mov	r3, r0
 80107d4:	6039      	str	r1, [r7, #0]
 80107d6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80107d8:	79fb      	ldrb	r3, [r7, #7]
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d105      	bne.n	80107ea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80107de:	683a      	ldr	r2, [r7, #0]
 80107e0:	4907      	ldr	r1, [pc, #28]	; (8010800 <USBD_FS_ConfigStrDescriptor+0x34>)
 80107e2:	4808      	ldr	r0, [pc, #32]	; (8010804 <USBD_FS_ConfigStrDescriptor+0x38>)
 80107e4:	f7ff fd21 	bl	801022a <USBD_GetString>
 80107e8:	e004      	b.n	80107f4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80107ea:	683a      	ldr	r2, [r7, #0]
 80107ec:	4904      	ldr	r1, [pc, #16]	; (8010800 <USBD_FS_ConfigStrDescriptor+0x34>)
 80107ee:	4805      	ldr	r0, [pc, #20]	; (8010804 <USBD_FS_ConfigStrDescriptor+0x38>)
 80107f0:	f7ff fd1b 	bl	801022a <USBD_GetString>
  }
  return USBD_StrDesc;
 80107f4:	4b02      	ldr	r3, [pc, #8]	; (8010800 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3708      	adds	r7, #8
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}
 80107fe:	bf00      	nop
 8010800:	20001de0 	.word	0x20001de0
 8010804:	08012370 	.word	0x08012370

08010808 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b082      	sub	sp, #8
 801080c:	af00      	add	r7, sp, #0
 801080e:	4603      	mov	r3, r0
 8010810:	6039      	str	r1, [r7, #0]
 8010812:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010814:	79fb      	ldrb	r3, [r7, #7]
 8010816:	2b00      	cmp	r3, #0
 8010818:	d105      	bne.n	8010826 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801081a:	683a      	ldr	r2, [r7, #0]
 801081c:	4907      	ldr	r1, [pc, #28]	; (801083c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801081e:	4808      	ldr	r0, [pc, #32]	; (8010840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010820:	f7ff fd03 	bl	801022a <USBD_GetString>
 8010824:	e004      	b.n	8010830 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010826:	683a      	ldr	r2, [r7, #0]
 8010828:	4904      	ldr	r1, [pc, #16]	; (801083c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801082a:	4805      	ldr	r0, [pc, #20]	; (8010840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801082c:	f7ff fcfd 	bl	801022a <USBD_GetString>
  }
  return USBD_StrDesc;
 8010830:	4b02      	ldr	r3, [pc, #8]	; (801083c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010832:	4618      	mov	r0, r3
 8010834:	3708      	adds	r7, #8
 8010836:	46bd      	mov	sp, r7
 8010838:	bd80      	pop	{r7, pc}
 801083a:	bf00      	nop
 801083c:	20001de0 	.word	0x20001de0
 8010840:	0801237c 	.word	0x0801237c

08010844 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b084      	sub	sp, #16
 8010848:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801084a:	4b0f      	ldr	r3, [pc, #60]	; (8010888 <Get_SerialNum+0x44>)
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010850:	4b0e      	ldr	r3, [pc, #56]	; (801088c <Get_SerialNum+0x48>)
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010856:	4b0e      	ldr	r3, [pc, #56]	; (8010890 <Get_SerialNum+0x4c>)
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801085c:	68fa      	ldr	r2, [r7, #12]
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	4413      	add	r3, r2
 8010862:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d009      	beq.n	801087e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801086a:	2208      	movs	r2, #8
 801086c:	4909      	ldr	r1, [pc, #36]	; (8010894 <Get_SerialNum+0x50>)
 801086e:	68f8      	ldr	r0, [r7, #12]
 8010870:	f000 f814 	bl	801089c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010874:	2204      	movs	r2, #4
 8010876:	4908      	ldr	r1, [pc, #32]	; (8010898 <Get_SerialNum+0x54>)
 8010878:	68b8      	ldr	r0, [r7, #8]
 801087a:	f000 f80f 	bl	801089c <IntToUnicode>
  }
}
 801087e:	bf00      	nop
 8010880:	3710      	adds	r7, #16
 8010882:	46bd      	mov	sp, r7
 8010884:	bd80      	pop	{r7, pc}
 8010886:	bf00      	nop
 8010888:	1fff7a10 	.word	0x1fff7a10
 801088c:	1fff7a14 	.word	0x1fff7a14
 8010890:	1fff7a18 	.word	0x1fff7a18
 8010894:	200001ce 	.word	0x200001ce
 8010898:	200001de 	.word	0x200001de

0801089c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801089c:	b480      	push	{r7}
 801089e:	b087      	sub	sp, #28
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	60f8      	str	r0, [r7, #12]
 80108a4:	60b9      	str	r1, [r7, #8]
 80108a6:	4613      	mov	r3, r2
 80108a8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80108aa:	2300      	movs	r3, #0
 80108ac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80108ae:	2300      	movs	r3, #0
 80108b0:	75fb      	strb	r3, [r7, #23]
 80108b2:	e027      	b.n	8010904 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	0f1b      	lsrs	r3, r3, #28
 80108b8:	2b09      	cmp	r3, #9
 80108ba:	d80b      	bhi.n	80108d4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	0f1b      	lsrs	r3, r3, #28
 80108c0:	b2da      	uxtb	r2, r3
 80108c2:	7dfb      	ldrb	r3, [r7, #23]
 80108c4:	005b      	lsls	r3, r3, #1
 80108c6:	4619      	mov	r1, r3
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	440b      	add	r3, r1
 80108cc:	3230      	adds	r2, #48	; 0x30
 80108ce:	b2d2      	uxtb	r2, r2
 80108d0:	701a      	strb	r2, [r3, #0]
 80108d2:	e00a      	b.n	80108ea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	0f1b      	lsrs	r3, r3, #28
 80108d8:	b2da      	uxtb	r2, r3
 80108da:	7dfb      	ldrb	r3, [r7, #23]
 80108dc:	005b      	lsls	r3, r3, #1
 80108de:	4619      	mov	r1, r3
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	440b      	add	r3, r1
 80108e4:	3237      	adds	r2, #55	; 0x37
 80108e6:	b2d2      	uxtb	r2, r2
 80108e8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	011b      	lsls	r3, r3, #4
 80108ee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80108f0:	7dfb      	ldrb	r3, [r7, #23]
 80108f2:	005b      	lsls	r3, r3, #1
 80108f4:	3301      	adds	r3, #1
 80108f6:	68ba      	ldr	r2, [r7, #8]
 80108f8:	4413      	add	r3, r2
 80108fa:	2200      	movs	r2, #0
 80108fc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80108fe:	7dfb      	ldrb	r3, [r7, #23]
 8010900:	3301      	adds	r3, #1
 8010902:	75fb      	strb	r3, [r7, #23]
 8010904:	7dfa      	ldrb	r2, [r7, #23]
 8010906:	79fb      	ldrb	r3, [r7, #7]
 8010908:	429a      	cmp	r2, r3
 801090a:	d3d3      	bcc.n	80108b4 <IntToUnicode+0x18>
  }
}
 801090c:	bf00      	nop
 801090e:	371c      	adds	r7, #28
 8010910:	46bd      	mov	sp, r7
 8010912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010916:	4770      	bx	lr

08010918 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b08a      	sub	sp, #40	; 0x28
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010920:	f107 0314 	add.w	r3, r7, #20
 8010924:	2200      	movs	r2, #0
 8010926:	601a      	str	r2, [r3, #0]
 8010928:	605a      	str	r2, [r3, #4]
 801092a:	609a      	str	r2, [r3, #8]
 801092c:	60da      	str	r2, [r3, #12]
 801092e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010938:	d147      	bne.n	80109ca <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801093a:	2300      	movs	r3, #0
 801093c:	613b      	str	r3, [r7, #16]
 801093e:	4b25      	ldr	r3, [pc, #148]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 8010940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010942:	4a24      	ldr	r2, [pc, #144]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 8010944:	f043 0301 	orr.w	r3, r3, #1
 8010948:	6313      	str	r3, [r2, #48]	; 0x30
 801094a:	4b22      	ldr	r3, [pc, #136]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 801094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801094e:	f003 0301 	and.w	r3, r3, #1
 8010952:	613b      	str	r3, [r7, #16]
 8010954:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010956:	f44f 7300 	mov.w	r3, #512	; 0x200
 801095a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801095c:	2300      	movs	r3, #0
 801095e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010960:	2300      	movs	r3, #0
 8010962:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010964:	f107 0314 	add.w	r3, r7, #20
 8010968:	4619      	mov	r1, r3
 801096a:	481b      	ldr	r0, [pc, #108]	; (80109d8 <HAL_PCD_MspInit+0xc0>)
 801096c:	f7f5 f97c 	bl	8005c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010970:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010976:	2302      	movs	r3, #2
 8010978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801097a:	2300      	movs	r3, #0
 801097c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801097e:	2303      	movs	r3, #3
 8010980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010982:	230a      	movs	r3, #10
 8010984:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010986:	f107 0314 	add.w	r3, r7, #20
 801098a:	4619      	mov	r1, r3
 801098c:	4812      	ldr	r0, [pc, #72]	; (80109d8 <HAL_PCD_MspInit+0xc0>)
 801098e:	f7f5 f96b 	bl	8005c68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010992:	4b10      	ldr	r3, [pc, #64]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 8010994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010996:	4a0f      	ldr	r2, [pc, #60]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 8010998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801099c:	6353      	str	r3, [r2, #52]	; 0x34
 801099e:	2300      	movs	r3, #0
 80109a0:	60fb      	str	r3, [r7, #12]
 80109a2:	4b0c      	ldr	r3, [pc, #48]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 80109a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80109a6:	4a0b      	ldr	r2, [pc, #44]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 80109a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80109ac:	6453      	str	r3, [r2, #68]	; 0x44
 80109ae:	4b09      	ldr	r3, [pc, #36]	; (80109d4 <HAL_PCD_MspInit+0xbc>)
 80109b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80109b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80109b6:	60fb      	str	r3, [r7, #12]
 80109b8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80109ba:	2200      	movs	r2, #0
 80109bc:	2100      	movs	r1, #0
 80109be:	2043      	movs	r0, #67	; 0x43
 80109c0:	f7f4 f92f 	bl	8004c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80109c4:	2043      	movs	r0, #67	; 0x43
 80109c6:	f7f4 f948 	bl	8004c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80109ca:	bf00      	nop
 80109cc:	3728      	adds	r7, #40	; 0x28
 80109ce:	46bd      	mov	sp, r7
 80109d0:	bd80      	pop	{r7, pc}
 80109d2:	bf00      	nop
 80109d4:	40023800 	.word	0x40023800
 80109d8:	40020000 	.word	0x40020000

080109dc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80109dc:	b580      	push	{r7, lr}
 80109de:	b082      	sub	sp, #8
 80109e0:	af00      	add	r7, sp, #0
 80109e2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80109f0:	4619      	mov	r1, r3
 80109f2:	4610      	mov	r0, r2
 80109f4:	f7fe fc96 	bl	800f324 <USBD_LL_SetupStage>
}
 80109f8:	bf00      	nop
 80109fa:	3708      	adds	r7, #8
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}

08010a00 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	b082      	sub	sp, #8
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
 8010a08:	460b      	mov	r3, r1
 8010a0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010a12:	78fa      	ldrb	r2, [r7, #3]
 8010a14:	6879      	ldr	r1, [r7, #4]
 8010a16:	4613      	mov	r3, r2
 8010a18:	00db      	lsls	r3, r3, #3
 8010a1a:	1a9b      	subs	r3, r3, r2
 8010a1c:	009b      	lsls	r3, r3, #2
 8010a1e:	440b      	add	r3, r1
 8010a20:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010a24:	681a      	ldr	r2, [r3, #0]
 8010a26:	78fb      	ldrb	r3, [r7, #3]
 8010a28:	4619      	mov	r1, r3
 8010a2a:	f7fe fcce 	bl	800f3ca <USBD_LL_DataOutStage>
}
 8010a2e:	bf00      	nop
 8010a30:	3708      	adds	r7, #8
 8010a32:	46bd      	mov	sp, r7
 8010a34:	bd80      	pop	{r7, pc}

08010a36 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a36:	b580      	push	{r7, lr}
 8010a38:	b082      	sub	sp, #8
 8010a3a:	af00      	add	r7, sp, #0
 8010a3c:	6078      	str	r0, [r7, #4]
 8010a3e:	460b      	mov	r3, r1
 8010a40:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010a48:	78fa      	ldrb	r2, [r7, #3]
 8010a4a:	6879      	ldr	r1, [r7, #4]
 8010a4c:	4613      	mov	r3, r2
 8010a4e:	00db      	lsls	r3, r3, #3
 8010a50:	1a9b      	subs	r3, r3, r2
 8010a52:	009b      	lsls	r3, r3, #2
 8010a54:	440b      	add	r3, r1
 8010a56:	3348      	adds	r3, #72	; 0x48
 8010a58:	681a      	ldr	r2, [r3, #0]
 8010a5a:	78fb      	ldrb	r3, [r7, #3]
 8010a5c:	4619      	mov	r1, r3
 8010a5e:	f7fe fd17 	bl	800f490 <USBD_LL_DataInStage>
}
 8010a62:	bf00      	nop
 8010a64:	3708      	adds	r7, #8
 8010a66:	46bd      	mov	sp, r7
 8010a68:	bd80      	pop	{r7, pc}

08010a6a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a6a:	b580      	push	{r7, lr}
 8010a6c:	b082      	sub	sp, #8
 8010a6e:	af00      	add	r7, sp, #0
 8010a70:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010a78:	4618      	mov	r0, r3
 8010a7a:	f7fe fe1b 	bl	800f6b4 <USBD_LL_SOF>
}
 8010a7e:	bf00      	nop
 8010a80:	3708      	adds	r7, #8
 8010a82:	46bd      	mov	sp, r7
 8010a84:	bd80      	pop	{r7, pc}

08010a86 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a86:	b580      	push	{r7, lr}
 8010a88:	b084      	sub	sp, #16
 8010a8a:	af00      	add	r7, sp, #0
 8010a8c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010a8e:	2301      	movs	r3, #1
 8010a90:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	68db      	ldr	r3, [r3, #12]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d102      	bne.n	8010aa0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	73fb      	strb	r3, [r7, #15]
 8010a9e:	e008      	b.n	8010ab2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	68db      	ldr	r3, [r3, #12]
 8010aa4:	2b02      	cmp	r3, #2
 8010aa6:	d102      	bne.n	8010aae <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010aa8:	2301      	movs	r3, #1
 8010aaa:	73fb      	strb	r3, [r7, #15]
 8010aac:	e001      	b.n	8010ab2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010aae:	f7f2 fa9d 	bl	8002fec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010ab8:	7bfa      	ldrb	r2, [r7, #15]
 8010aba:	4611      	mov	r1, r2
 8010abc:	4618      	mov	r0, r3
 8010abe:	f7fe fdbe 	bl	800f63e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010ac8:	4618      	mov	r0, r3
 8010aca:	f7fe fd77 	bl	800f5bc <USBD_LL_Reset>
}
 8010ace:	bf00      	nop
 8010ad0:	3710      	adds	r7, #16
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	bd80      	pop	{r7, pc}
	...

08010ad8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b082      	sub	sp, #8
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	f7fe fdb9 	bl	800f65e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	687a      	ldr	r2, [r7, #4]
 8010af8:	6812      	ldr	r2, [r2, #0]
 8010afa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010afe:	f043 0301 	orr.w	r3, r3, #1
 8010b02:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	6a1b      	ldr	r3, [r3, #32]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d005      	beq.n	8010b18 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010b0c:	4b04      	ldr	r3, [pc, #16]	; (8010b20 <HAL_PCD_SuspendCallback+0x48>)
 8010b0e:	691b      	ldr	r3, [r3, #16]
 8010b10:	4a03      	ldr	r2, [pc, #12]	; (8010b20 <HAL_PCD_SuspendCallback+0x48>)
 8010b12:	f043 0306 	orr.w	r3, r3, #6
 8010b16:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010b18:	bf00      	nop
 8010b1a:	3708      	adds	r7, #8
 8010b1c:	46bd      	mov	sp, r7
 8010b1e:	bd80      	pop	{r7, pc}
 8010b20:	e000ed00 	.word	0xe000ed00

08010b24 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b082      	sub	sp, #8
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010b32:	4618      	mov	r0, r3
 8010b34:	f7fe fda8 	bl	800f688 <USBD_LL_Resume>
}
 8010b38:	bf00      	nop
 8010b3a:	3708      	adds	r7, #8
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	bd80      	pop	{r7, pc}

08010b40 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b082      	sub	sp, #8
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	6078      	str	r0, [r7, #4]
 8010b48:	460b      	mov	r3, r1
 8010b4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010b52:	78fa      	ldrb	r2, [r7, #3]
 8010b54:	4611      	mov	r1, r2
 8010b56:	4618      	mov	r0, r3
 8010b58:	f7fe fdd3 	bl	800f702 <USBD_LL_IsoOUTIncomplete>
}
 8010b5c:	bf00      	nop
 8010b5e:	3708      	adds	r7, #8
 8010b60:	46bd      	mov	sp, r7
 8010b62:	bd80      	pop	{r7, pc}

08010b64 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b082      	sub	sp, #8
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
 8010b6c:	460b      	mov	r3, r1
 8010b6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010b76:	78fa      	ldrb	r2, [r7, #3]
 8010b78:	4611      	mov	r1, r2
 8010b7a:	4618      	mov	r0, r3
 8010b7c:	f7fe fdb4 	bl	800f6e8 <USBD_LL_IsoINIncomplete>
}
 8010b80:	bf00      	nop
 8010b82:	3708      	adds	r7, #8
 8010b84:	46bd      	mov	sp, r7
 8010b86:	bd80      	pop	{r7, pc}

08010b88 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b082      	sub	sp, #8
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010b96:	4618      	mov	r0, r3
 8010b98:	f7fe fdc0 	bl	800f71c <USBD_LL_DevConnected>
}
 8010b9c:	bf00      	nop
 8010b9e:	3708      	adds	r7, #8
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	bd80      	pop	{r7, pc}

08010ba4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	b082      	sub	sp, #8
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010bb2:	4618      	mov	r0, r3
 8010bb4:	f7fe fdbd 	bl	800f732 <USBD_LL_DevDisconnected>
}
 8010bb8:	bf00      	nop
 8010bba:	3708      	adds	r7, #8
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}

08010bc0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b082      	sub	sp, #8
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	781b      	ldrb	r3, [r3, #0]
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d13c      	bne.n	8010c4a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010bd0:	4a20      	ldr	r2, [pc, #128]	; (8010c54 <USBD_LL_Init+0x94>)
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	4a1e      	ldr	r2, [pc, #120]	; (8010c54 <USBD_LL_Init+0x94>)
 8010bdc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010be0:	4b1c      	ldr	r3, [pc, #112]	; (8010c54 <USBD_LL_Init+0x94>)
 8010be2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8010be6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8010be8:	4b1a      	ldr	r3, [pc, #104]	; (8010c54 <USBD_LL_Init+0x94>)
 8010bea:	2204      	movs	r2, #4
 8010bec:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010bee:	4b19      	ldr	r3, [pc, #100]	; (8010c54 <USBD_LL_Init+0x94>)
 8010bf0:	2202      	movs	r2, #2
 8010bf2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010bf4:	4b17      	ldr	r3, [pc, #92]	; (8010c54 <USBD_LL_Init+0x94>)
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010bfa:	4b16      	ldr	r3, [pc, #88]	; (8010c54 <USBD_LL_Init+0x94>)
 8010bfc:	2202      	movs	r2, #2
 8010bfe:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010c00:	4b14      	ldr	r3, [pc, #80]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c02:	2200      	movs	r2, #0
 8010c04:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010c06:	4b13      	ldr	r3, [pc, #76]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c08:	2200      	movs	r2, #0
 8010c0a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010c0c:	4b11      	ldr	r3, [pc, #68]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c0e:	2200      	movs	r2, #0
 8010c10:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8010c12:	4b10      	ldr	r3, [pc, #64]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c14:	2201      	movs	r2, #1
 8010c16:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010c18:	4b0e      	ldr	r3, [pc, #56]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c1a:	2200      	movs	r2, #0
 8010c1c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010c1e:	480d      	ldr	r0, [pc, #52]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c20:	f7f7 fc28 	bl	8008474 <HAL_PCD_Init>
 8010c24:	4603      	mov	r3, r0
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d001      	beq.n	8010c2e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8010c2a:	f7f2 f9df 	bl	8002fec <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010c2e:	2180      	movs	r1, #128	; 0x80
 8010c30:	4808      	ldr	r0, [pc, #32]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c32:	f7f8 fd86 	bl	8009742 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010c36:	2240      	movs	r2, #64	; 0x40
 8010c38:	2100      	movs	r1, #0
 8010c3a:	4806      	ldr	r0, [pc, #24]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c3c:	f7f8 fd3a 	bl	80096b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010c40:	2280      	movs	r2, #128	; 0x80
 8010c42:	2101      	movs	r1, #1
 8010c44:	4803      	ldr	r0, [pc, #12]	; (8010c54 <USBD_LL_Init+0x94>)
 8010c46:	f7f8 fd35 	bl	80096b4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8010c4a:	2300      	movs	r3, #0
}
 8010c4c:	4618      	mov	r0, r3
 8010c4e:	3708      	adds	r7, #8
 8010c50:	46bd      	mov	sp, r7
 8010c52:	bd80      	pop	{r7, pc}
 8010c54:	20001fe0 	.word	0x20001fe0

08010c58 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b084      	sub	sp, #16
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c60:	2300      	movs	r3, #0
 8010c62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c64:	2300      	movs	r3, #0
 8010c66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010c6e:	4618      	mov	r0, r3
 8010c70:	f7f7 fd1d 	bl	80086ae <HAL_PCD_Start>
 8010c74:	4603      	mov	r3, r0
 8010c76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c78:	7bfb      	ldrb	r3, [r7, #15]
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	f000 f92a 	bl	8010ed4 <USBD_Get_USB_Status>
 8010c80:	4603      	mov	r3, r0
 8010c82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c84:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c86:	4618      	mov	r0, r3
 8010c88:	3710      	adds	r7, #16
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	bd80      	pop	{r7, pc}

08010c8e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010c8e:	b580      	push	{r7, lr}
 8010c90:	b084      	sub	sp, #16
 8010c92:	af00      	add	r7, sp, #0
 8010c94:	6078      	str	r0, [r7, #4]
 8010c96:	4608      	mov	r0, r1
 8010c98:	4611      	mov	r1, r2
 8010c9a:	461a      	mov	r2, r3
 8010c9c:	4603      	mov	r3, r0
 8010c9e:	70fb      	strb	r3, [r7, #3]
 8010ca0:	460b      	mov	r3, r1
 8010ca2:	70bb      	strb	r3, [r7, #2]
 8010ca4:	4613      	mov	r3, r2
 8010ca6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ca8:	2300      	movs	r3, #0
 8010caa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010cac:	2300      	movs	r3, #0
 8010cae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8010cb6:	78bb      	ldrb	r3, [r7, #2]
 8010cb8:	883a      	ldrh	r2, [r7, #0]
 8010cba:	78f9      	ldrb	r1, [r7, #3]
 8010cbc:	f7f8 f901 	bl	8008ec2 <HAL_PCD_EP_Open>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cc4:	7bfb      	ldrb	r3, [r7, #15]
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f000 f904 	bl	8010ed4 <USBD_Get_USB_Status>
 8010ccc:	4603      	mov	r3, r0
 8010cce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010cd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	3710      	adds	r7, #16
 8010cd6:	46bd      	mov	sp, r7
 8010cd8:	bd80      	pop	{r7, pc}

08010cda <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010cda:	b580      	push	{r7, lr}
 8010cdc:	b084      	sub	sp, #16
 8010cde:	af00      	add	r7, sp, #0
 8010ce0:	6078      	str	r0, [r7, #4]
 8010ce2:	460b      	mov	r3, r1
 8010ce4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ce6:	2300      	movs	r3, #0
 8010ce8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010cea:	2300      	movs	r3, #0
 8010cec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010cf4:	78fa      	ldrb	r2, [r7, #3]
 8010cf6:	4611      	mov	r1, r2
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	f7f8 f94a 	bl	8008f92 <HAL_PCD_EP_Close>
 8010cfe:	4603      	mov	r3, r0
 8010d00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d02:	7bfb      	ldrb	r3, [r7, #15]
 8010d04:	4618      	mov	r0, r3
 8010d06:	f000 f8e5 	bl	8010ed4 <USBD_Get_USB_Status>
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d10:	4618      	mov	r0, r3
 8010d12:	3710      	adds	r7, #16
 8010d14:	46bd      	mov	sp, r7
 8010d16:	bd80      	pop	{r7, pc}

08010d18 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d18:	b580      	push	{r7, lr}
 8010d1a:	b084      	sub	sp, #16
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
 8010d20:	460b      	mov	r3, r1
 8010d22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d24:	2300      	movs	r3, #0
 8010d26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d28:	2300      	movs	r3, #0
 8010d2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010d32:	78fa      	ldrb	r2, [r7, #3]
 8010d34:	4611      	mov	r1, r2
 8010d36:	4618      	mov	r0, r3
 8010d38:	f7f8 fa22 	bl	8009180 <HAL_PCD_EP_SetStall>
 8010d3c:	4603      	mov	r3, r0
 8010d3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d40:	7bfb      	ldrb	r3, [r7, #15]
 8010d42:	4618      	mov	r0, r3
 8010d44:	f000 f8c6 	bl	8010ed4 <USBD_Get_USB_Status>
 8010d48:	4603      	mov	r3, r0
 8010d4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	3710      	adds	r7, #16
 8010d52:	46bd      	mov	sp, r7
 8010d54:	bd80      	pop	{r7, pc}

08010d56 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d56:	b580      	push	{r7, lr}
 8010d58:	b084      	sub	sp, #16
 8010d5a:	af00      	add	r7, sp, #0
 8010d5c:	6078      	str	r0, [r7, #4]
 8010d5e:	460b      	mov	r3, r1
 8010d60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d62:	2300      	movs	r3, #0
 8010d64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d66:	2300      	movs	r3, #0
 8010d68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010d70:	78fa      	ldrb	r2, [r7, #3]
 8010d72:	4611      	mov	r1, r2
 8010d74:	4618      	mov	r0, r3
 8010d76:	f7f8 fa67 	bl	8009248 <HAL_PCD_EP_ClrStall>
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d7e:	7bfb      	ldrb	r3, [r7, #15]
 8010d80:	4618      	mov	r0, r3
 8010d82:	f000 f8a7 	bl	8010ed4 <USBD_Get_USB_Status>
 8010d86:	4603      	mov	r3, r0
 8010d88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	3710      	adds	r7, #16
 8010d90:	46bd      	mov	sp, r7
 8010d92:	bd80      	pop	{r7, pc}

08010d94 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d94:	b480      	push	{r7}
 8010d96:	b085      	sub	sp, #20
 8010d98:	af00      	add	r7, sp, #0
 8010d9a:	6078      	str	r0, [r7, #4]
 8010d9c:	460b      	mov	r3, r1
 8010d9e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010da6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010da8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	da0b      	bge.n	8010dc8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010db0:	78fb      	ldrb	r3, [r7, #3]
 8010db2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010db6:	68f9      	ldr	r1, [r7, #12]
 8010db8:	4613      	mov	r3, r2
 8010dba:	00db      	lsls	r3, r3, #3
 8010dbc:	1a9b      	subs	r3, r3, r2
 8010dbe:	009b      	lsls	r3, r3, #2
 8010dc0:	440b      	add	r3, r1
 8010dc2:	333e      	adds	r3, #62	; 0x3e
 8010dc4:	781b      	ldrb	r3, [r3, #0]
 8010dc6:	e00b      	b.n	8010de0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010dc8:	78fb      	ldrb	r3, [r7, #3]
 8010dca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010dce:	68f9      	ldr	r1, [r7, #12]
 8010dd0:	4613      	mov	r3, r2
 8010dd2:	00db      	lsls	r3, r3, #3
 8010dd4:	1a9b      	subs	r3, r3, r2
 8010dd6:	009b      	lsls	r3, r3, #2
 8010dd8:	440b      	add	r3, r1
 8010dda:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010dde:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010de0:	4618      	mov	r0, r3
 8010de2:	3714      	adds	r7, #20
 8010de4:	46bd      	mov	sp, r7
 8010de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dea:	4770      	bx	lr

08010dec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b084      	sub	sp, #16
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	6078      	str	r0, [r7, #4]
 8010df4:	460b      	mov	r3, r1
 8010df6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010df8:	2300      	movs	r3, #0
 8010dfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010e06:	78fa      	ldrb	r2, [r7, #3]
 8010e08:	4611      	mov	r1, r2
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	f7f8 f834 	bl	8008e78 <HAL_PCD_SetAddress>
 8010e10:	4603      	mov	r3, r0
 8010e12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e14:	7bfb      	ldrb	r3, [r7, #15]
 8010e16:	4618      	mov	r0, r3
 8010e18:	f000 f85c 	bl	8010ed4 <USBD_Get_USB_Status>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e20:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	3710      	adds	r7, #16
 8010e26:	46bd      	mov	sp, r7
 8010e28:	bd80      	pop	{r7, pc}

08010e2a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010e2a:	b580      	push	{r7, lr}
 8010e2c:	b086      	sub	sp, #24
 8010e2e:	af00      	add	r7, sp, #0
 8010e30:	60f8      	str	r0, [r7, #12]
 8010e32:	607a      	str	r2, [r7, #4]
 8010e34:	603b      	str	r3, [r7, #0]
 8010e36:	460b      	mov	r3, r1
 8010e38:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e3e:	2300      	movs	r3, #0
 8010e40:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8010e48:	7af9      	ldrb	r1, [r7, #11]
 8010e4a:	683b      	ldr	r3, [r7, #0]
 8010e4c:	687a      	ldr	r2, [r7, #4]
 8010e4e:	f7f8 f94d 	bl	80090ec <HAL_PCD_EP_Transmit>
 8010e52:	4603      	mov	r3, r0
 8010e54:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e56:	7dfb      	ldrb	r3, [r7, #23]
 8010e58:	4618      	mov	r0, r3
 8010e5a:	f000 f83b 	bl	8010ed4 <USBD_Get_USB_Status>
 8010e5e:	4603      	mov	r3, r0
 8010e60:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e62:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e64:	4618      	mov	r0, r3
 8010e66:	3718      	adds	r7, #24
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	bd80      	pop	{r7, pc}

08010e6c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b086      	sub	sp, #24
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	60f8      	str	r0, [r7, #12]
 8010e74:	607a      	str	r2, [r7, #4]
 8010e76:	603b      	str	r3, [r7, #0]
 8010e78:	460b      	mov	r3, r1
 8010e7a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e80:	2300      	movs	r3, #0
 8010e82:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8010e8a:	7af9      	ldrb	r1, [r7, #11]
 8010e8c:	683b      	ldr	r3, [r7, #0]
 8010e8e:	687a      	ldr	r2, [r7, #4]
 8010e90:	f7f8 f8c9 	bl	8009026 <HAL_PCD_EP_Receive>
 8010e94:	4603      	mov	r3, r0
 8010e96:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e98:	7dfb      	ldrb	r3, [r7, #23]
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	f000 f81a 	bl	8010ed4 <USBD_Get_USB_Status>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010ea4:	7dbb      	ldrb	r3, [r7, #22]
}
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	3718      	adds	r7, #24
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	bd80      	pop	{r7, pc}

08010eae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010eae:	b580      	push	{r7, lr}
 8010eb0:	b082      	sub	sp, #8
 8010eb2:	af00      	add	r7, sp, #0
 8010eb4:	6078      	str	r0, [r7, #4]
 8010eb6:	460b      	mov	r3, r1
 8010eb8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010ec0:	78fa      	ldrb	r2, [r7, #3]
 8010ec2:	4611      	mov	r1, r2
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	f7f8 f8f9 	bl	80090bc <HAL_PCD_EP_GetRxCount>
 8010eca:	4603      	mov	r3, r0
}
 8010ecc:	4618      	mov	r0, r3
 8010ece:	3708      	adds	r7, #8
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	bd80      	pop	{r7, pc}

08010ed4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010ed4:	b480      	push	{r7}
 8010ed6:	b085      	sub	sp, #20
 8010ed8:	af00      	add	r7, sp, #0
 8010eda:	4603      	mov	r3, r0
 8010edc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ede:	2300      	movs	r3, #0
 8010ee0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010ee2:	79fb      	ldrb	r3, [r7, #7]
 8010ee4:	2b03      	cmp	r3, #3
 8010ee6:	d817      	bhi.n	8010f18 <USBD_Get_USB_Status+0x44>
 8010ee8:	a201      	add	r2, pc, #4	; (adr r2, 8010ef0 <USBD_Get_USB_Status+0x1c>)
 8010eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eee:	bf00      	nop
 8010ef0:	08010f01 	.word	0x08010f01
 8010ef4:	08010f07 	.word	0x08010f07
 8010ef8:	08010f0d 	.word	0x08010f0d
 8010efc:	08010f13 	.word	0x08010f13
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010f00:	2300      	movs	r3, #0
 8010f02:	73fb      	strb	r3, [r7, #15]
    break;
 8010f04:	e00b      	b.n	8010f1e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010f06:	2303      	movs	r3, #3
 8010f08:	73fb      	strb	r3, [r7, #15]
    break;
 8010f0a:	e008      	b.n	8010f1e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010f0c:	2301      	movs	r3, #1
 8010f0e:	73fb      	strb	r3, [r7, #15]
    break;
 8010f10:	e005      	b.n	8010f1e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010f12:	2303      	movs	r3, #3
 8010f14:	73fb      	strb	r3, [r7, #15]
    break;
 8010f16:	e002      	b.n	8010f1e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010f18:	2303      	movs	r3, #3
 8010f1a:	73fb      	strb	r3, [r7, #15]
    break;
 8010f1c:	bf00      	nop
  }
  return usb_status;
 8010f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f20:	4618      	mov	r0, r3
 8010f22:	3714      	adds	r7, #20
 8010f24:	46bd      	mov	sp, r7
 8010f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2a:	4770      	bx	lr

08010f2c <__assert_func>:
 8010f2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010f2e:	461c      	mov	r4, r3
 8010f30:	4b09      	ldr	r3, [pc, #36]	; (8010f58 <__assert_func+0x2c>)
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	4605      	mov	r5, r0
 8010f36:	68d8      	ldr	r0, [r3, #12]
 8010f38:	b152      	cbz	r2, 8010f50 <__assert_func+0x24>
 8010f3a:	4b08      	ldr	r3, [pc, #32]	; (8010f5c <__assert_func+0x30>)
 8010f3c:	9100      	str	r1, [sp, #0]
 8010f3e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8010f42:	4907      	ldr	r1, [pc, #28]	; (8010f60 <__assert_func+0x34>)
 8010f44:	462b      	mov	r3, r5
 8010f46:	4622      	mov	r2, r4
 8010f48:	f000 f814 	bl	8010f74 <fiprintf>
 8010f4c:	f000 fcc0 	bl	80118d0 <abort>
 8010f50:	4b04      	ldr	r3, [pc, #16]	; (8010f64 <__assert_func+0x38>)
 8010f52:	461a      	mov	r2, r3
 8010f54:	e7f2      	b.n	8010f3c <__assert_func+0x10>
 8010f56:	bf00      	nop
 8010f58:	200001e8 	.word	0x200001e8
 8010f5c:	08012bc0 	.word	0x08012bc0
 8010f60:	08012bcd 	.word	0x08012bcd
 8010f64:	08012bfb 	.word	0x08012bfb

08010f68 <__errno>:
 8010f68:	4b01      	ldr	r3, [pc, #4]	; (8010f70 <__errno+0x8>)
 8010f6a:	6818      	ldr	r0, [r3, #0]
 8010f6c:	4770      	bx	lr
 8010f6e:	bf00      	nop
 8010f70:	200001e8 	.word	0x200001e8

08010f74 <fiprintf>:
 8010f74:	b40e      	push	{r1, r2, r3}
 8010f76:	b503      	push	{r0, r1, lr}
 8010f78:	4601      	mov	r1, r0
 8010f7a:	ab03      	add	r3, sp, #12
 8010f7c:	4805      	ldr	r0, [pc, #20]	; (8010f94 <fiprintf+0x20>)
 8010f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f82:	6800      	ldr	r0, [r0, #0]
 8010f84:	9301      	str	r3, [sp, #4]
 8010f86:	f000 f915 	bl	80111b4 <_vfiprintf_r>
 8010f8a:	b002      	add	sp, #8
 8010f8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010f90:	b003      	add	sp, #12
 8010f92:	4770      	bx	lr
 8010f94:	200001e8 	.word	0x200001e8

08010f98 <__libc_init_array>:
 8010f98:	b570      	push	{r4, r5, r6, lr}
 8010f9a:	4e0d      	ldr	r6, [pc, #52]	; (8010fd0 <__libc_init_array+0x38>)
 8010f9c:	4c0d      	ldr	r4, [pc, #52]	; (8010fd4 <__libc_init_array+0x3c>)
 8010f9e:	1ba4      	subs	r4, r4, r6
 8010fa0:	10a4      	asrs	r4, r4, #2
 8010fa2:	2500      	movs	r5, #0
 8010fa4:	42a5      	cmp	r5, r4
 8010fa6:	d109      	bne.n	8010fbc <__libc_init_array+0x24>
 8010fa8:	4e0b      	ldr	r6, [pc, #44]	; (8010fd8 <__libc_init_array+0x40>)
 8010faa:	4c0c      	ldr	r4, [pc, #48]	; (8010fdc <__libc_init_array+0x44>)
 8010fac:	f001 f956 	bl	801225c <_init>
 8010fb0:	1ba4      	subs	r4, r4, r6
 8010fb2:	10a4      	asrs	r4, r4, #2
 8010fb4:	2500      	movs	r5, #0
 8010fb6:	42a5      	cmp	r5, r4
 8010fb8:	d105      	bne.n	8010fc6 <__libc_init_array+0x2e>
 8010fba:	bd70      	pop	{r4, r5, r6, pc}
 8010fbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010fc0:	4798      	blx	r3
 8010fc2:	3501      	adds	r5, #1
 8010fc4:	e7ee      	b.n	8010fa4 <__libc_init_array+0xc>
 8010fc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010fca:	4798      	blx	r3
 8010fcc:	3501      	adds	r5, #1
 8010fce:	e7f2      	b.n	8010fb6 <__libc_init_array+0x1e>
 8010fd0:	08012c9c 	.word	0x08012c9c
 8010fd4:	08012c9c 	.word	0x08012c9c
 8010fd8:	08012c9c 	.word	0x08012c9c
 8010fdc:	08012ca0 	.word	0x08012ca0

08010fe0 <malloc>:
 8010fe0:	4b02      	ldr	r3, [pc, #8]	; (8010fec <malloc+0xc>)
 8010fe2:	4601      	mov	r1, r0
 8010fe4:	6818      	ldr	r0, [r3, #0]
 8010fe6:	f000 b861 	b.w	80110ac <_malloc_r>
 8010fea:	bf00      	nop
 8010fec:	200001e8 	.word	0x200001e8

08010ff0 <free>:
 8010ff0:	4b02      	ldr	r3, [pc, #8]	; (8010ffc <free+0xc>)
 8010ff2:	4601      	mov	r1, r0
 8010ff4:	6818      	ldr	r0, [r3, #0]
 8010ff6:	f000 b80b 	b.w	8011010 <_free_r>
 8010ffa:	bf00      	nop
 8010ffc:	200001e8 	.word	0x200001e8

08011000 <memset>:
 8011000:	4402      	add	r2, r0
 8011002:	4603      	mov	r3, r0
 8011004:	4293      	cmp	r3, r2
 8011006:	d100      	bne.n	801100a <memset+0xa>
 8011008:	4770      	bx	lr
 801100a:	f803 1b01 	strb.w	r1, [r3], #1
 801100e:	e7f9      	b.n	8011004 <memset+0x4>

08011010 <_free_r>:
 8011010:	b538      	push	{r3, r4, r5, lr}
 8011012:	4605      	mov	r5, r0
 8011014:	2900      	cmp	r1, #0
 8011016:	d045      	beq.n	80110a4 <_free_r+0x94>
 8011018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801101c:	1f0c      	subs	r4, r1, #4
 801101e:	2b00      	cmp	r3, #0
 8011020:	bfb8      	it	lt
 8011022:	18e4      	addlt	r4, r4, r3
 8011024:	f000 fe5e 	bl	8011ce4 <__malloc_lock>
 8011028:	4a1f      	ldr	r2, [pc, #124]	; (80110a8 <_free_r+0x98>)
 801102a:	6813      	ldr	r3, [r2, #0]
 801102c:	4610      	mov	r0, r2
 801102e:	b933      	cbnz	r3, 801103e <_free_r+0x2e>
 8011030:	6063      	str	r3, [r4, #4]
 8011032:	6014      	str	r4, [r2, #0]
 8011034:	4628      	mov	r0, r5
 8011036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801103a:	f000 be54 	b.w	8011ce6 <__malloc_unlock>
 801103e:	42a3      	cmp	r3, r4
 8011040:	d90c      	bls.n	801105c <_free_r+0x4c>
 8011042:	6821      	ldr	r1, [r4, #0]
 8011044:	1862      	adds	r2, r4, r1
 8011046:	4293      	cmp	r3, r2
 8011048:	bf04      	itt	eq
 801104a:	681a      	ldreq	r2, [r3, #0]
 801104c:	685b      	ldreq	r3, [r3, #4]
 801104e:	6063      	str	r3, [r4, #4]
 8011050:	bf04      	itt	eq
 8011052:	1852      	addeq	r2, r2, r1
 8011054:	6022      	streq	r2, [r4, #0]
 8011056:	6004      	str	r4, [r0, #0]
 8011058:	e7ec      	b.n	8011034 <_free_r+0x24>
 801105a:	4613      	mov	r3, r2
 801105c:	685a      	ldr	r2, [r3, #4]
 801105e:	b10a      	cbz	r2, 8011064 <_free_r+0x54>
 8011060:	42a2      	cmp	r2, r4
 8011062:	d9fa      	bls.n	801105a <_free_r+0x4a>
 8011064:	6819      	ldr	r1, [r3, #0]
 8011066:	1858      	adds	r0, r3, r1
 8011068:	42a0      	cmp	r0, r4
 801106a:	d10b      	bne.n	8011084 <_free_r+0x74>
 801106c:	6820      	ldr	r0, [r4, #0]
 801106e:	4401      	add	r1, r0
 8011070:	1858      	adds	r0, r3, r1
 8011072:	4282      	cmp	r2, r0
 8011074:	6019      	str	r1, [r3, #0]
 8011076:	d1dd      	bne.n	8011034 <_free_r+0x24>
 8011078:	6810      	ldr	r0, [r2, #0]
 801107a:	6852      	ldr	r2, [r2, #4]
 801107c:	605a      	str	r2, [r3, #4]
 801107e:	4401      	add	r1, r0
 8011080:	6019      	str	r1, [r3, #0]
 8011082:	e7d7      	b.n	8011034 <_free_r+0x24>
 8011084:	d902      	bls.n	801108c <_free_r+0x7c>
 8011086:	230c      	movs	r3, #12
 8011088:	602b      	str	r3, [r5, #0]
 801108a:	e7d3      	b.n	8011034 <_free_r+0x24>
 801108c:	6820      	ldr	r0, [r4, #0]
 801108e:	1821      	adds	r1, r4, r0
 8011090:	428a      	cmp	r2, r1
 8011092:	bf04      	itt	eq
 8011094:	6811      	ldreq	r1, [r2, #0]
 8011096:	6852      	ldreq	r2, [r2, #4]
 8011098:	6062      	str	r2, [r4, #4]
 801109a:	bf04      	itt	eq
 801109c:	1809      	addeq	r1, r1, r0
 801109e:	6021      	streq	r1, [r4, #0]
 80110a0:	605c      	str	r4, [r3, #4]
 80110a2:	e7c7      	b.n	8011034 <_free_r+0x24>
 80110a4:	bd38      	pop	{r3, r4, r5, pc}
 80110a6:	bf00      	nop
 80110a8:	20000694 	.word	0x20000694

080110ac <_malloc_r>:
 80110ac:	b570      	push	{r4, r5, r6, lr}
 80110ae:	1ccd      	adds	r5, r1, #3
 80110b0:	f025 0503 	bic.w	r5, r5, #3
 80110b4:	3508      	adds	r5, #8
 80110b6:	2d0c      	cmp	r5, #12
 80110b8:	bf38      	it	cc
 80110ba:	250c      	movcc	r5, #12
 80110bc:	2d00      	cmp	r5, #0
 80110be:	4606      	mov	r6, r0
 80110c0:	db01      	blt.n	80110c6 <_malloc_r+0x1a>
 80110c2:	42a9      	cmp	r1, r5
 80110c4:	d903      	bls.n	80110ce <_malloc_r+0x22>
 80110c6:	230c      	movs	r3, #12
 80110c8:	6033      	str	r3, [r6, #0]
 80110ca:	2000      	movs	r0, #0
 80110cc:	bd70      	pop	{r4, r5, r6, pc}
 80110ce:	f000 fe09 	bl	8011ce4 <__malloc_lock>
 80110d2:	4a21      	ldr	r2, [pc, #132]	; (8011158 <_malloc_r+0xac>)
 80110d4:	6814      	ldr	r4, [r2, #0]
 80110d6:	4621      	mov	r1, r4
 80110d8:	b991      	cbnz	r1, 8011100 <_malloc_r+0x54>
 80110da:	4c20      	ldr	r4, [pc, #128]	; (801115c <_malloc_r+0xb0>)
 80110dc:	6823      	ldr	r3, [r4, #0]
 80110de:	b91b      	cbnz	r3, 80110e8 <_malloc_r+0x3c>
 80110e0:	4630      	mov	r0, r6
 80110e2:	f000 fb05 	bl	80116f0 <_sbrk_r>
 80110e6:	6020      	str	r0, [r4, #0]
 80110e8:	4629      	mov	r1, r5
 80110ea:	4630      	mov	r0, r6
 80110ec:	f000 fb00 	bl	80116f0 <_sbrk_r>
 80110f0:	1c43      	adds	r3, r0, #1
 80110f2:	d124      	bne.n	801113e <_malloc_r+0x92>
 80110f4:	230c      	movs	r3, #12
 80110f6:	6033      	str	r3, [r6, #0]
 80110f8:	4630      	mov	r0, r6
 80110fa:	f000 fdf4 	bl	8011ce6 <__malloc_unlock>
 80110fe:	e7e4      	b.n	80110ca <_malloc_r+0x1e>
 8011100:	680b      	ldr	r3, [r1, #0]
 8011102:	1b5b      	subs	r3, r3, r5
 8011104:	d418      	bmi.n	8011138 <_malloc_r+0x8c>
 8011106:	2b0b      	cmp	r3, #11
 8011108:	d90f      	bls.n	801112a <_malloc_r+0x7e>
 801110a:	600b      	str	r3, [r1, #0]
 801110c:	50cd      	str	r5, [r1, r3]
 801110e:	18cc      	adds	r4, r1, r3
 8011110:	4630      	mov	r0, r6
 8011112:	f000 fde8 	bl	8011ce6 <__malloc_unlock>
 8011116:	f104 000b 	add.w	r0, r4, #11
 801111a:	1d23      	adds	r3, r4, #4
 801111c:	f020 0007 	bic.w	r0, r0, #7
 8011120:	1ac3      	subs	r3, r0, r3
 8011122:	d0d3      	beq.n	80110cc <_malloc_r+0x20>
 8011124:	425a      	negs	r2, r3
 8011126:	50e2      	str	r2, [r4, r3]
 8011128:	e7d0      	b.n	80110cc <_malloc_r+0x20>
 801112a:	428c      	cmp	r4, r1
 801112c:	684b      	ldr	r3, [r1, #4]
 801112e:	bf16      	itet	ne
 8011130:	6063      	strne	r3, [r4, #4]
 8011132:	6013      	streq	r3, [r2, #0]
 8011134:	460c      	movne	r4, r1
 8011136:	e7eb      	b.n	8011110 <_malloc_r+0x64>
 8011138:	460c      	mov	r4, r1
 801113a:	6849      	ldr	r1, [r1, #4]
 801113c:	e7cc      	b.n	80110d8 <_malloc_r+0x2c>
 801113e:	1cc4      	adds	r4, r0, #3
 8011140:	f024 0403 	bic.w	r4, r4, #3
 8011144:	42a0      	cmp	r0, r4
 8011146:	d005      	beq.n	8011154 <_malloc_r+0xa8>
 8011148:	1a21      	subs	r1, r4, r0
 801114a:	4630      	mov	r0, r6
 801114c:	f000 fad0 	bl	80116f0 <_sbrk_r>
 8011150:	3001      	adds	r0, #1
 8011152:	d0cf      	beq.n	80110f4 <_malloc_r+0x48>
 8011154:	6025      	str	r5, [r4, #0]
 8011156:	e7db      	b.n	8011110 <_malloc_r+0x64>
 8011158:	20000694 	.word	0x20000694
 801115c:	20000698 	.word	0x20000698

08011160 <__sfputc_r>:
 8011160:	6893      	ldr	r3, [r2, #8]
 8011162:	3b01      	subs	r3, #1
 8011164:	2b00      	cmp	r3, #0
 8011166:	b410      	push	{r4}
 8011168:	6093      	str	r3, [r2, #8]
 801116a:	da08      	bge.n	801117e <__sfputc_r+0x1e>
 801116c:	6994      	ldr	r4, [r2, #24]
 801116e:	42a3      	cmp	r3, r4
 8011170:	db01      	blt.n	8011176 <__sfputc_r+0x16>
 8011172:	290a      	cmp	r1, #10
 8011174:	d103      	bne.n	801117e <__sfputc_r+0x1e>
 8011176:	f85d 4b04 	ldr.w	r4, [sp], #4
 801117a:	f000 bae9 	b.w	8011750 <__swbuf_r>
 801117e:	6813      	ldr	r3, [r2, #0]
 8011180:	1c58      	adds	r0, r3, #1
 8011182:	6010      	str	r0, [r2, #0]
 8011184:	7019      	strb	r1, [r3, #0]
 8011186:	4608      	mov	r0, r1
 8011188:	f85d 4b04 	ldr.w	r4, [sp], #4
 801118c:	4770      	bx	lr

0801118e <__sfputs_r>:
 801118e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011190:	4606      	mov	r6, r0
 8011192:	460f      	mov	r7, r1
 8011194:	4614      	mov	r4, r2
 8011196:	18d5      	adds	r5, r2, r3
 8011198:	42ac      	cmp	r4, r5
 801119a:	d101      	bne.n	80111a0 <__sfputs_r+0x12>
 801119c:	2000      	movs	r0, #0
 801119e:	e007      	b.n	80111b0 <__sfputs_r+0x22>
 80111a0:	463a      	mov	r2, r7
 80111a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111a6:	4630      	mov	r0, r6
 80111a8:	f7ff ffda 	bl	8011160 <__sfputc_r>
 80111ac:	1c43      	adds	r3, r0, #1
 80111ae:	d1f3      	bne.n	8011198 <__sfputs_r+0xa>
 80111b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080111b4 <_vfiprintf_r>:
 80111b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111b8:	460c      	mov	r4, r1
 80111ba:	b09d      	sub	sp, #116	; 0x74
 80111bc:	4617      	mov	r7, r2
 80111be:	461d      	mov	r5, r3
 80111c0:	4606      	mov	r6, r0
 80111c2:	b118      	cbz	r0, 80111cc <_vfiprintf_r+0x18>
 80111c4:	6983      	ldr	r3, [r0, #24]
 80111c6:	b90b      	cbnz	r3, 80111cc <_vfiprintf_r+0x18>
 80111c8:	f000 fc7a 	bl	8011ac0 <__sinit>
 80111cc:	4b7c      	ldr	r3, [pc, #496]	; (80113c0 <_vfiprintf_r+0x20c>)
 80111ce:	429c      	cmp	r4, r3
 80111d0:	d158      	bne.n	8011284 <_vfiprintf_r+0xd0>
 80111d2:	6874      	ldr	r4, [r6, #4]
 80111d4:	89a3      	ldrh	r3, [r4, #12]
 80111d6:	0718      	lsls	r0, r3, #28
 80111d8:	d55e      	bpl.n	8011298 <_vfiprintf_r+0xe4>
 80111da:	6923      	ldr	r3, [r4, #16]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d05b      	beq.n	8011298 <_vfiprintf_r+0xe4>
 80111e0:	2300      	movs	r3, #0
 80111e2:	9309      	str	r3, [sp, #36]	; 0x24
 80111e4:	2320      	movs	r3, #32
 80111e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80111ea:	2330      	movs	r3, #48	; 0x30
 80111ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80111f0:	9503      	str	r5, [sp, #12]
 80111f2:	f04f 0b01 	mov.w	fp, #1
 80111f6:	46b8      	mov	r8, r7
 80111f8:	4645      	mov	r5, r8
 80111fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80111fe:	b10b      	cbz	r3, 8011204 <_vfiprintf_r+0x50>
 8011200:	2b25      	cmp	r3, #37	; 0x25
 8011202:	d154      	bne.n	80112ae <_vfiprintf_r+0xfa>
 8011204:	ebb8 0a07 	subs.w	sl, r8, r7
 8011208:	d00b      	beq.n	8011222 <_vfiprintf_r+0x6e>
 801120a:	4653      	mov	r3, sl
 801120c:	463a      	mov	r2, r7
 801120e:	4621      	mov	r1, r4
 8011210:	4630      	mov	r0, r6
 8011212:	f7ff ffbc 	bl	801118e <__sfputs_r>
 8011216:	3001      	adds	r0, #1
 8011218:	f000 80c2 	beq.w	80113a0 <_vfiprintf_r+0x1ec>
 801121c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801121e:	4453      	add	r3, sl
 8011220:	9309      	str	r3, [sp, #36]	; 0x24
 8011222:	f898 3000 	ldrb.w	r3, [r8]
 8011226:	2b00      	cmp	r3, #0
 8011228:	f000 80ba 	beq.w	80113a0 <_vfiprintf_r+0x1ec>
 801122c:	2300      	movs	r3, #0
 801122e:	f04f 32ff 	mov.w	r2, #4294967295
 8011232:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011236:	9304      	str	r3, [sp, #16]
 8011238:	9307      	str	r3, [sp, #28]
 801123a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801123e:	931a      	str	r3, [sp, #104]	; 0x68
 8011240:	46a8      	mov	r8, r5
 8011242:	2205      	movs	r2, #5
 8011244:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011248:	485e      	ldr	r0, [pc, #376]	; (80113c4 <_vfiprintf_r+0x210>)
 801124a:	f7ee ffc9 	bl	80001e0 <memchr>
 801124e:	9b04      	ldr	r3, [sp, #16]
 8011250:	bb78      	cbnz	r0, 80112b2 <_vfiprintf_r+0xfe>
 8011252:	06d9      	lsls	r1, r3, #27
 8011254:	bf44      	itt	mi
 8011256:	2220      	movmi	r2, #32
 8011258:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801125c:	071a      	lsls	r2, r3, #28
 801125e:	bf44      	itt	mi
 8011260:	222b      	movmi	r2, #43	; 0x2b
 8011262:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011266:	782a      	ldrb	r2, [r5, #0]
 8011268:	2a2a      	cmp	r2, #42	; 0x2a
 801126a:	d02a      	beq.n	80112c2 <_vfiprintf_r+0x10e>
 801126c:	9a07      	ldr	r2, [sp, #28]
 801126e:	46a8      	mov	r8, r5
 8011270:	2000      	movs	r0, #0
 8011272:	250a      	movs	r5, #10
 8011274:	4641      	mov	r1, r8
 8011276:	f811 3b01 	ldrb.w	r3, [r1], #1
 801127a:	3b30      	subs	r3, #48	; 0x30
 801127c:	2b09      	cmp	r3, #9
 801127e:	d969      	bls.n	8011354 <_vfiprintf_r+0x1a0>
 8011280:	b360      	cbz	r0, 80112dc <_vfiprintf_r+0x128>
 8011282:	e024      	b.n	80112ce <_vfiprintf_r+0x11a>
 8011284:	4b50      	ldr	r3, [pc, #320]	; (80113c8 <_vfiprintf_r+0x214>)
 8011286:	429c      	cmp	r4, r3
 8011288:	d101      	bne.n	801128e <_vfiprintf_r+0xda>
 801128a:	68b4      	ldr	r4, [r6, #8]
 801128c:	e7a2      	b.n	80111d4 <_vfiprintf_r+0x20>
 801128e:	4b4f      	ldr	r3, [pc, #316]	; (80113cc <_vfiprintf_r+0x218>)
 8011290:	429c      	cmp	r4, r3
 8011292:	bf08      	it	eq
 8011294:	68f4      	ldreq	r4, [r6, #12]
 8011296:	e79d      	b.n	80111d4 <_vfiprintf_r+0x20>
 8011298:	4621      	mov	r1, r4
 801129a:	4630      	mov	r0, r6
 801129c:	f000 faaa 	bl	80117f4 <__swsetup_r>
 80112a0:	2800      	cmp	r0, #0
 80112a2:	d09d      	beq.n	80111e0 <_vfiprintf_r+0x2c>
 80112a4:	f04f 30ff 	mov.w	r0, #4294967295
 80112a8:	b01d      	add	sp, #116	; 0x74
 80112aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112ae:	46a8      	mov	r8, r5
 80112b0:	e7a2      	b.n	80111f8 <_vfiprintf_r+0x44>
 80112b2:	4a44      	ldr	r2, [pc, #272]	; (80113c4 <_vfiprintf_r+0x210>)
 80112b4:	1a80      	subs	r0, r0, r2
 80112b6:	fa0b f000 	lsl.w	r0, fp, r0
 80112ba:	4318      	orrs	r0, r3
 80112bc:	9004      	str	r0, [sp, #16]
 80112be:	4645      	mov	r5, r8
 80112c0:	e7be      	b.n	8011240 <_vfiprintf_r+0x8c>
 80112c2:	9a03      	ldr	r2, [sp, #12]
 80112c4:	1d11      	adds	r1, r2, #4
 80112c6:	6812      	ldr	r2, [r2, #0]
 80112c8:	9103      	str	r1, [sp, #12]
 80112ca:	2a00      	cmp	r2, #0
 80112cc:	db01      	blt.n	80112d2 <_vfiprintf_r+0x11e>
 80112ce:	9207      	str	r2, [sp, #28]
 80112d0:	e004      	b.n	80112dc <_vfiprintf_r+0x128>
 80112d2:	4252      	negs	r2, r2
 80112d4:	f043 0302 	orr.w	r3, r3, #2
 80112d8:	9207      	str	r2, [sp, #28]
 80112da:	9304      	str	r3, [sp, #16]
 80112dc:	f898 3000 	ldrb.w	r3, [r8]
 80112e0:	2b2e      	cmp	r3, #46	; 0x2e
 80112e2:	d10e      	bne.n	8011302 <_vfiprintf_r+0x14e>
 80112e4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80112e8:	2b2a      	cmp	r3, #42	; 0x2a
 80112ea:	d138      	bne.n	801135e <_vfiprintf_r+0x1aa>
 80112ec:	9b03      	ldr	r3, [sp, #12]
 80112ee:	1d1a      	adds	r2, r3, #4
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	9203      	str	r2, [sp, #12]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	bfb8      	it	lt
 80112f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80112fc:	f108 0802 	add.w	r8, r8, #2
 8011300:	9305      	str	r3, [sp, #20]
 8011302:	4d33      	ldr	r5, [pc, #204]	; (80113d0 <_vfiprintf_r+0x21c>)
 8011304:	f898 1000 	ldrb.w	r1, [r8]
 8011308:	2203      	movs	r2, #3
 801130a:	4628      	mov	r0, r5
 801130c:	f7ee ff68 	bl	80001e0 <memchr>
 8011310:	b140      	cbz	r0, 8011324 <_vfiprintf_r+0x170>
 8011312:	2340      	movs	r3, #64	; 0x40
 8011314:	1b40      	subs	r0, r0, r5
 8011316:	fa03 f000 	lsl.w	r0, r3, r0
 801131a:	9b04      	ldr	r3, [sp, #16]
 801131c:	4303      	orrs	r3, r0
 801131e:	f108 0801 	add.w	r8, r8, #1
 8011322:	9304      	str	r3, [sp, #16]
 8011324:	f898 1000 	ldrb.w	r1, [r8]
 8011328:	482a      	ldr	r0, [pc, #168]	; (80113d4 <_vfiprintf_r+0x220>)
 801132a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801132e:	2206      	movs	r2, #6
 8011330:	f108 0701 	add.w	r7, r8, #1
 8011334:	f7ee ff54 	bl	80001e0 <memchr>
 8011338:	2800      	cmp	r0, #0
 801133a:	d037      	beq.n	80113ac <_vfiprintf_r+0x1f8>
 801133c:	4b26      	ldr	r3, [pc, #152]	; (80113d8 <_vfiprintf_r+0x224>)
 801133e:	bb1b      	cbnz	r3, 8011388 <_vfiprintf_r+0x1d4>
 8011340:	9b03      	ldr	r3, [sp, #12]
 8011342:	3307      	adds	r3, #7
 8011344:	f023 0307 	bic.w	r3, r3, #7
 8011348:	3308      	adds	r3, #8
 801134a:	9303      	str	r3, [sp, #12]
 801134c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801134e:	444b      	add	r3, r9
 8011350:	9309      	str	r3, [sp, #36]	; 0x24
 8011352:	e750      	b.n	80111f6 <_vfiprintf_r+0x42>
 8011354:	fb05 3202 	mla	r2, r5, r2, r3
 8011358:	2001      	movs	r0, #1
 801135a:	4688      	mov	r8, r1
 801135c:	e78a      	b.n	8011274 <_vfiprintf_r+0xc0>
 801135e:	2300      	movs	r3, #0
 8011360:	f108 0801 	add.w	r8, r8, #1
 8011364:	9305      	str	r3, [sp, #20]
 8011366:	4619      	mov	r1, r3
 8011368:	250a      	movs	r5, #10
 801136a:	4640      	mov	r0, r8
 801136c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011370:	3a30      	subs	r2, #48	; 0x30
 8011372:	2a09      	cmp	r2, #9
 8011374:	d903      	bls.n	801137e <_vfiprintf_r+0x1ca>
 8011376:	2b00      	cmp	r3, #0
 8011378:	d0c3      	beq.n	8011302 <_vfiprintf_r+0x14e>
 801137a:	9105      	str	r1, [sp, #20]
 801137c:	e7c1      	b.n	8011302 <_vfiprintf_r+0x14e>
 801137e:	fb05 2101 	mla	r1, r5, r1, r2
 8011382:	2301      	movs	r3, #1
 8011384:	4680      	mov	r8, r0
 8011386:	e7f0      	b.n	801136a <_vfiprintf_r+0x1b6>
 8011388:	ab03      	add	r3, sp, #12
 801138a:	9300      	str	r3, [sp, #0]
 801138c:	4622      	mov	r2, r4
 801138e:	4b13      	ldr	r3, [pc, #76]	; (80113dc <_vfiprintf_r+0x228>)
 8011390:	a904      	add	r1, sp, #16
 8011392:	4630      	mov	r0, r6
 8011394:	f3af 8000 	nop.w
 8011398:	f1b0 3fff 	cmp.w	r0, #4294967295
 801139c:	4681      	mov	r9, r0
 801139e:	d1d5      	bne.n	801134c <_vfiprintf_r+0x198>
 80113a0:	89a3      	ldrh	r3, [r4, #12]
 80113a2:	065b      	lsls	r3, r3, #25
 80113a4:	f53f af7e 	bmi.w	80112a4 <_vfiprintf_r+0xf0>
 80113a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80113aa:	e77d      	b.n	80112a8 <_vfiprintf_r+0xf4>
 80113ac:	ab03      	add	r3, sp, #12
 80113ae:	9300      	str	r3, [sp, #0]
 80113b0:	4622      	mov	r2, r4
 80113b2:	4b0a      	ldr	r3, [pc, #40]	; (80113dc <_vfiprintf_r+0x228>)
 80113b4:	a904      	add	r1, sp, #16
 80113b6:	4630      	mov	r0, r6
 80113b8:	f000 f888 	bl	80114cc <_printf_i>
 80113bc:	e7ec      	b.n	8011398 <_vfiprintf_r+0x1e4>
 80113be:	bf00      	nop
 80113c0:	08012c54 	.word	0x08012c54
 80113c4:	08012c00 	.word	0x08012c00
 80113c8:	08012c74 	.word	0x08012c74
 80113cc:	08012c34 	.word	0x08012c34
 80113d0:	08012c06 	.word	0x08012c06
 80113d4:	08012c0a 	.word	0x08012c0a
 80113d8:	00000000 	.word	0x00000000
 80113dc:	0801118f 	.word	0x0801118f

080113e0 <_printf_common>:
 80113e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113e4:	4691      	mov	r9, r2
 80113e6:	461f      	mov	r7, r3
 80113e8:	688a      	ldr	r2, [r1, #8]
 80113ea:	690b      	ldr	r3, [r1, #16]
 80113ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80113f0:	4293      	cmp	r3, r2
 80113f2:	bfb8      	it	lt
 80113f4:	4613      	movlt	r3, r2
 80113f6:	f8c9 3000 	str.w	r3, [r9]
 80113fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80113fe:	4606      	mov	r6, r0
 8011400:	460c      	mov	r4, r1
 8011402:	b112      	cbz	r2, 801140a <_printf_common+0x2a>
 8011404:	3301      	adds	r3, #1
 8011406:	f8c9 3000 	str.w	r3, [r9]
 801140a:	6823      	ldr	r3, [r4, #0]
 801140c:	0699      	lsls	r1, r3, #26
 801140e:	bf42      	ittt	mi
 8011410:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011414:	3302      	addmi	r3, #2
 8011416:	f8c9 3000 	strmi.w	r3, [r9]
 801141a:	6825      	ldr	r5, [r4, #0]
 801141c:	f015 0506 	ands.w	r5, r5, #6
 8011420:	d107      	bne.n	8011432 <_printf_common+0x52>
 8011422:	f104 0a19 	add.w	sl, r4, #25
 8011426:	68e3      	ldr	r3, [r4, #12]
 8011428:	f8d9 2000 	ldr.w	r2, [r9]
 801142c:	1a9b      	subs	r3, r3, r2
 801142e:	42ab      	cmp	r3, r5
 8011430:	dc28      	bgt.n	8011484 <_printf_common+0xa4>
 8011432:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011436:	6822      	ldr	r2, [r4, #0]
 8011438:	3300      	adds	r3, #0
 801143a:	bf18      	it	ne
 801143c:	2301      	movne	r3, #1
 801143e:	0692      	lsls	r2, r2, #26
 8011440:	d42d      	bmi.n	801149e <_printf_common+0xbe>
 8011442:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011446:	4639      	mov	r1, r7
 8011448:	4630      	mov	r0, r6
 801144a:	47c0      	blx	r8
 801144c:	3001      	adds	r0, #1
 801144e:	d020      	beq.n	8011492 <_printf_common+0xb2>
 8011450:	6823      	ldr	r3, [r4, #0]
 8011452:	68e5      	ldr	r5, [r4, #12]
 8011454:	f8d9 2000 	ldr.w	r2, [r9]
 8011458:	f003 0306 	and.w	r3, r3, #6
 801145c:	2b04      	cmp	r3, #4
 801145e:	bf08      	it	eq
 8011460:	1aad      	subeq	r5, r5, r2
 8011462:	68a3      	ldr	r3, [r4, #8]
 8011464:	6922      	ldr	r2, [r4, #16]
 8011466:	bf0c      	ite	eq
 8011468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801146c:	2500      	movne	r5, #0
 801146e:	4293      	cmp	r3, r2
 8011470:	bfc4      	itt	gt
 8011472:	1a9b      	subgt	r3, r3, r2
 8011474:	18ed      	addgt	r5, r5, r3
 8011476:	f04f 0900 	mov.w	r9, #0
 801147a:	341a      	adds	r4, #26
 801147c:	454d      	cmp	r5, r9
 801147e:	d11a      	bne.n	80114b6 <_printf_common+0xd6>
 8011480:	2000      	movs	r0, #0
 8011482:	e008      	b.n	8011496 <_printf_common+0xb6>
 8011484:	2301      	movs	r3, #1
 8011486:	4652      	mov	r2, sl
 8011488:	4639      	mov	r1, r7
 801148a:	4630      	mov	r0, r6
 801148c:	47c0      	blx	r8
 801148e:	3001      	adds	r0, #1
 8011490:	d103      	bne.n	801149a <_printf_common+0xba>
 8011492:	f04f 30ff 	mov.w	r0, #4294967295
 8011496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801149a:	3501      	adds	r5, #1
 801149c:	e7c3      	b.n	8011426 <_printf_common+0x46>
 801149e:	18e1      	adds	r1, r4, r3
 80114a0:	1c5a      	adds	r2, r3, #1
 80114a2:	2030      	movs	r0, #48	; 0x30
 80114a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80114a8:	4422      	add	r2, r4
 80114aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80114ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80114b2:	3302      	adds	r3, #2
 80114b4:	e7c5      	b.n	8011442 <_printf_common+0x62>
 80114b6:	2301      	movs	r3, #1
 80114b8:	4622      	mov	r2, r4
 80114ba:	4639      	mov	r1, r7
 80114bc:	4630      	mov	r0, r6
 80114be:	47c0      	blx	r8
 80114c0:	3001      	adds	r0, #1
 80114c2:	d0e6      	beq.n	8011492 <_printf_common+0xb2>
 80114c4:	f109 0901 	add.w	r9, r9, #1
 80114c8:	e7d8      	b.n	801147c <_printf_common+0x9c>
	...

080114cc <_printf_i>:
 80114cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80114d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80114d4:	460c      	mov	r4, r1
 80114d6:	7e09      	ldrb	r1, [r1, #24]
 80114d8:	b085      	sub	sp, #20
 80114da:	296e      	cmp	r1, #110	; 0x6e
 80114dc:	4617      	mov	r7, r2
 80114de:	4606      	mov	r6, r0
 80114e0:	4698      	mov	r8, r3
 80114e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80114e4:	f000 80b3 	beq.w	801164e <_printf_i+0x182>
 80114e8:	d822      	bhi.n	8011530 <_printf_i+0x64>
 80114ea:	2963      	cmp	r1, #99	; 0x63
 80114ec:	d036      	beq.n	801155c <_printf_i+0x90>
 80114ee:	d80a      	bhi.n	8011506 <_printf_i+0x3a>
 80114f0:	2900      	cmp	r1, #0
 80114f2:	f000 80b9 	beq.w	8011668 <_printf_i+0x19c>
 80114f6:	2958      	cmp	r1, #88	; 0x58
 80114f8:	f000 8083 	beq.w	8011602 <_printf_i+0x136>
 80114fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011500:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011504:	e032      	b.n	801156c <_printf_i+0xa0>
 8011506:	2964      	cmp	r1, #100	; 0x64
 8011508:	d001      	beq.n	801150e <_printf_i+0x42>
 801150a:	2969      	cmp	r1, #105	; 0x69
 801150c:	d1f6      	bne.n	80114fc <_printf_i+0x30>
 801150e:	6820      	ldr	r0, [r4, #0]
 8011510:	6813      	ldr	r3, [r2, #0]
 8011512:	0605      	lsls	r5, r0, #24
 8011514:	f103 0104 	add.w	r1, r3, #4
 8011518:	d52a      	bpl.n	8011570 <_printf_i+0xa4>
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	6011      	str	r1, [r2, #0]
 801151e:	2b00      	cmp	r3, #0
 8011520:	da03      	bge.n	801152a <_printf_i+0x5e>
 8011522:	222d      	movs	r2, #45	; 0x2d
 8011524:	425b      	negs	r3, r3
 8011526:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801152a:	486f      	ldr	r0, [pc, #444]	; (80116e8 <_printf_i+0x21c>)
 801152c:	220a      	movs	r2, #10
 801152e:	e039      	b.n	80115a4 <_printf_i+0xd8>
 8011530:	2973      	cmp	r1, #115	; 0x73
 8011532:	f000 809d 	beq.w	8011670 <_printf_i+0x1a4>
 8011536:	d808      	bhi.n	801154a <_printf_i+0x7e>
 8011538:	296f      	cmp	r1, #111	; 0x6f
 801153a:	d020      	beq.n	801157e <_printf_i+0xb2>
 801153c:	2970      	cmp	r1, #112	; 0x70
 801153e:	d1dd      	bne.n	80114fc <_printf_i+0x30>
 8011540:	6823      	ldr	r3, [r4, #0]
 8011542:	f043 0320 	orr.w	r3, r3, #32
 8011546:	6023      	str	r3, [r4, #0]
 8011548:	e003      	b.n	8011552 <_printf_i+0x86>
 801154a:	2975      	cmp	r1, #117	; 0x75
 801154c:	d017      	beq.n	801157e <_printf_i+0xb2>
 801154e:	2978      	cmp	r1, #120	; 0x78
 8011550:	d1d4      	bne.n	80114fc <_printf_i+0x30>
 8011552:	2378      	movs	r3, #120	; 0x78
 8011554:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011558:	4864      	ldr	r0, [pc, #400]	; (80116ec <_printf_i+0x220>)
 801155a:	e055      	b.n	8011608 <_printf_i+0x13c>
 801155c:	6813      	ldr	r3, [r2, #0]
 801155e:	1d19      	adds	r1, r3, #4
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	6011      	str	r1, [r2, #0]
 8011564:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011568:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801156c:	2301      	movs	r3, #1
 801156e:	e08c      	b.n	801168a <_printf_i+0x1be>
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	6011      	str	r1, [r2, #0]
 8011574:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011578:	bf18      	it	ne
 801157a:	b21b      	sxthne	r3, r3
 801157c:	e7cf      	b.n	801151e <_printf_i+0x52>
 801157e:	6813      	ldr	r3, [r2, #0]
 8011580:	6825      	ldr	r5, [r4, #0]
 8011582:	1d18      	adds	r0, r3, #4
 8011584:	6010      	str	r0, [r2, #0]
 8011586:	0628      	lsls	r0, r5, #24
 8011588:	d501      	bpl.n	801158e <_printf_i+0xc2>
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	e002      	b.n	8011594 <_printf_i+0xc8>
 801158e:	0668      	lsls	r0, r5, #25
 8011590:	d5fb      	bpl.n	801158a <_printf_i+0xbe>
 8011592:	881b      	ldrh	r3, [r3, #0]
 8011594:	4854      	ldr	r0, [pc, #336]	; (80116e8 <_printf_i+0x21c>)
 8011596:	296f      	cmp	r1, #111	; 0x6f
 8011598:	bf14      	ite	ne
 801159a:	220a      	movne	r2, #10
 801159c:	2208      	moveq	r2, #8
 801159e:	2100      	movs	r1, #0
 80115a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80115a4:	6865      	ldr	r5, [r4, #4]
 80115a6:	60a5      	str	r5, [r4, #8]
 80115a8:	2d00      	cmp	r5, #0
 80115aa:	f2c0 8095 	blt.w	80116d8 <_printf_i+0x20c>
 80115ae:	6821      	ldr	r1, [r4, #0]
 80115b0:	f021 0104 	bic.w	r1, r1, #4
 80115b4:	6021      	str	r1, [r4, #0]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d13d      	bne.n	8011636 <_printf_i+0x16a>
 80115ba:	2d00      	cmp	r5, #0
 80115bc:	f040 808e 	bne.w	80116dc <_printf_i+0x210>
 80115c0:	4665      	mov	r5, ip
 80115c2:	2a08      	cmp	r2, #8
 80115c4:	d10b      	bne.n	80115de <_printf_i+0x112>
 80115c6:	6823      	ldr	r3, [r4, #0]
 80115c8:	07db      	lsls	r3, r3, #31
 80115ca:	d508      	bpl.n	80115de <_printf_i+0x112>
 80115cc:	6923      	ldr	r3, [r4, #16]
 80115ce:	6862      	ldr	r2, [r4, #4]
 80115d0:	429a      	cmp	r2, r3
 80115d2:	bfde      	ittt	le
 80115d4:	2330      	movle	r3, #48	; 0x30
 80115d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80115da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80115de:	ebac 0305 	sub.w	r3, ip, r5
 80115e2:	6123      	str	r3, [r4, #16]
 80115e4:	f8cd 8000 	str.w	r8, [sp]
 80115e8:	463b      	mov	r3, r7
 80115ea:	aa03      	add	r2, sp, #12
 80115ec:	4621      	mov	r1, r4
 80115ee:	4630      	mov	r0, r6
 80115f0:	f7ff fef6 	bl	80113e0 <_printf_common>
 80115f4:	3001      	adds	r0, #1
 80115f6:	d14d      	bne.n	8011694 <_printf_i+0x1c8>
 80115f8:	f04f 30ff 	mov.w	r0, #4294967295
 80115fc:	b005      	add	sp, #20
 80115fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011602:	4839      	ldr	r0, [pc, #228]	; (80116e8 <_printf_i+0x21c>)
 8011604:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011608:	6813      	ldr	r3, [r2, #0]
 801160a:	6821      	ldr	r1, [r4, #0]
 801160c:	1d1d      	adds	r5, r3, #4
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	6015      	str	r5, [r2, #0]
 8011612:	060a      	lsls	r2, r1, #24
 8011614:	d50b      	bpl.n	801162e <_printf_i+0x162>
 8011616:	07ca      	lsls	r2, r1, #31
 8011618:	bf44      	itt	mi
 801161a:	f041 0120 	orrmi.w	r1, r1, #32
 801161e:	6021      	strmi	r1, [r4, #0]
 8011620:	b91b      	cbnz	r3, 801162a <_printf_i+0x15e>
 8011622:	6822      	ldr	r2, [r4, #0]
 8011624:	f022 0220 	bic.w	r2, r2, #32
 8011628:	6022      	str	r2, [r4, #0]
 801162a:	2210      	movs	r2, #16
 801162c:	e7b7      	b.n	801159e <_printf_i+0xd2>
 801162e:	064d      	lsls	r5, r1, #25
 8011630:	bf48      	it	mi
 8011632:	b29b      	uxthmi	r3, r3
 8011634:	e7ef      	b.n	8011616 <_printf_i+0x14a>
 8011636:	4665      	mov	r5, ip
 8011638:	fbb3 f1f2 	udiv	r1, r3, r2
 801163c:	fb02 3311 	mls	r3, r2, r1, r3
 8011640:	5cc3      	ldrb	r3, [r0, r3]
 8011642:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011646:	460b      	mov	r3, r1
 8011648:	2900      	cmp	r1, #0
 801164a:	d1f5      	bne.n	8011638 <_printf_i+0x16c>
 801164c:	e7b9      	b.n	80115c2 <_printf_i+0xf6>
 801164e:	6813      	ldr	r3, [r2, #0]
 8011650:	6825      	ldr	r5, [r4, #0]
 8011652:	6961      	ldr	r1, [r4, #20]
 8011654:	1d18      	adds	r0, r3, #4
 8011656:	6010      	str	r0, [r2, #0]
 8011658:	0628      	lsls	r0, r5, #24
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	d501      	bpl.n	8011662 <_printf_i+0x196>
 801165e:	6019      	str	r1, [r3, #0]
 8011660:	e002      	b.n	8011668 <_printf_i+0x19c>
 8011662:	066a      	lsls	r2, r5, #25
 8011664:	d5fb      	bpl.n	801165e <_printf_i+0x192>
 8011666:	8019      	strh	r1, [r3, #0]
 8011668:	2300      	movs	r3, #0
 801166a:	6123      	str	r3, [r4, #16]
 801166c:	4665      	mov	r5, ip
 801166e:	e7b9      	b.n	80115e4 <_printf_i+0x118>
 8011670:	6813      	ldr	r3, [r2, #0]
 8011672:	1d19      	adds	r1, r3, #4
 8011674:	6011      	str	r1, [r2, #0]
 8011676:	681d      	ldr	r5, [r3, #0]
 8011678:	6862      	ldr	r2, [r4, #4]
 801167a:	2100      	movs	r1, #0
 801167c:	4628      	mov	r0, r5
 801167e:	f7ee fdaf 	bl	80001e0 <memchr>
 8011682:	b108      	cbz	r0, 8011688 <_printf_i+0x1bc>
 8011684:	1b40      	subs	r0, r0, r5
 8011686:	6060      	str	r0, [r4, #4]
 8011688:	6863      	ldr	r3, [r4, #4]
 801168a:	6123      	str	r3, [r4, #16]
 801168c:	2300      	movs	r3, #0
 801168e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011692:	e7a7      	b.n	80115e4 <_printf_i+0x118>
 8011694:	6923      	ldr	r3, [r4, #16]
 8011696:	462a      	mov	r2, r5
 8011698:	4639      	mov	r1, r7
 801169a:	4630      	mov	r0, r6
 801169c:	47c0      	blx	r8
 801169e:	3001      	adds	r0, #1
 80116a0:	d0aa      	beq.n	80115f8 <_printf_i+0x12c>
 80116a2:	6823      	ldr	r3, [r4, #0]
 80116a4:	079b      	lsls	r3, r3, #30
 80116a6:	d413      	bmi.n	80116d0 <_printf_i+0x204>
 80116a8:	68e0      	ldr	r0, [r4, #12]
 80116aa:	9b03      	ldr	r3, [sp, #12]
 80116ac:	4298      	cmp	r0, r3
 80116ae:	bfb8      	it	lt
 80116b0:	4618      	movlt	r0, r3
 80116b2:	e7a3      	b.n	80115fc <_printf_i+0x130>
 80116b4:	2301      	movs	r3, #1
 80116b6:	464a      	mov	r2, r9
 80116b8:	4639      	mov	r1, r7
 80116ba:	4630      	mov	r0, r6
 80116bc:	47c0      	blx	r8
 80116be:	3001      	adds	r0, #1
 80116c0:	d09a      	beq.n	80115f8 <_printf_i+0x12c>
 80116c2:	3501      	adds	r5, #1
 80116c4:	68e3      	ldr	r3, [r4, #12]
 80116c6:	9a03      	ldr	r2, [sp, #12]
 80116c8:	1a9b      	subs	r3, r3, r2
 80116ca:	42ab      	cmp	r3, r5
 80116cc:	dcf2      	bgt.n	80116b4 <_printf_i+0x1e8>
 80116ce:	e7eb      	b.n	80116a8 <_printf_i+0x1dc>
 80116d0:	2500      	movs	r5, #0
 80116d2:	f104 0919 	add.w	r9, r4, #25
 80116d6:	e7f5      	b.n	80116c4 <_printf_i+0x1f8>
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d1ac      	bne.n	8011636 <_printf_i+0x16a>
 80116dc:	7803      	ldrb	r3, [r0, #0]
 80116de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80116e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80116e6:	e76c      	b.n	80115c2 <_printf_i+0xf6>
 80116e8:	08012c11 	.word	0x08012c11
 80116ec:	08012c22 	.word	0x08012c22

080116f0 <_sbrk_r>:
 80116f0:	b538      	push	{r3, r4, r5, lr}
 80116f2:	4c06      	ldr	r4, [pc, #24]	; (801170c <_sbrk_r+0x1c>)
 80116f4:	2300      	movs	r3, #0
 80116f6:	4605      	mov	r5, r0
 80116f8:	4608      	mov	r0, r1
 80116fa:	6023      	str	r3, [r4, #0]
 80116fc:	f7f2 fbd0 	bl	8003ea0 <_sbrk>
 8011700:	1c43      	adds	r3, r0, #1
 8011702:	d102      	bne.n	801170a <_sbrk_r+0x1a>
 8011704:	6823      	ldr	r3, [r4, #0]
 8011706:	b103      	cbz	r3, 801170a <_sbrk_r+0x1a>
 8011708:	602b      	str	r3, [r5, #0]
 801170a:	bd38      	pop	{r3, r4, r5, pc}
 801170c:	200023e8 	.word	0x200023e8

08011710 <siprintf>:
 8011710:	b40e      	push	{r1, r2, r3}
 8011712:	b500      	push	{lr}
 8011714:	b09c      	sub	sp, #112	; 0x70
 8011716:	ab1d      	add	r3, sp, #116	; 0x74
 8011718:	9002      	str	r0, [sp, #8]
 801171a:	9006      	str	r0, [sp, #24]
 801171c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011720:	4809      	ldr	r0, [pc, #36]	; (8011748 <siprintf+0x38>)
 8011722:	9107      	str	r1, [sp, #28]
 8011724:	9104      	str	r1, [sp, #16]
 8011726:	4909      	ldr	r1, [pc, #36]	; (801174c <siprintf+0x3c>)
 8011728:	f853 2b04 	ldr.w	r2, [r3], #4
 801172c:	9105      	str	r1, [sp, #20]
 801172e:	6800      	ldr	r0, [r0, #0]
 8011730:	9301      	str	r3, [sp, #4]
 8011732:	a902      	add	r1, sp, #8
 8011734:	f000 fb58 	bl	8011de8 <_svfiprintf_r>
 8011738:	9b02      	ldr	r3, [sp, #8]
 801173a:	2200      	movs	r2, #0
 801173c:	701a      	strb	r2, [r3, #0]
 801173e:	b01c      	add	sp, #112	; 0x70
 8011740:	f85d eb04 	ldr.w	lr, [sp], #4
 8011744:	b003      	add	sp, #12
 8011746:	4770      	bx	lr
 8011748:	200001e8 	.word	0x200001e8
 801174c:	ffff0208 	.word	0xffff0208

08011750 <__swbuf_r>:
 8011750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011752:	460e      	mov	r6, r1
 8011754:	4614      	mov	r4, r2
 8011756:	4605      	mov	r5, r0
 8011758:	b118      	cbz	r0, 8011762 <__swbuf_r+0x12>
 801175a:	6983      	ldr	r3, [r0, #24]
 801175c:	b90b      	cbnz	r3, 8011762 <__swbuf_r+0x12>
 801175e:	f000 f9af 	bl	8011ac0 <__sinit>
 8011762:	4b21      	ldr	r3, [pc, #132]	; (80117e8 <__swbuf_r+0x98>)
 8011764:	429c      	cmp	r4, r3
 8011766:	d12a      	bne.n	80117be <__swbuf_r+0x6e>
 8011768:	686c      	ldr	r4, [r5, #4]
 801176a:	69a3      	ldr	r3, [r4, #24]
 801176c:	60a3      	str	r3, [r4, #8]
 801176e:	89a3      	ldrh	r3, [r4, #12]
 8011770:	071a      	lsls	r2, r3, #28
 8011772:	d52e      	bpl.n	80117d2 <__swbuf_r+0x82>
 8011774:	6923      	ldr	r3, [r4, #16]
 8011776:	b363      	cbz	r3, 80117d2 <__swbuf_r+0x82>
 8011778:	6923      	ldr	r3, [r4, #16]
 801177a:	6820      	ldr	r0, [r4, #0]
 801177c:	1ac0      	subs	r0, r0, r3
 801177e:	6963      	ldr	r3, [r4, #20]
 8011780:	b2f6      	uxtb	r6, r6
 8011782:	4283      	cmp	r3, r0
 8011784:	4637      	mov	r7, r6
 8011786:	dc04      	bgt.n	8011792 <__swbuf_r+0x42>
 8011788:	4621      	mov	r1, r4
 801178a:	4628      	mov	r0, r5
 801178c:	f000 f92e 	bl	80119ec <_fflush_r>
 8011790:	bb28      	cbnz	r0, 80117de <__swbuf_r+0x8e>
 8011792:	68a3      	ldr	r3, [r4, #8]
 8011794:	3b01      	subs	r3, #1
 8011796:	60a3      	str	r3, [r4, #8]
 8011798:	6823      	ldr	r3, [r4, #0]
 801179a:	1c5a      	adds	r2, r3, #1
 801179c:	6022      	str	r2, [r4, #0]
 801179e:	701e      	strb	r6, [r3, #0]
 80117a0:	6963      	ldr	r3, [r4, #20]
 80117a2:	3001      	adds	r0, #1
 80117a4:	4283      	cmp	r3, r0
 80117a6:	d004      	beq.n	80117b2 <__swbuf_r+0x62>
 80117a8:	89a3      	ldrh	r3, [r4, #12]
 80117aa:	07db      	lsls	r3, r3, #31
 80117ac:	d519      	bpl.n	80117e2 <__swbuf_r+0x92>
 80117ae:	2e0a      	cmp	r6, #10
 80117b0:	d117      	bne.n	80117e2 <__swbuf_r+0x92>
 80117b2:	4621      	mov	r1, r4
 80117b4:	4628      	mov	r0, r5
 80117b6:	f000 f919 	bl	80119ec <_fflush_r>
 80117ba:	b190      	cbz	r0, 80117e2 <__swbuf_r+0x92>
 80117bc:	e00f      	b.n	80117de <__swbuf_r+0x8e>
 80117be:	4b0b      	ldr	r3, [pc, #44]	; (80117ec <__swbuf_r+0x9c>)
 80117c0:	429c      	cmp	r4, r3
 80117c2:	d101      	bne.n	80117c8 <__swbuf_r+0x78>
 80117c4:	68ac      	ldr	r4, [r5, #8]
 80117c6:	e7d0      	b.n	801176a <__swbuf_r+0x1a>
 80117c8:	4b09      	ldr	r3, [pc, #36]	; (80117f0 <__swbuf_r+0xa0>)
 80117ca:	429c      	cmp	r4, r3
 80117cc:	bf08      	it	eq
 80117ce:	68ec      	ldreq	r4, [r5, #12]
 80117d0:	e7cb      	b.n	801176a <__swbuf_r+0x1a>
 80117d2:	4621      	mov	r1, r4
 80117d4:	4628      	mov	r0, r5
 80117d6:	f000 f80d 	bl	80117f4 <__swsetup_r>
 80117da:	2800      	cmp	r0, #0
 80117dc:	d0cc      	beq.n	8011778 <__swbuf_r+0x28>
 80117de:	f04f 37ff 	mov.w	r7, #4294967295
 80117e2:	4638      	mov	r0, r7
 80117e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80117e6:	bf00      	nop
 80117e8:	08012c54 	.word	0x08012c54
 80117ec:	08012c74 	.word	0x08012c74
 80117f0:	08012c34 	.word	0x08012c34

080117f4 <__swsetup_r>:
 80117f4:	4b32      	ldr	r3, [pc, #200]	; (80118c0 <__swsetup_r+0xcc>)
 80117f6:	b570      	push	{r4, r5, r6, lr}
 80117f8:	681d      	ldr	r5, [r3, #0]
 80117fa:	4606      	mov	r6, r0
 80117fc:	460c      	mov	r4, r1
 80117fe:	b125      	cbz	r5, 801180a <__swsetup_r+0x16>
 8011800:	69ab      	ldr	r3, [r5, #24]
 8011802:	b913      	cbnz	r3, 801180a <__swsetup_r+0x16>
 8011804:	4628      	mov	r0, r5
 8011806:	f000 f95b 	bl	8011ac0 <__sinit>
 801180a:	4b2e      	ldr	r3, [pc, #184]	; (80118c4 <__swsetup_r+0xd0>)
 801180c:	429c      	cmp	r4, r3
 801180e:	d10f      	bne.n	8011830 <__swsetup_r+0x3c>
 8011810:	686c      	ldr	r4, [r5, #4]
 8011812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011816:	b29a      	uxth	r2, r3
 8011818:	0715      	lsls	r5, r2, #28
 801181a:	d42c      	bmi.n	8011876 <__swsetup_r+0x82>
 801181c:	06d0      	lsls	r0, r2, #27
 801181e:	d411      	bmi.n	8011844 <__swsetup_r+0x50>
 8011820:	2209      	movs	r2, #9
 8011822:	6032      	str	r2, [r6, #0]
 8011824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011828:	81a3      	strh	r3, [r4, #12]
 801182a:	f04f 30ff 	mov.w	r0, #4294967295
 801182e:	e03e      	b.n	80118ae <__swsetup_r+0xba>
 8011830:	4b25      	ldr	r3, [pc, #148]	; (80118c8 <__swsetup_r+0xd4>)
 8011832:	429c      	cmp	r4, r3
 8011834:	d101      	bne.n	801183a <__swsetup_r+0x46>
 8011836:	68ac      	ldr	r4, [r5, #8]
 8011838:	e7eb      	b.n	8011812 <__swsetup_r+0x1e>
 801183a:	4b24      	ldr	r3, [pc, #144]	; (80118cc <__swsetup_r+0xd8>)
 801183c:	429c      	cmp	r4, r3
 801183e:	bf08      	it	eq
 8011840:	68ec      	ldreq	r4, [r5, #12]
 8011842:	e7e6      	b.n	8011812 <__swsetup_r+0x1e>
 8011844:	0751      	lsls	r1, r2, #29
 8011846:	d512      	bpl.n	801186e <__swsetup_r+0x7a>
 8011848:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801184a:	b141      	cbz	r1, 801185e <__swsetup_r+0x6a>
 801184c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011850:	4299      	cmp	r1, r3
 8011852:	d002      	beq.n	801185a <__swsetup_r+0x66>
 8011854:	4630      	mov	r0, r6
 8011856:	f7ff fbdb 	bl	8011010 <_free_r>
 801185a:	2300      	movs	r3, #0
 801185c:	6363      	str	r3, [r4, #52]	; 0x34
 801185e:	89a3      	ldrh	r3, [r4, #12]
 8011860:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011864:	81a3      	strh	r3, [r4, #12]
 8011866:	2300      	movs	r3, #0
 8011868:	6063      	str	r3, [r4, #4]
 801186a:	6923      	ldr	r3, [r4, #16]
 801186c:	6023      	str	r3, [r4, #0]
 801186e:	89a3      	ldrh	r3, [r4, #12]
 8011870:	f043 0308 	orr.w	r3, r3, #8
 8011874:	81a3      	strh	r3, [r4, #12]
 8011876:	6923      	ldr	r3, [r4, #16]
 8011878:	b94b      	cbnz	r3, 801188e <__swsetup_r+0x9a>
 801187a:	89a3      	ldrh	r3, [r4, #12]
 801187c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011880:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011884:	d003      	beq.n	801188e <__swsetup_r+0x9a>
 8011886:	4621      	mov	r1, r4
 8011888:	4630      	mov	r0, r6
 801188a:	f000 f9c7 	bl	8011c1c <__smakebuf_r>
 801188e:	89a2      	ldrh	r2, [r4, #12]
 8011890:	f012 0301 	ands.w	r3, r2, #1
 8011894:	d00c      	beq.n	80118b0 <__swsetup_r+0xbc>
 8011896:	2300      	movs	r3, #0
 8011898:	60a3      	str	r3, [r4, #8]
 801189a:	6963      	ldr	r3, [r4, #20]
 801189c:	425b      	negs	r3, r3
 801189e:	61a3      	str	r3, [r4, #24]
 80118a0:	6923      	ldr	r3, [r4, #16]
 80118a2:	b953      	cbnz	r3, 80118ba <__swsetup_r+0xc6>
 80118a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80118ac:	d1ba      	bne.n	8011824 <__swsetup_r+0x30>
 80118ae:	bd70      	pop	{r4, r5, r6, pc}
 80118b0:	0792      	lsls	r2, r2, #30
 80118b2:	bf58      	it	pl
 80118b4:	6963      	ldrpl	r3, [r4, #20]
 80118b6:	60a3      	str	r3, [r4, #8]
 80118b8:	e7f2      	b.n	80118a0 <__swsetup_r+0xac>
 80118ba:	2000      	movs	r0, #0
 80118bc:	e7f7      	b.n	80118ae <__swsetup_r+0xba>
 80118be:	bf00      	nop
 80118c0:	200001e8 	.word	0x200001e8
 80118c4:	08012c54 	.word	0x08012c54
 80118c8:	08012c74 	.word	0x08012c74
 80118cc:	08012c34 	.word	0x08012c34

080118d0 <abort>:
 80118d0:	b508      	push	{r3, lr}
 80118d2:	2006      	movs	r0, #6
 80118d4:	f000 fba8 	bl	8012028 <raise>
 80118d8:	2001      	movs	r0, #1
 80118da:	f7f2 fa69 	bl	8003db0 <_exit>
	...

080118e0 <__sflush_r>:
 80118e0:	898a      	ldrh	r2, [r1, #12]
 80118e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118e6:	4605      	mov	r5, r0
 80118e8:	0710      	lsls	r0, r2, #28
 80118ea:	460c      	mov	r4, r1
 80118ec:	d458      	bmi.n	80119a0 <__sflush_r+0xc0>
 80118ee:	684b      	ldr	r3, [r1, #4]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	dc05      	bgt.n	8011900 <__sflush_r+0x20>
 80118f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	dc02      	bgt.n	8011900 <__sflush_r+0x20>
 80118fa:	2000      	movs	r0, #0
 80118fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011900:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011902:	2e00      	cmp	r6, #0
 8011904:	d0f9      	beq.n	80118fa <__sflush_r+0x1a>
 8011906:	2300      	movs	r3, #0
 8011908:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801190c:	682f      	ldr	r7, [r5, #0]
 801190e:	6a21      	ldr	r1, [r4, #32]
 8011910:	602b      	str	r3, [r5, #0]
 8011912:	d032      	beq.n	801197a <__sflush_r+0x9a>
 8011914:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011916:	89a3      	ldrh	r3, [r4, #12]
 8011918:	075a      	lsls	r2, r3, #29
 801191a:	d505      	bpl.n	8011928 <__sflush_r+0x48>
 801191c:	6863      	ldr	r3, [r4, #4]
 801191e:	1ac0      	subs	r0, r0, r3
 8011920:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011922:	b10b      	cbz	r3, 8011928 <__sflush_r+0x48>
 8011924:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011926:	1ac0      	subs	r0, r0, r3
 8011928:	2300      	movs	r3, #0
 801192a:	4602      	mov	r2, r0
 801192c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801192e:	6a21      	ldr	r1, [r4, #32]
 8011930:	4628      	mov	r0, r5
 8011932:	47b0      	blx	r6
 8011934:	1c43      	adds	r3, r0, #1
 8011936:	89a3      	ldrh	r3, [r4, #12]
 8011938:	d106      	bne.n	8011948 <__sflush_r+0x68>
 801193a:	6829      	ldr	r1, [r5, #0]
 801193c:	291d      	cmp	r1, #29
 801193e:	d848      	bhi.n	80119d2 <__sflush_r+0xf2>
 8011940:	4a29      	ldr	r2, [pc, #164]	; (80119e8 <__sflush_r+0x108>)
 8011942:	40ca      	lsrs	r2, r1
 8011944:	07d6      	lsls	r6, r2, #31
 8011946:	d544      	bpl.n	80119d2 <__sflush_r+0xf2>
 8011948:	2200      	movs	r2, #0
 801194a:	6062      	str	r2, [r4, #4]
 801194c:	04d9      	lsls	r1, r3, #19
 801194e:	6922      	ldr	r2, [r4, #16]
 8011950:	6022      	str	r2, [r4, #0]
 8011952:	d504      	bpl.n	801195e <__sflush_r+0x7e>
 8011954:	1c42      	adds	r2, r0, #1
 8011956:	d101      	bne.n	801195c <__sflush_r+0x7c>
 8011958:	682b      	ldr	r3, [r5, #0]
 801195a:	b903      	cbnz	r3, 801195e <__sflush_r+0x7e>
 801195c:	6560      	str	r0, [r4, #84]	; 0x54
 801195e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011960:	602f      	str	r7, [r5, #0]
 8011962:	2900      	cmp	r1, #0
 8011964:	d0c9      	beq.n	80118fa <__sflush_r+0x1a>
 8011966:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801196a:	4299      	cmp	r1, r3
 801196c:	d002      	beq.n	8011974 <__sflush_r+0x94>
 801196e:	4628      	mov	r0, r5
 8011970:	f7ff fb4e 	bl	8011010 <_free_r>
 8011974:	2000      	movs	r0, #0
 8011976:	6360      	str	r0, [r4, #52]	; 0x34
 8011978:	e7c0      	b.n	80118fc <__sflush_r+0x1c>
 801197a:	2301      	movs	r3, #1
 801197c:	4628      	mov	r0, r5
 801197e:	47b0      	blx	r6
 8011980:	1c41      	adds	r1, r0, #1
 8011982:	d1c8      	bne.n	8011916 <__sflush_r+0x36>
 8011984:	682b      	ldr	r3, [r5, #0]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d0c5      	beq.n	8011916 <__sflush_r+0x36>
 801198a:	2b1d      	cmp	r3, #29
 801198c:	d001      	beq.n	8011992 <__sflush_r+0xb2>
 801198e:	2b16      	cmp	r3, #22
 8011990:	d101      	bne.n	8011996 <__sflush_r+0xb6>
 8011992:	602f      	str	r7, [r5, #0]
 8011994:	e7b1      	b.n	80118fa <__sflush_r+0x1a>
 8011996:	89a3      	ldrh	r3, [r4, #12]
 8011998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801199c:	81a3      	strh	r3, [r4, #12]
 801199e:	e7ad      	b.n	80118fc <__sflush_r+0x1c>
 80119a0:	690f      	ldr	r7, [r1, #16]
 80119a2:	2f00      	cmp	r7, #0
 80119a4:	d0a9      	beq.n	80118fa <__sflush_r+0x1a>
 80119a6:	0793      	lsls	r3, r2, #30
 80119a8:	680e      	ldr	r6, [r1, #0]
 80119aa:	bf08      	it	eq
 80119ac:	694b      	ldreq	r3, [r1, #20]
 80119ae:	600f      	str	r7, [r1, #0]
 80119b0:	bf18      	it	ne
 80119b2:	2300      	movne	r3, #0
 80119b4:	eba6 0807 	sub.w	r8, r6, r7
 80119b8:	608b      	str	r3, [r1, #8]
 80119ba:	f1b8 0f00 	cmp.w	r8, #0
 80119be:	dd9c      	ble.n	80118fa <__sflush_r+0x1a>
 80119c0:	4643      	mov	r3, r8
 80119c2:	463a      	mov	r2, r7
 80119c4:	6a21      	ldr	r1, [r4, #32]
 80119c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80119c8:	4628      	mov	r0, r5
 80119ca:	47b0      	blx	r6
 80119cc:	2800      	cmp	r0, #0
 80119ce:	dc06      	bgt.n	80119de <__sflush_r+0xfe>
 80119d0:	89a3      	ldrh	r3, [r4, #12]
 80119d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80119d6:	81a3      	strh	r3, [r4, #12]
 80119d8:	f04f 30ff 	mov.w	r0, #4294967295
 80119dc:	e78e      	b.n	80118fc <__sflush_r+0x1c>
 80119de:	4407      	add	r7, r0
 80119e0:	eba8 0800 	sub.w	r8, r8, r0
 80119e4:	e7e9      	b.n	80119ba <__sflush_r+0xda>
 80119e6:	bf00      	nop
 80119e8:	20400001 	.word	0x20400001

080119ec <_fflush_r>:
 80119ec:	b538      	push	{r3, r4, r5, lr}
 80119ee:	690b      	ldr	r3, [r1, #16]
 80119f0:	4605      	mov	r5, r0
 80119f2:	460c      	mov	r4, r1
 80119f4:	b1db      	cbz	r3, 8011a2e <_fflush_r+0x42>
 80119f6:	b118      	cbz	r0, 8011a00 <_fflush_r+0x14>
 80119f8:	6983      	ldr	r3, [r0, #24]
 80119fa:	b90b      	cbnz	r3, 8011a00 <_fflush_r+0x14>
 80119fc:	f000 f860 	bl	8011ac0 <__sinit>
 8011a00:	4b0c      	ldr	r3, [pc, #48]	; (8011a34 <_fflush_r+0x48>)
 8011a02:	429c      	cmp	r4, r3
 8011a04:	d109      	bne.n	8011a1a <_fflush_r+0x2e>
 8011a06:	686c      	ldr	r4, [r5, #4]
 8011a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a0c:	b17b      	cbz	r3, 8011a2e <_fflush_r+0x42>
 8011a0e:	4621      	mov	r1, r4
 8011a10:	4628      	mov	r0, r5
 8011a12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a16:	f7ff bf63 	b.w	80118e0 <__sflush_r>
 8011a1a:	4b07      	ldr	r3, [pc, #28]	; (8011a38 <_fflush_r+0x4c>)
 8011a1c:	429c      	cmp	r4, r3
 8011a1e:	d101      	bne.n	8011a24 <_fflush_r+0x38>
 8011a20:	68ac      	ldr	r4, [r5, #8]
 8011a22:	e7f1      	b.n	8011a08 <_fflush_r+0x1c>
 8011a24:	4b05      	ldr	r3, [pc, #20]	; (8011a3c <_fflush_r+0x50>)
 8011a26:	429c      	cmp	r4, r3
 8011a28:	bf08      	it	eq
 8011a2a:	68ec      	ldreq	r4, [r5, #12]
 8011a2c:	e7ec      	b.n	8011a08 <_fflush_r+0x1c>
 8011a2e:	2000      	movs	r0, #0
 8011a30:	bd38      	pop	{r3, r4, r5, pc}
 8011a32:	bf00      	nop
 8011a34:	08012c54 	.word	0x08012c54
 8011a38:	08012c74 	.word	0x08012c74
 8011a3c:	08012c34 	.word	0x08012c34

08011a40 <std>:
 8011a40:	2300      	movs	r3, #0
 8011a42:	b510      	push	{r4, lr}
 8011a44:	4604      	mov	r4, r0
 8011a46:	e9c0 3300 	strd	r3, r3, [r0]
 8011a4a:	6083      	str	r3, [r0, #8]
 8011a4c:	8181      	strh	r1, [r0, #12]
 8011a4e:	6643      	str	r3, [r0, #100]	; 0x64
 8011a50:	81c2      	strh	r2, [r0, #14]
 8011a52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011a56:	6183      	str	r3, [r0, #24]
 8011a58:	4619      	mov	r1, r3
 8011a5a:	2208      	movs	r2, #8
 8011a5c:	305c      	adds	r0, #92	; 0x5c
 8011a5e:	f7ff facf 	bl	8011000 <memset>
 8011a62:	4b05      	ldr	r3, [pc, #20]	; (8011a78 <std+0x38>)
 8011a64:	6263      	str	r3, [r4, #36]	; 0x24
 8011a66:	4b05      	ldr	r3, [pc, #20]	; (8011a7c <std+0x3c>)
 8011a68:	62a3      	str	r3, [r4, #40]	; 0x28
 8011a6a:	4b05      	ldr	r3, [pc, #20]	; (8011a80 <std+0x40>)
 8011a6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011a6e:	4b05      	ldr	r3, [pc, #20]	; (8011a84 <std+0x44>)
 8011a70:	6224      	str	r4, [r4, #32]
 8011a72:	6323      	str	r3, [r4, #48]	; 0x30
 8011a74:	bd10      	pop	{r4, pc}
 8011a76:	bf00      	nop
 8011a78:	08012061 	.word	0x08012061
 8011a7c:	08012083 	.word	0x08012083
 8011a80:	080120bb 	.word	0x080120bb
 8011a84:	080120df 	.word	0x080120df

08011a88 <_cleanup_r>:
 8011a88:	4901      	ldr	r1, [pc, #4]	; (8011a90 <_cleanup_r+0x8>)
 8011a8a:	f000 b885 	b.w	8011b98 <_fwalk_reent>
 8011a8e:	bf00      	nop
 8011a90:	080119ed 	.word	0x080119ed

08011a94 <__sfmoreglue>:
 8011a94:	b570      	push	{r4, r5, r6, lr}
 8011a96:	1e4a      	subs	r2, r1, #1
 8011a98:	2568      	movs	r5, #104	; 0x68
 8011a9a:	4355      	muls	r5, r2
 8011a9c:	460e      	mov	r6, r1
 8011a9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011aa2:	f7ff fb03 	bl	80110ac <_malloc_r>
 8011aa6:	4604      	mov	r4, r0
 8011aa8:	b140      	cbz	r0, 8011abc <__sfmoreglue+0x28>
 8011aaa:	2100      	movs	r1, #0
 8011aac:	e9c0 1600 	strd	r1, r6, [r0]
 8011ab0:	300c      	adds	r0, #12
 8011ab2:	60a0      	str	r0, [r4, #8]
 8011ab4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011ab8:	f7ff faa2 	bl	8011000 <memset>
 8011abc:	4620      	mov	r0, r4
 8011abe:	bd70      	pop	{r4, r5, r6, pc}

08011ac0 <__sinit>:
 8011ac0:	6983      	ldr	r3, [r0, #24]
 8011ac2:	b510      	push	{r4, lr}
 8011ac4:	4604      	mov	r4, r0
 8011ac6:	bb33      	cbnz	r3, 8011b16 <__sinit+0x56>
 8011ac8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011acc:	6503      	str	r3, [r0, #80]	; 0x50
 8011ace:	4b12      	ldr	r3, [pc, #72]	; (8011b18 <__sinit+0x58>)
 8011ad0:	4a12      	ldr	r2, [pc, #72]	; (8011b1c <__sinit+0x5c>)
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	6282      	str	r2, [r0, #40]	; 0x28
 8011ad6:	4298      	cmp	r0, r3
 8011ad8:	bf04      	itt	eq
 8011ada:	2301      	moveq	r3, #1
 8011adc:	6183      	streq	r3, [r0, #24]
 8011ade:	f000 f81f 	bl	8011b20 <__sfp>
 8011ae2:	6060      	str	r0, [r4, #4]
 8011ae4:	4620      	mov	r0, r4
 8011ae6:	f000 f81b 	bl	8011b20 <__sfp>
 8011aea:	60a0      	str	r0, [r4, #8]
 8011aec:	4620      	mov	r0, r4
 8011aee:	f000 f817 	bl	8011b20 <__sfp>
 8011af2:	2200      	movs	r2, #0
 8011af4:	60e0      	str	r0, [r4, #12]
 8011af6:	2104      	movs	r1, #4
 8011af8:	6860      	ldr	r0, [r4, #4]
 8011afa:	f7ff ffa1 	bl	8011a40 <std>
 8011afe:	2201      	movs	r2, #1
 8011b00:	2109      	movs	r1, #9
 8011b02:	68a0      	ldr	r0, [r4, #8]
 8011b04:	f7ff ff9c 	bl	8011a40 <std>
 8011b08:	2202      	movs	r2, #2
 8011b0a:	2112      	movs	r1, #18
 8011b0c:	68e0      	ldr	r0, [r4, #12]
 8011b0e:	f7ff ff97 	bl	8011a40 <std>
 8011b12:	2301      	movs	r3, #1
 8011b14:	61a3      	str	r3, [r4, #24]
 8011b16:	bd10      	pop	{r4, pc}
 8011b18:	08012bfc 	.word	0x08012bfc
 8011b1c:	08011a89 	.word	0x08011a89

08011b20 <__sfp>:
 8011b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b22:	4b1b      	ldr	r3, [pc, #108]	; (8011b90 <__sfp+0x70>)
 8011b24:	681e      	ldr	r6, [r3, #0]
 8011b26:	69b3      	ldr	r3, [r6, #24]
 8011b28:	4607      	mov	r7, r0
 8011b2a:	b913      	cbnz	r3, 8011b32 <__sfp+0x12>
 8011b2c:	4630      	mov	r0, r6
 8011b2e:	f7ff ffc7 	bl	8011ac0 <__sinit>
 8011b32:	3648      	adds	r6, #72	; 0x48
 8011b34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011b38:	3b01      	subs	r3, #1
 8011b3a:	d503      	bpl.n	8011b44 <__sfp+0x24>
 8011b3c:	6833      	ldr	r3, [r6, #0]
 8011b3e:	b133      	cbz	r3, 8011b4e <__sfp+0x2e>
 8011b40:	6836      	ldr	r6, [r6, #0]
 8011b42:	e7f7      	b.n	8011b34 <__sfp+0x14>
 8011b44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011b48:	b16d      	cbz	r5, 8011b66 <__sfp+0x46>
 8011b4a:	3468      	adds	r4, #104	; 0x68
 8011b4c:	e7f4      	b.n	8011b38 <__sfp+0x18>
 8011b4e:	2104      	movs	r1, #4
 8011b50:	4638      	mov	r0, r7
 8011b52:	f7ff ff9f 	bl	8011a94 <__sfmoreglue>
 8011b56:	6030      	str	r0, [r6, #0]
 8011b58:	2800      	cmp	r0, #0
 8011b5a:	d1f1      	bne.n	8011b40 <__sfp+0x20>
 8011b5c:	230c      	movs	r3, #12
 8011b5e:	603b      	str	r3, [r7, #0]
 8011b60:	4604      	mov	r4, r0
 8011b62:	4620      	mov	r0, r4
 8011b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b66:	4b0b      	ldr	r3, [pc, #44]	; (8011b94 <__sfp+0x74>)
 8011b68:	6665      	str	r5, [r4, #100]	; 0x64
 8011b6a:	e9c4 5500 	strd	r5, r5, [r4]
 8011b6e:	60a5      	str	r5, [r4, #8]
 8011b70:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011b74:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011b78:	2208      	movs	r2, #8
 8011b7a:	4629      	mov	r1, r5
 8011b7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011b80:	f7ff fa3e 	bl	8011000 <memset>
 8011b84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011b88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011b8c:	e7e9      	b.n	8011b62 <__sfp+0x42>
 8011b8e:	bf00      	nop
 8011b90:	08012bfc 	.word	0x08012bfc
 8011b94:	ffff0001 	.word	0xffff0001

08011b98 <_fwalk_reent>:
 8011b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b9c:	4680      	mov	r8, r0
 8011b9e:	4689      	mov	r9, r1
 8011ba0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011ba4:	2600      	movs	r6, #0
 8011ba6:	b914      	cbnz	r4, 8011bae <_fwalk_reent+0x16>
 8011ba8:	4630      	mov	r0, r6
 8011baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011bb2:	3f01      	subs	r7, #1
 8011bb4:	d501      	bpl.n	8011bba <_fwalk_reent+0x22>
 8011bb6:	6824      	ldr	r4, [r4, #0]
 8011bb8:	e7f5      	b.n	8011ba6 <_fwalk_reent+0xe>
 8011bba:	89ab      	ldrh	r3, [r5, #12]
 8011bbc:	2b01      	cmp	r3, #1
 8011bbe:	d907      	bls.n	8011bd0 <_fwalk_reent+0x38>
 8011bc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011bc4:	3301      	adds	r3, #1
 8011bc6:	d003      	beq.n	8011bd0 <_fwalk_reent+0x38>
 8011bc8:	4629      	mov	r1, r5
 8011bca:	4640      	mov	r0, r8
 8011bcc:	47c8      	blx	r9
 8011bce:	4306      	orrs	r6, r0
 8011bd0:	3568      	adds	r5, #104	; 0x68
 8011bd2:	e7ee      	b.n	8011bb2 <_fwalk_reent+0x1a>

08011bd4 <__swhatbuf_r>:
 8011bd4:	b570      	push	{r4, r5, r6, lr}
 8011bd6:	460e      	mov	r6, r1
 8011bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011bdc:	2900      	cmp	r1, #0
 8011bde:	b096      	sub	sp, #88	; 0x58
 8011be0:	4614      	mov	r4, r2
 8011be2:	461d      	mov	r5, r3
 8011be4:	da07      	bge.n	8011bf6 <__swhatbuf_r+0x22>
 8011be6:	2300      	movs	r3, #0
 8011be8:	602b      	str	r3, [r5, #0]
 8011bea:	89b3      	ldrh	r3, [r6, #12]
 8011bec:	061a      	lsls	r2, r3, #24
 8011bee:	d410      	bmi.n	8011c12 <__swhatbuf_r+0x3e>
 8011bf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011bf4:	e00e      	b.n	8011c14 <__swhatbuf_r+0x40>
 8011bf6:	466a      	mov	r2, sp
 8011bf8:	f000 fa98 	bl	801212c <_fstat_r>
 8011bfc:	2800      	cmp	r0, #0
 8011bfe:	dbf2      	blt.n	8011be6 <__swhatbuf_r+0x12>
 8011c00:	9a01      	ldr	r2, [sp, #4]
 8011c02:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011c06:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011c0a:	425a      	negs	r2, r3
 8011c0c:	415a      	adcs	r2, r3
 8011c0e:	602a      	str	r2, [r5, #0]
 8011c10:	e7ee      	b.n	8011bf0 <__swhatbuf_r+0x1c>
 8011c12:	2340      	movs	r3, #64	; 0x40
 8011c14:	2000      	movs	r0, #0
 8011c16:	6023      	str	r3, [r4, #0]
 8011c18:	b016      	add	sp, #88	; 0x58
 8011c1a:	bd70      	pop	{r4, r5, r6, pc}

08011c1c <__smakebuf_r>:
 8011c1c:	898b      	ldrh	r3, [r1, #12]
 8011c1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011c20:	079d      	lsls	r5, r3, #30
 8011c22:	4606      	mov	r6, r0
 8011c24:	460c      	mov	r4, r1
 8011c26:	d507      	bpl.n	8011c38 <__smakebuf_r+0x1c>
 8011c28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011c2c:	6023      	str	r3, [r4, #0]
 8011c2e:	6123      	str	r3, [r4, #16]
 8011c30:	2301      	movs	r3, #1
 8011c32:	6163      	str	r3, [r4, #20]
 8011c34:	b002      	add	sp, #8
 8011c36:	bd70      	pop	{r4, r5, r6, pc}
 8011c38:	ab01      	add	r3, sp, #4
 8011c3a:	466a      	mov	r2, sp
 8011c3c:	f7ff ffca 	bl	8011bd4 <__swhatbuf_r>
 8011c40:	9900      	ldr	r1, [sp, #0]
 8011c42:	4605      	mov	r5, r0
 8011c44:	4630      	mov	r0, r6
 8011c46:	f7ff fa31 	bl	80110ac <_malloc_r>
 8011c4a:	b948      	cbnz	r0, 8011c60 <__smakebuf_r+0x44>
 8011c4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c50:	059a      	lsls	r2, r3, #22
 8011c52:	d4ef      	bmi.n	8011c34 <__smakebuf_r+0x18>
 8011c54:	f023 0303 	bic.w	r3, r3, #3
 8011c58:	f043 0302 	orr.w	r3, r3, #2
 8011c5c:	81a3      	strh	r3, [r4, #12]
 8011c5e:	e7e3      	b.n	8011c28 <__smakebuf_r+0xc>
 8011c60:	4b0d      	ldr	r3, [pc, #52]	; (8011c98 <__smakebuf_r+0x7c>)
 8011c62:	62b3      	str	r3, [r6, #40]	; 0x28
 8011c64:	89a3      	ldrh	r3, [r4, #12]
 8011c66:	6020      	str	r0, [r4, #0]
 8011c68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c6c:	81a3      	strh	r3, [r4, #12]
 8011c6e:	9b00      	ldr	r3, [sp, #0]
 8011c70:	6163      	str	r3, [r4, #20]
 8011c72:	9b01      	ldr	r3, [sp, #4]
 8011c74:	6120      	str	r0, [r4, #16]
 8011c76:	b15b      	cbz	r3, 8011c90 <__smakebuf_r+0x74>
 8011c78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c7c:	4630      	mov	r0, r6
 8011c7e:	f000 fa67 	bl	8012150 <_isatty_r>
 8011c82:	b128      	cbz	r0, 8011c90 <__smakebuf_r+0x74>
 8011c84:	89a3      	ldrh	r3, [r4, #12]
 8011c86:	f023 0303 	bic.w	r3, r3, #3
 8011c8a:	f043 0301 	orr.w	r3, r3, #1
 8011c8e:	81a3      	strh	r3, [r4, #12]
 8011c90:	89a3      	ldrh	r3, [r4, #12]
 8011c92:	431d      	orrs	r5, r3
 8011c94:	81a5      	strh	r5, [r4, #12]
 8011c96:	e7cd      	b.n	8011c34 <__smakebuf_r+0x18>
 8011c98:	08011a89 	.word	0x08011a89

08011c9c <memcpy>:
 8011c9c:	b510      	push	{r4, lr}
 8011c9e:	1e43      	subs	r3, r0, #1
 8011ca0:	440a      	add	r2, r1
 8011ca2:	4291      	cmp	r1, r2
 8011ca4:	d100      	bne.n	8011ca8 <memcpy+0xc>
 8011ca6:	bd10      	pop	{r4, pc}
 8011ca8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011cac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011cb0:	e7f7      	b.n	8011ca2 <memcpy+0x6>

08011cb2 <memmove>:
 8011cb2:	4288      	cmp	r0, r1
 8011cb4:	b510      	push	{r4, lr}
 8011cb6:	eb01 0302 	add.w	r3, r1, r2
 8011cba:	d807      	bhi.n	8011ccc <memmove+0x1a>
 8011cbc:	1e42      	subs	r2, r0, #1
 8011cbe:	4299      	cmp	r1, r3
 8011cc0:	d00a      	beq.n	8011cd8 <memmove+0x26>
 8011cc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011cc6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011cca:	e7f8      	b.n	8011cbe <memmove+0xc>
 8011ccc:	4283      	cmp	r3, r0
 8011cce:	d9f5      	bls.n	8011cbc <memmove+0xa>
 8011cd0:	1881      	adds	r1, r0, r2
 8011cd2:	1ad2      	subs	r2, r2, r3
 8011cd4:	42d3      	cmn	r3, r2
 8011cd6:	d100      	bne.n	8011cda <memmove+0x28>
 8011cd8:	bd10      	pop	{r4, pc}
 8011cda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011cde:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011ce2:	e7f7      	b.n	8011cd4 <memmove+0x22>

08011ce4 <__malloc_lock>:
 8011ce4:	4770      	bx	lr

08011ce6 <__malloc_unlock>:
 8011ce6:	4770      	bx	lr

08011ce8 <_realloc_r>:
 8011ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cea:	4607      	mov	r7, r0
 8011cec:	4614      	mov	r4, r2
 8011cee:	460e      	mov	r6, r1
 8011cf0:	b921      	cbnz	r1, 8011cfc <_realloc_r+0x14>
 8011cf2:	4611      	mov	r1, r2
 8011cf4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011cf8:	f7ff b9d8 	b.w	80110ac <_malloc_r>
 8011cfc:	b922      	cbnz	r2, 8011d08 <_realloc_r+0x20>
 8011cfe:	f7ff f987 	bl	8011010 <_free_r>
 8011d02:	4625      	mov	r5, r4
 8011d04:	4628      	mov	r0, r5
 8011d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d08:	f000 fa44 	bl	8012194 <_malloc_usable_size_r>
 8011d0c:	42a0      	cmp	r0, r4
 8011d0e:	d20f      	bcs.n	8011d30 <_realloc_r+0x48>
 8011d10:	4621      	mov	r1, r4
 8011d12:	4638      	mov	r0, r7
 8011d14:	f7ff f9ca 	bl	80110ac <_malloc_r>
 8011d18:	4605      	mov	r5, r0
 8011d1a:	2800      	cmp	r0, #0
 8011d1c:	d0f2      	beq.n	8011d04 <_realloc_r+0x1c>
 8011d1e:	4631      	mov	r1, r6
 8011d20:	4622      	mov	r2, r4
 8011d22:	f7ff ffbb 	bl	8011c9c <memcpy>
 8011d26:	4631      	mov	r1, r6
 8011d28:	4638      	mov	r0, r7
 8011d2a:	f7ff f971 	bl	8011010 <_free_r>
 8011d2e:	e7e9      	b.n	8011d04 <_realloc_r+0x1c>
 8011d30:	4635      	mov	r5, r6
 8011d32:	e7e7      	b.n	8011d04 <_realloc_r+0x1c>

08011d34 <__ssputs_r>:
 8011d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d38:	688e      	ldr	r6, [r1, #8]
 8011d3a:	429e      	cmp	r6, r3
 8011d3c:	4682      	mov	sl, r0
 8011d3e:	460c      	mov	r4, r1
 8011d40:	4690      	mov	r8, r2
 8011d42:	4699      	mov	r9, r3
 8011d44:	d837      	bhi.n	8011db6 <__ssputs_r+0x82>
 8011d46:	898a      	ldrh	r2, [r1, #12]
 8011d48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011d4c:	d031      	beq.n	8011db2 <__ssputs_r+0x7e>
 8011d4e:	6825      	ldr	r5, [r4, #0]
 8011d50:	6909      	ldr	r1, [r1, #16]
 8011d52:	1a6f      	subs	r7, r5, r1
 8011d54:	6965      	ldr	r5, [r4, #20]
 8011d56:	2302      	movs	r3, #2
 8011d58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011d5c:	fb95 f5f3 	sdiv	r5, r5, r3
 8011d60:	f109 0301 	add.w	r3, r9, #1
 8011d64:	443b      	add	r3, r7
 8011d66:	429d      	cmp	r5, r3
 8011d68:	bf38      	it	cc
 8011d6a:	461d      	movcc	r5, r3
 8011d6c:	0553      	lsls	r3, r2, #21
 8011d6e:	d530      	bpl.n	8011dd2 <__ssputs_r+0x9e>
 8011d70:	4629      	mov	r1, r5
 8011d72:	f7ff f99b 	bl	80110ac <_malloc_r>
 8011d76:	4606      	mov	r6, r0
 8011d78:	b950      	cbnz	r0, 8011d90 <__ssputs_r+0x5c>
 8011d7a:	230c      	movs	r3, #12
 8011d7c:	f8ca 3000 	str.w	r3, [sl]
 8011d80:	89a3      	ldrh	r3, [r4, #12]
 8011d82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d86:	81a3      	strh	r3, [r4, #12]
 8011d88:	f04f 30ff 	mov.w	r0, #4294967295
 8011d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d90:	463a      	mov	r2, r7
 8011d92:	6921      	ldr	r1, [r4, #16]
 8011d94:	f7ff ff82 	bl	8011c9c <memcpy>
 8011d98:	89a3      	ldrh	r3, [r4, #12]
 8011d9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011d9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011da2:	81a3      	strh	r3, [r4, #12]
 8011da4:	6126      	str	r6, [r4, #16]
 8011da6:	6165      	str	r5, [r4, #20]
 8011da8:	443e      	add	r6, r7
 8011daa:	1bed      	subs	r5, r5, r7
 8011dac:	6026      	str	r6, [r4, #0]
 8011dae:	60a5      	str	r5, [r4, #8]
 8011db0:	464e      	mov	r6, r9
 8011db2:	454e      	cmp	r6, r9
 8011db4:	d900      	bls.n	8011db8 <__ssputs_r+0x84>
 8011db6:	464e      	mov	r6, r9
 8011db8:	4632      	mov	r2, r6
 8011dba:	4641      	mov	r1, r8
 8011dbc:	6820      	ldr	r0, [r4, #0]
 8011dbe:	f7ff ff78 	bl	8011cb2 <memmove>
 8011dc2:	68a3      	ldr	r3, [r4, #8]
 8011dc4:	1b9b      	subs	r3, r3, r6
 8011dc6:	60a3      	str	r3, [r4, #8]
 8011dc8:	6823      	ldr	r3, [r4, #0]
 8011dca:	441e      	add	r6, r3
 8011dcc:	6026      	str	r6, [r4, #0]
 8011dce:	2000      	movs	r0, #0
 8011dd0:	e7dc      	b.n	8011d8c <__ssputs_r+0x58>
 8011dd2:	462a      	mov	r2, r5
 8011dd4:	f7ff ff88 	bl	8011ce8 <_realloc_r>
 8011dd8:	4606      	mov	r6, r0
 8011dda:	2800      	cmp	r0, #0
 8011ddc:	d1e2      	bne.n	8011da4 <__ssputs_r+0x70>
 8011dde:	6921      	ldr	r1, [r4, #16]
 8011de0:	4650      	mov	r0, sl
 8011de2:	f7ff f915 	bl	8011010 <_free_r>
 8011de6:	e7c8      	b.n	8011d7a <__ssputs_r+0x46>

08011de8 <_svfiprintf_r>:
 8011de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dec:	461d      	mov	r5, r3
 8011dee:	898b      	ldrh	r3, [r1, #12]
 8011df0:	061f      	lsls	r7, r3, #24
 8011df2:	b09d      	sub	sp, #116	; 0x74
 8011df4:	4680      	mov	r8, r0
 8011df6:	460c      	mov	r4, r1
 8011df8:	4616      	mov	r6, r2
 8011dfa:	d50f      	bpl.n	8011e1c <_svfiprintf_r+0x34>
 8011dfc:	690b      	ldr	r3, [r1, #16]
 8011dfe:	b96b      	cbnz	r3, 8011e1c <_svfiprintf_r+0x34>
 8011e00:	2140      	movs	r1, #64	; 0x40
 8011e02:	f7ff f953 	bl	80110ac <_malloc_r>
 8011e06:	6020      	str	r0, [r4, #0]
 8011e08:	6120      	str	r0, [r4, #16]
 8011e0a:	b928      	cbnz	r0, 8011e18 <_svfiprintf_r+0x30>
 8011e0c:	230c      	movs	r3, #12
 8011e0e:	f8c8 3000 	str.w	r3, [r8]
 8011e12:	f04f 30ff 	mov.w	r0, #4294967295
 8011e16:	e0c8      	b.n	8011faa <_svfiprintf_r+0x1c2>
 8011e18:	2340      	movs	r3, #64	; 0x40
 8011e1a:	6163      	str	r3, [r4, #20]
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8011e20:	2320      	movs	r3, #32
 8011e22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011e26:	2330      	movs	r3, #48	; 0x30
 8011e28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011e2c:	9503      	str	r5, [sp, #12]
 8011e2e:	f04f 0b01 	mov.w	fp, #1
 8011e32:	4637      	mov	r7, r6
 8011e34:	463d      	mov	r5, r7
 8011e36:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011e3a:	b10b      	cbz	r3, 8011e40 <_svfiprintf_r+0x58>
 8011e3c:	2b25      	cmp	r3, #37	; 0x25
 8011e3e:	d13e      	bne.n	8011ebe <_svfiprintf_r+0xd6>
 8011e40:	ebb7 0a06 	subs.w	sl, r7, r6
 8011e44:	d00b      	beq.n	8011e5e <_svfiprintf_r+0x76>
 8011e46:	4653      	mov	r3, sl
 8011e48:	4632      	mov	r2, r6
 8011e4a:	4621      	mov	r1, r4
 8011e4c:	4640      	mov	r0, r8
 8011e4e:	f7ff ff71 	bl	8011d34 <__ssputs_r>
 8011e52:	3001      	adds	r0, #1
 8011e54:	f000 80a4 	beq.w	8011fa0 <_svfiprintf_r+0x1b8>
 8011e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e5a:	4453      	add	r3, sl
 8011e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8011e5e:	783b      	ldrb	r3, [r7, #0]
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	f000 809d 	beq.w	8011fa0 <_svfiprintf_r+0x1b8>
 8011e66:	2300      	movs	r3, #0
 8011e68:	f04f 32ff 	mov.w	r2, #4294967295
 8011e6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e70:	9304      	str	r3, [sp, #16]
 8011e72:	9307      	str	r3, [sp, #28]
 8011e74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011e78:	931a      	str	r3, [sp, #104]	; 0x68
 8011e7a:	462f      	mov	r7, r5
 8011e7c:	2205      	movs	r2, #5
 8011e7e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011e82:	4850      	ldr	r0, [pc, #320]	; (8011fc4 <_svfiprintf_r+0x1dc>)
 8011e84:	f7ee f9ac 	bl	80001e0 <memchr>
 8011e88:	9b04      	ldr	r3, [sp, #16]
 8011e8a:	b9d0      	cbnz	r0, 8011ec2 <_svfiprintf_r+0xda>
 8011e8c:	06d9      	lsls	r1, r3, #27
 8011e8e:	bf44      	itt	mi
 8011e90:	2220      	movmi	r2, #32
 8011e92:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011e96:	071a      	lsls	r2, r3, #28
 8011e98:	bf44      	itt	mi
 8011e9a:	222b      	movmi	r2, #43	; 0x2b
 8011e9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011ea0:	782a      	ldrb	r2, [r5, #0]
 8011ea2:	2a2a      	cmp	r2, #42	; 0x2a
 8011ea4:	d015      	beq.n	8011ed2 <_svfiprintf_r+0xea>
 8011ea6:	9a07      	ldr	r2, [sp, #28]
 8011ea8:	462f      	mov	r7, r5
 8011eaa:	2000      	movs	r0, #0
 8011eac:	250a      	movs	r5, #10
 8011eae:	4639      	mov	r1, r7
 8011eb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011eb4:	3b30      	subs	r3, #48	; 0x30
 8011eb6:	2b09      	cmp	r3, #9
 8011eb8:	d94d      	bls.n	8011f56 <_svfiprintf_r+0x16e>
 8011eba:	b1b8      	cbz	r0, 8011eec <_svfiprintf_r+0x104>
 8011ebc:	e00f      	b.n	8011ede <_svfiprintf_r+0xf6>
 8011ebe:	462f      	mov	r7, r5
 8011ec0:	e7b8      	b.n	8011e34 <_svfiprintf_r+0x4c>
 8011ec2:	4a40      	ldr	r2, [pc, #256]	; (8011fc4 <_svfiprintf_r+0x1dc>)
 8011ec4:	1a80      	subs	r0, r0, r2
 8011ec6:	fa0b f000 	lsl.w	r0, fp, r0
 8011eca:	4318      	orrs	r0, r3
 8011ecc:	9004      	str	r0, [sp, #16]
 8011ece:	463d      	mov	r5, r7
 8011ed0:	e7d3      	b.n	8011e7a <_svfiprintf_r+0x92>
 8011ed2:	9a03      	ldr	r2, [sp, #12]
 8011ed4:	1d11      	adds	r1, r2, #4
 8011ed6:	6812      	ldr	r2, [r2, #0]
 8011ed8:	9103      	str	r1, [sp, #12]
 8011eda:	2a00      	cmp	r2, #0
 8011edc:	db01      	blt.n	8011ee2 <_svfiprintf_r+0xfa>
 8011ede:	9207      	str	r2, [sp, #28]
 8011ee0:	e004      	b.n	8011eec <_svfiprintf_r+0x104>
 8011ee2:	4252      	negs	r2, r2
 8011ee4:	f043 0302 	orr.w	r3, r3, #2
 8011ee8:	9207      	str	r2, [sp, #28]
 8011eea:	9304      	str	r3, [sp, #16]
 8011eec:	783b      	ldrb	r3, [r7, #0]
 8011eee:	2b2e      	cmp	r3, #46	; 0x2e
 8011ef0:	d10c      	bne.n	8011f0c <_svfiprintf_r+0x124>
 8011ef2:	787b      	ldrb	r3, [r7, #1]
 8011ef4:	2b2a      	cmp	r3, #42	; 0x2a
 8011ef6:	d133      	bne.n	8011f60 <_svfiprintf_r+0x178>
 8011ef8:	9b03      	ldr	r3, [sp, #12]
 8011efa:	1d1a      	adds	r2, r3, #4
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	9203      	str	r2, [sp, #12]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	bfb8      	it	lt
 8011f04:	f04f 33ff 	movlt.w	r3, #4294967295
 8011f08:	3702      	adds	r7, #2
 8011f0a:	9305      	str	r3, [sp, #20]
 8011f0c:	4d2e      	ldr	r5, [pc, #184]	; (8011fc8 <_svfiprintf_r+0x1e0>)
 8011f0e:	7839      	ldrb	r1, [r7, #0]
 8011f10:	2203      	movs	r2, #3
 8011f12:	4628      	mov	r0, r5
 8011f14:	f7ee f964 	bl	80001e0 <memchr>
 8011f18:	b138      	cbz	r0, 8011f2a <_svfiprintf_r+0x142>
 8011f1a:	2340      	movs	r3, #64	; 0x40
 8011f1c:	1b40      	subs	r0, r0, r5
 8011f1e:	fa03 f000 	lsl.w	r0, r3, r0
 8011f22:	9b04      	ldr	r3, [sp, #16]
 8011f24:	4303      	orrs	r3, r0
 8011f26:	3701      	adds	r7, #1
 8011f28:	9304      	str	r3, [sp, #16]
 8011f2a:	7839      	ldrb	r1, [r7, #0]
 8011f2c:	4827      	ldr	r0, [pc, #156]	; (8011fcc <_svfiprintf_r+0x1e4>)
 8011f2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011f32:	2206      	movs	r2, #6
 8011f34:	1c7e      	adds	r6, r7, #1
 8011f36:	f7ee f953 	bl	80001e0 <memchr>
 8011f3a:	2800      	cmp	r0, #0
 8011f3c:	d038      	beq.n	8011fb0 <_svfiprintf_r+0x1c8>
 8011f3e:	4b24      	ldr	r3, [pc, #144]	; (8011fd0 <_svfiprintf_r+0x1e8>)
 8011f40:	bb13      	cbnz	r3, 8011f88 <_svfiprintf_r+0x1a0>
 8011f42:	9b03      	ldr	r3, [sp, #12]
 8011f44:	3307      	adds	r3, #7
 8011f46:	f023 0307 	bic.w	r3, r3, #7
 8011f4a:	3308      	adds	r3, #8
 8011f4c:	9303      	str	r3, [sp, #12]
 8011f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f50:	444b      	add	r3, r9
 8011f52:	9309      	str	r3, [sp, #36]	; 0x24
 8011f54:	e76d      	b.n	8011e32 <_svfiprintf_r+0x4a>
 8011f56:	fb05 3202 	mla	r2, r5, r2, r3
 8011f5a:	2001      	movs	r0, #1
 8011f5c:	460f      	mov	r7, r1
 8011f5e:	e7a6      	b.n	8011eae <_svfiprintf_r+0xc6>
 8011f60:	2300      	movs	r3, #0
 8011f62:	3701      	adds	r7, #1
 8011f64:	9305      	str	r3, [sp, #20]
 8011f66:	4619      	mov	r1, r3
 8011f68:	250a      	movs	r5, #10
 8011f6a:	4638      	mov	r0, r7
 8011f6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f70:	3a30      	subs	r2, #48	; 0x30
 8011f72:	2a09      	cmp	r2, #9
 8011f74:	d903      	bls.n	8011f7e <_svfiprintf_r+0x196>
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d0c8      	beq.n	8011f0c <_svfiprintf_r+0x124>
 8011f7a:	9105      	str	r1, [sp, #20]
 8011f7c:	e7c6      	b.n	8011f0c <_svfiprintf_r+0x124>
 8011f7e:	fb05 2101 	mla	r1, r5, r1, r2
 8011f82:	2301      	movs	r3, #1
 8011f84:	4607      	mov	r7, r0
 8011f86:	e7f0      	b.n	8011f6a <_svfiprintf_r+0x182>
 8011f88:	ab03      	add	r3, sp, #12
 8011f8a:	9300      	str	r3, [sp, #0]
 8011f8c:	4622      	mov	r2, r4
 8011f8e:	4b11      	ldr	r3, [pc, #68]	; (8011fd4 <_svfiprintf_r+0x1ec>)
 8011f90:	a904      	add	r1, sp, #16
 8011f92:	4640      	mov	r0, r8
 8011f94:	f3af 8000 	nop.w
 8011f98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011f9c:	4681      	mov	r9, r0
 8011f9e:	d1d6      	bne.n	8011f4e <_svfiprintf_r+0x166>
 8011fa0:	89a3      	ldrh	r3, [r4, #12]
 8011fa2:	065b      	lsls	r3, r3, #25
 8011fa4:	f53f af35 	bmi.w	8011e12 <_svfiprintf_r+0x2a>
 8011fa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011faa:	b01d      	add	sp, #116	; 0x74
 8011fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fb0:	ab03      	add	r3, sp, #12
 8011fb2:	9300      	str	r3, [sp, #0]
 8011fb4:	4622      	mov	r2, r4
 8011fb6:	4b07      	ldr	r3, [pc, #28]	; (8011fd4 <_svfiprintf_r+0x1ec>)
 8011fb8:	a904      	add	r1, sp, #16
 8011fba:	4640      	mov	r0, r8
 8011fbc:	f7ff fa86 	bl	80114cc <_printf_i>
 8011fc0:	e7ea      	b.n	8011f98 <_svfiprintf_r+0x1b0>
 8011fc2:	bf00      	nop
 8011fc4:	08012c00 	.word	0x08012c00
 8011fc8:	08012c06 	.word	0x08012c06
 8011fcc:	08012c0a 	.word	0x08012c0a
 8011fd0:	00000000 	.word	0x00000000
 8011fd4:	08011d35 	.word	0x08011d35

08011fd8 <_raise_r>:
 8011fd8:	291f      	cmp	r1, #31
 8011fda:	b538      	push	{r3, r4, r5, lr}
 8011fdc:	4604      	mov	r4, r0
 8011fde:	460d      	mov	r5, r1
 8011fe0:	d904      	bls.n	8011fec <_raise_r+0x14>
 8011fe2:	2316      	movs	r3, #22
 8011fe4:	6003      	str	r3, [r0, #0]
 8011fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8011fea:	bd38      	pop	{r3, r4, r5, pc}
 8011fec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011fee:	b112      	cbz	r2, 8011ff6 <_raise_r+0x1e>
 8011ff0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011ff4:	b94b      	cbnz	r3, 801200a <_raise_r+0x32>
 8011ff6:	4620      	mov	r0, r4
 8011ff8:	f000 f830 	bl	801205c <_getpid_r>
 8011ffc:	462a      	mov	r2, r5
 8011ffe:	4601      	mov	r1, r0
 8012000:	4620      	mov	r0, r4
 8012002:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012006:	f000 b817 	b.w	8012038 <_kill_r>
 801200a:	2b01      	cmp	r3, #1
 801200c:	d00a      	beq.n	8012024 <_raise_r+0x4c>
 801200e:	1c59      	adds	r1, r3, #1
 8012010:	d103      	bne.n	801201a <_raise_r+0x42>
 8012012:	2316      	movs	r3, #22
 8012014:	6003      	str	r3, [r0, #0]
 8012016:	2001      	movs	r0, #1
 8012018:	e7e7      	b.n	8011fea <_raise_r+0x12>
 801201a:	2400      	movs	r4, #0
 801201c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012020:	4628      	mov	r0, r5
 8012022:	4798      	blx	r3
 8012024:	2000      	movs	r0, #0
 8012026:	e7e0      	b.n	8011fea <_raise_r+0x12>

08012028 <raise>:
 8012028:	4b02      	ldr	r3, [pc, #8]	; (8012034 <raise+0xc>)
 801202a:	4601      	mov	r1, r0
 801202c:	6818      	ldr	r0, [r3, #0]
 801202e:	f7ff bfd3 	b.w	8011fd8 <_raise_r>
 8012032:	bf00      	nop
 8012034:	200001e8 	.word	0x200001e8

08012038 <_kill_r>:
 8012038:	b538      	push	{r3, r4, r5, lr}
 801203a:	4c07      	ldr	r4, [pc, #28]	; (8012058 <_kill_r+0x20>)
 801203c:	2300      	movs	r3, #0
 801203e:	4605      	mov	r5, r0
 8012040:	4608      	mov	r0, r1
 8012042:	4611      	mov	r1, r2
 8012044:	6023      	str	r3, [r4, #0]
 8012046:	f7f1 fea3 	bl	8003d90 <_kill>
 801204a:	1c43      	adds	r3, r0, #1
 801204c:	d102      	bne.n	8012054 <_kill_r+0x1c>
 801204e:	6823      	ldr	r3, [r4, #0]
 8012050:	b103      	cbz	r3, 8012054 <_kill_r+0x1c>
 8012052:	602b      	str	r3, [r5, #0]
 8012054:	bd38      	pop	{r3, r4, r5, pc}
 8012056:	bf00      	nop
 8012058:	200023e8 	.word	0x200023e8

0801205c <_getpid_r>:
 801205c:	f7f1 be90 	b.w	8003d80 <_getpid>

08012060 <__sread>:
 8012060:	b510      	push	{r4, lr}
 8012062:	460c      	mov	r4, r1
 8012064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012068:	f000 f89c 	bl	80121a4 <_read_r>
 801206c:	2800      	cmp	r0, #0
 801206e:	bfab      	itete	ge
 8012070:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012072:	89a3      	ldrhlt	r3, [r4, #12]
 8012074:	181b      	addge	r3, r3, r0
 8012076:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801207a:	bfac      	ite	ge
 801207c:	6563      	strge	r3, [r4, #84]	; 0x54
 801207e:	81a3      	strhlt	r3, [r4, #12]
 8012080:	bd10      	pop	{r4, pc}

08012082 <__swrite>:
 8012082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012086:	461f      	mov	r7, r3
 8012088:	898b      	ldrh	r3, [r1, #12]
 801208a:	05db      	lsls	r3, r3, #23
 801208c:	4605      	mov	r5, r0
 801208e:	460c      	mov	r4, r1
 8012090:	4616      	mov	r6, r2
 8012092:	d505      	bpl.n	80120a0 <__swrite+0x1e>
 8012094:	2302      	movs	r3, #2
 8012096:	2200      	movs	r2, #0
 8012098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801209c:	f000 f868 	bl	8012170 <_lseek_r>
 80120a0:	89a3      	ldrh	r3, [r4, #12]
 80120a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80120a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80120aa:	81a3      	strh	r3, [r4, #12]
 80120ac:	4632      	mov	r2, r6
 80120ae:	463b      	mov	r3, r7
 80120b0:	4628      	mov	r0, r5
 80120b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80120b6:	f000 b817 	b.w	80120e8 <_write_r>

080120ba <__sseek>:
 80120ba:	b510      	push	{r4, lr}
 80120bc:	460c      	mov	r4, r1
 80120be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120c2:	f000 f855 	bl	8012170 <_lseek_r>
 80120c6:	1c43      	adds	r3, r0, #1
 80120c8:	89a3      	ldrh	r3, [r4, #12]
 80120ca:	bf15      	itete	ne
 80120cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80120ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80120d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80120d6:	81a3      	strheq	r3, [r4, #12]
 80120d8:	bf18      	it	ne
 80120da:	81a3      	strhne	r3, [r4, #12]
 80120dc:	bd10      	pop	{r4, pc}

080120de <__sclose>:
 80120de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120e2:	f000 b813 	b.w	801210c <_close_r>
	...

080120e8 <_write_r>:
 80120e8:	b538      	push	{r3, r4, r5, lr}
 80120ea:	4c07      	ldr	r4, [pc, #28]	; (8012108 <_write_r+0x20>)
 80120ec:	4605      	mov	r5, r0
 80120ee:	4608      	mov	r0, r1
 80120f0:	4611      	mov	r1, r2
 80120f2:	2200      	movs	r2, #0
 80120f4:	6022      	str	r2, [r4, #0]
 80120f6:	461a      	mov	r2, r3
 80120f8:	f7f1 fe81 	bl	8003dfe <_write>
 80120fc:	1c43      	adds	r3, r0, #1
 80120fe:	d102      	bne.n	8012106 <_write_r+0x1e>
 8012100:	6823      	ldr	r3, [r4, #0]
 8012102:	b103      	cbz	r3, 8012106 <_write_r+0x1e>
 8012104:	602b      	str	r3, [r5, #0]
 8012106:	bd38      	pop	{r3, r4, r5, pc}
 8012108:	200023e8 	.word	0x200023e8

0801210c <_close_r>:
 801210c:	b538      	push	{r3, r4, r5, lr}
 801210e:	4c06      	ldr	r4, [pc, #24]	; (8012128 <_close_r+0x1c>)
 8012110:	2300      	movs	r3, #0
 8012112:	4605      	mov	r5, r0
 8012114:	4608      	mov	r0, r1
 8012116:	6023      	str	r3, [r4, #0]
 8012118:	f7f1 fe8d 	bl	8003e36 <_close>
 801211c:	1c43      	adds	r3, r0, #1
 801211e:	d102      	bne.n	8012126 <_close_r+0x1a>
 8012120:	6823      	ldr	r3, [r4, #0]
 8012122:	b103      	cbz	r3, 8012126 <_close_r+0x1a>
 8012124:	602b      	str	r3, [r5, #0]
 8012126:	bd38      	pop	{r3, r4, r5, pc}
 8012128:	200023e8 	.word	0x200023e8

0801212c <_fstat_r>:
 801212c:	b538      	push	{r3, r4, r5, lr}
 801212e:	4c07      	ldr	r4, [pc, #28]	; (801214c <_fstat_r+0x20>)
 8012130:	2300      	movs	r3, #0
 8012132:	4605      	mov	r5, r0
 8012134:	4608      	mov	r0, r1
 8012136:	4611      	mov	r1, r2
 8012138:	6023      	str	r3, [r4, #0]
 801213a:	f7f1 fe88 	bl	8003e4e <_fstat>
 801213e:	1c43      	adds	r3, r0, #1
 8012140:	d102      	bne.n	8012148 <_fstat_r+0x1c>
 8012142:	6823      	ldr	r3, [r4, #0]
 8012144:	b103      	cbz	r3, 8012148 <_fstat_r+0x1c>
 8012146:	602b      	str	r3, [r5, #0]
 8012148:	bd38      	pop	{r3, r4, r5, pc}
 801214a:	bf00      	nop
 801214c:	200023e8 	.word	0x200023e8

08012150 <_isatty_r>:
 8012150:	b538      	push	{r3, r4, r5, lr}
 8012152:	4c06      	ldr	r4, [pc, #24]	; (801216c <_isatty_r+0x1c>)
 8012154:	2300      	movs	r3, #0
 8012156:	4605      	mov	r5, r0
 8012158:	4608      	mov	r0, r1
 801215a:	6023      	str	r3, [r4, #0]
 801215c:	f7f1 fe87 	bl	8003e6e <_isatty>
 8012160:	1c43      	adds	r3, r0, #1
 8012162:	d102      	bne.n	801216a <_isatty_r+0x1a>
 8012164:	6823      	ldr	r3, [r4, #0]
 8012166:	b103      	cbz	r3, 801216a <_isatty_r+0x1a>
 8012168:	602b      	str	r3, [r5, #0]
 801216a:	bd38      	pop	{r3, r4, r5, pc}
 801216c:	200023e8 	.word	0x200023e8

08012170 <_lseek_r>:
 8012170:	b538      	push	{r3, r4, r5, lr}
 8012172:	4c07      	ldr	r4, [pc, #28]	; (8012190 <_lseek_r+0x20>)
 8012174:	4605      	mov	r5, r0
 8012176:	4608      	mov	r0, r1
 8012178:	4611      	mov	r1, r2
 801217a:	2200      	movs	r2, #0
 801217c:	6022      	str	r2, [r4, #0]
 801217e:	461a      	mov	r2, r3
 8012180:	f7f1 fe80 	bl	8003e84 <_lseek>
 8012184:	1c43      	adds	r3, r0, #1
 8012186:	d102      	bne.n	801218e <_lseek_r+0x1e>
 8012188:	6823      	ldr	r3, [r4, #0]
 801218a:	b103      	cbz	r3, 801218e <_lseek_r+0x1e>
 801218c:	602b      	str	r3, [r5, #0]
 801218e:	bd38      	pop	{r3, r4, r5, pc}
 8012190:	200023e8 	.word	0x200023e8

08012194 <_malloc_usable_size_r>:
 8012194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012198:	1f18      	subs	r0, r3, #4
 801219a:	2b00      	cmp	r3, #0
 801219c:	bfbc      	itt	lt
 801219e:	580b      	ldrlt	r3, [r1, r0]
 80121a0:	18c0      	addlt	r0, r0, r3
 80121a2:	4770      	bx	lr

080121a4 <_read_r>:
 80121a4:	b538      	push	{r3, r4, r5, lr}
 80121a6:	4c07      	ldr	r4, [pc, #28]	; (80121c4 <_read_r+0x20>)
 80121a8:	4605      	mov	r5, r0
 80121aa:	4608      	mov	r0, r1
 80121ac:	4611      	mov	r1, r2
 80121ae:	2200      	movs	r2, #0
 80121b0:	6022      	str	r2, [r4, #0]
 80121b2:	461a      	mov	r2, r3
 80121b4:	f7f1 fe06 	bl	8003dc4 <_read>
 80121b8:	1c43      	adds	r3, r0, #1
 80121ba:	d102      	bne.n	80121c2 <_read_r+0x1e>
 80121bc:	6823      	ldr	r3, [r4, #0]
 80121be:	b103      	cbz	r3, 80121c2 <_read_r+0x1e>
 80121c0:	602b      	str	r3, [r5, #0]
 80121c2:	bd38      	pop	{r3, r4, r5, pc}
 80121c4:	200023e8 	.word	0x200023e8

080121c8 <round>:
 80121c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121ca:	ec57 6b10 	vmov	r6, r7, d0
 80121ce:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80121d2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80121d6:	2c13      	cmp	r4, #19
 80121d8:	463b      	mov	r3, r7
 80121da:	463d      	mov	r5, r7
 80121dc:	dc17      	bgt.n	801220e <round+0x46>
 80121de:	2c00      	cmp	r4, #0
 80121e0:	da09      	bge.n	80121f6 <round+0x2e>
 80121e2:	3401      	adds	r4, #1
 80121e4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80121e8:	d103      	bne.n	80121f2 <round+0x2a>
 80121ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80121ee:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80121f2:	2100      	movs	r1, #0
 80121f4:	e02c      	b.n	8012250 <round+0x88>
 80121f6:	4a18      	ldr	r2, [pc, #96]	; (8012258 <round+0x90>)
 80121f8:	4122      	asrs	r2, r4
 80121fa:	4217      	tst	r7, r2
 80121fc:	d100      	bne.n	8012200 <round+0x38>
 80121fe:	b19e      	cbz	r6, 8012228 <round+0x60>
 8012200:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012204:	4123      	asrs	r3, r4
 8012206:	442b      	add	r3, r5
 8012208:	ea23 0302 	bic.w	r3, r3, r2
 801220c:	e7f1      	b.n	80121f2 <round+0x2a>
 801220e:	2c33      	cmp	r4, #51	; 0x33
 8012210:	dd0d      	ble.n	801222e <round+0x66>
 8012212:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8012216:	d107      	bne.n	8012228 <round+0x60>
 8012218:	4630      	mov	r0, r6
 801221a:	4639      	mov	r1, r7
 801221c:	ee10 2a10 	vmov	r2, s0
 8012220:	f7ee f834 	bl	800028c <__adddf3>
 8012224:	4606      	mov	r6, r0
 8012226:	460f      	mov	r7, r1
 8012228:	ec47 6b10 	vmov	d0, r6, r7
 801222c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801222e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8012232:	f04f 30ff 	mov.w	r0, #4294967295
 8012236:	40d0      	lsrs	r0, r2
 8012238:	4206      	tst	r6, r0
 801223a:	d0f5      	beq.n	8012228 <round+0x60>
 801223c:	2201      	movs	r2, #1
 801223e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8012242:	fa02 f404 	lsl.w	r4, r2, r4
 8012246:	1931      	adds	r1, r6, r4
 8012248:	bf28      	it	cs
 801224a:	189b      	addcs	r3, r3, r2
 801224c:	ea21 0100 	bic.w	r1, r1, r0
 8012250:	461f      	mov	r7, r3
 8012252:	460e      	mov	r6, r1
 8012254:	e7e8      	b.n	8012228 <round+0x60>
 8012256:	bf00      	nop
 8012258:	000fffff 	.word	0x000fffff

0801225c <_init>:
 801225c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801225e:	bf00      	nop
 8012260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012262:	bc08      	pop	{r3}
 8012264:	469e      	mov	lr, r3
 8012266:	4770      	bx	lr

08012268 <_fini>:
 8012268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801226a:	bf00      	nop
 801226c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801226e:	bc08      	pop	{r3}
 8012270:	469e      	mov	lr, r3
 8012272:	4770      	bx	lr
