 ```verilog
always @(posedge clk) begin
    out <= ~out ^ in;
end
endmodule