{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@97:107@HdlStmAssign", "assign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\nalways @(posedge clk) begin\n  case (state)\n  STATE_RESET: begin\n    cgs_rst <= {NUM_LANES{1'b1}};\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@95:105", "wire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\nalways @(posedge clk) begin\n  case (state)\n"]], "Diff Content": {"Delete": [[102, "assign status_state = state;\n"]], "Add": [[102, "  assign status_state = state;\n"]]}}