
*** Running vivado
    with args -log lab20_2_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab20_2_bd_wrapper.tcl

!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Mar 18 13:39:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab20_2_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Downloads/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/lab20_2_bd.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: synth_design -top lab20_2_bd_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1046.559 ; gain = 466.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd_wrapper' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'lab20_2_bd' declared at 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:15' bound to instance 'lab20_2_bd_i' of component 'lab20_2_bd' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd:38]
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:30]
INFO: [Synth 8-3491] module 'lab20_2_bd_axi_smc_3' declared at 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_axi_smc_3_stub.vhdl:6' bound to instance 'axi_smc' of component 'lab20_2_bd_axi_smc_3' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:213]
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd_axi_smc_3' [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_axi_smc_3_stub.vhdl:58]
INFO: [Synth 8-3491] module 'lab20_2_bd_axi_uartlite_0_1' declared at 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_axi_uartlite_0_1_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'lab20_2_bd_axi_uartlite_0_1' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:256]
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd_axi_uartlite_0_1' [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_axi_uartlite_0_1_stub.vhdl:40]
INFO: [Synth 8-3491] module 'lab20_2_bd_clk_wiz_2' declared at 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_clk_wiz_2_stub.vhdl:6' bound to instance 'clk_wiz' of component 'lab20_2_bd_clk_wiz_2' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:281]
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd_clk_wiz_2' [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_clk_wiz_2_stub.vhdl:18]
INFO: [Synth 8-3491] module 'lab20_2_bd_jtag_axi_0_1' declared at 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_jtag_axi_0_1_stub.vhdl:6' bound to instance 'jtag_axi_0' of component 'lab20_2_bd_jtag_axi_0_1' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:288]
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd_jtag_axi_0_1' [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_jtag_axi_0_1_stub.vhdl:39]
INFO: [Synth 8-3491] module 'lab20_2_bd_reset_inv_0_0' declared at 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_reset_inv_0_0_stub.vhdl:6' bound to instance 'reset_inv_0' of component 'lab20_2_bd_reset_inv_0_0' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:312]
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd_reset_inv_0_0' [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_reset_inv_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'lab20_2_bd_rst_clk_wiz_100M_2' declared at 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_rst_clk_wiz_100M_2_stub.vhdl:6' bound to instance 'rst_clk_wiz_100M' of component 'lab20_2_bd_rst_clk_wiz_100M_2' [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:317]
INFO: [Synth 8-638] synthesizing module 'lab20_2_bd_rst_clk_wiz_100M_2' [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/.Xil/Vivado-32912-dvirhersh_comp/realtime/lab20_2_bd_rst_clk_wiz_100M_2_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'lab20_2_bd' (0#1) [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lab20_2_bd_wrapper' (0#1) [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.312 ; gain = 578.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.312 ; gain = 578.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.312 ; gain = 578.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1158.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1_in_context.xdc] for cell 'lab20_2_bd_i/axi_uartlite_0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1_in_context.xdc] for cell 'lab20_2_bd_i/axi_uartlite_0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/lab20_2_bd_jtag_axi_0_1/lab20_2_bd_jtag_axi_0_1_in_context.xdc] for cell 'lab20_2_bd_i/jtag_axi_0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/lab20_2_bd_jtag_axi_0_1/lab20_2_bd_jtag_axi_0_1_in_context.xdc] for cell 'lab20_2_bd_i/jtag_axi_0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/lab20_2_bd_axi_smc_3/lab20_2_bd_axi_smc_3_in_context.xdc] for cell 'lab20_2_bd_i/axi_smc'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/lab20_2_bd_axi_smc_3/lab20_2_bd_axi_smc_3_in_context.xdc] for cell 'lab20_2_bd_i/axi_smc'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_in_context.xdc] for cell 'lab20_2_bd_i/clk_wiz'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_in_context.xdc] for cell 'lab20_2_bd_i/clk_wiz'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2_in_context.xdc] for cell 'lab20_2_bd_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2_in_context.xdc] for cell 'lab20_2_bd_i/rst_clk_wiz_100M'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/lab20_2_bd_reset_inv_0_0/lab20_2_bd_reset_inv_0_0_in_context.xdc] for cell 'lab20_2_bd_i/reset_inv_0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/lab20_2_bd_reset_inv_0_0/lab20_2_bd_reset_inv_0_0_in_context.xdc] for cell 'lab20_2_bd_i/reset_inv_0'
Parsing XDC File [C:/FPGA/logtel/for_axi_labs/bh_llb.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/for_axi_labs/bh_llb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA/logtel/for_axi_labs/bh_llb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab20_2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab20_2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1160.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1160.715 ; gain = 581.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1160.715 ; gain = 581.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_2_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_2_bd_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_2_bd_i/jtag_axi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_2_bd_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_2_bd_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_2_bd_i/rst_clk_wiz_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_2_bd_i/reset_inv_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1160.715 ; gain = 581.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1160.715 ; gain = 581.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1164.285 ; gain = 584.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.234 ; gain = 755.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.234 ; gain = 755.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1345.055 ; gain = 765.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |lab20_2_bd_axi_smc_3          |         1|
|2     |lab20_2_bd_axi_uartlite_0_1   |         1|
|3     |lab20_2_bd_clk_wiz_2          |         1|
|4     |lab20_2_bd_jtag_axi_0_1       |         1|
|5     |lab20_2_bd_reset_inv_0_0      |         1|
|6     |lab20_2_bd_rst_clk_wiz_100M_2 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |lab20_2_bd_axi_smc_3_bbox          |     1|
|2     |lab20_2_bd_axi_uartlite_0_1_bbox   |     1|
|3     |lab20_2_bd_clk_wiz_2_bbox          |     1|
|4     |lab20_2_bd_jtag_axi_0_1_bbox       |     1|
|5     |lab20_2_bd_reset_inv_0_0_bbox      |     1|
|6     |lab20_2_bd_rst_clk_wiz_100M_2_bbox |     1|
|7     |IBUF                               |     3|
|8     |OBUF                               |     2|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1562.129 ; gain = 980.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.129 ; gain = 982.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1562.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1564.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1abff463
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.020 ; gain = 1190.859
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1564.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/lab20_2_bd_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab20_2_bd_wrapper_utilization_synth.rpt -pb lab20_2_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 13:40:45 2025...
