<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="simple_rvl_ctrl_ex" device="LFD2NX-40-8BG256C" performance_grade="8_High-Performance_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="top_rvl_ctrl_ex"/>
        <Source name="src/top_rvl_ctrl_ex.v" type="Verilog" type_short="Verilog">
            <Options top_module="top_rvl_ctrl_ex"/>
        </Source>
        <Source name="src/rvl_ctrl_mod.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="constraints/pin_mapping.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="constraints/timing_constraints.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="Reveal/simple_rvl_ctrl_a.rva" type="Reveal Analyzer Project File" type_short="RVA">
            <Options/>
        </Source>
        <Source name="Reveal/simple_rvl_ctrl_ex.rvl" type="Reveal" type_short="Reveal">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="simple_rvl_ctrl_ex1.sty"/>
</RadiantProject>
