.. _thanks_to:

Thanks to
=========

We develop tools but also integrate other open source projects:

- `Verilog HDL/SystemVerilog`_ 
- `VUnit`_
- `VSG`_
- `Wavedrom`_
- `VHDL formatter`_
- `VHDL grammar`_
- `Verilog formatter`_
- `YosysJS`_
- `Tree-sitter-verilog`_
- `Tree-sitter-vhdl`_


.. _Verilog HDL/SystemVerilog: https://marketplace.visualstudio.com/items?itemName=mshr-h.VerilogHDL
.. _VUnit: https://vunit.github.io
.. _VSG: https://github.com/jeremiah-c-leary/vhdl-style-guide
.. _Wavedrom: https://github.com/wavedrom/wavedrom
.. _VHDL formatter: https://github.com/g2384/VHDLFormatter
.. _VHDL grammar: https://github.com/richjyoung/vscode-modern-vhdl
.. _Verilog formatter: https://github.com/thomasrussellmurphy/istyle-verilog-formatter
.. _YosysJS: http://www.clifford.at/yosys/yosysjs.html
.. _Tree-sitter-verilog : https://github.com/tree-sitter/tree-sitter-verilog
.. _Tree-sitter-vhdl : https://github.com/alemuller/tree-sitter-vhdl