ARM GAS  /tmp/ccit43Nv.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.init_peripherals,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	init_peripherals:
  24              	.LFB68:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "debug.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** #include "clock_master.h"
  24:Core/Src/main.c **** #include "time.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** extern TIM_HandleTypeDef htim3;
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** static void init_peripherals(){
  26              		.loc 1 30 31 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccit43Nv.s 			page 2


  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 08B5     		push	{r3, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** 
  33:Core/Src/main.c ****   MX_GPIO_Init();
  35              		.loc 1 33 3 view .LVU1
  36 0002 FFF7FEFF 		bl	MX_GPIO_Init
  37              	.LVL0:
  34:Core/Src/main.c ****   debug_init();
  38              		.loc 1 34 3 view .LVU2
  39 0006 FFF7FEFF 		bl	debug_init
  40              	.LVL1:
  35:Core/Src/main.c **** }
  41              		.loc 1 35 1 is_stmt 0 view .LVU3
  42 000a 08BD     		pop	{r3, pc}
  43              		.cfi_endproc
  44              	.LFE68:
  46              		.section	.rodata.main.str1.4,"aMS",%progbits,1
  47              		.align	2
  48              	.LC0:
  49 0000 72756E3A 		.ascii	"run:8mhz\015\012\000"
  49      386D687A 
  49      0D0A00
  50 000b 00       		.align	2
  51              	.LC1:
  52 000c 72756E3A 		.ascii	"run:0,5mhz\015\012\000"
  52      302C356D 
  52      687A0D0A 
  52      00
  53 0019 000000   		.align	2
  54              	.LC2:
  55 001c 736C6565 		.ascii	"sleep:off,  \015\012\000"
  55      703A6F66 
  55      662C2020 
  55      0D0A00
  56              		.section	.text.main,"ax",%progbits
  57              		.align	1
  58              		.global	main
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  62              		.fpu softvfp
  64              	main:
  65              	.LFB69:
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /**
  39:Core/Src/main.c ****   * @brief  The application entry point.
  40:Core/Src/main.c ****   * @retval int
  41:Core/Src/main.c ****   */
  42:Core/Src/main.c **** int main(void)
  43:Core/Src/main.c **** {
  66              		.loc 1 43 1 is_stmt 1 view -0
ARM GAS  /tmp/ccit43Nv.s 			page 3


  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70 0000 10B5     		push	{r4, lr}
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 8
  73              		.cfi_offset 4, -8
  74              		.cfi_offset 14, -4
  44:Core/Src/main.c **** 
  45:Core/Src/main.c ****   HAL_Init();
  75              		.loc 1 45 3 view .LVU5
  76 0002 FFF7FEFF 		bl	HAL_Init
  77              	.LVL2:
  46:Core/Src/main.c **** 
  47:Core/Src/main.c ****   
  48:Core/Src/main.c ****   clock_master_set(CLOCK_8MHZ);
  78              		.loc 1 48 3 view .LVU6
  79 0006 0020     		movs	r0, #0
  80 0008 FFF7FEFF 		bl	clock_master_set
  81              	.LVL3:
  49:Core/Src/main.c ****   init_peripherals();
  82              		.loc 1 49 3 view .LVU7
  83 000c FFF7FEFF 		bl	init_peripherals
  84              	.LVL4:
  50:Core/Src/main.c ****  
  51:Core/Src/main.c **** 
  52:Core/Src/main.c ****   
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** 
  55:Core/Src/main.c ****   debug_print("run:8mhz\r\n");
  85              		.loc 1 55 3 view .LVU8
  86 0010 1948     		ldr	r0, .L7
  87 0012 FFF7FEFF 		bl	debug_print
  88              	.LVL5:
  56:Core/Src/main.c **** 
  57:Core/Src/main.c ****   uint8_t counter = 0;
  89              		.loc 1 57 3 view .LVU9
  90              	.L5:
  43:Core/Src/main.c **** 
  91              		.loc 1 43 1 is_stmt 0 view .LVU10
  92 0016 0024     		movs	r4, #0
  93              	.LVL6:
  94              	.L4:
  58:Core/Src/main.c **** 
  59:Core/Src/main.c ****   /* Infinite loop */
  60:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  61:Core/Src/main.c ****   while (1)
  95              		.loc 1 61 3 is_stmt 1 view .LVU11
  62:Core/Src/main.c ****   {
  63:Core/Src/main.c ****     counter ++;
  96              		.loc 1 63 5 view .LVU12
  97              		.loc 1 63 13 is_stmt 0 view .LVU13
  98 0018 0134     		adds	r4, r4, #1
  99              	.LVL7:
 100              		.loc 1 63 13 view .LVU14
 101 001a E4B2     		uxtb	r4, r4
 102              	.LVL8:
ARM GAS  /tmp/ccit43Nv.s 			page 4


  64:Core/Src/main.c ****     delay(1000);
 103              		.loc 1 64 5 is_stmt 1 view .LVU15
 104 001c 4FF47A70 		mov	r0, #1000
 105 0020 FFF7FEFF 		bl	HAL_Delay
 106              	.LVL9:
  65:Core/Src/main.c **** 
  66:Core/Src/main.c ****     if(counter == 5){
 107              		.loc 1 66 5 view .LVU16
 108              		.loc 1 66 7 is_stmt 0 view .LVU17
 109 0024 052C     		cmp	r4, #5
 110 0026 F7D1     		bne	.L4
 111              	.LBB4:
  67:Core/Src/main.c ****     debug_print("run:0,5mhz\r\n");
 112              		.loc 1 67 5 is_stmt 1 view .LVU18
 113 0028 1448     		ldr	r0, .L7+4
 114 002a FFF7FEFF 		bl	debug_print
 115              	.LVL10:
  68:Core/Src/main.c ****     debug_deinit();
 116              		.loc 1 68 5 view .LVU19
 117 002e FFF7FEFF 		bl	debug_deinit
 118              	.LVL11:
  69:Core/Src/main.c ****     MX_GPIO_Deinit();
 119              		.loc 1 69 5 view .LVU20
 120 0032 FFF7FEFF 		bl	MX_GPIO_Deinit
 121              	.LVL12:
  70:Core/Src/main.c ****     MX_TIM3_Init();
 122              		.loc 1 70 5 view .LVU21
 123 0036 FFF7FEFF 		bl	MX_TIM3_Init
 124              	.LVL13:
  71:Core/Src/main.c ****     HAL_DeInit();
 125              		.loc 1 71 5 view .LVU22
 126 003a FFF7FEFF 		bl	HAL_DeInit
 127              	.LVL14:
  72:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim3);
 128              		.loc 1 72 5 view .LVU23
 129 003e 104C     		ldr	r4, .L7+8
 130              	.LVL15:
 131              		.loc 1 72 5 is_stmt 0 view .LVU24
 132 0040 2046     		mov	r0, r4
 133 0042 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 134              	.LVL16:
  73:Core/Src/main.c ****     clock_master_set(CLOCK_1MHZ);
 135              		.loc 1 73 5 is_stmt 1 view .LVU25
 136 0046 A020     		movs	r0, #160
 137 0048 FFF7FEFF 		bl	clock_master_set
 138              	.LVL17:
  74:Core/Src/main.c ****     HAL_SuspendTick();
 139              		.loc 1 74 5 view .LVU26
 140 004c FFF7FEFF 		bl	HAL_SuspendTick
 141              	.LVL18:
  75:Core/Src/main.c ****     HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);    
 142              		.loc 1 75 5 view .LVU27
 143 0050 0121     		movs	r1, #1
 144 0052 0020     		movs	r0, #0
 145 0054 FFF7FEFF 		bl	HAL_PWR_EnterSLEEPMode
 146              	.LVL19:
  76:Core/Src/main.c ****     HAL_Init();
ARM GAS  /tmp/ccit43Nv.s 			page 5


 147              		.loc 1 76 5 view .LVU28
 148 0058 FFF7FEFF 		bl	HAL_Init
 149              	.LVL20:
  77:Core/Src/main.c ****     HAL_ResumeTick();
 150              		.loc 1 77 5 view .LVU29
 151 005c FFF7FEFF 		bl	HAL_ResumeTick
 152              	.LVL21:
  78:Core/Src/main.c ****     HAL_TIM_Base_Stop_IT(&htim3);
 153              		.loc 1 78 5 view .LVU30
 154 0060 2046     		mov	r0, r4
 155 0062 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 156              	.LVL22:
  79:Core/Src/main.c ****     clock_master_set(CLOCK_8MHZ); 
 157              		.loc 1 79 5 view .LVU31
 158 0066 0020     		movs	r0, #0
 159 0068 FFF7FEFF 		bl	clock_master_set
 160              	.LVL23:
  80:Core/Src/main.c ****     init_peripherals();
 161              		.loc 1 80 5 view .LVU32
 162 006c FFF7FEFF 		bl	init_peripherals
 163              	.LVL24:
  81:Core/Src/main.c ****      debug_print("sleep:off,  \r\n");
 164              		.loc 1 81 6 view .LVU33
 165 0070 0448     		ldr	r0, .L7+12
 166 0072 FFF7FEFF 		bl	debug_print
 167              	.LVL25:
  82:Core/Src/main.c ****      counter = 0;
 168              		.loc 1 82 6 view .LVU34
 169              		.loc 1 82 6 is_stmt 0 view .LVU35
 170 0076 CEE7     		b	.L5
 171              	.L8:
 172              		.align	2
 173              	.L7:
 174 0078 00000000 		.word	.LC0
 175 007c 0C000000 		.word	.LC1
 176 0080 00000000 		.word	htim3
 177 0084 1C000000 		.word	.LC2
 178              	.LBE4:
 179              		.cfi_endproc
 180              	.LFE69:
 182              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 183              		.align	1
 184              		.global	HAL_TIM_PeriodElapsedCallback
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 188              		.fpu softvfp
 190              	HAL_TIM_PeriodElapsedCallback:
 191              	.LVL26:
 192              	.LFB70:
  83:Core/Src/main.c ****     }
  84:Core/Src/main.c ****    
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  88:Core/Src/main.c ****   }
  89:Core/Src/main.c ****   /* USER CODE END 3 */
ARM GAS  /tmp/ccit43Nv.s 			page 6


  90:Core/Src/main.c **** }
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* tim){
 193              		.loc 1 93 59 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		.loc 1 93 59 is_stmt 0 view .LVU37
 198 0000 08B5     		push	{r3, lr}
 199              	.LCFI2:
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 3, -8
 202              		.cfi_offset 14, -4
  94:Core/Src/main.c **** HAL_GPIO_WritePin(LED_PIN_GPIO_Port,LED_PIN_Pin,1);
 203              		.loc 1 94 1 is_stmt 1 view .LVU38
 204 0002 0122     		movs	r2, #1
 205 0004 0421     		movs	r1, #4
 206 0006 0248     		ldr	r0, .L11
 207              	.LVL27:
 208              		.loc 1 94 1 is_stmt 0 view .LVU39
 209 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 210              	.LVL28:
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** }
 211              		.loc 1 96 1 view .LVU40
 212 000c 08BD     		pop	{r3, pc}
 213              	.L12:
 214 000e 00BF     		.align	2
 215              	.L11:
 216 0010 000C0140 		.word	1073810432
 217              		.cfi_endproc
 218              	.LFE70:
 220              		.section	.text.Error_Handler,"ax",%progbits
 221              		.align	1
 222              		.global	Error_Handler
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu softvfp
 228              	Error_Handler:
 229              	.LFB71:
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** /**
 102:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 103:Core/Src/main.c ****   * @retval None
 104:Core/Src/main.c ****   */
 105:Core/Src/main.c **** void Error_Handler(void)
 106:Core/Src/main.c **** {
 230              		.loc 1 106 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ Volatile: function does not return.
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccit43Nv.s 			page 7


 235              		@ link register save eliminated.
 107:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 108:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 109:Core/Src/main.c ****   __disable_irq();
 236              		.loc 1 109 3 view .LVU42
 237              	.LBB5:
 238              	.LBI5:
 239              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  /tmp/ccit43Nv.s 			page 8


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /tmp/ccit43Nv.s 			page 9


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 240              		.loc 2 140 27 view .LVU43
 241              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 242              		.loc 2 142 3 view .LVU44
 243              		.syntax unified
 244              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 245 0000 72B6     		cpsid i
 246              	@ 0 "" 2
 247              		.thumb
 248              		.syntax unified
 249              	.L14:
 250              	.LBE6:
 251              	.LBE5:
 110:Core/Src/main.c ****   while (1)
 252              		.loc 1 110 3 discriminator 1 view .LVU45
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****   }
 253              		.loc 1 112 3 discriminator 1 view .LVU46
 110:Core/Src/main.c ****   while (1)
 254              		.loc 1 110 9 discriminator 1 view .LVU47
 255 0002 FEE7     		b	.L14
 256              		.cfi_endproc
ARM GAS  /tmp/ccit43Nv.s 			page 10


 257              	.LFE71:
 259              		.text
 260              	.Letext0:
 261              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 262              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 263              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 264              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 265              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 266              		.file 8 "Core/Modulos/include/core.h"
 267              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 268              		.file 10 "Core/Modulos/include/debug.h"
 269              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 270              		.file 12 "Core/Modulos/include/clock_master.h"
 271              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
 272              		.file 14 "Core/Modulos/include/gpio.h"
ARM GAS  /tmp/ccit43Nv.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccit43Nv.s:16     .text.init_peripherals:0000000000000000 $t
     /tmp/ccit43Nv.s:23     .text.init_peripherals:0000000000000000 init_peripherals
     /tmp/ccit43Nv.s:47     .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccit43Nv.s:57     .text.main:0000000000000000 $t
     /tmp/ccit43Nv.s:64     .text.main:0000000000000000 main
     /tmp/ccit43Nv.s:174    .text.main:0000000000000078 $d
     /tmp/ccit43Nv.s:183    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccit43Nv.s:190    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccit43Nv.s:216    .text.HAL_TIM_PeriodElapsedCallback:0000000000000010 $d
     /tmp/ccit43Nv.s:221    .text.Error_Handler:0000000000000000 $t
     /tmp/ccit43Nv.s:228    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
MX_GPIO_Init
debug_init
HAL_Init
clock_master_set
debug_print
HAL_Delay
debug_deinit
MX_GPIO_Deinit
MX_TIM3_Init
HAL_DeInit
HAL_TIM_Base_Start_IT
HAL_SuspendTick
HAL_PWR_EnterSLEEPMode
HAL_ResumeTick
HAL_TIM_Base_Stop_IT
htim3
HAL_GPIO_WritePin
