#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000028a36c6a760 .scope module, "tb_alu" "tb_alu" 2 3;
 .timescale -9 -12;
v0000028a36cdca90_0 .var "A", 31 0;
v0000028a36cdcbd0_0 .var "B", 31 0;
v0000028a36cdc1d0_0 .net "EQ", 0 0, v0000028a36d6bee0_0;  1 drivers
v0000028a36cdc270_0 .net "EQM", 0 0, v0000028a36c7dc20_0;  1 drivers
v0000028a36cdc3b0_0 .net "EQM_U", 0 0, v0000028a36c89b20_0;  1 drivers
v0000028a36cdc950_0 .net "Q", 31 0, v0000028a36c6fb80_0;  1 drivers
v0000028a36cdc770_0 .var "func3", 2 0;
v0000028a36cdc450_0 .var "func7", 6 0;
v0000028a36cdc810_0 .var "isALUimm", 0 0;
v0000028a36cdc4f0_0 .var "isALUreg", 0 0;
v0000028a36cdc590_0 .var "isAUIPC", 0 0;
v0000028a36cdcf90_0 .var "isBranch", 0 0;
v0000028a36cdc6d0_0 .var "isJAL", 0 0;
v0000028a36cdc9f0_0 .var "isJALR", 0 0;
v0000028a36cdcb30_0 .var "isLUI", 0 0;
v0000028a36cdcc70_0 .var "isLoad", 0 0;
v0000028a36cdcd10_0 .var "isStore", 0 0;
v0000028a36cdce50_0 .var "shamt", 4 0;
S_0000028a36c6a8f0 .scope module, "dut" "alu" 2 22, 3 1 0, S_0000028a36c6a760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 7 "func7";
    .port_info 4 /INPUT 5 "shamt";
    .port_info 5 /INPUT 1 "isALUreg";
    .port_info 6 /INPUT 1 "isALUimm";
    .port_info 7 /INPUT 1 "isBranch";
    .port_info 8 /INPUT 1 "isJALR";
    .port_info 9 /INPUT 1 "isJAL";
    .port_info 10 /INPUT 1 "isAUIPC";
    .port_info 11 /INPUT 1 "isLUI";
    .port_info 12 /INPUT 1 "isLoad";
    .port_info 13 /INPUT 1 "isStore";
    .port_info 14 /OUTPUT 1 "EQ";
    .port_info 15 /OUTPUT 1 "EQM";
    .port_info 16 /OUTPUT 1 "EQM_U";
    .port_info 17 /OUTPUT 32 "Q";
v0000028a36d671e0_0 .net "A", 31 0, v0000028a36cdca90_0;  1 drivers
v0000028a36d6e870_0 .net "B", 31 0, v0000028a36cdcbd0_0;  1 drivers
v0000028a36d6bee0_0 .var "EQ", 0 0;
v0000028a36c7dc20_0 .var "EQM", 0 0;
v0000028a36c89b20_0 .var "EQM_U", 0 0;
v0000028a36c6fb80_0 .var "Q", 31 0;
v0000028a36c6fc20_0 .net "func3", 2 0, v0000028a36cdc770_0;  1 drivers
v0000028a36c6fcc0_0 .net "func7", 6 0, v0000028a36cdc450_0;  1 drivers
v0000028a36c6fd60_0 .net "isALUimm", 0 0, v0000028a36cdc810_0;  1 drivers
v0000028a36d66780_0 .net "isALUreg", 0 0, v0000028a36cdc4f0_0;  1 drivers
v0000028a36d66820_0 .net "isAUIPC", 0 0, v0000028a36cdc590_0;  1 drivers
v0000028a36d668c0_0 .net "isBranch", 0 0, v0000028a36cdcf90_0;  1 drivers
v0000028a36d66960_0 .net "isJAL", 0 0, v0000028a36cdc6d0_0;  1 drivers
v0000028a36d66a00_0 .net "isJALR", 0 0, v0000028a36cdc9f0_0;  1 drivers
v0000028a36cdc630_0 .net "isLUI", 0 0, v0000028a36cdcb30_0;  1 drivers
v0000028a36cdc8b0_0 .net "isLoad", 0 0, v0000028a36cdcc70_0;  1 drivers
v0000028a36cdc090_0 .net "isStore", 0 0, v0000028a36cdcd10_0;  1 drivers
v0000028a36cdc310_0 .net "shamt", 4 0, v0000028a36cdce50_0;  1 drivers
E_0000028a36c6a220/0 .event anyedge, v0000028a36d66780_0, v0000028a36c6fd60_0, v0000028a36c6fc20_0, v0000028a36c6fcc0_0;
E_0000028a36c6a220/1 .event anyedge, v0000028a36d671e0_0, v0000028a36d6e870_0, v0000028a36cdc310_0, v0000028a36d66820_0;
E_0000028a36c6a220/2 .event anyedge, v0000028a36cdc630_0, v0000028a36d66960_0, v0000028a36d66a00_0, v0000028a36cdc8b0_0;
E_0000028a36c6a220/3 .event anyedge, v0000028a36cdc090_0;
E_0000028a36c6a220 .event/or E_0000028a36c6a220/0, E_0000028a36c6a220/1, E_0000028a36c6a220/2, E_0000028a36c6a220/3;
    .scope S_0000028a36c6a8f0;
T_0 ;
    %wait E_0000028a36c6a220;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %load/vec4 v0000028a36d66780_0;
    %flag_set/vec4 8;
    %load/vec4 v0000028a36c6fd60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %load/vec4 v0000028a36c6fc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0000028a36c6fcc0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000028a36d66780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %sub;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %add;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
T_0.13 ;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %and;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %or;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %xor;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0000028a36d671e0_0;
    %ix/getv 4, v0000028a36cdc310_0;
    %shiftl 4;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0000028a36c6fcc0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0000028a36d671e0_0;
    %ix/getv 4, v0000028a36cdc310_0;
    %shiftr 4;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0000028a36d671e0_0;
    %ix/getv 4, v0000028a36cdc310_0;
    %shiftr 4;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028a36d66820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %add;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0000028a36cdc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v0000028a36d6e870_0;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0000028a36d66960_0;
    %flag_set/vec4 8;
    %load/vec4 v0000028a36d66a00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.24, 9;
    %load/vec4 v0000028a36d671e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0000028a36cdc8b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000028a36cdc090_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.26, 9;
    %load/vec4 v0000028a36d671e0_0;
    %load/vec4 v0000028a36d6e870_0;
    %add;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028a36c6fb80_0, 0, 32;
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028a36c6a760;
T_1 ;
    %vpi_call 2 44 "$dumpfile", "tb_alu.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028a36c6a760 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdc4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdc810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdcf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdc9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdc6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdcb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdcc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a36cdcd10_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028a36cdca90_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000028a36cdcbd0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028a36cdc450_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028a36cdce50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a36cdc4f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "ADD -> A = %h, B = %h, Q = %h", v0000028a36cdca90_0, v0000028a36cdcbd0_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000028a36cdc450_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "SUB -> A = %h, B = %h, Q = %h", v0000028a36cdca90_0, v0000028a36cdcbd0_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028a36cdc450_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 76 "$display", "AND -> A = %h, B = %h, Q = %h", v0000028a36cdca90_0, v0000028a36cdcbd0_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "OR -> A = %h, B = %h, Q = %h", v0000028a36cdca90_0, v0000028a36cdcbd0_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 86 "$display", "XOR -> A = %h, B = %h, Q = %h", v0000028a36cdca90_0, v0000028a36cdcbd0_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028a36cdce50_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 92 "$display", "SLL -> A = %h, shamt = %d, Q = %h", v0000028a36cdca90_0, v0000028a36cdce50_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028a36cdc450_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 98 "$display", "SRL -> A = %h, shamt = %d, Q = %h", v0000028a36cdca90_0, v0000028a36cdce50_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000028a36cdc450_0, 0, 7;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0000028a36cdca90_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 104 "$display", "SRA -> A = %h, shamt = %d, Q = %h", v0000028a36cdca90_0, v0000028a36cdce50_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028a36cdc450_0, 0, 7;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000028a36cdca90_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000028a36cdcbd0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 112 "$display", "SLT -> A = %h, B = %h, Q = %h", v0000028a36cdca90_0, v0000028a36cdcbd0_0, v0000028a36cdc950_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028a36cdc770_0, 0, 3;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000028a36cdca90_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000028a36cdcbd0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 119 "$display", "SLTU -> A = %h, B = %h, Q = %h", v0000028a36cdca90_0, v0000028a36cdcbd0_0, v0000028a36cdc950_0 {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_alu.v";
    "../../alu.v";
