{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581916752911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581916752919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 01:49:12 2020 " "Processing started: Mon Feb 17 01:49:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581916752919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581916752919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ward_switch_15 -c ward_switch_15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ward_switch_15 -c ward_switch_15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581916752919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581916753335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581916753335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ward_switch_15.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ward_switch_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_16_4-design_encoder_16_4 " "Found design unit 1: encoder_16_4-design_encoder_16_4" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581916764006 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_4_14-design_decoder_4_14 " "Found design unit 2: decoder_4_14-design_decoder_4_14" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581916764006 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ward_switch_15-design_ward " "Found design unit 3: ward_switch_15-design_ward" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581916764006 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_16_4 " "Found entity 1: encoder_16_4" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581916764006 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_14 " "Found entity 2: decoder_4_14" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581916764006 ""} { "Info" "ISGN_ENTITY_NAME" "3 ward_switch_15 " "Found entity 3: ward_switch_15" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581916764006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581916764006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ward_switch_15 " "Elaborating entity \"ward_switch_15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581916764033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_16_4 encoder_16_4:encoder " "Elaborating entity \"encoder_16_4\" for hierarchy \"encoder_16_4:encoder\"" {  } { { "ward_switch_15.vhd" "encoder" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581916764042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_14 decoder_4_14:decoder " "Elaborating entity \"decoder_4_14\" for hierarchy \"decoder_4_14:decoder\"" {  } { { "ward_switch_15.vhd" "decoder" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581916764048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581916764596 "|ward_switch_15|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] VCC " "Pin \"output\[11\]\" is stuck at VCC" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581916764596 "|ward_switch_15|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] VCC " "Pin \"output\[12\]\" is stuck at VCC" {  } { { "ward_switch_15.vhd" "" { Text "D:/intelFPGA_lite/program/A2_Task4/ward_switch_15.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581916764596 "|ward_switch_15|output[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581916764596 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581916764695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581916765028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581916765028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581916765094 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581916765094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581916765094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581916765094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581916765112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 01:49:25 2020 " "Processing ended: Mon Feb 17 01:49:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581916765112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581916765112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581916765112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581916765112 ""}
