module fetch(input logic PCSrc_F,
				input logic clk,
				input logic reset,
				input logic [0:63] PCBranch_F,
				output logic [0:63] imem_addr_F);