###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn88.it.auth.gr)
#  Generated on:      Wed Nov 26 01:08:06 2025
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Recovery Check with Pin mem_inst/rw_en_reg/CN 
Endpoint:   mem_inst/rw_en_reg/RN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                 (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                      0.524
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.390
- Arrival Time                  3.631
= Slack Time                   61.760
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -------------------------------------------------------------------
      Instance            Arc         Cell       Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                   rst_n ^     -          -      1.952    63.712  
      FE_OFC0_rst_n       A ^ -> Q ^  BUHDX2     1.641  3.593    65.353  
      mem_inst/rw_en_reg  RN ^        DFFRQHDX1  0.037  3.631    65.390  
      -------------------------------------------------------------------
Path 2: MET Recovery Check with Pin mem_inst/registers_en_reg[32]/CN 
Endpoint:   mem_inst/registers_en_reg[32]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.996
- Recovery                     -0.162
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.077
- Arrival Time                  4.237
= Slack Time                   61.840
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    63.792  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     2.268  4.220    66.060  
      mem_inst/registers_en_reg[32]  SN ^        DFFSQHDX1  0.017  4.237    66.077  
      ------------------------------------------------------------------------------
Path 3: MET Recovery Check with Pin mem_inst/registers_en_reg[33]/CN 
Endpoint:   mem_inst/registers_en_reg[33]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.162
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.077
- Arrival Time                  4.234
= Slack Time                   61.843
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    63.795  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     2.268  4.220    66.064  
      mem_inst/registers_en_reg[33]  SN ^        DFFSQHDX1  0.013  4.234    66.077  
      ------------------------------------------------------------------------------
Path 4: MET Recovery Check with Pin mem_inst/registers_en_reg[35]/CN 
Endpoint:   mem_inst/registers_en_reg[35]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.185
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.099
- Arrival Time                  4.234
= Slack Time                   61.865
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    63.817  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1    2.268  4.220    66.085  
      mem_inst/registers_en_reg[35]  SN ^        DFFSHDX0  0.014  4.234    66.099  
      -----------------------------------------------------------------------------
Path 5: MET Recovery Check with Pin mem_inst/registers_en_reg[34]/CN 
Endpoint:   mem_inst/registers_en_reg[34]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.185
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.099
- Arrival Time                  4.234
= Slack Time                   61.865
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    63.817  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1    2.268  4.220    66.085  
      mem_inst/registers_en_reg[34]  SN ^        DFFSHDX0  0.014  4.234    66.099  
      -----------------------------------------------------------------------------
Path 6: MET Recovery Check with Pin mem_inst/registers_en_reg[3]/CN 
Endpoint:   mem_inst/registers_en_reg[3]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.992
- Recovery                     -0.185
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.097
- Arrival Time                  4.228
= Slack Time                   61.869
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    63.821  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1    2.268  4.220    66.089  
      mem_inst/registers_en_reg[3]  SN ^        DFFSHDX0  0.007  4.228    66.097  
      ----------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin mem_inst/registers_en_reg[22]/CN 
Endpoint:   mem_inst/registers_en_reg[22]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.121
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.035
- Arrival Time                  3.631
= Slack Time                   62.404
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.357  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2     1.641  3.593    65.998  
      mem_inst/registers_en_reg[22]  SN ^        DFFSQHDX1  0.037  3.631    66.035  
      ------------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin mem_inst/registers_en_reg[36]/CN 
Endpoint:   mem_inst/registers_en_reg[36]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.143
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.057
- Arrival Time                  3.631
= Slack Time                   62.427
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.379  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2    1.641  3.593    66.020  
      mem_inst/registers_en_reg[36]  SN ^        DFFSHDX0  0.037  3.631    66.057  
      -----------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin mem_inst/registers_en_reg[18]/CN 
Endpoint:   mem_inst/registers_en_reg[18]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.998
- Recovery                     -0.142
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.060
- Arrival Time                  3.630
= Slack Time                   62.430
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.382  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2    1.641  3.593    66.023  
      mem_inst/registers_en_reg[18]  SN ^        DFFSHDX0  0.037  3.630    66.060  
      -----------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin mem_inst/registers_en_reg[16]/CN 
Endpoint:   mem_inst/registers_en_reg[16]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.998
- Recovery                     -0.142
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.060
- Arrival Time                  3.630
= Slack Time                   62.430
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.382  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2    1.641  3.593    66.023  
      mem_inst/registers_en_reg[16]  SN ^        DFFSHDX0  0.037  3.630    66.060  
      -----------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin mem_inst/registers_en_reg[2]/CN 
Endpoint:   mem_inst/registers_en_reg[2]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.140
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.055
- Arrival Time                  3.566
= Slack Time                   62.489
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    64.441  
      mem_inst/FE_OFC4_rst_n        A ^ -> Q ^  BUHDX1    1.611  3.563    66.052  
      mem_inst/registers_en_reg[2]  SN ^        DFFSHDX0  0.003  3.566    66.055  
      ----------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin mem_inst/registers_en_reg[1]/CN 
Endpoint:   mem_inst/registers_en_reg[1]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.140
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.055
- Arrival Time                  3.566
= Slack Time                   62.489
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    64.441  
      mem_inst/FE_OFC4_rst_n        A ^ -> Q ^  BUHDX1    1.611  3.563    66.052  
      mem_inst/registers_en_reg[1]  SN ^        DFFSHDX0  0.003  3.566    66.055  
      ----------------------------------------------------------------------------
Path 13: MET Recovery Check with Pin mem_inst/registers_en_reg[26]/CN 
Endpoint:   mem_inst/registers_en_reg[26]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.987
- Recovery                     -0.108
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.016
- Arrival Time                  3.422
= Slack Time                   62.593
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.546  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     1.450  3.402    65.995  
      mem_inst/registers_en_reg[26]  SN ^        DFFSQHDX1  0.020  3.422    66.016  
      ------------------------------------------------------------------------------
Path 14: MET Recovery Check with Pin mem_inst/registers_en_reg[20]/CN 
Endpoint:   mem_inst/registers_en_reg[20]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.000
- Recovery                     -0.110
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.030
- Arrival Time                  3.426
= Slack Time                   62.604
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.556  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     1.450  3.402    66.006  
      mem_inst/registers_en_reg[20]  SN ^        DFFSQHDX1  0.024  3.426    66.030  
      ------------------------------------------------------------------------------
Path 15: MET Recovery Check with Pin mem_inst/registers_en_reg[21]/CN 
Endpoint:   mem_inst/registers_en_reg[21]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.000
- Recovery                     -0.110
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.030
- Arrival Time                  3.422
= Slack Time                   62.608
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.560  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     1.450  3.402    66.010  
      mem_inst/registers_en_reg[21]  SN ^        DFFSQHDX1  0.020  3.422    66.030  
      ------------------------------------------------------------------------------
Path 16: MET Recovery Check with Pin mem_inst/registers_en_reg[25]/CN 
Endpoint:   mem_inst/registers_en_reg[25]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.001
- Recovery                     -0.110
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.031
- Arrival Time                  3.422
= Slack Time                   62.609
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.561  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     1.450  3.402    66.011  
      mem_inst/registers_en_reg[25]  SN ^        DFFSQHDX1  0.020  3.422    66.031  
      ------------------------------------------------------------------------------
Path 17: MET Recovery Check with Pin mem_inst/registers_en_reg[19]/CN 
Endpoint:   mem_inst/registers_en_reg[19]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.000
- Recovery                     -0.132
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.052
- Arrival Time                  3.426
= Slack Time                   62.626
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.578  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2    1.450  3.402    66.028  
      mem_inst/registers_en_reg[19]  SN ^        DFFSHDX0  0.024  3.426    66.052  
      -----------------------------------------------------------------------------
Path 18: MET Recovery Check with Pin mem_inst/registers_en_reg[17]/CN 
Endpoint:   mem_inst/registers_en_reg[17]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.000
- Recovery                     -0.132
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.052
- Arrival Time                  3.426
= Slack Time                   62.626
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.578  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2    1.450  3.402    66.028  
      mem_inst/registers_en_reg[17]  SN ^        DFFSHDX0  0.024  3.426    66.052  
      -----------------------------------------------------------------------------
Path 19: MET Recovery Check with Pin mem_inst/registers_en_reg[27]/CN 
Endpoint:   mem_inst/registers_en_reg[27]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.987
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.011
- Arrival Time                  3.337
= Slack Time                   62.675
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.627  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.009  
      mem_inst/registers_en_reg[27]  SN ^        DFFSQHDX1  0.002  3.337    66.011  
      ------------------------------------------------------------------------------
Path 20: MET Recovery Check with Pin mem_inst/registers_en_reg[8]/CN 
Endpoint:   mem_inst/registers_en_reg[8]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.993
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.017
- Arrival Time                  3.342
= Slack Time                   62.675
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    64.627  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     1.382  3.334    66.009  
      mem_inst/registers_en_reg[8]  SN ^        DFFSQHDX1  0.008  3.342    66.017  
      -----------------------------------------------------------------------------
Path 21: MET Recovery Check with Pin mem_inst/registers_en_reg[30]/CN 
Endpoint:   mem_inst/registers_en_reg[30]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.988
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.012
- Arrival Time                  3.336
= Slack Time                   62.676
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.628  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.010  
      mem_inst/registers_en_reg[30]  SN ^        DFFSQHDX1  0.002  3.336    66.012  
      ------------------------------------------------------------------------------
Path 22: MET Recovery Check with Pin mem_inst/registers_en_reg[24]/CN 
Endpoint:   mem_inst/registers_en_reg[24]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.988
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.012
- Arrival Time                  3.336
= Slack Time                   62.676
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.628  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.010  
      mem_inst/registers_en_reg[24]  SN ^        DFFSQHDX1  0.002  3.336    66.012  
      ------------------------------------------------------------------------------
Path 23: MET Recovery Check with Pin mem_inst/registers_en_reg[10]/CN 
Endpoint:   mem_inst/registers_en_reg[10]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.993
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.017
- Arrival Time                  3.341
= Slack Time                   62.676
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.628  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.010  
      mem_inst/registers_en_reg[10]  SN ^        DFFSQHDX1  0.007  3.341    66.017  
      ------------------------------------------------------------------------------
Path 24: MET Recovery Check with Pin mem_inst/registers_en_reg[9]/CN 
Endpoint:   mem_inst/registers_en_reg[9]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.993
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.017
- Arrival Time                  3.341
= Slack Time                   62.677
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    64.629  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     1.382  3.334    66.011  
      mem_inst/registers_en_reg[9]  SN ^        DFFSQHDX1  0.007  3.341    66.017  
      -----------------------------------------------------------------------------
Path 25: MET Recovery Check with Pin mem_inst/registers_en_reg[11]/CN 
Endpoint:   mem_inst/registers_en_reg[11]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.992
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.016
- Arrival Time                  3.337
= Slack Time                   62.679
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.631  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.013  
      mem_inst/registers_en_reg[11]  SN ^        DFFSQHDX1  0.003  3.337    66.016  
      ------------------------------------------------------------------------------
Path 26: MET Recovery Check with Pin mem_inst/registers_en_reg[28]/CN 
Endpoint:   mem_inst/registers_en_reg[28]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.992
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.016
- Arrival Time                  3.337
= Slack Time                   62.679
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.632  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.014  
      mem_inst/registers_en_reg[28]  SN ^        DFFSQHDX1  0.003  3.337    66.016  
      ------------------------------------------------------------------------------
Path 27: MET Recovery Check with Pin mem_inst/registers_en_reg[31]/CN 
Endpoint:   mem_inst/registers_en_reg[31]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.001
- Recovery                     -0.106
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.027
- Arrival Time                  3.338
= Slack Time                   62.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.641  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.023  
      mem_inst/registers_en_reg[31]  SN ^        DFFSQHDX1  0.004  3.338    66.027  
      ------------------------------------------------------------------------------
Path 28: MET Recovery Check with Pin mem_inst/registers_en_reg[29]/CN 
Endpoint:   mem_inst/registers_en_reg[29]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.001
- Recovery                     -0.106
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.027
- Arrival Time                  3.338
= Slack Time                   62.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.641  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.023  
      mem_inst/registers_en_reg[29]  SN ^        DFFSQHDX1  0.004  3.338    66.027  
      ------------------------------------------------------------------------------
Path 29: MET Recovery Check with Pin mem_inst/registers_en_reg[23]/CN 
Endpoint:   mem_inst/registers_en_reg[23]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.001
- Recovery                     -0.106
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.026
- Arrival Time                  3.337
= Slack Time                   62.690
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    64.642  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     1.382  3.334    66.024  
      mem_inst/registers_en_reg[23]  SN ^        DFFSQHDX1  0.003  3.337    66.026  
      ------------------------------------------------------------------------------
Path 30: MET Recovery Check with Pin mem_inst/registers_en_reg[5]/CN 
Endpoint:   mem_inst/registers_en_reg[5]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.988
- Recovery                     -0.128
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.036
- Arrival Time                  3.344
= Slack Time                   62.692
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    64.644  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    1.382  3.334    66.026  
      mem_inst/registers_en_reg[5]  SN ^        DFFSHDX0  0.009  3.344    66.036  
      ----------------------------------------------------------------------------
Path 31: MET Recovery Check with Pin mem_inst/registers_en_reg[0]/CN 
Endpoint:   mem_inst/registers_en_reg[0]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.989
- Recovery                     -0.128
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.037
- Arrival Time                  3.344
= Slack Time                   62.693
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    64.645  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    1.382  3.334    66.027  
      mem_inst/registers_en_reg[0]  SN ^        DFFSHDX0  0.010  3.344    66.037  
      ----------------------------------------------------------------------------
Path 32: MET Recovery Check with Pin mem_inst/registers_en_reg[6]/CN 
Endpoint:   mem_inst/registers_en_reg[6]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.985
- Recovery                     -0.127
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.033
- Arrival Time                  3.338
= Slack Time                   62.695
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    64.647  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    1.382  3.334    66.029  
      mem_inst/registers_en_reg[6]  SN ^        DFFSHDX0  0.004  3.338    66.033  
      ----------------------------------------------------------------------------
Path 33: MET Recovery Check with Pin mem_inst/registers_en_reg[7]/CN 
Endpoint:   mem_inst/registers_en_reg[7]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.993
- Recovery                     -0.125
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.039
- Arrival Time                  3.342
= Slack Time                   62.696
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    64.649  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    1.382  3.334    66.031  
      mem_inst/registers_en_reg[7]  SN ^        DFFSHDX0  0.008  3.342    66.039  
      ----------------------------------------------------------------------------
Path 34: MET Recovery Check with Pin mem_inst/registers_en_reg[4]/CN 
Endpoint:   mem_inst/registers_en_reg[4]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.993
- Recovery                     -0.128
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.040
- Arrival Time                  3.344
= Slack Time                   62.697
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      1.952    64.649  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    1.382  3.334    66.031  
      mem_inst/registers_en_reg[4]  SN ^        DFFSHDX0  0.010  3.344    66.040  
      ----------------------------------------------------------------------------
Path 35: MET Recovery Check with Pin mem_inst/registers_en_reg[12]/CN 
Endpoint:   mem_inst/registers_en_reg[12]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.993
- Recovery                     -0.125
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.039
- Arrival Time                  3.337
= Slack Time                   62.701
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.653  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    1.382  3.334    66.035  
      mem_inst/registers_en_reg[12]  SN ^        DFFSHDX0  0.003  3.337    66.039  
      -----------------------------------------------------------------------------
Path 36: MET Recovery Check with Pin mem_inst/registers_en_reg[14]/CN 
Endpoint:   mem_inst/registers_en_reg[14]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.993
- Recovery                     -0.125
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.039
- Arrival Time                  3.337
= Slack Time                   62.701
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.653  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    1.382  3.334    66.035  
      mem_inst/registers_en_reg[14]  SN ^        DFFSHDX0  0.003  3.337    66.039  
      -----------------------------------------------------------------------------
Path 37: MET Recovery Check with Pin mem_inst/registers_en_reg[15]/CN 
Endpoint:   mem_inst/registers_en_reg[15]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.001
- Recovery                     -0.127
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.048
- Arrival Time                  3.338
= Slack Time                   62.710
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.662  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    1.382  3.334    66.044  
      mem_inst/registers_en_reg[15]  SN ^        DFFSHDX0  0.004  3.338    66.048  
      -----------------------------------------------------------------------------
Path 38: MET Recovery Check with Pin mem_inst/registers_en_reg[13]/CN 
Endpoint:   mem_inst/registers_en_reg[13]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         66.001
- Recovery                     -0.127
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.048
- Arrival Time                  3.338
= Slack Time                   62.710
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      1.952    64.663  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    1.382  3.334    66.045  
      mem_inst/registers_en_reg[13]  SN ^        DFFSHDX0  0.003  3.338    66.048  
      -----------------------------------------------------------------------------
Path 39: MET Recovery Check with Pin mem_inst/registers_reg[2][1]/C 
Endpoint:   mem_inst/registers_reg[2][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.774
- Arrival Time                  4.264
= Slack Time                  120.510
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    122.462  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     2.268  4.220    124.731  
      mem_inst/registers_reg[2][1]  RN ^        DFRRQHDX1  0.044  4.264    124.774  
      -----------------------------------------------------------------------------
Path 40: MET Recovery Check with Pin mem_inst/registers_reg[4][3]/C 
Endpoint:   mem_inst/registers_reg[4][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.512
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    122.464  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     2.268  4.220    124.733  
      mem_inst/registers_reg[4][3]  RN ^        DFRRQHDX1  0.044  4.264    124.777  
      -----------------------------------------------------------------------------
Path 41: MET Recovery Check with Pin mem_inst/registers_reg[3][3]/C 
Endpoint:   mem_inst/registers_reg[3][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.512
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    122.465  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     2.268  4.220    124.733  
      mem_inst/registers_reg[3][3]  RN ^        DFRRQHDX1  0.044  4.264    124.777  
      -----------------------------------------------------------------------------
Path 42: MET Recovery Check with Pin mem_inst/registers_reg[2][0]/C 
Endpoint:   mem_inst/registers_reg[2][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.513
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    122.465  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     2.268  4.220    124.733  
      mem_inst/registers_reg[2][0]  RN ^        DFRRQHDX1  0.044  4.264    124.777  
      -----------------------------------------------------------------------------
Path 43: MET Recovery Check with Pin mem_inst/registers_reg[1][4]/C 
Endpoint:   mem_inst/registers_reg[1][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.513
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    122.465  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     2.268  4.220    124.733  
      mem_inst/registers_reg[1][4]  RN ^        DFRRQHDX1  0.044  4.264    124.777  
      -----------------------------------------------------------------------------
Path 44: MET Recovery Check with Pin mem_inst/Timer_FEN_reg[0]/C 
Endpoint:   mem_inst/Timer_FEN_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                        (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.513
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      --------------------------------------------------------------------------
      Instance                   Arc         Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                          rst_n ^     -          -      1.952    122.465  
      mem_inst/FE_OFC5_rst_n     A ^ -> Q ^  BUHDX1     2.268  4.220    124.733  
      mem_inst/Timer_FEN_reg[0]  RN ^        DFRRQHDX1  0.044  4.264    124.777  
      --------------------------------------------------------------------------
Path 45: MET Recovery Check with Pin mem_inst/CP_reset_reg[2]/C 
Endpoint:   mem_inst/CP_reset_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.513
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      1.952    122.465  
      mem_inst/FE_OFC5_rst_n    A ^ -> Q ^  BUHDX1     2.268  4.220    124.733  
      mem_inst/CP_reset_reg[2]  RN ^        DFRRQHDX1  0.044  4.264    124.777  
      -------------------------------------------------------------------------
Path 46: MET Recovery Check with Pin mem_inst/Timer_FEN_reg[1]/C 
Endpoint:   mem_inst/Timer_FEN_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                        (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.513
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      --------------------------------------------------------------------------
      Instance                   Arc         Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                          rst_n ^     -          -      1.952    122.465  
      mem_inst/FE_OFC5_rst_n     A ^ -> Q ^  BUHDX1     2.268  4.220    124.734  
      mem_inst/Timer_FEN_reg[1]  RN ^        DFRRQHDX1  0.043  4.264    124.777  
      --------------------------------------------------------------------------
Path 47: MET Recovery Check with Pin mem_inst/CS_control_reg[1][1]/C 
Endpoint:   mem_inst/CS_control_reg[1][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                  4.264
= Slack Time                  120.513
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    122.466  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     2.268  4.220    124.734  
      mem_inst/CS_control_reg[1][1]  RN ^        DFRRQHDX1  0.043  4.264    124.777  
      ------------------------------------------------------------------------------
Path 48: MET Recovery Check with Pin mem_inst/registers_reg[1][1]/C 
Endpoint:   mem_inst/registers_reg[1][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.778
- Arrival Time                  4.264
= Slack Time                  120.515
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      1.952    122.467  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     2.268  4.220    124.735  
      mem_inst/registers_reg[1][1]  RN ^        DFRRQHDX1  0.043  4.264    124.778  
      -----------------------------------------------------------------------------
Path 49: MET Recovery Check with Pin mem_inst/CP_reset_reg[1]/C 
Endpoint:   mem_inst/CP_reset_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.778
- Arrival Time                  4.263
= Slack Time                  120.516
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      1.952    122.468  
      mem_inst/FE_OFC5_rst_n    A ^ -> Q ^  BUHDX1     2.268  4.220    124.736  
      mem_inst/CP_reset_reg[1]  RN ^        DFRRQHDX1  0.043  4.263    124.778  
      -------------------------------------------------------------------------
Path 50: MET Recovery Check with Pin mem_inst/CS_control_reg[1][0]/C 
Endpoint:   mem_inst/CS_control_reg[1][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
- Recovery                      0.632
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.778
- Arrival Time                  4.262
= Slack Time                  120.517
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.452
     = Beginpoint Arrival Time            1.952
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      1.952    122.469  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     2.268  4.220    124.737  
      mem_inst/CS_control_reg[1][0]  RN ^        DFRRQHDX1  0.041  4.262    124.778  
      ------------------------------------------------------------------------------
Path 1: MET Setup Check with Pin mem_inst/Data_out_reg[5]/C 
Endpoint:   mem_inst/Data_out_reg[5]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Setup                         0.133
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.275
- Arrival Time                 73.364
= Slack Time                   51.911
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   117.907  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.766  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.082  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.322  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.623  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.710  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.174  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.403  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.662  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.137  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.534  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.076  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.383  
      mem_inst/g24588__2883          A ^ -> Q v   AN22HDX1   0.377  72.848   124.760  
      mem_inst/g24341__4319          DN v -> Q v  NO6I5HDX1  0.369  73.217   125.128  
      mem_inst/g24333__2346          A v -> Q ^   NA4HDX1    0.147  73.364   125.275  
      mem_inst/Data_out_reg[5]       D ^          DFRRQHDX1  0.000  73.364   125.275  
      -------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mem_inst/Data_out_reg[6]/C 
Endpoint:   mem_inst/Data_out_reg[6]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Setup                         0.133
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.275
- Arrival Time                 73.349
= Slack Time                   51.927
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   117.922  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.781  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.098  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.337  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.639  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.725  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.189  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.418  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.677  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.153  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.550  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.091  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.398  
      mem_inst/g24591__7410          A ^ -> Q v   AN22HDX1   0.372  72.843   124.770  
      mem_inst/g24336__6417          DN v -> Q v  NO6I5HDX1  0.364  73.208   125.135  
      mem_inst/g24327__4733          A v -> Q ^   NA4HDX1    0.141  73.349   125.275  
      mem_inst/Data_out_reg[6]       D ^          DFRRQHDX1  0.000  73.349   125.275  
      -------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mem_inst/Data_out_reg[2]/C 
Endpoint:   mem_inst/Data_out_reg[2]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Setup                         0.133
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.275
- Arrival Time                 73.347
= Slack Time                   51.929
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   117.924  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.783  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.100  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.339  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.640  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.727  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.191  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.420  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.679  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.154  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.551  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.093  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.400  
      mem_inst/g24579__7098          A ^ -> Q v   AN22HDX1   0.370  72.841   124.770  
      mem_inst/g24340__6260          DN v -> Q v  NO6I5HDX1  0.367  73.208   125.137  
      mem_inst/g24332__2883          A v -> Q ^   NA4HDX1    0.139  73.347   125.275  
      mem_inst/Data_out_reg[2]       D ^          DFRRQHDX1  0.000  73.347   125.275  
      -------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin mem_inst/Data_out_reg[7]/C 
Endpoint:   mem_inst/Data_out_reg[7]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.132
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.273
- Arrival Time                 73.322
= Slack Time                   51.951
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   117.946  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.806  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.122  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.362  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.663  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.750  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.214  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.443  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.702  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.177  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.574  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.116  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.422  
      mem_inst/g24593__5477          A ^ -> Q v   AN22HDX1   0.353  72.824   124.775  
      mem_inst/g24339__5107          DN v -> Q v  NO6I5HDX1  0.364  73.188   125.139  
      mem_inst/g24331__9945          A v -> Q ^   NA4HDX1    0.134  73.322   125.273  
      mem_inst/Data_out_reg[7]       D ^          DFRRQHDX1  0.000  73.322   125.273  
      -------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mem_inst/Data_out_reg[1]/C 
Endpoint:   mem_inst/Data_out_reg[1]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.133
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.272
- Arrival Time                 73.301
= Slack Time                   51.971
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   117.967  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.826  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.142  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.382  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.683  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.770  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.234  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.463  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.722  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.197  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.594  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.136  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.443  
      mem_inst/g24607__7098          A ^ -> Q v   AN22HDX1   0.330  72.801   124.772  
      mem_inst/g24337__5477          DN v -> Q v  NO6I5HDX1  0.358  73.159   125.130  
      mem_inst/g24329__6161          A v -> Q ^   NA4HDX1    0.142  73.301   125.272  
      mem_inst/Data_out_reg[1]       D ^          DFRRQHDX1  0.000  73.301   125.272  
      -------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mem_inst/Data_out_reg[4]/C 
Endpoint:   mem_inst/Data_out_reg[4]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.133
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.272
- Arrival Time                 73.256
= Slack Time                   52.016
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   118.011  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.871  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.187  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.426  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.728  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.814  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.278  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.507  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.767  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.242  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.639  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.180  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.487  
      mem_inst/g24584__4733          A ^ -> Q v   AN22HDX1   0.296  72.768   124.784  
      mem_inst/g24335__7410          DN v -> Q v  NO6I5HDX1  0.347  73.115   125.131  
      mem_inst/g24326__7482          A v -> Q ^   NA4HDX1    0.141  73.256   125.272  
      mem_inst/Data_out_reg[4]       D ^          DFRRQHDX1  0.000  73.256   125.272  
      -------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mem_inst/Data_out_reg[0]/C 
Endpoint:   mem_inst/Data_out_reg[0]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.133
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.272
- Arrival Time                 73.219
= Slack Time                   52.053
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   118.048  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.907  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.224  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.463  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.765  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.851  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.315  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.544  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.803  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.279  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.676  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.217  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.524  
      mem_inst/g24604__1705          A ^ -> Q v   AN22HDX1   0.270  72.742   124.794  
      mem_inst/g24338__2398          DN v -> Q v  NO6I5HDX1  0.334  73.075   125.128  
      mem_inst/g24330__9315          A v -> Q ^   NA4HDX1    0.144  73.219   125.272  
      mem_inst/Data_out_reg[0]       D ^          DFRRQHDX1  0.000  73.219   125.272  
      -------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin mem_inst/Data_out_reg[3]/C 
Endpoint:   mem_inst/Data_out_reg[3]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Setup                         0.134
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.274
- Arrival Time                 73.221
= Slack Time                   52.054
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   118.049  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   118.908  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   119.224  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   119.464  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   119.765  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   119.852  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   120.316  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   120.545  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   120.804  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   121.279  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.397  69.623   121.676  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  0.542  70.165   122.218  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  2.307  72.471   124.525  
      mem_inst/g24582__5115          A ^ -> Q v   AN22HDX1   0.279  72.751   124.804  
      mem_inst/g24334__1666          DN v -> Q v  NO6I5HDX1  0.328  73.078   125.132  
      mem_inst/g24325__5115          A v -> Q ^   NA4HDX1    0.143  73.221   125.274  
      mem_inst/Data_out_reg[3]       D ^          DFRRQHDX1  0.000  73.221   125.274  
      -------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin mem_inst/registers_reg[21][1]/C 
Endpoint:   mem_inst/registers_reg[21][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.294
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.110
- Arrival Time                 72.052
= Slack Time                   53.058
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.053  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.912  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.229  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.468  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.770  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.856  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.320  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.549  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.808  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.284  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.755  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.470  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.822  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.765  
      mem_inst/g24957__8246          S ^ -> Q v   MU2HDX0    0.345  72.052   125.110  
      mem_inst/registers_reg[21][1]  D v          DFRRQHDX1  0.000  72.052   125.110  
      -------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin mem_inst/registers_reg[17][4]/C 
Endpoint:   mem_inst/registers_reg[17][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Setup                         0.295
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.111
- Arrival Time                 72.050
= Slack Time                   53.061
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.057  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.916  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.232  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.472  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.773  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.860  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.324  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.553  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.812  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.287  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.759  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.473  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.826  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.763  
      mem_inst/g24968__2346          S ^ -> Q v   MU2HDX0    0.348  72.049   125.111  
      mem_inst/registers_reg[17][4]  D v          DFRRQHDX1  0.000  72.050   125.111  
      -------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mem_inst/registers_reg[21][5]/C 
Endpoint:   mem_inst/registers_reg[21][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Setup                         0.294
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.112
- Arrival Time                 72.051
= Slack Time                   53.061
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.057  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.916  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.232  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.472  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.773  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.860  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.324  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.553  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.812  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.287  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.759  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.473  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.826  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.768  
      mem_inst/g24962__7482          S ^ -> Q v   MU2HDX0    0.344  72.051   125.112  
      mem_inst/registers_reg[21][5]  D v          DFRRQHDX1  0.000  72.051   125.112  
      -------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin mem_inst/registers_reg[21][4]/C 
Endpoint:   mem_inst/registers_reg[21][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.111
- Arrival Time                 72.047
= Slack Time                   53.064
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.059  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.918  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.234  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.474  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.775  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.862  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.326  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.555  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.814  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.289  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.761  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.476  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.828  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.770  
      mem_inst/g24960__1881          S ^ -> Q v   MU2HDX0    0.340  72.047   125.111  
      mem_inst/registers_reg[21][4]  D v          DFRRQHDX1  0.000  72.047   125.111  
      -------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin mem_inst/registers_reg[21][2]/C 
Endpoint:   mem_inst/registers_reg[21][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Setup                         0.294
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.114
- Arrival Time                 72.050
= Slack Time                   53.064
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.059  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.919  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.235  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.475  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.776  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.863  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.326  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.556  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.815  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.290  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.761  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.476  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.829  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.771  
      mem_inst/g24958__7098          S ^ -> Q v   MU2HDX0    0.343  72.050   125.114  
      mem_inst/registers_reg[21][2]  D v          DFRRQHDX1  0.000  72.050   125.114  
      -------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin mem_inst/registers_reg[17][3]/C 
Endpoint:   mem_inst/registers_reg[17][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Setup                         0.295
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.114
- Arrival Time                 72.049
= Slack Time                   53.065
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.061  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.920  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.236  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.476  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.777  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.864  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.328  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.557  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.816  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.291  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.763  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.477  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.830  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.767  
      mem_inst/g24967__2883          S ^ -> Q v   MU2HDX0    0.347  72.049   125.114  
      mem_inst/registers_reg[17][3]  D v          DFRRQHDX1  0.000  72.049   125.114  
      -------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin mem_inst/registers_reg[21][3]/C 
Endpoint:   mem_inst/registers_reg[21][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.113
- Arrival Time                 72.046
= Slack Time                   53.067
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.062  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.921  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.238  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.477  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.778  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.865  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.329  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.558  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.817  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.292  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.764  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.479  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.831  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.773  
      mem_inst/g24959__6131          S ^ -> Q v   MU2HDX0    0.339  72.046   125.113  
      mem_inst/registers_reg[21][3]  D v          DFRRQHDX1  0.000  72.046   125.113  
      -------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin mem_inst/registers_reg[21][7]/C 
Endpoint:   mem_inst/registers_reg[21][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.115
- Arrival Time                 72.048
= Slack Time                   53.067
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.062  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.922  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.238  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.478  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.779  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.866  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.330  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.559  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.818  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.293  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.765  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.479  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.832  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.774  
      mem_inst/g24963__4733          S ^ -> Q v   MU2HDX0    0.341  72.048   125.115  
      mem_inst/registers_reg[21][7]  D v          DFRRQHDX1  0.000  72.048   125.115  
      -------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin mem_inst/registers_reg[21][0]/C 
Endpoint:   mem_inst/registers_reg[21][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.113
- Arrival Time                 72.045
= Slack Time                   53.068
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.063  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.922  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.239  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.478  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.780  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.866  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.330  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.559  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.818  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.294  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.765  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.480  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.832  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.775  
      mem_inst/g24956__5122          S ^ -> Q v   MU2HDX0    0.338  72.045   125.113  
      mem_inst/registers_reg[21][0]  D v          DFRRQHDX1  0.000  72.045   125.113  
      -------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin mem_inst/registers_reg[17][7]/C 
Endpoint:   mem_inst/registers_reg[17][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.115
- Arrival Time                 72.043
= Slack Time                   53.072
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.067  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.926  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.243  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.482  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.784  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.870  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.334  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.563  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.822  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.298  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.769  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.484  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.836  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.773  
      mem_inst/g24970__7410          S ^ -> Q v   MU2HDX0    0.342  72.043   125.115  
      mem_inst/registers_reg[17][7]  D v          DFRRQHDX1  0.000  72.043   125.115  
      -------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin mem_inst/registers_reg[17][6]/C 
Endpoint:   mem_inst/registers_reg[17][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.292
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.112
- Arrival Time                 72.038
= Slack Time                   53.074
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.069  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.928  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.245  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.484  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.786  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.872  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.336  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.565  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.824  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.300  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.771  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.486  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.838  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.775  
      mem_inst/g24971__6417          S ^ -> Q v   MU2HDX0    0.336  72.038   125.112  
      mem_inst/registers_reg[17][6]  D v          DFRRQHDX1  0.000  72.038   125.112  
      -------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin mem_inst/registers_reg[17][0]/C 
Endpoint:   mem_inst/registers_reg[17][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.117
- Arrival Time                 72.043
= Slack Time                   53.074
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.069  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.929  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.245  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.484  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.786  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.872  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.336  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.565  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.825  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.300  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.771  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.486  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.838  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.775  
      mem_inst/g24964__6161          S ^ -> Q v   MU2HDX0    0.341  72.043   125.117  
      mem_inst/registers_reg[17][0]  D v          DFRRQHDX1  0.000  72.043   125.117  
      -------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin mem_inst/registers_reg[17][2]/C 
Endpoint:   mem_inst/registers_reg[17][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.292
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.112
- Arrival Time                 72.038
= Slack Time                   53.074
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.069  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.929  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.245  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.485  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.786  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.873  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.337  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.566  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.825  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.300  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.772  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.486  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.839  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.776  
      mem_inst/g24966__9945          S ^ -> Q v   MU2HDX0    0.336  72.038   125.112  
      mem_inst/registers_reg[17][2]  D v          DFRRQHDX1  0.000  72.038   125.112  
      -------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin mem_inst/registers_reg[21][6]/C 
Endpoint:   mem_inst/registers_reg[21][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.487
- Setup                         0.292
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.115
- Arrival Time                 72.040
= Slack Time                   53.076
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.071  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.930  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.247  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.486  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.787  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.874  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.338  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.567  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.826  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.301  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.773  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.488  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.840  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    0.942  71.707   124.782  
      mem_inst/g24961__5115          S ^ -> Q v   MU2HDX0    0.333  72.040   125.115  
      mem_inst/registers_reg[21][6]  D v          DFRRQHDX1  0.000  72.040   125.115  
      -------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin mem_inst/registers_reg[17][1]/C 
Endpoint:   mem_inst/registers_reg[17][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.117
- Arrival Time                 72.041
= Slack Time                   53.076
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.071  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.931  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.247  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.487  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.788  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.875  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.338  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.568  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.827  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.302  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.773  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.488  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.841  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.778  
      mem_inst/g24965__9315          S ^ -> Q v   MU2HDX0    0.340  72.041   125.117  
      mem_inst/registers_reg[17][1]  D v          DFRRQHDX1  0.000  72.041   125.117  
      -------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin mem_inst/registers_reg[17][5]/C 
Endpoint:   mem_inst/registers_reg[17][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
- Setup                         0.291
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.119
- Arrival Time                 72.034
= Slack Time                   53.085
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.080  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.939  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.256  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.495  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.797  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.883  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.347  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.576  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.835  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.311  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.782  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.497  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.849  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    0.937  71.702   124.786  
      mem_inst/g24969__1666          S ^ -> Q v   MU2HDX0    0.332  72.034   125.119  
      mem_inst/registers_reg[17][5]  D v          DFRRQHDX1  0.000  72.034   125.119  
      -------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin mem_inst/registers_reg[24][0]/C 
Endpoint:   mem_inst/registers_reg[24][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.297
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.102
- Arrival Time                 72.003
= Slack Time                   53.099
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.094  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.954  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.270  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.509  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.811  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.897  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.361  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.590  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.850  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.325  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.796  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.511  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.864  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.753  
      mem_inst/g24980__3680          S ^ -> Q v   MU2HDX0    0.349  72.003   125.102  
      mem_inst/registers_reg[24][0]  D v          DFRRQHDX1  0.000  72.003   125.102  
      -------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin mem_inst/registers_reg[24][7]/C 
Endpoint:   mem_inst/registers_reg[24][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.296
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.103
- Arrival Time                 71.998
= Slack Time                   53.105
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.100  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.959  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.276  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.515  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.817  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.903  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.367  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.596  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.855  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.331  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.802  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.517  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.869  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.759  
      mem_inst/g24987__6131          S ^ -> Q v   MU2HDX0    0.344  71.998   125.103  
      mem_inst/registers_reg[24][7]  D v          DFRRQHDX1  0.000  71.998   125.103  
      -------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin mem_inst/registers_reg[24][4]/C 
Endpoint:   mem_inst/registers_reg[24][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.296
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.104
- Arrival Time                 71.999
= Slack Time                   53.105
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.100  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.959  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.276  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.515  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.817  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.903  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.367  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.596  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.855  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.331  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.802  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.517  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.869  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.759  
      mem_inst/g24984__5122          S ^ -> Q v   MU2HDX0    0.344  71.999   125.104  
      mem_inst/registers_reg[24][4]  D v          DFRRQHDX1  0.000  71.999   125.104  
      -------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin mem_inst/registers_reg[24][1]/C 
Endpoint:   mem_inst/registers_reg[24][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.296
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.103
- Arrival Time                 71.996
= Slack Time                   53.107
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.102  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.961  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.277  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.517  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.818  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.905  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.369  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.598  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.857  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.332  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.804  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.519  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.871  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.761  
      mem_inst/g24981__1617          S ^ -> Q v   MU2HDX0    0.342  71.996   125.103  
      mem_inst/registers_reg[24][1]  D v          DFRRQHDX1  0.000  71.996   125.103  
      -------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin mem_inst/registers_reg[24][6]/C 
Endpoint:   mem_inst/registers_reg[24][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.296
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.104
- Arrival Time                 71.997
= Slack Time                   53.107
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.102  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.961  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.278  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.517  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.819  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.905  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.369  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.598  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.857  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.333  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.804  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.519  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.871  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.761  
      mem_inst/g24986__7098          S ^ -> Q v   MU2HDX0    0.343  71.997   125.104  
      mem_inst/registers_reg[24][6]  D v          DFRRQHDX1  0.000  71.997   125.104  
      -------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin mem_inst/registers_reg[24][2]/C 
Endpoint:   mem_inst/registers_reg[24][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.295
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.104
- Arrival Time                 71.991
= Slack Time                   53.113
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.108  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.968  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.284  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.524  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.825  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.912  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.376  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.605  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.864  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.339  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.811  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.525  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.878  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.768  
      mem_inst/g24982__2802          S ^ -> Q v   MU2HDX0    0.337  71.991   125.104  
      mem_inst/registers_reg[24][2]  D v          DFRRQHDX1  0.000  71.991   125.104  
      -------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin mem_inst/registers_reg[24][5]/C 
Endpoint:   mem_inst/registers_reg[24][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.481
- Setup                         0.295
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.106
- Arrival Time                 71.991
= Slack Time                   53.115
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.110  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.969  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.286  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.525  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.827  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.913  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.377  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.606  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.865  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.341  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.812  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.527  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.879  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.769  
      mem_inst/g24985__8246          S ^ -> Q v   MU2HDX0    0.337  71.991   125.106  
      mem_inst/registers_reg[24][5]  D v          DFRRQHDX1  0.000  71.991   125.106  
      -------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin mem_inst/registers_reg[24][3]/C 
Endpoint:   mem_inst/registers_reg[24][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.294
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.105
- Arrival Time                 71.990
= Slack Time                   53.115
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.110  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   119.970  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.286  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.526  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.827  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   120.914  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.377  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.607  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.866  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.341  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.812  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    0.715  70.412   123.527  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.353  70.765   123.880  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    0.890  71.655   124.770  
      mem_inst/g24983__1705          S ^ -> Q v   MU2HDX0    0.336  71.990   125.105  
      mem_inst/registers_reg[24][3]  D v          DFRRQHDX1  0.000  71.990   125.105  
      -------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin mem_inst/registers_reg[7][3]/C 
Endpoint:   mem_inst/registers_reg[7][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.295
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.109
- Arrival Time                 71.896
= Slack Time                   53.213
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.209  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.068  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.384  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.624  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.925  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.012  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.476  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.705  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.964  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.439  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.911  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.638  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.873  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.764  
      mem_inst/g24847__5526          S ^ -> Q v   MU2HDX0    0.345  71.896   125.109  
      mem_inst/registers_reg[7][3]   D v          DFRRQHDX1  0.000  71.896   125.109  
      -------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin mem_inst/registers_reg[7][1]/C 
Endpoint:   mem_inst/registers_reg[7][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
- Setup                         0.295
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.116
- Arrival Time                 71.896
= Slack Time                   53.220
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.216  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.075  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.391  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.631  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.932  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.019  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.483  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.712  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.971  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.446  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.918  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.645  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.880  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.771  
      mem_inst/g24845__4319          S ^ -> Q v   MU2HDX0    0.345  71.896   125.116  
      mem_inst/registers_reg[7][1]   D v          DFRRQHDX1  0.000  71.896   125.116  
      -------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mem_inst/registers_reg[7][6]/C 
Endpoint:   mem_inst/registers_reg[7][6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Setup                         0.294
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.115
- Arrival Time                 71.894
= Slack Time                   53.221
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.216  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.076  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.392  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.632  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.933  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.020  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.484  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.713  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.972  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.447  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.919  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.645  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.881  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.772  
      mem_inst/g24850__1617          S ^ -> Q v   MU2HDX0    0.343  71.894   125.115  
      mem_inst/registers_reg[7][6]   D v          DFRRQHDX1  0.000  71.894   125.115  
      -------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin mem_inst/registers_reg[7][4]/C 
Endpoint:   mem_inst/registers_reg[7][4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.112
- Arrival Time                 71.889
= Slack Time                   53.223
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.218  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.078  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.394  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.634  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.935  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.022  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.486  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.715  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.974  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.449  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.921  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.647  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.883  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.774  
      mem_inst/g24848__6783          S ^ -> Q v   MU2HDX0    0.338  71.889   125.112  
      mem_inst/registers_reg[7][4]   D v          DFRRQHDX1  0.000  71.889   125.112  
      -------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin mem_inst/registers_reg[7][0]/C 
Endpoint:   mem_inst/registers_reg[7][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.115
- Arrival Time                 71.888
= Slack Time                   53.227
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.222  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.081  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.397  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.637  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.938  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.025  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.489  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.718  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.977  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.452  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.924  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.651  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.886  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.777  
      mem_inst/g24844__6260          S ^ -> Q v   MU2HDX0    0.338  71.888   125.115  
      mem_inst/registers_reg[7][0]   D v          DFRRQHDX1  0.000  71.888   125.115  
      -------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin mem_inst/registers_reg[7][7]/C 
Endpoint:   mem_inst/registers_reg[7][7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.487
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.114
- Arrival Time                 71.887
= Slack Time                   53.227
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.222  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.081  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.398  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.637  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.939  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.025  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.489  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.718  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.977  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.453  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.924  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.651  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.886  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.778  
      mem_inst/g24851__2802          S ^ -> Q v   MU2HDX0    0.336  71.887   125.114  
      mem_inst/registers_reg[7][7]   D v          DFRRQHDX1  0.000  71.887   125.114  
      -------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin mem_inst/registers_reg[7][2]/C 
Endpoint:   mem_inst/registers_reg[7][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
- Setup                         0.292
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.118
- Arrival Time                 71.887
= Slack Time                   53.231
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.227  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.086  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.402  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.642  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.943  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.030  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.494  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.723  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.982  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.457  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.929  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.656  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.891  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.782  
      mem_inst/g24846__8428          S ^ -> Q v   MU2HDX0    0.336  71.887   125.118  
      mem_inst/registers_reg[7][2]   D v          DFRRQHDX1  0.000  71.887   125.118  
      -------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin mem_inst/registers_reg[7][5]/C 
Endpoint:   mem_inst/registers_reg[7][5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
- Setup                         0.292
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.119
- Arrival Time                 71.884
= Slack Time                   53.235
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.230  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.089  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.406  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.645  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.946  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.033  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.497  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.726  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   121.985  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.460  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.932  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.659  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.894  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    0.891  71.551   124.785  
      mem_inst/g24849__3680          S ^ -> Q v   MU2HDX0    0.333  71.884   125.119  
      mem_inst/registers_reg[7][5]   D v          DFRRQHDX1  0.000  71.884   125.119  
      -------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin mem_inst/registers_reg[10][0]/C 
Endpoint:   mem_inst/registers_reg[10][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.296
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.108
- Arrival Time                 71.855
= Slack Time                   53.253
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.248  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.108  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.424  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.664  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.965  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.052  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.516  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.745  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.004  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.479  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.951  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.677  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.913  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.760  
      mem_inst/g24878__1617          S ^ -> Q v   MU2HDX0    0.348  71.854   125.108  
      mem_inst/registers_reg[10][0]  D v          DFRRQHDX1  0.000  71.855   125.108  
      -------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin mem_inst/registers_reg[10][7]/C 
Endpoint:   mem_inst/registers_reg[10][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Setup                         0.296
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.114
- Arrival Time                 71.858
= Slack Time                   53.256
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.251  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.111  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.427  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.666  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.968  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.054  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.518  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.747  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.007  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.482  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.953  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.680  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.916  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.762  
      mem_inst/g24811__7410          S ^ -> Q v   MU2HDX0    0.351  71.858   125.114  
      mem_inst/registers_reg[10][7]  D v          DFRRQHDX1  0.000  71.858   125.114  
      -------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin mem_inst/registers_reg[10][6]/C 
Endpoint:   mem_inst/registers_reg[10][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.487
- Setup                         0.295
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.113
- Arrival Time                 71.853
= Slack Time                   53.260
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.255  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.114  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.430  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.670  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.971  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.058  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.522  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.751  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.010  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.485  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.957  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.684  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.919  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.766  
      mem_inst/g24882__8246          S ^ -> Q v   MU2HDX0    0.347  71.853   125.113  
      mem_inst/registers_reg[10][6]  D v          DFRRQHDX1  0.000  71.853   125.113  
      -------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin mem_inst/registers_reg[10][5]/C 
Endpoint:   mem_inst/registers_reg[10][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
- Setup                         0.294
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.114
- Arrival Time                 71.850
= Slack Time                   53.264
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.259  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.119  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.435  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.674  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.976  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.062  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.526  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.755  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.015  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.490  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.961  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.688  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.924  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.770  
      mem_inst/g24881__5122          S ^ -> Q v   MU2HDX0    0.344  71.850   125.114  
      mem_inst/registers_reg[10][5]  D v          DFRRQHDX1  0.000  71.850   125.114  
      -------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin mem_inst/registers_reg[10][1]/C 
Endpoint:   mem_inst/registers_reg[10][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.294
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.110
- Arrival Time                 71.843
= Slack Time                   53.266
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.262  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.121  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.437  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.677  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.978  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.065  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.529  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.758  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.017  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.492  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.964  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.691  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.926  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.773  
      mem_inst/g24876__6783          S ^ -> Q v   MU2HDX0    0.337  71.843   125.110  
      mem_inst/registers_reg[10][1]  D v          DFRRQHDX1  0.000  71.843   125.110  
      -------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin mem_inst/registers_reg[10][4]/C 
Endpoint:   mem_inst/registers_reg[10][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.293
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.112
- Arrival Time                 71.844
= Slack Time                   53.268
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.263  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.123  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.439  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.679  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.980  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.067  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.531  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.760  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.019  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.494  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.966  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.692  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.928  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.775  
      mem_inst/g24880__1705          S ^ -> Q v   MU2HDX0    0.337  71.844   125.112  
      mem_inst/registers_reg[10][4]  D v          DFRRQHDX1  0.000  71.844   125.112  
      -------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin mem_inst/registers_reg[10][3]/C 
Endpoint:   mem_inst/registers_reg[10][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Setup                         0.292
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.117
- Arrival Time                 71.840
= Slack Time                   53.277
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.272  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.131  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.448  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.687  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.989  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.075  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.539  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.768  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.027  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.503  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.974  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.701  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.936  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.783  
      mem_inst/g24879__2802          S ^ -> Q v   MU2HDX0    0.334  71.840   125.117  
      mem_inst/registers_reg[10][3]  D v          DFRRQHDX1  0.000  71.840   125.117  
      -------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin mem_inst/registers_reg[10][2]/C 
Endpoint:   mem_inst/registers_reg[10][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
- Setup                         0.291
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.117
- Arrival Time                 71.839
= Slack Time                   53.278
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.273  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.133  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.449  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.689  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   120.990  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.077  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.540  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.770  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.029  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.504  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   122.975  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  0.727  70.424   123.702  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.235  70.660   123.938  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    0.847  71.506   124.784  
      mem_inst/g24877__3680          S ^ -> Q v   MU2HDX0    0.333  71.839   125.117  
      mem_inst/registers_reg[10][2]  D v          DFRRQHDX1  0.000  71.839   125.117  
      -------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin mem_inst/registers_reg[23][3]/C 
Endpoint:   mem_inst/registers_reg[23][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.298
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.102
- Arrival Time                 71.740
= Slack Time                   53.362
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.357  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.216  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.533  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.772  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   121.074  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.160  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.624  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.853  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.112  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.588  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   123.059  
      mem_inst/g25194__4733          A v -> Q ^   NO2HDX1    0.791  70.489   123.850  
      mem_inst/g25173__2398          AN ^ -> Q ^  NO2I1HDX1  0.901  71.389   124.751  
      mem_inst/g24865__2346          S ^ -> Q v   MU2HDX0    0.351  71.740   125.102  
      mem_inst/registers_reg[23][3]  D v          DFRRQHDX1  0.000  71.740   125.102  
      -------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin mem_inst/registers_reg[23][1]/C 
Endpoint:   mem_inst/registers_reg[23][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.296
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               125.102
- Arrival Time                 71.734
= Slack Time                   53.369
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.995   119.364  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  0.859  66.855   120.223  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.316  67.171   120.540  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.240  67.411   120.779  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.301  67.712   121.080  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.087  67.799   121.167  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.464  68.262   121.631  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.229  68.492   121.860  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.259  68.751   122.119  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.475  69.226   122.594  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.472  69.697   123.066  
      mem_inst/g25194__4733          A v -> Q ^   NO2HDX1    0.791  70.489   123.857  
      mem_inst/g25173__2398          AN ^ -> Q ^  NO2I1HDX1  0.901  71.389   124.758  
      mem_inst/g24861__6161          S ^ -> Q v   MU2HDX0    0.344  71.734   125.102  
      mem_inst/registers_reg[23][1]  D v          DFRRQHDX1  0.000  71.734   125.102  
      -------------------------------------------------------------------------------

