#pragma once

// [Bit 7, 6, 5, 4, 3, 2, 1, Bit 0]

#define MPU9250_REG_MCLK_RDY 0x00 /* R/O [ 3=MCLK_RDY ] */
#define MPU9250_REG_DEVICE_CONFIG 0x01 /* R/W [ 2=SPI_AP_4WIRE 0=SPI_MODE ] */
#define MPU9250_REG_SIGNAL_PATH_RESET 0x02 /* R/W [ 4=SOFT_RESET_DEVICE_CONFIG 2=FIFO_FLUSH ] */
//...
#define MPU9250_REG_ACCEL_DATA_X1 0x0B /* R/O [ ACCEL_DATA_X[15:8] ] */
#define MPU9250_REG_ACCEL_DATA_X0 0x0C /* R/O [ ACCEL_DATA_X[7:0] ] */
#define MPU9250_REG_ACCEL_DATA_Y1 0x0D /* R/O [ ACCEL_DATA_Y[15:8] ] */
#define MPU9250_REG_ACCEL_DATA_Y0 0x0E /* R/O [ ACCEL_DATA_Y[7:0] ] */
#define MPU9250_REG_ACCEL_DATA_Z1 0x0F /* R/O [ ACCEL_DATA_Z[15:8] ] */
#define MPU9250_REG_ACCEL_DATA_Z0 0x10 /* R/O [ ACCEL_DATA_Z[7:0] ] */

#define MPU9250_REG_PWR_MGMT0 0x1F /* R/W [ 7=ACCEL_LP_CLK_SEL 4=IDLE 1:0=ACCEL_MODE ] */
#define MPU9250_REG_ACCEL_CONFIG0 0x21 /* R/W [ 6=ACCEL_UI_FS_SEL 3:0=ACCEL_ODR ] */

#define MPU9250_REG_ACCEL_CONFIG1 0x24 /* R/W [ 6:5=ACCEL_UI_AVG 2:0=ACCEL_UI_FILT_BW ] */

#define MPU9250_REG_WHO_AM_I 0x75 /* R/O [ WHO_AM_I ] */
