#ifndef INC__CHIP_DEFS_H__
#define INC__CHIP_DEFS_H__

/* Chip type rule:

    First number - Core type or Flash type
                0: M0
                1: M0
                2: M23 without SE
				3: M23/M33 SE
                4: M4
                5: NUC505 (SPI Flash)
                7: ARM7
                8: 8051
                9: ARM9
                Other: Reserved
    Second number - Bit[6:4] Page Size
				M0/M23/M33(0: 512B, 1: 1KB, 2: 2KB)
                M4(0: 2KB, 1:4KB)

                 - Bit[7] for Flash Address definition
                0: Old, e.g. LDROM 0x0010_0000
                1: New, e.g. LDROM 0x0F10_0000

    Third number - Bit[2:0]
                0-3: NuMicro Series
                6: Special Case (M0A21)
                7: Special Case (M030G)
                4: NuVoice / ISD
                5: Motor

                 - Bit[3] for M0
                0: AHB = 0x5000_0000
                1: AHB = 0x4000_0000

				 - Bit[3] for M23/M33 SE
				0: M23
				1: M33
 */

typedef enum
{
    NUC_CHIP_TYPE_GENERAL_V6M       = 0,
    NUC_CHIP_TYPE_NUC1XX            = 1,
    NUC_CHIP_TYPE_M05X              = 3,
    NUC_CHIP_TYPE_N572              = 4,
    NUC_CHIP_TYPE_NANO100           = 0x101,
    NUC_CHIP_TYPE_MINI51            = 0x102,
    NUC_CHIP_TYPE_MT5XX             = 0x103,
    NUC_CHIP_TYPE_N570              = 0x104,
    NUC_CHIP_TYPE_NM1120            = 0x105,
    NUC_CHIP_TYPE_I96000            = 0x10C,
    NUC_CHIP_TYPE_AU91XX            = 0x114,
    NUC_CHIP_TYPE_M0564             = 0x121,
    NUC_CHIP_TYPE_M031              = 0x10A,
    NUC_CHIP_TYPE_M0A21             = 0x10E,
    NUC_CHIP_TYPE_M030G             = 0x10F,
    NUC_CHIP_TYPE_M031G             = 0x12A,
    NUC_CHIP_TYPE_M251              = 0x201,
    NUC_CHIP_TYPE_NSC128            = 0x204,
    NUC_CHIP_TYPE_M2003             = 0x20E,
    NUC_CHIP_TYPE_M2A23             = 0x221,
    NUC_CHIP_TYPE_M2U51             = 0x28A,
    NUC_CHIP_TYPE_M2351             = 0x321,
    NUC_CHIP_TYPE_M2354             = 0x322,
	NUC_CHIP_TYPE_M3331				= 0x39A,
    NUC_CHIP_TYPE_GENERAL_V7M       = 0x400,
    NUC_CHIP_TYPE_NUC4XX            = 0x401,
    NUC_CHIP_TYPE_M451              = 0x402,
    NUC_CHIP_TYPE_M471              = 0x40A,
    NUC_CHIP_TYPE_M480              = 0x411,
    NUC_CHIP_TYPE_I94000            = 0x414,
    NUC_CHIP_TYPE_M460              = 0x49A,
    NUC_CHIP_TYPE_NUC505            = 0x500,
    NUC_CHIP_TYPE_KM1M7             = 0x600,    // NTCJ M4/M7
    NUC_CHIP_TYPE_KM1M0             = 0x601,    // NTCJ M0+
	NUC_CHIP_TYPE_KM1M3				= 0x603,	// NTCJ M33
    NUC_CHIP_TYPE_GENERAL_ARM7      = 0x700,
    NUC_CHIP_TYPE_GENERAL_1T        = 0x800,    // For 8051 1T N76/ML51/MS51/MG51 Series
    NUC_CHIP_TYPE_GENERAL_855       = 0x801,    // 85J, 37J
    NUC_CHIP_TYPE_GENERAL_82J       = 0x802,
    NUC_CHIP_TYPE_GENERAL_83J       = 0x803,
    NUC_CHIP_TYPE_GENERAL_35J       = 0x804,
    NUC_CHIP_TYPE_GENERAL_87J       = 0x805,    // 87J, 23J
    NUC_CHIP_TYPE_GENERAL_21J       = 0x806,
    NUC_CHIP_TYPE_GENERAL_658       = 0x807,
    NUC_CHIP_TYPE_GENERAL_659       = 0x808,
    NUC_CHIP_TYPE_ICP_855           = 0x811,    // For 8051 N79E855 ICP Mode
    NUC_CHIP_TYPE_GENERAL_ARM9      = 0x900,
    NUC_CHIP_TYPE_M55M1             = 0xAAA,
} NUC_CHIP_TYPE_E;

extern NUC_CHIP_TYPE_E g_eChipType;

#define NUC_CHIP_TYPE_GET_PAGE_SZIE(N)  (((((N) & 0x70) >> 4) + 9) + (((N) >= NUC_CHIP_TYPE_GENERAL_V7M) ? 2 : 0))

#define ARM_SRAM_START_ADDRESS          0x20000000UL

/* Cortex-M0 sys registers */
#define CORTEX_M0_SYST_CSR              0xE000E010
#   define CORTEX_M0_SYST_CSR_CLKSRC    0x00000004
#   define CORTEX_M0_SYST_CSR_ENABLE    0x00000001
#define CORTEX_M0_SYST_RVR              0xE000E014
#define CORTEX_M0_SYST_CVR              0xE000E018

/* Offline flash information defined by USB dongle */
#define NUC_OFFLINE_FLASH_ADDR          0x00000000UL
#define NUC_OFFLINE_FLASH_PAGE_SIZE     256
#define NUC_OFFLINE_FLASH_SIZE          (512*1024)

/* Chip definition for NUC1xx */
#define NUC1XX_CPUID                    0x410CC200UL
#define NUC1XX_REG_PID                  0x50000000UL
#define NUC1XX_REG_RSTSRC               0x50000004UL
#   define NUC1XX_REG_RSTSRC_POR        0x00000001UL
#   define NUC1XX_REG_RSTSRC_PAD        0x00000002UL
#define NUC1XX_REG_IPRST0               0x50000008UL
#   define NUC1XX_REG_IPRST0_CHIP_RST   0x00000001UL
#   define NUC1XX_REG_IPRST0_CPU_RST    0x00000002UL
#define NUC1XX_REG_IPRST1               0x5000000CUL
#   define NUC1XX_REG_IPRST1_USBD_RST   0x08000000UL
#define NUC1XX_REG_LOCK_ADDR            0x50000100UL
#define NUC1XX_REG_LOCK_CTL             0x00000001UL
#define NUC1XX_REG_PWRCON               0x50000200UL
#   define  NUC1XX_REG_PWRCON_PD_WAIT_CPU   0x00000100UL
#   define  NUC1XX_REG_PWRCON_PWR_DOWN  0x00000080UL
#   define  NUC1XX_REG_PWRCON_PD_WU_STS 0x00000040UL
#   define  NUC1XX_REG_PWRCON_WINT_EN   0x00000020UL
#   define  NUC1XX_REG_PWRCON_WU_DLY    0x00000010UL
#   define  NUC1XX_REG_PWRCON_OSC10K_EN 0x00000008UL
#   define  NUC1XX_REG_PWRCON_OSC22M_EN 0x00000004UL
#   define  NUC1XX_REG_PWRCON_XTL32K_EN 0x00000002UL
#   define  NUC1XX_REG_PWRCON_XTL12M_EN 0x00000001UL
#define NUC1XX_REG_AHBCLK               0x50000204UL
#   define  NUC1XX_REG_AHBCLK_PDMA_EN   0x00000002UL
#   define  NUC1XX_REG_AHBCLK_ISP_EN    0x00000004UL
#define NUC1XX_REG_CLKSEL0              0x50000210UL
#   define NUC1XX_REG_CLKSEL0_STCLK_S   0x00000007UL
#   define NUC1XX_REG_CLKSEL0_STCLK_S_I22   0x00000007UL
#   define NUC1XX_REG_CLKSEL0_HCLK_S    0x00000007UL
#   define NUC1XX_REG_CLKSEL0_HCLK_S_I22    0x00000007UL
#   define NANO103_REG_CLKSEL0_HCLK_S_I22   0x00000004UL
#define NUC1XX_REG_CLKDIV               0x50000218UL
#define NUC1XX_REG_PLLCON               0x50000220UL
#   define NUC1XX_REG_PLLCON_PD         0x00010000UL
#define NUC1XX_REG_ISPCON               0x5000C000UL
#   define NUC1XX_REG_ISPCON_SWRST      0x00000080UL
#   define NUC1XX_REG_ISPCON_ISPFF      0x00000040UL
#   define NUC1XX_REG_ISPCON_LDUEN      0x00000020UL
#   define NUC1XX_REG_ISPCON_CFGUEN     0x00000010UL
#   define NUC1XX_REG_ISPCON_BS         0x00000002UL
#   define NUC1XX_REG_ISPCON_ISPEN      0x00000001UL
#define NUC1XX_REG_ISPADR               0x5000c004UL
#define NUC1XX_REG_ISPDAT               0x5000c008UL
#define NUC1XX_REG_ISPCMD               0x5000c00CUL
#define NUC1XX_REG_ISPTRG               0x5000c010UL
#   define NUC1XX_REG_ISPTRG_GO         0x00000001UL
#define NUC1XX_REG_DFBADDR              0x5000c014UL
#define NUC1XX_REG_FATCON               0x5000c018UL
#define NUC1XX_REG_ICPCON               0x5000c01CUL
#   define NUC1XX_REG_ICPCON_ICPEN      0x00000001UL

#define NUC1XX_REG_GPIOA_PIN            0x50004010UL
#define NUC1XX_REG_GPIOB_PIN            0x50004050UL
#define NUC1XX_REG_GPIOC_PIN            0x50004090UL
#define NUC1XX_REG_GPIOD_PIN            0x500040D0UL
#define NUC1XX_REG_GPIOE_PIN            0x50004110UL

#define NUC1XX_REG_GPIOB_DOUT           0x50004048UL
#define NUC1XX_REG_WTCR                 0x40004000UL
#   define NUC1XX_REG_WTCR_DBGACK_WDT   0x80000000UL
#   define NUC1XX_REG_WTCR_WTIS         0x00000700UL
#   define NUC1XX_REG_WTCR_WTE          0x00000080UL
#   define NUC1XX_REG_WTCR_WTR          0x00000001UL

#define NUC1XX_FLASH_NVM_ADDR           0x0001F000UL
#define NUC1XX_FLASH_NVM_SIZE           4096
#define NUC1XX_FLASH_CONFIG_SIZE        8
#define NUC1XX_FLASH_PAGE_SIZE          512
#define NUC1XX_RAM_MIN_SIZE             2048
#define NUC1XX_RAM_MAX_SIZE             0x4000UL

#define NUC1XX_FLASH_CONFIG_CWDTEN      0x80000000UL
#define NUC1XX_FLASH_CONFIG_CWDTEN_BIT1     0x00000010UL
#define NUC1XX_FLASH_CONFIG_CWDTEN_BIT0     0x00000008UL
#define NUC1XX_FLASH_CONFIG_CWDTPDEN        0x40000000UL
#define NUC1XX_FLASH_CONFIG_CGPFMFP     0x08000000UL
#define NUC1XX_FLASH_CONFIG_CKF         0x10000000UL
#define NUC1XX_FLASH_CONFIG_CFOSC       0x07000000UL
#   define NUC1XX_FLASH_CONFIG_E12M     0x00000000UL
#   define NUC1XX_FLASH_CONFIG_E32K     0x01000000UL
#   define NUC1XX_FLASH_CONFIG_PLL      0x02000000UL
#   define NUC1XX_FLASH_CONFIG_I10K     0x03000000UL
#   define NUC1XX_FLASH_CONFIG_I22M     0x04000000UL
#define NUC1XX_FLASH_CONFIG_CBODEN      0x00800000UL
#define NUC1XX_FLASH_CONFIG_CBOV        0x00600000UL
#   define NUC1XX_FLASH_CONFIG_CBOV_45  0x00600000UL
#   define NUC1XX_FLASH_CONFIG_CBOV_38  0x00400000UL
#   define NUC1XX_FLASH_CONFIG_CBOV_26  0x00200000UL //2.6/2.7V
#   define NUC1XX_FLASH_CONFIG_CBOV_22  0x00000000UL
#define NUC1XX_FLASH_CONFIG_CBORST      0x00100000UL
#define NUC1XX_FLASH_CONFIG_CIOINI      0x00000400UL
#   define NUC1XX_FLASH_CONFIG_CIOINI_INPUT 0x00000000UL
#   define NUC1XX_FLASH_CONFIG_CIOINI_BI    0x00000400UL
#define NUC1XX_FLASH_CONFIG_CBS         0x00000080UL
#define NUC1XX_FLASH_CONFIG_CBS2        0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define NUC1XX_FLASH_CONFIG_CBS_AP           0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define NUC1XX_FLASH_CONFIG_CBS_LD           0x00000040UL
/* Boot from APROM, LDROM visible */
#   define NUC1XX_FLASH_CONFIG_CBS_AP_LD        0x00000080UL
/* Boot from LDROM, APROM visible */
#   define NUC1XX_FLASH_CONFIG_CBS_LD_AP        0x00000000UL
#define NUC1XX_FLASH_CONFIG_DFVSEN      0x00000004UL
#define NUC1XX_FLASH_CONFIG_LOCK        0x00000002UL
#define NUC1XX_FLASH_CONFIG_DFEN        0x00000001UL
#define NUC1XX_FLASH_CONFIG_DFBA        0x0001FE00UL

#define MT5XX_REG_PID                   0x50000000UL
#define MT5XX_FLASH_CONFIG_CHZ_BPWM     0x00001000UL
#define MT5XX_FLASH_CONFIG_CHZ_Odd1     0x00000800UL
#define MT5XX_FLASH_CONFIG_CHZ_Event1   0x00000400UL
#define MT5XX_FLASH_CONFIG_CHZ_Odd0     0x00000200UL
#define MT5XX_FLASH_CONFIG_CHZ_Event0   0x00000100UL

/* Chip definition for AU91xx */
#define AU91XX_REG_PID                  0x50000000UL
#define AU91XX_REG_RSTSRC               0x50000004UL
#define AU91XX_REG_IPRSTC1              0x50000008UL
#   define AU91XX_REG_IPRSTC1_CHIP_RST  0x00000001UL
#   define AU91XX_REG_IPRSTC1_CPU_RST   0x00000002UL
#define AU91XX_REG_IPRSTC2              0x5000000CUL
#define AU91XX_REG_LOCK_ADDR            0x50000100UL
#define AU91XX_REG_PWRCON               0x50000200UL
#   define  AU91XX_REG_PWRCON_OSC16K_EN 0x00000008UL
#   define  AU91XX_REG_PWRCON_OSC49M_EN 0x00000004UL
#   define  AU91XX_REG_PWRCON_XTL32K_EN 0x00000002UL
#define AU91XX_REG_AHBCLK               0x50000204UL
#   define  AU91XX_REG_AHBCLK_PDMA_EN   0x00000002UL
#   define  AU91XX_REG_AHBCLK_ISP_EN    0x00000004UL
#define AU91XX_REG_ISPCON               0x5000C000UL
#   define AU91XX_REG_ISPCON_SWRST      0x00000080UL
#   define AU91XX_REG_ISPCON_ISPFF      0x00000040UL
#   define AU91XX_REG_ISPCON_LDUEN      0x00000020UL
#   define AU91XX_REG_ISPCON_CFGUEN     0x00000010UL
#   define AU91XX_REG_ISPCON_BS         0x00000002UL
#   define AU91XX_REG_ISPCON_ISPEN      0x00000001UL
#define AU91XX_REG_ISPADR               0x5000c004UL
#define AU91XX_REG_ISPDAT               0x5000c008UL
#define AU91XX_REG_ISPCMD               0x5000c00CUL
#   define AU91XX_REG_ISPCMD_READ       0x00UL
#   define AU91XX_REG_ISPCMD_PROGRAM    0x21UL
#   define AU91XX_REG_ISPCMD_PAGEERASE  0x22UL
#   define AU91XX_REG_ISPCMD_CHIPERASE  0x26UL
#   define AU91XX_REG_ISPCMD_READCID    0x0BUL
#   define AU91XX_REG_ISPCMD_READDID    0x0CUL
#   define AU91XX_REG_ISPCMD_READUID    0x04UL
#define AU91XX_REG_ISPTRG               0x5000c010UL
#   define AU91XX_REG_ISPTRG_GO         0x00000001UL
#define AU91XX_REG_DFBADDR              0x5000c014UL
#define AU91XX_REG_FATCON               0x5000c018UL
#define AU91XX_REG_ICPCON               0x5000c01CUL
#   define AU91XX_REG_ICPCON_ICPEN      0x00000001UL
#define AU91XX_REG_WTCR                 0x40004000UL
#   define AU91XX_REG_WTCR_WTE          0x00000080UL

#define AU91XX_FLASH_CONFIG_SIZE        8
#define AU91XX_FLASH_PAGE_SIZE          1024
#define AU91XX_RAM_START_ADDR           0x20000000UL
#define AU91XX_RAM_MIN_SIZE             0x1000UL
#define AU91XX_RAM_MAX_SIZE             0x3000UL

#define AU91XX_FLASH_CONFIG_CBODEN      0x00800000UL
#define AU91XX_FLASH_CONFIG_CBS         0x00000080UL
#define AU91XX_FLASH_CONFIG_LDROM_EN    0x00000004UL
#define AU91XX_FLASH_CONFIG_LOCK        0x00000002UL
#define AU91XX_FLASH_CONFIG_DFEN        0x00000001UL
#define AU91XX_FLASH_CONFIG_DFBA        0x0003FC00UL

/* Chip definition for M05x */
#define M05X_REG_PID                    0x50000000UL
#define M05X_REG_RSTSRC                 0x50000004UL
#define M05X_REG_IPRST0                 0x50000008UL
#define M05X_REG_LOCK_ADDR              0x50000100UL
#define M05X_REG_PWRCON                 0x50000200UL
#   define  M05X_REG_PWRCON_PD_WAIT_CPU 0x00000100UL
#   define  M05X_REG_PWRCON_PWR_DOWN    0x00000080UL
#   define  M05X_REG_PWRCON_PD_WU_STS   0x00000040UL
#   define  M05X_REG_PWRCON_WINT_EN     0x00000020UL
#   define  M05X_REG_PWRCON_WU_DLY      0x00000010UL
#define M05X_REG_AHBCLK                 0x50000204UL
#define M05X_REG_ISPCON                 0x5000C000UL
#define M05X_REG_ISPADR                 0x5000c004UL
#define M05X_REG_ISPDAT                 0x5000c008UL
#define M05X_REG_ISPCMD                 0x5000c00CUL
#define M05X_REG_ISPTRG                 0x5000c010UL
#define M05X_REG_ICPCON                 0x5000c01CUL

#define M05X_FLASH_NVM_ADDR             0x0001F000UL
#define M05X_FLASH_NVM_SIZE             4096
#define M05X_FLASH_CONFIG_SIZE          8
#define M05X_RAM_MIN_SIZE               2048

#define M05X_FLASH_CONFIG_CWDTEN        0x80000000UL
#define M05X_FLASH_CONFIG_CWDTPDEN      0x40000000UL
#define M05X_FLASH_CONFIG_CKF           0x10000000UL
#define M05X_FLASH_CONFIG_CGP7MFP       0x08000000UL
#define M05X_FLASH_CONFIG_CFOSC         0x07000000UL
#   define M05X_FLASH_CONFIG_E12M       0x00000000UL
#   define M05X_FLASH_CONFIG_E32K       0x01000000UL
#   define M05X_FLASH_CONFIG_PLL        0x02000000UL
#   define M05X_FLASH_CONFIG_I10K       0x03000000UL
#   define M05X_FLASH_CONFIG_I22M       0x04000000UL
#define M05X_FLASH_CONFIG_CBODEN        0x00800000UL
#define M05X_FLASH_CONFIG_CBOV          0x00600000UL
#   define M05X_FLASH_CONFIG_CBOV_45    0x00600000UL
#   define M05X_FLASH_CONFIG_CBOV_38    0x00400000UL
#   define M05X_FLASH_CONFIG_CBOV_26    0x00200000UL
#   define M05X_FLASH_CONFIG_CBOV_22    0x00000000UL
#define M05X_FLASH_CONFIG_CBORST        0x00100000UL
#define M05X_FLASH_CONFIG_CIOINI        0x00000400UL
#   define M05X_FLASH_CONFIG_CIOINI_INPUT   0x00000000UL
#   define M05X_FLASH_CONFIG_CIOINI_BI      0x00000400UL
#define M05X_FLASH_CONFIG_CBS2          0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define M05X_FLASH_CONFIG_CBS_AP         0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define M05X_FLASH_CONFIG_CBS_LD         0x00000040UL
/* Boot from APROM, LDROM visible */
#   define M05X_FLASH_CONFIG_CBS_AP_LD      0x00000080UL
/* Boot from LDROM, APROM visible */
#   define M05X_FLASH_CONFIG_CBS_LD_AP      0x00000000UL
#define M05X_FLASH_CONFIG_CBS           0x00000080UL
#define M05X_FLASH_CONFIG_LOCK          0x00000002UL


/* Chip definition for M0564 */
#define M0564_FLASH_NVM_SIZE            0x1000
#define M0564_FLASH_SPROM_SIZE          0x800
#define M0564_FLASH_CONFIG_SIZE         8
#define M0564_FLASH_PAGE_ERASE_SIZE     2048
#define M0564_FLASH_PAGE_PROG_SIZE      2048
#define M0564_FLASH_MULTI_PROG_SIZE     16
#define M0564_REG_WDT_CTL               0x40040000UL
#   define M0564_REG_WDT_CTL_ICEDEBUG   0x80000000UL
#   define M0564_REG_WDT_CTL_TOUTSEL    0x00000700UL
#   define M0564_REG_WDT_CTL_WDTEN      0x00000080UL
#   define M0564_REG_WDT_CTL_RSTCNT     0x00000001UL
#define M0564_REG_PID                   0x50000000UL

#define M0564_FLASH_CONFIG_CWDTEN       0x80000000UL
#define M0564_FLASH_CONFIG_CWDTEN_BIT1  0x00000010UL
#define M0564_FLASH_CONFIG_CWDTEN_BIT0  0x00000008UL
#define M0564_FLASH_CONFIG_CWDTPDEN     0x40000000UL
#define M0564_FLASH_CONFIG_CGPFMFP      0x08000000UL
#define M0564_FLASH_CONFIG_CFOSC        0x04000000UL
#   define M0564_FLASH_CONFIG_E12M      0x00000000UL
#   define M0564_FLASH_CONFIG_I22M      0x04000000UL
#define M0564_FLASH_CONFIG_CBODEN       0x00800000UL
#define M0564_FLASH_CONFIG_CBOV         0x00600000UL
#   define M0564_FLASH_CONFIG_CBOV_45   0x00600000UL
#   define M0564_FLASH_CONFIG_CBOV_38   0x00400000UL
#   define M0564_FLASH_CONFIG_CBOV_26   0x00200000UL
#   define M0564_FLASH_CONFIG_CBOV_22   0x00000000UL
#define M0564_FLASH_CONFIG_CBORST       0x00100000UL
#define M0564_FLASH_CONFIG_ICELOCK      0x00001000UL
#define M0564_FLASH_CONFIG_CIOINI       0x00000400UL
#define M0564_FLASH_CONFIG_CBS          0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define M0564_FLASH_CONFIG_CBS_AP    0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define M0564_FLASH_CONFIG_CBS_LD    0x00000040UL
/* Boot from APROM, LDROM visible */
#   define M0564_FLASH_CONFIG_CBS_AP_LD 0x00000080UL
/* Boot from LDROM, APROM visible */
#   define M0564_FLASH_CONFIG_CBS_LD_AP 0x00000000UL
#define M0564_FLASH_CONFIG_MERASE       0x00000020UL
#define M0564_FLASH_CONFIG_LOCK         0x00000002UL
#define M0564_FLASH_CONFIG_DFEN         0x00000001UL
#define M0564_FLASH_CONFIG_DFBA         0x0003F800UL

/* Chip definition for Nano100 */
#define NANO100_REG_PID                 0x50000000UL
#define NANO100_REG_RSTSRC              0x50000004UL
#define NANO100_REG_IPRST0              0x50000008UL
#   define NANO100_REG_IPRST0_CHIP_RST  0x00000001UL
#   define NANO100_REG_IPRST0_CPU_RST   0x00000002UL
#   define NANO100_REG_IPRST0_EBI_RST   0x00000004UL
#define NANO100_REG_LOCK_ADDR           0x50000100UL
#define NANO100_REG_PWRCON              0x50000200UL
#   define  NANO100_REG_PWRCON_LFEXT_STB    0x00000400UL
#   define  NANO100_REG_PWRCON_HFEXT_GAIN   0x00000200UL
#   define  NANO100_REG_PWRCON_HFEXT_SELXT  0x00000100UL
#   define  NANO100_REG_PWRCON_DPD_EN   0x00000080UL
#   define  NANO100_REG_PWRCON_PD_EN    0x00000040UL
#   define  NANO100_REG_PWRCON_WK_IE    0x00000020UL
#   define  NANO100_REG_PWRCON_WK_DLY   0x00000010UL
#   define  NANO100_REG_PWRCON_LFIRC_EN 0x00000008UL
#   define  NANO100_REG_PWRCON_HFIRC_EN 0x00000004UL
#   define  NANO100_REG_PWRCON_LFEXT_EN 0x00000002UL
#   define  NANO100_REG_PWRCON_HFEXT_EN 0x00000001UL
#define NANO100_REG_AHBCLK              0x50000204UL
#   define  NANO100_REG_AHBCLK_GPIO_EN  0x00000001UL
#   define  NANO100_REG_AHBCLK_PDMA_EN  0x00000002UL
#   define  NANO100_REG_AHBCLK_ISP_EN   0x00000004UL
#   define  NANO100_REG_AHBCLK_EBI_EN   0x00000008UL
#   define  NANO100_REG_AHBCLK_SRAM_EN  0x00000010UL
#   define  NANO100_REG_AHBCLK_TICK_EN  0x00000020UL
#define NANO100_REG_ISPCON              0x5000C000UL
#   define NANO100_REG_ISPCON_SWRST     0x00000080UL
#   define NANO100_REG_ISPCON_ISPFF     0x00000040UL
#   define NANO100_REG_ISPCON_LDUEN     0x00000020UL
#   define NANO100_REG_ISPCON_CFGUEN    0x00000010UL
#   define NANO100_REG_ISPCON_BS        0x00000002UL
#   define NANO100_REG_ISPCON_ISPEN     0x00000001UL
#define NANO100_REG_ISPADR              0x5000c004UL
#define NANO100_REG_ISPDAT              0x5000c008UL
#define NANO100_REG_ISPCMD              0x5000c00CUL
#   define NANO100_REG_ISPCMD_RUNALLONE 0x28UL
#define NANO100_REG_ISPTRG              0x5000c010UL
#   define NANO100_REG_ISPTRG_GO        0x00000001UL
#define NANO100_REG_ICPCON              0x5000c01CUL
#   define NANO100_REG_ICPCON_ICPEN     0x00000001UL
#define NANO100_REG_WTCR                0x40004000UL
#   define NANO100_REG_WTCR_WTIS        0x00000070UL
#   define NANO100_REG_WTCR_WTE         0x00000008UL
#   define NANO100_REG_WTCR_WTR         0x00000001UL

#define NANO103_REG_ISPSTS              0x5000c040UL
#   define NANO103_REG_ISPSTS_ALLONE    0x00000080UL
#   define NANO103_REG_ISPSTS_PGFF      0x00000020UL
#define NANO103_REG_KEY0                0x5000c050UL
#define NANO103_REG_KEY1                0x5000c054UL
#define NANO103_REG_KEY2                0x5000c058UL
#define NANO103_REG_KEYTRG              0x5000c05cUL
#   define NANO103_REG_KEYTRG_GO        0x00000001UL
#define NANO103_REG_KEYSTS              0x5000c060UL
#   define NANO103_REG_KEYSTS_BUSY      0x00000001UL
#   define NANO103_REG_KEYSTS_LOCK      0x00000002UL
#   define NANO103_REG_KEYSTS_MATCH     0x00000004UL
#   define NANO103_REG_KEYSTS_FORBID    0x00000008UL
#   define NANO103_REG_KEYSTS_KEYFLAG   0x00000010UL
#   define NANO103_REG_KEYSTS_CFGFLAG   0x00000020UL
#   define NANO103_REG_KEYSTS_SPFLAG    0x00000040UL
#define NANO103_REG_KECNT               0x5000c064UL
#   define NANO103_REG_KECNT_CNT        0x0000001FUL
#   define NANO103_REG_KECNT_MAX        0x00001F00UL
#define NANO103_REG_KPCNT               0x5000c068UL
#   define NANO103_REG_KPCNT_CNT        0x00000007UL
#   define NANO103_REG_KPCNT_MAX        0x00000700UL

#define NANO100_FLASH_NVM_ADDR          0x0001F000UL
#define NANO103_FLASH_KPROM_ADDR        0x00301000UL
#define NANO100_FLASH_NVM_SIZE          4096
#define NANO112_FLASH_SPROM_SIZE        512
#define NANO100_FLASH_CONFIG_SIZE       8
#define NANO103_FLASH_KPROM_SIZE        1024
#define NANO100_RAM_MIN_SIZE            2048

#define NANO100_FLASH_CONFIG_CWDTEN     0x80000000UL
#define NANO100_FLASH_CONFIG_CKF        0x10000000UL
#define NANO100_FLASH_CONFIG_CFOSC      0x04000000UL
#   define NANO100_FLASH_CONFIG_E12M    0x00000000UL
#   define NANO100_FLASH_CONFIG_I12M    0x04000000UL
#define NANO100_FLASH_CONFIG_CBORST     0x00180000UL
#   define NANO100_FLASH_CONFIG_CBORST_RESERVED 0x00180000UL
#   define NANO100_FLASH_CONFIG_CBORST_25       0x00100000UL
#   define NANO100_FLASH_CONFIG_CBORST_20       0x00080000UL
#   define NANO100_FLASH_CONFIG_CBORST_17       0x00000000UL
#define NANO103_FLASH_CONFIG_CBORST             0x00780000UL    //NANO103
#   define NANO103_FLASH_CONFIG_CBORST_RESERVED 0x00000000UL
#   define NANO103_FLASH_CONFIG_CBORST_18       0x00080000UL
#   define NANO103_FLASH_CONFIG_CBORST_19       0x00100000UL
#   define NANO103_FLASH_CONFIG_CBORST_20       0x00180000UL
#   define NANO103_FLASH_CONFIG_CBORST_21       0x00200000UL
#   define NANO103_FLASH_CONFIG_CBORST_22       0x00280000UL
#   define NANO103_FLASH_CONFIG_CBORST_23       0x00300000UL
#   define NANO103_FLASH_CONFIG_CBORST_24       0x00380000UL
#   define NANO103_FLASH_CONFIG_CBORST_25       0x00400000UL
#   define NANO103_FLASH_CONFIG_CBORST_26       0x00480000UL
#   define NANO103_FLASH_CONFIG_CBORST_27       0x00500000UL
#   define NANO103_FLASH_CONFIG_CBORST_28       0x00580000UL
#   define NANO103_FLASH_CONFIG_CBORST_29       0x00600000UL
#   define NANO103_FLASH_CONFIG_CBORST_30       0x00680000UL
#   define NANO103_FLASH_CONFIG_CBORST_31       0x00780000UL
#define NANO103_FLASH_CONFIG_CBODEN             0x00800000UL
#define NANO100_FLASH_CONFIG_CBS                0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define NANO100_FLASH_CONFIG_CBS_AP          0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define NANO100_FLASH_CONFIG_CBS_LD          0x00000040UL
/* Boot from APROM, LDROM visible */
#   define NANO100_FLASH_CONFIG_CBS_AP_LD       0x00000080UL
/* Boot from LDROM, APROM visible */
#   define NANO100_FLASH_CONFIG_CBS_LD_AP       0x00000000UL
#define NANO100_FLASH_CONFIG_HXT_GAIN           0x0000E000UL    //NANO112
#   define NANO100_FLASH_CONFIG_HXT_RESERVED    0x00000000UL
#   define NANO100_FLASH_CONFIG_HXT_H16         0x00002000UL
//# define NANO100_FLASH_CONFIG_HXT_12_16       0x00004000UL
#   define NANO100_FLASH_CONFIG_HXT_12_16       0x0000E000UL
#   define NANO100_FLASH_CONFIG_HXT_8_12        0x00006000UL
#   define NANO100_FLASH_CONFIG_HXT_L8          0x00008000UL
#define NANO103_FLASH_CONFIG_HXT_GAIN           0x0000E000UL    //NANO103
#   define NANO103_FLASH_CONFIG_HXT_RESERVED    0x00000000UL
#   define NANO103_FLASH_CONFIG_HXT_4           0x00002000UL
#   define NANO103_FLASH_CONFIG_HXT_H8          0x00004000UL
#   define NANO103_FLASH_CONFIG_HXT_H12         0x00006000UL
#   define NANO103_FLASH_CONFIG_HXT_H16         0x00008000UL
#   define NANO103_FLASH_CONFIG_HXT_H24         0x0000A000UL
#   define NANO103_FLASH_CONFIG_HXT_H32         0x0000E000UL
#define NANO100_FLASH_CONFIG_CCKSTOP            0x00001000UL
#define NANO100_FLASH_CONFIG_MERASE             0x00000020UL
#define NANO100_FLASH_CONFIG_LOCK       0x00000002UL
#define NANO100_FLASH_CONFIG_DFEN       0x00000001UL
#define NANO100_FLASH_CONFIG_DFBA       0x0000FE00UL    //NANO100 AN
#define NANO100_FLASH_CONFIG_DFBA_BN    0x0001EA00UL    //NANO100 BN
#define NANO112_FLASH_CONFIG_DFBA       0x00007E00UL    //NANO112

/* Chip definition for Mini51 */
#define MINI51_REG_PID                  0x50000000UL
#define MINI51_REG_RSTSRC               0x50000004UL
#define MINI51_REG_IPRST0               0x50000008UL
#   define MINI51_REG_IPRST0_CHIP_RST   0x00000001UL
#   define MINI51_REG_IPRST0_CPU_RST    0x00000002UL
#define MINI51_REG_LOCK_ADDR            0x50000100UL
#define MINI51_REG_PWRCON               0x50000200UL
#   define  MINI51_REG_PWRCON_PD_32K    0x00000200UL
#   define  MINI51_REG_PWRCON_PWR_DOWN  0x00000080UL
#   define  MINI51_REG_PWRCON_PD_WU_STS 0x00000040UL
#   define  MINI51_REG_PWRCON_WINT_EN   0x00000020UL
#   define  MINI51_REG_PWRCON_WU_DLY    0x00000010UL
#   define  MINI51_REG_PWRCON_OSC10K_EN 0x00000008UL
#   define  MINI51_REG_PWRCON_OSC22M_EN 0x00000004UL
#   define  MINI51_REG_PWRCON_XTL32K_EN 0x00000002UL
#   define  MINI51_REG_PWRCON_XTL12M_EN 0x00000001UL
#define MINI51_REG_AHBCLK               0x50000204UL
#   define  MINI51_REG_AHBCLK_CPU_EN    0x00000001UL
#   define  MINI51_REG_AHBCLK_ISP_EN    0x00000004UL
#define MINI51_REG_ISPCON               0x5000C000UL
#   define MINI51_REG_ISPCON_SWRST      0x00000080UL
#   define MINI51_REG_ISPCON_ISPFF      0x00000040UL
#   define MINI51_REG_ISPCON_LDUEN      0x00000020UL
#   define MINI51_REG_ISPCON_CFGUEN     0x00000010UL
#   define MINI51_REG_ISPCON_BS         0x00000002UL
#   define MINI51_REG_ISPCON_ISPEN      0x00000001UL
#define MINI51_REG_ISPADR               0x5000c004UL
#define MINI51_REG_ISPDAT               0x5000c008UL
#define MINI51_REG_ISPCMD               0x5000c00CUL
#define MINI51_REG_ISPTRG               0x5000c010UL
#   define MINI51_REG_ISPTRG_GO         0x00000001UL
#define MINI51_REG_ICPCON               0x5000c01CUL
#   define MINI51_REG_ICPCON_ICPEN      0x00000001UL
#define MINI51_REG_WTCR                 0x40004000UL
#   define MINI51_REG_WTCR_DBGACK_WDT   0x80000000UL
#   define MINI51_REG_WTCR_WTIS         0x00000700UL
#   define MINI51_REG_WTCR_WTE          0x00000080UL
#   define MINI51_REG_WTCR_WTR          0x00000001UL

#define MINI51_FLASH_CONFIG_SIZE        8
#define MINI51_RAM_MIN_SIZE             2048

#define MINI51_FLASH_CONFIG_PWM_EVEN    0x40000000UL
#define MINI51_FLASH_CONFIG_PWM_ODD     0x20000000UL
#define MINI51_FLASH_CONFIG_CKF         0x10000000UL
#define MINI51_FLASH_CONFIG_CBOD2VEN    0x00800000UL
#define MINI51_FLASH_CONFIG_CBOV        0x00600000UL
#   define MINI51_FLASH_CONFIG_CBOV_DISABLE 0x00600000UL
#   define MINI51_FLASH_CONFIG_CBOV_44      0x00600000UL
#   define MINI51_FLASH_CONFIG_CBOV_38      0x00400000UL //3.8/3.7V
#   define MINI51_FLASH_CONFIG_CBOV_27      0x00200000UL
#   define MINI51_FLASH_CONFIG_CBOV_27_     0x00000000UL
#   define MINI51_FLASH_CONFIG_CBOV_22      0x00000000UL
#define MINI51_FLASH_CONFIG_CBOV2       0x00080000UL
#   define MINI51_FLASH_CONFIG_CBOVE_30 (~MINI51_FLASH_CONFIG_CBOD2VEN & (MINI51_FLASH_CONFIG_CBOV2 | (0x3 << 21)))
#   define MINI51_FLASH_CONFIG_CBOVE_24 (~MINI51_FLASH_CONFIG_CBOD2VEN & (MINI51_FLASH_CONFIG_CBOV2 | (0x2 << 21)))
#   define MINI51_FLASH_CONFIG_CBOVE_20 (~MINI51_FLASH_CONFIG_CBOD2VEN & (MINI51_FLASH_CONFIG_CBOV2 | (0x1 << 21)))
#   define MINI51_FLASH_CONFIG_CBOVE_17 (~MINI51_FLASH_CONFIG_CBOD2VEN & (MINI51_FLASH_CONFIG_CBOV2 | (0x0 << 21)))
#   define MINI51_FLASH_CONFIG_CBOVE_43 (~MINI51_FLASH_CONFIG_CBOD2VEN & ~MINI51_FLASH_CONFIG_CBOV2 & (0x3 << 21))
#   define MINI51_FLASH_CONFIG_CBOVE_37 (~MINI51_FLASH_CONFIG_CBOD2VEN & ~MINI51_FLASH_CONFIG_CBOV2 & (0x2 << 21))
#   define MINI51_FLASH_CONFIG_CBOVE_27 (~MINI51_FLASH_CONFIG_CBOD2VEN & ~MINI51_FLASH_CONFIG_CBOV2 & (0x1 << 21))
#   define MINI51_FLASH_CONFIG_CBOVE_22 (~MINI51_FLASH_CONFIG_CBOD2VEN & ~MINI51_FLASH_CONFIG_CBOV2 & (0x0 << 21))
#define MINI51_FLASH_CONFIG_CBORST      0x00100000UL
#define MINI51_FLASH_CONFIG_RCCLK_D2    0x00008000UL
#define MINI51_FLASH_CONFIG_CIOINI      0x00000400UL
#define MINI51_FLASH_CONFIG_RCTRIM_S    0x08000000UL
#define MINI51_FLASH_CONFIG_CBS2        0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define MINI51_FLASH_CONFIG_CBS_AP           0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define MINI51_FLASH_CONFIG_CBS_LD           0x00000040UL
/* Boot from APROM, LDROM visible */
#   define MINI51_FLASH_CONFIG_CBS_AP_LD        0x00000080UL
/* Boot from LDROM, APROM visible */
#   define MINI51_FLASH_CONFIG_CBS_LD_AP        0x00000000UL
#define MINI51_FLASH_CONFIG_CBS         0x00000080UL
#define MINI51_FLASH_CONFIG_LOCK        0x00000002UL
#define MINI51_FLASH_CONFIG_DFEN        0x00000001UL
#define MINI51_FLASH_CONFIG_DFBA        0x00007E00UL //17.5/32K

#define NUC121_FLASH_LDROM_SIZE         4608    //4.5K

/* Chip definition for NM1230 */
#define NM1230_FLASH_NUROM_ADDR         0x002C0000UL
#define NM1230_FLASH_NUROM_SIZE         0x2000

/* Chip definition for NM1120 */
#define NM1120_FLASH_SPROM2_ADDR        0x00240000UL
#define NM1120_FLASH_SPROM3_ADDR        0x00280000UL
#define NM1120_FLASH_SPROM_SIZE         512
#define NM1120_FLASH_CONFIG_SIZE        8
#define NM1120_FLASH_CONFIG_CBOV        0x0000E000UL
#   define NM1120_FLASH_CONFIG_CBOV_43      0x0000E000UL
#   define NM1120_FLASH_CONFIG_CBOV_40      0x0000C000UL
#   define NM1120_FLASH_CONFIG_CBOV_37      0x0000A000UL
#   define NM1120_FLASH_CONFIG_CBOV_30      0x00008000UL
#   define NM1120_FLASH_CONFIG_CBOV_27      0x00006000UL
#   define NM1120_FLASH_CONFIG_CBOV_24      0x00004000UL
#   define NM1120_FLASH_CONFIG_CBOV_22      0x00002000UL
#   define NM1120_FLASH_CONFIG_CBOV_20      0x00000000UL
#define NM1120_FLASH_CONFIG_GPA0NIRI        0x00030000UL
#define NM1120_FLASH_CONFIG_GPA1NIRI        0x000C0000UL
#define NM1120_FLASH_CONFIG_GPA2NIRI        0x00300000UL
#define NM1120_FLASH_CONFIG_GPA3NIRI        0x00C00000UL
#define NM1120_FLASH_CONFIG_GPA4NIRI        0x03000000UL
#define NM1120_FLASH_CONFIG_GPA5NIRI        0x0C000000UL
#define NM1120_FLASH_CONFIG_CKFHIRC     0x20000000UL
#define NM1120_FLASH_CONFIG_CBORST      0x00001000UL
#define NM1120_FLASH_CONFIG_CBOVEN      0x00000800UL
#define NM1120_FLASH_CONFIG_CIOINI      0x00000400UL
#define NM1120_FLASH_CONFIG_CBS         0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define NM1120_FLASH_CONFIG_CBS_AP           0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define NM1120_FLASH_CONFIG_CBS_LD           0x00000040UL
/* Boot from APROM, LDROM visible */
#   define NM1120_FLASH_CONFIG_CBS_AP_LD        0x00000080UL
/* Boot from LDROM, APROM visible */
#   define NM1120_FLASH_CONFIG_CBS_LD_AP        0x00000000UL
#define NM1120_FLASH_CONFIG_PWM_DBGEN   0x00000004UL
#define NM1120_FLASH_CONFIG_LOCK        0x00000002UL
#define NM1120_FLASH_CONFIG_DFEN        0x00000001UL
#define NM1120_FLASH_CONFIG_DFBA        0x00007E00UL
#define NM1120_RAM_START_ADDR           0x20000000UL
#define NM1120_RAM_MIN_SIZE             2048
#define NM1120_REG_PID                  0x50000000UL
#define NM1120_REG_RSTSRC               0x50000004UL
#define NM1120_REG_IPRST0               0x50000008UL
#   define NM1120_REG_IPRST0_CHIP_RST   0x00000001UL
#   define NM1120_REG_IPRST0_CPU_RST    0x00000002UL
#define NM1120_REG_ISPCON               0x5000C000UL
#   define NM1120_REG_ISPCON_SWRST      0x00000080UL
#   define NM1120_REG_ISPCON_ISPFF      0x00000040UL
#   define NM1120_REG_ISPCON_LDUEN      0x00000020UL
#   define NM1120_REG_ISPCON_CFGUEN     0x00000010UL
#   define NM1120_REG_ISPCON_BS         0x00000002UL
#   define NM1120_REG_ISPCON_ISPEN      0x00000001UL
#define NM1120_REG_WTCR                 0x40004000UL
#   define NM1120_REG_WTCR_DBGACK_WDT   0x80000000UL
#   define NM1120_REG_WTCR_WTIS         0x00000700UL
#   define NM1120_REG_WTCR_WTE          0x00000080UL
#   define NM1120_REG_WTCR_WTR          0x00000001UL
#define NM1120_REG_LOCK_ADDR            0x50000100UL
#define NM1120_REG_PWRCON               0x50000200UL
#   define  NM1120_REG_PWRCON_PD_32K    0x00000200UL
#   define  NM1120_REG_PWRCON_PWR_DOWN  0x00000080UL
#   define  NM1120_REG_PWRCON_PD_WU_STS 0x00000040UL
#   define  NM1120_REG_PWRCON_WINT_EN   0x00000020UL
#   define  NM1120_REG_PWRCON_WU_DLY    0x00000010UL
#   define  NM1120_REG_PWRCON_OSC10K_EN 0x00000008UL
#   define  NM1120_REG_PWRCON_OSC22M_EN 0x00000004UL
#   define  NM1120_REG_PWRCON_XTL32K_EN 0x00000002UL
#   define  NM1120_REG_PWRCON_XTL12M_EN 0x00000001UL
#define NM1120_REG_AHBCLK               0x50000204UL
#   define  NM1120_REG_AHBCLK_CPU_EN    0x00000001UL
#   define  NM1120_REG_AHBCLK_ISP_EN    0x00000004UL
#define NM1120_REG_ICPCON               0x5000c01CUL
#   define NM1120_REG_ICPCON_ICPEN      0x00000001UL
#define NM1120_REG_ISPADR               0x5000c004UL
#define NM1120_REG_ISPDAT               0x5000c008UL
#define NM1120_REG_ISPCMD               0x5000c00CUL
#   define NM1120_REG_ISPCMD_READ       0x00UL
#   define NM1120_REG_ISPCMD_PPOGRAM    0x21UL
#   define NM1120_REG_ISPCMD_PAGEERASE  0x22UL
#   define NM1120_REG_ISPCMD_CHIPERASE  0x26UL
#   define NM1120_REG_ISPCMD_READCID    0x0BUL
#   define NM1120_REG_ISPCMD_READDID    0x0CUL
#   define NM1120_REG_ISPCMD_READUID    0x04UL
#define NM1120_REG_ISPTRG               0x5000c010UL
#   define NM1120_REG_ISPTRG_GO         0x00000001UL

/* Chip definition for N570 */
#define N570_FLASH_CONFIG_CBOV          0x03C00000UL
#   define N570_FLASH_CONFIG_CBOV_46    0x03C00000UL
#   define N570_FLASH_CONFIG_CBOV_42    0x03800000UL
#   define N570_FLASH_CONFIG_CBOV_39    0x03400000UL
#   define N570_FLASH_CONFIG_CBOV_37    0x03000000UL
#   define N570_FLASH_CONFIG_CBOV_36    0x02C00000UL
#   define N570_FLASH_CONFIG_CBOV_34    0x02800000UL
#   define N570_FLASH_CONFIG_CBOV_31    0x02400000UL
#   define N570_FLASH_CONFIG_CBOV_30    0x02000000UL
#   define N570_FLASH_CONFIG_CBOV_28    0x01C00000UL
#   define N570_FLASH_CONFIG_CBOV_26    0x01800000UL
#   define N570_FLASH_CONFIG_CBOV_24    0x01400000UL
#   define N570_FLASH_CONFIG_CBOV_22    0x01000000UL
#   define N570_FLASH_CONFIG_CBOV_21    0x00C00000UL
#   define N570_FLASH_CONFIG_CBOV_20    0x00800000UL
#   define N570_FLASH_CONFIG_CBOV_19    0x00400000UL
#   define N570_FLASH_CONFIG_CBOV_18    0x00000000UL
#define N570_FLASH_CONFIG_CLVR          0x08000000UL
#define N570_FLASH_CONFIG_CBHYS         0x04000000UL
#define N570_FLASH_CONFIG_CBORST        0x00200000UL
#define N570_FLASH_CONFIG_CBOVEN        0x00100000UL
#define N570_FLASH_CONFIG_CBS           0x00000080UL
#define N570_FLASH_CONFIG_LOCK          0x00000002UL
#define N570_FLASH_CONFIG_DFEN          0x00000001UL
#define N570_RAM_MIN_SIZE               0x1800

/* Chip definition for N572 */
#define N572_REG_PID                    0x50000000UL
#define N572_REG_RSTSRC                 0x50000004UL
#define N572_REG_IPRST0                 0x50000008UL
#   define N572_REG_IPRST0_CHIP_RST     0x00000001UL
#   define N572_REG_IPRST0_CPU_RST      0x00000002UL
#define N572_REG_MAP0                   0x500000F8UL
#define N572_REG_MAP1                   0x500000FCUL
#define N572_REG_LOCK_ADDR              0x50000100UL
#define N572_REG_PWRCON                 0x50000200UL
#   define  N572_REG_PWRCON_OSC24M_EN   0x00000004UL
#define N572_REG_AHBCLK                 0x50000204UL
#   define  N572_REG_AHBCLK_ISP_EN      0x00000004UL
#define N572_REG_ISPCON                 0x5000C000UL
#   define N572_REG_ISPCON_SWRST        0x00000080UL
#   define N572_REG_ISPCON_ISPFF        0x00000040UL
#   define N572_REG_ISPCMD_READ         0x00UL
#   define N572_REG_ISPCMD_PPRGRAM      0x21UL
#   define N572_REG_ISPCMD_PAGEERASE    0x22UL
#   define N572_REG_ISPCMD_CHIPERASE    0x26UL
#   define N572_REG_ISPCMD_READCID      0x0BUL
#   define N572_REG_ISPCMD_READDID      0x0CUL
#define N572_REG_ISPADR                 0x5000c004UL
#define N572_REG_ISPDAT                 0x5000c008UL
#define N572_REG_ISPCMD                 0x5000c00CUL
#define N572_REG_ISPTRG                 0x5000c010UL
#   define N572_REG_ISPTRG_GO           0x00000001UL
#define N572_REG_WTCR                   0x40004000UL
#   define N572_REG_WTCR_WTE            0x00000080UL

#define N572_FLASH_APROM_ADDR           0x00000000UL
#define N572_FLASH_APROM_SIZE           0x00010000UL
#define N572_FLASH_LDROM_ADDR           0x00100000UL
#define N572_FLASH_CONFIG_ADDR          0x00300000UL
#define N572_FLASH_CONFIG_SIZE          20
#define N572_FLASH_PAGE_SIZE            512
#define N572_RAM_START_ADDR             0x20000000UL
#define N572_RAM_MIN_SIZE               4096

#define N572_FLASH_CONFIG_CWDTEN        0x80000000UL
#define N572_FLASH_CONFIG_CKF           0x10000000UL
#define N572_FLASH_CONFIG_CFOSC         0x07000000UL
#   define N572_FLASH_CONFIG_E12M6M     0x01000000UL
#   define N572_FLASH_CONFIG_I24M       0x07000000UL
#define N572_FLASH_CONFIG_CVDEN         0x00800000UL
#define N572_FLASH_CONFIG_CVDTV         0x00200000UL
#define N572_FLASH_CONFIG_LOCK          0x00000002UL
#define N572_PROTECT_8K_FLASH           0x00000004UL

/* Chip definition for N574 */
#define N574_FLASH_CONFIG_CWDTEN        0x80000000UL
#define N574_FLASH_CONFIG_RSTDEB        0x00000300UL
#   define N574_FLASH_CONFIG_RSTDEB_0   0x00000300UL
#   define N574_FLASH_CONFIG_RSTDEB_1   0x00000200UL
#   define N574_FLASH_CONFIG_RSTDEB_2   0x00000100UL
#   define N574_FLASH_CONFIG_RSTDEB_3   0x00000000UL
#define N574_FLASH_CONFIG_PORDIS        0x00000010UL
#define N574_FLASH_CONFIG_PWRSPD        0x00000008UL
#define N574_FLASH_CONFIG_PWRSP         0x00000004UL
#define N5741K5_FLASH_LDROM_ADDR        0x00200000UL

/* Chip definition for NUC4xx */
#define NUC4XX_CPUID                    0x410FC241UL

#define NUC4XX_REG_PID                  0x40000000UL
#define NUC4XX_REG_RSTSRC               0x40000004UL
#   define NUC4XX_REG_RSTSRC_POR        0x00000001UL
#   define NUC4XX_REG_RSTSRC_PAD        0x00000002UL
#define NUC4XX_REG_IPRST0               0x40000008UL
#   define NUC4XX_REG_IPRST0_CHIP_RST   0x00000001UL
#   define NUC4XX_REG_IPRST0_CPU_RST    0x00000002UL
#   define NUC4XX_REG_IPRST0_HSUSBD_RST 0x00000400UL
#define NUC4XX_REG_IPRST1               0x4000000CUL
#   define NUC4XX_REG_IPRST1_USBD_RST   0x08000000UL
#define NUC4XX_REG_LOCK_ADDR            0x40000100UL
#define NUC4XX_REG_LOCK_CTL             0x00000001UL
#define NUC4XX_REG_PWRCON               0x40000200UL
#   define  NUC4XX_REG_PWRCON_PD_WAIT_CPU   0x00000100UL
#   define  NUC4XX_REG_PWRCON_PWR_DOWN  0x00000080UL
#   define  NUC4XX_REG_PWRCON_PD_WU_STS 0x00000040UL
#   define  NUC4XX_REG_PWRCON_WINT_EN   0x00000020UL
#   define  NUC4XX_REG_PWRCON_WU_DLY    0x00000010UL
#   define  NUC4XX_REG_PWRCON_OSC10K_EN 0x00000008UL
#   define  NUC4XX_REG_PWRCON_OSC22M_EN 0x00000004UL
#   define  NUC4XX_REG_PWRCON_XTL32K_EN 0x00000002UL
#   define  NUC4XX_REG_PWRCON_XTL12M_EN 0x00000001UL
#define NUC4XX_REG_AHBCLK               0x40000204UL
#   define  NUC4XX_REG_AHBCLK_PDMA_EN   0x00000002UL
#   define  NUC4XX_REG_AHBCLK_ISP_EN    0x00000004UL
#define NUC4XX_REG_CLKSEL0              0x40000210UL
#   define NUC4XX_REG_CLKSEL0_STCLK_S   0x00000007UL
#   define NUC4XX_REG_CLKSEL0_STCLK_S_I22   0x00000007UL
#   define NUC4XX_REG_CLKSEL0_HCLK_S    0x00000007UL
#   define NUC4XX_REG_CLKSEL0_HCLK_S_I22    0x00000007UL
#define NUC4XX_REG_CLKDIV               0x40000218UL
#define NUC4XX_REG_PLLCON               0x40000220UL
#   define NUC4XX_REG_PLLCON_PD         0x00010000UL
#define NUC4XX_REG_ISPCON               0x4000C000UL
#   define NUC4XX_REG_ISPCON_SWRST      0x00000080UL
#   define NUC4XX_REG_ISPCON_ISPFF      0x00000040UL
#   define NUC4XX_REG_ISPCON_LDUEN      0x00000020UL
#   define NUC4XX_REG_ISPCON_CFGUEN     0x00000010UL
#   define NUC4XX_REG_ISPCON_APUEN      0x00000008UL
#   define NUC4XX_REG_ISPCON_UHBEN      0x00000004UL
#   define NUC4XX_REG_ISPCON_BS         0x00000002UL
#   define NUC4XX_REG_ISPCON_ISPEN      0x00000001UL
#define NUC4XX_REG_ISPADR               0x4000C004UL
#define NUC4XX_REG_ISPDAT               0x4000C008UL
#define NUC4XX_REG_ISPCMD               0x4000C00CUL
#   define NUC4XX_REG_ISPCMD_READ_64    0x40UL // from DrvFMC.h
#   define NUC4XX_REG_ISPCMD_READ_E     0x0AUL // from DrvFMC.h
#   define NUC4XX_REG_ISPCMD_READ_P     0x09UL // from DrvFMC.h
#   define NUC4XX_REG_ISPCMD_PROGRAM_64 0x61UL // from DrvFMC.h
#   define NUC4XX_REG_ISPCMD_PAGEWRITE  0x27UL
#   define NUC4XX_REG_ISPCMD_RUNALLONE  0x28UL
#   define NUC4XX_REG_ISPCMD_ENTERSK    0x28UL // SK is abbreviated from Super Key.
#   define NUC4XX_REG_ISPCMD_MPROGRAM   0x27UL
#define NUC4XX_REG_ISPTRG               0x4000C010UL
#   define NUC4XX_REG_ISPTRG_GO         0x00000001UL
#define NUC4XX_REG_DFBADDR              0x4000C014UL
#define NUC4XX_REG_FATCON               0x4000C018UL
#define NUC4XX_REG_ICPCON               0x4000C01CUL
#   define NUC4XX_REG_ICPCON_ICPEN      0x00000001UL
#define NUC4XX_REG_ISPSTA               0x4000C040UL
#   define NUC4XX_REG_ISPSTA_ISPGO      0x00000001UL
#   define NUC4XX_REG_ISPSTA_CBS        0x00000006UL
#   define NUC4XX_REG_ISPSTA_LDWF       0x00000008UL
#   define NUC4XX_REG_ISPSTA_UHBWF      0x00000010UL
#   define NUC4XX_REG_ISPSTA_UHBRF      0x00000020UL
#   define NUC4XX_REG_ISPSTA_ISPFF      0x00000040UL
#   define NUC4XX_REG_ISPSTA_KEYMATCH   0x00000080UL
#   define NUC4XX_REG_ISPSTA_ENTRYLOCK  0x01000000UL
#   define NUC4XX_REG_ISPSTA_KEYCRCF    0x02000000UL
#   define NUC4XX_REG_ISPSTA_CFGCRCF    0x04000000UL
#define NUC4XX_REG_FBWP                 0x4000C044UL
#define NUC4XX_REG_ISPDAT0              0x4000C080UL
#define NUC4XX_REG_ISPDAT1              0x4000C084UL
#define NUC4XX_REG_ISPDAT2              0x4000C088UL
#define NUC4XX_REG_ISPDAT3              0x4000C08CUL
#define NUC4XX_REG_ISPPPSTA             0x4000C0C0UL
#   define NUC4XX_REG_ISPPPSTA_ISPGO    0x00000001UL
#   define NUC4XX_REG_ISPPPSTA_ISPFF    0x00000004UL
#   define NUC4XX_REG_ISPPPSTA_D0D1     0x00000030UL
#   define NUC4XX_REG_ISPPPSTA_D2D3     0x000000C0UL
#define NUC4XX_REG_ISPPPADR             0x4000C0C4UL

#define NUC4XX_REG_GPIOB_DOUT           0x40004048UL
#define NUC4XX_REG_WDT_CTL              0x40040000UL
#   define NUC4XX_REG_WDT_CTL_ICEDEBUG  0x80000000UL
#   define NUC4XX_REG_WDT_CTL_TOUTSEL   0x00000700UL
#   define NUC4XX_REG_WDT_CTL_WDTEN     0x00000080UL
#   define NUC4XX_REG_WDT_CTL_RSTCNT    0x00000001UL

#define NUC4XX_FLASH_NVM_ADDR           0x0001F000UL
#define NUC4XX_FLASH_UHB_ADDR           0x00200000UL // UHB is abbreviated from User Hidden Block
#define NUC4XX_FLASH_SK_ADDR            0x00200800UL
#define NUC4XX_FLASH_NVM_SIZE           0x4000
#define NUC4XX_FLASH_UHB_SIZE           0x800        // from DrvFMC.h. It is different from the FMC spec. I guess it includes the Super Key Block so as to be larger than 0x400 shown in the Spec.
#define NUC4XX_FLASH_CONFIG_SIZE        16
#define NUC4XX_FLASH_PAGE_ERASE_SIZE    2048
#define NUC4XX_FLASH_PAGE_PROG_SIZE     2048         // ? or 512 depended on ICP Tool
#define NUC4XX_FLASH_MULTI_PROG_SIZE    16           // ? 512 if in time
#define NUC4XX_RAM_MIN_SIZE             0x4000UL
#define NUC4XX_RAM_MAX_SIZE             0x10000UL    // Depended on NuLink-M4

#define NUC4XX_FLASH_CONFIG_CWDTEN      0x80000000UL
#define NUC4XX_FLASH_CONFIG_CWDTPDEN    0x40000000UL
#define NUC4XX_FLASH_CONFIG_CGPFMFP     0x08000000UL
#define NUC4XX_FLASH_CONFIG_CKF         0x10000000UL
#define NUC4XX_FLASH_CONFIG_CFOSC       0x07000000UL
#   define NUC4XX_FLASH_CONFIG_E12M     0x00000000UL
#   define NUC4XX_FLASH_CONFIG_E32K     0x01000000UL
#   define NUC4XX_FLASH_CONFIG_PLL      0x02000000UL
#   define NUC4XX_FLASH_CONFIG_I10K     0x03000000UL
#   define NUC4XX_FLASH_CONFIG_I22M     0x04000000UL
#define NUC4XX_FLASH_CONFIG_CBODEN      0x00800000UL
#define NUC4XX_FLASH_CONFIG_CBOV        0x00600000UL
#   define NUC4XX_FLASH_CONFIG_CBOV_45  0x00600000UL
#   define NUC4XX_FLASH_CONFIG_CBOV_38  0x00400000UL
#   define NUC4XX_FLASH_CONFIG_CBOV_26  0x00200000UL
#   define NUC4XX_FLASH_CONFIG_CBOV_22  0x00000000UL
#define NUC4XX_FLASH_CONFIG_CBORST      0x00100000UL
#define NUC4XX_FLASH_CONFIG_RMII        0x00008000UL
#define NUC4XX_FLASH_CONFIG_CFG32K      0x00004000UL
#define NUC4XX_FLASH_CONFIG_LDWPEN      0x00000800UL
#define NUC4XX_FLASH_CONFIG_CIOINI      0x00000400UL
#define NUC4XX_FLASH_CONFIG_CBS         0x00000080UL
#define NUC4XX_FLASH_CONFIG_CBS2        0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define NUC4XX_FLASH_CONFIG_CBS_AP           0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define NUC4XX_FLASH_CONFIG_CBS_LD           0x00000040UL
/* Boot from APROM, LDROM visible */
#   define NUC4XX_FLASH_CONFIG_CBS_AP_LD        0x00000080UL
/* Boot from LDROM, APROM visible */
#   define NUC4XX_FLASH_CONFIG_CBS_LD_AP        0x00000000UL
#define NUC4XX_FLASH_CONFIG_DFVSEN      0x00000004UL
#define NUC4XX_FLASH_CONFIG_LOCK        0x00000002UL
#define NUC4XX_FLASH_CONFIG_DFEN        0x00000001UL
#define NUC4XX_FLASH_CONFIG_DFBA        0x0007F800UL

/* Chip definition for M451 */
#define M451_MAX_APROM_SIZE             (256*1024)
#define M451_REG_ISPCMD                 0x4000C00CUL
#   define NUC4XX_REG_ISPCMD_READ_CHECKSUM      0x0DUL
#   define NUC4XX_REG_ISPCMD_RUN_CHECKSUM       0x2DUL

#define M451_FLASH_SPROM_SIZE           0x800
#define M451_FLASH_CONFIG_SIZE          8
#define M451_FLASH_PAGE_PROG_SIZE       2048         // ? or 512 depended on ICP Tool
#define M451_FLASH_MULTI_PROG_SIZE      16           // ? 512 if in time

#define M451_FLASH_CONFIG_CWDTEN        0x80000000UL
#define M451_FLASH_CONFIG_CWDTEN_BIT1       0x00000010UL
#define M451_FLASH_CONFIG_CWDTEN_BIT0       0x00000008UL
#define M451_FLASH_CONFIG_CWDTPDEN      0x40000000UL
#define M451_FLASH_CONFIG_CGPFMFP       0x08000000UL
#define M451_FLASH_CONFIG_CFOSC         0x04000000UL
#   define M451_FLASH_CONFIG_E12M       0x00000000UL
#   define M451_FLASH_CONFIG_I22M       0x04000000UL
#define M451_FLASH_CONFIG_CBODEN        0x00800000UL
#define M451_FLASH_CONFIG_CBOV          0x00600000UL
#   define M451_FLASH_CONFIG_CBOV_45    0x00600000UL
#   define M451_FLASH_CONFIG_CBOV_38    0x00400000UL
#   define M451_FLASH_CONFIG_CBOV_26    0x00200000UL
#   define M451_FLASH_CONFIG_CBOV_22    0x00000000UL
#define M451_FLASH_CONFIG_CBORST        0x00100000UL
#define M451_FLASH_CONFIG_XT1TYP        0x00010000UL //not release in TRM
#   define M451_FLASH_CONFIG_XT1TYP_INV     0x00000000UL
#   define M451_FLASH_CONFIG_XT1TYP_GM      0x00010000UL
#define M451_FLASH_CONFIG_CIOINI        0x00000400UL
#define M451_FLASH_CONFIG_CBS           0x00000080UL
#define M451_FLASH_CONFIG_CBS2          0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define M451_FLASH_CONFIG_CBS_AP     0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define M451_FLASH_CONFIG_CBS_LD     0x00000040UL
/* Boot from APROM, LDROM visible */
#   define M451_FLASH_CONFIG_CBS_AP_LD  0x00000080UL
/* Boot from LDROM, APROM visible */
#   define M451_FLASH_CONFIG_CBS_LD_AP  0x00000000UL
#   define M451_FLASH_CONFIG_CBS_MK     0x00000020UL
#define M451_FLASH_CONFIG_LOCK          0x00000002UL
#define M451_FLASH_CONFIG_DFEN          0x00000001UL


/* Chip definition for M4521 */
#define M4521_MAX_APROM_SIZE            (128*1024)


/* Chip definition for M471 */
#define M471_MAX_APROM_SIZE             (512*1024)
#define M471_FLASH_DATAROM_ADDR         0x00400000UL
#define M471_FLASH_DATAROM_SIZE         0x8000


/* Chip definition for M460 */
#define M460_MAX_APROM_SIZE             0x100000
#define M460_FLASH_OTP_ENTRY_COUNT          256
#define M460_FLASH_REMAPCFG_ADDR            0x0F320000UL

#define M460_KS_OTPKEY_COUNT                8

#define M460_HRAM_START_ADDR                0x0A000000UL    // HyperRAM
#define M460_HRAM_MAX_SIZE                  0x2000000       // 32MB

#define M460_SPIM_BASE                  0x40007000UL

#define M460_SPIM_CTL0                  (M460_SPIM_BASE + 0x000)
#   define M460_SPIM_CTL0_QDIODIR           0x00008000UL
#   define M460_SPIM_CTL0_DWIDTH_8BIT       0x00000700UL
#   define M460_SPIM_CTL0_DWIDTH_16BIT      0x00000F00UL
#   define M460_SPIM_CTL0_DWIDTH_24BIT      0x00001700UL
#   define M460_SPIM_CTL0_DWIDTH_32BIT      0x00001F00UL
#   define M460_SPIM_CTL0_CIPHOFF           0x00000001UL
#define M460_SPIM_CTL1                  (M460_SPIM_BASE + 0x004)
#   define M460_SPIM_CTL1_SS                0x00000010UL
#   define M460_SPIM_CTL1_SPIMEN            0x00000001UL
#define M460_SPIM_RX0                   (M460_SPIM_BASE + 0x010)
#define M460_SPIM_TX0                   (M460_SPIM_BASE + 0x020)
#define M460_SPIM_KEY1                  (M460_SPIM_BASE + 0x03C)
#define M460_SPIM_KEY2                  (M460_SPIM_BASE + 0x040)

#   define M460_SYS_IPRST0_SPIMRST          0x00004000UL
#   define M460_CLK_AHBCLK_SPIMCKEN         0x00004000UL

/* CONFIG 3 */
#define M460_FLASH_CONFIG_UARTISPEN         0x00000100UL
#define M460_FLASH_CONFIG_USBISPDIS         0x00000200UL
#define M460_FLASH_CONFIG_CANISPEN          0x00000400UL
#define M460_FLASH_CONFIG_I2CISPEN          0x00000800UL
#define M460_FLASH_CONFIG_SPIISPEN          0x00001000UL

#define M460_FLASH_REMAPCFG_REMAPCFG        0x00000001UL


/* Chip definition for M2003 */
#define M2003_MAX_APROM_SIZE            (32*1024)

/* Chip definition for M2A23 */
#define M2A23_MAX_APROM_SIZE            (256*1024)

/* Chip definition for M2L31 */
#define M2L31_MAX_APROM_SIZE            (512*1024)
#define M2L31_FLASH_OTP_ENTRY_COUNT         256

#define M2L31_KS_OTPKEY_COUNT               2

/* CONFIG 3 */
#define M2L31_FLASH_CONFIG_BOOTSP           0x00010000UL

#define M2L31_FLASH_CONFIG_UARTISPEN        0x00000100UL
#define M2L31_FLASH_CONFIG_USBISPDIS        0x00000200UL
#define M2L31_FLASH_CONFIG_CANISPEN         0x00000400UL
#define M2L31_FLASH_CONFIG_I2CISPEN         0x00000800UL
#define M2L31_FLASH_CONFIG_SPIISPEN         0x00001000UL

#define M2L31_FLASH_CONFIG_UARTPSL          0x00000003UL
#   define M2L31_FLASH_CONFIG_UARTPSL_SEL0      0x00000000UL
#   define M2L31_FLASH_CONFIG_UARTPSL_SEL1      0x00000001UL
#   define M2L31_FLASH_CONFIG_UARTPSL_SEL2      0x00000002UL
#   define M2L31_FLASH_CONFIG_UARTPSL_SEL3      0x00000003UL


/* Chip definition for M2U51 */
#define M2U51_MAX_APROM_SIZE            (256*1024)

#define M2U51_CONFIG_CWDTCSEL               0x10000000UL
#   define M2U51_CONFIG_CWDTCSEL_NORMAL         0x10000000UL
#   define M2U51_CONFIG_CWDTCSEL_HIGH_ACCURACY  0x00000000UL


/* Chip definition for NUC505 */
#define NUC505_REG_SYS_IPRST0           0x40000008UL
#   define NUC505_REG_SYS_IPRST0_CHIPRST    0x00000002UL
#define NUC505_REG_SYS_RVMPADDR         0x40000058UL
#define NUC505_REG_SYS_RVMPLEN          0x4000005CUL
#define NUC505_SPIFLASH_PAGE_SIZE       256
#define NUC505_SPIFLASH_SECTOR_SIZE     4096
#define NUC505_MAX_RAM_SIZE             0x20000

#define NUC505_PDID                     0x00550505UL


/* Chip definition for M480 */
#define M480_REG_ISPSTS             0x4000c040UL
#   define M480_REG_ISPSTS_ALLONE       0x00000080UL
#   define M480_REG_ISPSTS_PGFF     0x00000020UL
//ISPCMD
#   define M480_REG_ISPCMD_BANKERASE    0x23UL
#   define M480_REG_ISPCMD_BLOCKERASE   0x25UL
#define M480_REG_KEY0                   0x4000c050UL
#define M480_REG_KEY1                   0x4000c054UL
#define M480_REG_KEY2                   0x4000c058UL
#define M480_REG_KEYTRG             0x4000c05cUL
#   define M480_REG_KEYTRG_GO           0x00000001UL
#define M480_REG_KEYSTS             0x4000c060UL
#   define M480_REG_KEYSTS_BUSY     0x00000001UL
#   define M480_REG_KEYSTS_LOCK     0x00000002UL
#   define M480_REG_KEYSTS_MATCH        0x00000004UL
#   define M480_REG_KEYSTS_FORBID       0x00000008UL
#   define M480_REG_KEYSTS_KEYFLAG  0x00000010UL
#   define M480_REG_KEYSTS_CFGFLAG  0x00000020UL
#   define M480_REG_KEYSTS_SPFLAG       0x00000040UL
#define M480_REG_KECNT              0x4000c064UL
#   define M480_REG_KECNT_CNT           0x0000001FUL
#   define M480_REG_KECNT_MAX           0x00001F00UL
#define M480_REG_KPCNT              0x4000c068UL
#   define M480_REG_KPCNT_CNT           0x00000007UL
#   define M480_REG_KPCNT_MAX           0x00000700UL
#define M480_FMC_XOMR0STS           0x4000C0D0UL
#define M480_FMC_XOMR1STS           0x4000C0D4UL
#define M480_FMC_XOMR2STS           0x4000C0D8UL
#define M480_FMC_XOMR3STS           0x4000C0DCUL
#define M480_FMC_XOMSTS             0x4000C0E0UL

#define M480_REG_GPIOA_PDIO         0x40004800UL
#define M480_REG_GPIOB_PDIO         0x40004840UL
#define M480_REG_GPIOC_PDIO         0x40004880UL
#define M480_REG_GPIOD_PDIO         0x400048C0UL
#define M480_REG_GPIOE_PDIO         0x40004900UL
#define M480_REG_GPIOF_PDIO         0x40004940UL
#define M480_REG_GPIOG_PDIO         0x40004980UL
#define M480_REG_GPIOH_PDIO         0x400049C0UL

#define M480_SYS_CSERVER            0x400001F4UL

#define M480_FLASH_KPROM_ADDR           0x00301000UL
#define M480_FLASH_KPROM_SIZE           0x2000
#define M480_FLASH_CONFIG_CWDTEN        0x80000000UL
#define M480_FLASH_CONFIG_CWDTEN_BIT1       0x00000010UL
#define M480_FLASH_CONFIG_CWDTEN_BIT0       0x00000008UL
#define M480_FLASH_CONFIG_CWDTPDEN  0x40000000UL
#define M480_FLASH_CONFIG_CKF           0x10000000UL
#define M480_FLASH_CONFIG_CGPFMFP       0x08000000UL
#define M480_FLASH_CONFIG_CFOSC         0x04000000UL
#   define M480_FLASH_CONFIG_E12M       0x00000000UL
#   define M480_FLASH_CONFIG_I22M       0x04000000UL
#define M480_FLASH_CONFIG_CBODEN        0x00080000UL
#define M480_FLASH_CONFIG_CBOV      0x00E00000UL
#   define M480_FLASH_CONFIG_CBOV_16        0x00000000UL
#   define M480_FLASH_CONFIG_CBOV_18        0x00200000UL
#   define M480_FLASH_CONFIG_CBOV_20        0x00400000UL
#   define M480_FLASH_CONFIG_CBOV_22        0x00600000UL
#   define M480_FLASH_CONFIG_CBOV_24        0x00800000UL
#   define M480_FLASH_CONFIG_CBOV_26        0x00A00000UL
#   define M480_FLASH_CONFIG_CBOV_28        0x00C00000UL
#   define M480_FLASH_CONFIG_CBOV_30        0x00E00000UL
#define M480_FLASH_CONFIG_CBORST        0x00100000UL
#define M480_FLASH_CONFIG_XT1TYP        0x00010000UL //not release in TRM
#   define M480_FLASH_CONFIG_XT1TYP_INV     0x00000000UL
#   define M480_FLASH_CONFIG_XT1TYP_GM      0x00010000UL
#define M480_FLASH_CONFIG_CIOINI        0x00000400UL
#define M480_FLASH_CONFIG_CBS           0x00000080UL
#define M480_FLASH_CONFIG_CBS2      0x000000C0UL
/* Boot from APROM, LDROM invisible */
#   define M480_FLASH_CONFIG_CBS_AP     0x000000C0UL
/* Boot from LDROM, APROM invisible */
#   define M480_FLASH_CONFIG_CBS_LD     0x00000040UL
/* Boot from APROM, LDROM visible */
#   define M480_FLASH_CONFIG_CBS_AP_LD  0x00000080UL
/* Boot from LDROM, APROM visible */
#   define M480_FLASH_CONFIG_CBS_LD_AP  0x00000000UL
#   define M480_FLASH_CONFIG_BOOTLOADER 0x00000020UL
#define M480_FLASH_CONFIG_MBS           0x00000020UL
#define M480_FLASH_CONFIG_DFVSEN        0x00000004UL
#define M480_FLASH_CONFIG_LOCK      0x00000002UL
#define M480_FLASH_CONFIG_DFEN      0x00000001UL
#define M480_FLASH_CONFIG_DFBA      0x0007F000UL
#define M480_FLASH_CONFIG_MERASE        0x00002000UL
#define M480_FLASH_CONFIG_SPLCAEN       0x00001000UL
#define M480_FLASH_CONFIG_ICELOCK       0x00000800UL
// Security boot lock and ALock
#define M480_FLASH_CONFIG_SBLOCK        0x0000FF00UL
#define M480_FLASH_CONFIG_ALOCK     0x000000FFUL
#define M480_FLASH_CONFIG_SPIM      0x00000030UL
#   define M480_FLASH_CONFIG_SPIM_SEL0  0x00000000UL
#   define M480_FLASH_CONFIG_SPIM_SEL1  0x00000010UL
#   define M480_FLASH_CONFIG_SPIM_SEL2  0x00000020UL
#   define M480_FLASH_CONFIG_SPIM_SEL3  0x00000030UL
#define M480_FLASH_CONFIG_UART1     0x00000003UL
#   define M480_FLASH_CONFIG_UART1_SEL0 0x00000000UL
#   define M480_FLASH_CONFIG_UART1_SEL1 0x00000001UL
#   define M480_FLASH_CONFIG_UART1_SEL2 0x00000002UL
#   define M480_FLASH_CONFIG_UART1_SEL3 0x00000003UL
#define M480_SPIM_DMM_MAP_ADDR          0x08000000UL
#define M480_SPIM_SUPPORT_SIZE          0x02000000UL

//Secure Boot
#define M480_CONFIG_KEY_ADDR            0x0060C100
#define M480_CONFIG_KEY_SIZE            32
#define M480LD_ECC_SECURE_KEY_SIZE      64

#define M480_FLASH_OTP_ADDR             0x00310000UL
#define M480_FLASH_OTP_SIZE             0xC00
#define M480_OTP_TOTAL_COUNTS           256


/* Chip definition for I94000 */
#define I94000_FLASH_LDROM_ADDR         0x00100000UL
#define I94000_FLASH_CONFIG_ADDR        0x00300000UL
#define I94000_FLASH_CONFIG_CGPA8       0x00000800UL
#define I94000_FLASH_CONFIG_ICELOCK     0x00000004UL

/* Chip definition for I96000 */
#define I96000_FLASH_KEY_LOCK_ADDR      0x00300080
#define I96000_FLASH_KEY_INVALID_ADDR   0x003000C0
#define I96000_FLASH_KEY_ADDR           0x00300100
#define I96000_FLASH_KEY_SIZE           256
#define I96000_FLASH_CFG_KEY_COUNT      8
#define I96000_SECURE_KEY_SIZE          32
#define I96000_FLASH_CONFIG_SIZE        16
#define I96000_RSA_SECURE_KEY_SIZE      304

/* Config 0 */
#define I96000_FLASH_CONFIG_CBOV        0x00E00000UL
#   define I96000_FLASH_CONFIG_CBOV_0   0x00000000UL
#   define I96000_FLASH_CONFIG_CBOV_1   0x00200000UL
#   define I96000_FLASH_CONFIG_CBOV_2   0x00400000UL
#   define I96000_FLASH_CONFIG_CBOV_3   0x00600000UL
#   define I96000_FLASH_CONFIG_CBOV_4   0x00800000UL
#   define I96000_FLASH_CONFIG_CBOV_5   0x00A00000UL
#   define I96000_FLASH_CONFIG_CBOV_6   0x00C00000UL
#   define I96000_FLASH_CONFIG_CBOV_7   0x00E00000UL
#define I96000_FLASH_CONFIG_CBORST      0x00100000UL
#define I96000_FLASH_CONFIG_CBODEN      0x00080000UL
#define I96000_FLASH_CONFIG_CIOINI      0x00000400UL
#define I96000_FLASH_CONFIG_ICELOCK     0x00000004UL
#define I96000_FLASH_CONFIG_LOCK        0x00000002UL
/* Config 1 */
#define I96000_FLASH_CONFIG_BOOTSEL     0x80000000UL
#define I96000_FLASH_CONFIG_ACT         0x00080000UL
#define I96000_FLASH_CONFIG_RETRY       0x00070000UL
#define I96000_FLASH_CONFIG_JTAGFAIL    0x00000200UL
#define I96000_FLASH_CONFIG_CLRRSTSTS   0x00000100UL
#define I96000_FLASH_CONFIG_JTAGSUCCESS 0x00000010UL
#define I96000_FLASH_CONFIG_SPIMPINSEL  0x00000001UL
/* Config 2 */
#define I96000_FLASH_CONFIG_PDWKEN      0x10000000UL
#define I96000_FLASH_CONFIG_PDWKPSEL    0x0F000000UL
#define I96000_FLASH_CONFIG_PCWKEN      0x00100000UL
#define I96000_FLASH_CONFIG_PCWKPSEL    0x000F0000UL
#define I96000_FLASH_CONFIG_PBWKEN      0x00001000UL
#define I96000_FLASH_CONFIG_PBWKPSEL    0x00000F00UL
#define I96000_FLASH_CONFIG_PAWKEN      0x00000010UL
#define I96000_FLASH_CONFIG_PAWKPSEL    0x0000000FUL

/* Chip definition for M2351 */
#define M2351_MAX_APROM_SIZE            0x80000
#define M2351_FLASH_PAGE_SIZE           0x800
#define M2351_FLASH_BLOCK_SIZE          (M2351_FLASH_PAGE_SIZE * 4)
#define M2351_RAM_BLOCK_SIZE            0x2000
#define M2351_MAX_RAM_SIZE              0x18000
#define M2351_FLASH_SECURE_ADDR         0x00200800UL
#define M2351_FLASH_NSECURE_ADDR        0x00210800UL
#define M2351_FLASH_NSCBA_ADDR          (M2351_FLASH_SECURE_ADDR + 0x00)
#define M2351_FLASH_SCRLOCK_ADDR        (M2351_FLASH_SECURE_ADDR + 0x04)
#define M2351_FLASH_ARLOCK_ADDR         (M2351_FLASH_NSECURE_ADDR + 0x04)
#define M2351_FLASH_CONFIG_SIZE         16
#define M2351_FLASH_OTP_ENTRY_COUNT     256
#define M2351_FLASH_KPROM_ADDR          0x00311000UL
#define M2351_FLASH_KPROM_SIZE          0x1000

#define M2351_FMC_KPKEYCNT_KPKEMAX      0x00001F00UL
#define M2351_FMC_KPKEYCNT_KPKECNT      0x0000001FUL
#define M2351_FMC_KPCNT_KPMAX           0x00000700UL
#define M2351_FMC_KPCNT_KPCNT           0x00000007UL

/* CONFIG 0 */
#define M2351_FLASH_CONFIG_MBS          0x00000020UL

/* CONFIG 3 */
#define M2351_FLASH_CONFIG_UART1PSL     0x00000007UL
#   define M2351_FLASH_CONFIG_UART1PSL_SEL0 0x00000000UL
#   define M2351_FLASH_CONFIG_UART1PSL_SEL1 0x00000001UL
#   define M2351_FLASH_CONFIG_UART1PSL_SEL2 0x00000002UL
#   define M2351_FLASH_CONFIG_UART1PSL_SEL3 0x00000003UL
#   define M2351_FLASH_CONFIG_UART1PSL_SEL4 0x00000007UL

/* Chip definition for M2354 */
#define M2354_MAX_APROM_SIZE            0x100000
#define M2354_SRAM_BLOCK_SIZE           0x4000
#define M2354_FLASH_DATAFLASH_ADDR      0x00110000UL
#define M2354_FLASH_DATAFLASH_SIZE      0x2000

#define M2354_FLASH_OTP_ENTRY_COUNT         256
#define M2354_KS_OTPKEY_COUNT               8

#define M2354_FLASH_NSCBA_ADDR          0x00210800UL
#define M2354_FLASH_NSCBA_MIRBOUND          0x80000000UL
#define M2354_FLASH_DPM_ADDR            0x00610000UL

#define M2354_FLASH_CONFIG_TMPPD        0xFFFF0000UL
#   define M2354_FLASH_CONFIG_TMPPD_CODE    0x5AA50000UL


/* Chip definition for M3331 */
#define M3331_MAX_APROM_SIZE			(512 * 1024)
#define M3331_FLASH_DATAFLASH_ADDR		0x0F200000UL
#define M3331_FLASH_DATAFLASH_SIZE		(4 * 1024)
#define M3331_FLASH_SOTP_ADDR			0x0F320000UL
#define M3331_FLASH_SOTP_SIZE			(1 * 1024)

#define M3331_APWPROT_REGION_SIZE		(8 * 1024)
#define M3331_LDWPROT_REGION_SIZE		(8 * 1024)
#define M3331_DFWPROT_REGION_SIZE		(1 * 1024)
#define M3331_SRAM_BLOCK_SIZE_L			(8 * 1024)
#define M3331_SRAM_BLOCK_SIZE_H			(16 * 1024)

#define M3331_FLASH_CONFIG_UARTISPEN		0x00000100UL
#define M3331_FLASH_CONFIG_USBISPDIS		0x00000200UL
#define M3331_FLASH_CONFIG_CANISPEN			0x00000400UL
#define M3331_FLASH_CONFIG_I2CISPEN			0x00000800UL
#define M3331_FLASH_CONFIG_SPIISPEN			0x00001000UL

#define M3331_FLASH_NSCBA_MIRBOUND			0x80000000UL


/* Chip definition for M55M1 */
#define M55M1_SRAM0_ADDR                0x20100000UL
#define M55M1_SRAM0_ALIAS_ADDR          0x81F00000UL
#define M55M1_SRAM1_ADDR                0x20180000UL
#define M55M1_SRAM1_ALIAS_ADDR          0x81F80000UL
#define M55M1_SRAM2_ADDR                0x20200000UL

#define M55M1_MAX_APROM_SIZE            (2*1024*1024)
#define M55M1_APWPROT_REGION_SIZE       (32*1024)
#define M55M1_NPU_BOUNDARY_ALIGN_SIZE   (2*1024)
#define M55M1_SRAM_BLOCK_SIZE           (32*1024)
#define M55M1_TCM_BLOCK_SIZE            (4*1024)
#define M55M1_SPIM_BLOCK_SIZE           (128*1024)
#define M55M1_ITCM_SIZE                 (64*1024)
#define M55M1_DTCM_SIZE                 (128*1024)
#define M55M1_SRAM0_SIZE                (512*1024)
#define M55M1_SRAM1_SIZE                (512*1024)
#define M55M1_SRAM2_SIZE                (320*1024)

#define M55M1_FLASH_OTP_ENTRY_COUNT         256
#define M55M1_KS_OTPKEY_COUNT               16

#define M55M1_FLASH_CONFIG_UARTPSL          0x00000003UL
#   define M55M1_FLASH_CONFIG_UARTPSL_SEL0      0x00000000UL
#   define M55M1_FLASH_CONFIG_UARTPSL_SEL1      0x00000001UL
#   define M55M1_FLASH_CONFIG_UARTPSL_SEL2      0x00000002UL
#   define M55M1_FLASH_CONFIG_UARTPSL_SEL3      0x00000003UL

#define M55M1_FLASH_CONFIG_UARTISPEN        0x00000100UL
#define M55M1_FLASH_CONFIG_USBISPDIS        0x00000200UL
#define M55M1_FLASH_CONFIG_CANISPEN         0x00000400UL
#define M55M1_FLASH_CONFIG_I2CISPEN         0x00000800UL
#define M55M1_FLASH_CONFIG_SPIISPEN         0x00001000UL

#define M55M1_FLASH_NSCBA_MIRBOUND          0x80000000UL


/* Chip definition for M251 */
#define M251_FLASH_CONFIG_CBOV      0x00E00000UL
#   define M251_FLASH_CONFIG_CBOV_16        0x00000000UL
#   define M251_FLASH_CONFIG_CBOV_18        0x00200000UL
#   define M251_FLASH_CONFIG_CBOV_20        0x00400000UL
#   define M251_FLASH_CONFIG_CBOV_24        0x00600000UL
#   define M251_FLASH_CONFIG_CBOV_27        0x00800000UL
#   define M251_FLASH_CONFIG_CBOV_30        0x00A00000UL
#   define M251_FLASH_CONFIG_CBOV_37        0x00C00000UL
#   define M251_FLASH_CONFIG_CBOV_44        0x00E00000UL
#define M251_REG_WDT_CTL                0x40040000UL
#   define M251_REG_WDT_CTL_ICEDEBUG    0x80000000UL
#   define M251_REG_WDT_CTL_TOUTSEL     0x00000F00UL
#   define M251_REG_WDT_CTL_WDTEN       0x00000080UL
#   define M251_REG_WDT_CTL_RSTCNT      0x00000001UL
#define M251_FLASH_CONFIG_ICELOCK       0x00001000UL
#define M251_FLASH_CONFIG_LOCK          0x00000002UL
#define M251_FLASH_CONFIG_SIZE          8

#define M251_FMC_XOMR0STS0              0x4000C0D0UL
#define M251_FMC_XOMR0STS1              0x4000C0D4UL
#define M251_FMC_XOMSTS                 0x4000C0E0UL

#define M258_FLASH_CONFIG_BOOTCLOCKSEL  0x02000000UL


/* Chip definition for M0A21 */
#define M0A21_MAX_APROM_SIZE            (32*1024)

/* CONFIG 0 */
#define M0A21_FLASH_CONFIG_RSTWSEL      0x00000100UL
#define M0A21_FLASH_CONFIG_RSTEXT       0x00000200UL
#define M0A21_FLASH_CONFIG_CFGRPS       0x02000000UL


/* Chip definition for M030G */
#define M030G_MAX_APROM_SIZE            (64*1024)
#define M030G_SYS_ALTCTL                    0x40000014UL
#define M030G_SYS_ALTCTL_ICETOUTDIS_Pos         12
#define M030G_SYS_ALTCTL_ICETOUTDIS_Msk         (1ul << M030G_SYS_ALTCTL_ICETOUTDIS_Pos)


/* Chip definition for M031 */
#define M031_MAX_APROM_SIZE             (512*1024)
#define M031_FMC_ISPSTS_VECMAP_Msk      0x3FFFFE00UL

#define M031_FLASH_CONFIG_LVRLVSEL      0x20000000UL
#define M031_FLASH_CONFIG_CFGXT1        0x08000000UL
#define M031_FLASH_CONFIG_CBOV          0x00E00000UL
#define M031_FLASH_CONFIG_CBOV_0        0x00E00000UL
#define M031_FLASH_CONFIG_CBOV_1        0x00C00000UL
#define M031_FLASH_CONFIG_CBORST        0x00100000UL
#define M031_FLASH_CONFIG_CBODEN        0x00080000UL
#define M031_FLASH_CONFIG_CIOINI        0x00000400UL
#define M031_FLASH_CONFIG_RSTEXT        0x00000200UL
#define M031_FLASH_CONFIG_RSTWSEL       0x00000100UL
#define M031_FLASH_CONFIG_ICELOCK       0x00000002UL

/* General definition for NuMicro-M */
#define NUMICRO_M4_BURNCODE_ADDR        0x00700000UL


#define NUMICRO_FLASH_APROM_ADDR        0x00000000UL
#define NUMICRO_FLASH_LDROM_ADDR        0x00100000UL
#define NUMICRO_FLASH_SPROM_ADDR        0x00200000UL
#define NUMICRO_FLASH_SPROM2_ADDR       0x00240000UL
#define NUMICRO_FLASH_SPROM3_ADDR       0x00280000UL
#define NUMICRO_FLASH_XOM_ADDR          0x00200000UL
#define NUMICRO_FLASH_CONFIG_ADDR       0x00300000UL
#define NUMICRO_FLASH_OTP_ADDR          0x00310000UL

#define NUMICRO_SPECIAL_FLASH_OFFSET    0x0F000000UL
#define NUMICRO_NS_OFFSET               0x10000000UL

#define NUMICRO_FLASH_VECTOR_REMAP_SIZE 512

#define NUMICRO_FLASH_PAGE_SIZE_256     256
#define NUMICRO_FLASH_PAGE_SIZE_512     512
#define NUMICRO_FLASH_PAGE_SIZE_1K		1024
#define NUMICRO_FLASH_PAGE_SIZE_2K      2048
#define NUMICRO_FLASH_PAGE_SIZE_4K      4096
#define NUMICRO_FLASH_PAGE_SIZE_8K      8192

#define NUMICRO_FLASH_LDROM_SIZE_2K     0x0800
#define NUMICRO_FLASH_LDROM_SIZE_4K     0x1000
#define NUMICRO_FLASH_LDROM_SIZE_8K     0x2000
#define NUMICRO_FLASH_LDROM_SIZE_16K    0x4000

#define NUMICRO_FLASH_SPIM_MAX_SIZE     (32*1024*1024)  // 32MB

#define NUMICRO_FLASH_ERASE_DEFAULT_VALUE   0xFF

#define NUMICRO_SYS_BASE                    0x00000UL
#define NUMICRO_CLK_BASE                    0x00200UL
#define NUMICRO_FMC_BASE                    0x0C000UL
#define NUMICRO_DFMC_BASE                   0x0F000UL
#define NUMICRO_KS_BASE                     0x35000UL
#define NUMICRO_WDT_BASE                    0x40000UL

/* SYS */
#define NUMICRO_SYS_PDID                        0x000UL
#define NUMICRO_SYS_RSTSTS                      0x004UL
#define NUMICRO_SYS_IPRST0                      0x008UL
#   define NUMICRO_SYS_IPRST0_CHIPRST               0x00000001UL
#   define NUMICRO_SYS_IPRST0_KSRST                 0x00002000UL
#define NUMICRO_SYS_REGLCTL                     0x100UL
#   define NUMICRO_SYS_REGLCTL_REGLCTL              0x00000001UL

/* CLK */
#define NUMICRO_CLK_PWRCTL                      0x000UL
#   define NUMICRO_CLK_PWRCTL_HIRCEN                0x00000004UL
#define NUMICRO_CLK_AHBCLK                      0x004UL
#   define NUMICRO_CLK_AHBCLK_KSCKEN                0x00002000UL
#   define NUMICRO_CLK_AHBCLK_ISPCKEN               0x00000004UL
#define NUMICRO_CLK_CLKSEL0                     0x010UL

/* FMC/RMC */
#define NUMICRO_FMC_ISPCTL                      0x000UL
#   define NUMICRO_FMC_ISPCTL_ISPEN                 0x00000001UL
#   define NUMICRO_FMC_ISPCTL_BS                    0x00000002UL
#   define NUMICRO_FMC_ISPCTL_SPUEN                 0x00000004UL
#   define NUMICRO_FMC_ISPCTL_APUEN                 0x00000008UL
#   define NUMICRO_FMC_ISPCTL_CFGUEN                0x00000010UL
#   define NUMICRO_FMC_ISPCTL_LDUEN                 0x00000020UL
#   define NUMICRO_FMC_ISPCTL_ISPFF                 0x00000040UL
#	define NUMICRO_FMC_ISPCTL_DFUEN					0x00000080UL
#define NUMICRO_FMC_ISPADDR                     0x004UL
#define NUMICRO_FMC_ISPDAT                      0x008UL
#define NUMICRO_FMC_ISPCMD                      0x00CUL
#   define NUMICRO_FMC_ISPCMD_READ                  0x00UL
#   define NUMICRO_FMC_ISPCMD_READ_CID              0x0BUL
#   define NUMICRO_FMC_ISPCMD_READ_DID              0x0CUL
#   define NUMICRO_FMC_ISPCMD_READ_UID              0x04UL
#   define NUMICRO_FMC_ISPCMD_PROGRAM               0x21UL
#   define NUMICRO_FMC_ISPCMD_PAGE_ERASE            0x22UL
#   define NUMICRO_FMC_ISPCMD_CFG_WORD_ERASE        0x24UL
#   define NUMICRO_FMC_ISPCMD_CHIP_ERASE            0x26UL
#   define NUMICRO_FMC_ISPCMD_BANK_REMAP            0x2CUL
#   define NUMICRO_FMC_ISPCMD_VECTOR_REMAP          0x2EUL
#   define NUMICRO_FMC_ISPCMD_READ_CHECKSUM         0x0DUL
#   define NUMICRO_FMC_ISPCMD_RUN_CHECKSUM          0x2DUL
#	define NUMICRO_FMC_ISPCMD_READ_64				0x40UL
#	define NUMICRO_FMC_ISPCMD_PROGRAM_64			0x61UL
#   define NUMICRO_RMC_ISPCMD_PROGRAM               0x21UL
#   define NUMICRO_RMC_ISPCMD_LOAD_BUFFER           0x27UL
#   define NUMICRO_RMC_ISPCMD_CLEAR_BUFFER          0x2FUL
#define NUMICRO_FMC_ISPTRG                      0x010UL
#   define NUMICRO_FMC_ISPTRG_ISPGO                 0x00000001UL
#define NUMICRO_FMC_ICPCTL                      0x01CUL
#   define NUMICRO_FMC_ICPCTL_ICPEN                 0x00000001UL
#define NUMICRO_FMC_ISPSTS                      0x040UL
#   define NUMICRO_FMC_ISPSTS_ISPBUSY               0x00000001UL
#   define NUMICRO_FMC_ISPSTS_CBS_Msk               0x00000006UL
#   define NUMICRO_FMC_ISPSTS_CBS_AP                0x00000006UL
#   define NUMICRO_FMC_ISPSTS_CBS_LD                0x00000002UL
#   define NUMICRO_FMC_ISPSTS_CBS_AP_LD             0x00000004UL
#   define NUMICRO_FMC_ISPSTS_CBS_LD_AP             0x00000000UL
#   define NUMICRO_FMC_ISPSTS_PGFF                  0x00000020UL
#   define NUMICRO_FMC_ISPSTS_VECMAP_Msk            0x00FFFE00UL
#   define NUMICRO_FMC_ISPSTS_MIRBOUND              0x20000000UL
#   define NUMICRO_FMC_ISPSTS_FBS                   0x40000000UL
#   define NUMICRO_FMC_ISPSTS_SCODE                 0x80000000UL
#define NUMICRO_FMC_KPKEY0                      0x050UL
#define NUMICRO_FMC_KPKEY1                      0x054UL
#define NUMICRO_FMC_KPKEY2                      0x058UL
#define NUMICRO_FMC_KPKEYTRG                    0x05CUL
#   define NUMICRO_FMC_KPKEYTRG_KPKEYGO             0x00000001UL
#define NUMICRO_FMC_KPKEYSTS                    0x060UL
#   define NUMICRO_FMC_KPKEYSTS_KEYBUSY             0x00000001UL
#   define NUMICRO_FMC_KPKEYSTS_KEYLOCK             0x00000002UL
#   define NUMICRO_FMC_KPKEYSTS_FORBID              0x00000008UL
#   define NUMICRO_FMC_KPKEYSTS_KEYFLAG             0x00000010UL
#   define NUMICRO_FMC_KPKEYSTS_CFGFLAG             0x00000020UL
#define NUMICRO_FMC_KPKEYCNT                    0x064UL
#define NUMICRO_FMC_KPCNT                       0x068UL
#define NUMICRO_FMC_MPSTS                       0x0C0UL
#   define NUMICRO_FMC_MPSTS_MPBUSY                 0x00000001UL
#define NUMICRO_FMC_XOMR0STS                    0x0D0UL
#define NUMICRO_FMC_XOMR1STS                    0x0D4UL
#define NUMICRO_FMC_XOMR2STS                    0x0D8UL
#define NUMICRO_FMC_XOMR3STS                    0x0DCUL
#define NUMICRO_FMC_XOMR0BASE                   0x0D0UL     // XOM <= 2
#define NUMICRO_FMC_XOMR0SIZE                   0x0D4UL
#define NUMICRO_FMC_XOMR1BASE                   0x0D8UL
#define NUMICRO_FMC_XOMR1SIZE                   0x0DCUL
#define NUMICRO_FMC_XOMSTS                      0x0E0UL
#   define NUMICRO_FMC_XOMSTS_XOMR0ON               0x00000001UL
#   define NUMICRO_FMC_XOMSTS_XOMR1ON               0x00000002UL
#   define NUMICRO_FMC_XOMSTS_XOMR2ON               0x00000004UL
#   define NUMICRO_FMC_XOMSTS_XOMR3ON               0x00000008UL
#define NUMICRO_FMC_APWPROT0                    0x110UL
#define NUMICRO_FMC_APWPROT1                    0x114UL
#define NUMICRO_FMC_APWPKEEP                    0x118UL
#define NUMICRO_FMC_SCACT                       0x11CUL
#   define NUMICRO_FMC_SCACT_SCACT                  0x00000001UL
#define NUMICRO_FMC_FUNCASS                     0xFF8UL
#define NUMICRO_FMC_VERSION                     0xFFCUL

/* DFMC */
#define NUMICRO_DFMC_ISPCTL                     0x000UL
#   define NUMICRO_DFMC_ISPCTL_DATAEN               0x00000008UL
#   define NUMICRO_DFMC_ISPCTL_ISPEN                0x00000001UL
#define NUMICRO_DFMC_ISPSTS                     0x040UL
#   define NUMICRO_DFMC_ISPSTS_ISPBUSY              0x00000001UL

/* KS */
#define NUMICRO_KS_CTL                          0x000UL
#   define NUMICRO_KS_CTL_START                     0x00000001UL
#   define NUMICRO_KS_CTL_OPMODE_Msk                0x0000000EUL
#   define NUMICRO_KS_CTL_OPMODE_READ               0x00000000UL
#   define NUMICRO_KS_CTL_OPMODE_CREATE             0x00000002UL
#   define NUMICRO_KS_CTL_OPMODE_ERASE_KEY          0x00000004UL
#   define NUMICRO_KS_CTL_OPMODE_REVOKE_KEY         0x00000008UL
#   define NUMICRO_KS_CTL_OPMODE_LOCK               0x0000000EUL
#   define NUMICRO_KS_CTL_INIT                      0x00000100UL
#define NUMICRO_KS_METADATA                     0x004UL
#   define NUMICRO_KS_METADATA_SEC                  0x00000001UL
#   define NUMICRO_KS_METADATA_PRIV                 0x00000002UL
#   define NUMICRO_KS_METADATA_READABLE             0x00000004UL
#   define NUMICRO_KS_METADATA_BS                   0x00000010UL
#   define NUMICRO_KS_METADATA_SIZE_Pos             8
#   define NUMICRO_KS_METADATA_SIZE_Msk             0x00001F00UL
#   define NUMICRO_KS_METADATA_SIZE_128BIT          0x00000000UL
#   define NUMICRO_KS_METADATA_SIZE_256BIT          0x00000600UL
#   define NUMICRO_KS_METADATA_OWNER_Pos            16
#   define NUMICRO_KS_METADATA_OWNER_Msk            0x00070000UL
#   define NUMICRO_KS_METADATA_OWNER_AES            0x00000000UL
#   define NUMICRO_KS_METADATA_OWNER_HMAC           0x00010000UL
#   define NUMICRO_KS_METADATA_OWNER_ECC            0x00040000UL
#   define NUMICRO_KS_METADATA_OWNER_CPU            0x00050000UL
#   define NUMICRO_KS_METADATA_NUMBER_Pos           20
#   define NUMICRO_KS_METADATA_NUMBER_Msk           0x03F00000UL
#   define NUMICRO_KS_METADATA_DST_Msk              0xC0000000UL
#   define NUMICRO_KS_METADATA_DST_SRAM             0x00000000UL
#   define NUMICRO_KS_METADATA_DST_FLASH            0x40000000UL
#   define NUMICRO_KS_METADATA_DST_OTP              0x80000000UL
#define NUMICRO_KS_STS                          0x008UL
#   define NUMICRO_KS_STS_IF                        0x00000001UL
#   define NUMICRO_KS_STS_EIF                       0x00000002UL
#   define NUMICRO_KS_STS_BUSY                      0x00000004UL
#   define NUMICRO_KS_STS_INITDONE                  0x00000080UL
#   define NUMICRO_KS_STS_KRVKF                     0x00000200UL
#define NUMICRO_KS_KEY0                         0x020UL
#define NUMICRO_KS_KEY1                         0x024UL
#define NUMICRO_KS_KEY2                         0x028UL
#define NUMICRO_KS_KEY3                         0x02CUL
#define NUMICRO_KS_KEY4                         0x030UL
#define NUMICRO_KS_KEY5                         0x034UL
#define NUMICRO_KS_KEY6                         0x038UL
#define NUMICRO_KS_KEY7                         0x03CUL
#define NUMICRO_KS_OTPSTS                       0x040UL

/* WDT */
#define NUMICRO_WDT_CTL                         0x000UL
#   define NUMICRO_WDT_CTL_RSTCNT                   0x00000001UL
#   define NUMICRO_WDT_CTL_WDTEN                    0x00000080UL
#   define NUMICRO_WDT_CTL_TOUTSEL_Msk              0x00000F00UL
#   define NUMICRO_WDT_CTL_TOUTSEL_2POW18           0x00000700UL
#   define NUMICRO_WDT_CTL_TOUTSEL_2POW20           0x00000800UL
#   define NUMICRO_WDT_CTL_ICEDEBUG                 0x80000000UL
#define NUMICRO_WDT_RSTCNT                      0x008UL
#   define NUMICRO_WDT_RSTCNT_CODE                  0x00005AA5UL

/* DPM */
#define NUMICRO_DPM_CTL                         0x000UL
#   define NUMICRO_DPM_CTL_DBGDIS                   0x00000001UL
#   define NUMICRO_DPM_CTL_LOCK                     0x00000002UL
#   define NUMICRO_DPM_CTL_PWCMP                    0x00000004UL
#   define NUMICRO_DPM_CTL_PWUPD                    0x00000008UL
#   define NUMICRO_DPM_CTL_DACCWDIS                 0x00001000UL
#   define NUMICRO_DPM_CTL_DACCDIS                  0x00002000UL
#   define NUMICRO_DPM_CTL_RVCODE                   0xA5000000UL
#   define NUMICRO_DPM_CTL_WVCODE                   0x5A000000UL
#define NUMICRO_DPM_STS                         0x004UL
#   define NUMICRO_DPM_STS_BUSY                     0x00000001UL
#   define NUMICRO_DPM_STS_PWERR                    0x00000010UL
#   define NUMICRO_DPM_STS_PWUOK                    0x00000020UL
#   define NUMICRO_DPM_STS_PWFMAX                   0x00000040UL
#   define NUMICRO_DPM_STS_PWUCNT_Msk               0x00000700UL
#   define NUMICRO_DPM_STS_STATE_Msk                0x00070000UL
#   define NUMICRO_DPM_STS_DBGDIS                   0x00010000UL
#   define NUMICRO_DPM_STS_LOCK                     0x00020000UL
#   define NUMICRO_DPM_STS_PWOK                     0x00040000UL
#define NUMICRO_DPM_SPW0                        0x010UL
#define NUMICRO_DPM_SPW1                        0x014UL
#define NUMICRO_DPM_SPW2                        0x018UL
#define NUMICRO_DPM_SPW3                        0x01CUL
#define NUMICRO_DPM_NSCTL                       0x050UL
#define NUMICRO_DPM_NSSTS                       0x054UL
#define NUMICRO_DPM_NSPW0                       0x060UL
#define NUMICRO_DPM_NSPW1                       0x064UL
#define NUMICRO_DPM_NSPW2                       0x068UL
#define NUMICRO_DPM_NSPW3                       0x06CUL

#define NUMICRO_DPM_MAX_UPDATE_TIME         7

/* PLM */
#define NUMICRO_PLM_CTL                         0x000UL
#   define NUMICRO_PLM_CTL_WVCODE                   0x475A0000UL
#define NUMICRO_PLM_STS                         0x004UL
#   define NUMICRO_PLM_STS_STAGE_Msk                0x00000007UL
#   define NUMICRO_PLM_STS_DIRTY                    0x00000100UL

#   define NUMICRO_PLM_STAGE_VENDOR                 0x00UL
#   define NUMICRO_PLM_STAGE_OEM                    0x01UL
#   define NUMICRO_PLM_STAGE_DEPLOYED               0x03UL
#   define NUMICRO_PLM_STAGE_RMA                    0x07UL
#   define NUMICRO_PLM_STAGE_ERROR                  0x04UL  //Other

/* DPM Portal */
#define NUMICRO_DPMPTL_BASE_ADDR            0xF0001600UL

#define NUMICRO_DPMPTL_PCTL                     0x000UL
#define NUMICRO_DPMPTL_PSTS                     0x004UL
#define NUMICRO_DPMPTL_PSPW0                    0x010UL
#define NUMICRO_DPMPTL_PSPW1                    0x014UL
#define NUMICRO_DPMPTL_PSPW2                    0x018UL
#define NUMICRO_DPMPTL_PSPW3                    0x01CUL
#define NUMICRO_DPMPTL_PNSCTL                   0x050UL
#define NUMICRO_DPMPTL_PNSSTS                   0x054UL
#define NUMICRO_DPMPTL_PNSPW0                   0x060UL
#define NUMICRO_DPMPTL_PNSPW1                   0x064UL
#define NUMICRO_DPMPTL_PNSPW2                   0x068UL
#define NUMICRO_DPMPTL_PNSPW3                   0x06CUL
#define NUMICRO_DPMPTL_MISCEXT                  0x0F0UL
#   define NUMICRO_DPMPTL_MISCEXT_PLMOEM            0x00000001UL
#   define NUMICRO_DPMPTL_MISCEXT_PLMDEP            0x00000002UL
#   define NUMICRO_DPMPTL_MISCEXT_PLMRMA            0x00000004UL
#   define NUMICRO_DPMPTL_MISCEXT_PLMUPD            0x00000080UL
#   define NUMICRO_DPMPTL_MISCEXT_XOMEXE            0x00000100UL
#   define NUMICRO_DPMPTL_MISCEXT_HALTED            0x00000200UL
#   define NUMICRO_DPMPTL_MISCEXT_SBS_Msk           0x00FF0000UL
#   define NUMICRO_DPMPTL_MISCEXT_RVCODE            0xA5000000UL
#   define NUMICRO_DPMPTL_MISCEXT_WVCODE            0x5A000000UL
#define NUMICRO_DPMPTL_IDEXT                    0x0FCUL
#   define NUMICRO_DPMPTL_IDEXT_CHECKSUM_Msk        0x0000000FUL
#   define NUMICRO_DPMPTL_IDEXT_VERSION_Msk         0x000000F0UL
#   define NUMICRO_DPMPTL_IDEXT_ID_Msk              0xFFFFFF00UL
#   define NUMICRO_DPMPTL_IDEXT_DPMID               0x44504D00UL
#	define NUMICRO_DPMPTL_IDEXT_DIUID				0x44495500UL


/* CONFIG 0 */
#define NUMICRO_FLASH_CONFIG_DFEN           0x00000001UL
#define NUMICRO_FLASH_CONFIG_LOCK           0x00000002UL
#define NUMICRO_FLASH_CONFIG_CBS_2_MODE     0x00000080UL
#define NUMICRO_FLASH_CONFIG_CBS_4_MODE     0x000000C0UL
#   define NUMICRO_FLASH_CONFIG_CBS_AP              0x000000C0UL
#   define NUMICRO_FLASH_CONFIG_CBS_LD              0x00000040UL
#   define NUMICRO_FLASH_CONFIG_CBS_AP_IAP          0x00000080UL
#   define NUMICRO_FLASH_CONFIG_CBS_LD_IAP          0x00000000UL
#define NUMICRO_FLASH_CONFIG_CIOINI         0x00000400UL
#define NUMICRO_FLASH_CONFIG_CBODEN         0x00080000UL        // BIT19 (e.g. M031, M471)
#define NUMICRO_FLASH_CONFIG_CBORST         0x00100000UL
#define NUMICRO_FLASH_CONFIG_CBOV_8_LEVEL   0x00E00000UL
#define NUMICRO_FLASH_CONFIG_CBOV_4_LEVEL   0x00600000UL
#define NUMICRO_FLASH_CONFIG_CBOV_2_LEVEL   0x00200000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_0              0x00000000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_1              0x00200000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_2              0x00400000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_3              0x00600000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_4              0x00800000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_5              0x00A00000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_6              0x00C00000UL
#   define NUMICRO_FLASH_CONFIG_CBOV_7              0x00E00000UL
#define NUMICRO_FLASH_CONFIG_CFGXT1         0x08000000UL
#define NUMICRO_FLASH_CONFIG_CWDTPDEN       0x40000000UL
#define NUMICRO_FLASH_CONFIG_CWDTEN         0x80000018UL
#   define NUMICRO_FLASH_CONFIG_CWDTEN_INACTIVE     0x80000018UL
#   define NUMICRO_FLASH_CONFIG_CWDTEN_BY_LIRCEN    0x00000018UL
#   define NUMICRO_FLASH_CONFIG_CWDTEN_ACTIVE       0x00000000UL
#	define NUMICRO_FLASH_CONFIG_CWDTEN_ACTIVE1		0x80000010UL
#	define NUMICRO_FLASH_CONFIG_CWDTEN_BY_WDTPDIS	0x00000000UL

#define NUMICRO_FLASH_CONFIG_CBODEN0        0x00800000UL        // BIT23 (e.g. M051, M451)

#define NUMICRO_M0_FLASH_CONFIG_ICELOCK     0x00001000UL
#define NUMICRO_M4_FLASH_CONFIG_ICELOCK     0x00000800UL
#define NUMICRO_M23_FLASH_CONFIG_ICELOCK    0x00000800UL
#define NUMICRO_M33_FLASH_CONFIG_ICELOCK	0x00000800UL
#define NUMICRO_M55_FLASH_CONFIG_ICELOCK    0x00000800UL


// NuMicro M0
#define NUMICRO_M0_AHB_BASE             0x50000000UL
#define NUMICRO_M0_AHB_BASE1            0x40000000UL
#define NUMICRO_M0_APB_BASE             0x40000000UL

#define NUMICRO_M0_WDT_BASE             0x04000UL


#define NUMICRO_M0_SYS_PDID             (NUMICRO_M0_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_PDID)
#define NUMICRO_M0_SYS_RSTSTS           (NUMICRO_M0_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_RSTSTS)
#define NUMICRO_M0_SYS_IPRST0           (NUMICRO_M0_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_IPRST0)
#define NUMICRO_M0_SYS_REGLCTL          (NUMICRO_M0_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_REGLCTL)

#define NUMICRO_M0_CLK_PWRCTL           (NUMICRO_M0_AHB_BASE + NUMICRO_CLK_BASE + NUMICRO_CLK_PWRCTL)
#define NUMICRO_M0_CLK_AHBCLK           (NUMICRO_M0_AHB_BASE + NUMICRO_CLK_BASE + NUMICRO_CLK_AHBCLK)

#define NUMICRO_M0_FMC_ISPCTL           (NUMICRO_M0_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPCTL)
#   define NUMICRO_M0_FMC_ISPCTL_SWRST          0x00000080UL
#define NUMICRO_M0_FMC_ISPADDR          (NUMICRO_M0_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPADDR)
#define NUMICRO_M0_FMC_ISPDAT           (NUMICRO_M0_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPDAT)
#define NUMICRO_M0_FMC_ISPCMD           (NUMICRO_M0_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPCMD)
#define NUMICRO_M0_FMC_ISPTRG           (NUMICRO_M0_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPTRG)
#define NUMICRO_M0_FMC_ICPCTL           (NUMICRO_M0_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ICPCTL)
#define NUMICRO_M0_WDT_CTL              (NUMICRO_M0_APB_BASE + NUMICRO_M0_WDT_BASE + NUMICRO_WDT_CTL)


// NuMicro M4
#define NUMICRO_M4_AHB_BASE             0x40000000UL

#define NUMICRO_M4_SRAM_REMAP_ADDRESS   0x10000000UL

#define NUMICRO_M4_SYS_PDID             (NUMICRO_M4_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_PDID)

#define NUMICRO_M4_WDT_CTL              (NUMICRO_M4_AHB_BASE + NUMICRO_WDT_BASE + NUMICRO_WDT_CTL)


// NuMicro M23
#define NUMICRO_M23_AHB_BASE            0x40000000UL
#define NUMICRO_M23_AHB_BASE1           0x50000000UL

#define NUMICRO_M23_SCU_BASE                0x2F000UL
#define NUMICRO_M23_DPM_BASE                0x2F600UL
#define NUMICRO_M23_PLM_BASE                0x2F700UL


#define NUMICRO_M23_SYS_PDID            (NUMICRO_M23_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_PDID)
#define NUMICRO_M23_SYS_RSTSTS          (NUMICRO_M23_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_RSTSTS)
#define NUMICRO_M23_SYS_IPRST0          (NUMICRO_M23_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_IPRST0)
#define NUMICRO_M23_SYS_REGLCTL         (NUMICRO_M23_AHB_BASE + NUMICRO_SYS_BASE + NUMICRO_SYS_REGLCTL)

#define NUMICRO_M23_CLK_PWRCTL          (NUMICRO_M23_AHB_BASE + NUMICRO_CLK_BASE + NUMICRO_CLK_PWRCTL)
#define NUMICRO_M23_CLK_AHBCLK          (NUMICRO_M23_AHB_BASE + NUMICRO_CLK_BASE + NUMICRO_CLK_AHBCLK)

#define NUMICRO_M23_FMC_ISPCTL          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPCTL)
#define NUMICRO_M23_FMC_ISPADDR         (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPADDR)
#define NUMICRO_M23_FMC_ISPDAT          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPDAT)
#define NUMICRO_M23_FMC_ISPCMD          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPCMD)
#define NUMICRO_M23_FMC_ISPTRG          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPTRG)
#define NUMICRO_M23_FMC_ICPCTL          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ICPCTL)
#define NUMICRO_M23_FMC_ISPSTS          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_ISPSTS)
#define NUMICRO_M23_FMC_KPKEY0          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_KPKEY0)
#define NUMICRO_M23_FMC_KPKEY1          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_KPKEY1)
#define NUMICRO_M23_FMC_KPKEY2          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_KPKEY2)
#define NUMICRO_M23_FMC_KPKEYTRG        (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_KPKEYTRG)
#define NUMICRO_M23_FMC_KPKEYSTS        (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_KPKEYSTS)
#define NUMICRO_M23_FMC_KPKEYCNT        (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_KPKEYCNT)
#define NUMICRO_M23_FMC_KPCNT           (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_KPCNT)
#define NUMICRO_M23_FMC_MPSTS           (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_MPSTS)
#define NUMICRO_M23_FMC_XOMR0STS        (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_XOMR0STS)
#define NUMICRO_M23_FMC_XOMR1STS        (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_XOMR1STS)
#define NUMICRO_M23_FMC_XOMR2STS        (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_XOMR2STS)
#define NUMICRO_M23_FMC_XOMR3STS        (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_XOMR3STS)
#define NUMICRO_M23_FMC_XOMSTS          (NUMICRO_M23_AHB_BASE + NUMICRO_FMC_BASE + NUMICRO_FMC_XOMSTS)

#define NUMICRO_M23_FMC_DFCTL                   0x100UL
#define NUMICRO_M23_FMC_DFCTL_SCRAMEN            0x00000001UL
#define NUMICRO_M23_FMC_DFSTS                   0x108UL
#define NUMICRO_M23_FMC_SCRKEY                  0x10CUL

#define NUMICRO_M23_SCU_SRAMNSSET               0x024UL
#define NUMICRO_M23_SCU_FNSADDR                 0x028UL
#define NUMICRO_M23_SCU_SINFAEN                 0x0F0UL
#   define NUMICRO_M23_SCU_SINFAEN_SCUSINFAEN       0x00000001UL
#   define NUMICRO_M23_SCU_SINFAEN_SYSSINFAEN       0x00000002UL
#   define NUMICRO_M23_SCU_SINFAEN_FMCSINFAEN       0x00000004UL


// NuMicro M33
#define NUMICRO_M33_XOM_ADDR			0x0F300040UL
#define NUMICRO_M33_AHB_BASE			0x40000000UL

#	define NUMICRO_M33_FMC_ISPSTS_VECMAP_Msk		0x0FFFFE00UL

#define NUMICRO_M33_SCU_BASE				0x2F000UL

#define NUMICRO_M33_SCU_SRAMNSSET				0x020UL
#define NUMICRO_M33_SCU_FNSADDR					0x02CUL
#define NUMICRO_M33_SCU_SINFAEN					0x0F0UL
#	define NUMICRO_M33_SCU_SINFAEN_SCUSINFAEN		0x00000001UL


// NuMicro M55
#define NUMICRO_M55_APROM_ADDR          0x00100000UL
#define NUMICRO_M55_LDROM_ADDR          0x0F100000UL
#define NUMICRO_M55_CONFIG_ADDR         0x0F300000UL
#define NUMICRO_M55_XOM_ADDR            0x0F300040UL
#define NUMICRO_M55_OTP_ADDR            0x0F310000UL
#define NUMICRO_M55_SPIM0_DMM_MAP_ADDR  0x82000000UL

#define NUMICRO_M55_ITCM_ADDR           0x00000000UL
#define NUMICRO_M55_DTCM_ADDR           0x20000000UL

#define NUMICRO_M55_VECTOR_REMAP_SIZE   1024

// AXI
#define NUMICRO_M55_AXI_BASE            0x40000000UL

#define NUMICRO_M55_SYS_BASE                0x00000UL   // PCLK5
#define NUMICRO_M55_SYS_PDID                    0x000UL
#define NUMICRO_M55_SYS_RSTCTL                  0x004UL
#   define NUMICRO_M55_SYS_RSTCTL_CHIPRST           0x00000001UL
#define NUMICRO_M55_SYS_RSTSTS                  0x008UL
#	define NUMICRO_M55_SYS_RSTSTS_PORF				0x00000001UL
#define NUMICRO_M55_SYS_REGLCTL                 0x100UL
#define NUMICRO_M55_SYS_FMCRST                  0x23CUL
#   define NUMICRO_M55_SYS_FMCRST_FMC0RST           0x00000001UL
#define NUMICRO_M55_SYS_HSUSBDRST				0x24CUL
#	define NUMICRO_M55_SYS_HSUSBDRST_HSUSBD0RST		0x00000001UL
#define NUMICRO_M55_SYS_KSRST                   0x268UL
#   define NUMICRO_M55_SYS_KSRST_KS0RST             0x00000001UL
#define NUMICRO_M55_SYS_SCURST                  0x2A4UL
#   define NUMICRO_M55_SYS_SCURST_SCU0RST           0x00000001UL
#define NUMICRO_M55_SYS_SPIMRST                 0x2B0UL
#   define NUMICRO_M55_SYS_SPIMRST_SPIM0RST         0x00000001UL

#define NUMICRO_M55_CLK_BASE                0x01000UL   // PCLK5
#define NUMICRO_M55_CLK_SRCCTL                  0x000UL
#   define NUMICRO_M55_CLK_SRCCTL_MIRCEN            0x00000004UL
#   define NUMICRO_M55_CLK_SRCCTL_HIRCEN            0x00000008UL
#   define NUMICRO_M55_CLK_SRCCTL_HXTEN             0x00000010UL
#   define NUMICRO_M55_CLK_SRCCTL_HIRC48MEN         0x00000020UL
#   define NUMICRO_M55_CLK_SRCCTL_APLL0EN           0x00000040UL
#   define NUMICRO_M55_CLK_SRCCTL_APLL1EN           0x00000080UL
#define NUMICRO_M55_CLK_STATUS                  0x004UL
#   define NUMICRO_M55_CLK_STATUS_HIRCSTB           0x00000008UL
#define NUMICRO_M55_CLK_CRYPTOCTL               0x218UL
#   define NUMICRO_M55_CLK_CRYPTOCTL_CRYPTO0CKEN    0x00000001UL
#define NUMICRO_M55_CLK_FMCCTL                  0x23CUL
#   define NUMICRO_M55_CLK_FMCCTL_FMC0CKEN          0x00000001UL
#   define NUMICRO_M55_CLK_FMCCTL_ISP0CKEN          0x00010000UL
#define NUMICRO_M55_CLK_KSCTL                   0x268UL
#   define NUMICRO_M55_CLK_KSCTL_KS0CKEN            0x00000001UL
#define NUMICRO_M55_CLK_OTFCCTL                 0x294UL
#   define NUMICRO_M55_CLK_OTFCCTL_OTFC0CKEN        0x00000001UL
#define NUMICRO_M55_CLK_SCUCTL                  0x2B0UL
#   define NUMICRO_M55_CLK_SCUCTL_SCU0CKEN          0x00000001UL
#define NUMICRO_M55_CLK_SPIMCTL                 0x2BCUL
#   define NUMICRO_M55_CLK_SPIMCTL_SPIM0CKEN        0x00000001UL
#define NUMICRO_M55_CLK_SRAMCTL                 0x2C0UL
#   define NUMICRO_M55_CLK_SRAMCTL_SRAM0CKEN        0x00000001UL
#   define NUMICRO_M55_CLK_SRAMCTL_SRAM1CKEN        0x00000002UL
#   define NUMICRO_M55_CLK_SRAMCTL_SRAM2CKEN        0x00000004UL
#   define NUMICRO_M55_CLK_SRAMCTL_SRAM3CKEN        0x00000008UL
#define NUMICRO_M55_CLK_TRNGCTL                 0x2D8UL
#   define NUMICRO_M55_CLK_TRNGCTL_TRNG0CKEN        0x00000001UL

#define NUMICRO_M55_PMC_BASE                0x02000UL   // PCLK5
#define NUMICRO_M55_PMC_PLCTL                   0x010UL
#   define NUMICRO_M55_PMC_PLCTL_PL0                0x00000000UL
#   define NUMICRO_M55_PMC_PLCTL_PL1                0x00000001UL
#   define NUMICRO_M55_PMC_PLCTL_PL2                0x00000002UL
#   define NUMICRO_M55_PMC_PLCTL_WRBUSY             0x80000000UL
#define NUMICRO_M55_PMC_PLSTS                   0x014UL
#   define NUMICRO_M55_PMC_PLSTS_PLSTATUS           0x00000003UL
#   define NUMICRO_M55_PMC_PLSTS_PL0                0x00000000UL
#   define NUMICRO_M55_PMC_PLSTS_PL1                0x00000001UL
#   define NUMICRO_M55_PMC_PLSTS_PL2                0x00000002UL
#   define NUMICRO_M55_PMC_PLSTS_PLCBUSY            0x80000000UL
#define NUMICRO_M55_PMC_SYSRB0PC                0x100UL
#define NUMICRO_M55_PMC_SYSRB1PC                0x104UL
#define NUMICRO_M55_PMC_SYSRB2PC                0x108UL
#define NUMICRO_M55_PMC_SYSRB3PC                0x10CUL
#   define NUMICRO_M55_PMC_SYSRBxPC_PCBUSY          0x80000000UL

#define NUMICRO_M55_FMC_BASE                0x44000UL   // ACLK
#   define NUMICRO_M55_FMC_ISPSTS_VECMAP_Msk        0x0FFFFC00UL

// AHB0
#define NUMICRO_M55_AHB0_BASE           0x40200000UL

#define NUMICRO_M55_KS_BASE                 0x20000UL   // HCLK0

// AHB1
#define NUMICRO_M55_AHB1_BASE           0x40040000UL

#define NUMICRO_M55_OTFC0_BASE              0x00000UL   // HCLK1
#define NUMICRO_M55_OTFC_CTL                    0x000UL
#   define NUMICRO_M55_OTFC_CTL_EN0                 0x00000001UL
#   define NUMICRO_M55_OTFC_CTL_RST0                0x00000002UL
#   define NUMICRO_M55_OTFC_CTL_KSWAP0              0x00000004UL
#   define NUMICRO_M55_OTFC_CTL_EN1                 0x00000100UL
#   define NUMICRO_M55_OTFC_CTL_EN2                 0x00010000UL
#   define NUMICRO_M55_OTFC_CTL_EN3                 0x01000000UL
#define NUMICRO_M55_OTFC_STS                    0x004UL
#   define NUMICRO_M55_OTFC_STS_BUSY0               0x00000001UL
#define NUMICRO_M55_OTFC_PR0_SADDR              0x010UL
#define NUMICRO_M55_OTFC_PR0_EADDR              0x014UL
#define NUMICRO_M55_OTFC_PR0_KSCTL              0x018UL
#define NUMICRO_M55_OTFC_PR0_KEY0               0x020UL
#define NUMICRO_M55_OTFC_PR0_KEY1               0x024UL
#define NUMICRO_M55_OTFC_PR0_KEY2               0x028UL
#define NUMICRO_M55_OTFC_PR0_KEY3               0x02CUL
#define NUMICRO_M55_OTFC_PR0_SCRAMBLE           0x040UL
#define NUMICRO_M55_OTFC_PR0_NONCE0             0x044UL
#define NUMICRO_M55_OTFC_PR0_NONCE1             0x048UL
#define NUMICRO_M55_OTFC_PR0_NONCE2             0x04CUL

#define NUMICRO_M55_SPIM0_BASE              0x02000UL   // HCLK1
#define NUMICRO_M55_SPIM_CTL0                   0x000UL
#   define NUMICRO_M55_SPIM_CTL0_CIPHOFF            0x00000001UL
#   define NUMICRO_M55_SPIM_CTL0_BALEN              0x00000004UL
#define NUMICRO_M55_SPIM_CTL1                   0x004UL
#   define NUMICRO_M55_SPIM_CTL1_SPIMEN             0x00000001UL
#define NUMICRO_M55_SPIM_DMMCTL                 0x044UL
#   define NUMICRO_M55_SPIM_DMMCTL_ACTSCLKT_Msk     0x000000FFUL
#   define NUMICRO_M55_SPIM_DMMCTL_DESELTIM_Pos     16
#   define NUMICRO_M55_SPIM_DMMCTL_DESELTIM_Msk     0x00FF0000UL

// AHB2
#define NUMICRO_M55_AHB2_BASE           0x40400000UL

#define NUMICRO_M55_SCU_BASE                0x02000UL   // HCLK2
#define NUMICRO_M55_SCU_D0PNS2                  0x008UL
#define NUMICRO_M55_SCU_FNSADDR                 0x060UL
#define NUMICRO_M55_SCU_SINFAEN                 0x3C0UL
#   define NUMICRO_M55_SCU_SINFAEN_SCUSIAEN         0x00000001UL
#   define NUMICRO_M55_SCU_SINFAEN_SYSSIAEN         0x00000002UL
#   define NUMICRO_M55_SCU_SINFAEN_FMCSIAEN         0x00000004UL
#   define NUMICRO_M55_SCU_SINFAEN_CLKSIAEN         0x00000008UL
#define NUMICRO_M55_SCU_SCWP                    0x3C4UL
#define NUMICRO_M55_SCU_SRAM0MPCLUT0            0x410UL             // SRAM
#define NUMICRO_M55_SCU_SRAM1MPCLUT0            0x414UL
#define NUMICRO_M55_SCU_SRAM2MPCLUT0            0x418UL
#define NUMICRO_M55_SCU_SRAM3MPCLUT0            0x420UL
#define NUMICRO_M55_SCU_SPIM0MPCLUT0            0x430UL             // SPIM
#define NUMICRO_M55_SCU_SPIM0MPCLUT1            0x434UL
#define NUMICRO_M55_SCU_SPIM0MPCLUT2            0x438UL
#define NUMICRO_M55_SCU_SPIM0MPCLUT3            0x43CUL
#define NUMICRO_M55_SCU_SPIM0MPCLUT4            0x440UL
#define NUMICRO_M55_SCU_SPIM0MPCLUT5            0x444UL
#define NUMICRO_M55_SCU_SPIM0MPCLUT6            0x448UL
#define NUMICRO_M55_SCU_SPIM0MPCLUT7            0x44CUL

#define NUMICRO_M55_DPM_BASE                0x02600UL
#define NUMICRO_M55_PLM_BASE                0x02700UL

// Secure Boot Status
#   define NUMICRO_M55_SBS_BS_DIRECT_BOOT           0xB0UL
#   define NUMICRO_M55_SBS_BS_SECURE_BOOT           0xB1UL
#   define NUMICRO_M55_SBS_BS_RMA_BOOT              0xB2UL
#   define NUMICRO_M55_SBS_BS_INVALID_CODE          0xB3UL

// APB0
#define NUMICRO_M55_APB0_BASE           0x40240000UL

// APB1
#define NUMICRO_M55_APB1_BASE           0x40250000UL

// APB2
#define NUMICRO_M55_APB2_BASE           0x40280000UL

// APB3
#define NUMICRO_M55_APB3_BASE           0x40290000UL

// APB4
#define NUMICRO_M55_APB4_BASE           0x40440000UL

#define NUMICRO_M55_WDT0_BASE               0x07000UL   // PCLK4
#define NUMICRO_M55_WDT1_BASE               0x08000UL   // PCLK4


/*------------------------------------------------*/
/* 8051 1T N76/ML51/MS51/MG51 Series              */
/*------------------------------------------------*/
#define OT8051_FLASH_APROM_ADDR         0x00000
#define OT8051_FLASH_CONFIG_ADDR        0x30000
#define OT8051_FLASH_CONFIG_SIZE        8
#define OT8051_FLASH_SECTOR_SIZE        128
#define OT8051_FLASH_PAGE_SIZE          32
#define OT8051_FLASH_CRC_ALIGN_SIZE     256

#define OT8051_ICPCMD_NORMAL_READ       0x00UL
#define OT8051_ICPCMD_PROGRAM_VERIFY    0x09UL
#define OT8051_ICPCMD_ERASE_VERIFY      0x0AUL
#define OT8051_ICPCMD_READ_CHECKSUM     0x0EUL
#define OT8051_ICPCMD_RUN_CHECKSUM      0x2EUL

/* CONFIG 0 */
#define OT8051_CONFIG_LOCK              0x02
#define OT8051_CONFIG_RPD               0x04
#define OT8051_CONFIG_OCDEN             0x10
#define OT8051_CONFIG_OCDPWM            0x20
#define OT8051_CONFIG_FSYS              0x40
#define OT8051_CONFIG_CBS               0x80

/* CONFIG 1 */
#define OT8051_CONFIG_LDSIZE            0x07
#   define OT8051_CONFIG_LDSIZE_0K      0x07
#   define OT8051_CONFIG_LDSIZE_1K      0x06
#   define OT8051_CONFIG_LDSIZE_2K      0x05
#   define OT8051_CONFIG_LDSIZE_3K      0x04
#   define OT8051_CONFIG_LDSIZE_4K      0x03

#define OT8051_CONFIG_IODEFAULT         0x20

/* CONFIG 2 */
#define OT8051_CONFIG_CBORST            0x04
#define OT8051_CONFIG_BOIAP             0x08
#define OT8051_CONFIG_CBOV_8_LEVEL      0x70
#define OT8051_CONFIG_CBOV_4_LEVEL      0x30
#   define OT8051_CONFIG_CBOV_7         0x70
#   define OT8051_CONFIG_CBOV_6         0x60
#   define OT8051_CONFIG_CBOV_5         0x50
#   define OT8051_CONFIG_CBOV_4         0x40
#   define OT8051_CONFIG_CBOV_3         0x30
#   define OT8051_CONFIG_CBOV_2         0x20
#   define OT8051_CONFIG_CBOV_1         0x10
#   define OT8051_CONFIG_CBOV_0         0x00
#define OT8051_CONFIG_CBODEN            0x80

/* CONFIG 3 */
//XTGS[1:0]
#define OT8051_CONFIG_CLKDIV            0x03
#   define OT8051_CONFIG_CLKDIV_3       0x03
#   define OT8051_CONFIG_CLKDIV_2       0x02
#   define OT8051_CONFIG_CLKDIV_1       0x01
#   define OT8051_CONFIG_CLKDIV_0       0x00
#define OT8051_CONFIG_ADCINTEN          0x08

/* CONFIG 4 */
#define OT8051_CONFIG_WDT               0xF0
#   define OT8051_CONFIG_WDT_DIS        0xF0
#   define OT8051_CONFIG_WDT_STOP       0x50
#   define OT8051_CONFIG_WDT_RUN        0x00

#define N76E616_FLASH_SECTOR_SIZE       256


/* 8051 4T N79E855 */
#define N79E855_DEVICE_ID               0x1252

#define N79E855_FLASH_APROM_ADDR        0x00000
#define N79E855_FLASH_APROM_SIZE        (16*1024)
#define N79E855_FLASH_LDROM_ADDR        0x10000
#define N79E855_FLASH_LDROM_SIZE        2048
#define N79E855_FLASH_CONFIG_ADDR       0x30000
#define N79E855_FLASH_CONFIG_SIZE       4
#define N79E855_FLASH_SECTOR_SIZE       128
#define N79E855_FLASH_PAGE_SIZE         16

#define N79E855_DATAFLASH_DELTA_SIZE    256

/* CONFIG 0 */
#define N79E855_CONFIG_DFEN             0x01

/* CONFIG 2 */
#define N79E855_CONFIG_CBORST           0x10
#define N79E855_CONFIG_CBOV             0x40
#   define N79E855_CONFIG_CBOV_1        0x40
#   define N79E855_CONFIG_CBOV_0        0x00
#define N79E855_CONFIG_CBODEN           0x80

/* CONFIG 3 */
#define N79E855_CONFIG_FOSC             0x03
#   define N79E855_CONFIG_FOSC_HIRC     0x03
#   define N79E855_CONFIG_FOSC_XTAL_PIN 0x02
#   define N79E855_CONFIG_FOSC_HXT      0x01
#define N79E855_CONFIG_OSCFS            0x08
#define N79E855_CONFIG_OSCFS_22M        0x08
#define N79E855_CONFIG_OSCFS_11M        0x00
#define N79E855_CONFIG_CKF              0x10
#define N79E855_CONFIG_CWDTEN           0x80


/* SID */
#define OT8051_SID_N76E885              0x2100
#define OT8051_SID_N76E616              0x2F00
#define OT8051_SID_N76E003              0x3600
#define OT8051_SID_ML51_16K             0x4700
#define OT8051_SID_ML51_32K             0x4800
#define OT8051_SID_ML51_64K             0x4900
#define OT8051_SID_MS51_16K             0x4B00
#define OT8051_SID_MS51_8K              0x5200
#define OT8051_SID_MS51_32K             0x5300
#define OT8051_SID_ML56_64K             0x5700
#define OT8051_SID_MUG51_16K            0x6300
#define OT8051_SID_N76S003_MG51         0x6700
#define OT8051_SID_MG51_64K             0x7200


/*------------------------------------------------*/
/* NTCJ KM1Mx Series                              */
/*------------------------------------------------*/
#define KM1Mx_FLASH_PAGE_SIZE           256

/* KM1M7 Series */
#define KM1M7_SYTM_CHIPRSTCTR           0x40001000UL

/* KM1M7A/B Series */
#define KM1M7AB_FLASH_IFLASH_ADDR       0x00800000UL
#define KM1M7AB_FLASH_DFLASH_ADDR       0x10800000UL
#define KM1M7AB_FLASH_SECTOR_SIZE       4096

/* KM1M7C Series */
#define KM1M7C_FLASH_IFLASH_ADDR        0x00800000UL
#define KM1M7C_FLASH_DFLASH_BANK0_ADDR  0x00C04000UL
#define KM1M7C_FLASH_DFLASH_BANK1_ADDR  0x00E04000UL
#define KM1M7C_FLASH_SECTOR_SIZE        8192

#define KM1M7C_FLASH_OTP_OPTION_ADDR    0x01C00080UL
#define KM1M7C_FLASH_OTP_OPTION_SIZE    0x180           // Flash Option: 0x80, Reserved: 0x100
#define KM1M7C_FLASH_OTP_KEYAREA_ADDR   0x01E00080UL
#define KM1M7C_FLASH_OTP_KEYAREA_SIZE   0x180

#define KM1M7C_SYTM_SYS_PDID            0x40000000UL
#define KM1M7C_SYTM_SYS_DID             0x40000008UL
#define KM1M7C_SYTM_SYS_CID             0x4000000CUL

#define KM1M7C_SYTM_SYS_UID0            0x40000010UL
#define KM1M7C_SYTM_SYS_UID1            0x40000014UL
#define KM1M7C_SYTM_SYS_UID2            0x40000018UL
#define KM1M7C_SYTM_SYS_UID3            0x4000001CUL

#define KM1M7C_PLM_BASE                 (0x4001C3C0UL)
#define KM1M7C_PLM_CTL                  (KM1M7C_PLM_BASE + 0x000)
#   define KM1M7C_PLM_CTL_WVCODE                0x475A0000UL
#define KM1M7C_PLM_STS                  (KM1M7C_PLM_BASE + 0x004)
#   define KM1M7C_PLM_STS_STAGE_Msk             0x00000007UL
#   define KM1M7C_PLM_STS_DIRTY                 0x00000100UL

#   define KM1M7C_PLM_STAGE_VENDOR              0x00UL
#   define KM1M7C_PLM_STAGE_OEM                 0x01UL
#   define KM1M7C_PLM_STAGE_DEPLOYED            0x03UL
#   define KM1M7C_PLM_STAGE_RMA                 0x07UL
#   define KM1M7C_PLM_STAGE_ERROR               0x04UL

/* KM1M4A/B/C Series */
#define KM1M4_FLASH_IFLASH_ADDR         0x00000000UL
#define KM1M4_FLASH_DFLASH_ADDR         0x10800000UL
#define KM1M4_FLASH_SECTOR_SIZE         4096

#define KM1M4_SYTM_CHIPRSTCTR           0x40002000UL

/* KM1M0D/G Series */
#define KM1M0_FLASH_APROM_ADDR          0x00000000UL
#define KM1M0_FLASH_DFLASH_ADDR         0x00100000UL
#define KM1M0_FLASH_APROM_OPTION_ADDR   0x00200800UL
#define KM1M0_FLASH_SWAP_OPTION_ADDR    0x00201000UL
#define KM1M0_FLASH_DFLASH_OPTION_ADDR  0x00300800UL
#define KM1M0_FLASH_SECTOR_SIZE         2048

#define KM1M0_SYTM_CKCTR                0x40001000UL
#define KM1M0_SYTM_CKSEL                0x40001004UL
#define KM1M0_SYTM_RSTCTR               0x40001200UL

#define KM1M0_FL_FHW0STR0               0x4000E030UL
#define KM1M0_FL_FHW0END0               0x4000E034UL
#define KM1M0_FL_FHW1STR0               0x4000E038UL
#define KM1M0_FL_FHW1END0               0x4000E03CUL
#define KM1M0_FL_FHW2STR0               0x4000E040UL
#define KM1M0_FL_FHW2END0               0x4000E044UL
#define KM1M0_FL_FHW0STR1               0x4000E050UL
#define KM1M0_FL_FHW0END1               0x4000E054UL
#define KM1M0_FL_FHW1STR1               0x4000E058UL
#define KM1M0_FL_FHW1END1               0x4000E05CUL

#define KM1M0_FL_FDBGKEY0               0x4000E120UL
#define KM1M0_FL_FDBGKEY1               0x4000E124UL
#define KM1M0_FL_FDBGKEY2               0x4000E128UL
#define KM1M0_FL_FDBGKEY3               0x4000E12CUL

/* KM1M3 Series */
#define KM1M3_FLASH_APROM_ADDR			0x00000000UL
#define KM1M3_FLASH_DATAFLASH_ADDR		0x00200000UL
#define KM1M3_FLASH_CONFIG_ADDR			0x00208000UL
#define KM1M3_FLASH_XOM_ADDR			0x0020A000UL
#define KM1M3_FLASH_OTP_ADDR			0x00602000UL


/* Other */
#define SPIFLASH_PAGE_SIZE              256
#define SPIFLASH_SECTOR_SIZE            4096
#define SPIFLASH_BLOCK_SIZE             65536

#define HYPERFLASH_PAGE_SIZE            512
#define HYPERFLASH_SECTOR_SIZE          (256 * 1024)


#endif
