<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>msp430fr57xxgeneric.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e1cf65e5caa5b20be391e0669541b825.html">cygdrive</a></li><li class="navelem"><a class="el" href="dir_7a9e18c03596d8465cf006c2a17f1e00.html">c</a></li><li class="navelem"><a class="el" href="dir_fe6c554c444e3227c5f1951b4a377054.html">msp430-driverlib</a></li><li class="navelem"><a class="el" href="dir_4229c540f648bf499d1f78361c546dba.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_2dec78bacb88a8b534f0baaed680e926.html">MSP430FR57xx</a></li><li class="navelem"><a class="el" href="dir_637b9c201d60ecc153e9d143f2d14966.html">deprecated</a></li><li class="navelem"><a class="el" href="dir_ec8f2f0bbd3b2a7b2f9135a59a679304.html">IAR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">IAR/msp430fr57xxgeneric.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_i_a_r_2msp430fr57xxgeneric_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Standard register and bit definitions for the Texas Instruments</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* MSP430 microcontroller.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* This file supports assembler and C development for</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* MSP430FR57XXGENERIC device.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Texas Instruments, Version 1.0</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* Rev. 1.0, Setup</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">********************************************************************/</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef __msp430FR57XXGENERIC</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __msp430FR57XXGENERIC</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//#define __MSP430_HEADER_VERSION__ 1125</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifdef  __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef _SYSTEM_BUILD</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma system_include</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if (((__TID__ &gt;&gt; 8) &amp; 0x7F) != 0x2b)     </span><span class="comment">/* 0x2b = 43 dec */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error msp430fr57xxgeneric.h file for use with ICC430/A430 only</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;in430.h&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#pragma language=extended</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DEFC(name, address) __no_init volatile unsigned char name @ address;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFW(name, address) __no_init volatile unsigned short name @ address;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DEFCW(name, address) __no_init union \</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">  volatile unsigned short   name; \</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define READ_ONLY_DEFCW(name, address) __no_init union \</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">    volatile READ_ONLY unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">    volatile READ_ONLY unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">  volatile READ_ONLY unsigned short   name; \</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if __REGISTER_MODEL__ == __REGISTER_MODEL_REG20__</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ACCESS_20BIT_REG__  void __data20 * volatile</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ACCESS_20BIT_REG__  volatile unsigned short  </span><span class="comment">/* only short access from C is allowed in small memory model */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DEFA(name, address) __no_init union \</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">    volatile unsigned short name##L; \</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">    volatile unsigned short name##H; \</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  __ACCESS_20BIT_REG__ name; \</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __IAR_SYSTEMS_ICC__  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ASM__</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFC(name, address) sfrb name = address;</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFW(name, address) sfrw name = address;</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DEFCW(name, address) sfrbw name, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span>sfrbw macro name, name_L, name_H, address;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;sfrb name_L = address;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;sfrb name_H = address+1;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;sfrw name   = address;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      endm</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define READ_ONLY_DEFCW(name, address) const_sfrbw name, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span>const_sfrbw macro name, name_L, name_H, address;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">const</span> sfrb name_L = address;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">const</span> sfrb name_H = address+1;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">const</span> sfrw name   = address;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      endm</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DEFA(name, address) sfrba name, name##L, name##H, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>sfrba macro name, nameL, nameH, name_L, name_H, address;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;sfrb name_L = address;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;sfrb name_H = address+1;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;sfrw nameL  = address;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;sfrw nameH  = address+2;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;sfrl name   = address;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      endm</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __IAR_SYSTEMS_ASM__*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define READ_ONLY</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af035426824dc95b1a1ceb1b591e82a57">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define READ_ONLY const</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">* STANDARD BITS</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4d43f8748b542bce39e18790f845ecc">  123</a></span>&#160;<span class="preprocessor">#define BIT0                (0x0001u)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a601923eba46784638244c1ebf2622a2a">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT1                (0x0002u)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9c9560bccccb00174801c728f1ed1399">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT2                (0x0004u)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT3                (0x0008u)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT4                (0x0010u)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT5                (0x0020u)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acc2d074401e2b6322ee8f03476c24677">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT6                (0x0040u)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT7                (0x0080u)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e80e65237843fa1ff15c68cd78066f8">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT8                (0x0100u)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">  132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT9                (0x0200u)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afb13aa9f7ebc9baba968e346029972de">  133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITA                (0x0400u)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">  134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITB                (0x0800u)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITC                (0x1000u)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a661469a4e8ce6126c54a3b864516842c">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITD                (0x2000u)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2c52871d737790ece753991c6fcafebc">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITE                (0x4000u)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITF                (0x8000u)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">* STATUS REGISTER BITS</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">  144</a></span>&#160;<span class="preprocessor">#define C                   (0x0001u)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51591cf51bdd6c1f6015532422e7770e">  145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z                   (0x0002u)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0240ac851181b84ac374872dc5434ee4">  146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define N                   (0x0004u)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af40a326b23c68a27cebe60f16634a2cb">  147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define V                   (0x0100u)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e3cee306f51b98da4e4c97ab118f506">  148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIE                 (0x0008u)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">  149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUOFF              (0x0010u)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">  150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSCOFF              (0x0020u)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">  151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG0                (0x0040u)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">  152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG1                (0x0080u)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Low Power Modes coded with Bits 4-7 in SR */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">  157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0                (CPUOFF)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f98cfefe7b049599397267aa768646e">  158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1                (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2                (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3                (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a470d55339b58ef63a94524ea045d187c">  161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4                (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="comment">/* End #defines for assembler */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Begin #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_bits           (CPUOFF)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_bits           (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_bits           (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_bits           (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_bits           (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#include &quot;in430.h&quot;</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if __MSP430_HEADER_VERSION__ &lt; 1107</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0      _BIS_SR(LPM0_bits)     </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_EXIT _BIC_SR_IRQ(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1      _BIS_SR(LPM1_bits)     </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_EXIT _BIC_SR_IRQ(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2      _BIS_SR(LPM2_bits)     </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_EXIT _BIC_SR_IRQ(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3      _BIS_SR(LPM3_bits)     </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_EXIT _BIC_SR_IRQ(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4      _BIS_SR(LPM4_bits)     </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_EXIT _BIC_SR_IRQ(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0      __bis_SR_register(LPM0_bits)         </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_EXIT __bic_SR_register_on_exit(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1      __bis_SR_register(LPM1_bits)         </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_EXIT __bic_SR_register_on_exit(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2      __bis_SR_register(LPM2_bits)         </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_EXIT __bic_SR_register_on_exit(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3      __bis_SR_register(LPM3_bits)         </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_EXIT __bic_SR_register_on_exit(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4      __bis_SR_register(LPM4_bits)         </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_EXIT __bic_SR_register_on_exit(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* End #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">* CPU</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae8c7335b7f1dae7d357a48f0fb620929">  201</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_MSP430XV2_CPU__  </span><span class="comment">/* Definition to show that it has MSP430XV2 CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#if defined(__MSP430_HAS_T0A2__) || defined(__MSP430_HAS_T1A2__) || defined(__MSP430_HAS_T2A2__) || defined(__MSP430_HAS_T3A2__) \</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A3__) || defined(__MSP430_HAS_T1A3__) || defined(__MSP430_HAS_T2A3__) || defined(__MSP430_HAS_T3A3__) \</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A5__) || defined(__MSP430_HAS_T1A5__) || defined(__MSP430_HAS_T2A5__) || defined(__MSP430_HAS_T3A5__) \</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A7__) || defined(__MSP430_HAS_T1A7__) || defined(__MSP430_HAS_T2A7__) || defined(__MSP430_HAS_T3A7__)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxA7__</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_T0B3__) || defined(__MSP430_HAS_T0B5__) || defined(__MSP430_HAS_T0B7__) \</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T1B3__) || defined(__MSP430_HAS_T1B5__) || defined(__MSP430_HAS_T1B7__)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxB7__</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_T0D3__) || defined(__MSP430_HAS_T0D5__) || defined(__MSP430_HAS_T0D7__) \</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T1D3__) || defined(__MSP430_HAS_T1D5__) || defined(__MSP430_HAS_T1D7__)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxD7__</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_USCI_A0__) || defined(__MSP430_HAS_USCI_A1__) || defined(__MSP430_HAS_USCI_A2__) || defined(__MSP430_HAS_USCI_A3__)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_USCI_Ax__</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_USCI_B0__) || defined(__MSP430_HAS_USCI_B1__) || defined(__MSP430_HAS_USCI_B2__) || defined(__MSP430_HAS_USCI_B3__)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_USCI_Bx__</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_EUSCI_A0__) || defined(__MSP430_HAS_EUSCI_A1__) || defined(__MSP430_HAS_EUSCI_A2__) || defined(__MSP430_HAS_EUSCI_A3__)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Ax__</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_EUSCI_B0__) || defined(__MSP430_HAS_EUSCI_B1__) || defined(__MSP430_HAS_EUSCI_B2__) || defined(__MSP430_HAS_EUSCI_B3__)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Bx__</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __MSP430_HAS_EUSCI_B0__</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Bx__</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">* ADC10_B</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_ADC10_B__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">  238</a></span>&#160;<span class="preprocessor">#define OFS_ADC10CTL0         (0x0000u)  </span><span class="comment">/* ADC10 Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ef6745c90a0e2df3c7f51f5b2a6e6ff">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL0_L        OFS_ADC10CTL0</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa36c1321cc7bfc1775a3e0dcc05eeaec">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL0_H        OFS_ADC10CTL0+1</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">  241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL1         (0x0002u)  </span><span class="comment">/* ADC10 Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acfb721f8a59df85133909df0dd8ba49a">  242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL1_L        OFS_ADC10CTL1</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0b0faf77ae5694f2635825b41651ad12">  243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL1_H        OFS_ADC10CTL1+1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">  244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL2         (0x0004u)  </span><span class="comment">/* ADC10 Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4dcda28376defd6a5bdc3232823f00ee">  245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL2_L        OFS_ADC10CTL2</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0dec63f1acb68571476ae2f2841f8deb">  246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL2_H        OFS_ADC10CTL2+1</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">  247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10LO           (0x0006u)  </span><span class="comment">/* ADC10 Window Comparator High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af30a73a423dbef4bc3be8892ca540eb9">  248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10LO_L          OFS_ADC10LO</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac712ea5352911e3436629134b260192f">  249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10LO_H          OFS_ADC10LO+1</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">  250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10HI           (0x0008u)  </span><span class="comment">/* ADC10 Window Comparator High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51f455caa934a1ea40ed8cd6b50bed71">  251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10HI_L          OFS_ADC10HI</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e47b21263ab6c3fb4e3177b42d9ce4e">  252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10HI_H          OFS_ADC10HI+1</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">  253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MCTL0        (0x000Au)  </span><span class="comment">/* ADC10 Memory Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad10902b88ff9157d91c3a64590a4bdce">  254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MCTL0_L       OFS_ADC10MCTL0</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c6b08b4aa97e0e5a1befdf1119de342">  255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MCTL0_H       OFS_ADC10MCTL0+1</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">  256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MEM0         (0x0012u)  </span><span class="comment">/* ADC10 Conversion Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a85c87c6c685534a409c17b59dfa8edfc">  257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MEM0_L        OFS_ADC10MEM0</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a857fbc58c7299e89c812a1e6af8e3936">  258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MEM0_H        OFS_ADC10MEM0+1</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">  259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IE           (0x001Au)  </span><span class="comment">/* ADC10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab1c46c44fce1617d2f47635ecdae25ff">  260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IE_L          OFS_ADC10IE</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02887ab73e5abb1b32fa2ff38b78b739">  261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IE_H          OFS_ADC10IE+1</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">  262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IFG          (0x001Cu)  </span><span class="comment">/* ADC10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afbab47128d7f6f9e0819fecc8eb81354">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IFG_L         OFS_ADC10IFG</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44a58725b0a7994ce9f931307e9416b8">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IFG_H         OFS_ADC10IFG+1</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">  265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IV           (0x001Eu)  </span><span class="comment">/* ADC10 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae29886d15525e9072f16ad65afdafacb">  266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IV_L          OFS_ADC10IV</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9347901522a11113e2f1464e0f785437">  267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IV_H          OFS_ADC10IV+1</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* ADC10CTL0 Control Bits */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe5a6e3eeab45dff702f17d11a35324e">  270</a></span>&#160;<span class="preprocessor">#define ADC10SC             (0x0001u)  </span><span class="comment">/* ADC10 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a939189ce54756036e51157ccda8c742a">  271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ENC            (0x0002u)  </span><span class="comment">/* ADC10 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a08f056ec95bff7f7595ad9eddab784">  272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ON             (0x0010u)  </span><span class="comment">/* ADC10 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e694dada3062d9b41768c637239dfc5">  273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10MSC            (0x0080u)  </span><span class="comment">/* ADC10 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad04e5483dd87cea9cff502e05814fe2e">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT0           (0x0100u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1199440ce1d1d495baa2ad0bc85f85de">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT1           (0x0200u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2807a8afb50fae34d6fd176c6ca2e6f5">  276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT2           (0x0400u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a65f7eb5f622e3bbfdb7aaf1c28d2561a">  277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT3           (0x0800u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* ADC10CTL0 Control Bits */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20cd41f88703b95b47888dd4cf8abd39">  280</a></span>&#160;<span class="preprocessor">#define ADC10SC_L           (0x0001u)  </span><span class="comment">/* ADC10 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adf34b2f4022bd61b30f702b996f2445e">  281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ENC_L          (0x0002u)  </span><span class="comment">/* ADC10 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac17fde754a4d656e0279d40371231804">  282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ON_L           (0x0010u)  </span><span class="comment">/* ADC10 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a857572726f2480d9ab35c3f89cde8492">  283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10MSC_L          (0x0080u)  </span><span class="comment">/* ADC10 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* ADC10CTL0 Control Bits */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac7ca2d1588deaea67953c6d453614d1a">  286</a></span>&#160;<span class="preprocessor">#define ADC10SHT0_H         (0x0001u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a87f31db199eac1f39ac618d7d5374c20">  287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT1_H         (0x0002u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a413b172506741317d66835d56d78aaaa">  288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT2_H         (0x0004u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ad77207104a87e226bcf51bc928ac68">  289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT3_H         (0x0008u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae4142323b1abeca2f7bf81d476247804">  291</a></span>&#160;<span class="preprocessor">#define ADC10SHT_0          (0*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabfcc6bb169a7b2df3324ff59717d349">  292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_1          (1*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a27ccce705e22c04b63cab79ec9b55688">  293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_2          (2*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35a3ec175f2c2d50c908d9d5342c2a0b">  294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_3          (3*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad0538c6ce245fc8bd63264207306c735">  295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_4          (4*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1a158db6ded0a9ed509f477dc75a1ccd">  296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_5          (5*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a401c073778a8bc38b424dc6039d08d">  297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_6          (6*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5615c8a463ac19a4755e5625322ed16f">  298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_7          (7*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac094946e6639c8adf34471f5cbc4ea71">  299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_8          (8*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f70c75cd7a8f6187458417377773ca0">  300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_9          (9*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac72ff6a9288960f3a62113f02741b3d8">  301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_10         (10*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a3a84ec9c990f77a61d83abe837387f">  302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_11         (11*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a69bee179040306a34089b01371059ad3">  303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_12         (12*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac83d9aff9b9dbf3420eedc7d9d031a18">  304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_13         (13*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab687da7d124bc8760d48f027bd050aa2">  305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_14         (14*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aedbae8337b3a07ce3a17db81f4096f2a">  306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_15         (15*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* ADC10CTL1 Control Bits */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3059a187b9bc67f2d9ba76e00fb6c8b9">  309</a></span>&#160;<span class="preprocessor">#define ADC10BUSY           (0x0001u)    </span><span class="comment">/* ADC10 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7cda4d97b49126f8ebb7ac2af8057c43">  310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ0        (0x0002u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afada146ea21dfd8d361f3469f5fb1985">  311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ1        (0x0004u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee439fe9647683d3b6a221a5e0083d46">  312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL0          (0x0008u)    </span><span class="comment">/* ADC10 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9a657906aaa5dbca37602d571d7bf4d8">  313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL1          (0x0010u)    </span><span class="comment">/* ADC10 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a19dd13143689ae5d882b14046524b947">  314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV0           (0x0020u)    </span><span class="comment">/* ADC10 Clock Divider Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a664505626149c40b4d8fda352f9f4dec">  315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV1           (0x0040u)    </span><span class="comment">/* ADC10 Clock Divider Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae75b766971ba39f19d3ca17ee37b8610">  316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV2           (0x0080u)    </span><span class="comment">/* ADC10 Clock Divider Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aec51f51f01ebf4c34013ccec27989e3c">  317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ISSH           (0x0100u)    </span><span class="comment">/* ADC10 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad32f57a706842a092ced5d3733cfb1a9">  318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHP            (0x0200u)    </span><span class="comment">/* ADC10 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e45b771221b64bcbe75ad3d8c7984e0">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS0           (0x0400u)    </span><span class="comment">/* ADC10 Sample/Hold Source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acef913b925303c12fb89d882492f55b6">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS1           (0x0800u)    </span><span class="comment">/* ADC10 Sample/Hold Source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* ADC10CTL1 Control Bits */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a24facae5578a1ba963dc14e1becda40a">  323</a></span>&#160;<span class="preprocessor">#define ADC10BUSY_L         (0x0001u)    </span><span class="comment">/* ADC10 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3794b8860646eae8600e82fc769b832d">  324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ0_L      (0x0002u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a53037787c10247d053bd6c63af1b91e8">  325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ1_L      (0x0004u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a259af94e998abd220c9d0fc7e6f4f818">  326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL0_L        (0x0008u)    </span><span class="comment">/* ADC10 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20c50653df62ae6c5968e3307acbc441">  327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL1_L        (0x0010u)    </span><span class="comment">/* ADC10 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a545961a09873d499ba15f1ea6d56e45c">  328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV0_L         (0x0020u)    </span><span class="comment">/* ADC10 Clock Divider Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb6c77f8ff66b4430484dab756b960e2">  329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV1_L         (0x0040u)    </span><span class="comment">/* ADC10 Clock Divider Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2a61f0faf674300a8570f518a682c3c">  330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV2_L         (0x0080u)    </span><span class="comment">/* ADC10 Clock Divider Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* ADC10CTL1 Control Bits */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29c676f192ba3bfc70c36601bd1d92e7">  333</a></span>&#160;<span class="preprocessor">#define ADC10ISSH_H         (0x0001u)    </span><span class="comment">/* ADC10 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad9b2fef5e8ce21f8570b741ffc8ac75b">  334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHP_H          (0x0002u)    </span><span class="comment">/* ADC10 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6060f63fb29c445fbb152b7fd4e0d75f">  335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS0_H         (0x0004u)    </span><span class="comment">/* ADC10 Sample/Hold Source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7916b70ca7e85119bdffc1340abbb4b7">  336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS1_H         (0x0008u)    </span><span class="comment">/* ADC10 Sample/Hold Source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f993272e9dc17dab09d81c07e32a34a">  338</a></span>&#160;<span class="preprocessor">#define ADC10CONSEQ_0        (0*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9260f04b7590d09e824b73d53810294c">  339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ_1        (1*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7424f4f850eac3e23c1735630af81e28">  340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ_2        (2*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03d39802986ecfd667fac61119e1e0af">  341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ_3        (3*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0916360b5233d8fe027424e8cdbe014c">  343</a></span>&#160;<span class="preprocessor">#define ADC10SSEL_0          (0*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa650f0c0d6fb63ef7f5742b158bef408">  344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL_1          (1*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3289cdeab0004d01a1189493babcdeb0">  345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL_2          (2*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a31e1eb683f1c01ff2c84b7f2affe0cc3">  346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL_3          (3*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a304d66eedbb947b26f33f59d5f11696a">  348</a></span>&#160;<span class="preprocessor">#define ADC10DIV_0           (0*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad9258f829ec7b814dc0e8efe55a4a5a0">  349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_1           (1*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a01ef5bb3ed76cfd4ccf4f62b4f5427ef">  350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_2           (2*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ecf5c4614f0a2d9992b546c6a39df7f">  351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_3           (3*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6dade254f8a2ed894586fb62d9e1bbc2">  352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_4           (4*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8fef65f6b3a6580520d8c7ada1902f06">  353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_5           (5*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c9379257e9ffb2fe767c0d5cd81d5d5">  354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_6           (6*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c01224925367104eaf93fce39f22dcf">  355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_7           (7*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae32045c5ceee5a88475928803deb4364">  357</a></span>&#160;<span class="preprocessor">#define ADC10SHS_0           (0*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9797610701af836de717d85bd3fd8caa">  358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS_1           (1*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af9dbecf2dc13bd26ed97274e329cc363">  359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS_2           (2*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a549ddb177f48c564253ea07dd05a8568">  360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS_3           (3*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* ADC10CTL2 Control Bits */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5ed2767bcf43883aae3c970a7f442ffb">  363</a></span>&#160;<span class="preprocessor">#define ADC10REFBURST       (0x0001u)    </span><span class="comment">/* ADC10 Reference Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6cac23dfa9676387ffc7b062f37ffd3e">  364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SR             (0x0004u)    </span><span class="comment">/* ADC10 Sampling Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aafbf1f40053381f44bde9a1b72a827db">  365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DF             (0x0008u)    </span><span class="comment">/* ADC10 Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5ef1f1c1dd06bb0b514311ba6a785657">  366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10RES            (0x0010u)    </span><span class="comment">/* ADC10 Resolution Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5ed9604eb677105e6b09442db119ecf3">  367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV0          (0x0100u)    </span><span class="comment">/* ADC10 predivider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa48b9e56a21cca3867ca3b6ef5dba94d">  368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV1          (0x0200u)    </span><span class="comment">/* ADC10 predivider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* ADC10CTL2 Control Bits */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af00a479009f4a1f8002ddd8e8430aa05">  371</a></span>&#160;<span class="preprocessor">#define ADC10REFBURST_L     (0x0001u)    </span><span class="comment">/* ADC10 Reference Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0522e0d838d8c76487fcaf93d94ca500">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SR_L           (0x0004u)    </span><span class="comment">/* ADC10 Sampling Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aacc5506e416ac2b87df51f8b17a40b2f">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DF_L           (0x0008u)    </span><span class="comment">/* ADC10 Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee55b4e91cfc7751040115ccb26414ac">  374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10RES_L          (0x0010u)    </span><span class="comment">/* ADC10 Resolution Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* ADC10CTL2 Control Bits */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4b547b674786f4d6f1c26944aa7f0516">  377</a></span>&#160;<span class="preprocessor">#define ADC10PDIV0_H        (0x0001u)    </span><span class="comment">/* ADC10 predivider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e1c9d4f6165601d44258132acd72d27">  378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV1_H        (0x0002u)    </span><span class="comment">/* ADC10 predivider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a09573c5d1c08c249f650045451d68921">  380</a></span>&#160;<span class="preprocessor">#define ADC10PDIV_0         (0x0000u)    </span><span class="comment">/* ADC10 predivider /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c91a2a11d662b06bdd932557a620382">  381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV_1         (0x0100u)    </span><span class="comment">/* ADC10 predivider /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b67029e13fb6368f465bcc043335152">  382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV_2         (0x0200u)    </span><span class="comment">/* ADC10 predivider /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a69194e491d8132cc34ff359d6a4dc5b4">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV_3         (0x0300u)    </span><span class="comment">/* ADC10 predivider reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac57f787ab14a617cdaff3d09b48815aa">  385</a></span>&#160;<span class="preprocessor">#define ADC10PDIV__1        (0x0000u)    </span><span class="comment">/* ADC10 predivider /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af69c663ee907096756d9357a4794329e">  386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV__4        (0x0100u)    </span><span class="comment">/* ADC10 predivider /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae5c0f0179b8b6e81644d004afd81097c">  387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV__64       (0x0200u)    </span><span class="comment">/* ADC10 predivider /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* ADC10MCTL0 Control Bits */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9110fbd15a6f8b3eec3275289a53de0f">  390</a></span>&#160;<span class="preprocessor">#define ADC10INCH0          (0x0001u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a11a9ce1d06f401c6ef897920fe42c290">  391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH1          (0x0002u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6d379ca70df0f820b33b7d1d6a0f9562">  392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH2          (0x0004u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a68f63202d8629284ec8a361411cc6a68">  393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH3          (0x0008u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeeb5cf7191b5ab832d8dd5614e811379">  394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF0          (0x0010u)    </span><span class="comment">/* ADC10 Select Reference Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d726d3509a182bbb663bc4348e71ef7">  395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF1          (0x0020u)    </span><span class="comment">/* ADC10 Select Reference Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a318a1ecc3cd6e41674d5ddecd50994b1">  396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF2          (0x0040u)    </span><span class="comment">/* ADC10 Select Reference Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* ADC10MCTL0 Control Bits */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c2982b6240efb88c018ee9e782ccd72">  399</a></span>&#160;<span class="preprocessor">#define ADC10INCH0_L        (0x0001u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace15b72f6fef0b52aa0b77b0d7945898">  400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH1_L        (0x0002u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a552fd8919538c77a2acc4cba350363de">  401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH2_L        (0x0004u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad1357173e5da9778f155f04133647a65">  402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH3_L        (0x0008u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2551d9315a28a11188fa754a0b422cb8">  403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF0_L        (0x0010u)    </span><span class="comment">/* ADC10 Select Reference Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a69b8794fb10ed8a53b5d97d45e2e5f73">  404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF1_L        (0x0020u)    </span><span class="comment">/* ADC10 Select Reference Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a652f47307232bd4b405fbe338272f57c">  405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF2_L        (0x0040u)    </span><span class="comment">/* ADC10 Select Reference Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2acfead4ca11461ba8c3f20d187fcebb">  407</a></span>&#160;<span class="preprocessor">#define ADC10INCH_0         (0)         </span><span class="comment">/* ADC10 Input Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a317466306d1f6355bcea34173ea5b51c">  408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_1         (1)         </span><span class="comment">/* ADC10 Input Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a5719260200e8f4434958ca400e45fb">  409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_2         (2)         </span><span class="comment">/* ADC10 Input Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a721a3dca252cae739bb6e172f77357b9">  410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_3         (3)         </span><span class="comment">/* ADC10 Input Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab37fec345d3c40a7c3561d045f031e73">  411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_4         (4)         </span><span class="comment">/* ADC10 Input Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa25ad7cac5d7f455a826eac5959554d1">  412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_5         (5)         </span><span class="comment">/* ADC10 Input Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a982b03d4abbba858cdfe1b0bc9fba649">  413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_6         (6)         </span><span class="comment">/* ADC10 Input Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adcf9b6bf071f08db42a05f3eeee15efd">  414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_7         (7)         </span><span class="comment">/* ADC10 Input Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a728598b8b72597c4b336960f3adbee37">  415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_8         (8)         </span><span class="comment">/* ADC10 Input Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a404b32042101a21869516fb8c396eab7">  416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_9         (9)         </span><span class="comment">/* ADC10 Input Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a37bbc7695ed64d2b6f033f9feb2ba013">  417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_10        (10)        </span><span class="comment">/* ADC10 Input Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4397c3b1d246aa5a2dbe0c8be1beacca">  418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_11        (11)        </span><span class="comment">/* ADC10 Input Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6fee804a642ef589a3922b9f4ae1fd9">  419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_12        (12)        </span><span class="comment">/* ADC10 Input Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6b4ab79ea449490a9d6ae32171b1f139">  420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_13        (13)        </span><span class="comment">/* ADC10 Input Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae0df38f6d8b1ab1636159811d089ad45">  421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_14        (14)        </span><span class="comment">/* ADC10 Input Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39c756d22a6d4f3eefe83f625f4a242d">  422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_15        (15)        </span><span class="comment">/* ADC10 Input Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ec70cdaca19d2db58e6079a11632909">  424</a></span>&#160;<span class="preprocessor">#define ADC10SREF_0         (0*0x10u)    </span><span class="comment">/* ADC10 Select Reference 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0497020f959587643aa7e45edc0a86a9">  425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_1         (1*0x10u)    </span><span class="comment">/* ADC10 Select Reference 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acc96a18b0e78a7dcf174628f6404685f">  426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_2         (2*0x10u)    </span><span class="comment">/* ADC10 Select Reference 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae2cb5daba379d8a2bccccc658ba41471">  427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_3         (3*0x10u)    </span><span class="comment">/* ADC10 Select Reference 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aad214865209e4ab02e2c07924a21204c">  428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_4         (4*0x10u)    </span><span class="comment">/* ADC10 Select Reference 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac341765b3eca0c419dd36c9b3d9d13e2">  429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_5         (5*0x10u)    </span><span class="comment">/* ADC10 Select Reference 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6bd84b57e9b1dc58b0e3d6e69730a0fe">  430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_6         (6*0x10u)    </span><span class="comment">/* ADC10 Select Reference 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aafd0408abeae2c384e33ad6d1acedd67">  431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_7         (7*0x10u)    </span><span class="comment">/* ADC10 Select Reference 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* ADC10IE Interrupt Enable Bits */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabb595a63324c29b96384f188d82b3b7">  434</a></span>&#160;<span class="preprocessor">#define ADC10IE0            (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a78bac3e73a9e1fef6ba5d082c920ffcf">  435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIE           (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt enable for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a34043a999d933d0aa9f82523bfdac34f">  436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIE           (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt enable for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af4bd3a1151ea3610493f174acac5a889">  437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIE           (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt enable for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0fbf434ffcc6bf90eaf13d4cb9f16192">  438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIE           (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#accff983733c0bac1a26a7560039d43d2">  439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIE          (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* ADC10IE Interrupt Enable Bits */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4727e4cfabd16f9eef63fdca6b09292d">  442</a></span>&#160;<span class="preprocessor">#define ADC10IE0_L          (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2548117532bede2e83739df5ffa99c32">  443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIE_L         (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt enable for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac8e326973e52cba63fa441b3c6f81a86">  444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIE_L         (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt enable for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a56578a95b3a9dfe9d69dd66b0d22985a">  445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIE_L         (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt enable for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e2b5b2a51a666c3ccc78f0bd18c98d1">  446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIE_L         (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abeb7c8f630e92a7935498e833dedc282">  447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIE_L        (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* ADC10IFG Interrupt Flag Bits */</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22d8a96086b9d3cd548d3903910b24fc">  450</a></span>&#160;<span class="preprocessor">#define ADC10IFG0           (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2ed5b6c1391def2aeeb8bb5e0956dca8">  451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIFG          (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e12164469f8b0b5dbd2e3c2c110c01a">  452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIFG          (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ade26aeb4eb767116928a86e27638b729">  453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIFG          (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aca243d41fb693f6915ead8407ecb58cc">  454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIFG          (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2004ecdbde34bae10b96a95aa73da22">  455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIFG         (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* ADC10IFG Interrupt Flag Bits */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5426f0c207f6d0fda9cea30f9412920c">  458</a></span>&#160;<span class="preprocessor">#define ADC10IFG0_L         (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81f6dd143336990a0569218a440a688d">  459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIFG_L        (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a01db79eb3772f88e0d10f0ab34ce3f4f">  460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIFG_L        (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a810db92161bfceeef6d16f35136ca98e">  461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIFG_L        (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3d2d9213fc77f01c34e9ceb2664db957">  462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIFG_L        (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a37ab187c9d20896f9437ac39d289b8bc">  463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIFG_L       (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* ADC10IV Definitions */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6812be274b05cecf93925e6a5fa1bf63">  466</a></span>&#160;<span class="preprocessor">#define ADC10IV_NONE        (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aad8ce05a10764aba56ad8be494f99243">  467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10OVIFG  (0x0002u)    </span><span class="comment">/* ADC10OVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a385a81394dc504510fb8b1111dc18909">  468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10TOVIFG (0x0004u)    </span><span class="comment">/* ADC10TOVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab32e521497b3959e6c2b2dc78ac93ccd">  469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10HIIFG  (0x0006u)    </span><span class="comment">/* ADC10HIIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa91e7a9c8f0e58a6ab9d4ef8d54e5d50">  470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10LOIFG  (0x0008u)    </span><span class="comment">/* ADC10LOIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aec646eab0a35ac69da5c66f5ce4ecf76">  471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10INIFG  (0x000Au)    </span><span class="comment">/* ADC10INIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9e2ddc49e6b3b257a585965a62ac6e1b">  472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10IFG    (0x000Cu)    </span><span class="comment">/* ADC10IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">* Comparator D</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_COMPD__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ce6bb79917f86bf9619f96b91e9b307">  480</a></span>&#160;<span class="preprocessor">#define OFS_CDCTL0            (0x0000u)  </span><span class="comment">/* Comparator D Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a145d8e8adfe776e374f91b1bc0a46675">  481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL0_L           OFS_CDCTL0</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a682afd91df7ec9489856bdbb0f2e6be4">  482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL0_H           OFS_CDCTL0+1</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2dbdc490c431cdd51e400d6a586e6dc">  483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL1            (0x0002u)  </span><span class="comment">/* Comparator D Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a12831877d01cbd0b803e1042ea018846">  484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL1_L           OFS_CDCTL1</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adfc62ee3e01cacabd863d7eb26db48ca">  485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL1_H           OFS_CDCTL1+1</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee6fa52e59a00fdee1e7de3f46673163">  486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL2            (0x0004u)  </span><span class="comment">/* Comparator D Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8467bb15a20dea7f53e4a05ac628e710">  487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL2_L           OFS_CDCTL2</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44e20c104c0a1def20854a4035260b63">  488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL2_H           OFS_CDCTL2+1</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc594757d60f2b386bcee6e80228aad7">  489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL3            (0x0006u)  </span><span class="comment">/* Comparator D Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5bde8c9546bdb1ab4b028919e4f4fc3">  490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL3_L           OFS_CDCTL3</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a65a163b99e84387b1f896098724f1ff1">  491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDCTL3_H           OFS_CDCTL3+1</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2a29a65816201eef608d6914d84ecf2e">  492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDINT             (0x000Cu)  </span><span class="comment">/* Comparator D Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a301c44cdca6fabfca2581b764096a00d">  493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDINT_L            OFS_CDINT</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a61840614053c040280c378236afb63ee">  494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDINT_H            OFS_CDINT+1</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03e883b9dfd02737254de9929b072f94">  495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDIV              (0x000Eu)  </span><span class="comment">/* Comparator D Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58b67566543ebb42ac8a0e85bbbae9d7">  496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDIV_L             OFS_CDIV</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7bc651b1bfaa6a70dabbfedf04e99fd1">  497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CDIV_H             OFS_CDIV+1</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* CDCTL0 Control Bits */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a268bccfe0bb1122ee56f3a461223e9e2">  500</a></span>&#160;<span class="preprocessor">#define CDIPSEL0            (0x0001u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aebc2a16af6a3cb3be348140f3df58f08">  501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL1            (0x0002u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c29f2cb18520f1fc724f7590d11d1b5">  502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL2            (0x0004u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a556c0615687b89b6e211479354db87eb">  503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL3            (0x0008u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)  /* Comp. D */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* Comp. D */</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Comp. D */</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a05e12ef17b2608622e82e90070ea956e">  507</a></span>&#160;<span class="preprocessor">#define CDIPEN              (0x0080u)  </span><span class="comment">/* Comp. D Pos. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab979d2a6a96bd979f0609974f4d36953">  508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL0            (0x0100u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac7fd980d6e6cf9cc33e94f3caa864440">  509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL1            (0x0200u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7eb30961f452383bcef1d1ef7e2ff1a">  510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL2            (0x0400u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af0b20aeb80b5a19a43052c6aa93a096c">  511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL3            (0x0800u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad795023d4ee46b6fef0511009109fc81">  515</a></span>&#160;<span class="preprocessor">#define CDIMEN              (0x8000u)  </span><span class="comment">/* Comp. D Neg. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* CDCTL0 Control Bits */</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#addb84d93b46e9bf8ef754d960cefaace">  518</a></span>&#160;<span class="preprocessor">#define CDIPSEL0_L          (0x0001u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1a5d614d6a7ed1b5445cd8b43cfaebf4">  519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL1_L          (0x0002u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a676e38ea8deb63aa08f80c4c227558f1">  520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL2_L          (0x0004u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1160a5140a78bd12051673a9eb177980">  521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL3_L          (0x0008u)  </span><span class="comment">/* Comp. D Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)  /* Comp. D */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* Comp. D */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Comp. D */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaf32a8839a7b6a6e9cabe8fb8459ab6">  525</a></span>&#160;<span class="preprocessor">#define CDIPEN_L            (0x0080u)  </span><span class="comment">/* Comp. D Pos. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/* CDCTL0 Control Bits */</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* Comp. D */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* Comp. D */</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Comp. D */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43a2836d1dba157f9be934acd20a5607">  534</a></span>&#160;<span class="preprocessor">#define CDIMSEL0_H          (0x0001u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a96af5956a51b8fcccb356773cfc7ab7b">  535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL1_H          (0x0002u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a04ee42ee5ad84be612464f9ca2c9cc4f">  536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL2_H          (0x0004u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9594a55d5dbe8dcfb5ced203648721e7">  537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL3_H          (0x0008u)  </span><span class="comment">/* Comp. D Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adcfa64ea0678ff586cd5e7233e993241">  541</a></span>&#160;<span class="preprocessor">#define CDIMEN_H            (0x0080u)  </span><span class="comment">/* Comp. D Neg. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a67c8d1100c77f0a820874e8edd5d8ea7">  543</a></span>&#160;<span class="preprocessor">#define CDIPSEL_0           (0x0000u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6472bf3b9213af1d0f61f4ddb528d983">  544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_1           (0x0001u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a41c304ee0f0b8783c7811db372561a32">  545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_2           (0x0002u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af084b98d8cc3330ad968a1e27cf3930a">  546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_3           (0x0003u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaab92e754d7f88fbb5f40b419d671b1b">  547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_4           (0x0004u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1dfab47766ab509a5d71e1a901014d1e">  548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_5           (0x0005u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a50f758eeb8d260a457ed0b754233fa80">  549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_6           (0x0006u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a28bb4a0a971f902614c1dcdb31164296">  550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_7           (0x0007u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab869748ccad7c625ec181d9680b60fdc">  551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_8           (0x0008u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6b4164246e2f139a809be81a83fac43">  552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_9           (0x0009u)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a68f86fcf87e8434bac401cc829787246">  553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_10          (0x000Au)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac36b736b92aa343d048e8784a99d2891">  554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_11          (0x000Bu)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b572a2021ee76ad423dff431ed24da6">  555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_12          (0x000Cu)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02ea9fe539c0cbc10dbb406005efda45">  556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_13          (0x000Du)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a27cd217ef3af5ff760cfd03dff9646bf">  557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_14          (0x000Eu)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43d0fa874192a58f2b1e7cdf28fb989f">  558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIPSEL_15          (0x000Fu)  </span><span class="comment">/* Comp. D V+ terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b3140e733ac474ae97367c9a4dccd3e">  560</a></span>&#160;<span class="preprocessor">#define CDIMSEL_0           (0x0000u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a17e632a13639136bacd96242f30601c1">  561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_1           (0x0100u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9a79198f1cc91e2522bb9d9eda9332de">  562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_2           (0x0200u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb0f03356734387b38d1b22b90f1037e">  563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_3           (0x0300u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3c323b945747e16d545f1f185de8a540">  564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_4           (0x0400u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ff40c0d7a02c9169f7dad37be9f413d">  565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_5           (0x0500u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a19268a4b41f1e00ebdb5f7cc630b7fae">  566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_6           (0x0600u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83cc7968a09a76b5f64e3d320e53a3ba">  567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_7           (0x0700u)  </span><span class="comment">/* Comp. D V- Terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a31b723242b07355b323f09fafee2bd80">  568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_8           (0x0800u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6f085a8638b60e62c4c3087128492a86">  569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_9           (0x0900u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acaf28f43b1661d906fc1bb06bc93f6f2">  570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_10          (0x0A00u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a91725fc15e1f5bbcef9c84c69929e44f">  571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_11          (0x0B00u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e597d687c04e5740299d0c865e51cbd">  572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_12          (0x0C00u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0cc511470346fda97fa155fe45f173bd">  573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_13          (0x0D00u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad0e4ad128f3fbcd9559512f16bf93ad4">  574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_14          (0x0E00u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa111bbfcd76b8e77287121bd1ff640c">  575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIMSEL_15          (0x0F00u)  </span><span class="comment">/* Comp. D V- terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* CDCTL1 Control Bits */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab1e56d659025c9b38ff6808004e5769f">  578</a></span>&#160;<span class="preprocessor">#define CDOUT               (0x0001u)  </span><span class="comment">/* Comp. D Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c1bfdbd6c6d9ec10bc461410efbbfc9">  579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDOUTPOL            (0x0002u)  </span><span class="comment">/* Comp. D Output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a746030e3367a94169bcce24a0ebee56e">  580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDF                 (0x0004u)  </span><span class="comment">/* Comp. D Enable Output Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aea5112f2dd49122ff24e1720589387ec">  581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIES               (0x0008u)  </span><span class="comment">/* Comp. D Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8f820d04db719c552a607792bc74f7d7">  582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDSHORT             (0x0010u)  </span><span class="comment">/* Comp. D Input Short */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c1231435dbb6459d328271a627aa305">  583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDEX                (0x0020u)  </span><span class="comment">/* Comp. D Exchange Inputs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d3efc850670adbbb616c91734bb41e">  584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDFDLY0             (0x0040u)  </span><span class="comment">/* Comp. D Filter delay Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ba6b147b1b8fea32863261084bd7902">  585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDFDLY1             (0x0080u)  </span><span class="comment">/* Comp. D Filter delay Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100u)  /* Comp. D */</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* Comp. D */</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae64236dd45a22bfe481e73b971c2cd78">  588</a></span>&#160;<span class="preprocessor">#define CDON                (0x0400u)  </span><span class="comment">/* Comp. D enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ada8d86ed83b30c0a2384952676981019">  589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDMRVL              (0x0800u)  </span><span class="comment">/* Comp. D CDMRV Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a210d6e0cb5f454b4879d5cf8dc58e3ec">  590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDMRVS              (0x1000u)  </span><span class="comment">/* Comp. D Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* CDCTL1 Control Bits */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab3c448c526ed8cf3d75956bac58a7e9">  596</a></span>&#160;<span class="preprocessor">#define CDOUT_L             (0x0001u)  </span><span class="comment">/* Comp. D Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab39f5c55258e93be4827260647792c56">  597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDOUTPOL_L          (0x0002u)  </span><span class="comment">/* Comp. D Output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c85d1bab0e8093390531c6a358e4853">  598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDF_L               (0x0004u)  </span><span class="comment">/* Comp. D Enable Output Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81e9b130f75463a9147858d19b50ac91">  599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIES_L             (0x0008u)  </span><span class="comment">/* Comp. D Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a19b29f5133a2fc3d9922ae54d7109bf1">  600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDSHORT_L           (0x0010u)  </span><span class="comment">/* Comp. D Input Short */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a6c6781d840ae13b42ac9deec5d257c">  601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDEX_L              (0x0020u)  </span><span class="comment">/* Comp. D Exchange Inputs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2b7fbb097a611c8e69e3a965bab1d5b2">  602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDFDLY0_L           (0x0040u)  </span><span class="comment">/* Comp. D Filter delay Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1d322eae7c761335d909920604242d4c">  603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDFDLY1_L           (0x0080u)  </span><span class="comment">/* Comp. D Filter delay Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100u)  /* Comp. D */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* Comp. D */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* CDCTL1 Control Bits */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* Comp. D */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* Comp. D */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a53a6a41bf944158eb9a953b5f83bc9be">  613</a></span>&#160;<span class="preprocessor">#define CDON_H              (0x0004u)  </span><span class="comment">/* Comp. D enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a838741b24cbbc4a331ad10fe3104ccf7">  614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDMRVL_H            (0x0008u)  </span><span class="comment">/* Comp. D CDMRV Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a92928156edd840eafe5161849d1f2ee6">  615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDMRVS_H            (0x0010u)  </span><span class="comment">/* Comp. D Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a552e9414ad03e5a0304f2a73b05eac9b">  620</a></span>&#160;<span class="preprocessor">#define CDFDLY_0           (0x0000u)  </span><span class="comment">/* Comp. D Filter delay 0 : 450ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad28f0bb4dc5ff755535815b2f66b2966">  621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDFDLY_1           (0x0040u)  </span><span class="comment">/* Comp. D Filter delay 1 : 900ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5f5d9340662148428525c2be2da0a29a">  622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDFDLY_2           (0x0080u)  </span><span class="comment">/* Comp. D Filter delay 2 : 1800ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aca7b96a4437a15c6d7fc93c9ed2a2221">  623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDFDLY_3           (0x00C0u)  </span><span class="comment">/* Comp. D Filter delay 3 : 3600ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* CDCTL2 Control Bits */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47849b1964297d944d06782479aa637b">  626</a></span>&#160;<span class="preprocessor">#define CDREF00             (0x0001u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b07b0f1ea271b3d61c68d7d36e0c326">  627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF01             (0x0002u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa949af3028f2ff01830cc917fa8d6f4c">  628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF02             (0x0004u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab03d726e6a34caf36ba7111c2d61234b">  629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF03             (0x0008u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaedf5931ae7975e5bb6e10c856180d7">  630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF04             (0x0010u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a53301bcd66e4fece35f6767f4f3ce850">  631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRSEL              (0x0020u)  </span><span class="comment">/* Comp. D Reference select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae432c32b58c31a70c4ebfac25da8076c">  632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRS0               (0x0040u)  </span><span class="comment">/* Comp. D Reference Source Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a87ab51f0c9fa1876e04d68ce37495f52">  633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRS1               (0x0080u)  </span><span class="comment">/* Comp. D Reference Source Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4580125b635a994a593fe99e612194d4">  634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF10             (0x0100u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad3781b926ce222633e525fdedb55dd78">  635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF11             (0x0200u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a88091e8cbd80e56950b985c3e8f44674">  636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF12             (0x0400u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6cac6745c95171748af8e8b5dc27b66e">  637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF13             (0x0800u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1113efaf67e83c1d4dc5a02a2b4045f9">  638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF14             (0x1000u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5ae01f41e7a6efdd88b5b62c7163b3b8">  639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFL0             (0x2000u)  </span><span class="comment">/* Comp. D Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a5042747251fc452a7c4852e9e49355">  640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFL1             (0x4000u)  </span><span class="comment">/* Comp. D Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a63b7c0ec82da7efe8a098b7c07db82ec">  641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFACC            (0x8000u)  </span><span class="comment">/* Comp. D Reference Accuracy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* CDCTL2 Control Bits */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8363ad8b6652f81b6244a022d19439e9">  644</a></span>&#160;<span class="preprocessor">#define CDREF00_L           (0x0001u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac3f632e69d9085b56f89419ab5beb4e6">  645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF01_L           (0x0002u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abfcf49b93b49ac6ac9eb3411f7080ddd">  646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF02_L           (0x0004u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a55f68d7e608d58bfd13cdaa8b381949d">  647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF03_L           (0x0008u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7102685ea442ce07ab82c82557a1c7b6">  648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF04_L           (0x0010u)  </span><span class="comment">/* Comp. D Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35ebbc3abe1a08a8c54d23c457936d8c">  649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRSEL_L            (0x0020u)  </span><span class="comment">/* Comp. D Reference select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29bcab2052de13396c7a473d4daed761">  650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRS0_L             (0x0040u)  </span><span class="comment">/* Comp. D Reference Source Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab8d0adeba7fd2086bb0ff02b61beebd4">  651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRS1_L             (0x0080u)  </span><span class="comment">/* Comp. D Reference Source Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* CDCTL2 Control Bits */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6df9883cd583b65ad8768e31d99a9a36">  654</a></span>&#160;<span class="preprocessor">#define CDREF10_H           (0x0001u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f278c879651f45f5db469bf5be225b7">  655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF11_H           (0x0002u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa84ffbecfa67e2a9366e22a72a75cdde">  656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF12_H           (0x0004u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73183a1a6298519b30c9fb4727290174">  657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF13_H           (0x0008u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4792165e4b78fc0c4eea187e35e061f">  658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF14_H           (0x0010u)  </span><span class="comment">/* Comp. D Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4b063fdacd25bf582ad689ed7b442ba8">  659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFL0_H           (0x0020u)  </span><span class="comment">/* Comp. D Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73bd04d81eab4497191421ad569ab312">  660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFL1_H           (0x0040u)  </span><span class="comment">/* Comp. D Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a15516d47fbed246ae2305e475607208e">  661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFACC_H          (0x0080u)  </span><span class="comment">/* Comp. D Reference Accuracy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a446c02f49ee13bdeeb148ddb2655453b">  663</a></span>&#160;<span class="preprocessor">#define CDREF0_0            (0x0000u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 0 : 1/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44d461aa8fd20ebc3b5bbc4688a69adc">  664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_1            (0x0001u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 1 : 2/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9920622c14e2f5abaa575a135b5a2178">  665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_2            (0x0002u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 2 : 3/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a57c7e5da36672cd94e64e84f0fe72db2">  666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_3            (0x0003u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 3 : 4/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5a49b3bcbae7ed0daeca3fe5d5e8601b">  667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_4            (0x0004u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 4 : 5/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5fa99987e1b0a46de3ad0ec08c33f7c4">  668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_5            (0x0005u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 5 : 6/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a889e5cb5481eaa4fe270923ff2b33e97">  669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_6            (0x0006u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 6 : 7/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a54a6ec1f5e16a4289d86d7bcb00318b5">  670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_7            (0x0007u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 7 : 8/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a95c751e9288e3d9a66faa8f16e7d2555">  671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_8            (0x0008u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 0 : 9/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03c231fd57d46855ed64bdbb05f346de">  672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_9            (0x0009u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 1 : 10/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0d3033cadc11cbd245b0093a2a9d76f1">  673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_10           (0x000Au)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 2 : 11/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2820ccc7d1f18bbb768d5f12c7288ca">  674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_11           (0x000Bu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 3 : 12/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a272138bcbd0a37b76f4bf590ae4de385">  675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_12           (0x000Cu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 4 : 13/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d7a9ec113cdfe0afc456e2da3cd8617">  676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_13           (0x000Du)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 5 : 14/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4dfc1f87f90fbce4f48c1860edcc30bb">  677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_14           (0x000Eu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 6 : 15/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe9b512d25063a1b0aa8f4134859b854">  678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_15           (0x000Fu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 7 : 16/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ad2a4238e9592f17e73ee5fb6c92753">  679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_16           (0x0010u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 0 : 17/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a986f4ce0eea2e5cc461b8e016bae99f8">  680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_17           (0x0011u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 1 : 18/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0d10bcfadc448491186fa3d148c9698e">  681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_18           (0x0012u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 2 : 19/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa07c030c73eed0eff379a9cc120f6db2">  682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_19           (0x0013u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 3 : 20/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a915c5cbffb729511e4ce5c04084c908f">  683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_20           (0x0014u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 4 : 21/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5801440910039268833ddbd73a7ef5d">  684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_21           (0x0015u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 5 : 22/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a94d7688bb478f8cfe7e404d33cad3965">  685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_22           (0x0016u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 6 : 23/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a989c6083ed5a1fccb516c23629c3ba7f">  686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_23           (0x0017u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 7 : 24/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ddcdb10eab300ea5bf1073dbd878180">  687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_24           (0x0018u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 0 : 25/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c8649d2ff6b58cdfee80c0406544291">  688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_25           (0x0019u)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 1 : 26/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4f70b90061088a04d3f3d0ebb550a12">  689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_26           (0x001Au)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 2 : 27/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af90c0838c19c6ae7ba2710d3c8f4261b">  690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_27           (0x001Bu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 3 : 28/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a42ce9c3408b238289f9e8ca0cca9bc5a">  691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_28           (0x001Cu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 4 : 29/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2c7e37216fb4473f7cb3481aed6cab8e">  692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_29           (0x001Du)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 5 : 30/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a11d6c57d0209e4f42c88f15cbb69dad8">  693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_30           (0x001Eu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 6 : 31/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18067f2d2b93722469362269ad2f595b">  694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF0_31           (0x001Fu)  </span><span class="comment">/* Comp. D Int. Ref.0 Select 7 : 32/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aed68c63a6b50bc6c226780f0bfca2c2a">  696</a></span>&#160;<span class="preprocessor">#define CDRS_0              (0x0000u)  </span><span class="comment">/* Comp. D Reference Source 0 : Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae7a6ef4f33ae39d681a3534f4d1c2855">  697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRS_1              (0x0040u)  </span><span class="comment">/* Comp. D Reference Source 1 : Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a78a3d51fe6a58175d7bcbc3de0384048">  698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRS_2              (0x0080u)  </span><span class="comment">/* Comp. D Reference Source 2 : Shared Ref. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acdd4beefc45f8201bd2ad22d8c8189cf">  699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDRS_3              (0x00C0u)  </span><span class="comment">/* Comp. D Reference Source 3 : Shared Ref. / Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac01b3ac24eabb6ea0057306d0539581e">  701</a></span>&#160;<span class="preprocessor">#define CDREF1_0            (0x0000u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 0 : 1/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e63bb1a29968ada9febebf8ef91b3f0">  702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_1            (0x0100u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 1 : 2/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adec47d4bbc626ac0a4ccc4f8306de3b4">  703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_2            (0x0200u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 2 : 3/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad02c9e36eb654ef2e779e9102d380811">  704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_3            (0x0300u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 3 : 4/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d33f16c6b3f5db617aef240b0c3208f">  705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_4            (0x0400u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 4 : 5/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a74cf7905f73cf43b1ec29ff1924ab1cd">  706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_5            (0x0500u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 5 : 6/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2db5e8b970361a90caa3f093870009e2">  707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_6            (0x0600u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 6 : 7/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab04ba413609a103ecfba666ae3c77bdd">  708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_7            (0x0700u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 7 : 8/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab37bd8639526a88921e6617bc9c8a1bb">  709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_8            (0x0800u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 0 : 9/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6cfc63a1c767ed5ef469503f4be2dc1e">  710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_9            (0x0900u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 1 : 10/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afeef7d1f00c17522ade390a96a5750d8">  711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_10           (0x0A00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 2 : 11/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acf2252ea161b8b57e6631708718a0d6d">  712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_11           (0x0B00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 3 : 12/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e36179a924c3ae46cb81459e07f8b6f">  713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_12           (0x0C00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 4 : 13/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a76c8653154af15d51a6935951dcff971">  714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_13           (0x0D00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 5 : 14/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acb88bc4fb7c7a0cfd6d095fc360e7bee">  715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_14           (0x0E00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 6 : 15/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a64f402718d3e09b4aad5f6d7c6839f06">  716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_15           (0x0F00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 7 : 16/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4220f5e40d02e4b21559d6d922fc9b93">  717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_16           (0x1000u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 0 : 17/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58a5f9ccd5d3fc95ae303315841d056f">  718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_17           (0x1100u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 1 : 18/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad959d63ed86715a6eea084d07e0a4337">  719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_18           (0x1200u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 2 : 19/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0f874781a6085b80689412341b203106">  720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_19           (0x1300u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 3 : 20/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab8d2714a16e5888c1c9801e510b73f49">  721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_20           (0x1400u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 4 : 21/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ebf2ea3ad9bd1a39e509d07bfb7ac75">  722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_21           (0x1500u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 5 : 22/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7953b32f59949a137485262b706a1e34">  723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_22           (0x1600u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 6 : 23/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abec90e17be244afb303695cc40b2ad42">  724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_23           (0x1700u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 7 : 24/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb4e4f8fcf9ef05f6a43c43c0ca56d96">  725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_24           (0x1800u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 0 : 25/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a64fa3d5f5fd0ad76b14e0d5dc591fdbd">  726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_25           (0x1900u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 1 : 26/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a62eee5d2848086ad4a7c65a7e68532db">  727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_26           (0x1A00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 2 : 27/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44981e273bffe82f9c70a3841d325ee8">  728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_27           (0x1B00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 3 : 28/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a036f9850f7b377606bc7aac252b1546f">  729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_28           (0x1C00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 4 : 29/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a434a5351d25fd5cd319040a0bae4ef97">  730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_29           (0x1D00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 5 : 30/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa24001f45628d920290abe1a970e27a2">  731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_30           (0x1E00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 6 : 31/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c1e9a12d223f6fe5d92e242bbeced88">  732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREF1_31           (0x1F00u)  </span><span class="comment">/* Comp. D Int. Ref.1 Select 7 : 32/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae43f55f6f28bd8df04de52159d32f07f">  734</a></span>&#160;<span class="preprocessor">#define CDREFL_0            (0x0000u)  </span><span class="comment">/* Comp. D Reference voltage level 0 : None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7315a9c96ac927d4ca79bc1c596138d">  735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFL_1            (0x2000u)  </span><span class="comment">/* Comp. D Reference voltage level 1 : 1.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1e8cd609bc52cc2d1e993cc70b749af">  736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFL_2            (0x4000u)  </span><span class="comment">/* Comp. D Reference voltage level 2 : 2.0V  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae78fad984dd66ebfa0f1aff6c90d8134">  737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDREFL_3            (0x6000u)  </span><span class="comment">/* Comp. D Reference voltage level 3 : 2.5V  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa4462dbd720cc43659259b18945d9cc7">  739</a></span>&#160;<span class="preprocessor">#define CDPD0               (0x0001u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c8f6b2ab3b49ee38063524009649c58">  740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD1               (0x0002u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84e3a0c6ed447154f1f887113b742c7a">  741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD2               (0x0004u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7f6db5c48a224d5f96725bdaa51d3fbb">  742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD3               (0x0008u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afdaf6f0ccdc0e346898fae727682edb2">  743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD4               (0x0010u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad3aeb3e25f37fc88b6b573f9e7b8a9b7">  744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD5               (0x0020u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a700fd6206fbcebaebcac925ca8b7b967">  745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD6               (0x0040u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa9ad7b7d91772b7a776f482395c9bbb3">  746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD7               (0x0080u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3fb4c2fd20e9dc86d01416e6d5b5bc31">  747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD8               (0x0100u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a59e0e4c5b3b5533a7ad931a8310a4f65">  748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD9               (0x0200u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1d41bc6ea5299d5766a9c1f0d0776ef7">  749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD10              (0x0400u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1d77e721bddda29142fd4782b3f2ef7">  750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD11              (0x0800u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0de317d08c7b6985b3436efc00fb9815">  751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD12              (0x1000u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4c76cca955fda4e8e516538eaa4d3f3">  752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD13              (0x2000u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab0de73eab69ac58dbe507d419c843c48">  753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD14              (0x4000u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51b7263a2ea930c59110ab37adf3d824">  754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD15              (0x8000u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac3466df2e95e89147e283cd0b73808fc">  756</a></span>&#160;<span class="preprocessor">#define CDPD0_L             (0x0001u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a094679d54647f971a29097cdda1e3e65">  757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD1_L             (0x0002u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ababe1660ad9faec9a1f05ec80cc6429a">  758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD2_L             (0x0004u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a037e5c1fec106c94d248817d19ae4d54">  759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD3_L             (0x0008u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3c7310baf59acd4646484ec439840651">  760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD4_L             (0x0010u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab1cdf90c6ded73888bb06921ca1eb684">  761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD5_L             (0x0020u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4cf896e0fd64435726408508248a1305">  762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD6_L             (0x0040u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af59b4fd2e933a42441a8248463cc8e3c">  763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD7_L             (0x0080u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4030c4edb6d82d6e6b77916336f79c75">  765</a></span>&#160;<span class="preprocessor">#define CDPD8_H             (0x0001u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a139c80ad056451dfaca6faa3fe0857e7">  766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD9_H             (0x0002u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3c0053ed9d00e2e1054f436e2b5e3d7a">  767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD10_H            (0x0004u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa22eaeef3638a725e2e57ea9d6e747ed">  768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD11_H            (0x0008u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3023928e7c05a4efa35cb920f3b35e8e">  769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD12_H            (0x0010u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a30f393a651259ff6e4348725c4996c99">  770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD13_H            (0x0020u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d23c4aca2cf1e7f03cc671a5905912e">  771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD14_H            (0x0040u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a158247e81c232b23ff9ec24c923660a7">  772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDPD15_H            (0x0080u)  </span><span class="comment">/* Comp. D Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/* CDINT Control Bits */</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3efb2bbc8a679c9c1665e5fdf3d72108">  775</a></span>&#160;<span class="preprocessor">#define CDIFG                (0x0001u)  </span><span class="comment">/* Comp. D Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9c120eb380f47ddcfe0fd259c190590e">  776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIIFG               (0x0002u)  </span><span class="comment">/* Comp. D Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0004u)  /* Comp. D */</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//#define RESERVED             (0x0008u)  /* Comp. D */</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//#define RESERVED             (0x0010u)  /* Comp. D */</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">//#define RESERVED             (0x0020u)  /* Comp. D */</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">//#define RESERVED             (0x0040u)  /* Comp. D */</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//#define RESERVED             (0x0080u)  /* Comp. D */</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a425762a06dd16c61cb122241d32f1260">  783</a></span>&#160;<span class="preprocessor">#define CDIE                 (0x0100u)  </span><span class="comment">/* Comp. D Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ac097a7511cbc2bbbcfa8d1b28dc3dd">  784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIIE                (0x0200u)  </span><span class="comment">/* Comp. D Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0400u)  /* Comp. D */</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//#define RESERVED             (0x0800u)  /* Comp. D */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//#define RESERVED             (0x1000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//#define RESERVED             (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//#define RESERVED             (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//#define RESERVED             (0x8000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/* CDINT Control Bits */</span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6676020f9d28d22493bf2a8724aab282">  793</a></span>&#160;<span class="preprocessor">#define CDIFG_L             (0x0001u)  </span><span class="comment">/* Comp. D Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35ae07022fb6c5ebdebda57127484710">  794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIIFG_L            (0x0002u)  </span><span class="comment">/* Comp. D Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0004u)  /* Comp. D */</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">//#define RESERVED             (0x0008u)  /* Comp. D */</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">//#define RESERVED             (0x0010u)  /* Comp. D */</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">//#define RESERVED             (0x0020u)  /* Comp. D */</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">//#define RESERVED             (0x0040u)  /* Comp. D */</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">//#define RESERVED             (0x0080u)  /* Comp. D */</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//#define RESERVED             (0x0400u)  /* Comp. D */</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//#define RESERVED             (0x0800u)  /* Comp. D */</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">//#define RESERVED             (0x1000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//#define RESERVED             (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//#define RESERVED             (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//#define RESERVED             (0x8000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/* CDINT Control Bits */</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//#define RESERVED             (0x0004u)  /* Comp. D */</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">//#define RESERVED             (0x0008u)  /* Comp. D */</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">//#define RESERVED             (0x0010u)  /* Comp. D */</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">//#define RESERVED             (0x0020u)  /* Comp. D */</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">//#define RESERVED             (0x0040u)  /* Comp. D */</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//#define RESERVED             (0x0080u)  /* Comp. D */</span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a41cf66935724f4ec6a6fa5b5921cfd09">  815</a></span>&#160;<span class="preprocessor">#define CDIE_H              (0x0001u)  </span><span class="comment">/* Comp. D Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a94eebda41d8df2d72f45ab323f48f36c">  816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIIE_H             (0x0002u)  </span><span class="comment">/* Comp. D Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0400u)  /* Comp. D */</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//#define RESERVED             (0x0800u)  /* Comp. D */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//#define RESERVED             (0x1000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">//#define RESERVED             (0x2000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//#define RESERVED             (0x4000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//#define RESERVED             (0x8000u)  /* Comp. D */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* CDIV Definitions */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af74bf060d7d52139599223e9d9d175ba">  825</a></span>&#160;<span class="preprocessor">#define CDIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f7107174665847d6ff096b80e8513d0">  826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIV_CDIFG          (0x0002u)    </span><span class="comment">/* CDIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a52117ed192b784276b631e0f8d849ad2">  827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CDIV_CDIIFG         (0x0004u)    </span><span class="comment">/* CDIIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">* CRC Module</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CRC__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">  835</a></span>&#160;<span class="preprocessor">#define OFS_CRCDI             (0x0000u)  </span><span class="comment">/* CRC Data In Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02b0b3b22e6beb2a36a470dfa1ee3b5c">  836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDI_L            OFS_CRCDI</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abecb3398b92fc9b34f6cf67db91d1bc0">  837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDI_H            OFS_CRCDI+1</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">  838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB           (0x0002u)  </span><span class="comment">/* CRC data in reverse byte Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22634800323a51a6936783ed5a511b0d">  839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB_L          OFS_CRCDIRB</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0fca7142024ae1aa788a9928813743fb">  840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB_H          OFS_CRCDIRB+1</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">  841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES         (0x0004u)  </span><span class="comment">/* CRC Initialisation Register and Result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a131c883ec227635e0c04ee4b08721bd4">  842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES_L        OFS_CRCINIRES</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace6ff787c3a3af22852c4139753a3746">  843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES_H        OFS_CRCINIRES+1</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">  844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR           (0x0006u)  </span><span class="comment">/* CRC reverse result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad3b82e86b57dbaecf42e1949e9d6634d">  845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR_L          OFS_CRCRESR</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2849a7a21e658941862b68306558487">  846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR_H          OFS_CRCRESR+1</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">* CLOCK SYSTEM</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CS__              </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a273992423c0f3f98fa5c684b5a4c4175">  854</a></span>&#160;<span class="preprocessor">#define OFS_CSCTL0            (0x0000u)  </span><span class="comment">/* CS Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab89c6f5f977a76666ab5c68786d1fa3">  855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL0_L           OFS_CSCTL0</span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abe09352ce563981c517f7b5cb5a1a759">  856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL0_H           OFS_CSCTL0+1</span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5c2b6a42ceda5dcaa5332a6a0929a93">  857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL1            (0x0002u)  </span><span class="comment">/* CS Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1c7f6649c03ec27c6d42188c40fc6630">  858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL1_L           OFS_CSCTL1</span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a216ef69ba9f209cc00d9178d7de9acb9">  859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL1_H           OFS_CSCTL1+1</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a639e1c6f5f3c53c518f9e128ac99583a">  860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL2            (0x0004u)  </span><span class="comment">/* CS Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a78d858c3061d2fc8a2223c0780f2930c">  861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL2_L           OFS_CSCTL2</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8f003808c4d20a095750eddeb22ed80f">  862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL2_H           OFS_CSCTL2+1</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c475ce7d4227166b2ea43562d80d123">  863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL3            (0x0006u)  </span><span class="comment">/* CS Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a110fc77e125fb13e106143fd0b45e07a">  864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL3_L           OFS_CSCTL3</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab1850aa677f815de4fa8b11f544fd474">  865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL3_H           OFS_CSCTL3+1</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ba83ec4eaa04672abd2d1d441ccfe01">  866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL4            (0x0008u)  </span><span class="comment">/* CS Control Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a56cb795ffd147061b7ac23babd6772cc">  867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL4_L           OFS_CSCTL4</span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3bff7d5ca4e6aca34a5c7ef2235f4bdb">  868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL4_H           OFS_CSCTL4+1</span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8107c35f6aaa2d7bdb37edf7c196d563">  869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL5            (0x000Au)  </span><span class="comment">/* CS Control Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab8d8c382874ee19f5d0357cd2852f501">  870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL5_L           OFS_CSCTL5</span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a520199949d6cc71bf39c31f0e9d01628">  871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL5_H           OFS_CSCTL5+1</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4df93d53c948318ab4b6587fd8f17be5">  872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL6            (0x000Cu)  </span><span class="comment">/* CS Control Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c6131583acc3b1c189dda81c2f62eed">  873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL6_L           OFS_CSCTL6</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81035d0fffaf3b63425f1315f261048d">  874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL6_H           OFS_CSCTL6+1</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/* CSCTL0 Control Bits */</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a037284bebe5680ea1b1348ce5801b652">  878</a></span>&#160;<span class="preprocessor">#define CSKEY                (0xA500u)    </span><span class="comment">/* CS Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae78555631ef136ded717c53372c902f6">  879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CSKEY_H              (0xA5)      </span><span class="comment">/* CS Password for high byte access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/* CSCTL1 Control Bits */</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa792ff1641dedcccae34f7776ab48fe4">  882</a></span>&#160;<span class="preprocessor">#define DCOFSEL0            (0x0002u)    </span><span class="comment">/* DCO frequency select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aecc21b7e8d114d5972c26af7c6e6cb0b">  883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL1            (0x0004u)    </span><span class="comment">/* DCO frequency select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58769012ccb03d6114bb30016ea20df4">  884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL             (0x0080u)    </span><span class="comment">/* DCO range select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/* CSCTL1 Control Bits */</span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb963b923a458a1b29c3f2bd76c44977">  887</a></span>&#160;<span class="preprocessor">#define DCOFSEL0_L          (0x0002u)    </span><span class="comment">/* DCO frequency select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a004bff3d5da6bfcc10774262d92835a6">  888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL1_L          (0x0004u)    </span><span class="comment">/* DCO frequency select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab15920f1a57078f955b36c1997f9faab">  889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_L           (0x0080u)    </span><span class="comment">/* DCO range select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d69b80ea4500966776dd00305af850a">  891</a></span>&#160;<span class="preprocessor">#define DCOFSEL_0           (0x0000u)    </span><span class="comment">/* DCO frequency select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8cea3555fb3cccd375532528ad58df90">  892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_1           (0x0002u)    </span><span class="comment">/* DCO frequency select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a99a97b12e7c4c4293eb02a3240a83316">  893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_2           (0x0004u)    </span><span class="comment">/* DCO frequency select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a761817210825346288430cd3cb0d2c9e">  894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_3           (0x0006u)    </span><span class="comment">/* DCO frequency select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/* CSCTL2 Control Bits */</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35cb08212563812ca8386ee526f9a2a2">  897</a></span>&#160;<span class="preprocessor">#define SELM0               (0x0001u)   </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac91d3ee86da4604d663ae790f3333e41">  898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1               (0x0002u)   </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a13a7ace2e4f14d1a9b164f21d77e52e5">  899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2               (0x0004u)   </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaeacb2eadaad86ed2fee753a620bd8bb">  902</a></span>&#160;<span class="preprocessor">#define SELS0               (0x0010u)   </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84e656bca52912002576313f518a6c1f">  903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1               (0x0020u)   </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4b73fb14580542bcb8e1b694d1e0925">  904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2               (0x0040u)   </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd284a95d7ce994136923ad4db5317ea">  907</a></span>&#160;<span class="preprocessor">#define SELA0               (0x0100u)   </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8d3f71c29b191c717d8bbabb68b8de6c">  908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1               (0x0200u)   </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa280edabb59584941f1d0f96926ab90">  909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2               (0x0400u)   </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/* CSCTL2 Control Bits */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c2abdc197c8ab2750ad968c96133b41">  918</a></span>&#160;<span class="preprocessor">#define SELM0_L             (0x0001u)   </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0ed85629be6a12c0119836b9ce13ac4">  919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1_L             (0x0002u)   </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa779ae7ab1da1873e3d559602c5bbaaf">  920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2_L             (0x0004u)   </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e4e05f5cd8d2c6c60adfae10d5420de">  923</a></span>&#160;<span class="preprocessor">#define SELS0_L             (0x0010u)   </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a86e80d7f43822aa425075302e39b8465">  924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1_L             (0x0020u)   </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a63cd0c47644d7a6a7f298c6f20b61f60">  925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2_L             (0x0040u)   </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/* CSCTL2 Control Bits */</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a096165f8f06bf6aacf37591ffe895c96">  940</a></span>&#160;<span class="preprocessor">#define SELA0_H             (0x0001u)   </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a853470f403ddf294d2209d826bf0c21e">  941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1_H             (0x0002u)   </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aff68cb964e6eebb2a70359bd24eab31d">  942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2_H             (0x0004u)   </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a273560f48c252b85ca3ac7f2dc44c282">  950</a></span>&#160;<span class="preprocessor">#define SELM_0              (0x0000u)   </span><span class="comment">/* MCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa1d237ebd4520f578f7701e48e74cb7b">  951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_1              (0x0001u)   </span><span class="comment">/* MCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47b6bf513f160004da4f2d8101a4d586">  952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_2              (0x0002u)   </span><span class="comment">/* MCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaecf3c183a0a6870b1b20bd190b1409f">  953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_3              (0x0003u)   </span><span class="comment">/* MCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d7c6062431026d8173d91e77cd56ae8">  954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_4              (0x0004u)   </span><span class="comment">/* MCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a193dab06131dc030b623564edd6fc105">  955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_5              (0x0005u)   </span><span class="comment">/* MCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5f7f467c367a914fd77670d083aff0ad">  956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_6              (0x0006u)   </span><span class="comment">/* MCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adc9c8c5f830f123c6e048093ff010c48">  957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_7              (0x0007u)   </span><span class="comment">/* MCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4e41360deff5be220dbf77b425b539ca">  958</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__XT1CLK        (0x0000u)   </span><span class="comment">/* MCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3f665910d53f3ba6a84889ca7d548f5">  959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__VLOCLK        (0x0001u)   </span><span class="comment">/* MCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acbdd72eb50f90ff4c4798b6d2669035e">  960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__DCOCLK        (0x0003u)   </span><span class="comment">/* MCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd9a106e03ceb2135e331add0155919a">  961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__XT2CLK        (0x0005u)   </span><span class="comment">/* MCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a684b927b1cc048e294c42f903d1a19fd">  963</a></span>&#160;<span class="preprocessor">#define SELS_0              (0x0000u)   </span><span class="comment">/* SMCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a87265bb596fcbf13344bb1d3b183d807">  964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_1              (0x0010u)   </span><span class="comment">/* SMCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac77a704ec1920ce6c86b3bec8fa9d5b">  965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_2              (0x0020u)   </span><span class="comment">/* SMCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a528bc54c62417e258df24cdb94c02296">  966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_3              (0x0030u)   </span><span class="comment">/* SMCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a702f29b2147beab052fe9bee895aa189">  967</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_4              (0x0040u)   </span><span class="comment">/* SMCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a88d2a6a0499d5c8a1af92d5e2c7975e7">  968</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_5              (0x0050u)   </span><span class="comment">/* SMCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26d0ddd600e1df06924a19e1d8d1b3e6">  969</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_6              (0x0060u)   </span><span class="comment">/* SMCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaaf51365529e7db01dd5f89b96036485">  970</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_7              (0x0070u)   </span><span class="comment">/* SMCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4da30523b57fb5d1bbccdba7a6543831">  971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__XT1CLK        (0x0000u)   </span><span class="comment">/* SMCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abf8a1224f928ccd3ce08c177ce2b07f3">  972</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__VLOCLK        (0x0010u)   </span><span class="comment">/* SMCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af76b7d05471ad9ef3e89eeeda95372cb">  973</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__DCOCLK        (0x0030u)   </span><span class="comment">/* SMCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab85625581fb113d23ef179231fbb19c3">  974</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__XT2CLK        (0x0050u)   </span><span class="comment">/* SMCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9838c1feb082e04b6910253ef1943b1c">  976</a></span>&#160;<span class="preprocessor">#define SELA_0              (0x0000u)   </span><span class="comment">/* ACLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a09677a3ba15a179483b1e4126c6ebcf3">  977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_1              (0x0100u)   </span><span class="comment">/* ACLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7b18e71fe709f84f419cb3d6d3789a99">  978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_2              (0x0200u)   </span><span class="comment">/* ACLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a63bccd5b7b539a45af1a58635f8a3496">  979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_3              (0x0300u)   </span><span class="comment">/* ACLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39150cc75e20dcde4928e8f564a66014">  980</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_4              (0x0400u)   </span><span class="comment">/* ACLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acc89a0879d7eff93b8493a7877f343ed">  981</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_5              (0x0500u)   </span><span class="comment">/* ACLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c131c3b358bc68f59da9e01345fd476">  982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_6              (0x0600u)   </span><span class="comment">/* ACLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c3aaec7434dbb2eb0294d2e7e1cea80">  983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_7              (0x0700u)   </span><span class="comment">/* ACLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9cc0d429580d7fef9b941fb91eca83ec">  984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__XT1CLK        (0x0000u)   </span><span class="comment">/* ACLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6044cd91ab94afeaf9396a10a3a9a5b8">  985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__VLOCLK        (0x0100u)   </span><span class="comment">/* ACLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a66f1d435bded085d50f857b57117cd77">  986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__DCOCLK        (0x0300u)   </span><span class="comment">/* ACLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5d3604d7adb209b64fbdca8b1a58c71">  987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__XT2CLK        (0x0500u)   </span><span class="comment">/* ACLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* CSCTL3 Control Bits */</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afecb194ad6d3cc36efcf71a9e83c9314">  990</a></span>&#160;<span class="preprocessor">#define DIVM0               (0x0001u)   </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9865a617da6c8923f48857689c630fb3">  991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1               (0x0002u)   </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab5fd6971f511ea9d2eda373ab4e7a513">  992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2               (0x0004u)   </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a350876fdb12fcdd2cee9508b7c50c7d7">  995</a></span>&#160;<span class="preprocessor">#define DIVS0               (0x0010u)   </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f1311376e4b7fa7406230d48ad9887e">  996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1               (0x0020u)   </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a017a891d197c11061ac00e880f8f9941">  997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2               (0x0040u)   </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a10b20d07a0481a701a5c5773d90b4970"> 1000</a></span>&#160;<span class="preprocessor">#define DIVA0               (0x0100u)   </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afbe0d4b1574a12089441ed75876d6ac2"> 1001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1               (0x0200u)   </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0ced1cabe84e83ddaba3c35bbde86d12"> 1002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2               (0x0400u)   </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/* CSCTL3 Control Bits */</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0dd9c3dc64e3f1880b80d5499bc58f41"> 1011</a></span>&#160;<span class="preprocessor">#define DIVM0_L             (0x0001u)   </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a388ec74ea87ff898862d9a4228108c05"> 1012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1_L             (0x0002u)   </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0fd3931424a060f95c21da5126ade70e"> 1013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2_L             (0x0004u)   </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ebe01cea9125e85222b0cb007744474"> 1016</a></span>&#160;<span class="preprocessor">#define DIVS0_L             (0x0010u)   </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aea7ad30a1372f270639954ad5871e10d"> 1017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1_L             (0x0020u)   </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a992bcbb00fda119e1e4b0c89920c25cf"> 1018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2_L             (0x0040u)   </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* CSCTL3 Control Bits */</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a80aef7d71410b7dd68fa35afcfb83ba9"> 1033</a></span>&#160;<span class="preprocessor">#define DIVA0_H             (0x0001u)   </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac8754689f6b91302166b11ec2b5984ba"> 1034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1_H             (0x0002u)   </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51fecc327d09c9b291d8d73abd61739d"> 1035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2_H             (0x0004u)   </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a493cf0e2906a5d96d8472be780db4554"> 1043</a></span>&#160;<span class="preprocessor">#define DIVM_0              (0x0000u)    </span><span class="comment">/* MCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a93ef77fc30258f320665c894475da389"> 1044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_1              (0x0001u)    </span><span class="comment">/* MCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6a5a893c141dec43db5088c4472ab8c4"> 1045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_2              (0x0002u)    </span><span class="comment">/* MCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a650bb6b309d4597a57fac6240eb197e8"> 1046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_3              (0x0003u)    </span><span class="comment">/* MCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a045625153ccda5ac59a7763c4abf05dc"> 1047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_4              (0x0004u)    </span><span class="comment">/* MCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4388d2490bc43f7f5e21b019da0b5390"> 1048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_5              (0x0005u)    </span><span class="comment">/* MCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22aef947d8ad2de6a046550da4fe1e60"> 1049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__1             (0x0000u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6cc7777c096b72d1e247c0a01c6127e"> 1050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__2             (0x0001u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa70bbab33c3a76d82274f09bbf48dc8c"> 1051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__4             (0x0002u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81e20620264b0962b2bd17c91bc28047"> 1052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__8             (0x0003u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd224fb15d2ba3f1d0efd990fd379d46"> 1053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__16            (0x0004u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa06702f082d3a19a92afc03c7cfc02cd"> 1054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__32            (0x0005u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a27ee871cb6611578014d4d8630ec1e84"> 1056</a></span>&#160;<span class="preprocessor">#define DIVS_0              (0x0000u)    </span><span class="comment">/* SMCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae27b5aeb7918fcd60dbd876560f50827"> 1057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_1              (0x0010u)    </span><span class="comment">/* SMCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a80622b3d880944ec119252938b03f6a8"> 1058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_2              (0x0020u)    </span><span class="comment">/* SMCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af0d4e200e4678c65037f15b4179ff2f5"> 1059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_3              (0x0030u)    </span><span class="comment">/* SMCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af886ecb240932a240798f6c734f6b4dc"> 1060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_4              (0x0040u)    </span><span class="comment">/* SMCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a79676fc61530c1dc8f907e1c35f97337"> 1061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_5              (0x0050u)    </span><span class="comment">/* SMCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a045fc358f5c9223afe48681113460b94"> 1062</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__1             (0x0000u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaeaef6a7aee4c91577816759ca78c6b2"> 1063</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__2             (0x0010u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29c7bb4ddfe343d4b1aeef94d3f7b9df"> 1064</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__4             (0x0020u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adf9ea8e3d103825d9176da45aa30bd6d"> 1065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__8             (0x0030u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#accc9056a7c1e603c839156605b7f5572"> 1066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__16            (0x0040u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1973dc28967666728421be7ac09eb0a9"> 1067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__32            (0x0050u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2ec9c8ac9067beef3ae76e33efd64c7d"> 1069</a></span>&#160;<span class="preprocessor">#define DIVA_0              (0x0000u)    </span><span class="comment">/* ACLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab873013fc2a9cef3487d2eb49fc48e14"> 1070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_1              (0x0100u)    </span><span class="comment">/* ACLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adcd5687d63c284e9e147c40b09f00961"> 1071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_2              (0x0200u)    </span><span class="comment">/* ACLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad745323e830b6cc76f49123d305a8117"> 1072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_3              (0x0300u)    </span><span class="comment">/* ACLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a709c0852560b6eb4024097c98e051493"> 1073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_4              (0x0400u)    </span><span class="comment">/* ACLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9f272989547429dd284f892751a79451"> 1074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_5              (0x0500u)    </span><span class="comment">/* ACLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aca535fb8ffb0262a7cec8b96a14e177b"> 1075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__1             (0x0000u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6f1e9e927da65fb3ce0df2bfa0404f21"> 1076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__2             (0x0100u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aad88b16c2b9dbe85c1e2dfdae1acc992"> 1077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__4             (0x0200u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a636c6870572b18dbfb94fba68e1938c8"> 1078</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__8             (0x0300u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7d7181364fec6250e79535be80a38c05"> 1079</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__16            (0x0400u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4010f24306ace195dfecdd422569d533"> 1080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__32            (0x0500u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* CSCTL4 Control Bits */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa335c7bb1d6559033be57c84b6b5c020"> 1083</a></span>&#160;<span class="preprocessor">#define XT1OFF              (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabec0a0c3b4b38654b80baaf321475f6"> 1084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF            (0x0002u)    </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a59239ba4dc54670cbd115a8ad1592003"> 1085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1BYPASS           (0x0010u)    </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0ff81b5f5230ddce2bd32a979d5ed3c"> 1086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XTS                 (0x0020u)    </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8f84f837002240e227fc2979048e5a92"> 1087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE0           (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a91a4c57f7a16bd1c3823a19918409f54"> 1088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE1           (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a052f8b7f8b9dca30943b9523ddee3981"> 1089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFF              (0x0100u)    </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab27088dda733b5c4fbb469a3a9398da9"> 1090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2BYPASS           (0x1000u)    </span><span class="comment">/* XT2 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac80958960a899f64e8f4ad988ed2147"> 1091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE0           (0x4000u)    </span><span class="comment">/* XT2 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd0506fa93d26035d1fa7341c1e05d81"> 1092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE1           (0x8000u)    </span><span class="comment">/* XT2 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/* CSCTL4 Control Bits */</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a266e0f564121b5c3a184253c771e5ca5"> 1095</a></span>&#160;<span class="preprocessor">#define XT1OFF_L            (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7fa79db79aa5b8b209de4eabe10ee2c5"> 1096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF_L          (0x0002u)    </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6052d620f31261cdddaaf16f9e8734d7"> 1097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1BYPASS_L         (0x0010u)    </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a42fcc76c654b04e5e0eff51d368c1f"> 1098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XTS_L               (0x0020u)    </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab43beb999df22250be921c8e89caf4ba"> 1099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE0_L         (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab7b0849ee859d589ad9d87610b17e8cf"> 1100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE1_L         (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/* CSCTL4 Control Bits */</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a798bd21dc8d41ad56f79488aebbb54b2"> 1103</a></span>&#160;<span class="preprocessor">#define XT2OFF_H            (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0442a2e664bb8bc176023654b883104b"> 1104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2BYPASS_H         (0x0010u)    </span><span class="comment">/* XT2 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6311c0433e0d4eeb5ce0689759115633"> 1105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE0_H         (0x0040u)    </span><span class="comment">/* XT2 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac7fba49e8e72d21a638e04d25e2d991c"> 1106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE1_H         (0x0080u)    </span><span class="comment">/* XT2 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ab0e8b7a54689d412262465614e716b"> 1108</a></span>&#160;<span class="preprocessor">#define XT1DRIVE_0          (0x0000u)    </span><span class="comment">/* XT1 Drive Level mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ec43e66327a4474e0347213aa9e44c8"> 1109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_1          (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aed5a033cf2823cbbec61f82a2ed22621"> 1110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_2          (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e4896183b159c1975a44f13e8d43c47"> 1111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_3          (0x00C0u)    </span><span class="comment">/* XT1 Drive Level mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a5d1da5cace8eed8ed6176a6e54bf79"> 1112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_0          (0x0000u)    </span><span class="comment">/* XT2 Drive Level mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab230934769bd4d78a016e5a5d3c4dc11"> 1113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_1          (0x4000u)    </span><span class="comment">/* XT2 Drive Level mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab0431062a8884bba3510ad96807a16c2"> 1114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_2          (0x8000u)    </span><span class="comment">/* XT2 Drive Level mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f5c6fea12b574bc23b0c21ac002f5a0"> 1115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_3          (0xC000u)    </span><span class="comment">/* XT2 Drive Level mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">/* CSCTL5 Control Bits */</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0e67d8147e99b96c4416aa2e1670d03"> 1118</a></span>&#160;<span class="preprocessor">#define XT1OFFG             (0x0001u)    </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a341a38a370737208b3048c45e588ca72"> 1119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFFG             (0x0002u)    </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35d1ca9310e010bb2d9a2c92b67df586"> 1120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT1           (0x0040u)    </span><span class="comment">/* Enable start counter for XT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa26f776602bcdc265005377bd661cfc3"> 1121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT2           (0x0080u)    </span><span class="comment">/* Enable start counter for XT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* CSCTL5 Control Bits */</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a61344ae2190b0e0b9827026d3119d9d5"> 1124</a></span>&#160;<span class="preprocessor">#define XT1OFFG_L           (0x0001u)    </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83dd048ffa91cd3000cd52ced9b7f5a3"> 1125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFFG_L           (0x0002u)    </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9e9c2dc7e0f1264c61383c302170f432"> 1126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT1_L         (0x0040u)    </span><span class="comment">/* Enable start counter for XT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39aee901b8fd985184d4f3c3fa07c55a"> 1127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT2_L         (0x0080u)    </span><span class="comment">/* Enable start counter for XT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/* CSCTL6 Control Bits */</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a022012321f1f5b0f3315d398c1d54b66"> 1130</a></span>&#160;<span class="preprocessor">#define ACLKREQEN           (0x0001u)    </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6d9611b1a541e083a480d589829c714d"> 1131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN           (0x0002u)    </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace5ddc929dd8a38d5ef2d2597ba90f2d"> 1132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN          (0x0004u)    </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c258290efcd85bbc772c4de772a0244"> 1133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODCLKREQEN         (0x0008u)    </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">/* CSCTL6 Control Bits */</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae22485a246b41f2fc6752bcd5791d9e2"> 1136</a></span>&#160;<span class="preprocessor">#define ACLKREQEN_L         (0x0001u)    </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5a02e2f924a69feec195c3d284556c95"> 1137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN_L         (0x0002u)    </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a90f8cddabd6540d26c998d040178695f"> 1138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN_L        (0x0004u)    </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3755091250f5715c03daa3301bd66280"> 1139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODCLKREQEN_L       (0x0008u)    </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">* DMA_X</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_DMAX_3__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e"> 1147</a></span>&#160;<span class="preprocessor">#define OFS_DMACTL0           (0x0000u)    </span><span class="comment">/* DMA Module Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a60c68b53036c9c1f5ebe5dfa58ecc1dc"> 1148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_L          OFS_DMACTL0</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2a6d4767dee3d90d16c3c8dfbccc8e7a"> 1149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_H          OFS_DMACTL0+1</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347"> 1150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1           (0x0002u)    </span><span class="comment">/* DMA Module Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab06f290438c41c42d7c34d1c7d81b620"> 1151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_L          OFS_DMACTL1</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a36fd129f3d6d3b937372342449098020"> 1152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_H          OFS_DMACTL1+1</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe"> 1153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2           (0x0004u)    </span><span class="comment">/* DMA Module Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d9f6cbc03b656a6aea439ff0e6c1ec6"> 1154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_L          OFS_DMACTL2</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a553671208743061f9967065bb54c648e"> 1155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_H          OFS_DMACTL2+1</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3"> 1156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3           (0x0006u)    </span><span class="comment">/* DMA Module Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac74fdc91acbdb740e02290c0db8cfe64"> 1157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_L          OFS_DMACTL3</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b17bf2fe07d71f2b41479e90d9c1c5f"> 1158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_H          OFS_DMACTL3+1</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b"> 1159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4           (0x0008u)    </span><span class="comment">/* DMA Module Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a80778e6336824224d7353df225575a75"> 1160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_L          OFS_DMACTL4</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a54559d739f23b50b347f3fa272a88093"> 1161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_H          OFS_DMACTL4+1</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807"> 1162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV             (0x000Eu)    </span><span class="comment">/* DMA Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a54a529e9f1c2c33b343ab9489dfaebb8"> 1163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_L            OFS_DMAIV</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a529fa081890bf3796aa062d59b216706"> 1164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_H            OFS_DMAIV+1</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163"> 1166</a></span>&#160;<span class="preprocessor">#define OFS_DMA0CTL           (0x0010u)    </span><span class="comment">/* DMA Channel 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae950582e85b82b1e6f3e193301d4b29c"> 1167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_L          OFS_DMA0CTL</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2be638ed2e30398556b984282fad5e8"> 1168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_H          OFS_DMA0CTL+1</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81da65c3bc30612de24113d9ea1e149e"> 1169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SA            (0x0012u)    </span><span class="comment">/* DMA Channel 0 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e75ddc88371250f224f1708fb1a3392"> 1170</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0DA            (0x0016u)    </span><span class="comment">/* DMA Channel 0 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a477cc92f78d396968eed6f44d7c2f624"> 1171</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SZ            (0x001Au)    </span><span class="comment">/* DMA Channel 0 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276"> 1173</a></span>&#160;<span class="preprocessor">#define OFS_DMA1CTL           (0x0020u)    </span><span class="comment">/* DMA Channel 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a46a7484e8296492376d3df6a18b6f19b"> 1174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_L          OFS_DMA1CTL</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ae97692f7e975c20237c209bd24349f"> 1175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_H          OFS_DMA1CTL+1</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a830762e334b9857842f8ecd84453bd28"> 1176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SA            (0x0022u)    </span><span class="comment">/* DMA Channel 1 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabfc4e99335a5ed95ac14ab6df4bdaed"> 1177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1DA            (0x0026u)    </span><span class="comment">/* DMA Channel 1 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9c065b0025ebc59c7acd76ee07321060"> 1178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SZ            (0x002Au)    </span><span class="comment">/* DMA Channel 1 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7"> 1180</a></span>&#160;<span class="preprocessor">#define OFS_DMA2CTL           (0x0030u)    </span><span class="comment">/* DMA Channel 2 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d337c423c5dbc1f923fd3eb272cdd9d"> 1181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_L          OFS_DMA2CTL</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab87f2ecefa95b3e749c9b311c639e4c7"> 1182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_H          OFS_DMA2CTL+1</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab31f1da7b568654b6c27d150153cf681"> 1183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SA            (0x0032u)    </span><span class="comment">/* DMA Channel 2 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47d7357054d4e0eabf2169fc2fb311ef"> 1184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2DA            (0x0036u)    </span><span class="comment">/* DMA Channel 2 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe50948b4759b57e8811faa4306b9d9b"> 1185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SZ            (0x003Au)    </span><span class="comment">/* DMA Channel 2 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a11a53574274272f5d85fd964c57dd3e4"> 1188</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0           (0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8eb004e38060a4292dc846e8376aabb5"> 1189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1           (0x0002u)    </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adeedc84a2c9f625ca9cf321138a080f0"> 1190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2           (0x0004u)    </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a59624e59ee2dc0017112f33482b7a18a"> 1191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3           (0x0008u)    </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e6bd7a4de9c079ed417d2e47d62a8aa"> 1192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4           (0x0010u)    </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a244a44bcb6b780ecacbef9d6ce0159e2"> 1193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL0           (0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d882b4e435f492eb3452d3280517cab"> 1194</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1           (0x0200u)    </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6626c80e5e333f9d09c1d1e9af71d3f"> 1195</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2           (0x0400u)    </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabe5b6e8c309497826998c9360a836d0"> 1196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3           (0x0800u)    </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa540040d35576af9554bc5cf8adebbf1"> 1197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4           (0x1000u)    </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab552d5f50c10d291557a608e3e1af503"> 1200</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0_L         (0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c7fbdb50d9f408daacb22729f50f64d"> 1201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1_L         (0x0002u)    </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a61221a29542bfdf2114c68d28ab8e7dd"> 1202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2_L         (0x0004u)    </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af34033eb23bea55165c906e760b3fb96"> 1203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3_L         (0x0008u)    </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6dd6cb8cf22cbfb26e52cc41141c805b"> 1204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4_L         (0x0010u)    </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac5325e5219ce199fcb99380901358d3"> 1207</a></span>&#160;<span class="preprocessor">#define DMA1TSEL0_H         (0x0001u)    </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2392e914cba01600d1a1812aa34d064d"> 1208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1_H         (0x0002u)    </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a36d9d62d5ea53021751986cac89158"> 1209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2_H         (0x0004u)    </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f588b8311a7bb20efc89fcc02add6d5"> 1210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3_H         (0x0008u)    </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae386932adcaa1c338e78fd072f7bbfe3"> 1211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4_H         (0x0010u)    </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aadcfd83dda08a991aed772f3643024a5"> 1214</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0           (0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8586ac7d752caff2c0983c6dbc1704cb"> 1215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1           (0x0002u)    </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a041e71f735b7a89b889bb47a6c6600da"> 1216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2           (0x0004u)    </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2420c2a665f441a76f34b158c1eeba19"> 1217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3           (0x0008u)    </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a77e8d21c836e0455659938acadcc0ed8"> 1218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4           (0x0010u)    </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad9cf7ffdceb41e31e69a17b4d6940432"> 1221</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0_L         (0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae175c19da5cc03babc7b43ca1249e3b"> 1222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1_L         (0x0002u)    </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0f328886ee91426628414bf29e3d03b"> 1223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2_L         (0x0004u)    </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29dda2e25ed5d29b8dbd5801dd918668"> 1224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3_L         (0x0008u)    </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a10d440fb5c66d6c1311a80b64a5441e4"> 1225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4_L         (0x0010u)    </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02bcb3f230648344ddef03d2ccea19eb"> 1228</a></span>&#160;<span class="preprocessor">#define ENNMI               (0x0001u)    </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af1d48ecc012cc80477ac9fe804e3775c"> 1229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN          (0x0002u)    </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a504d3ba8de42fb739343b5a2230adcb9"> 1230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS           (0x0004u)    </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29ffbf51a7d80bf56d2f730ebd589806"> 1233</a></span>&#160;<span class="preprocessor">#define ENNMI_L             (0x0001u)    </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abae9f75a7d05ddf6bc76e8ed982027c0"> 1234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN_L        (0x0002u)    </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af7b65913a3f6470fe8297b222c7ebcb2"> 1235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS_L         (0x0004u)    </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e90d17e1521f4f83da649b3bc79b3ef"> 1238</a></span>&#160;<span class="preprocessor">#define DMAREQ              (0x0001u)    </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20d7c9f02bb7e738557accb071509e1c"> 1239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT            (0x0002u)    </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6b8293f220c6dcf823b6d8220562b81e"> 1240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE               (0x0004u)    </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39d2154df69c8c9daee7da94496b9325"> 1241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG              (0x0008u)    </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1c55cb8ff888a37e6a2811ef35e1dc8a"> 1242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN               (0x0010u)    </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e45390385e7407c81e332b50484dd8c"> 1243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL            (0x0020u)    </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a86d3fa5c1c9e2369f56580a663815d1b"> 1244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE          (0x0040u)    </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e8ca78dcd79dfb743c5db01787a1161"> 1245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE          (0x0080u)    </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abc971c59cde15e31ff2aaa132639c5ee"> 1246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR0         (0x0100u)    </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a11e46c245e4e27f382294cbc283036ca"> 1247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1         (0x0200u)    </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ff9870252b55e2c594cfa8cd6bfaf15"> 1248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0         (0x0400u)    </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7be5b1994e7affbefa6eb9f6a7a13abc"> 1249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1         (0x0800u)    </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a000241ed8b078422d87ba5aed5166c2a"> 1250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0              (0x1000u)    </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e841538e65196c12d326395425472b2"> 1251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1              (0x2000u)    </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1945111adb1cf4dc33a079580fe6cef9"> 1252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2              (0x4000u)    </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adbe46c7a6f5ccfbd8c421bf4f7003495"> 1255</a></span>&#160;<span class="preprocessor">#define DMAREQ_L            (0x0001u)    </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad6241e2286b73f536ac61b417c77a753"> 1256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT_L          (0x0002u)    </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae03cdd2e4921b4ac80f2875b2053ea71"> 1257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE_L             (0x0004u)    </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af35ff0ce6b47f8d71db18f278af43b38"> 1258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG_L            (0x0008u)    </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2607a06512c3db1df1f17958e2e5a2dd"> 1259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN_L             (0x0010u)    </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6eb697be63c7513dcb96ddc2e7d75e6a"> 1260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL_L          (0x0020u)    </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abe386e7773b9dd71790a72d793481c69"> 1261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE_L        (0x0040u)    </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9edda73d37a2216d098727f992a27384"> 1262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE_L        (0x0080u)    </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a75834c893b7d65d1038e70fa7e28aaa8"> 1265</a></span>&#160;<span class="preprocessor">#define DMASRCINCR0_H       (0x0001u)    </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a77d4ca27c0f6a526f1b9622c150c7137"> 1266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1_H       (0x0002u)    </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac3f377cd79cdf2467f168c1d32cb7a1a"> 1267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0_H       (0x0004u)    </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a197364ebabf15f9165cb04e07187ef3d"> 1268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1_H       (0x0008u)    </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b4a4cacaa7896da9f54946c268bff62"> 1269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0_H            (0x0010u)    </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9abcd3388068fd5d84acc7d22400ce25"> 1270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1_H            (0x0020u)    </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5063451bae4f5d134ce7295949308c64"> 1271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2_H            (0x0040u)    </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44c123d946f198a3e8c1fa002f165b06"> 1273</a></span>&#160;<span class="preprocessor">#define DMASWDW             (0*0x0040u)  </span><span class="comment">/* DMA transfer: source word to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace456b70b0ba64865983fd1ac3825fc6"> 1274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDW             (1*0x0040u)  </span><span class="comment">/* DMA transfer: source byte to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeaff8f448ef539e7ca001b301fd41ddd"> 1275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASWDB             (2*0x0040u)  </span><span class="comment">/* DMA transfer: source word to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaf13bbafd38741617f3a28c33b33c22a"> 1276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDB             (3*0x0040u)  </span><span class="comment">/* DMA transfer: source byte to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af3615b03d97e13408d88e3dc08eb713a"> 1278</a></span>&#160;<span class="preprocessor">#define DMASRCINCR_0        (0*0x0100u)  </span><span class="comment">/* DMA source increment 0: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af29d85bbbad141b96d0fa6c7a82bd3f4"> 1279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_1        (1*0x0100u)  </span><span class="comment">/* DMA source increment 1: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abf4d43af6e8c95d79c90c42f5c0286df"> 1280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_2        (2*0x0100u)  </span><span class="comment">/* DMA source increment 2: source address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a476f284c870177714d57c3346af18bac"> 1281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_3        (3*0x0100u)  </span><span class="comment">/* DMA source increment 3: source address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d9a3b6986422feebe24a354ec801845"> 1283</a></span>&#160;<span class="preprocessor">#define DMADSTINCR_0        (0*0x0400u)  </span><span class="comment">/* DMA destination increment 0: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4184302beb53c9269bd3c57cb4be8fdb"> 1284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_1        (1*0x0400u)  </span><span class="comment">/* DMA destination increment 1: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab09e844d001a06c6c1a5338d4fea9c48"> 1285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_2        (2*0x0400u)  </span><span class="comment">/* DMA destination increment 2: destination address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58e552c300474e317ab173257e53ec9f"> 1286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_3        (3*0x0400u)  </span><span class="comment">/* DMA destination increment 3: destination address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22edf5e5c811f780f7c0d53e62ca2a6b"> 1288</a></span>&#160;<span class="preprocessor">#define DMADT_0             (0*0x1000u)  </span><span class="comment">/* DMA transfer mode 0: Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9859eed4e74637063084d8ade54efe6a"> 1289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_1             (1*0x1000u)  </span><span class="comment">/* DMA transfer mode 1: Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c928cf9f8536af2e9939aa52ce1879c"> 1290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_2             (2*0x1000u)  </span><span class="comment">/* DMA transfer mode 2: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7fb2cf0764b84da1b7bd75b6cdfcfcf4"> 1291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_3             (3*0x1000u)  </span><span class="comment">/* DMA transfer mode 3: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1b03abbfdb6d46263aacf64fbdb9d1e"> 1292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_4             (4*0x1000u)  </span><span class="comment">/* DMA transfer mode 4: Repeated Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a688e7bbae5f9758f0089b10bc600e825"> 1293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_5             (5*0x1000u)  </span><span class="comment">/* DMA transfer mode 5: Repeated Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac5224cb938a85a09b46ca2aafe113f07"> 1294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_6             (6*0x1000u)  </span><span class="comment">/* DMA transfer mode 6: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a446e703940355b829e111540fe740a89"> 1295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_7             (7*0x1000u)  </span><span class="comment">/* DMA transfer mode 7: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">/* DMAIV Definitions */</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa9a87a40076e4709a2fc39dc6c5d4761"> 1298</a></span>&#160;<span class="preprocessor">#define DMAIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a98095068d988fda7c7470bdd6d97903f"> 1299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA0IFG        (0x0002u)    </span><span class="comment">/* DMA0IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a92412944ab558f33b87ed1b4ce207502"> 1300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA1IFG        (0x0004u)    </span><span class="comment">/* DMA1IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5571863dea999b098698e60f8e3eedb7"> 1301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA2IFG        (0x0006u)    </span><span class="comment">/* DMA2IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">* FRAM Memory</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_FRAM_FR5XX__     </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af893c91b1920db6a1b124b934be5d5e4"> 1309</a></span>&#160;<span class="preprocessor">#define OFS_FRCTL0            (0x0000u)  </span><span class="comment">/* FRAM Controller Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a963f069cef55eea847cfae8789000010"> 1310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FRCTL0_L           OFS_FRCTL0</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac5472bd46703303834684caad6eaff11"> 1311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FRCTL0_H           OFS_FRCTL0+1</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5a04a88e85c40e2aaf8b2347a5f65e8"> 1312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL0            (0x0004u)  </span><span class="comment">/* General Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a535a12713135314cd5ba9a17058f5f62"> 1313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL0_L           OFS_GCCTL0</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7feaf36211c1f51c9ae56bdf3a65ce46"> 1314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL0_H           OFS_GCCTL0+1</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb2e6c6253eaf37714ab704b749db1b6"> 1315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL1            (0x0006u)  </span><span class="comment">/* General Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a60c1faf0c517b0a39fa6aa45a0e0016b"> 1316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL1_L           OFS_GCCTL1</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c6c76ddd7dde0b0bf6b5171b869952c"> 1317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL1_H           OFS_GCCTL1+1</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a406466f4e1407b96f79d2237a550357c"> 1319</a></span>&#160;<span class="preprocessor">#define FRPW                (0x9600u)  </span><span class="comment">/* FRAM password returned by read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7738fa59caceee2fc5b93ca2b2edeb6c"> 1320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FWPW                (0xA500u)  </span><span class="comment">/* FRAM password for write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cd86fedd463d9e1f724fcc772cbae56"> 1321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FXPW                (0x3300u)  </span><span class="comment">/* for use with XOR instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">/* FRCTL0 Control Bits */</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aed1f1702172805cd9793465884461807"> 1324</a></span>&#160;<span class="preprocessor">#define NPRECHG0            (0x0001u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab5a7a52ae290c561e773a1feb7340b57"> 1325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG1            (0x0002u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ea497239dc90393d5b8d0b01a3a102f"> 1326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG2            (0x0004u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa6535f6502743dcb6102ce75f122a610"> 1327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NAUTO               (0x0008u)  </span><span class="comment">/* FRAM Disables the wait state generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad3f60f354d81a14982fa633b2ac3d613"> 1328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS0            (0x0010u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e7ec40421212ff7784184a3e488a222"> 1329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS1            (0x0020u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac1543ce64abc49378d45f3ab0d96004e"> 1330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS2            (0x0040u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)  /* RESERVED */</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">/* FRCTL0 Control Bits */</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a98c5eccf5a82c04c12b09d9d8331ee77"> 1334</a></span>&#160;<span class="preprocessor">#define NPRECHG0_L          (0x0001u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8845664fee464cd00308edce0c4fd294"> 1335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG1_L          (0x0002u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac114f8e97443a9dcfadbccc5c76822e8"> 1336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG2_L          (0x0004u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a60e9b1037e87bfef91d75eeb7b915ad6"> 1337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NAUTO_L             (0x0008u)  </span><span class="comment">/* FRAM Disables the wait state generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03ccc2daf76616f465c92019a59dbe9e"> 1338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS0_L          (0x0010u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b0f535d7858382eee85df6e6814adc7"> 1339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS1_L          (0x0020u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8111748058d42a169c3f685f2a82371e"> 1340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS2_L          (0x0040u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)  /* RESERVED */</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a343cfba0fb2f1609d291c113bda8b87d"> 1343</a></span>&#160;<span class="preprocessor">#define NPRECHG_0           (0x0000u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a96434e67778d04d95fd4a3c5e0358659"> 1344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG_1           (0x0001u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a90940e7a01ecf02c5ba6429c192d4d96"> 1345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG_2           (0x0002u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae3f15cead42b024f14d12c60e9529e5b"> 1346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG_3           (0x0003u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c1794c753b99f309c662fbdf0cf2d4d"> 1347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG_4           (0x0004u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a1f2c87e13bc2e824316dd9d25ce200"> 1348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG_5           (0x0005u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8884b89e36722f0e28e5005cd2682411"> 1349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG_6           (0x0006u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac446af6437c1cb6c1ea78102bdd671f3"> 1350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NPRECHG_7           (0x0007u)  </span><span class="comment">/* FRAM Wait state Generator Precharge Time control: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a656d368f0ff1db314f50205be3c18c26"> 1352</a></span>&#160;<span class="preprocessor">#define NACCESS_0           (0x0000u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5187cde62207ba6a9f39d6f0e7731dd7"> 1353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_1           (0x0010u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7250671398576e2788c5ff2a485dfbd0"> 1354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_2           (0x0020u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a54b1e6f32674e3f386bcbef39f033a68"> 1355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_3           (0x0030u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e54fe21588bc0deb9d46355e5656dcb"> 1356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_4           (0x0040u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a266a2fed97e54773c1230a392d064dca"> 1357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_5           (0x0050u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2a593c41300a4ef0e9fa9d6309edca1"> 1358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_6           (0x0060u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abcf8bccc72904140ac9a6623650c1b95"> 1359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_7           (0x0070u)  </span><span class="comment">/* FRAM Wait state Generator Access Time control: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">/* GCCTL0 Control Bits */</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab5be0aaddb58ffb9cb20c12530d66316"> 1362</a></span>&#160;<span class="preprocessor">#define BUSY                (0x0001u)  </span><span class="comment">/* FRAM is currently busy programming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* RESERVED */</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* RESERVED */</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a63fac325cbe9617e590a8e571e0b031c"> 1365</a></span>&#160;<span class="preprocessor">#define ACCTEIE             (0x0008u)  </span><span class="comment">/* Enable NMI event if Access time error occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a364f7874e198c9a39e23c5ed8167a859"> 1366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIE              (0x0010u)  </span><span class="comment">/* Enable NMI event if Access Violation occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a674c6c1ca4cec4f2ce24312cd6cf0729"> 1367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBDIE               (0x0020u)  </span><span class="comment">/* Enable NMI event if correctable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd74ea32e1eef797c492260a2e9549c4"> 1368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIE               (0x0040u)  </span><span class="comment">/* Enable NMI event if uncorrectable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a385a6d603d6ac0c8fadd26da8fb2642d"> 1369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDRSTEN            (0x0080u)  </span><span class="comment">/* Enable Power Up Clear on uncorrectable bit error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">/* GCCTL0 Control Bits */</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1d6e4f4f49068f137500c28f37de87a7"> 1372</a></span>&#160;<span class="preprocessor">#define BUSY_L              (0x0001u)  </span><span class="comment">/* FRAM is currently busy programming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* RESERVED */</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* RESERVED */</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8f69d26fb3ca00a069acdbd6a1736333"> 1375</a></span>&#160;<span class="preprocessor">#define ACCTEIE_L           (0x0008u)  </span><span class="comment">/* Enable NMI event if Access time error occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5df48f5937a4c2f2c38b45c2295c29b"> 1376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIE_L            (0x0010u)  </span><span class="comment">/* Enable NMI event if Access Violation occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad1026fc5273609ff7fb26adf517405df"> 1377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBDIE_L             (0x0020u)  </span><span class="comment">/* Enable NMI event if correctable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad568d6de82de526b1600f5b2cf187b13"> 1378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIE_L             (0x0040u)  </span><span class="comment">/* Enable NMI event if uncorrectable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab1a498b9a5c7d7f26a6952e5a91132b4"> 1379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDRSTEN_L          (0x0080u)  </span><span class="comment">/* Enable Power Up Clear on uncorrectable bit error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">/* GCCTL1 Control Bits */</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5bb57b173dd669993784a17417671f1"> 1382</a></span>&#160;<span class="preprocessor">#define ACCVIFG             (0x0001u)  </span><span class="comment">/* Access Violation Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aff85794940ffcaea49f9539edde99fa1"> 1383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBDIFG              (0x0002u)  </span><span class="comment">/* FRAM correctable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f87a4056e47ce77a3ffd33432802e84"> 1384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIFG              (0x0004u)  </span><span class="comment">/* FRAM uncorrectable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b9bbf0f8d281b1927d5af1148e35312"> 1385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCTEIFG            (0x0008u)  </span><span class="comment">/* Access time error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">/* GCCTL1 Control Bits */</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8d8548da25ece9b496447a3961279e5"> 1388</a></span>&#160;<span class="preprocessor">#define ACCVIFG_L           (0x0001u)  </span><span class="comment">/* Access Violation Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a871c93cf2d807c0701e49f4888e13bd9"> 1389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBDIFG_L            (0x0002u)  </span><span class="comment">/* FRAM correctable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2fb6db47e3e11b314428c73071fb532a"> 1390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIFG_L            (0x0004u)  </span><span class="comment">/* FRAM uncorrectable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae8137a38712ff2df61ae112f971e0e6c"> 1391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCTEIFG_L          (0x0008u)  </span><span class="comment">/* Access time error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">/* Legacy Definitions */</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6275781647000d9922fce39984e2ffb9"> 1394</a></span>&#160;<span class="preprocessor">#define SBDIEN              (0x0020u)  </span><span class="comment">/* Enable NMI event if single bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e790f1c6a83cc5a366e55c39aa6d670"> 1395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DBDIEN              (0x0040u)  </span><span class="comment">/* Enable NMI event if double bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a912b03ef619865c6e3f569623053c2e3"> 1396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DBDRSTEN            (0x0080u)  </span><span class="comment">/* Enable Power Up Clear on double bit error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab6c0577dc8412d6849c859b430078eed"> 1397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SBDIFG              (0x0002u)  </span><span class="comment">/* FRAM single bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aadfea854ece0d34ad0861f0433cd7cc8"> 1398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DBDIFG              (0x0004u)  </span><span class="comment">/* FRAM double bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">* Memory Protection Unit</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_MPU__             </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae288bd922b60bb1b6e5a63b8c5ee3eea"> 1406</a></span>&#160;<span class="preprocessor">#define OFS_MPUCTL0           (0x0000u)  </span><span class="comment">/* MPU Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa65617dc0aeb0d510704c10d6595a37"> 1407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL0_L          OFS_MPUCTL0</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a923c58251c0d19f2c955194ebe3b5fec"> 1408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL0_H          OFS_MPUCTL0+1</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7ef8b5e0cbe16e080b23a60d4107364"> 1409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL1           (0x0002u)  </span><span class="comment">/* MPU Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa9a2c30dd78d2e8db2d0e5b57ce2a88"> 1410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL1_L          OFS_MPUCTL1</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a96fb030d110b299a46b3789b637161de"> 1411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL1_H          OFS_MPUCTL1+1</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39f9e7544549cbab2cd7af4c26a6dae8"> 1412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEG            (0x0004u)  </span><span class="comment">/* MPU Segmentation Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9e6ba6bb2c0b3937e6027520478d6604"> 1413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEG_L           OFS_MPUSEG</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae359d98c97c09cd3cdd3b94aab80433e"> 1414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEG_H           OFS_MPUSEG+1</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe36dc91bcc20c29599dcc955a820723"> 1415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSAM            (0x0006u)  </span><span class="comment">/* MPU Access Management Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae7af8bd5ae591fbdceea925a5e8981f2"> 1416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSAM_L           OFS_MPUSAM</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8601d427c653ae8401ef6a076d722d6f"> 1417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSAM_H           OFS_MPUSAM+1</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">/* MPUCTL0 Control Bits */</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab22a9254a6c787bc0effe5b3580d0c01"> 1420</a></span>&#160;<span class="preprocessor">#define MPUENA               (0x0001u)  </span><span class="comment">/* MPU Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">/* MPUCTL0 Control Bits */</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a79ec872e3e5814341bf9f371e3f51dbe"> 1423</a></span>&#160;<span class="preprocessor">#define MPUENA_L            (0x0001u)  </span><span class="comment">/* MPU Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa16e78d7799562be07b039411cef86fd"> 1425</a></span>&#160;<span class="preprocessor">#define MPUPW                (0xA500u)  </span><span class="comment">/* MPU Access Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6f55203a6af20e76dd9989900ff6b6c2"> 1426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUPW_H              (0xA5)    </span><span class="comment">/* MPU Access Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">/* MPUCTL1 Control Bits */</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4214e1d9432e15249f7f778719aaabbf"> 1429</a></span>&#160;<span class="preprocessor">#define MPUSEG1IFG           (0x0001u)  </span><span class="comment">/* MPU Main Memory Segment 1 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a167c650f228ffd3295827a733e101fa5"> 1430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2IFG           (0x0002u)  </span><span class="comment">/* MPU Main Memory Segment 2 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab936a8a86392296f12537d28002c9e1"> 1431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3IFG           (0x0004u)  </span><span class="comment">/* MPU Main Memory Segment 3 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3077a0f8bda84e60530eb89599a0f665"> 1432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIIFG           (0x0008u)  </span><span class="comment">/* MPU Info Memory Segment violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/* MPUCTL1 Control Bits */</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af59bb4aa41787331fd755ba3f778d648"> 1435</a></span>&#160;<span class="preprocessor">#define MPUSEG1IFG_L        (0x0001u)  </span><span class="comment">/* MPU Main Memory Segment 1 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adf24befa60b207aa9e5cc7520c6b0d2b"> 1436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2IFG_L        (0x0002u)  </span><span class="comment">/* MPU Main Memory Segment 2 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a89c6a26a5676e702e815cfe5708c5b9d"> 1437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3IFG_L        (0x0004u)  </span><span class="comment">/* MPU Main Memory Segment 3 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a74f0ee52a0370b5b69b04825d1ff7377"> 1438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIIFG_L        (0x0008u)  </span><span class="comment">/* MPU Info Memory Segment violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">/* MPUSEG Control Bits */</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeca9e9571941012cfb8002ae5a8febd7"> 1441</a></span>&#160;<span class="preprocessor">#define MPUSB10              (0x0001u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2b257fd4b4d5fdabc1767cc4802c7e49"> 1442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB11              (0x0002u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa326095ce193f7658b1300076b293208"> 1443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB12              (0x0004u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c8f626fb9a2c5133cb1c97ab5655e3c"> 1444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB13              (0x0008u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaeaf3fede598d9e5e955ec83ee75c8a7"> 1445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB14              (0x0010u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a763bcde601128cb3414cc8adbd819992"> 1446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB20              (0x0100u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47d4c959a16d558f47722b634cf0072a"> 1447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB21              (0x0200u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a50c4d5b708db3c087a9a2452b4227b48"> 1448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB22              (0x0400u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa06720dd7d03a33a335a11e17ebab7fc"> 1449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB23              (0x0800u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcf321c9b8450bb9a77e4f763509028d"> 1450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB24              (0x1000u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">/* MPUSEG Control Bits */</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c1412194975525949827601bcbc12c1"> 1453</a></span>&#160;<span class="preprocessor">#define MPUSB10_L           (0x0001u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a64b9e3e40d6e452d9773e40527e2f1b9"> 1454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB11_L           (0x0002u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a409c7ae470de6416f313be6ae4938103"> 1455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB12_L           (0x0004u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58bef58435102ed6001d2892d90040f7"> 1456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB13_L           (0x0008u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a62acf65574089c725eb6619ed5f0fa7b"> 1457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB14_L           (0x0010u)  </span><span class="comment">/* MPU Segment Border 1 Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">/* MPUSEG Control Bits */</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a102d3c05b9a8187c8c843c9a98928832"> 1460</a></span>&#160;<span class="preprocessor">#define MPUSB20_H           (0x0001u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a101e7aae5dbf092b40f4671599124f30"> 1461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB21_H           (0x0002u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2ac0fb30f145926b6a6845a022f803b1"> 1462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB22_H           (0x0004u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a98776acc90758f7807ec10d707807aea"> 1463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB23_H           (0x0008u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2bfce14536bab08b425f72288a2cf1f4"> 1464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSB24_H           (0x0010u)  </span><span class="comment">/* MPU Segment Border 2 Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/* MPUSAM Control Bits */</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a615335568f564dd0604d7969d450e3aa"> 1467</a></span>&#160;<span class="preprocessor">#define MPUSEG1RE            (0x0001u)  </span><span class="comment">/* MPU Main memory Segment 1 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afef229a2164c297aafdc3a494303a0a8"> 1468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1WE            (0x0002u)  </span><span class="comment">/* MPU Main memory Segment 1 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc0881af1f0c712db9d96e4add29a8c8"> 1469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1XE            (0x0004u)  </span><span class="comment">/* MPU Main memory Segment 1 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab861ac0be4b0189c64848d874674ba56"> 1470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1VS            (0x0008u)  </span><span class="comment">/* MPU Main memory Segment 1 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7516ba930e7e57686114466629beb48c"> 1471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2RE            (0x0010u)  </span><span class="comment">/* MPU Main memory Segment 2 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9903fd44accc21a9b736989bcfd3c163"> 1472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2WE            (0x0020u)  </span><span class="comment">/* MPU Main memory Segment 2 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a429cefbe2f8d9d749c1662649ea6f1e0"> 1473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2XE            (0x0040u)  </span><span class="comment">/* MPU Main memory Segment 2 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0fb790468a997f5eba812d839b749c4"> 1474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2VS            (0x0080u)  </span><span class="comment">/* MPU Main memory Segment 2 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b1f40fabaea5f824e6120e28d4ee0e1"> 1475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3RE            (0x0100u)  </span><span class="comment">/* MPU Main memory Segment 3 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af246bd910e8fc80eed8e9e4be131ddf6"> 1476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3WE            (0x0200u)  </span><span class="comment">/* MPU Main memory Segment 3 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a327b81f384b2e6cc7c743b25f2eaaf5e"> 1477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3XE            (0x0400u)  </span><span class="comment">/* MPU Main memory Segment 3 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7838c68e4f526e43424c33112a266da7"> 1478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3VS            (0x0800u)  </span><span class="comment">/* MPU Main memory Segment 3 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa239dc6ce7bd91fe9e96617add0ca61"> 1479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIRE            (0x1000u)  </span><span class="comment">/* MPU Info memory Segment Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a529882e51c64762d74de48fb757fa2"> 1480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIWE            (0x2000u)  </span><span class="comment">/* MPU Info memory Segment Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a50a74e16cfddecd561a483fbbcd71c57"> 1481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIXE            (0x4000u)  </span><span class="comment">/* MPU Info memory Segment Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a3c767107d166952f0cad10e802dd05"> 1482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIVS            (0x8000u)  </span><span class="comment">/* MPU Info memory Segment Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/* MPUSAM Control Bits */</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af931c7ee0f56e00bf27cf63bbc39a026"> 1485</a></span>&#160;<span class="preprocessor">#define MPUSEG1RE_L         (0x0001u)  </span><span class="comment">/* MPU Main memory Segment 1 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4d1b964d38b0c57da84a09cee5fb916"> 1486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1WE_L         (0x0002u)  </span><span class="comment">/* MPU Main memory Segment 1 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a887a1e8ac1cdc5a378ad59048d23ae04"> 1487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1XE_L         (0x0004u)  </span><span class="comment">/* MPU Main memory Segment 1 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae7c953c2dca6e1591c19c1050ea65b7b"> 1488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1VS_L         (0x0008u)  </span><span class="comment">/* MPU Main memory Segment 1 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a57cf9b1d373d80cbd0de39f89d067fa2"> 1489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2RE_L         (0x0010u)  </span><span class="comment">/* MPU Main memory Segment 2 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47e1677d6f507f8f9060625df25958be"> 1490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2WE_L         (0x0020u)  </span><span class="comment">/* MPU Main memory Segment 2 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afee7b419389c0fff4c2ac70db69c2793"> 1491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2XE_L         (0x0040u)  </span><span class="comment">/* MPU Main memory Segment 2 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aacd982d5655e927a85581ac2d1425a2f"> 1492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2VS_L         (0x0080u)  </span><span class="comment">/* MPU Main memory Segment 2 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">/* MPUSAM Control Bits */</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab24ad0cf888d6bf3aaf263533364ba17"> 1495</a></span>&#160;<span class="preprocessor">#define MPUSEG3RE_H         (0x0001u)  </span><span class="comment">/* MPU Main memory Segment 3 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abe298c627ab7dc478fecc85dcb857afe"> 1496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3WE_H         (0x0002u)  </span><span class="comment">/* MPU Main memory Segment 3 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a661cf4f012cba2192159100290d77c03"> 1497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3XE_H         (0x0004u)  </span><span class="comment">/* MPU Main memory Segment 3 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ade2e44951131aa7af01d8ea781efcf8e"> 1498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3VS_H         (0x0008u)  </span><span class="comment">/* MPU Main memory Segment 3 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ff0260cc11b7cffb92f3e69571222e4"> 1499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIRE_H         (0x0010u)  </span><span class="comment">/* MPU Info memory Segment Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a82fff5dd18dfa05e5df5898fd5f14953"> 1500</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIWE_H         (0x0020u)  </span><span class="comment">/* MPU Info memory Segment Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b262adb26e44fa322ca001f9bff99aa"> 1501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIXE_H         (0x0040u)  </span><span class="comment">/* MPU Info memory Segment Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a097535647aa1e55cbec7a28425e2931a"> 1502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIVS_H         (0x0080u)  </span><span class="comment">/* MPU Info memory Segment Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">* HARDWARE MULTIPLIER 32Bit</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_MPY32__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4"> 1510</a></span>&#160;<span class="preprocessor">#define OFS_MPY               (0x0000u)  </span><span class="comment">/* Multiply Unsigned/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaf2dac5a450b38d44ecb30137c4180fc"> 1511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY_L              OFS_MPY</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a21403e07a183a524dab9b674ade3da2c"> 1512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY_H              OFS_MPY+1</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd"> 1513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS              (0x0002u)  </span><span class="comment">/* Multiply Signed/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae953d3ec7a94d09bad5f24221f8d78c"> 1514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS_L             OFS_MPYS</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a928157fbbb1babc533d88dc5ef6e6204"> 1515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS_H             OFS_MPYS+1</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3"> 1516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC               (0x0004u)  </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac141aba89c16ed4dd2ba16a155ac43af"> 1517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC_L              OFS_MAC</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad1862b6222ae14b933d0ba9a58c8bca5"> 1518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC_H              OFS_MAC+1</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79"> 1519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS              (0x0006u)  </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71e5006c7d4d804265932a9bd722dcbf"> 1520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS_L             OFS_MACS</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9589dd9be0d5c890c51df002860d2fbf"> 1521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS_H             OFS_MACS+1</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985"> 1522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2               (0x0008u)  </span><span class="comment">/* Operand 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aebcce4980bb60b8e88201099e31f5e83"> 1523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2_L              OFS_OP2</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a468834b32396c5c651a31191a3bff31c"> 1524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2_H              OFS_OP2+1</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f"> 1525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO             (0x000Au)  </span><span class="comment">/* Result Low Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab78bf7f5764c88c4fde13139bdb35ced"> 1526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO_L            OFS_RESLO</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9a3acb7f21add864ad44d8a4cdb9820"> 1527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO_H            OFS_RESLO+1</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e"> 1528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI             (0x000Cu)  </span><span class="comment">/* Result High Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a36c2c0e197c1faf1ebabc751f04018d9"> 1529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI_L            OFS_RESHI</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a819505312216e409dab0509a66b8d15a"> 1530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI_H            OFS_RESHI+1</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT            (0x000Eu)  </span><span class="comment">/* Sum Extend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_L           OFS_SUMEXT</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_H           OFS_SUMEXT+1</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0         (0x002Cu)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_L        OFS_MPY32CTL0</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_H        OFS_MPY32CTL0+1</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c"> 1538</a></span>&#160;<span class="preprocessor">#define OFS_MPY32L            (0x0010u)  </span><span class="comment">/* 32-bit operand 1 - multiply - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4d23a68243ee36bb54afaaa2841cbd13"> 1539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32L_L           OFS_MPY32L</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a30db8a4cf2f2251e3b2be7fc91f0627d"> 1540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32L_H           OFS_MPY32L+1</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581"> 1541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H            (0x0012u)  </span><span class="comment">/* 32-bit operand 1 - multiply - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae0fc1d1b2a8f0d8ea3833ba3bb983995"> 1542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H_L           OFS_MPY32H</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa84e7ed9a2b0eb5969d06dee7b5ecf01"> 1543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H_H           OFS_MPY32H+1</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20"> 1544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L           (0x0014u)  </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a278a3620b1d0ee1fb1196105aaeac359"> 1545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L_L          OFS_MPYS32L</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8be9fef708a61d8fdc11258d307f5f50"> 1546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L_H          OFS_MPYS32L+1</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249"> 1547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H           (0x0016u)  </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac7203ff3faaee88cb60d7f2fa56b3ff6"> 1548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H_L          OFS_MPYS32H</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a022e64254bb822f01154deb7e767bbd2"> 1549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H_H          OFS_MPYS32H+1</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a"> 1550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L            (0x0018u)  </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8170ee1dff8262dd1d59dee7763225bd"> 1551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L_L           OFS_MAC32L</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a467319cad1655604e5cb7b35eca31fab"> 1552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L_H           OFS_MAC32L+1</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856"> 1553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H            (0x001Au)  </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2c6084890e10cdb20855866e4a509226"> 1554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H_L           OFS_MAC32H</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4e78ddb0432c9963f2bcc7bfd2f8d64"> 1555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H_H           OFS_MAC32H+1</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab"> 1556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L           (0x001Cu)  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaca91a04dbad94efa8e11d39783e2146"> 1557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L_L          OFS_MACS32L</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aca26a24923663524b50a0446caa6a1c9"> 1558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L_H          OFS_MACS32L+1</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125"> 1559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H           (0x001Eu)  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c25306cb3008282edac8735b644635a"> 1560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H_L          OFS_MACS32H</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d2c777953ad8837af1f757514bebc4e"> 1561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H_H          OFS_MACS32H+1</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356"> 1562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L              (0x0020u)  </span><span class="comment">/* 32-bit operand 2 - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adada7289b43ebe468bf8f7b3968ce611"> 1563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L_L             OFS_OP2L</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7b598ef6078bfec7895ec0473feaa317"> 1564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L_H             OFS_OP2L+1</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090"> 1565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H              (0x0022u)  </span><span class="comment">/* 32-bit operand 2 - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a69bc8c2b701eb5d7718226524a16a677"> 1566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H_L             OFS_OP2H</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a30a3f4e1b4ee6bc0115efc082c414352"> 1567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H_H             OFS_OP2H+1</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c"> 1568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0              (0x0024u)  </span><span class="comment">/* 32x32-bit result 0 - least significant word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1427eebc9ef75959ec900c9229900e6b"> 1569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0_L             OFS_RES0</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4b0ccf348409a1205ed45774f0940281"> 1570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0_H             OFS_RES0+1</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510"> 1571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1              (0x0026u)  </span><span class="comment">/* 32x32-bit result 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a90fe9f9030188b9e2fd811b0311077e1"> 1572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1_L             OFS_RES1</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a54975b1ce9aa1195bd14db70d7310d8f"> 1573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1_H             OFS_RES1+1</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c"> 1574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2              (0x0028u)  </span><span class="comment">/* 32x32-bit result 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a032ab223ba00edeba031ac70f811ff19"> 1575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2_L             OFS_RES2</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5fa8565069ea214b0009a274289d67ae"> 1576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2_H             OFS_RES2+1</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a"> 1577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3              (0x002Au)  </span><span class="comment">/* 32x32-bit result 3 - most significant word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a72a0127c0c6307f35de92841ebf4c3d7"> 1578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3_L             OFS_RES3</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a333438ff9a3e013c1f66fb60b57f96ff"> 1579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3_H             OFS_RES3+1</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2"> 1580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT            (0x000Eu)</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6016ea374749ce82a648d76f3f6fe56d"> 1581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_L           OFS_SUMEXT</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a54bcba707af8fda5db0e79678e2a4945"> 1582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_H           OFS_SUMEXT+1</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd"> 1583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0         (0x002Cu)  </span><span class="comment">/* MPY32 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8274aad09c9d869a38382f850b322526"> 1584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_L        OFS_MPY32CTL0</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7d2cc7f0087423874b2168cd0c63752f"> 1585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_H        OFS_MPY32CTL0+1</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad3f8762715ab839833e45715cdd877eb"> 1587</a></span>&#160;<span class="preprocessor">#define MPY_B               MPY_L      </span><span class="comment">/* Multiply Unsigned/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcaf7caeb67e8ca4cf610c57fc5ba400"> 1588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS_B              MPYS_L     </span><span class="comment">/* Multiply Signed/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabb4e74d9186009d4c57ff3de5c967e9"> 1589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC_B               MAC_L      </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6be4c8028e309ddb26fa4998006a68df"> 1590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS_B              MACS_L     </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1cf3f557520146d81b61f5c16f3aab27"> 1591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_B               OP2_L      </span><span class="comment">/* Operand 2 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02d3e80e92da4a0c609e6eea0b5fabd4"> 1592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPY32L_B            MPY32L_L   </span><span class="comment">/* 32-bit operand 1 - multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a36802ba9dfbf6bd68c1e4153a103effb"> 1593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPY32H_B            MPY32H_L   </span><span class="comment">/* 32-bit operand 1 - multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad0fb78d92774b74f3ba4e3e288c45f4e"> 1594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS32L_B           MPYS32L_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23082fd580733d39c859bd2973f250a1"> 1595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS32H_B           MPYS32H_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29604cf1162b1ea76486d503ed92bb82"> 1596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC32L_B            MAC32L_L   </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8410a25abd99d78251403b3478b8734e"> 1597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC32H_B            MAC32H_L   </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad08c0969a6456b29f30c0a9a98f1f376"> 1598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS32L_B           MACS32L_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a718871821cb3841d85001809133fdc2a"> 1599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS32H_B           MACS32H_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af2d1b885729df6c52972e3199b72b43c"> 1600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2L_B              OP2L_L     </span><span class="comment">/* 32-bit operand 2 - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02730e5c67ec959081ef597d21eccc02"> 1601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2H_B              OP2H_L     </span><span class="comment">/* 32-bit operand 2 - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f809a04b35cc070e23387e9f13e2da7"> 1604</a></span>&#160;<span class="preprocessor">#define MPYC                (0x0001u)  </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2c767b9435083f1e7d4d84e2b8db78d4"> 1606</a></span>&#160;<span class="preprocessor">#define MPYFRAC             (0x0004u)  </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a24894360345ef1ad8f534cb144f5eceb"> 1607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYSAT              (0x0008u)  </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6a78a0d7c6b600a94b28354c57984408"> 1608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM0               (0x0010u)  </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3da12e08149500229bd2ff69d108f5e"> 1609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM1               (0x0020u)  </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a317baf25b83723ce0784e615bf2d82c2"> 1610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP1_32              (0x0040u)  </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a675588748a931c45eb9f05067f93160e"> 1611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_32              (0x0080u)  </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac5ad0a15e60b79e3fc62fcf81b9e859f"> 1612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLYWRTEN         (0x0100u)  </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1065e6be583835c75c3546daa406b270"> 1613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLY32            (0x0200u)  </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ada7837e56418ee2dc0a61b51a702094d"> 1616</a></span>&#160;<span class="preprocessor">#define MPYC_L              (0x0001u)  </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"> 1618</a></span>&#160;<span class="preprocessor">#define MPYFRAC_L           (0x0004u)  </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac0667f089eb8091a0cf228a6f7861af"> 1619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYSAT_L            (0x0008u)  </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd6e00d82be94b71faa7b27b6591ed02"> 1620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM0_L             (0x0010u)  </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3c364e73d70f1b047ff97cf5dd1d6c9f"> 1621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM1_L             (0x0020u)  </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a08606b563fb3c93dd6d991be84160f41"> 1622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP1_32_L            (0x0040u)  </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab5874a979f310c898310bdb8f2a943cd"> 1623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_32_L            (0x0080u)  </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a3b33e4251f62b6e23cde980126d4b7"> 1627</a></span>&#160;<span class="preprocessor">#define MPYDLYWRTEN_H       (0x0001u)  </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab6e79910c316464a44eddf08e7a06373"> 1628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLY32_H          (0x0002u)  </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b0fcf19a97d3c20c34d5f7f32221786"> 1630</a></span>&#160;<span class="preprocessor">#define MPYM_0              (0x0000u)  </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9bc5dae03b0f222386f3995527a54d3"> 1631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_1              (0x0010u)  </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af82c1eb4f6e152bc4a336bb1ee944da6"> 1632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_2              (0x0020u)  </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a59b1ebf7b8a94ea37f2345f839a95388"> 1633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_3              (0x0030u)  </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a98839ecd26856ff99477792e4ab660df"> 1634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MPY           (0x0000u)  </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a60c9f521f0785ebcc60fdaeb1f627338"> 1635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MPYS          (0x0010u)  </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8d89be5b989a16ad21e2c5f5c1e4d46d"> 1636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MAC           (0x0020u)  </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a964dae3bc24c08f6b2402485a81c9cf6"> 1637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MACS          (0x0030u)  </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">* PMM - Power Management System</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PMM_FR5xx__      </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define OFS_PMMCTL0           (0x0000u)  </span><span class="comment">/* PMM Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_L          OFS_PMMCTL0</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_H          OFS_PMMCTL0+1</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG            (0x000Au)  </span><span class="comment">/* PMM Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_L           OFS_PMMIFG</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_H           OFS_PMMIFG+1</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0           (0x0010u)  </span><span class="comment">/* PMM Power Mode 5 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0_L          OFS_PM5CTL0</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0_H          OFS_PM5CTL0+1</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define PMMPW               (0xA500u)  </span><span class="comment">/* PMM Register Write Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPW_H             (0xA5)    </span><span class="comment">/* PMM Register Write Password for high word access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define PMMSWBOR            (0x0004u)  </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR            (0x0008u)  </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF           (0x0010u)  </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLE               (0x0020u)  </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE               (0x0040u)  </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define PMMSWBOR_L          (0x0004u)  </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR_L          (0x0008u)  </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF_L         (0x0010u)  </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLE_L             (0x0020u)  </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE_L             (0x0040u)  </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define PMMBORIFG           (0x0100u)  </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG           (0x0200u)  </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG           (0x0400u)  </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLIFG             (0x1000u)  </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG             (0x2000u)  </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG          (0x8000u)  </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define PMMBORIFG_H         (0x0001u)  </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG_H         (0x0002u)  </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG_H         (0x0004u)  </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLIFG_H           (0x0010u)  </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG_H           (0x0020u)  </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG_H        (0x0080u)  </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/* PM5CTL0 Power Mode 5 Control Bits */</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define LOCKLPM5            (0x0001u)  </span><span class="comment">/* Lock I/O pin configuration upon entry/exit to/from LPM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">/* PM5CTL0 Power Mode 5 Control Bits */</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define LOCKLPM5_L          (0x0001u)  </span><span class="comment">/* Lock I/O pin configuration upon entry/exit to/from LPM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">* DIGITAL I/O Port1/2 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT1_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT2_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTA_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define OFS_PAIN              (0x0000u)  </span><span class="comment">/* Port A Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIN_L             OFS_PAIN</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIN_H             OFS_PAIN+1</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT             (0x0002u)  </span><span class="comment">/* Port A Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT_L            OFS_PAOUT</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT_H            OFS_PAOUT+1</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR             (0x0004u)  </span><span class="comment">/* Port A Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR_L            OFS_PADIR</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR_H            OFS_PADIR+1</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN             (0x0006u)  </span><span class="comment">/* Port A Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN_L            OFS_PAREN</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN_H            OFS_PAREN+1</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL             (0x000Au)  </span><span class="comment">/* Port A Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL_L            OFS_PASEL</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL_H            OFS_PASEL+1</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL0            (0x000Au)  </span><span class="comment">/* Port A Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL0_L           OFS_PASEL0</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL0_H           OFS_PASEL0+1</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL1            (0x000Cu)  </span><span class="comment">/* Port A Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL1_L           OFS_PASEL1</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL1_H           OFS_PASEL1+1</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASELC            (0x0016u)  </span><span class="comment">/* Port A Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASELC_L           OFS_PASELC</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASELC_H           OFS_PASELC+1</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES             (0x0018u)  </span><span class="comment">/* Port A Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES_L            OFS_PAIES</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES_H            OFS_PAIES+1</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE              (0x001Au)  </span><span class="comment">/* Port A Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE_L             OFS_PAIE</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE_H             OFS_PAIE+1</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG             (0x001Cu)  </span><span class="comment">/* Port A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG_L            OFS_PAIFG</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG_H            OFS_PAIFG+1</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define OFS_P1IN              (0x0000u)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1OUT             (0x0002u)</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1DIR             (0x0004u)</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1REN             (0x0006u)</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SEL             (0x000Au)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SEL0            (0x000Au)</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SEL1            (0x000Cu)</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SELC            (0x0016u)</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IV              (0x000Eu)  </span><span class="comment">/* Port 1 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IES             (0x0018u)</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IE              (0x001Au)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IFG             (0x001Cu)</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IN              (0x0001u)</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2OUT             (0x0003u)</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2DIR             (0x0005u)</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2REN             (0x0007u)</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SEL             (0x000Bu)</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SEL0            (0x000Bu)</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SEL1            (0x000Du)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SELC            (0x0017u)</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IV              (0x001Eu)  </span><span class="comment">/* Port 2 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IES             (0x0019u)</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IE              (0x001Bu)</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IFG             (0x001du)</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IN                (PAIN_L)  </span><span class="comment">/* Port 1 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1OUT               (PAOUT_L) </span><span class="comment">/* Port 1 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1DIR               (PADIR_L) </span><span class="comment">/* Port 1 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1REN               (PAREN_L) </span><span class="comment">/* Port 1 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL               (PASEL_L) </span><span class="comment">/* Port 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL0              (PASEL0_L) </span><span class="comment">/* Port 1 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL1              (PASEL1_L) </span><span class="comment">/* Port 1 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SELC              (PASELC_L) </span><span class="comment">/* Port 1 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IES               (PAIES_L) </span><span class="comment">/* Port 1 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IE                (PAIE_L)  </span><span class="comment">/* Port 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IFG               (PAIFG_L) </span><span class="comment">/* Port 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">//Definitions for P1IV</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define P1IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG0          (0x0002u)    </span><span class="comment">/* P1IV P1IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG1          (0x0004u)    </span><span class="comment">/* P1IV P1IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG2          (0x0006u)    </span><span class="comment">/* P1IV P1IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG3          (0x0008u)    </span><span class="comment">/* P1IV P1IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG4          (0x000Au)    </span><span class="comment">/* P1IV P1IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG5          (0x000Cu)    </span><span class="comment">/* P1IV P1IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG6          (0x000Eu)    </span><span class="comment">/* P1IV P1IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG7          (0x0010u)    </span><span class="comment">/* P1IV P1IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define P2IN                (PAIN_H)  </span><span class="comment">/* Port 2 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2OUT               (PAOUT_H) </span><span class="comment">/* Port 2 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2DIR               (PADIR_H) </span><span class="comment">/* Port 2 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2REN               (PAREN_H) </span><span class="comment">/* Port 2 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL               (PASEL_H) </span><span class="comment">/* Port 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL0              (PASEL0_H) </span><span class="comment">/* Port 2 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL1              (PASEL1_H) </span><span class="comment">/* Port 2 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SELC              (PASELC_H) </span><span class="comment">/* Port 2 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IES               (PAIES_H) </span><span class="comment">/* Port 2 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IE                (PAIE_H)  </span><span class="comment">/* Port 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IFG               (PAIFG_H) </span><span class="comment">/* Port 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">//Definitions for P2IV</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define P2IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG0          (0x0002u)    </span><span class="comment">/* P2IV P2IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG1          (0x0004u)    </span><span class="comment">/* P2IV P2IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG2          (0x0006u)    </span><span class="comment">/* P2IV P2IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG3          (0x0008u)    </span><span class="comment">/* P2IV P2IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG4          (0x000Au)    </span><span class="comment">/* P2IV P2IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG5          (0x000Cu)    </span><span class="comment">/* P2IV P2IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG6          (0x000Eu)    </span><span class="comment">/* P2IV P2IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG7          (0x0010u)    </span><span class="comment">/* P2IV P2IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">* DIGITAL I/O Port3/4 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT3_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT4_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTB_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define OFS_PBIN              (0x0000u)  </span><span class="comment">/* Port B Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIN_L             OFS_PBIN</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIN_H             OFS_PBIN+1</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT             (0x0002u)  </span><span class="comment">/* Port B Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT_L            OFS_PBOUT</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT_H            OFS_PBOUT+1</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR             (0x0004u)  </span><span class="comment">/* Port B Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR_L            OFS_PBDIR</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR_H            OFS_PBDIR+1</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN             (0x0006u)  </span><span class="comment">/* Port B Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN_L            OFS_PBREN</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN_H            OFS_PBREN+1</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL             (0x000Au)  </span><span class="comment">/* Port B Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL_L            OFS_PBSEL</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL_H            OFS_PBSEL+1</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL0            (0x000Au)  </span><span class="comment">/* Port B Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL0_L           OFS_PBSEL0</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL0_H           OFS_PBSEL0+1</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL1            (0x000Cu)  </span><span class="comment">/* Port B Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL1_L           OFS_PBSEL1</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL1_H           OFS_PBSEL1+1</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSELC            (0x0016u)  </span><span class="comment">/* Port B Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSELC_L           OFS_PBSELC</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSELC_H           OFS_PBSELC+1</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES             (0x0018u)  </span><span class="comment">/* Port B Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES_L            OFS_PBIES</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES_H            OFS_PBIES+1</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE              (0x001Au)  </span><span class="comment">/* Port B Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE_L             OFS_PBIE</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE_H             OFS_PBIE+1</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG             (0x001Cu)  </span><span class="comment">/* Port B Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG_L            OFS_PBIFG</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG_H            OFS_PBIFG+1</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define OFS_P3IN              (0x0000u)</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3OUT             (0x0002u)</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3DIR             (0x0004u)</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3REN             (0x0006u)</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SEL             (0x000Au)</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SEL0            (0x000Au)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SEL1            (0x000Cu)</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SELC            (0x0016u)</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IV              (0x000Eu)  </span><span class="comment">/* Port 3 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IES             (0x0018u)</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IE              (0x001Au)</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IFG             (0x001Cu)</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IN              (0x0001u)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4OUT             (0x0003u)</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4DIR             (0x0005u)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4REN             (0x0007u)</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SEL             (0x000Bu)</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SEL0            (0x000Bu)</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SEL1            (0x000Du)</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SELC            (0x0017u)</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IV              (0x001Eu)  </span><span class="comment">/* Port 4 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IES             (0x0019u)</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IE              (0x001Bu)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IFG             (0x001du)</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IN                (PBIN_L)  </span><span class="comment">/* Port 3 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3OUT               (PBOUT_L) </span><span class="comment">/* Port 3 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3DIR               (PBDIR_L) </span><span class="comment">/* Port 3 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3REN               (PBREN_L) </span><span class="comment">/* Port 3 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SEL               (PBSEL_L) </span><span class="comment">/* Port 3 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SEL0              (PBSEL0_L) </span><span class="comment">/* Port 3 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SEL1              (PBSEL1_L) </span><span class="comment">/* Port 3 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SELC              (PBSELC_L) </span><span class="comment">/* Port 3 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IES               (PBIES_L) </span><span class="comment">/* Port 3 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IE                (PBIE_L)  </span><span class="comment">/* Port 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IFG               (PBIFG_L) </span><span class="comment">/* Port 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">//Definitions for P3IV</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define P3IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG0          (0x0002u)    </span><span class="comment">/* P3IV P3IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG1          (0x0004u)    </span><span class="comment">/* P3IV P3IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG2          (0x0006u)    </span><span class="comment">/* P3IV P3IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG3          (0x0008u)    </span><span class="comment">/* P3IV P3IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG4          (0x000Au)    </span><span class="comment">/* P3IV P3IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG5          (0x000Cu)    </span><span class="comment">/* P3IV P3IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG6          (0x000Eu)    </span><span class="comment">/* P3IV P3IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG7          (0x0010u)    </span><span class="comment">/* P3IV P3IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define P4IN                (PBIN_H)  </span><span class="comment">/* Port 4 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4OUT               (PBOUT_H) </span><span class="comment">/* Port 4 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4DIR               (PBDIR_H) </span><span class="comment">/* Port 4 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4REN               (PBREN_H) </span><span class="comment">/* Port 4 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SEL               (PBSEL_H) </span><span class="comment">/* Port 4 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SEL0              (PBSEL0_H) </span><span class="comment">/* Port 4 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SEL1              (PBSEL1_H) </span><span class="comment">/* Port 4 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SELC              (PBSELC_H) </span><span class="comment">/* Port 4 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IES               (PBIES_H) </span><span class="comment">/* Port 4 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IE                (PBIE_H)  </span><span class="comment">/* Port 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IFG               (PBIFG_H) </span><span class="comment">/* Port 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">//Definitions for P4IV</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define P4IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG0          (0x0002u)    </span><span class="comment">/* P4IV P4IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG1          (0x0004u)    </span><span class="comment">/* P4IV P4IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG2          (0x0006u)    </span><span class="comment">/* P4IV P4IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG3          (0x0008u)    </span><span class="comment">/* P4IV P4IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG4          (0x000Au)    </span><span class="comment">/* P4IV P4IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG5          (0x000Cu)    </span><span class="comment">/* P4IV P4IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG6          (0x000Eu)    </span><span class="comment">/* P4IV P4IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG7          (0x0010u)    </span><span class="comment">/* P4IV P4IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">* DIGITAL I/O Port5/6 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT5_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT6_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTC_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define OFS_PCIN              (0x0000u)  </span><span class="comment">/* Port C Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIN_L             OFS_PCIN</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIN_H             OFS_PCIN+1</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT             (0x0002u)  </span><span class="comment">/* Port C Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT_L            OFS_PCOUT</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT_H            OFS_PCOUT+1</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR             (0x0004u)  </span><span class="comment">/* Port C Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR_L            OFS_PCDIR</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR_H            OFS_PCDIR+1</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN             (0x0006u)  </span><span class="comment">/* Port C Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN_L            OFS_PCREN</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN_H            OFS_PCREN+1</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL             (0x000Au)  </span><span class="comment">/* Port C Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL_L            OFS_PCSEL</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL_H            OFS_PCSEL+1</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL0            (0x000Au)  </span><span class="comment">/* Port C Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL0_L           OFS_PCSEL0</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL0_H           OFS_PCSEL0+1</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL1            (0x000Cu)  </span><span class="comment">/* Port C Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL1_L           OFS_PCSEL1</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL1_H           OFS_PCSEL1+1</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSELC            (0x0016u)  </span><span class="comment">/* Port C Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSELC_L           OFS_PCSELC</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSELC_H           OFS_PCSELC+1</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES             (0x0018u)  </span><span class="comment">/* Port C Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES_L            OFS_PCIES</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES_H            OFS_PCIES+1</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE              (0x001Au)  </span><span class="comment">/* Port C Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE_L             OFS_PCIE</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE_H             OFS_PCIE+1</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG             (0x001Cu)  </span><span class="comment">/* Port C Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG_L            OFS_PCIFG</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG_H            OFS_PCIFG+1</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define OFS_P5IN              (0x0000u)</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5OUT             (0x0002u)</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5DIR             (0x0004u)</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5REN             (0x0006u)</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SEL             (0x000Au)</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SEL0            (0x000Au)</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SEL1            (0x000Cu)</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SELC            (0x0016u)</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IV              (0x000Eu)  </span><span class="comment">/* Port 5 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IES             (0x0018u)</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IE              (0x001Au)</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IFG             (0x001Cu)</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IN              (0x0001u)</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6OUT             (0x0003u)</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6DIR             (0x0005u)</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6REN             (0x0007u)</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SEL             (0x000Bu)</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SEL0            (0x000Bu)</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SEL1            (0x000Du)</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SELC            (0x0017u)</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IV              (0x001Eu)  </span><span class="comment">/* Port 6 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IES             (0x0019u)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IE              (0x001Bu)</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IFG             (0x001du)</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IN                (PCIN_L)  </span><span class="comment">/* Port 5 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5OUT               (PCOUT_L) </span><span class="comment">/* Port 5 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5DIR               (PCDIR_L) </span><span class="comment">/* Port 5 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5REN               (PCREN_L) </span><span class="comment">/* Port 5 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SEL               (PCSEL_L) </span><span class="comment">/* Port 5 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SEL0              (PCSEL0_L) </span><span class="comment">/* Port 5 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SEL1              (PCSEL1_L) </span><span class="comment">/* Port 5 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SELC              (PCSELC_L) </span><span class="comment">/* Port 5 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IES               (PCIES_L) </span><span class="comment">/* Port 5 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IE                (PCIE_L)  </span><span class="comment">/* Port 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IFG               (PCIFG_L) </span><span class="comment">/* Port 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">//Definitions for P5IV</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define P5IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG0          (0x0002u)    </span><span class="comment">/* P5IV P5IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG1          (0x0004u)    </span><span class="comment">/* P5IV P5IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG2          (0x0006u)    </span><span class="comment">/* P5IV P5IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG3          (0x0008u)    </span><span class="comment">/* P5IV P5IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG4          (0x000Au)    </span><span class="comment">/* P5IV P5IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG5          (0x000Cu)    </span><span class="comment">/* P5IV P5IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG6          (0x000Eu)    </span><span class="comment">/* P5IV P5IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG7          (0x0010u)    </span><span class="comment">/* P5IV P5IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define P6IN                (PCIN_H)  </span><span class="comment">/* Port 6 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6OUT               (PCOUT_H) </span><span class="comment">/* Port 6 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6DIR               (PCDIR_H) </span><span class="comment">/* Port 6 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6REN               (PCREN_H) </span><span class="comment">/* Port 6 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SEL               (PCSEL_H) </span><span class="comment">/* Port 6 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SEL0              (PCSEL0_H) </span><span class="comment">/* Port 6 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SEL1              (PCSEL1_H) </span><span class="comment">/* Port 6 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SELC              (PCSELC_H) </span><span class="comment">/* Port 6 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IES               (PCIES_H) </span><span class="comment">/* Port 6 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IE                (PCIE_H)  </span><span class="comment">/* Port 6 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IFG               (PCIFG_H) </span><span class="comment">/* Port 6 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">//Definitions for P6IV</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define P6IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG0          (0x0002u)    </span><span class="comment">/* P6IV P6IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG1          (0x0004u)    </span><span class="comment">/* P6IV P6IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG2          (0x0006u)    </span><span class="comment">/* P6IV P6IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG3          (0x0008u)    </span><span class="comment">/* P6IV P6IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG4          (0x000Au)    </span><span class="comment">/* P6IV P6IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG5          (0x000Cu)    </span><span class="comment">/* P6IV P6IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG6          (0x000Eu)    </span><span class="comment">/* P6IV P6IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG7          (0x0010u)    </span><span class="comment">/* P6IV P6IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">* DIGITAL I/O Port7/8 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT7_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT8_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTD_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define OFS_PDIN              (0x0000u)  </span><span class="comment">/* Port D Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIN_L             OFS_PDIN</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIN_H             OFS_PDIN+1</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT             (0x0002u)  </span><span class="comment">/* Port D Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT_L            OFS_PDOUT</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT_H            OFS_PDOUT+1</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR             (0x0004u)  </span><span class="comment">/* Port D Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR_L            OFS_PDDIR</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR_H            OFS_PDDIR+1</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN             (0x0006u)  </span><span class="comment">/* Port D Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN_L            OFS_PDREN</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN_H            OFS_PDREN+1</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL             (0x000Au)  </span><span class="comment">/* Port D Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL_L            OFS_PDSEL</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL_H            OFS_PDSEL+1</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL0            (0x000Au)  </span><span class="comment">/* Port D Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL0_L           OFS_PDSEL0</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL0_H           OFS_PDSEL0+1</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL1            (0x000Cu)  </span><span class="comment">/* Port D Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL1_L           OFS_PDSEL1</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL1_H           OFS_PDSEL1+1</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSELC            (0x0016u)  </span><span class="comment">/* Port D Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSELC_L           OFS_PDSELC</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSELC_H           OFS_PDSELC+1</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES             (0x0018u)  </span><span class="comment">/* Port D Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES_L            OFS_PDIES</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES_H            OFS_PDIES+1</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE              (0x001Au)  </span><span class="comment">/* Port D Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE_L             OFS_PDIE</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE_H             OFS_PDIE+1</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG             (0x001Cu)  </span><span class="comment">/* Port D Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG_L            OFS_PDIFG</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG_H            OFS_PDIFG+1</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define OFS_P7IN              (0x0000u)</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7OUT             (0x0002u)</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7DIR             (0x0004u)</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7REN             (0x0006u)</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SEL             (0x000Au)</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SEL0            (0x000Au)</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SEL1            (0x000Cu)</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SELC            (0x0016u)</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IV              (0x000Eu)  </span><span class="comment">/* Port 7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IES             (0x0018u)</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IE              (0x001Au)</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IFG             (0x001Cu)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IN              (0x0001u)</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8OUT             (0x0003u)</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8DIR             (0x0005u)</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8REN             (0x0007u)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SEL             (0x000Bu)</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SEL0            (0x000Bu)</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SEL1            (0x000Du)</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SELC            (0x0017u)</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IV              (0x001Eu)  </span><span class="comment">/* Port 8 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IES             (0x0019u)</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IE              (0x001Bu)</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IFG             (0x001du)</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IN                (PDIN_L)  </span><span class="comment">/* Port 7 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7OUT               (PDOUT_L) </span><span class="comment">/* Port 7 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7DIR               (PDDIR_L) </span><span class="comment">/* Port 7 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7REN               (PDREN_L) </span><span class="comment">/* Port 7 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SEL               (PDSEL_L) </span><span class="comment">/* Port 7 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SEL0              (PDSEL0_L) </span><span class="comment">/* Port 7 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SEL1              (PDSEL1_L) </span><span class="comment">/* Port 7 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SELC              (PDSELC_L) </span><span class="comment">/* Port 7 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IES               (PDIES_L) </span><span class="comment">/* Port 7 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IE                (PDIE_L)  </span><span class="comment">/* Port 7 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IFG               (PDIFG_L) </span><span class="comment">/* Port 7 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">//Definitions for P7IV</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define P7IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG0          (0x0002u)    </span><span class="comment">/* P7IV P7IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG1          (0x0004u)    </span><span class="comment">/* P7IV P7IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG2          (0x0006u)    </span><span class="comment">/* P7IV P7IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG3          (0x0008u)    </span><span class="comment">/* P7IV P7IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG4          (0x000Au)    </span><span class="comment">/* P7IV P7IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG5          (0x000Cu)    </span><span class="comment">/* P7IV P7IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG6          (0x000Eu)    </span><span class="comment">/* P7IV P7IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG7          (0x0010u)    </span><span class="comment">/* P7IV P7IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define P8IN                (PDIN_H)  </span><span class="comment">/* Port 8 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8OUT               (PDOUT_H) </span><span class="comment">/* Port 8 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8DIR               (PDDIR_H) </span><span class="comment">/* Port 8 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8REN               (PDREN_H) </span><span class="comment">/* Port 8 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SEL               (PDSEL_H) </span><span class="comment">/* Port 8 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SEL0              (PDSEL0_H) </span><span class="comment">/* Port 8 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SEL1              (PDSEL1_H) </span><span class="comment">/* Port 8 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SELC              (PDSELC_H) </span><span class="comment">/* Port 8 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IES               (PDIES_H) </span><span class="comment">/* Port 8 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IE                (PDIE_H)  </span><span class="comment">/* Port 8 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IFG               (PDIFG_H) </span><span class="comment">/* Port 8 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">//Definitions for P8IV</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define P8IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG0          (0x0002u)    </span><span class="comment">/* P8IV P8IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG1          (0x0004u)    </span><span class="comment">/* P8IV P8IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG2          (0x0006u)    </span><span class="comment">/* P8IV P8IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG3          (0x0008u)    </span><span class="comment">/* P8IV P8IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG4          (0x000Au)    </span><span class="comment">/* P8IV P8IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG5          (0x000Cu)    </span><span class="comment">/* P8IV P8IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG6          (0x000Eu)    </span><span class="comment">/* P8IV P8IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG7          (0x0010u)    </span><span class="comment">/* P8IV P8IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">* DIGITAL I/O Port9/10 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT9_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT10_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTE_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define OFS_PEIN              (0x0000u)  </span><span class="comment">/* Port E Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIN_L             OFS_PEIN</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIN_H             OFS_PEIN+1</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT             (0x0002u)  </span><span class="comment">/* Port E Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT_L            OFS_PEOUT</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT_H            OFS_PEOUT+1</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR             (0x0004u)  </span><span class="comment">/* Port E Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR_L            OFS_PEDIR</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR_H            OFS_PEDIR+1</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN             (0x0006u)  </span><span class="comment">/* Port E Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN_L            OFS_PEREN</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN_H            OFS_PEREN+1</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL             (0x000Au)  </span><span class="comment">/* Port E Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL_L            OFS_PESEL</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL_H            OFS_PESEL+1</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL0            (0x000Au)  </span><span class="comment">/* Port E Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL0_L           OFS_PESEL0</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL0_H           OFS_PESEL0+1</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL1            (0x000Cu)  </span><span class="comment">/* Port E Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL1_L           OFS_PESEL1</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL1_H           OFS_PESEL1+1</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESELC            (0x0016u)  </span><span class="comment">/* Port E Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESELC_L           OFS_PESELC</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESELC_H           OFS_PESELC+1</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES             (0x0018u)  </span><span class="comment">/* Port E Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES_L            OFS_PEIES</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES_H            OFS_PEIES+1</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE              (0x001Au)  </span><span class="comment">/* Port E Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE_L             OFS_PEIE</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE_H             OFS_PEIE+1</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG             (0x001Cu)  </span><span class="comment">/* Port E Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG_L            OFS_PEIFG</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG_H            OFS_PEIFG+1</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define OFS_P9IN              (0x0000u)</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9OUT             (0x0002u)</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9DIR             (0x0004u)</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9REN             (0x0006u)</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SEL             (0x000Au)</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SEL0            (0x000Au)</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SEL1            (0x000Cu)</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SELC            (0x0016u)</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IV              (0x000Eu)  </span><span class="comment">/* Port 9 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IES             (0x0018u)</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IE              (0x001Au)</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IFG             (0x001Cu)</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IN             (0x0001u)</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10OUT            (0x0003u)</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10DIR            (0x0005u)</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10REN            (0x0007u)</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SEL            (0x000Bu)</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SEL0           (0x000Bu)</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SEL1           (0x000Du)</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SELC           (0x0017u)</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IV             (0x001Eu)  </span><span class="comment">/* Port 10 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IES            (0x0019u)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IE             (0x001Bu)</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IFG            (0x001du)</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IN                (PEIN_L)  </span><span class="comment">/* Port 9 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9OUT               (PEOUT_L) </span><span class="comment">/* Port 9 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9DIR               (PEDIR_L) </span><span class="comment">/* Port 9 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9REN               (PEREN_L) </span><span class="comment">/* Port 9 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SEL               (PESEL_L) </span><span class="comment">/* Port 9 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SEL0              (PESEL0_L) </span><span class="comment">/* Port 9 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SEL1              (PESEL1_L) </span><span class="comment">/* Port 9 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SELC              (PESELC_L) </span><span class="comment">/* Port 9 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IES               (PEIES_L) </span><span class="comment">/* Port 9 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IE                (PEIE_L)  </span><span class="comment">/* Port 9 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IFG               (PEIFG_L) </span><span class="comment">/* Port 9 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">//Definitions for P9IV</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define P9IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG0          (0x0002u)    </span><span class="comment">/* P9IV P9IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG1          (0x0004u)    </span><span class="comment">/* P9IV P9IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG2          (0x0006u)    </span><span class="comment">/* P9IV P9IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG3          (0x0008u)    </span><span class="comment">/* P9IV P9IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG4          (0x000Au)    </span><span class="comment">/* P9IV P9IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG5          (0x000Cu)    </span><span class="comment">/* P9IV P9IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG6          (0x000Eu)    </span><span class="comment">/* P9IV P9IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG7          (0x0010u)    </span><span class="comment">/* P9IV P9IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define P10IN                (PEIN_H)  </span><span class="comment">/* Port 10 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10OUT               (PEOUT_H) </span><span class="comment">/* Port 10 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10DIR               (PEDIR_H) </span><span class="comment">/* Port 10 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10REN               (PEREN_H) </span><span class="comment">/* Port 10 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SEL               (PESEL_H) </span><span class="comment">/* Port 10 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SEL0              (PESEL0_H) </span><span class="comment">/* Port 10 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SEL1              (PESEL1_H) </span><span class="comment">/* Port 10 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SELC              (PESELC_H) </span><span class="comment">/* Port 10 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IES               (PEIES_H) </span><span class="comment">/* Port 10 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IE                (PEIE_H)  </span><span class="comment">/* Port 10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IFG               (PEIFG_H) </span><span class="comment">/* Port 10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">//Definitions for P10IV</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define P10IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG0          (0x0002u)    </span><span class="comment">/* P10IV P10IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG1          (0x0004u)    </span><span class="comment">/* P10IV P10IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG2          (0x0006u)    </span><span class="comment">/* P10IV P10IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG3          (0x0008u)    </span><span class="comment">/* P10IV P10IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG4          (0x000Au)    </span><span class="comment">/* P10IV P10IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG5          (0x000Cu)    </span><span class="comment">/* P10IV P10IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG6          (0x000Eu)    </span><span class="comment">/* P10IV P10IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG7          (0x0010u)    </span><span class="comment">/* P10IV P10IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">* DIGITAL I/O Port11 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT11_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTF_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define OFS_PFIN              (0x0000u)  </span><span class="comment">/* Port F Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIN_L             OFS_PFIN</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIN_H             OFS_PFIN+1</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT             (0x0002u)  </span><span class="comment">/* Port F Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT_L            OFS_PFOUT</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT_H            OFS_PFOUT+1</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR             (0x0004u)  </span><span class="comment">/* Port F Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR_L            OFS_PFDIR</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR_H            OFS_PFDIR+1</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN             (0x0006u)  </span><span class="comment">/* Port F Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN_L            OFS_PFREN</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN_H            OFS_PFREN+1</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL             (0x000Au)  </span><span class="comment">/* Port F Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL_L            OFS_PFSEL</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL_H            OFS_PFSEL+1</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL0            (0x000Au)  </span><span class="comment">/* Port F Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL0_L           OFS_PFSEL0</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL0_H           OFS_PFSEL0+1</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL1            (0x000Cu)  </span><span class="comment">/* Port F Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL1_L           OFS_PFSEL1</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL1_H           OFS_PFSEL1+1</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSELC            (0x0016u)  </span><span class="comment">/* Port F Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSELC_L           OFS_PFSELC</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSELC_H           OFS_PFSELC+1</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES             (0x0018u)  </span><span class="comment">/* Port F Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES_L            OFS_PFIES</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES_H            OFS_PFIES+1</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE              (0x001Au)  </span><span class="comment">/* Port F Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE_L             OFS_PFIE</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE_H             OFS_PFIE+1</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG             (0x001Cu)  </span><span class="comment">/* Port F Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG_L            OFS_PFIFG</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG_H            OFS_PFIFG+1</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define OFS_P11IN             (0x0000u)</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11OUT            (0x0002u)</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11DIR            (0x0004u)</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11REN            (0x0006u)</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SEL            (0x000Au)</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SEL0           (0x000Au)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SEL1           (0x000Cu)</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SELC           (0x0016u)</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IV             (0x000Eu)  </span><span class="comment">/* Port 11 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IES            (0x0018u)</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IE             (0x001Au)</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IFG            (0x001Cu)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IN                (PFIN_L)  </span><span class="comment">/* Port 11 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11OUT               (PFOUT_L) </span><span class="comment">/* Port 11 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11DIR               (PFDIR_L) </span><span class="comment">/* Port 11 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11REN               (PFREN_L) </span><span class="comment">/* Port 11 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11SEL               (PFSEL_L) </span><span class="comment">/* Port 11 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11SEL0              (PFSEL0_L) </span><span class="comment">/* Port 11 Selection0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11SEL1              (PFSEL1_L) </span><span class="comment">/* Port 11 Selection1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SELC           (0x0017u)</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define P11IES               (PFIES_L) </span><span class="comment">/* Port 11 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IE                (PFIE_L)  </span><span class="comment">/* Port 11 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IFG               (PFIFG_L) </span><span class="comment">/* Port 11 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">//Definitions for P11IV</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define P11IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG0          (0x0002u)    </span><span class="comment">/* P11IV P11IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG1          (0x0004u)    </span><span class="comment">/* P11IV P11IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG2          (0x0006u)    </span><span class="comment">/* P11IV P11IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG3          (0x0008u)    </span><span class="comment">/* P11IV P11IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG4          (0x000Au)    </span><span class="comment">/* P11IV P11IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG5          (0x000Cu)    </span><span class="comment">/* P11IV P11IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG6          (0x000Eu)    </span><span class="comment">/* P11IV P11IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG7          (0x0010u)    </span><span class="comment">/* P11IV P11IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">* DIGITAL I/O PortJ Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORTJ_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define OFS_PJIN              (0x0000u)  </span><span class="comment">/* Port J Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJIN_L             OFS_PJIN</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJIN_H             OFS_PJIN+1</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT             (0x0002u)  </span><span class="comment">/* Port J Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT_L            OFS_PJOUT</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT_H            OFS_PJOUT+1</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR             (0x0004u)  </span><span class="comment">/* Port J Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR_L            OFS_PJDIR</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR_H            OFS_PJDIR+1</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN             (0x0006u)  </span><span class="comment">/* Port J Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN_L            OFS_PJREN</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN_H            OFS_PJREN+1</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL0            (0x000Au)  </span><span class="comment">/* Port J Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL0_L           OFS_PJSEL0</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL0_H           OFS_PJSEL0+1</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL1            (0x000Cu)  </span><span class="comment">/* Port J Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL1_L           OFS_PJSEL1</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL1_H           OFS_PJSEL1+1</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSELC            (0x0016u)  </span><span class="comment">/* Port J Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSELC_L           OFS_PJSELC</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSELC_H           OFS_PJSELC+1</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">* PMM - Power Management System</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PMM_FR5xx__      </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba"> 2388</a></span>&#160;<span class="preprocessor">#define OFS_PMMCTL0           (0x0000u)  </span><span class="comment">/* PMM Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5001fb6217e362ca03c82bcbc374bb3"> 2389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_L          OFS_PMMCTL0</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa76255f4ccf1ea0069b6d7affa855199"> 2390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_H          OFS_PMMCTL0+1</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8"> 2391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG            (0x000Au)  </span><span class="comment">/* PMM Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a393d2e46fcb6019acc18701b4218abbd"> 2392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_L           OFS_PMMIFG</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2ac4c1c145da86e66711ead4bcfc60da"> 2393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_H           OFS_PMMIFG+1</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0"> 2394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0           (0x0010u)  </span><span class="comment">/* PMM Power Mode 5 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f3eaa49de29afb7f8ca957c7f962663"> 2395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0_L          OFS_PM5CTL0</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40a3423d59623fd9d1c23fc1bdea2f74"> 2396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0_H          OFS_PM5CTL0+1</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2192f26122894bc395b49dfccbb0eeb4"> 2398</a></span>&#160;<span class="preprocessor">#define PMMPW               (0xA500u)  </span><span class="comment">/* PMM Register Write Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a49e3c0233887d13ad743b4fe9c0c8b6e"> 2399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPW_H             (0xA5)    </span><span class="comment">/* PMM Register Write Password for high word access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9510e7e43812d174f09da846a2a6c0c5"> 2402</a></span>&#160;<span class="preprocessor">#define PMMSWBOR            (0x0004u)  </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ca726de821b83c3a85b10d06770cd1c"> 2403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR            (0x0008u)  </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e4f8f522dd962a55aade291cc6f5318"> 2404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF           (0x0010u)  </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a775b67a8c2df6ecf7225c8de70631ead"> 2405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLE               (0x0020u)  </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa303492df56594c301a5d90a85dfcfce"> 2406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE               (0x0040u)  </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3eec5806996058502840ce19a8dc808d"> 2409</a></span>&#160;<span class="preprocessor">#define PMMSWBOR_L          (0x0004u)  </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa3fac143314ee136a8c0a19d166845b1"> 2410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR_L          (0x0008u)  </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab2167ed0abe167dea36d883600390bc"> 2411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF_L         (0x0010u)  </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a94cc583f6d118228bb26073b53726781"> 2412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLE_L             (0x0020u)  </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a92ab7db2d8c5c85512c75dc2e79287c6"> 2413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE_L             (0x0040u)  </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a922687c524dc555a97196bfe15d87480"> 2416</a></span>&#160;<span class="preprocessor">#define PMMBORIFG           (0x0100u)  </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"> 2417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG           (0x0200u)  </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a30419e5f57aab47772be0961ce2d7ef8"> 2418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG           (0x0400u)  </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47f96fae6add6c73834cf9474e21d462"> 2419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLIFG             (0x1000u)  </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a04a325e715ac13f501c494ceafbe7f87"> 2420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG             (0x2000u)  </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2"> 2421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG          (0x8000u)  </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa9885927e3bcad2479d03c4d2f7d1372"> 2424</a></span>&#160;<span class="preprocessor">#define PMMBORIFG_H         (0x0001u)  </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaff51d0a4584279ae080d630bd2987b2"> 2425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG_H         (0x0002u)  </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e827223c0ab842cdd5e27655663d71d"> 2426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG_H         (0x0004u)  </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a900a746ddf92a6783a89faa3efa06fcb"> 2427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLIFG_H           (0x0010u)  </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adcbb2b8791e5e899b5a446c0bfc29c36"> 2428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG_H           (0x0020u)  </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adedfae44d9fb08ba87f07ef373f11241"> 2429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG_H        (0x0080u)  </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">/* PM5CTL0 Power Mode 5 Control Bits */</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae5ced65b3157bff07c84be399063da5c"> 2432</a></span>&#160;<span class="preprocessor">#define LOCKLPM5            (0x0001u)  </span><span class="comment">/* Lock I/O pin configuration upon entry/exit to/from LPM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">/* PM5CTL0 Power Mode 5 Control Bits */</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a194a6447299b8f5ea178b7b096a2013b"> 2435</a></span>&#160;<span class="preprocessor">#define LOCKLPM5_L          (0x0001u)  </span><span class="comment">/* Lock I/O pin configuration upon entry/exit to/from LPM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">* Shared Reference</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_REF__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327"> 2443</a></span>&#160;<span class="preprocessor">#define OFS_REFCTL0           (0x0000u)  </span><span class="comment">/* REF Shared Reference control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac8a6c96807a31d11adb15bf763e81372"> 2444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_L          OFS_REFCTL0</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af53d28b16aac750af91eeffcb72c2f03"> 2445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_H          OFS_REFCTL0+1</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a34aaea1d5a06d754c951bac82bb57f5c"> 2448</a></span>&#160;<span class="preprocessor">#define REFON               (0x0001u)  </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71ca0da5a3b1bf36fb9f35139a60b052"> 2451</a></span>&#160;<span class="preprocessor">#define REFTCOFF            (0x0008u)  </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adecd624280ab1d05fa09b631af4fe0ae"> 2452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0            (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad95b8fa0a77d0e31bf3c89024c299b2b"> 2453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1            (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad963394541e13dd4fc0bf80a45d4b5b9"> 2456</a></span>&#160;<span class="preprocessor">#define REFGENACT           (0x0100u)  </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab8a930896d7b7d9dedd58a6362c840d2"> 2457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT            (0x0200u)  </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af4c4bc332b1066052e84743fe96f431c"> 2458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY          (0x0400u)  </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5f7dbedd35c982b53fb3776e8dfac020"> 2459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE              (0x0800u)  </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1eac0c8a61d71804f3453207ab9cf2bb"> 2466</a></span>&#160;<span class="preprocessor">#define REFON_L             (0x0001u)  </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a921788b882da0f827a839e285ef76016"> 2469</a></span>&#160;<span class="preprocessor">#define REFTCOFF_L          (0x0008u)  </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a67b59b613ec0fa98dfc564f136eb8aec"> 2470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0_L          (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7b3ed4742085b77d89e210ba67637ad0"> 2471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1_L          (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1454baf8f0365a96c3495193101943e3"> 2484</a></span>&#160;<span class="preprocessor">#define REFGENACT_H         (0x0001u)  </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aedc48fcc68d28fdd678b7ec353f8a73c"> 2485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT_H          (0x0002u)  </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a745c5f4212d5ef1a5f6241ca3a57be2c"> 2486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY_H        (0x0004u)  </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab97508389b85513e9062f16a827eb59"> 2487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE_H            (0x0008u)  </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40730b1610fceefe214715737d4e79f7"> 2493</a></span>&#160;<span class="preprocessor">#define REFVSEL_0           (0x0000u)  </span><span class="comment">/* REF Reference Voltage Level Select 1.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a63bcd29b829e2b68bbf201d1e910380f"> 2494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_1           (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.0V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afacafde54c368ab048c7618191ebb27e"> 2495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_2           (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a42d145f1286120ff179881cf594cb042"> 2496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_3           (0x0030u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">* Real Time Clock</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RTC_B__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b"> 2504</a></span>&#160;<span class="preprocessor">#define OFS_RTCCTL01          (0x0000u)  </span><span class="comment">/* Real Timer Control 0/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa4786d033077a692344a2b10f3dd9624"> 2505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_L         OFS_RTCCTL01</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ce6522ab27003178e474ac28a0ac856"> 2506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_H         OFS_RTCCTL01+1</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd"> 2507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23          (0x0002u)  </span><span class="comment">/* Real Timer Control 2/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa4237cfd9e849b25da24a670736f78b0"> 2508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_L         OFS_RTCCTL23</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad69f773842fb2824af94f6d14a56af62"> 2509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_H         OFS_RTCCTL23+1</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351"> 2510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL         (0x0008u)  </span><span class="comment">/* Real Timer Prescale Timer 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa4765ee2f28111917d327caaddc36202"> 2511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_L        OFS_RTCPS0CTL</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e6035928cf3509f8cb3364fab59513b"> 2512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_H        OFS_RTCPS0CTL+1</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95"> 2513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL         (0x000Au)  </span><span class="comment">/* Real Timer Prescale Timer 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee37b40816c3fed48e004a88599f11fc"> 2514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_L        OFS_RTCPS1CTL</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7b0a0f3de8435dc62974f318a8f5a8bb"> 2515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_H        OFS_RTCPS1CTL+1</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e"> 2516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS             (0x000Cu)  </span><span class="comment">/* Real Timer Prescale Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a383e8970eb543c22271883e1fdc062a1"> 2517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_L            OFS_RTCPS</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae76ecee745619ea2aab69c3986feefaa"> 2518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_H            OFS_RTCPS+1</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac03f2d0e839b1f9d382a65a07aed49f8"> 2519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCIV             (0x000Eu)  </span><span class="comment">/* Real Time Clock Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1"> 2520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0           (0x0010u)  </span><span class="comment">/* Real Time Clock Time 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4f47fdd57208ede177faeca72279077"> 2521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_L          OFS_RTCTIM0</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a477ee46c2074515e0eb3d251f47d0627"> 2522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_H          OFS_RTCTIM0+1</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0"> 2523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1           (0x0012u)  </span><span class="comment">/* Real Time Clock Time 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aece3cbb57773ce79fa9f8c10de4d9803"> 2524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_L          OFS_RTCTIM1</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8bd09d2be0f2b68a14ec9bf39112f173"> 2525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_H          OFS_RTCTIM1+1</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4"> 2526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE           (0x0014u)  </span><span class="comment">/* Real Time Clock Date */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adec7563a910a78ad7161ffc5da958976"> 2527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_L          OFS_RTCDATE</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5f804f3c487092c219285a9339326d94"> 2528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_H          OFS_RTCDATE+1</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e"> 2529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR           (0x0016u)  </span><span class="comment">/* Real Time Clock Year */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2ac4438707d387df085358fbbb161bb8"> 2530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_L          OFS_RTCYEAR</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af9a8f9e45a26997d8f1d4c034ced3dc0"> 2531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_H          OFS_RTCYEAR+1</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658"> 2532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR         (0x0018u)  </span><span class="comment">/* Real Time Clock Alarm Min/Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a64136618e951f68e2dfe2b2e03761dfd"> 2533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_L        OFS_RTCAMINHR</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac68db334c95627593f1140933aaa85c7"> 2534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_H        OFS_RTCAMINHR+1</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428"> 2535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY        (0x001Au)  </span><span class="comment">/* Real Time Clock Alarm day of week/day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84ba2c91544533110f58db6c8d5f9414"> 2536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_L       OFS_RTCADOWDAY</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a891517dd85f61e448ee3566f1b7a4b92"> 2537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_H       OFS_RTCADOWDAY+1</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9e4f5f3aec622a6fe251ebe9dc88ba81"> 2538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BIN2BCD           (0x001Cu)  </span><span class="comment">/* Real Time Binary-to-BCD conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51f8edfd711cb194fa958b245b63079d"> 2539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BCD2BIN           (0x001Eu)  </span><span class="comment">/* Real Time BCD-to-binary conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3c550de2fee3ffa349ea3deaafe01ca"> 2540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSEC            (0x0010u)</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a052fcd57d54f09775a9086412a2ccb8b"> 2541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMIN            (0x0011u)</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac527536fc22248c8bb87a60ad3d2c671"> 2542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOUR           (0x0012u)</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9aff83db53b86c8ac90e430ffa79d417"> 2543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDOW            (0x0013u)</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a051ad170c9e1b994292872799022ee4f"> 2544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAY            (0x0014u)</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3c17a79fbfe19d093c5b57c65f2cf584"> 2545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMON            (0x0015u)</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4b9114d35587582f468d384ef0fe79ff"> 2546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMIN           (0x0018u)</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad37d3c32dc537db121dbcab15260bcf6"> 2547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAHOUR          (0x0019u)</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a471fe81287745db0065b8d37fb2a16a2"> 2548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOW           (0x001Au)</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae606951f63e5db095fb49c5d2b1803ed"> 2549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADAY           (0x001Bu)</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b161c75a30b4cea5241b85be0e53ae9"> 2551</a></span>&#160;<span class="preprocessor">#define RTCCTL0             RTCCTL01_L  </span><span class="comment">/* Real Time Clock Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7fb57ef4ce1664374ac01b0ade542b19"> 2552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL1             RTCCTL01_H  </span><span class="comment">/* Real Time Clock Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af40b6154c845f212a7bd8de83c548c30"> 2553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL2             RTCCTL23_L  </span><span class="comment">/* Real Time Clock Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a82cca142f4871899036057173fafcf79"> 2554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL3             RTCCTL23_H  </span><span class="comment">/* Real Time Clock Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a904f601e78ef49e1dd7cd94ca377d992"> 2555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT12             RTCTIM0</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1a07b2c6928b0ebfabd9005833ca95d9"> 2556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT34             RTCTIM1</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a050d2d08acb5d5b4c0a6c3f11c8b5f86"> 2557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT1              RTCTIM0_L</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a49466c2c7288053c30c9c12ddb754114"> 2558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT2              RTCTIM0_H</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6f06dd20d54303ed68c48585cdde8adb"> 2559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT3              RTCTIM1_L</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4073b990c512b9b2c2c59c9a57cbe39a"> 2560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT4              RTCTIM1_H</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6bf21b5a694fa6902ff474b15092254"> 2561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSEC              RTCTIM0_L</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0150d9e65ef842a5636b60239fbc936c"> 2562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMIN              RTCTIM0_H</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9bada5c628434fc86acaf3e6bee945aa"> 2563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR             RTCTIM1_L</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a88bb9d5598b88ec9306fddbf48b72692"> 2564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDOW              RTCTIM1_H</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a"> 2565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDAY              RTCDATE_L</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8"> 2566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMON              RTCDATE_H</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad3232ec86753b738fc0da37ea870b486"> 2567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL            RTCYEAR_L</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeeafc9319915ce334bdb03f182944cc2"> 2568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARH            RTCYEAR_H</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e887956f69029530681b194cee8c263"> 2569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PS               RTCPS_L</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af0142c5639a800931fcc7b326a494ccf"> 2570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PS               RTCPS_H</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2179d9442fc323b80f580156a261f51a"> 2571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN             RTCAMINHR_L  </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72"> 2572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAHOUR            RTCAMINHR_H  </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a964dbe6596422ae78777e7e769c494fb"> 2573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADOW             RTCADOWDAY_L </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a46047a7c32a80557bcd9146157dc8817"> 2574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADAY             RTCADOWDAY_H </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2030a9fe75e4765abcbb0dbdd804b556"> 2577</a></span>&#160;<span class="preprocessor">#define RTCBCD              (0x8000u)     </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abb02d92660cdbd16e0808f8d14faefeb"> 2578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD             (0x4000u)     </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)     /* RESERVED */</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4fe04b27e6c34e304cb01369fc23b60a"> 2580</a></span>&#160;<span class="preprocessor">#define RTCRDY              (0x1000u)     </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)     /* RESERVED */</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)     /* RESERVED */</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe8bfc578c7f1beedc1888791c7f3482"> 2583</a></span>&#160;<span class="preprocessor">#define RTCTEV1             (0x0200u)     </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8"> 2584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0             (0x0100u)     </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3aa7920abcb56e58b0bc25aacf82b451"> 2585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIE             (0x0080u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac3f6f251c8b4a00ce4f758791b85600b"> 2586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE            (0x0040u)     </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f00f14a4103fd3910fa8cc6527766df"> 2587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE              (0x0020u)     </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2b4a560a78ad909cbea5598cb6126313"> 2588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE            (0x0010u)     </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5cce00d1de0803de8c314f6cd6bed01b"> 2589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG            (0x0008u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5"> 2590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG           (0x0004u)     </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad186139939be7841a27151671f9bf4e5"> 2591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG             (0x0002u)     </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7620975046d940e2b1b581dd68c19f4b"> 2592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG           (0x0001u)     </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)     /* RESERVED */</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)     /* RESERVED */</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)     /* RESERVED */</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3d8dff3abe2bce19b8fbac7ea029ed2a"> 2598</a></span>&#160;<span class="preprocessor">#define RTCOFIE_L           (0x0080u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc"> 2599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE_L          (0x0040u)     </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4a01d385b118428379b8463c4d2fa34a"> 2600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE_L            (0x0020u)     </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7585ee841a8a6c20da80a1bea93f362"> 2601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE_L          (0x0010u)     </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1f5dfea7af04ef730636886108b460c"> 2602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG_L          (0x0008u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a312784c65afa6eb5e9908c7202c3ab37"> 2603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG_L         (0x0004u)     </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a716755159216bafbde6b1b1f68a2582a"> 2604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG_L           (0x0002u)     </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c"> 2605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG_L         (0x0001u)     </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aad5eed82533988992af2bb9a18fa46a4"> 2608</a></span>&#160;<span class="preprocessor">#define RTCBCD_H            (0x0080u)     </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3c99106a9cf94c825c6ecd480942d980"> 2609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD_H           (0x0040u)     </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)     /* RESERVED */</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a42427c40d69b940b9e31d63a12697c71"> 2611</a></span>&#160;<span class="preprocessor">#define RTCRDY_H            (0x0010u)     </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)     /* RESERVED */</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)     /* RESERVED */</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a01ad04f17774da0c47ce92fa566d84f7"> 2614</a></span>&#160;<span class="preprocessor">#define RTCTEV1_H           (0x0002u)     </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a697d112ed2ef859ccc300bc8ea3a09d6"> 2615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0_H           (0x0001u)     </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a155c3f7aca7fde221f766475cd26d4e4"> 2617</a></span>&#160;<span class="preprocessor">#define RTCTEV_0            (0x0000u)     </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a1b9c88348f09cdd59890d359f0f115"> 2618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_1            (0x0100u)     </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95"> 2619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_2            (0x0200u)     </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4"> 2620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_3            (0x0300u)     </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee424c44ba80d854572beb7677966244"> 2621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__MIN         (0x0000u)     </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44b1260136198f8e3a529eb40e1c7a91"> 2622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__HOUR        (0x0100u)     </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c34965599ace8aa0608d2ce49ea6086"> 2623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__0000        (0x0200u)     </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd2a8fee0c47789c6237b24f7740a71e"> 2624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__1200        (0x0300u)     </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56"> 2627</a></span>&#160;<span class="preprocessor">#define RTCCALF1            (0x0200u)     </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4"> 2628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0            (0x0100u)     </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a997217f19beea1021bd14e220880e775"> 2629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALS             (0x0080u)     </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aea956a13427c2e5a10983d2aa54752d5"> 2631</a></span>&#160;<span class="preprocessor">#define RTCCAL5             (0x0020u)     </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d08b1b702bb8329bf99e1e80486b6fa"> 2632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4             (0x0010u)     </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af8f1dba548663cf1a29ce25a9e3552cc"> 2633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3             (0x0008u)     </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81ebf0c34c94a20be76a88fef46aa663"> 2634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2             (0x0004u)     </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9c0f886f4cc67e40baabaf09205f7b53"> 2635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1             (0x0002u)     </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e800bd0450f06b630baab23539a084f"> 2636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0             (0x0001u)     </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae865257e69c7f925c85dd3dff4af915"> 2639</a></span>&#160;<span class="preprocessor">#define RTCCALS_L           (0x0080u)     </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a34d199ca61599a7512133aca813c7fb7"> 2641</a></span>&#160;<span class="preprocessor">#define RTCCAL5_L           (0x0020u)     </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a617290fcd6763a87c1b740741ca3a46d"> 2642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4_L           (0x0010u)     </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a97f77f9a0460313eb046b2804ea219f3"> 2643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3_L           (0x0008u)     </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2b3017c4aaadab68c10174c37e631ebe"> 2644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2_L           (0x0004u)     </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac1622a6a7b7ebf4d6d8e449dae6c1b81"> 2645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1_L           (0x0002u)     </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a95f2f00b1b7a1e3bcd180f7ca6a7f925"> 2646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0_L           (0x0001u)     </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0d5129e69d3a967f75f2c425b4af9386"> 2649</a></span>&#160;<span class="preprocessor">#define RTCCALF1_H          (0x0002u)     </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29ef5a9738fd75560a271aae1c5d26bd"> 2650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0_H          (0x0001u)     </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abed403866d53132f688951dded9492e4"> 2653</a></span>&#160;<span class="preprocessor">#define RTCCALF_0           (0x0000u)     </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a984ef4044cfd13b50cc3a58a92d03775"> 2654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_1           (0x0100u)     </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29b61b4352caf5f00b61060e22a5176f"> 2655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_2           (0x0200u)     </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a69596bd3760b6f25332dd55314b50059"> 2656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_3           (0x0300u)     </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a"> 2658</a></span>&#160;<span class="preprocessor">#define RTCAE               (0x80)     </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8df540a1b771cc337fad101d5e652bcc"> 2664</a></span>&#160;<span class="preprocessor">#define RT0IP2              (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a80a624384d9c1a27789263cb91aca1ce"> 2665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1              (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9f3e3a68929ede6af6c884121f8af180"> 2666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0              (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa"> 2667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE             (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a353de96b0083615a72a29bec48838c5c"> 2668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG            (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab7df5c8acbfd81e7e37f186eab096bca"> 2674</a></span>&#160;<span class="preprocessor">#define RT0IP2_L            (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0"> 2675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1_L            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a"> 2676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0_L            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13"> 2677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE_L           (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a690db286ec3ec7f981c5ba2904aa275b"> 2678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG_L          (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a49b91f57249723afeff5b46124acd510"> 2680</a></span>&#160;<span class="preprocessor">#define RT0IP_0             (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a99150fa82b59ef7f6a4001749d582034"> 2681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_1             (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa682448376f9bf9ba94d155af2729d5d"> 2682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_2             (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d602e36864e87dbafb28882c85e7933"> 2683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_3             (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab6fef48e0f35ee1640149ea68dea99c0"> 2684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_4             (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a79aafe44119b27513e9d2e33b99d369d"> 2685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_5             (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a991860554488c62b6ff17762847279e0"> 2686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_6             (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9cc85af88552d737aeeedd1212f828d0"> 2687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_7             (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af53438e7f9f37d824b1d2809d9242309"> 2689</a></span>&#160;<span class="preprocessor">#define RT0IP__2            (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a86f4dbf044879346310e1e4b21c74e32"> 2690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__4            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afb5b4587c8a50224d4f87c253fe3f3fc"> 2691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__8            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a812d1db6ce449c4c6bfdaf333bc81014"> 2692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__16           (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aadf3d0e2c34139752ec3d5fbccd4b544"> 2693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__32           (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5c1446b0bd262d2ebb8b9ec16c604a8"> 2694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__64           (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9cb28ff767ae37c885e4adf71af6d769"> 2695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__128          (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e1fc265c7f04d70dc41793eb791acce"> 2696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__256          (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3157982f465304ead10028351803a229"> 2702</a></span>&#160;<span class="preprocessor">#define RT1IP2              (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a33268db844853c351d507192bce69115"> 2703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1              (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f"> 2704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0              (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6298dd14e6cc5368f6717a8832649e0a"> 2705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE             (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8"> 2706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG            (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e"> 2712</a></span>&#160;<span class="preprocessor">#define RT1IP2_L            (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adde344bfc9ab9cee71bd7c3c1166f738"> 2713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1_L            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b"> 2714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0_L            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80"> 2715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE_L           (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a57fb6f392fedbd36f2e5f231beea06a1"> 2716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG_L          (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b"> 2718</a></span>&#160;<span class="preprocessor">#define RT1IP_0             (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6d79f36d40336d8889d8f1d2e723477b"> 2719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_1             (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aed68aa96a094d209cc824f30c3f9298e"> 2720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_2             (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3"> 2721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_3             (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1"> 2722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_4             (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a98475ccefdef43152a0eab0aad5b514c"> 2723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_5             (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adfc775ba97b610b642629f7fc112c10d"> 2724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_6             (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c"> 2725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_7             (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4939f48ca90973948ff20a09179a1bc0"> 2727</a></span>&#160;<span class="preprocessor">#define RT1IP__2            (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a49a271cb3a953ca64daa4c77431248c2"> 2728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__4            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d4d7a087691a3b61e916106ef9179a9"> 2729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__8            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af81a89efbb5ace2e790356007f713a7e"> 2730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__16           (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5fba4509ab5849d6edfbaca450d55221"> 2731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__32           (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a35550403ae047bd48e96a698a081f1ef"> 2732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__64           (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2e548aaf979f728b27e0067d49e5521a"> 2733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__128          (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9b91ccb4f682007d64a2f27fda62f215"> 2734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__256          (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">/* RTC Definitions */</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22d13d48cd82bde3ffdec106ac3b6856"> 2737</a></span>&#160;<span class="preprocessor">#define RTCIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227"> 2738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCRDYIFG      (0x0002u)    </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1a97ba9e19816cb8644cd3381d0a4020"> 2739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCTEVIFG      (0x0004u)    </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8"> 2740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCAIFG        (0x0006u)    </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aad2fa6290cbfd32551d75478b9fe17b4"> 2741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT0PSIFG       (0x0008u)    </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8f6274959c834437bc6d044213af0525"> 2742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT1PSIFG       (0x000Au)    </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac38b62abd0fa22121793e0e0ff464988"> 2743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCOFIFG       (0x000Cu)    </span><span class="comment">/* RTC Oscillator fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">/* Legacy Definitions */</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60"> 2746</a></span>&#160;<span class="preprocessor">#define RTC_NONE           (0x0000u)      </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#addcb9d30a1feceec836f1b4def919e62"> 2747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCRDYIFG      (0x0002u)      </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a59244f3880918d55bb07a75546a6a501"> 2748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCTEVIFG      (0x0004u)      </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeae074045be5962e4f297ff365fc6536"> 2749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCAIFG        (0x0006u)      </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa43fdc0a3415202cacce24eff1834c01"> 2750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT0PSIFG       (0x0008u)      </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7399d4125d679ac49be87ebd57948247"> 2751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT1PSIFG       (0x000Au)      </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad302f37e8bc5ff097e48268f39ad2294"> 2752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCOFIFG       (0x000Cu)      </span><span class="comment">/* RTC Oscillator fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">* SFR - Special Function Register Module</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_SFR__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144"> 2760</a></span>&#160;<span class="preprocessor">#define OFS_SFRIE1            (0x0000u)  </span><span class="comment">/* Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9917ce8ebba1f54aa524077d89a0524b"> 2761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIE1_L           OFS_SFRIE1</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a96f031032d20f9f27e5f96bd301d30a2"> 2762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIE1_H           OFS_SFRIE1+1</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">/* SFRIE1 Control Bits */</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab74209efcc9b0d273e44515c09ca9219"> 2765</a></span>&#160;<span class="preprocessor">#define WDTIE               (0x0001u)  </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab066cf7af33154ecefe4d60258c88819"> 2766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIE                (0x0002u)  </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8d4c0233fc8e918dda795706fbdf1fb5"> 2768</a></span>&#160;<span class="preprocessor">#define VMAIE               (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a118048d5ce4a24dacaed04244c16a935"> 2769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIE               (0x0010u)  </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a82176a431ba3ae1b79ef5e367316409f"> 2770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBINIE             (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af438ec95f1dd9dee70d673cb1443fbc9"> 2771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIE            (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a36436a2ccfa78c9b68e181b1a231afa5"> 2773</a></span>&#160;<span class="preprocessor">#define WDTIE_L             (0x0001u)  </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab7c3c6b51e60d8aef049136277716dd5"> 2774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIE_L              (0x0002u)  </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a31e8e6c82fc78816fa0eb6cfdaa58cfc"> 2776</a></span>&#160;<span class="preprocessor">#define VMAIE_L             (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9e7e25df69b48df018aea3c086b8e8f"> 2777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIE_L             (0x0010u)  </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ad7e4c24154ddeb50da66f7ecb48e3d"> 2778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBINIE_L           (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e0eb3d84b72c6126edeb82bd5de8652"> 2779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIE_L          (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63"> 2781</a></span>&#160;<span class="preprocessor">#define OFS_SFRIFG1           (0x0002u)  </span><span class="comment">/* Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7d51b56111159d8eed1ab8906c1c3099"> 2782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIFG1_L          OFS_SFRIFG1</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaefa64d09ff9c575d868fbb68d128db2"> 2783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIFG1_H          OFS_SFRIFG1+1</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor"></span><span class="comment">/* SFRIFG1 Control Bits */</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af9ed659059eee81941b3ee453c84968c"> 2785</a></span>&#160;<span class="preprocessor">#define WDTIFG              (0x0001u)  </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b"> 2786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIFG               (0x0002u)  </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81e0b319f0d45759e0aa1f4a10f8fac5"> 2788</a></span>&#160;<span class="preprocessor">#define VMAIFG              (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab030e9aac536543b4d68ffa923bf7a30"> 2789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIFG              (0x0010u)  </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aac35c554afd4aed29d9b18890d4b33fb"> 2791</a></span>&#160;<span class="preprocessor">#define JMBINIFG            (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abf5d0fcabb799bc4774b7f5261812da8"> 2792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIFG           (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adc61fe0a1970368a90c8ccc48b3ccff5"> 2794</a></span>&#160;<span class="preprocessor">#define WDTIFG_L            (0x0001u)  </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af2d52c21362999d6d6dc877bf35d8663"> 2795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIFG_L             (0x0002u)  </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9b05971a3a9567131e6beb1a6a4eda04"> 2797</a></span>&#160;<span class="preprocessor">#define VMAIFG_L            (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a27642a1c20a4f23538215198f774ea06"> 2798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIFG_L            (0x0010u)  </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aedd08455635591870e6a72c543a7c4c0"> 2800</a></span>&#160;<span class="preprocessor">#define JMBINIFG_L          (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaa7ff4c123bad10d53572e32afa2718"> 2801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIFG_L         (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67"> 2803</a></span>&#160;<span class="preprocessor">#define OFS_SFRRPCR           (0x0004u)  </span><span class="comment">/* RESET Pin Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4de258eebc8a48e1809111925fa3b46e"> 2804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRRPCR_L          OFS_SFRRPCR</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae82dec804d53803dd06bc9c1ee8e8f63"> 2805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRRPCR_H          OFS_SFRRPCR+1</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor"></span><span class="comment">/* SFRRPCR Control Bits */</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aafc76cd3e63443c3a5fd18e7b33ed8b8"> 2807</a></span>&#160;<span class="preprocessor">#define SYSNMI              (0x0001u)  </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a667c3f3d869b58df0171dbb66693bd6b"> 2808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSNMIIES           (0x0002u)  </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a10656af97e427ad597da2aabe8a6c755"> 2809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTUP            (0x0004u)  </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a009aedc37e00666459fbcecf5dba2c6e"> 2810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTRE            (0x0008u)  </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4c6bd0107a98693637a1945cc2f1f0b"> 2812</a></span>&#160;<span class="preprocessor">#define SYSNMI_L            (0x0001u)  </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a80378895b885ed7ba64ed0155df87a96"> 2813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSNMIIES_L         (0x0002u)  </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab138176fe6b85905e92df6f015de01ca"> 2814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTUP_L          (0x0004u)  </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c10b408fce6721d4c4f588fb9df54fb"> 2815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTRE_L          (0x0008u)  </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">* SYS - System Module</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_SYS__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4"> 2823</a></span>&#160;<span class="preprocessor">#define OFS_SYSCTL            (0x0000u)  </span><span class="comment">/* System control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a62d724705315307ee395ded73100eb40"> 2824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSCTL_L           OFS_SYSCTL</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a30d579dabaa1fe0ac112a88dfed578d6"> 2825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSCTL_H           OFS_SYSCTL+1</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b"> 2826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC           (0x0002u)  </span><span class="comment">/* Boot strap configuration area */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abbdd29c186e34c9ffecb1ba842f106d5"> 2827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC_L          OFS_SYSBSLC</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a407a3cd21d63836a04753bdbba714167"> 2828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC_H          OFS_SYSBSLC+1</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a"> 2829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC           (0x0006u)  </span><span class="comment">/* JTAG mailbox control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ed9be3d79d0f37462b77d3b3b7c80fb"> 2830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC_L          OFS_SYSJMBC</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a53268c5457db10041780aa9eead39bbd"> 2831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC_H          OFS_SYSJMBC+1</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6"> 2832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0          (0x0008u)  </span><span class="comment">/* JTAG mailbox input 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab37c7ed5db197d9c3337a5954acd8460"> 2833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0_L         OFS_SYSJMBI0</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7354b5c1f2e076771641a4985485ac1b"> 2834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0_H         OFS_SYSJMBI0+1</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d"> 2835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1          (0x000Au)  </span><span class="comment">/* JTAG mailbox input 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af73e8b48f7caccb76589e18f94c2e4d0"> 2836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1_L         OFS_SYSJMBI1</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe47c942c302ba5d0ee9d2ea1d6a4a3d"> 2837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1_H         OFS_SYSJMBI1+1</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a"> 2838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0          (0x000Cu)  </span><span class="comment">/* JTAG mailbox output 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae22fee6f55adc41ec722327838be9d6f"> 2839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0_L         OFS_SYSJMBO0</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6c766d0c0c4d65804d18ba4bbddfe890"> 2840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0_H         OFS_SYSJMBO0+1</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57"> 2841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1          (0x000Eu)  </span><span class="comment">/* JTAG mailbox output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab1282a15a14114d16d01f07368a8409b"> 2842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1_L         OFS_SYSJMBO1</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d7acba0097ccc8294afe2f5664e6281"> 2843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1_H         OFS_SYSJMBO1+1</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910"> 2845</a></span>&#160;<span class="preprocessor">#define OFS_SYSBERRIV         (0x0018u)  </span><span class="comment">/* Bus Error vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4815419be4c7491cdb0bc667e4d34e6a"> 2846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBERRIV_L        OFS_SYSBERRIV</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4fcb82b13fbee59528f254fa0997a9c"> 2847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBERRIV_H        OFS_SYSBERRIV+1</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db"> 2848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV           (0x001Au)  </span><span class="comment">/* User NMI vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae5b2897a07ffb9bc833e97dced849acf"> 2849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV_L          OFS_SYSUNIV</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0506da51c1f11626834e4a8819d4991d"> 2850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV_H          OFS_SYSUNIV+1</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d"> 2851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV           (0x001Cu)  </span><span class="comment">/* System NMI vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a15aaf972748c004920b4af305e41259c"> 2852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV_L          OFS_SYSSNIV</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4e335f6ba88abeaa6a14615212813a8"> 2853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV_H          OFS_SYSSNIV+1</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241"> 2854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV          (0x001Eu)  </span><span class="comment">/* Reset vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acae0d5bb36b89dfab67481fb327b3bf7"> 2855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV_L         OFS_SYSRSTIV</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a789f91f011ad5067788619dec3b8f68e"> 2856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV_H         OFS_SYSRSTIV+1</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4eb76842b7864e05e8f677d60931e258"> 2859</a></span>&#160;<span class="preprocessor">#define SYSRIVECT           (0x0001u)  </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a27d1609a871d5a60e1e30c5d698da779"> 2861</a></span>&#160;<span class="preprocessor">#define SYSPMMPE            (0x0004u)  </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabcbbe1f502c1636b0e0e51e4c3524d3"> 2863</a></span>&#160;<span class="preprocessor">#define SYSBSLIND           (0x0010u)  </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2585aaa2ee293d488f33c783168bc45d"> 2864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSJTAGPIN          (0x0020u)  </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3bfb28f112c2708086a45629cfce0ec3"> 2877</a></span>&#160;<span class="preprocessor">#define SYSRIVECT_L         (0x0001u)  </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2a6d0b7d635972c646c4131f8c04302b"> 2879</a></span>&#160;<span class="preprocessor">#define SYSPMMPE_L          (0x0004u)  </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa64542ff9d89211e0f6121b239692575"> 2881</a></span>&#160;<span class="preprocessor">#define SYSBSLIND_L         (0x0010u)  </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6f7ae0621c87b0df028f418051ec2b99"> 2882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSJTAGPIN_L        (0x0020u)  </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4266a4a221efef078dcd07689c9535b8"> 2895</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0         (0x0001u)  </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5d49a0cf51a58454f1b3c15a83623b2e"> 2896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLSIZE1         (0x0002u)  </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a071df8043bf164b240d377e6acfe06e4"> 2897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLR             (0x0004u)  </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6a129d7a4103693cec3bd0ee9daef6f2"> 2909</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF           (0x4000u)  </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9b4f66a4d099686c674cc9588843c71c"> 2910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLPE            (0x8000u)  </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa6ce80b0e7e2ca4bb5a45f2392db4c2"> 2913</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0_L       (0x0001u)  </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a12fed764ab179801004136ba069cc4d2"> 2914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLSIZE1_L       (0x0002u)  </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aea4499a21ea73758d20d76e358cc41c5"> 2915</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLR_L           (0x0004u)  </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab768a33b5411eae552f71bd9ae97185b"> 2940</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF_H         (0x0040u)  </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9cd3cf672e3ea2aea13b9b2ff30cd148"> 2941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLPE_H          (0x0080u)  </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afef4e3b022cb5d66af65e7e025183484"> 2944</a></span>&#160;<span class="preprocessor">#define JMBIN0FG            (0x0001u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab6fb4648dd4de775646a4f0ea4daef3f"> 2945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBIN1FG            (0x0002u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a67bba6fe75e41c3824d0c9166c15fcb6"> 2946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT0FG           (0x0004u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a518929196965c424dcf873193986f3b4"> 2947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT1FG           (0x0008u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5cd7d5e854e69ea2db9ac39c2148a06f"> 2948</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBMODE             (0x0010u)  </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6947ab4ae35277711d7db4fcea706b0f"> 2950</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF          (0x0040u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a25f329db5b762104981e46048be11170"> 2951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBCLR1OFF          (0x0080u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22e47470e1b8259a85ec075e8f4b5eee"> 2962</a></span>&#160;<span class="preprocessor">#define JMBIN0FG_L          (0x0001u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab72671a4300f770472444fe2f0347728"> 2963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBIN1FG_L          (0x0002u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a642a9bdb3907bb85c3cded68cdf58d07"> 2964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT0FG_L         (0x0004u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a802cb991cee12ba0b13886225b3657d0"> 2965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT1FG_L         (0x0008u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd75c82b5cea9e368c6d948ef590dae3"> 2966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBMODE_L           (0x0010u)  </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd43100008baf56dca3fb1f4f6e4474b"> 2968</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF_L        (0x0040u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a830d408d5a2e1b3eaf02f487f03b748e"> 2969</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBCLR1OFF_L        (0x0080u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;</div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;</div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">* Timerx_A7</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TxA7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a904a6b9dfdde23aa1075fb7a0402c808"> 2986</a></span>&#160;<span class="preprocessor">#define OFS_TAxCTL            (0x0000u)  </span><span class="comment">/* Timerx_A7 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeef6e065270c70186030bee17cccc319"> 2987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL0          (0x0002u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd4827f0ee28c460fdd400e79aab612c"> 2988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL1          (0x0004u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5513bf176c6cfd8f84f9fb2d6fc006a"> 2989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL2          (0x0006u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abeaa170b7c856cde20c7a5d8f58986fd"> 2990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL3          (0x0008u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3549194ce0cd1ff0a93014294ea74ed4"> 2991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL4          (0x000Au)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a620461532b7763081155224c7a7f2d77"> 2992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL5          (0x000Cu)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e5fd49816e281d4093b57376e319614"> 2993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL6          (0x000Eu)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a801df62fcb2e7940e48954c22ae04c51"> 2994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxR              (0x0010u)  </span><span class="comment">/* Timerx_A7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39092db9a4cb16ee44cf22cd1fc78a43"> 2995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR0           (0x0012u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a60857a8ac3b064bb47445b2eea9292d0"> 2996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR1           (0x0014u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adea72971963e396685951c64e82081ca"> 2997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR2           (0x0016u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a959d2b8dd8bb69a05c933869b1c8cb9d"> 2998</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR3           (0x0018u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0829825ed9e23b78fe05214cabf8b6f"> 2999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR4           (0x001Au)  </span><span class="comment">/* Timerx_A7 Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e5c7bd509fdfc83a64a778935cffa3d"> 3000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR5           (0x001Cu)  </span><span class="comment">/* Timerx_A7 Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4a3ca93da7ac24daa1eb2d121e46e054"> 3001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR6           (0x001Eu)  </span><span class="comment">/* Timerx_A7 Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0cd0ad3a3f26716ff3b39d451ba124ea"> 3002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxIV             (0x002Eu)  </span><span class="comment">/* Timerx_A7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ff7aef19427380dc0afffd37fec16ff"> 3003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxEX0            (0x0020u)  </span><span class="comment">/* Timerx_A7 Expansion Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;</div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">/* TAxIV Definitions */</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1bc4cb999b79a68db06bffb618bdb67"> 3008</a></span>&#160;<span class="preprocessor">#define TAxIV_NONE          (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6181a23fb5356367653f0be74725a78c"> 3009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR1        (0x0002u)    </span><span class="comment">/* TAxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e9c232647c8908a66c8a12ce1a37d97"> 3010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR2        (0x0004u)    </span><span class="comment">/* TAxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a522eebab3674767a6853e66a66c55c81"> 3011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR3        (0x0006u)    </span><span class="comment">/* TAxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44a75339df79fd194bd2f17a857d4ff6"> 3012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR4        (0x0008u)    </span><span class="comment">/* TAxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a50caec3a83bf6976054aa049ebac9ee8"> 3013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR5        (0x000Au)    </span><span class="comment">/* TAxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae9559e3760b74ea9788eac21685cadd7"> 3014</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR6        (0x000Cu)    </span><span class="comment">/* TAxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4a202fa7a78140a562861742eadff903"> 3015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAIFG         (0x000Eu)    </span><span class="comment">/* TAxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab48757dfaea4690ade2304f737278290"> 3018</a></span>&#160;<span class="preprocessor">#define TAxIV_TAxCCR1      (0x0002u)    </span><span class="comment">/* TAxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5f59d4019527da0fd7cfefb7acc90d72"> 3019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR2      (0x0004u)    </span><span class="comment">/* TAxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af9d2706cd9e29c9b606d4312872d71b8"> 3020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR3      (0x0006u)    </span><span class="comment">/* TAxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa3048cb365fc215bd81a16385898c85d"> 3021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR4      (0x0008u)    </span><span class="comment">/* TAxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a33dbebfc2177af3a4b766ab3ba57c00e"> 3022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR5      (0x000Au)    </span><span class="comment">/* TAxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5d2131dba8e7a8cdb52a60d4902c4645"> 3023</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR6      (0x000Cu)    </span><span class="comment">/* TAxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2756b7d212f3b3c0cf6cf47bebc1b5b1"> 3024</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxIFG       (0x000Eu)    </span><span class="comment">/* TAxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment">/* TAxCTL Control Bits */</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0b0e68d18ef37d739c0e227c52628d08"> 3027</a></span>&#160;<span class="preprocessor">#define TASSEL1             (0x0200u)  </span><span class="comment">/* Timer A clock source select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9"> 3028</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL0             (0x0100u)  </span><span class="comment">/* Timer A clock source select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID1                 (0x0080u)  </span><span class="comment">/* Timer A clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                 (0x0040u)  </span><span class="comment">/* Timer A clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                 (0x0020u)  </span><span class="comment">/* Timer A mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                 (0x0010u)  </span><span class="comment">/* Timer A mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7607a8cc10f5baee93b1238d067d6660"> 3033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACLR               (0x0004u)  </span><span class="comment">/* Timer A counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02ea12e4823f3e8d6d432b3b14a88014"> 3034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIE                (0x0002u)  </span><span class="comment">/* Timer A counter interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85"> 3035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIFG               (0x0001u)  </span><span class="comment">/* Timer A counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define MC_0                (0*0x10u)  </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                (1*0x10u)  </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                (2*0x10u)  </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                (3*0x10u)  </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                (0*0x40u)  </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                (1*0x40u)  </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                (2*0x40u)  </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                (3*0x40u)  </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b"> 3045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_0            (0*0x100u) </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a49bfbda859edc7236f16819ab9144039"> 3046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_1            (1*0x100u) </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a486e5a5ea3e899fff65c28faf305c8c1"> 3047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_2            (2*0x100u) </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7"> 3048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_3            (3*0x100u) </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__STOP            (0*0x10u)  </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UP              (1*0x10u)  </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINUOUS      (2*0x10u)  </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINOUS       (2*0x10u)  </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UPDOWN          (3*0x10u)  </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__1               (0*0x40u)  </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__2               (1*0x40u)  </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__4               (2*0x40u)  </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__8               (3*0x40u)  </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa067c27543bed6e2c3d8eca00e0c27d1"> 3058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__TACLK       (0*0x100u) </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8f96332f6515bc86ed194126da7d82b9"> 3059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__ACLK        (1*0x100u) </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd295defc3847b9e454d1033804e1d8a"> 3060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__SMCLK       (2*0x100u) </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a16bd0c2dcc683f59175541cc6b39addb"> 3061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__INCLK       (3*0x100u) </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">/* TAxCCTLx Control Bits */</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define CM1                 (0x8000u)  </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                 (0x4000u)  </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa9c8f17f2a87ad2845779b4923eaa935"> 3066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS1               (0x2000u)  </span><span class="comment">/* Capture input select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4e8056d10a025188ff958a69f6917e1b"> 3067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS0               (0x1000u)  </span><span class="comment">/* Capture input select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                 (0x0800u)  </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                (0x0400u)  </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                 (0x0100u)  </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a"> 3071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD2             (0x0080u)  </span><span class="comment">/* Output mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a08afb72e7571d1c9380175eca0a5349c"> 3072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD1             (0x0040u)  </span><span class="comment">/* Output mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a489b35c385ecc427fe8ed149779ff8d2"> 3073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD0             (0x0020u)  </span><span class="comment">/* Output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                (0x0010u)  </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                 (0x0008u)  </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                 (0x0004u)  </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b0fda8ba947077492614595b1371c99"> 3077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define COV                 (0x0002u)  </span><span class="comment">/* Capture/compare overflow flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG               (0x0001u)  </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define OUTMOD_0            (0*0x20u)  </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1            (1*0x20u)  </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2            (2*0x20u)  </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3            (3*0x20u)  </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4            (4*0x20u)  </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5            (5*0x20u)  </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6            (6*0x20u)  </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7            (7*0x20u)  </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0              (0*0x1000u) </span><span class="comment">/* Capture input select: 0 - CCIxA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1              (1*0x1000u) </span><span class="comment">/* Capture input select: 1 - CCIxB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2              (2*0x1000u) </span><span class="comment">/* Capture input select: 2 - GND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3              (3*0x1000u) </span><span class="comment">/* Capture input select: 3 - Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                (0*0x4000u) </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                (1*0x4000u) </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                (2*0x4000u) </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                (3*0x4000u) </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">/* TAxEX0 Control Bits */</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af3786bb344b573190aa5cc0c0a1b7585"> 3098</a></span>&#160;<span class="preprocessor">#define TAIDEX0             (0x0001u)  </span><span class="comment">/* Timer A Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace0013c244fb31847c0a9a1803158a26"> 3099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX1             (0x0002u)  </span><span class="comment">/* Timer A Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abe8d4e87136e22495a49adcf875bbb0e"> 3100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX2             (0x0004u)  </span><span class="comment">/* Timer A Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a873123b2d3d7922a4aeee0c0550bcfc4"> 3102</a></span>&#160;<span class="preprocessor">#define TAIDEX_0            (0*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84f64ded9f8aa1cae18c708e1f63e286"> 3103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_1            (1*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1f8014cb2b9cb1f1b26401ac9b13b47"> 3104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_2            (2*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5f68674f5032e454a610fc499289e9c5"> 3105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_3            (3*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b8e062c74e33efe3c93f1e69c08a30c"> 3106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_4            (4*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa0e4eda482f0e5bd4b8eb99926c2c4cc"> 3107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_5            (5*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab778a02f12dd56c34da71d2696678a86"> 3108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_6            (6*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a99048dbdd8ae1329fd961a6bfaf85e0c"> 3109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_7            (7*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">* Timerx_B7</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TxB7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3dfa8d7d37effd39f82fcf097c15861b"> 3117</a></span>&#160;<span class="preprocessor">#define OFS_TBxCTL            (0x0000u)  </span><span class="comment">/* Timerx_B7 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2abf440ffad7e27e0f7f44759f1d3118"> 3118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL0          (0x0002u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aec1e22473299d61aaecddd6bcf5ad90b"> 3119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL1          (0x0004u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a1f52295c24cd185f4c921db8528728"> 3120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL2          (0x0006u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a610ff30faed304e7e195144cc6abf086"> 3121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL3          (0x0008u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0592d047d23dc4cddfd29f8fccf02a01"> 3122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL4          (0x000Au)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac63b7804bd10743690727bf210094d5d"> 3123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL5          (0x000Cu)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7761bd1b55f00933fb69ba306a47620"> 3124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL6          (0x000Eu)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3570f79e13c31c850567e58a23d2ee6c"> 3125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxR              (0x0010u)  </span><span class="comment">/* Timerx_B7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5b2074d9c9a5cf1beb1b56ec6187810"> 3126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR0           (0x0012u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa9ab3c5d9678daa06eaeb34a2661897"> 3127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR1           (0x0014u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a527f322672949d44793f795b9b084527"> 3128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR2           (0x0016u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a729b236b6d6e8b4dad7ae34a1a004a83"> 3129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR3           (0x0018u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc5f5df2f517403fd197bb7f57a1f0d9"> 3130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR4           (0x001Au)  </span><span class="comment">/* Timerx_B7 Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a78b13b3d20cf50cca39325e08bf30ac1"> 3131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR5           (0x001Cu)  </span><span class="comment">/* Timerx_B7 Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9fcb635c994433d080556d8929e02869"> 3132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR6           (0x001Eu)  </span><span class="comment">/* Timerx_B7 Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabbe5f0397e1151c94b50833b9e0fcf4"> 3133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxIV             (0x002Eu)  </span><span class="comment">/* Timerx_B7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ebe1e45d671659e650b822272f205f1"> 3134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxEX0            (0x0020u)  </span><span class="comment">/* Timerx_B7 Expansion Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">/* TBxIV Definitions */</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18f2457eed70c67fab47dc6352ef625e"> 3139</a></span>&#160;<span class="preprocessor">#define TBxIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a12f01bc171f1d4140619113d0bd9040e"> 3140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR1         (0x0002u)    </span><span class="comment">/* TBxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3165effcaff242299764f6761dc0dc0a"> 3141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR2         (0x0004u)    </span><span class="comment">/* TBxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a24bdddf2eca596f6db815f7ec75fefa7"> 3142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR3         (0x0006u)    </span><span class="comment">/* TBxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adeccf762d0725434c91d2318aa8c01e2"> 3143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR4         (0x0008u)    </span><span class="comment">/* TBxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abfe78f1a7a5934253f88b14e96026559"> 3144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR5         (0x000Au)    </span><span class="comment">/* TBxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a777e3c002b80c61c1b055473d87dda83"> 3145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR6         (0x000Cu)    </span><span class="comment">/* TBxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4a9d63e846c06b09c5963333b2c14291"> 3146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBIFG          (0x000Eu)    </span><span class="comment">/* TBxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4a7a264d737da372a4396fe4e733aad"> 3149</a></span>&#160;<span class="preprocessor">#define TBxIV_TBxCCR1       (0x0002u)    </span><span class="comment">/* TBxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e0cef9a66921a5202cd12f2a7f8bf28"> 3150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR2       (0x0004u)    </span><span class="comment">/* TBxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0c8702c65d05e8ab04aa30bb523bc49a"> 3151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR3       (0x0006u)    </span><span class="comment">/* TBxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6237264a290eb3c25f5dda135f2778c"> 3152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR4       (0x0008u)    </span><span class="comment">/* TBxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a16cfce0ac9799e966848ed8e470911"> 3153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR5       (0x000Au)    </span><span class="comment">/* TBxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa765ba42fec19eb32fc30b6aee61a162"> 3154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR6       (0x000Cu)    </span><span class="comment">/* TBxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a425e8cdd2b274ef430486b944a3fecad"> 3155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxIFG        (0x000Eu)    </span><span class="comment">/* TBxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/* TBxCTL Control Bits */</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a21d4442aec3398954340f8dba4783bf0"> 3158</a></span>&#160;<span class="preprocessor">#define TBCLGRP1            (0x4000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae0d99bd1dc4b4f56e587e95f9f30079c"> 3159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP0            (0x2000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac3f0e20e7c9fdb1310edb00fa0a18cf8"> 3160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL1               (0x1000u)    </span><span class="comment">/* Counter lenght 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab34a6b25056e8ca34dfed4765b0de252"> 3161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL0               (0x0800u)    </span><span class="comment">/* Counter lenght 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae49710ed11c17f5370ff3fbb630bfec2"> 3162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL1             (0x0200u)    </span><span class="comment">/* Clock source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa278f2eb78879be207bb67bd6765b7e"> 3163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL0             (0x0100u)    </span><span class="comment">/* Clock source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae1db4abc5cbdcc8cab4bad4d9dc85fdc"> 3164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLR               (0x0004u)    </span><span class="comment">/* Timer_B7 counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a507d5cafa45714068c27b8b8f0b54392"> 3165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIE                (0x0002u)    </span><span class="comment">/* Timer_B7 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e5699a01cb00e7a311d287759d80c43"> 3166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIFG               (0x0001u)    </span><span class="comment">/* Timer_B7 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a42248c96c074104ad2b888092a33fec3"> 3168</a></span>&#160;<span class="preprocessor">#define SHR1                (0x4000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa8f77cd2fdd87fe092e634a2ec00f7f0"> 3169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR0                (0x2000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a68ce5b91da7a9e2bcf2a1f461a30a65e"> 3171</a></span>&#160;<span class="preprocessor">#define TBSSEL_0            (0*0x0100u)  </span><span class="comment">/* Clock Source: TBCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0bbc7555b6671fa5034cbdb868db18b2"> 3172</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_1            (1*0x0100u)  </span><span class="comment">/* Clock Source: ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a225c7b32e23f89e7f4815e3033f24123"> 3173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_2            (2*0x0100u)  </span><span class="comment">/* Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af0f650542019484ab98adf29b62303b4"> 3174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_3            (3*0x0100u)  </span><span class="comment">/* Clock Source: INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6b207bd240b8efb093c18d82eae04b43"> 3175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_0              (0*0x0800u)  </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a964a2188c29274fa686cf8b782c2499e"> 3176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_1              (1*0x0800u)  </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8317a5c70fe228a493481dfbc498cf44"> 3177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_2              (2*0x0800u)  </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ec68fb67e572f60764f24cd04783dcc"> 3178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_3              (3*0x0800u)  </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acf4a3a3f1150dfd3106c0c6754d4de21"> 3179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_0               (0*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ae59800be6e825b5223694cd4c4f76b"> 3180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_1               (1*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e21ba8d9c0ce9af7523feb0cd67164f"> 3181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_2               (2*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab0e924b777719a680b7254711654bcfc"> 3182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_3               (3*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a85aade1071ad222ecdf710f36e1815ba"> 3183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_0           (0*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7b8276a74625d75a328e5fa45ec5a944"> 3184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_1           (1*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#addf43a3d9808ce9a5d6afb8347461254"> 3185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_2           (2*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aefd0c2abee4b9b10657023ea2e2687b8"> 3186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_3           (3*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2c30d4b47913d1da7dc219746515c9c6"> 3187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__TBCLK       (0*0x100u) </span><span class="comment">/* Timer0_B7 clock source select: 0 - TBCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abc6a828df4f306d9c0d1ecd66cddb7b0"> 3188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__TACLK       (0*0x100u) </span><span class="comment">/* Timer0_B7 clock source select: 0 - TBCLK (legacy) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9d5bb452814f34426de984d76defb8d"> 3189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__ACLK        (1*0x100u)  </span><span class="comment">/* Timer_B7 clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a96523df016c0e41205f0e3d82467831a"> 3190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__SMCLK       (2*0x100u)  </span><span class="comment">/* Timer_B7 clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a98d0ca2759945b6df5a4f60548d8073b"> 3191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__INCLK       (3*0x100u)  </span><span class="comment">/* Timer_B7 clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae6f2743a7bfe9a25d2ee46f5f5c38053"> 3192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__16            (0*0x0800u)  </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa812d0393dc07bb57eaf30d9196d1406"> 3193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__12            (1*0x0800u)  </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee7aa78147c955b33aa18f7151c961cd"> 3194</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__10            (2*0x0800u)  </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6e605fa7b951212b518ee0bc9e5210c"> 3195</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__8             (3*0x0800u)  </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">/* Additional Timer B Control Register bits are defined in Timer A */</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">/* TBxCCTLx Control Bits */</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b8e5b5e6594c304be4ac9f1d3efafd5"> 3199</a></span>&#160;<span class="preprocessor">#define CLLD1               (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a03fbf2595d525d86138abc2f6c4c13f7"> 3200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD0               (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a78c66bafe06d6d928abcb729a0e81af8"> 3202</a></span>&#160;<span class="preprocessor">#define SLSHR1              (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae6b4de4549e12c5e1166c90e244c65a3"> 3203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR0              (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8d05ff094101d3a2c16fa6bda180f8b"> 3205</a></span>&#160;<span class="preprocessor">#define SLSHR_0             (0*0x0200u) </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5533c4a654006de20900508c7d35d00b"> 3206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_1             (1*0x0200u) </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af409eb4347989e77310efa574bc5d717"> 3207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_2             (2*0x0200u) </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4260cf4c9c2317984d873b16ba0080ea"> 3208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_3             (3*0x0200u) </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a72ac24e9922f4b1575695dbc347b60e1"> 3210</a></span>&#160;<span class="preprocessor">#define CLLD_0              (0*0x0200u) </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a21dd401dd8d5e1327e754183097157b4"> 3211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_1              (1*0x0200u) </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a25a27fc4761f67e8a7dbbc4ba8fabbf8"> 3212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_2              (2*0x0200u) </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa17a8da15ce9d45d20ee8b54f2ca64f2"> 3213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_3              (3*0x0200u) </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">/* TBxEX0 Control Bits */</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa292a112fb1c357056f6244d4cbbc716"> 3216</a></span>&#160;<span class="preprocessor">#define TBIDEX0             (0x0001u)   </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e20f394a501845759ef8f95b8728061"> 3217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX1             (0x0002u)   </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9b74794ad2b3b44b4884604ee7244e82"> 3218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX2             (0x0004u)   </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae7f9a169ea9b7dd8ff780954fc7be63f"> 3220</a></span>&#160;<span class="preprocessor">#define TBIDEX_0            (0*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad03c1c86f180694bb1bda30a1ff1e716"> 3221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_1            (1*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6f996bf6755607c88a33dea2ed811171"> 3222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_2            (2*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa078f11d22a687ea1dec44e6a7757542"> 3223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_3            (3*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3dd691259694092a66800762b16fd6b"> 3224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_4            (4*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a785308727a6c8d9a0df9c1533c6a9283"> 3225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_5            (5*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22330090209d3a90896a5e5d33d6e67c"> 3226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_6            (6*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2bbbb61918c23ccaad7ae1f40fb96d8c"> 3227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_7            (7*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a488fbe76b6a60456ee6ec94596b733c4"> 3228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__1           (0*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1cd360f667be28571b4e4b3a74b6c6fb"> 3229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__2           (1*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8596155a8b32eedb86ae721e8b2d9e7b"> 3230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__3           (2*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a94e74988025b9f85717e06cbcecc7a08"> 3231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__4           (3*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aacf3f6839bb4a07fcfc5aa51414ba794"> 3232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__5           (4*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8341cc5bacec47b736b7b4eb5b968c2b"> 3233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__6           (5*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a184262b9998b4fdeda457293d5060332"> 3234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__7           (6*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aff466581461e34c42e3629528f463350"> 3235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__8           (7*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;</div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc"> 3238</a></span>&#160;<span class="preprocessor">#define ID1                    (0x0080u)       </span><span class="comment">/* Timer B clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853"> 3239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                    (0x0040u)       </span><span class="comment">/* Timer B clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a"> 3240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                    (0x0020u)       </span><span class="comment">/* Timer B mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006"> 3241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                    (0x0010u)       </span><span class="comment">/* Timer B mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d"> 3242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__STOP               (0*0x10u)      </span><span class="comment">/* Timer B mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62"> 3243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UP                 (1*0x10u)      </span><span class="comment">/* Timer B mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afbce775909a378317f79785d08faed79"> 3244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINUOUS         (2*0x10u)      </span><span class="comment">/* Timer B mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e"> 3245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINOUS          (2*0x10u)      </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90"> 3246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UPDOWN             (3*0x10u)      </span><span class="comment">/* Timer B mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57"> 3247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM1                    (0x8000u)       </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf"> 3248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                    (0x4000u)       </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc"> 3249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_0                   (0*0x10u)      </span><span class="comment">/* Timer B mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2"> 3250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                   (1*0x10u)      </span><span class="comment">/* Timer B mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710"> 3251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                   (2*0x10u)      </span><span class="comment">/* Timer B mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716"> 3252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                   (3*0x10u)      </span><span class="comment">/* Timer B mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5"> 3253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                    (0x0100u)       </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb"> 3254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                   (0x0010u)       </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c"> 3255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG                  (0x0001u)       </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2"> 3256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0                 (0*0x1000u)</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7"> 3257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1                 (1*0x1000u)</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23"> 3258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2                 (2*0x1000u)</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115"> 3259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3                 (3*0x1000u)</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81"> 3260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                   (0*0x4000u)    </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c"> 3261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                   (1*0x4000u)    </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750"> 3262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                   (2*0x4000u)    </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6"> 3263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                   (3*0x4000u)    </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae"> 3264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                    (0x0004u)       </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088"> 3265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_0               (0*0x20u)      </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65"> 3266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1               (1*0x20u)      </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07"> 3267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2               (2*0x20u)      </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549"> 3268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3               (3*0x20u)      </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51"> 3269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4               (4*0x20u)      </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3"> 3270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5               (5*0x20u)      </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5"> 3271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6               (6*0x20u)      </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4"> 3272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7               (7*0x20u)      </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3"> 3273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                   (0x0400u)       </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c"> 3274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                    (0x0800u)       </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02"> 3275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                    (0x0008u)       </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5"> 3276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__1                  (0*0x40u)      </span><span class="comment">/* Timer B input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c"> 3277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__2                  (1*0x40u)      </span><span class="comment">/* Timer B input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2"> 3278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__4                  (2*0x40u)      </span><span class="comment">/* Timer B input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0"> 3279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__8                  (3*0x40u)      </span><span class="comment">/* Timer B input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af427c62226a83d08842f752d7a478394"> 3280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                   (0*0x40u)      </span><span class="comment">/* Timer B input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131"> 3281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                   (1*0x40u)      </span><span class="comment">/* Timer B input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5"> 3282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                   (2*0x40u)      </span><span class="comment">/* Timer B input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16"> 3283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                   (3*0x40u)      </span><span class="comment">/* Timer B input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">* USCI Ax</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_EUSCI_Ax__      </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0"> 3291</a></span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0         (0x0000u)  </span><span class="comment">/* USCI Ax Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af3c6355cea7ace48c98e7a503fca73f3"> 3292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_L        OFS_UCAxCTLW0</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6cf3554628c946dc5e1bc1921ac5755"> 3293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_H        OFS_UCAxCTLW0+1</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a36ec4a7d7148a6a6732cb137b829b532"> 3294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0          (0x0001u)</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afdac4af93a50fac2a7f74de4a0360249"> 3295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1          (0x0000u)</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af396abaeff770866497e753364c379dd"> 3296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL1            UCAxCTLW0_L  </span><span class="comment">/* USCI Ax Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6684b9d3ee5b249b9c96a208eabe2c91"> 3297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL0            UCAxCTLW0_H  </span><span class="comment">/* USCI Ax Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793"> 3298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1         (0x0002u)  </span><span class="comment">/* USCI Ax Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a726357c890f85c6d17af9eab59be7e6d"> 3299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1_L        OFS_UCAxCTLW1</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1a593280d2852ee03d8d9f7da5d853aa"> 3300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1_H        OFS_UCAxCTLW1+1</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709"> 3301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW           (0x0006u)  </span><span class="comment">/* USCI Ax Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5be5c0c34bf38a3774cc386d66a4b750"> 3302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_L          OFS_UCAxBRW</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7bc8614e9964c9d5d8d5a1f3e1b5da86"> 3303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_H          OFS_UCAxBRW+1</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ce1b646515453e3a5d0bf518372ebfb"> 3304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0           (0x0006u)</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47741caf04dcbc03e45348aefd09b206"> 3305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1           (0x0007u)</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1b8c594dfa352408bde261e2b422b944"> 3306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR0             UCAxBRW_L </span><span class="comment">/* USCI Ax Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a64269a445d788a89eb48e0f85d55a68d"> 3307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR1             UCAxBRW_H </span><span class="comment">/* USCI Ax Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c"> 3308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW         (0x0008u)  </span><span class="comment">/* USCI Ax Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58349ad63b0d8ea1b6ad8c6ad92230fc"> 3309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW_L        OFS_UCAxMCTLW</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a27d132633972c218bbf8b787f49661a1"> 3310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW_H        OFS_UCAxMCTLW+1</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c"> 3311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTATW         (0x000Au)  </span><span class="comment">/* USCI Ax Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0"> 3312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF         (0x000Cu)  </span><span class="comment">/* USCI Ax Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6822509986c1e251b9b20617ad81fac8"> 3313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF_L        OFS_UCAxRXBUF</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a93afe7ce8a28bc308a09de4ceb048b5c"> 3314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF_H        OFS_UCAxRXBUF+1</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762"> 3315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF         (0x000Eu)  </span><span class="comment">/* USCI Ax Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a371607443d0f70a716a6b2a769cc1f9d"> 3316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF_L        OFS_UCAxTXBUF</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a97dfc64e35fe1541efdeb2e04e6d84c4"> 3317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF_H        OFS_UCAxTXBUF+1</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad871fc772f53a852bb9734b56799819d"> 3318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxABCTL         (0x0010u)  </span><span class="comment">/* USCI Ax LIN Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba"> 3319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL         (0x0012u)  </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a72de0e9c0ac946ba17025929890a24e2"> 3320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_L        OFS_UCAxIRCTL</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6b65f82264f4906e8706b89d5cfe1487"> 3321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_H        OFS_UCAxIRCTL+1</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9e8630cb1814f615e414169b5191fed7"> 3322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRTCTL        (0x0012u)</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5a2ba45d130782dce5c8b180b23f7009"> 3323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRRCTL        (0x0013u)</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a82386af05739bbe2b3e6a39340f8c8b1"> 3324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRTCTL          UCAxIRCTL_L  </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e737012bc262f9c5823d954eef84f51"> 3325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRRCTL          UCAxIRCTL_H  </span><span class="comment">/* USCI Ax IrDA Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470"> 3326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE            (0x001Au)  </span><span class="comment">/* USCI Ax Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9cbbdedfd4fb55a21d6fccc86cf479c"> 3327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE_L           OFS_UCAxIE</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a853c9630d20c38ae383a280f4b324d11"> 3328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE_H           OFS_UCAxIE+1</span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0"> 3329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG           (0x001Cu)  </span><span class="comment">/* USCI Ax Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab6dc90ea9bf40956e088a7ecc9fc3361"> 3330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG_L          OFS_UCAxIFG</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acdd602855ae1016921dec1da2153d98c"> 3331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG_H          OFS_UCAxIFG+1</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25"> 3332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART      (0x001Au)</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac49655a54167eab32535734ca216b52f"> 3333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART_L     OFS_UCAxIE__UART</span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e98ca30ba881b3a5819de508b38b733"> 3334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART_H     OFS_UCAxIE__UART+1</span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48"> 3335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART     (0x001Cu)</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af4956d8fb4a36562deafb7402277da70"> 3336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART_L    OFS_UCAxIFG__UART</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac7599ed7e68462e403916fb36c32d35e"> 3337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART_H    OFS_UCAxIFG__UART+1</span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a76f56e31e51662cba2fb08f0c629b91b"> 3338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV            (0x001Eu)  </span><span class="comment">/* USCI Ax Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617"> 3340</a></span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0__SPI    (0x0000u)</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af9e6cef5791f82c7b1f3104493c4858b"> 3341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_L   OFS_UCAxCTLW0__SPI</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a670e192419b026c3211de596e4ca1bd0"> 3342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_H   OFS_UCAxCTLW0__SPI+1</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aadf6820632b09d500a8482112947c8d3"> 3343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0__SPI     (0x0001u)</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa97acb658cf42164f723264e1aba1937"> 3344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1__SPI     (0x0000u)</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66"> 3345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI      (0x0006u)</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1c6f5fa62ec82a06dac959b0d3b20917"> 3346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_L     OFS_UCAxBRW__SPI</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71b910a30af8d11b60d25f789453acc3"> 3347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_H     OFS_UCAxBRW__SPI+1</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabda61a042693563ed455794f82f7b16"> 3348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0__SPI      (0x0006u)</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a56b30a9fef29904d45ddeaaf4c648804"> 3349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1__SPI      (0x0007u)</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab3160e1464221ad57d5ec28cbf4c0b2"> 3350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTATW__SPI    (0x000Au)</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9"> 3351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI    (0x000Cu)</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac8ededfa7420483ef23394aaf185d741"> 3352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI_L   OFS_UCAxRXBUF__SPI</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a164fb8e2383b1fa719a02f062685768c"> 3353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI_H   OFS_UCAxRXBUF__SPI+1</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694"> 3354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI    (0x000Eu)</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a04a6b4f3cb93bea9c5f9acd26346042c"> 3355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI_L   OFS_UCAxTXBUF__SPI</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a47459defe879eb616497a9237fd33767"> 3356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI_H   OFS_UCAxTXBUF__SPI+1</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a97717a8a7c0f2c4668736f2d694937f5"> 3357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__SPI       (0x001Au)</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a94327b6700a6986ea23f3d487b26bf"> 3358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__SPI      (0x001Cu)</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2e7b6b3f049ab9bd56dce1f3de0ddc66"> 3359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV__SPI       (0x001Eu)</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">* USCI Bx</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_EUSCI_Bx__       </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4"> 3367</a></span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0__SPI    (0x0000u)</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26b9887f1d951195d3b83dadfef76655"> 3368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_L   OFS_UCBxCTLW0__SPI</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5dd37faedb942a5e126c3cc3fb0b8cf9"> 3369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_H   OFS_UCBxCTLW0__SPI+1</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6a356276a03290e0dd6b2d13d38a02f2"> 3370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0__SPI     (0x0001u)</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a38f672c533109f3ad443a3ae67deea93"> 3371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1__SPI     (0x0000u)</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b"> 3372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI      (0x0006u)</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6f7f43851c7b697c8818d810f3e1bbe"> 3373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_L     OFS_UCBxBRW__SPI</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5f197cb50962e2f4a45ee7a7de5e7f78"> 3374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_H     OFS_UCBxBRW__SPI+1</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a500c87d7e55290ad0a96fd2d355314c9"> 3375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0__SPI      (0x0006u)</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afbb5eade8f981e5d2d1a00c3b8852fce"> 3376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1__SPI      (0x0007u)</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05"> 3377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI    (0x0008u)</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa8bea863d4a8946dc863729c9be81452"> 3378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI_L   OFS_UCBxSTATW__SPI</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a408ec20658efefd807d8ff61e590f93e"> 3379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI_H   OFS_UCBxSTATW__SPI+1</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e"> 3380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI    (0x000Cu)</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab754fb01cbe2b108df196f5c6a1391c1"> 3381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI_L   OFS_UCBxRXBUF__SPI</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0e225d1e90175e19989dbf644545c75"> 3382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI_H   OFS_UCBxRXBUF__SPI+1</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8"> 3383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI    (0x000Eu)</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a91da03309b8e0770ca86c8be2e23d3d7"> 3384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI_L   OFS_UCBxTXBUF__SPI</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acf39d1276bc4cd2ed22996bb8c0ec111"> 3385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI_H   OFS_UCBxTXBUF__SPI+1</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e"> 3386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI       (0x002Au)</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29037a3ba6840059d6ff60589cc53e1d"> 3387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI_L      OFS_UCBxIE__SPI</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a49fb99127d3cd7a7f9ec7c4fd5c6a467"> 3388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI_H      OFS_UCBxIE__SPI+1</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c"> 3389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI      (0x002Cu)</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e35c21a48d38600c1580b43d8722bcb"> 3390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI_L     OFS_UCBxIFG__SPI</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac0baec68b56e76102dd553673ce39b51"> 3391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI_H     OFS_UCBxIFG__SPI+1</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9c3c007588a9632bb72540e83f69c879"> 3392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV__SPI       (0x002Eu)</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761"> 3394</a></span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0         (0x0000u)  </span><span class="comment">/* USCI Bx Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a00d0bc7f764b54f2dc07e285b8613f22"> 3395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_L        OFS_UCBxCTLW0</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9edaf10dceb8d4294e20296fe85663dc"> 3396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_H        OFS_UCBxCTLW0+1</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a371f5305eafd8f08b97969dab2351627"> 3397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0          (0x0001u)</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa44bd49e3af9caf3ce3e9005c7318eb5"> 3398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1          (0x0000u)</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7aee76ea210b57f376ea5ecf8ea90655"> 3399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL1            UCBxCTLW0_L  </span><span class="comment">/* USCI Bx Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5ad20b2123ddfbe31c9a5ce540fbfc2"> 3400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL0            UCBxCTLW0_H  </span><span class="comment">/* USCI Bx Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d"> 3401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1         (0x0002u)  </span><span class="comment">/* USCI Bx Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acac03ad3bac9acbbea54bfcd0467829a"> 3402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1_L        OFS_UCBxCTLW1</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e2ce358cf4ce75e42e0f5dc0fbf94dd"> 3403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1_H        OFS_UCBxCTLW1+1</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06"> 3404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW           (0x0006u)  </span><span class="comment">/* USCI Bx Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abe89872aefe60617ac21f42402d28db3"> 3405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_L          OFS_UCBxBRW</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5a0806f7da0d6f0f1e5a99ea226a89e4"> 3406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_H          OFS_UCBxBRW+1</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a70af776a998ffaee4e57e8d1a24914f9"> 3407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0           (0x0006u)</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abdc4b6bcbf73a62f10503f609824c795"> 3408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1           (0x0007u)</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3beeacbb80bcf3b5df8cafaa468a84ee"> 3409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR0             UCBxBRW_L </span><span class="comment">/* USCI Bx Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3d66f8b9a1459017249bb3aa26daccfe"> 3410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR1             UCBxBRW_H </span><span class="comment">/* USCI Bx Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d"> 3411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW         (0x0008u)  </span><span class="comment">/* USCI Bx Status Word Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3764e8aa427027e71cdee40ba6efcd6"> 3412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW_L        OFS_UCBxSTATW</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ce58cea0c326d03f7f1166be569b03f"> 3413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW_H        OFS_UCBxSTATW+1</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7dc7486273820883a9a703cd2987fc8"> 3414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__I2C    (0x0008u)</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae3c46c2850bda8dfceb28b27d45289cc"> 3415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTAT__I2C     (0x0008u)</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8604ff6e88c3683c6db8e6cf0aac1776"> 3416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBCNT__I2C     (0x0009u)</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ab190f5ce6337364e9cd122bd5d3303"> 3417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxSTAT            UCBxSTATW_L </span><span class="comment">/* USCI Bx Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4fabcb4a17e5c8559e4f747aa5649254"> 3418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBCNT            UCBxSTATW_H </span><span class="comment">/* USCI Bx Byte Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0"> 3419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT         (0x000Au)  </span><span class="comment">/* USCI Bx Byte Counter Threshold Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ade1f61733167df4e0ed79d1c7c7b0d8d"> 3420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT_L        OFS_UCBxTBCNT</span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac736bb0916deb8e63328c541f6c5598f"> 3421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT_H        OFS_UCBxTBCNT+1</span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9"> 3422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF         (0x000Cu)  </span><span class="comment">/* USCI Bx Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a95e5881a7538fe39c159673c37c13ae0"> 3423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF_L        OFS_UCBxRXBUF</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a360abc49c6b944cb588e654c6ebf3417"> 3424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF_H        OFS_UCBxRXBUF+1</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7"> 3425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF         (0x000Eu)  </span><span class="comment">/* USCI Bx Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5f4dc46477e7c97284eca13be6fd211"> 3426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF_L        OFS_UCBxTXBUF</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a02bdae5612af84959fc13c45b5d7f287"> 3427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF_H        OFS_UCBxTXBUF+1</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83"> 3428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0        (0x0014u)  </span><span class="comment">/* USCI Bx I2C Own Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a78fab9c77f085bcca2a6103c991ad898"> 3429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0_L       OFS_UCBxI2COA0</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad5c21900d9128f2c13202112ad32f6a8"> 3430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0_H       OFS_UCBxI2COA0+1</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813"> 3431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1        (0x0016u)  </span><span class="comment">/* USCI Bx I2C Own Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71c8fc2c6c94abd5686933263c02c8d6"> 3432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1_L       OFS_UCBxI2COA1</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb8eac44e7342ee34e8c8f55fa6f8e0b"> 3433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1_H       OFS_UCBxI2COA1+1</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2"> 3434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2        (0x0018u)  </span><span class="comment">/* USCI Bx I2C Own Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac5cbcc2288fef362dc3cc1890ac27448"> 3435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2_L       OFS_UCBxI2COA2</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4857c3ea5be0dc0b34cd0cf0a523e474"> 3436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2_H       OFS_UCBxI2COA2+1</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab"> 3437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3        (0x001Au)  </span><span class="comment">/* USCI Bx I2C Own Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a512a862c316dc81103f20a8101bdf232"> 3438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3_L       OFS_UCBxI2COA3</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5026e826b4d1b99721fcf4707c25d955"> 3439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3_H       OFS_UCBxI2COA3+1</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c"> 3440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX         (0x001Cu)  </span><span class="comment">/* USCI Bx Received Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab8ac4edef6f35c9355fb63090494c318"> 3441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX_L        OFS_UCBxADDRX</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a89c3bc397ae9123d149ccd37b8f4ced4"> 3442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX_H        OFS_UCBxADDRX+1</span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555"> 3443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK       (0x001Eu)  </span><span class="comment">/* USCI Bx Address Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac6f37b5a71f3d8927c3b95c18dbab599"> 3444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK_L      OFS_UCBxADDMASK</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a608a3c32f45fe0acdf002aa7047e8711"> 3445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK_H      OFS_UCBxADDMASK+1</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962"> 3446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA         (0x0020u)  </span><span class="comment">/* USCI Bx I2C Slave Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acfb0a4819eb2657514069574fb8d49d3"> 3447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_L        OFS_UCBxI2CSA</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4df5ae9d5e9489e846af0c6bf67229b"> 3448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_H        OFS_UCBxI2CSA+1</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82"> 3449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE            (0x002Au)  </span><span class="comment">/* USCI Bx Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ada16816c16c8dcf93adc8a310f412348"> 3450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE_L           OFS_UCBxIE</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acd4aa48c7a0165e8446c2f4161174741"> 3451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE_H           OFS_UCBxIE+1</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9"> 3452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG           (0x002Cu)  </span><span class="comment">/* USCI Bx Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac1767f01b85c1d7cc6a6e77b7ba6e467"> 3453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG_L          OFS_UCBxIFG</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e4823ac0e18692f7a40ee5c96af75e9"> 3454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG_H          OFS_UCBxIFG+1</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9"> 3455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C       (0x002Au)</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8de32715cec579cf00fa0f5250b0d1df"> 3456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C_L      OFS_UCBxIE__I2C</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aabb1c21eb41b4581586af9a595edaa94"> 3457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C_H      OFS_UCBxIE__I2C+1</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7"> 3458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C      (0x002Cu)</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ada7d70fa7a11d88d7c488bc8a892cbad"> 3459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C_L     OFS_UCBxIFG__I2C</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4ba41de9c453a73b38c1c67c8d8826f"> 3460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C_H     OFS_UCBxIFG__I2C+1</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa7214df9d541d04b35d1bfe081caa545"> 3461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV            (0x002Eu)  </span><span class="comment">/* USCI Bx Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if (defined(__MSP430_HAS_EUSCI_Ax__) || defined(__MSP430_HAS_EUSCI_Bx__))</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"> 3467</a></span>&#160;<span class="preprocessor">#define UCPEN               (0x8000u)    </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219"> 3468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR               (0x4000u)    </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934"> 3469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB               (0x2000u)    </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4"> 3470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT              (0x1000u)    </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356"> 3471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB               (0x0800u)    </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3"> 3472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1             (0x0400u)    </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54"> 3473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0             (0x0200u)    </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5"> 3474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC              (0x0100u)    </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a847437387b4f7e066bece3a6d16dd629"> 3475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL1             (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abf16135c2738ff3fc116ad82cf48c196"> 3476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0             (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96"> 3477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE             (0x0020u)    </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc"> 3478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE             (0x0010u)    </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2"> 3479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM              (0x0008u)    </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def"> 3480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR            (0x0004u)    </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a"> 3481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK             (0x0002u)    </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0"> 3482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST             (0x0001u)    </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ad21136e361b888d22330da22af809e"> 3485</a></span>&#160;<span class="preprocessor">#define UCSSEL1_L           (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a90f24e03349142905c48d72610eaa7d2"> 3486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0_L           (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4913f71d3ad6a689345ca64ab3a9815a"> 3487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE_L           (0x0020u)    </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73ee51d61bdb3d9df1f05e8e36fff01c"> 3488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE_L           (0x0010u)    </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0cd4603aea7a1f2f97fe341108e3649d"> 3489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM_L            (0x0008u)    </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8b78b4e0d70bbb64687107fbdb5fe927"> 3490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR_L          (0x0004u)    </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ec3388fe3a1fd66bbf192dbc57d5528"> 3491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK_L           (0x0002u)    </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab9de182e755fc7ffd9b3f543fc6f52f2"> 3492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST_L           (0x0001u)    </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a34a25e4ba8c2573e3a658e30f882c110"> 3495</a></span>&#160;<span class="preprocessor">#define UCPEN_H             (0x0080u)    </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40feb435070c3e94cc11bdd9011e8b81"> 3496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR_H             (0x0040u)    </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6562daedbc1af28302e85e1777483fb3"> 3497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB_H             (0x0020u)    </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adf5e51ac1412af742c2647ea69eb3be4"> 3498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT_H            (0x0010u)    </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4655f7900a8bc3bc6b9f13f4f152116"> 3499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB_H             (0x0008u)    </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aec79a2e94f6de6d5ffdcace34f7ad8f2"> 3500</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1_H           (0x0004u)    </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8da843935b66d01d92a8ab534acfb1f4"> 3501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0_H           (0x0002u)    </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af8baa5a3b2ac5e0b1407e178918a0d59"> 3502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC_H            (0x0001u)    </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">// UCxxCTLW0 SPI-Mode Control Bits</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd"> 3505</a></span>&#160;<span class="preprocessor">#define UCCKPH              (0x8000u)    </span><span class="comment">/* Sync. Mode: Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517"> 3506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCKPL              (0x4000u)    </span><span class="comment">/* Sync. Mode: Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870"> 3507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMST               (0x0800u)    </span><span class="comment">/* Sync. Mode: Master Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x0020u)    /* reserved */</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">//#define res               (0x0010u)    /* reserved */</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">//#define res               (0x0008u)    /* reserved */</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">//#define res               (0x0004u)    /* reserved */</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a79ee71255420290478cab23fbce237f7"> 3512</a></span>&#160;<span class="preprocessor">#define UCSTEM             (0x0002u)    </span><span class="comment">/* USCI STE Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75"> 3515</a></span>&#160;<span class="preprocessor">#define UCA10               (0x8000u)    </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b"> 3516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10             (0x4000u)    </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a678176f3eb3226c0bb5bd5812e553b07"> 3517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM                (0x2000u)    </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9fbef7c6bc9c25d0823ecdba5178877a"> 3520</a></span>&#160;<span class="preprocessor">#define UCTXACK             (0x0020u)    </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd"> 3521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR                (0x0010u)    </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4"> 3522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK            (0x0008u)    </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f09a606879b645c1a3fd42d9cf30b97"> 3523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP             (0x0004u)    </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02"> 3524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT             (0x0002u)    </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab05bd019eedee5df8b37f9f894edb868"> 3529</a></span>&#160;<span class="preprocessor">#define UCTXACK_L           (0x0020u)    </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a86a94f451679111344a4acd7c8a661a2"> 3530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR_L              (0x0010u)    </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f159a3f085c2c18b9e3dfc07d96a5a2"> 3531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK_L          (0x0008u)    </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a12f96208f0501aabdb8a0b4a45079774"> 3532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP_L           (0x0004u)    </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad87be2c58cc91c9830bf24f4a3d934cb"> 3533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT_L           (0x0002u)    </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3ba9f907dade4f19739ea291d64ae3b4"> 3536</a></span>&#160;<span class="preprocessor">#define UCA10_H             (0x0080u)    </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3a4ba73a83a70f37db61844942a561f6"> 3537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10_H           (0x0040u)    </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cc956ab165e98bcd2473b08c3245e8f"> 3538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM_H              (0x0020u)    </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;</div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2f02e983d228152bb8491fb6cb0f1228"> 3542</a></span>&#160;<span class="preprocessor">#define UCMODE_0            (0x0000u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a207fbbe8ef93ccdd9774348ba0794b08"> 3543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_1            (0x0200u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a57df40fcf2c24a4605e30a900d2b239e"> 3544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_2            (0x0400u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837"> 3545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_3            (0x0600u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc67af00f443bcf35e6864137fc64056"> 3547</a></span>&#160;<span class="preprocessor">#define UCSSEL_0            (0x0000u)    </span><span class="comment">/* USCI 0 Clock Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a73c578a990628e924d98da6dffaf0629"> 3548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_1            (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1d80b08053e2c8dcad61e17d520da303"> 3549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_2            (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165"> 3550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_3            (0x00C0u)    </span><span class="comment">/* USCI 0 Clock Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585"> 3551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__UCLK        (0x0000u)    </span><span class="comment">/* USCI 0 Clock Source: UCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0f626fe9582cd1346b2f6835b7b10925"> 3552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__ACLK        (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abe57498c220324a8ac4e7e4a46328216"> 3553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__SMCLK       (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define UCGLIT1             (0x0002u)    </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0             (0x0001u)    </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define UCGLIT1_L           (0x0002u)    </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L           (0x0001u)    </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a099ec0912beccfe702f247e15ef23245"> 3564</a></span>&#160;<span class="preprocessor">#define UCETXINT            (0x0100u)    </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e319f36da133c9a18ce7ac8bff1f4a4"> 3565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO1             (0x0080u)    </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c1288af80493511552cc1bc9ee480cb"> 3566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0             (0x0040u)    </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad7daacac5d5dca8927d61b83a7c65900"> 3567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK           (0x0020u)    </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6876e7802640c4966395f74e6a0c6c7d"> 3568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK             (0x0010u)    </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a04500b38737a54221405205c552680dd"> 3569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1             (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee0eb64e4d2777c8aaa1d38d3cdf599c"> 3570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0             (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628"> 3571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1             (0x0002u)    </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2"> 3572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0             (0x0001u)    </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a76d8a38d7a208aded44a67fdef0b5392"> 3575</a></span>&#160;<span class="preprocessor">#define UCCLTO1_L           (0x0080u)    </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aca1cf5887a67b6b3f23ee786c1db7660"> 3576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0_L           (0x0040u)    </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa88e3f2c7d34b1b6cdba8c4b6653209c"> 3577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK_L         (0x0020u)    </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8c303450a66bab5780a67a11727fd8ef"> 3578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK_L           (0x0010u)    </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a668476a2fbca32c476e5d9529fea0d9e"> 3579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1_L           (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5909592b6ff0188b051012f66f0e79a6"> 3580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0_L           (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15"> 3581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1_L           (0x0002u)    </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf"> 3582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L           (0x0001u)    </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2615cfc5a90b1b0838dcb94be5f89df1"> 3585</a></span>&#160;<span class="preprocessor">#define UCETXINT_H          (0x0001u)    </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a152878110822bf8d0d88196cdee1e41b"> 3587</a></span>&#160;<span class="preprocessor">#define UCGLIT_0            (0x0000u)    </span><span class="comment">/* USCI Deglitch time: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac384e49c6f2331d312d7332b528e2faa"> 3588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_1            (0x0001u)    </span><span class="comment">/* USCI Deglitch time: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2d703e5046307a5f96f650de7f44af28"> 3589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_2            (0x0002u)    </span><span class="comment">/* USCI Deglitch time: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6010003e3ba1204f793fbe2e97c4189d"> 3590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_3            (0x0003u)    </span><span class="comment">/* USCI Deglitch time: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a435325b518f7a4c0822549764d414564"> 3592</a></span>&#160;<span class="preprocessor">#define UCASTP_0            (0x0000u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a43981b2d12cf3da73977c82e3699afa1"> 3593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_1            (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a57d2676ef49d86296e31b29af402b7df"> 3594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_2            (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af3c4be716e6eb890c25e9c050f31e2dc"> 3595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_3            (0x000Cu)    </span><span class="comment">/* USCI Automatic Stop condition generation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa55df3e567715561f8c7954e04fc06a4"> 3597</a></span>&#160;<span class="preprocessor">#define UCCLTO_0            (0x0000u)    </span><span class="comment">/* USCI Clock low timeout: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a33ee9efbf324dd75bc9ded49faff923a"> 3598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_1            (0x0040u)    </span><span class="comment">/* USCI Clock low timeout: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9bbc054809f7d60ef744802f11e6d7ac"> 3599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_2            (0x0080u)    </span><span class="comment">/* USCI Clock low timeout: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58c582c078ad396a44751d8f1dc8ef60"> 3600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_3            (0x00C0u)    </span><span class="comment">/* USCI Clock low timeout: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad0ff9df1df88074e62f26d8a6b61e0ef"> 3603</a></span>&#160;<span class="preprocessor">#define UCBRS7              (0x8000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af8b5658ec246032fa93e33de53096a0c"> 3604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6              (0x4000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae05b67dced193417b51dc98f1a302ab5"> 3605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5              (0x2000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acc9f7776a09f3bf517e69aae5b8664c0"> 3606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4              (0x1000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7637d87a9e5d13e39bdaf7eece2a633b"> 3607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3              (0x0800u)    </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff"> 3608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2              (0x0400u)    </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac076b7ebd3abd116ea62a8936d517500"> 3609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1              (0x0200u)    </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88"> 3610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0              (0x0100u)    </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4408d07b05a23e57068b1d285503ce60"> 3611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF3              (0x0080u)    </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d"> 3612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2              (0x0040u)    </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a17208d428772ae7445f645966181217a"> 3613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1              (0x0020u)    </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a36581e17f67455f5dc03be51ca47025c"> 3614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0              (0x0010u)    </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0b03700b79b767caf7154e4e96d61276"> 3615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16              (0x0001u)    </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2205d0f23adae25d6806d1b4c59ccfd"> 3618</a></span>&#160;<span class="preprocessor">#define UCBRF3_L            (0x0080u)    </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a67ea6ac1b764b2535018ccf0585f80e9"> 3619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2_L            (0x0040u)    </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa60e1d35ad51f480642ff2fcef8048de"> 3620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1_L            (0x0020u)    </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab2392ae21d66c80b91c5fe1d9b70ccec"> 3621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0_L            (0x0010u)    </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a919db13b38c062a685b27f9c47a2411f"> 3622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16_L            (0x0001u)    </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83ed827a086ad87ed9f31e8a891fc6dd"> 3625</a></span>&#160;<span class="preprocessor">#define UCBRS7_H            (0x0080u)    </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a248a0ed661de569020d082c74e3c3a8a"> 3626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6_H            (0x0040u)    </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a724998aebb3007f13e998c6d6c44d53b"> 3627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5_H            (0x0020u)    </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adc680a41114ca5eb92d12cf927758864"> 3628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4_H            (0x0010u)    </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2541bc27c1a32b603a39806cbf423456"> 3629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3_H            (0x0008u)    </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa185729e5d5195f429400b42307ce7ba"> 3630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2_H            (0x0004u)    </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f91e3ebb44c594896cc637c1b77434a"> 3631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1_H            (0x0002u)    </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a498d088f81eda28fbb95de40c3a5da"> 3632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0_H            (0x0001u)    </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4fc653be8a64ea940d2cf2471d293dc9"> 3634</a></span>&#160;<span class="preprocessor">#define UCBRF_0             (0x00)    </span><span class="comment">/* USCI First Stage Modulation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538"> 3635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_1             (0x10)    </span><span class="comment">/* USCI First Stage Modulation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a963b53bdf37504320ec6a5139cc7938a"> 3636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_2             (0x20)    </span><span class="comment">/* USCI First Stage Modulation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a880cc6131eea504b1d153b8914651c22"> 3637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_3             (0x30)    </span><span class="comment">/* USCI First Stage Modulation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a361fac0c8b173e09cc852e023b6428dc"> 3638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_4             (0x40)    </span><span class="comment">/* USCI First Stage Modulation: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8035233f6f1e30ece00703060422490b"> 3639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_5             (0x50)    </span><span class="comment">/* USCI First Stage Modulation: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#add3ba091a140acdf8173f6f0585d6785"> 3640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_6             (0x60)    </span><span class="comment">/* USCI First Stage Modulation: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf"> 3641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_7             (0x70)    </span><span class="comment">/* USCI First Stage Modulation: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaa5a4206271567279ffe60427e7674e4"> 3642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_8             (0x80)    </span><span class="comment">/* USCI First Stage Modulation: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a93826ded110a057038c77b6f6505d1"> 3643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_9             (0x90)    </span><span class="comment">/* USCI First Stage Modulation: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aaf607b8775ece328fafb1c841a2d8959"> 3644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_10            (0xA0)    </span><span class="comment">/* USCI First Stage Modulation: A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a245fe9b5eeaea55856bcb9528196942c"> 3645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_11            (0xB0)    </span><span class="comment">/* USCI First Stage Modulation: B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1833b13696cdde3098b048b8cfcbcc3d"> 3646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_12            (0xC0)    </span><span class="comment">/* USCI First Stage Modulation: C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e0c5e3778ca4add4e180ad11f972836"> 3647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_13            (0xD0)    </span><span class="comment">/* USCI First Stage Modulation: D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22ee82a97b0f09bc0369ee12dd785267"> 3648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_14            (0xE0)    </span><span class="comment">/* USCI First Stage Modulation: E */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac9c004757456785ee5c65b5e16d69bf6"> 3649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_15            (0xF0)    </span><span class="comment">/* USCI First Stage Modulation: F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">/* UCAxSTATW Control Bits */</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5"> 3652</a></span>&#160;<span class="preprocessor">#define UCLISTEN            (0x0080u)  </span><span class="comment">/* USCI Listen mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5"> 3653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCFE                (0x0040u)  </span><span class="comment">/* USCI Frame Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af6cb2162cfafbf147ec28f39bc356ba8"> 3654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOE                (0x0020u)  </span><span class="comment">/* USCI Overrun Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae5eed65048711c570c134f944a13ab57"> 3655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPE                (0x0010u)  </span><span class="comment">/* USCI Parity Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a"> 3656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRK               (0x0008u)  </span><span class="comment">/* USCI Break received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a84ad357d23c96c81325f76fcd79c646f"> 3657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXERR             (0x0004u)  </span><span class="comment">/* USCI RX Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb"> 3658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDR              (0x0002u)  </span><span class="comment">/* USCI Address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67"> 3659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBUSY              (0x0001u)  </span><span class="comment">/* USCI Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a83c683af4314d47842847c90c289f449"> 3660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIDLE              (0x0002u)  </span><span class="comment">/* USCI Idle line detected Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">/* UCBxSTATW I2C Control Bits */</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae7cef8438ec42f18bbbb4f0d6783aa6c"> 3663</a></span>&#160;<span class="preprocessor">#define UCBCNT7             (0x8000u)  </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc5d18ed4829928bb1ed36cbb4ed81a0"> 3664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT6             (0x4000u)  </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa2da59215bcddefe18166ea94ec03a93"> 3665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT5             (0x2000u)  </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a062da7a045e94b9e810f52f116b3f613"> 3666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT4             (0x1000u)  </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a21d3ec36724ab8b3e966b9ec7e37a105"> 3667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT3             (0x0800u)  </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2aba6fde74a54bd59aa1f1c25e40f425"> 3668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT2             (0x0400u)  </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a14d80b0636ab8522005c87725725be71"> 3669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT1             (0x0200u)  </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40c95c9fdbe0f45bcd521d43f9cfb458"> 3670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT0             (0x0100u)  </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89"> 3671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSCLLOW            (0x0040u)  </span><span class="comment">/* SCL low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a365242c9fc30f5ee5135968394e580f7"> 3672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGC                (0x0020u)  </span><span class="comment">/* General Call address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1d9592d79881ade638e6bbe2f5d19efa"> 3673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBBUSY             (0x0010u)  </span><span class="comment">/* Bus Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">/* UCBxTBCNT I2C Control Bits */</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a27f1fb62a0d2f2e4acf9e132478bf39d"> 3676</a></span>&#160;<span class="preprocessor">#define UCTBCNT7            (0x0080u)  </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad477d4045cf7e09b9bbe65e632ef13ef"> 3677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT6            (0x0040u)  </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7e098b0e392bf606ad70bb8f28973c61"> 3678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT5            (0x0020u)  </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6a1e15492d7f03701be53d57f61d84c1"> 3679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT4            (0x0010u)  </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd4f26f5ef43b63d9e33f516389110b5"> 3680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT3            (0x0008u)  </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8378a3791b037c131d300a1c638739bd"> 3681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT2            (0x0004u)  </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afbcc44a6d1568863b0267213fe129cce"> 3682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT1            (0x0002u)  </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa6081adecca2a04c8179b9ad8833d27c"> 3683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT0            (0x0001u)  </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e"> 3686</a></span>&#160;<span class="preprocessor">#define UCIRRXFL5           (0x8000u)  </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa83fd3a68ad9430c72c124964829d647"> 3687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4           (0x4000u)  </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493"> 3688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3           (0x2000u)  </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1d4128ac2bf039306346144a065be92b"> 3689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2           (0x1000u)  </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2"> 3690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1           (0x0800u)  </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afd5376421befbeaaff0989659acb89a7"> 3691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0           (0x0400u)  </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aff6da73b1dfca37a6994b6239a41d3e3"> 3692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL            (0x0200u)  </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0e49a3dac01669021d009ae679dc5d71"> 3693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE            (0x0100u)  </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4af2a43b89e2a5d5da389ddddab7862"> 3694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL5           (0x0080u)  </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4"> 3695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4           (0x0040u)  </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2"> 3696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3           (0x0020u)  </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab8ddc881f9612939211f21663b873a82"> 3697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2           (0x0010u)  </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2923815fcf54a0c125fa6e165ef09d4e"> 3698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1           (0x0008u)  </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965"> 3699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0           (0x0004u)  </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a91913c7686c3db97a2fcd5362b697d79"> 3700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK           (0x0002u)  </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0"> 3701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN              (0x0001u)  </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3d239fb4158910ecc08d3109b94f91ed"> 3704</a></span>&#160;<span class="preprocessor">#define UCIRTXPL5_L         (0x0080u)  </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a30e14fd4aba980b4b286de539ce1558e"> 3705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4_L         (0x0040u)  </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab10f2d707c3357d11075b8917ce8c24d"> 3706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3_L         (0x0020u)  </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a361496bae3e6aaf31d66d9559f1bf94b"> 3707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2_L         (0x0010u)  </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9852d2aa8b627c3d30a0515a54e1423f"> 3708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1_L         (0x0008u)  </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1400ad36e6632ece0797e52d836b11b8"> 3709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0_L         (0x0004u)  </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0d9dac50f30980303c7add08b58c4dcb"> 3710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK_L         (0x0002u)  </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aab7584aad452f9497d1bfa397b6f69c3"> 3711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN_L            (0x0001u)  </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c11f7bbeff2ab59bd4d5d53629d868c"> 3714</a></span>&#160;<span class="preprocessor">#define UCIRRXFL5_H         (0x0080u)  </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f300707123fa09ea6424e54684eb158"> 3715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4_H         (0x0040u)  </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e3ff6519f767f3f33bd0fb73d9d772d"> 3716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3_H         (0x0020u)  </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad433e68d880a955c3cd0997d8923fe94"> 3717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2_H         (0x0010u)  </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1ed78e2816cc75cfd021afd0f7b07443"> 3718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1_H         (0x0008u)  </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac3c2e184756fe97644b1a55472072094"> 3719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0_H         (0x0004u)  </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8aa964173900e467e4def6d3d3076fb6"> 3720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL_H          (0x0002u)  </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e89323bb0e15263076ce7f3a71684fa"> 3721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE_H          (0x0001u)  </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/* UCAxABCTL Control Bits */</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">//#define res               (0x80)    /* reserved */</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">//#define res               (0x40)    /* reserved */</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afb5328c617d763ceccd98432daacab20"> 3726</a></span>&#160;<span class="preprocessor">#define UCDELIM1            (0x20)    </span><span class="comment">/* Break Sync Delimiter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab5f69bbf65646554040de549c8eec3f9"> 3727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDELIM0            (0x10)    </span><span class="comment">/* Break Sync Delimiter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a330c3954a27b153b17b4a83815eb502b"> 3728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTOE              (0x08)    </span><span class="comment">/* Sync-Field Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa02211aae2addea00ba79924f3b19045"> 3729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBTOE              (0x04)    </span><span class="comment">/* Break Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x02)    /* reserved */</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adeeeeed290c44855540b9ca36d71978f"> 3731</a></span>&#160;<span class="preprocessor">#define UCABDEN             (0x01)    </span><span class="comment">/* Auto Baud Rate detect enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ca82d1b80751597351fb7f9e7a42a19"> 3734</a></span>&#160;<span class="preprocessor">#define UCGCEN              (0x8000u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN              (0x0400u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9               (0x0200u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8               (0x0100u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7               (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6               (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5               (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4               (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3               (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2               (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1               (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0               (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define UCOA7_L             (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L             (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L             (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L             (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L             (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L             (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af1e9c50f01b78a7afe062d32bc12a30e"> 3758</a></span>&#160;<span class="preprocessor">#define UCGCEN_H            (0x0080u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN_H            (0x0004u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76"> 3764</a></span>&#160;<span class="preprocessor">#define UCOAEN              (0x0400u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8"> 3765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9               (0x0200u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8"> 3766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8               (0x0100u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f"> 3767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7               (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a"> 3768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6               (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000"> 3769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5               (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63"> 3770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4               (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36"> 3771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3               (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5"> 3772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2               (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27"> 3773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1               (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a"> 3774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0               (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58"> 3777</a></span>&#160;<span class="preprocessor">#define UCOA7_L             (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51"> 3778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L             (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027"> 3779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L             (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e"> 3780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L             (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09"> 3781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L             (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3"> 3782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L             (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328"> 3783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f"> 3784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229"> 3787</a></span>&#160;<span class="preprocessor">#define UCOAEN_H            (0x0004u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4"> 3788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43"> 3789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a424c034edf16f22a49d8df97fb429f9e"> 3792</a></span>&#160;<span class="preprocessor">#define UCADDRX9            (0x0200u)  </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0a4590fd7addbe1d631f76f74d4c6a6c"> 3793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8            (0x0100u)  </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae4cc236b98a6c9440d6c53382971644a"> 3794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX7            (0x0080u)  </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9415b835ffd4ff7aed94a4dfeeb567c8"> 3795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6            (0x0040u)  </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a494f77f92d3bfd17d544bee2ffd7a6b6"> 3796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5            (0x0020u)  </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a49c2b4676ca8f2c8c1446024d7827464"> 3797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4            (0x0010u)  </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1afc1e49a1b23ccc4192a2c7c2dd05a3"> 3798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3            (0x0008u)  </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0ddb048b2f4901a9804df6b83064a461"> 3799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2            (0x0004u)  </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3951e8ea7ae7cb545c657f2a1a11fb51"> 3800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1            (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a107cdf1a4104cc05802904ab7cdacd8e"> 3801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0            (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa3b9bf253948b8b870fe6bfb05425e60"> 3804</a></span>&#160;<span class="preprocessor">#define UCADDRX7_L          (0x0080u)  </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2bc487bac859a4900f462d2c1df7c43c"> 3805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6_L          (0x0040u)  </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a56aeda9458b9dd3e873f76fa8bb62331"> 3806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5_L          (0x0020u)  </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab221554751cca65ca96852443e7e4f24"> 3807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4_L          (0x0010u)  </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a537ae4efc2e8a2f82902ccdbe30d6d86"> 3808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3_L          (0x0008u)  </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0006d0a31b50c8cf37c45e3dad8fef0c"> 3809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2_L          (0x0004u)  </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2e59e46221201c365610f9dccb4e71c4"> 3810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1_L          (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2581a211f2ae4ba92ba202f9a56170ae"> 3811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0_L          (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae81f280e7bd049393f0db24a2cff2443"> 3814</a></span>&#160;<span class="preprocessor">#define UCADDRX9_H          (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a31d6e60fa4affcbdeaf61feea771f388"> 3815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8_H          (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6be3c92090bb9da45dd2d440b40f73a8"> 3818</a></span>&#160;<span class="preprocessor">#define UCADDMASK9            (0x0200u)  </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a934a946cb326f5e257ed37bbfd36a76a"> 3819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8            (0x0100u)  </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a34fca3a1bb8991fca6628b37212d1956"> 3820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK7            (0x0080u)  </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af98df2a47411b3a2cc8608dcbad11ceb"> 3821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6            (0x0040u)  </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a031fe87f7e2dcae6be19d98b736edda8"> 3822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5            (0x0020u)  </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae784f9ff59cb31fb7bffb64263f423c6"> 3823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4            (0x0010u)  </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f77dd39d1acf9be2018e391d161799e"> 3824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3            (0x0008u)  </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adcb2888ea11c3b42bd3b45bcebe6c584"> 3825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2            (0x0004u)  </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6455dae83b1a1469d7b8426aabb85341"> 3826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1            (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6b878e773238ce34d895d96b9c760be1"> 3827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0            (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a56d79f7ecf5e135a2f262e21d54c2c22"> 3830</a></span>&#160;<span class="preprocessor">#define UCADDMASK7_L        (0x0080u)  </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afefa901f943f5de58749cf6effe824c2"> 3831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6_L        (0x0040u)  </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac10ddb049b3254274bb5ee87ca4af72f"> 3832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5_L        (0x0020u)  </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6f9f748bddf1bc6d625ae1f4be6354c8"> 3833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4_L        (0x0010u)  </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae30bfe45aed1f2ddef30e6036d5c9b8c"> 3834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3_L        (0x0008u)  </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a463e00cc55eb37be4d78c5f4d63f7ba9"> 3835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2_L        (0x0004u)  </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0414a2c1b3eddbe4b35cc76cd7705f7e"> 3836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1_L        (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a09dfe49673cacbb888781e5caf035645"> 3837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0_L        (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a10ba6b0ef99e345813a24218d1820471"> 3840</a></span>&#160;<span class="preprocessor">#define UCADDMASK9_H        (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6cdb557d69554e85bb74c210b7497601"> 3841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8_H        (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b"> 3844</a></span>&#160;<span class="preprocessor">#define UCSA9               (0x0200u)  </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7c0e8b37403f927740711a4b6e96c587"> 3845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8               (0x0100u)  </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4785e47a3bd98904891307075358506b"> 3846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA7               (0x0080u)  </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6"> 3847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6               (0x0040u)  </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aef723f772b964be95b1111c343454ad1"> 3848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5               (0x0020u)  </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a813c806a3731761ac8a946585a44250d"> 3849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4               (0x0010u)  </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1fd0206b817f75b420b231e3c00659ae"> 3850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3               (0x0008u)  </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aad2fe387d794752fd2629628cd7f26aa"> 3851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2               (0x0004u)  </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa5daaad6fd339addfb7fb9718d931bda"> 3852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1               (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae299acfa6145b342f61f66151b69de10"> 3853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0               (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac2d3afa1acc5767930194c099c13dd5a"> 3856</a></span>&#160;<span class="preprocessor">#define UCSA7_L             (0x0080u)  </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a56f059d88e0fc75da9a145c05f51fa63"> 3857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6_L             (0x0040u)  </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a"> 3858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5_L             (0x0020u)  </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a903b4f417728853b35198686a347d495"> 3859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4_L             (0x0010u)  </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7944488b1efae23bce5120523def3be2"> 3860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3_L             (0x0008u)  </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3e378ef2f3f39d946d5925c51b7b665c"> 3861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2_L             (0x0004u)  </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3fa579d6fe4d918bfa58eb9370d30991"> 3862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1_L             (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa0a87b720017eabdf49647c7838b39b"> 3863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0_L             (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acaed3b240a46db34396f1b7ad2afd85a"> 3866</a></span>&#160;<span class="preprocessor">#define UCSA9_H             (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab7f2aed244b5c504fbd361c59db90b2b"> 3867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8_H             (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">/* UCAxIE UART Control Bits */</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab06e4879e63387314239b1d5456f505f"> 3870</a></span>&#160;<span class="preprocessor">#define UCTXCPTIE           (0x0008u)  </span><span class="comment">/* UART Transmit Complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE             (0x0004u)  </span><span class="comment">/* UART Start Bit Interrupt Enalble */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7"> 3872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE              (0x0002u)  </span><span class="comment">/* UART Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13"> 3873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE              (0x0001u)  </span><span class="comment">/* UART Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">/* UCAxIE/UCBxIE SPI Control Bits */</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;</div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment">/* UCBxIE I2C Control Bits */</span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a57be624e4818c758e4b1911c05cf85e1"> 3878</a></span>&#160;<span class="preprocessor">#define UCBIT9IE            (0x4000u)  </span><span class="comment">/* I2C Bit 9 Position Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1642445ea92106e134418b532f51e731"> 3879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE3             (0x2000u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a727801517f9df1011f147058fc242c48"> 3880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE3             (0x1000u)  </span><span class="comment">/* I2C Receive Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3cdbceb5b234b66acfa3d02062411a16"> 3881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE2             (0x0800u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a369f3fdabdb5c5ffcb193591234077dd"> 3882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE2             (0x0400u)  </span><span class="comment">/* I2C Receive Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc10813672358dd5be129019e315f0ca"> 3883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE1             (0x0200u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#add37ee6fd8640a309a275e6ba226efa2"> 3884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE1             (0x0100u)  </span><span class="comment">/* I2C Receive Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab25c3ecbe623bfab3597f86354812d28"> 3885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIE            (0x0080u)  </span><span class="comment">/* I2C Clock Low Timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af56a167f12767f17cfef268d93dfd6e6"> 3886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIE            (0x0040u)  </span><span class="comment">/* I2C Automatic stop assertion interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a807b95c77966b1a98602f758dd3574c3"> 3887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIE            (0x0020u)  </span><span class="comment">/* I2C NACK Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af15d0aea857d03c13db91c4a9cc09d30"> 3888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIE              (0x0010u)  </span><span class="comment">/* I2C Arbitration Lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5582dba1b54706acaef2ee956de19b56"> 3889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIE             (0x0008u)  </span><span class="comment">/* I2C STOP Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d"> 3890</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE             (0x0004u)  </span><span class="comment">/* I2C START Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa41617538d722931e262fcf255ead024"> 3891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE0             (0x0002u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af8f4cd872738ebaf2d8c5eacf886c15b"> 3892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE0             (0x0001u)  </span><span class="comment">/* I2C Receive Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">/* UCAxIFG UART Control Bits */</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad6bd2a160b43ecac27ad4f8597258cba"> 3895</a></span>&#160;<span class="preprocessor">#define UCTXCPTIFG          (0x0008u)  </span><span class="comment">/* UART Transmit Complete Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG            (0x0004u)  </span><span class="comment">/* UART Start Bit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* UART Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* UART Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">/* UCAxIFG/UCBxIFG SPI Control Bits */</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87"> 3901</a></span>&#160;<span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* SPI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8"> 3902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* SPI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="comment">/* UCBxIFG Control Bits */</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0739ef436ba3ffa7c211b019ddbf524c"> 3905</a></span>&#160;<span class="preprocessor">#define UCBIT9IFG           (0x4000u)  </span><span class="comment">/* I2C Bit 9 Possition Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8e916c9ab951a1dbcd6c70fbf51dd7ca"> 3906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG3            (0x2000u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af82f51253135bfb50715140a02dcb407"> 3907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG3            (0x1000u)  </span><span class="comment">/* I2C Receive Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4c73697d52e3e6cd3a3bd5bce0e5dcf9"> 3908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG2            (0x0800u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ce38d51b051ee05720adea37d2798df"> 3909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG2            (0x0400u)  </span><span class="comment">/* I2C Receive Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a826b92d6da7ac533292b802de22ed6ee"> 3910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG1            (0x0200u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac1935981de3064d0488b4a1bfccdcc79"> 3911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG1            (0x0100u)  </span><span class="comment">/* I2C Receive Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0ae6248557136f9398cea3e4251339ff"> 3912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIFG           (0x0080u)  </span><span class="comment">/* I2C Clock low Timeout interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a609fa01b94dc3b06861dbf0ea2a32307"> 3913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIFG           (0x0040u)  </span><span class="comment">/* I2C Byte counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abcf889d04bb8c7e834a6c97919a27206"> 3914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIFG           (0x0020u)  </span><span class="comment">/* I2C NACK Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1110f82dacad8e86491fe3a183ca6767"> 3915</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIFG             (0x0010u)  </span><span class="comment">/* I2C Arbitration Lost interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58eea93e916c37e9a53b1a867a952460"> 3916</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIFG            (0x0008u)  </span><span class="comment">/* I2C STOP Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf"> 3917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG            (0x0004u)  </span><span class="comment">/* I2C START Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aef2318afb8008ff546c3a84c00863344"> 3918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG0            (0x0002u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee25ddb379c33829a03433af934bdd7a"> 3919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG0            (0x0001u)  </span><span class="comment">/* I2C Receive Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">/* USCI UART Definitions */</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a46f6de64041bdd0523af9d653bd3d939"> 3922</a></span>&#160;<span class="preprocessor">#define USCI_NONE            (0x0000u)   </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4774554e16714f447f43e917413e73af"> 3923</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCRXIFG    (0x0002u)   </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a40ab1fd995e5dd45d7b2264d7882c0a1"> 3924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXIFG    (0x0004u)   </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7b004407145f98a46a558de25541f881"> 3925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCSTTIFG   (0x0006u)   </span><span class="comment">/* USCI UCSTTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac8662f6231a596d23d498d73b890e165"> 3926</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXCPTIFG (0x0008u)   </span><span class="comment">/* USCI UCTXCPTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="comment">/* USCI SPI Definitions */</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeedbb8c2537fda4307cde48b272b9103"> 3929</a></span>&#160;<span class="preprocessor">#define USCI_SPI_UCRXIFG    (0x0002u)    </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d8fbd96560e1146a9890b6087726c4a"> 3930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_SPI_UCTXIFG    (0x0004u)    </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">/* USCI I2C Definitions */</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8224b68ea3728b2f506e8866b7ebc805"> 3933</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCALIFG    (0x0002u)    </span><span class="comment">/* USCI I2C Mode: UCALIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a596ff18ecfb547771443b154de66750f"> 3934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCNACKIFG  (0x0004u)    </span><span class="comment">/* USCI I2C Mode: UCNACKIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b"> 3935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTTIFG   (0x0006u)    </span><span class="comment">/* USCI I2C Mode: UCSTTIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#af5c1c13d3c62c626e11cffba71cad0ac"> 3936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTPIFG   (0x0008u)    </span><span class="comment">/* USCI I2C Mode: UCSTPIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a6e8f516aad8259936da766f8b4093f7a"> 3937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG3   (0x000Au)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7ff4e463d9c3ea789361113775c34ada"> 3938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG3   (0x000Cu)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a82c93ba2ae6f926cf5d4c6eefff9750d"> 3939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG2   (0x000Eu)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a631f062d8d50ff40b9956dccf5d2eef1"> 3940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG2   (0x0010u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab33b81ceb0321a3aee5c1419a4422be3"> 3941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG1   (0x0012u)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e8c573d21174018d886085aad486686"> 3942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG1   (0x0014u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab3a1403eee38b94e39b1a837451c6240"> 3943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG0   (0x0016u)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae9432fb2b91c053289e71b33338ec97e"> 3944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG0   (0x0018u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abf0348e728c3934e9e858570f3450144"> 3945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBCNTIFG  (0x001Au)    </span><span class="comment">/* USCI I2C Mode: UCBCNTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ade5a5696805599105b7e5584fd57f582"> 3946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCCLTOIFG  (0x001Cu)    </span><span class="comment">/* USCI I2C Mode: UCCLTOIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a06ade0875f7cb0e2d93817f87b0e6010"> 3947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBIT9IFG  (0x001Eu)    </span><span class="comment">/* USCI I2C Mode: UCBIT9IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">* WATCHDOG TIMER A</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_WDT_A__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d"> 3955</a></span>&#160;<span class="preprocessor">#define OFS_WDTCTL            (0x000Cu)  </span><span class="comment">/* Watchdog Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad65c94424e3031e60d3b49463ff4f466"> 3956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_WDTCTL_L           OFS_WDTCTL</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9d5bf66992071a3ca73295768e6e3b58"> 3957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_WDTCTL_H           OFS_WDTCTL+1</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor"></span><span class="comment">/* The bit names have been prefixed with &quot;WDT&quot; */</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36"> 3960</a></span>&#160;<span class="preprocessor">#define WDTIS0              (0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd"> 3961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS1              (0x0002u)  </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401"> 3962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS2              (0x0004u)  </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94"> 3963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTCNTCL            (0x0008u)  </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f"> 3964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTTMSEL            (0x0010u)  </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706"> 3965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL0            (0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0fa491348630f0b0001a24ec9a0d2df6"> 3966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL1            (0x0040u)  </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a828ad95ff2264e83fff9d2442e11d0a4"> 3967</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTHOLD             (0x0080u)  </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a114d6cf83a00f06631ef737d9924a9a4"> 3970</a></span>&#160;<span class="preprocessor">#define WDTIS0_L            (0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aadb79f695639192192b31748b58d4f00"> 3971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS1_L            (0x0002u)  </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeb4754dce12bd3d0beb711f1ed586597"> 3972</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS2_L            (0x0004u)  </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acabd203a418fdb3b55f4d39936e0ef00"> 3973</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTCNTCL_L          (0x0008u)  </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acbf5c47b2c1b495728a47fca4cf218c7"> 3974</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTTMSEL_L          (0x0010u)  </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a68f120130540cb8b5a16b7308905618b"> 3975</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL0_L          (0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afcb1db0be8f682de13462aaab6828a66"> 3976</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL1_L          (0x0040u)  </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae608f8908c8b88d33c871e8eb1f08809"> 3977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTHOLD_L           (0x0080u)  </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86"> 3979</a></span>&#160;<span class="preprocessor">#define WDTPW               (0x5A00u)</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad4344e99513ef0c97fe3d82e5f19fbce"> 3981</a></span>&#160;<span class="preprocessor">#define WDTIS_0           (0*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad419fd7daba845f5a844bb312128942d"> 3982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_1           (1*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8f7c07569badf9caaa17c92878b60f79"> 3983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_2           (2*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afa486b8fb8a6c389a281ad295be2112e"> 3984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_3           (3*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#acc674820fbf1a5caf571a0f1f1e561d1"> 3985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_4           (4*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad436e5db9e5d4644d0fea5e9e8974121"> 3986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_5           (5*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a59cdc6b85521efbc5670a68a322f9c59"> 3987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_6           (6*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a71542fd9695a3cfec3db23112cf9c73d"> 3988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_7           (7*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace554c323bb109ac5eeb11331face467"> 3989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__2G         (0*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a5e20ac12d3387bea286e5727221231f6"> 3990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__128M       (1*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a112e314dca55be7d8a165b98035695ed"> 3991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__8192K      (2*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#abd6f768026df1be247dce267b9acf01f"> 3992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__512K       (3*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab4e447b7eb99626de9023dfd45a7ff24"> 3993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__32K        (4*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0441912e98d06ff722fa49df8497d118"> 3994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__8192       (5*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0cd332ff8ac6ea6470703013eefd5d94"> 3995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__512        (6*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a2be71b51892d0d8df2970df699f4d45f"> 3996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__64         (7*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa3e5e48fd896c1bb1b5a8f5a87aacbd8"> 3998</a></span>&#160;<span class="preprocessor">#define WDTSSEL_0         (0*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad3823c38958f53abb4cdcae9ad063471"> 3999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_1         (1*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a9b0f69147bc04a806056d23711d3e883"> 4000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_2         (2*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae34548009de80f955195f27ecf843dea"> 4001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_3         (3*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a7a85cee2c94cc958d2b37b8944d071e2"> 4002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__SMCLK    (0*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a894b918149fa06ef63d0a4ca835287f3"> 4003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__ACLK     (1*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a61e6baec23528e9b6eb9a2ba37a7fa38"> 4004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__VLO      (2*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="comment">/* WDT-interval times [1ms] coded with Bits 0-2 */</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8ad7fce92237f747de12fe7c4b39bc04"> 4008</a></span>&#160;<span class="preprocessor">#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2)                         </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4ec025dd4289bf1e2083e0563136268b"> 4009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS0)                  </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace11c301d6e1e3162b1239d645e97c5b"> 4010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1)                  </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ab02c656e88af035996ea5917077426bc"> 4011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1344f6dc6d787174163e1b46473428b6"> 4013</a></span>&#160;<span class="preprocessor">#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0)                </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e"> 4014</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS0)         </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a125e7b704eaea55d87677f75bdb29feb"> 4015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1)         </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a58991561855e4927b3ffb5c407765859"> 4016</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1+WDTIS0)  </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor"></span><span class="comment">/* Watchdog mode -&gt; reset after expired time */</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a8b86276617a1a7feebb81218ab4cd3b0"> 4019</a></span>&#160;<span class="preprocessor">#define WDT_MRST_32         (WDTPW+WDTCNTCL+WDTIS2)                                  </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a15214cc0e5d6c6834399c3a7c40386e3"> 4020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS2+WDTIS0)                           </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a1e377d6605a1694ad61a723b8941b206"> 4021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS2+WDTIS1)                           </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef"> 4022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)                    </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ad8076d3f6c36282c3e866c910717b3ce"> 4024</a></span>&#160;<span class="preprocessor">#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2)                         </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aa4545588dd3b5430f07b9b3397c70698"> 4025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS0)                  </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3dd4fb072594e97a48042f9716180c08"> 4026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1)                  </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac28cfe91830b1e7f71269bf39f307928"> 4027</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment">* TLV Descriptors</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a0bc48132eb990536a25383fd032baeec"> 4034</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_TLV__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a90ebe81c73e5c54216ddfd624972a1e9"> 4035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_BASE __MSP430_BASEADDRESS_TLV__</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a3f2902197dc6ef9f691916b1454006ca"> 4037</a></span>&#160;<span class="preprocessor">#define TLV_START             (0x1A08u)    </span><span class="comment">/* Start Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ac95ecb647a4c1f1cc41685af4248b58d"> 4038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_END               (0x1AFFu)    </span><span class="comment">/* End Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#adfce44c423e1a442442325211403dbd2"> 4040</a></span>&#160;<span class="preprocessor">#define TLV_LDTAG             (0x01)      </span><span class="comment">/*  Legacy descriptor (1xx, 2xx, 4xx families) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aece20c9fedfc40f829fba7bbe11c4772"> 4041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_PDTAG             (0x02)      </span><span class="comment">/*  Peripheral discovery descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afc5e3f9b2bccb75bad5652c44e395dac"> 4042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved3         (0x03)      </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4741ab60ec343caf1f262d2aa942f43f"> 4043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved4         (0x04)      </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#afe47d4196e2c9ea6638a7e946b4d43a7"> 4044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_BLANK             (0x05)      </span><span class="comment">/*  Blank descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ae44afc4b678039295dddb989012aa0c8"> 4045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved6         (0x06)      </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a22a9fa59a7d8e3727234864bcb82c316"> 4046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved7         (0x07)      </span><span class="comment">/*  Serial Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aeaec1507ca60b9cefdd050d3d8760778"> 4047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIERECORD         (0x08)      </span><span class="comment">/*  Die Record  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a74b01a17793b5bde9e6e16001996e3b4"> 4048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADCCAL            (0x11)      </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a705977844312a275696f04a03d0f8342"> 4049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADC12CAL          (0x11)      </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#aee14810940aa9ee4f2543886d1cb2253"> 4050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_REFCAL            (0x12)      </span><span class="comment">/*  REF calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a437b56896ac8bbd6a752a8a41c9af769"> 4051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADC10CAL          (0x13)      </span><span class="comment">/*  ADC10 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4673c48d6981b108694ce0085ca04170"> 4052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TIMERDCAL         (0x15)      </span><span class="comment">/*  TIMER_D calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#ace35a875a10e42a450af150d7ee54788"> 4053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TAGEXT            (0xFE)      </span><span class="comment">/*  Tag extender */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430fr57xxgeneric_8h.html#a4a5e6daa859fbdab835deb50cc02d935"> 4054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TAGEND            (0xFF)      </span><span class="comment">/*  Tag End of Table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">* Interrupt Vectors (offset from 0xFF80)</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">* End of Modules</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#pragma language=default</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef __msp430FR57XXGENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
