$date
	Tue May 11 00:29:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4x1_tb $end
$var wire 1 ! y $end
$var reg 4 " input_bus [3:0] $end
$var reg 2 # sel [1:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#20
b1 #
b1 %
#40
b10 #
b10 %
#60
b11 #
b11 %
#80
1!
b0 #
b1 "
b1 $
b0 %
#100
0!
b1 #
b1 %
#120
b10 #
b10 %
#140
b11 #
b11 %
#160
b0 #
b10 "
b10 $
b0 %
#180
1!
b1 #
b1 %
#200
0!
b10 #
b10 %
#220
b11 #
b11 %
#240
1!
b0 #
b11 "
b11 $
b0 %
#260
b1 #
b1 %
#280
0!
b10 #
b10 %
#300
b11 #
b11 %
#320
b0 #
b100 "
b100 $
b0 %
#340
b1 #
b1 %
#360
1!
b10 #
b10 %
#380
0!
b11 #
b11 %
#400
1!
b0 #
b101 "
b101 $
b0 %
#420
0!
b1 #
b1 %
#440
1!
b10 #
b10 %
#460
0!
b11 #
b11 %
#480
b0 #
b110 "
b110 $
b0 %
#500
1!
b1 #
b1 %
#520
1!
b10 #
b10 %
#540
0!
b11 #
b11 %
#560
1!
b0 #
b111 "
b111 $
b0 %
#580
b1 #
b1 %
#600
1!
b10 #
b10 %
#620
0!
b11 #
b11 %
#640
b0 #
b1000 "
b1000 $
b0 %
#660
b1 #
b1 %
#680
0!
b10 #
b10 %
#700
1!
b11 #
b11 %
#720
1!
b0 #
b1001 "
b1001 $
b0 %
#740
0!
b1 #
b1 %
#760
0!
b10 #
b10 %
#780
1!
b11 #
b11 %
#800
0!
b0 #
b1010 "
b1010 $
b0 %
#820
1!
b1 #
b1 %
#840
0!
b10 #
b10 %
#860
1!
b11 #
b11 %
#880
b0 #
b1011 "
b1011 $
b0 %
#900
b1 #
b1 %
#920
0!
b10 #
b10 %
#940
1!
b11 #
b11 %
#960
0!
b0 #
b1100 "
b1100 $
b0 %
#980
b1 #
b1 %
#1000
1!
b10 #
b10 %
#1020
b11 #
b11 %
#1040
1!
b0 #
b1101 "
b1101 $
b0 %
#1060
0!
b1 #
b1 %
#1080
1!
b10 #
b10 %
#1100
b11 #
b11 %
#1120
0!
b0 #
b1110 "
b1110 $
b0 %
#1140
1!
b1 #
b1 %
#1160
b10 #
b10 %
#1180
b11 #
b11 %
#1200
b0 #
b1111 "
b1111 $
b0 %
#1220
b1 #
b1 %
#1240
b10 #
b10 %
#1260
b11 #
b11 %
#1280
b10000 $
b100 %
