{
  "module_name": "nic0_qm0_regs.h",
  "hash_id": "0b8fb021fbd3e9a001c88bda03df5ef9b31d69b276718c0fc9bdf662cf07fc71",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/nic0_qm0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC0_QM0_REGS_H_\n#define ASIC_REG_NIC0_QM0_REGS_H_\n\n \n\n#define mmNIC0_QM0_GLBL_CFG0 0x541A000\n\n#define mmNIC0_QM0_GLBL_CFG1 0x541A004\n\n#define mmNIC0_QM0_GLBL_CFG2 0x541A008\n\n#define mmNIC0_QM0_GLBL_ERR_CFG 0x541A00C\n\n#define mmNIC0_QM0_GLBL_ERR_CFG1 0x541A010\n\n#define mmNIC0_QM0_GLBL_ERR_ARC_HALT_EN 0x541A014\n\n#define mmNIC0_QM0_GLBL_AXCACHE 0x541A018\n\n#define mmNIC0_QM0_GLBL_STS0 0x541A01C\n\n#define mmNIC0_QM0_GLBL_STS1 0x541A020\n\n#define mmNIC0_QM0_GLBL_ERR_STS_0 0x541A024\n\n#define mmNIC0_QM0_GLBL_ERR_STS_1 0x541A028\n\n#define mmNIC0_QM0_GLBL_ERR_STS_2 0x541A02C\n\n#define mmNIC0_QM0_GLBL_ERR_STS_3 0x541A030\n\n#define mmNIC0_QM0_GLBL_ERR_STS_4 0x541A034\n\n#define mmNIC0_QM0_GLBL_ERR_MSG_EN_0 0x541A038\n\n#define mmNIC0_QM0_GLBL_ERR_MSG_EN_1 0x541A03C\n\n#define mmNIC0_QM0_GLBL_ERR_MSG_EN_2 0x541A040\n\n#define mmNIC0_QM0_GLBL_ERR_MSG_EN_3 0x541A044\n\n#define mmNIC0_QM0_GLBL_ERR_MSG_EN_4 0x541A048\n\n#define mmNIC0_QM0_GLBL_PROT 0x541A04C\n\n#define mmNIC0_QM0_PQ_BASE_LO_0 0x541A050\n\n#define mmNIC0_QM0_PQ_BASE_LO_1 0x541A054\n\n#define mmNIC0_QM0_PQ_BASE_LO_2 0x541A058\n\n#define mmNIC0_QM0_PQ_BASE_LO_3 0x541A05C\n\n#define mmNIC0_QM0_PQ_BASE_HI_0 0x541A060\n\n#define mmNIC0_QM0_PQ_BASE_HI_1 0x541A064\n\n#define mmNIC0_QM0_PQ_BASE_HI_2 0x541A068\n\n#define mmNIC0_QM0_PQ_BASE_HI_3 0x541A06C\n\n#define mmNIC0_QM0_PQ_SIZE_0 0x541A070\n\n#define mmNIC0_QM0_PQ_SIZE_1 0x541A074\n\n#define mmNIC0_QM0_PQ_SIZE_2 0x541A078\n\n#define mmNIC0_QM0_PQ_SIZE_3 0x541A07C\n\n#define mmNIC0_QM0_PQ_PI_0 0x541A080\n\n#define mmNIC0_QM0_PQ_PI_1 0x541A084\n\n#define mmNIC0_QM0_PQ_PI_2 0x541A088\n\n#define mmNIC0_QM0_PQ_PI_3 0x541A08C\n\n#define mmNIC0_QM0_PQ_CI_0 0x541A090\n\n#define mmNIC0_QM0_PQ_CI_1 0x541A094\n\n#define mmNIC0_QM0_PQ_CI_2 0x541A098\n\n#define mmNIC0_QM0_PQ_CI_3 0x541A09C\n\n#define mmNIC0_QM0_PQ_CFG0_0 0x541A0A0\n\n#define mmNIC0_QM0_PQ_CFG0_1 0x541A0A4\n\n#define mmNIC0_QM0_PQ_CFG0_2 0x541A0A8\n\n#define mmNIC0_QM0_PQ_CFG0_3 0x541A0AC\n\n#define mmNIC0_QM0_PQ_CFG1_0 0x541A0B0\n\n#define mmNIC0_QM0_PQ_CFG1_1 0x541A0B4\n\n#define mmNIC0_QM0_PQ_CFG1_2 0x541A0B8\n\n#define mmNIC0_QM0_PQ_CFG1_3 0x541A0BC\n\n#define mmNIC0_QM0_PQ_STS0_0 0x541A0C0\n\n#define mmNIC0_QM0_PQ_STS0_1 0x541A0C4\n\n#define mmNIC0_QM0_PQ_STS0_2 0x541A0C8\n\n#define mmNIC0_QM0_PQ_STS0_3 0x541A0CC\n\n#define mmNIC0_QM0_PQ_STS1_0 0x541A0D0\n\n#define mmNIC0_QM0_PQ_STS1_1 0x541A0D4\n\n#define mmNIC0_QM0_PQ_STS1_2 0x541A0D8\n\n#define mmNIC0_QM0_PQ_STS1_3 0x541A0DC\n\n#define mmNIC0_QM0_CQ_CFG0_0 0x541A0E0\n\n#define mmNIC0_QM0_CQ_CFG0_1 0x541A0E4\n\n#define mmNIC0_QM0_CQ_CFG0_2 0x541A0E8\n\n#define mmNIC0_QM0_CQ_CFG0_3 0x541A0EC\n\n#define mmNIC0_QM0_CQ_CFG0_4 0x541A0F0\n\n#define mmNIC0_QM0_CQ_STS0_0 0x541A0F4\n\n#define mmNIC0_QM0_CQ_STS0_1 0x541A0F8\n\n#define mmNIC0_QM0_CQ_STS0_2 0x541A0FC\n\n#define mmNIC0_QM0_CQ_STS0_3 0x541A100\n\n#define mmNIC0_QM0_CQ_STS0_4 0x541A104\n\n#define mmNIC0_QM0_CQ_CFG1_0 0x541A108\n\n#define mmNIC0_QM0_CQ_CFG1_1 0x541A10C\n\n#define mmNIC0_QM0_CQ_CFG1_2 0x541A110\n\n#define mmNIC0_QM0_CQ_CFG1_3 0x541A114\n\n#define mmNIC0_QM0_CQ_CFG1_4 0x541A118\n\n#define mmNIC0_QM0_CQ_STS1_0 0x541A11C\n\n#define mmNIC0_QM0_CQ_STS1_1 0x541A120\n\n#define mmNIC0_QM0_CQ_STS1_2 0x541A124\n\n#define mmNIC0_QM0_CQ_STS1_3 0x541A128\n\n#define mmNIC0_QM0_CQ_STS1_4 0x541A12C\n\n#define mmNIC0_QM0_CQ_PTR_LO_0 0x541A150\n\n#define mmNIC0_QM0_CQ_PTR_HI_0 0x541A154\n\n#define mmNIC0_QM0_CQ_TSIZE_0 0x541A158\n\n#define mmNIC0_QM0_CQ_CTL_0 0x541A15C\n\n#define mmNIC0_QM0_CQ_PTR_LO_1 0x541A160\n\n#define mmNIC0_QM0_CQ_PTR_HI_1 0x541A164\n\n#define mmNIC0_QM0_CQ_TSIZE_1 0x541A168\n\n#define mmNIC0_QM0_CQ_CTL_1 0x541A16C\n\n#define mmNIC0_QM0_CQ_PTR_LO_2 0x541A170\n\n#define mmNIC0_QM0_CQ_PTR_HI_2 0x541A174\n\n#define mmNIC0_QM0_CQ_TSIZE_2 0x541A178\n\n#define mmNIC0_QM0_CQ_CTL_2 0x541A17C\n\n#define mmNIC0_QM0_CQ_PTR_LO_3 0x541A180\n\n#define mmNIC0_QM0_CQ_PTR_HI_3 0x541A184\n\n#define mmNIC0_QM0_CQ_TSIZE_3 0x541A188\n\n#define mmNIC0_QM0_CQ_CTL_3 0x541A18C\n\n#define mmNIC0_QM0_CQ_PTR_LO_4 0x541A190\n\n#define mmNIC0_QM0_CQ_PTR_HI_4 0x541A194\n\n#define mmNIC0_QM0_CQ_TSIZE_4 0x541A198\n\n#define mmNIC0_QM0_CQ_CTL_4 0x541A19C\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_0 0x541A1A0\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_1 0x541A1A4\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_2 0x541A1A8\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_3 0x541A1AC\n\n#define mmNIC0_QM0_CQ_TSIZE_STS_4 0x541A1B0\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_0 0x541A1B4\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_1 0x541A1B8\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_2 0x541A1BC\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_3 0x541A1C0\n\n#define mmNIC0_QM0_CQ_PTR_LO_STS_4 0x541A1C4\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_0 0x541A1C8\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_1 0x541A1CC\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_2 0x541A1D0\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_3 0x541A1D4\n\n#define mmNIC0_QM0_CQ_PTR_HI_STS_4 0x541A1D8\n\n#define mmNIC0_QM0_CQ_IFIFO_STS_0 0x541A1DC\n\n#define mmNIC0_QM0_CQ_IFIFO_STS_1 0x541A1E0\n\n#define mmNIC0_QM0_CQ_IFIFO_STS_2 0x541A1E4\n\n#define mmNIC0_QM0_CQ_IFIFO_STS_3 0x541A1E8\n\n#define mmNIC0_QM0_CQ_IFIFO_STS_4 0x541A1EC\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_0 0x541A1F0\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_1 0x541A1F4\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_2 0x541A1F8\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_3 0x541A1FC\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_4 0x541A200\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_0 0x541A204\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_1 0x541A208\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_2 0x541A20C\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_3 0x541A210\n\n#define mmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_4 0x541A214\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_0 0x541A218\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_1 0x541A21C\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_2 0x541A220\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_3 0x541A224\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_4 0x541A228\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_0 0x541A22C\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_1 0x541A230\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_2 0x541A234\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_3 0x541A238\n\n#define mmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_4 0x541A23C\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_0 0x541A240\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_1 0x541A244\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_2 0x541A248\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_3 0x541A24C\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_4 0x541A250\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_0 0x541A254\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_1 0x541A258\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_2 0x541A25C\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_3 0x541A260\n\n#define mmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_4 0x541A264\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_0 0x541A268\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_1 0x541A26C\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_2 0x541A270\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_3 0x541A274\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_4 0x541A278\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_0 0x541A27C\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_1 0x541A280\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_2 0x541A284\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_3 0x541A288\n\n#define mmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_4 0x541A28C\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_0 0x541A290\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_1 0x541A294\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_2 0x541A298\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_3 0x541A29C\n\n#define mmNIC0_QM0_CP_FENCE0_RDATA_4 0x541A2A0\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_0 0x541A2A4\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_1 0x541A2A8\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_2 0x541A2AC\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_3 0x541A2B0\n\n#define mmNIC0_QM0_CP_FENCE1_RDATA_4 0x541A2B4\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_0 0x541A2B8\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_1 0x541A2BC\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_2 0x541A2C0\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_3 0x541A2C4\n\n#define mmNIC0_QM0_CP_FENCE2_RDATA_4 0x541A2C8\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_0 0x541A2CC\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_1 0x541A2D0\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_2 0x541A2D4\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_3 0x541A2D8\n\n#define mmNIC0_QM0_CP_FENCE3_RDATA_4 0x541A2DC\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_0 0x541A2E0\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_1 0x541A2E4\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_2 0x541A2E8\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_3 0x541A2EC\n\n#define mmNIC0_QM0_CP_FENCE0_CNT_4 0x541A2F0\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_0 0x541A2F4\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_1 0x541A2F8\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_2 0x541A2FC\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_3 0x541A300\n\n#define mmNIC0_QM0_CP_FENCE1_CNT_4 0x541A304\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_0 0x541A308\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_1 0x541A30C\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_2 0x541A310\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_3 0x541A314\n\n#define mmNIC0_QM0_CP_FENCE2_CNT_4 0x541A318\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_0 0x541A31C\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_1 0x541A320\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_2 0x541A324\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_3 0x541A328\n\n#define mmNIC0_QM0_CP_FENCE3_CNT_4 0x541A32C\n\n#define mmNIC0_QM0_CP_BARRIER_CFG 0x541A330\n\n#define mmNIC0_QM0_CP_LDMA_SRC_BASE_LO_OFFSET 0x541A334\n\n#define mmNIC0_QM0_CP_LDMA_DST_BASE_LO_OFFSET 0x541A338\n\n#define mmNIC0_QM0_CP_LDMA_TSIZE_OFFSET 0x541A33C\n\n#define mmNIC0_QM0_CP_CQ_PTR_LO_OFFSET_0 0x541A340\n\n#define mmNIC0_QM0_CP_CQ_PTR_LO_OFFSET_1 0x541A344\n\n#define mmNIC0_QM0_CP_CQ_PTR_LO_OFFSET_2 0x541A348\n\n#define mmNIC0_QM0_CP_CQ_PTR_LO_OFFSET_3 0x541A34C\n\n#define mmNIC0_QM0_CP_CQ_PTR_LO_OFFSET_4 0x541A350\n\n#define mmNIC0_QM0_CP_STS_0 0x541A368\n\n#define mmNIC0_QM0_CP_STS_1 0x541A36C\n\n#define mmNIC0_QM0_CP_STS_2 0x541A370\n\n#define mmNIC0_QM0_CP_STS_3 0x541A374\n\n#define mmNIC0_QM0_CP_STS_4 0x541A378\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_0 0x541A37C\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_1 0x541A380\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_2 0x541A384\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_3 0x541A388\n\n#define mmNIC0_QM0_CP_CURRENT_INST_LO_4 0x541A38C\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_0 0x541A390\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_1 0x541A394\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_2 0x541A398\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_3 0x541A39C\n\n#define mmNIC0_QM0_CP_CURRENT_INST_HI_4 0x541A3A0\n\n#define mmNIC0_QM0_CP_PRED_0 0x541A3A4\n\n#define mmNIC0_QM0_CP_PRED_1 0x541A3A8\n\n#define mmNIC0_QM0_CP_PRED_2 0x541A3AC\n\n#define mmNIC0_QM0_CP_PRED_3 0x541A3B0\n\n#define mmNIC0_QM0_CP_PRED_4 0x541A3B4\n\n#define mmNIC0_QM0_CP_PRED_UPEN_0 0x541A3B8\n\n#define mmNIC0_QM0_CP_PRED_UPEN_1 0x541A3BC\n\n#define mmNIC0_QM0_CP_PRED_UPEN_2 0x541A3C0\n\n#define mmNIC0_QM0_CP_PRED_UPEN_3 0x541A3C4\n\n#define mmNIC0_QM0_CP_PRED_UPEN_4 0x541A3C8\n\n#define mmNIC0_QM0_CP_DBG_0_0 0x541A3CC\n\n#define mmNIC0_QM0_CP_DBG_0_1 0x541A3D0\n\n#define mmNIC0_QM0_CP_DBG_0_2 0x541A3D4\n\n#define mmNIC0_QM0_CP_DBG_0_3 0x541A3D8\n\n#define mmNIC0_QM0_CP_DBG_0_4 0x541A3DC\n\n#define mmNIC0_QM0_CP_CPDMA_UP_CRED_0 0x541A3E0\n\n#define mmNIC0_QM0_CP_CPDMA_UP_CRED_1 0x541A3E4\n\n#define mmNIC0_QM0_CP_CPDMA_UP_CRED_2 0x541A3E8\n\n#define mmNIC0_QM0_CP_CPDMA_UP_CRED_3 0x541A3EC\n\n#define mmNIC0_QM0_CP_CPDMA_UP_CRED_4 0x541A3F0\n\n#define mmNIC0_QM0_CP_IN_DATA_LO_0 0x541A3F4\n\n#define mmNIC0_QM0_CP_IN_DATA_LO_1 0x541A3F8\n\n#define mmNIC0_QM0_CP_IN_DATA_LO_2 0x541A3FC\n\n#define mmNIC0_QM0_CP_IN_DATA_LO_3 0x541A400\n\n#define mmNIC0_QM0_CP_IN_DATA_LO_4 0x541A404\n\n#define mmNIC0_QM0_CP_IN_DATA_HI_0 0x541A408\n\n#define mmNIC0_QM0_CP_IN_DATA_HI_1 0x541A40C\n\n#define mmNIC0_QM0_CP_IN_DATA_HI_2 0x541A410\n\n#define mmNIC0_QM0_CP_IN_DATA_HI_3 0x541A414\n\n#define mmNIC0_QM0_CP_IN_DATA_HI_4 0x541A418\n\n#define mmNIC0_QM0_PQC_HBW_BASE_LO_0 0x541A41C\n\n#define mmNIC0_QM0_PQC_HBW_BASE_LO_1 0x541A420\n\n#define mmNIC0_QM0_PQC_HBW_BASE_LO_2 0x541A424\n\n#define mmNIC0_QM0_PQC_HBW_BASE_LO_3 0x541A428\n\n#define mmNIC0_QM0_PQC_HBW_BASE_HI_0 0x541A42C\n\n#define mmNIC0_QM0_PQC_HBW_BASE_HI_1 0x541A430\n\n#define mmNIC0_QM0_PQC_HBW_BASE_HI_2 0x541A434\n\n#define mmNIC0_QM0_PQC_HBW_BASE_HI_3 0x541A438\n\n#define mmNIC0_QM0_PQC_SIZE_0 0x541A43C\n\n#define mmNIC0_QM0_PQC_SIZE_1 0x541A440\n\n#define mmNIC0_QM0_PQC_SIZE_2 0x541A444\n\n#define mmNIC0_QM0_PQC_SIZE_3 0x541A448\n\n#define mmNIC0_QM0_PQC_PI_0 0x541A44C\n\n#define mmNIC0_QM0_PQC_PI_1 0x541A450\n\n#define mmNIC0_QM0_PQC_PI_2 0x541A454\n\n#define mmNIC0_QM0_PQC_PI_3 0x541A458\n\n#define mmNIC0_QM0_PQC_LBW_WDATA_0 0x541A45C\n\n#define mmNIC0_QM0_PQC_LBW_WDATA_1 0x541A460\n\n#define mmNIC0_QM0_PQC_LBW_WDATA_2 0x541A464\n\n#define mmNIC0_QM0_PQC_LBW_WDATA_3 0x541A468\n\n#define mmNIC0_QM0_PQC_LBW_BASE_LO_0 0x541A46C\n\n#define mmNIC0_QM0_PQC_LBW_BASE_LO_1 0x541A470\n\n#define mmNIC0_QM0_PQC_LBW_BASE_LO_2 0x541A474\n\n#define mmNIC0_QM0_PQC_LBW_BASE_LO_3 0x541A478\n\n#define mmNIC0_QM0_PQC_LBW_BASE_HI_0 0x541A47C\n\n#define mmNIC0_QM0_PQC_LBW_BASE_HI_1 0x541A480\n\n#define mmNIC0_QM0_PQC_LBW_BASE_HI_2 0x541A484\n\n#define mmNIC0_QM0_PQC_LBW_BASE_HI_3 0x541A488\n\n#define mmNIC0_QM0_PQC_CFG 0x541A48C\n\n#define mmNIC0_QM0_PQC_SECURE_PUSH_IND 0x541A490\n\n#define mmNIC0_QM0_ARB_MASK 0x541A4A0\n\n#define mmNIC0_QM0_ARB_CFG_0 0x541A4A4\n\n#define mmNIC0_QM0_ARB_CHOICE_Q_PUSH 0x541A4A8\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_0 0x541A4AC\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_1 0x541A4B0\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_2 0x541A4B4\n\n#define mmNIC0_QM0_ARB_WRR_WEIGHT_3 0x541A4B8\n\n#define mmNIC0_QM0_ARB_CFG_1 0x541A4BC\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_0 0x541A4C0\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_1 0x541A4C4\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_2 0x541A4C8\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_3 0x541A4CC\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_4 0x541A4D0\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_5 0x541A4D4\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_6 0x541A4D8\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_7 0x541A4DC\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_8 0x541A4E0\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_9 0x541A4E4\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_10 0x541A4E8\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_11 0x541A4EC\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_12 0x541A4F0\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_13 0x541A4F4\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_14 0x541A4F8\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_15 0x541A4FC\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_16 0x541A500\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_17 0x541A504\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_18 0x541A508\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_19 0x541A50C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_20 0x541A510\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_21 0x541A514\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_22 0x541A518\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_23 0x541A51C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_24 0x541A520\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_25 0x541A524\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_26 0x541A528\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_27 0x541A52C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_28 0x541A530\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_29 0x541A534\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_30 0x541A538\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_31 0x541A53C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_32 0x541A540\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_33 0x541A544\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_34 0x541A548\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_35 0x541A54C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_36 0x541A550\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_37 0x541A554\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_38 0x541A558\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_39 0x541A55C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_40 0x541A560\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_41 0x541A564\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_42 0x541A568\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_43 0x541A56C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_44 0x541A570\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_45 0x541A574\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_46 0x541A578\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_47 0x541A57C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_48 0x541A580\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_49 0x541A584\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_50 0x541A588\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_51 0x541A58C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_52 0x541A590\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_53 0x541A594\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_54 0x541A598\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_55 0x541A59C\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_56 0x541A5A0\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_57 0x541A5A4\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_58 0x541A5A8\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_59 0x541A5AC\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_60 0x541A5B0\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_61 0x541A5B4\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_62 0x541A5B8\n\n#define mmNIC0_QM0_ARB_MST_AVAIL_CRED_63 0x541A5BC\n\n#define mmNIC0_QM0_ARB_MST_CRED_INC 0x541A5E0\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_0 0x541A5E4\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_1 0x541A5E8\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_2 0x541A5EC\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_3 0x541A5F0\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_4 0x541A5F4\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_5 0x541A5F8\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_6 0x541A5FC\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_7 0x541A600\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_8 0x541A604\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_9 0x541A608\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_10 0x541A60C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_11 0x541A610\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_12 0x541A614\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_13 0x541A618\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_14 0x541A61C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_15 0x541A620\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_16 0x541A624\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_17 0x541A628\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_18 0x541A62C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_19 0x541A630\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_20 0x541A634\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_21 0x541A638\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_22 0x541A63C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_23 0x541A640\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_24 0x541A644\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_25 0x541A648\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_26 0x541A64C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_27 0x541A650\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_28 0x541A654\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_29 0x541A658\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_30 0x541A65C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_31 0x541A660\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_32 0x541A664\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_33 0x541A668\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_34 0x541A66C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_35 0x541A670\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_36 0x541A674\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_37 0x541A678\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_38 0x541A67C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_39 0x541A680\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_40 0x541A684\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_41 0x541A688\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_42 0x541A68C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_43 0x541A690\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_44 0x541A694\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_45 0x541A698\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_46 0x541A69C\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_47 0x541A6A0\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_48 0x541A6A4\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_49 0x541A6A8\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_50 0x541A6AC\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_51 0x541A6B0\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_52 0x541A6B4\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_53 0x541A6B8\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_54 0x541A6BC\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_55 0x541A6C0\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_56 0x541A6C4\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_57 0x541A6C8\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_58 0x541A6CC\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_59 0x541A6D0\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_60 0x541A6D4\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_61 0x541A6D8\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_62 0x541A6DC\n\n#define mmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_63 0x541A6E0\n\n#define mmNIC0_QM0_ARB_SLV_MASTER_INC_CRED_OFST 0x541A704\n\n#define mmNIC0_QM0_ARB_MST_SLAVE_EN 0x541A708\n\n#define mmNIC0_QM0_ARB_MST_SLAVE_EN_1 0x541A70C\n\n#define mmNIC0_QM0_ARB_SLV_CHOICE_WDT 0x541A710\n\n#define mmNIC0_QM0_ARB_SLV_ID 0x541A714\n\n#define mmNIC0_QM0_ARB_MST_QUIET_PER 0x541A718\n\n#define mmNIC0_QM0_ARB_MSG_MAX_INFLIGHT 0x541A744\n\n#define mmNIC0_QM0_ARB_BASE_LO 0x541A754\n\n#define mmNIC0_QM0_ARB_BASE_HI 0x541A758\n\n#define mmNIC0_QM0_ARB_STATE_STS 0x541A780\n\n#define mmNIC0_QM0_ARB_CHOICE_FULLNESS_STS 0x541A784\n\n#define mmNIC0_QM0_ARB_MSG_STS 0x541A788\n\n#define mmNIC0_QM0_ARB_SLV_CHOICE_Q_HEAD 0x541A78C\n\n#define mmNIC0_QM0_ARB_ERR_CAUSE 0x541A79C\n\n#define mmNIC0_QM0_ARB_ERR_MSG_EN 0x541A7A0\n\n#define mmNIC0_QM0_ARB_ERR_STS_DRP 0x541A7A8\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS 0x541A7B0\n\n#define mmNIC0_QM0_ARB_MST_CRED_STS_1 0x541A7B4\n\n#define mmNIC0_QM0_CSMR_STRICT_PRIO_CFG 0x541A7FC\n\n#define mmNIC0_QM0_ARC_CQ_CFG0 0x541A800\n\n#define mmNIC0_QM0_ARC_CQ_CFG1 0x541A804\n\n#define mmNIC0_QM0_ARC_CQ_PTR_LO 0x541A808\n\n#define mmNIC0_QM0_ARC_CQ_PTR_HI 0x541A80C\n\n#define mmNIC0_QM0_ARC_CQ_TSIZE 0x541A810\n\n#define mmNIC0_QM0_ARC_CQ_CTL 0x541A814\n\n#define mmNIC0_QM0_ARC_CQ_IFIFO_STS 0x541A81C\n\n#define mmNIC0_QM0_ARC_CQ_STS0 0x541A820\n\n#define mmNIC0_QM0_ARC_CQ_STS1 0x541A824\n\n#define mmNIC0_QM0_ARC_CQ_TSIZE_STS 0x541A828\n\n#define mmNIC0_QM0_ARC_CQ_PTR_LO_STS 0x541A82C\n\n#define mmNIC0_QM0_ARC_CQ_PTR_HI_STS 0x541A830\n\n#define mmNIC0_QM0_CP_WR_ARC_ADDR_HI 0x541A834\n\n#define mmNIC0_QM0_CP_WR_ARC_ADDR_LO 0x541A838\n\n#define mmNIC0_QM0_ARC_CQ_IFIFO_MSG_BASE_HI 0x541A83C\n\n#define mmNIC0_QM0_ARC_CQ_IFIFO_MSG_BASE_LO 0x541A840\n\n#define mmNIC0_QM0_ARC_CQ_CTL_MSG_BASE_HI 0x541A844\n\n#define mmNIC0_QM0_ARC_CQ_CTL_MSG_BASE_LO 0x541A848\n\n#define mmNIC0_QM0_CQ_IFIFO_MSG_BASE_HI 0x541A84C\n\n#define mmNIC0_QM0_CQ_IFIFO_MSG_BASE_LO 0x541A850\n\n#define mmNIC0_QM0_CQ_CTL_MSG_BASE_HI 0x541A854\n\n#define mmNIC0_QM0_CQ_CTL_MSG_BASE_LO 0x541A858\n\n#define mmNIC0_QM0_ADDR_OVRD 0x541A85C\n\n#define mmNIC0_QM0_CQ_IFIFO_CI_0 0x541A860\n\n#define mmNIC0_QM0_CQ_IFIFO_CI_1 0x541A864\n\n#define mmNIC0_QM0_CQ_IFIFO_CI_2 0x541A868\n\n#define mmNIC0_QM0_CQ_IFIFO_CI_3 0x541A86C\n\n#define mmNIC0_QM0_CQ_IFIFO_CI_4 0x541A870\n\n#define mmNIC0_QM0_ARC_CQ_IFIFO_CI 0x541A874\n\n#define mmNIC0_QM0_CQ_CTL_CI_0 0x541A878\n\n#define mmNIC0_QM0_CQ_CTL_CI_1 0x541A87C\n\n#define mmNIC0_QM0_CQ_CTL_CI_2 0x541A880\n\n#define mmNIC0_QM0_CQ_CTL_CI_3 0x541A884\n\n#define mmNIC0_QM0_CQ_CTL_CI_4 0x541A888\n\n#define mmNIC0_QM0_ARC_CQ_CTL_CI 0x541A88C\n\n#define mmNIC0_QM0_CP_CFG 0x541A890\n\n#define mmNIC0_QM0_CP_EXT_SWITCH 0x541A894\n\n#define mmNIC0_QM0_CP_SWITCH_WD_SET 0x541A898\n\n#define mmNIC0_QM0_CP_SWITCH_WD 0x541A89C\n\n#define mmNIC0_QM0_ARC_LB_ADDR_BASE_LO 0x541A8A4\n\n#define mmNIC0_QM0_ARC_LB_ADDR_BASE_HI 0x541A8A8\n\n#define mmNIC0_QM0_ENGINE_BASE_ADDR_HI 0x541A8AC\n\n#define mmNIC0_QM0_ENGINE_BASE_ADDR_LO 0x541A8B0\n\n#define mmNIC0_QM0_ENGINE_ADDR_RANGE_SIZE 0x541A8B4\n\n#define mmNIC0_QM0_QM_ARC_AUX_BASE_ADDR_HI 0x541A8B8\n\n#define mmNIC0_QM0_QM_ARC_AUX_BASE_ADDR_LO 0x541A8BC\n\n#define mmNIC0_QM0_QM_BASE_ADDR_HI 0x541A8C0\n\n#define mmNIC0_QM0_QM_BASE_ADDR_LO 0x541A8C4\n\n#define mmNIC0_QM0_ARC_PQC_SECURE_PUSH_IND 0x541A8C8\n\n#define mmNIC0_QM0_PQC_STS_0_0 0x541A8D0\n\n#define mmNIC0_QM0_PQC_STS_0_1 0x541A8D4\n\n#define mmNIC0_QM0_PQC_STS_0_2 0x541A8D8\n\n#define mmNIC0_QM0_PQC_STS_0_3 0x541A8DC\n\n#define mmNIC0_QM0_PQC_STS_1_0 0x541A8E0\n\n#define mmNIC0_QM0_PQC_STS_1_1 0x541A8E4\n\n#define mmNIC0_QM0_PQC_STS_1_2 0x541A8E8\n\n#define mmNIC0_QM0_PQC_STS_1_3 0x541A8EC\n\n#define mmNIC0_QM0_SEI_STATUS 0x541A8F0\n\n#define mmNIC0_QM0_SEI_MASK 0x541A8F4\n\n#define mmNIC0_QM0_GLBL_ERR_ADDR_LO 0x541AD00\n\n#define mmNIC0_QM0_GLBL_ERR_ADDR_HI 0x541AD04\n\n#define mmNIC0_QM0_GLBL_ERR_WDATA 0x541AD08\n\n#define mmNIC0_QM0_L2H_MASK_LO 0x541AD14\n\n#define mmNIC0_QM0_L2H_MASK_HI 0x541AD18\n\n#define mmNIC0_QM0_L2H_CMPR_LO 0x541AD1C\n\n#define mmNIC0_QM0_L2H_CMPR_HI 0x541AD20\n\n#define mmNIC0_QM0_LOCAL_RANGE_BASE 0x541AD24\n\n#define mmNIC0_QM0_LOCAL_RANGE_SIZE 0x541AD28\n\n#define mmNIC0_QM0_HBW_RD_RATE_LIM_CFG_1 0x541AD30\n\n#define mmNIC0_QM0_LBW_WR_RATE_LIM_CFG_0 0x541AD34\n\n#define mmNIC0_QM0_LBW_WR_RATE_LIM_CFG_1 0x541AD38\n\n#define mmNIC0_QM0_HBW_RD_RATE_LIM_CFG_0 0x541AD3C\n\n#define mmNIC0_QM0_IND_GW_APB_CFG 0x541AD40\n\n#define mmNIC0_QM0_IND_GW_APB_WDATA 0x541AD44\n\n#define mmNIC0_QM0_IND_GW_APB_RDATA 0x541AD48\n\n#define mmNIC0_QM0_IND_GW_APB_STATUS 0x541AD4C\n\n#define mmNIC0_QM0_PERF_CNT_FREE_LO 0x541AD60\n\n#define mmNIC0_QM0_PERF_CNT_FREE_HI 0x541AD64\n\n#define mmNIC0_QM0_PERF_CNT_IDLE_LO 0x541AD68\n\n#define mmNIC0_QM0_PERF_CNT_IDLE_HI 0x541AD6C\n\n#define mmNIC0_QM0_PERF_CNT_CFG 0x541AD70\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}