$comment
	File created using the following command:
		vcd file processador_mips_uniciclo.msim.vcd -direction
$end
$date
	Wed Jun 19 11:10:40 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CPU_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 22 " inputs [21:0] $end
$var reg 1 # nhalt $end
$var reg 1 $ reset $end
$var wire 1 % AluOpB [31] $end
$var wire 1 & AluOpB [30] $end
$var wire 1 ' AluOpB [29] $end
$var wire 1 ( AluOpB [28] $end
$var wire 1 ) AluOpB [27] $end
$var wire 1 * AluOpB [26] $end
$var wire 1 + AluOpB [25] $end
$var wire 1 , AluOpB [24] $end
$var wire 1 - AluOpB [23] $end
$var wire 1 . AluOpB [22] $end
$var wire 1 / AluOpB [21] $end
$var wire 1 0 AluOpB [20] $end
$var wire 1 1 AluOpB [19] $end
$var wire 1 2 AluOpB [18] $end
$var wire 1 3 AluOpB [17] $end
$var wire 1 4 AluOpB [16] $end
$var wire 1 5 AluOpB [15] $end
$var wire 1 6 AluOpB [14] $end
$var wire 1 7 AluOpB [13] $end
$var wire 1 8 AluOpB [12] $end
$var wire 1 9 AluOpB [11] $end
$var wire 1 : AluOpB [10] $end
$var wire 1 ; AluOpB [9] $end
$var wire 1 < AluOpB [8] $end
$var wire 1 = AluOpB [7] $end
$var wire 1 > AluOpB [6] $end
$var wire 1 ? AluOpB [5] $end
$var wire 1 @ AluOpB [4] $end
$var wire 1 A AluOpB [3] $end
$var wire 1 B AluOpB [2] $end
$var wire 1 C AluOpB [1] $end
$var wire 1 D AluOpB [0] $end
$var wire 1 E AluResult [31] $end
$var wire 1 F AluResult [30] $end
$var wire 1 G AluResult [29] $end
$var wire 1 H AluResult [28] $end
$var wire 1 I AluResult [27] $end
$var wire 1 J AluResult [26] $end
$var wire 1 K AluResult [25] $end
$var wire 1 L AluResult [24] $end
$var wire 1 M AluResult [23] $end
$var wire 1 N AluResult [22] $end
$var wire 1 O AluResult [21] $end
$var wire 1 P AluResult [20] $end
$var wire 1 Q AluResult [19] $end
$var wire 1 R AluResult [18] $end
$var wire 1 S AluResult [17] $end
$var wire 1 T AluResult [16] $end
$var wire 1 U AluResult [15] $end
$var wire 1 V AluResult [14] $end
$var wire 1 W AluResult [13] $end
$var wire 1 X AluResult [12] $end
$var wire 1 Y AluResult [11] $end
$var wire 1 Z AluResult [10] $end
$var wire 1 [ AluResult [9] $end
$var wire 1 \ AluResult [8] $end
$var wire 1 ] AluResult [7] $end
$var wire 1 ^ AluResult [6] $end
$var wire 1 _ AluResult [5] $end
$var wire 1 ` AluResult [4] $end
$var wire 1 a AluResult [3] $end
$var wire 1 b AluResult [2] $end
$var wire 1 c AluResult [1] $end
$var wire 1 d AluResult [0] $end
$var wire 1 e RegOut1 [31] $end
$var wire 1 f RegOut1 [30] $end
$var wire 1 g RegOut1 [29] $end
$var wire 1 h RegOut1 [28] $end
$var wire 1 i RegOut1 [27] $end
$var wire 1 j RegOut1 [26] $end
$var wire 1 k RegOut1 [25] $end
$var wire 1 l RegOut1 [24] $end
$var wire 1 m RegOut1 [23] $end
$var wire 1 n RegOut1 [22] $end
$var wire 1 o RegOut1 [21] $end
$var wire 1 p RegOut1 [20] $end
$var wire 1 q RegOut1 [19] $end
$var wire 1 r RegOut1 [18] $end
$var wire 1 s RegOut1 [17] $end
$var wire 1 t RegOut1 [16] $end
$var wire 1 u RegOut1 [15] $end
$var wire 1 v RegOut1 [14] $end
$var wire 1 w RegOut1 [13] $end
$var wire 1 x RegOut1 [12] $end
$var wire 1 y RegOut1 [11] $end
$var wire 1 z RegOut1 [10] $end
$var wire 1 { RegOut1 [9] $end
$var wire 1 | RegOut1 [8] $end
$var wire 1 } RegOut1 [7] $end
$var wire 1 ~ RegOut1 [6] $end
$var wire 1 !! RegOut1 [5] $end
$var wire 1 "! RegOut1 [4] $end
$var wire 1 #! RegOut1 [3] $end
$var wire 1 $! RegOut1 [2] $end
$var wire 1 %! RegOut1 [1] $end
$var wire 1 &! RegOut1 [0] $end
$var wire 1 '! RegOut2 [31] $end
$var wire 1 (! RegOut2 [30] $end
$var wire 1 )! RegOut2 [29] $end
$var wire 1 *! RegOut2 [28] $end
$var wire 1 +! RegOut2 [27] $end
$var wire 1 ,! RegOut2 [26] $end
$var wire 1 -! RegOut2 [25] $end
$var wire 1 .! RegOut2 [24] $end
$var wire 1 /! RegOut2 [23] $end
$var wire 1 0! RegOut2 [22] $end
$var wire 1 1! RegOut2 [21] $end
$var wire 1 2! RegOut2 [20] $end
$var wire 1 3! RegOut2 [19] $end
$var wire 1 4! RegOut2 [18] $end
$var wire 1 5! RegOut2 [17] $end
$var wire 1 6! RegOut2 [16] $end
$var wire 1 7! RegOut2 [15] $end
$var wire 1 8! RegOut2 [14] $end
$var wire 1 9! RegOut2 [13] $end
$var wire 1 :! RegOut2 [12] $end
$var wire 1 ;! RegOut2 [11] $end
$var wire 1 <! RegOut2 [10] $end
$var wire 1 =! RegOut2 [9] $end
$var wire 1 >! RegOut2 [8] $end
$var wire 1 ?! RegOut2 [7] $end
$var wire 1 @! RegOut2 [6] $end
$var wire 1 A! RegOut2 [5] $end
$var wire 1 B! RegOut2 [4] $end
$var wire 1 C! RegOut2 [3] $end
$var wire 1 D! RegOut2 [2] $end
$var wire 1 E! RegOut2 [1] $end
$var wire 1 F! RegOut2 [0] $end
$var wire 1 G! RegWriteIn [31] $end
$var wire 1 H! RegWriteIn [30] $end
$var wire 1 I! RegWriteIn [29] $end
$var wire 1 J! RegWriteIn [28] $end
$var wire 1 K! RegWriteIn [27] $end
$var wire 1 L! RegWriteIn [26] $end
$var wire 1 M! RegWriteIn [25] $end
$var wire 1 N! RegWriteIn [24] $end
$var wire 1 O! RegWriteIn [23] $end
$var wire 1 P! RegWriteIn [22] $end
$var wire 1 Q! RegWriteIn [21] $end
$var wire 1 R! RegWriteIn [20] $end
$var wire 1 S! RegWriteIn [19] $end
$var wire 1 T! RegWriteIn [18] $end
$var wire 1 U! RegWriteIn [17] $end
$var wire 1 V! RegWriteIn [16] $end
$var wire 1 W! RegWriteIn [15] $end
$var wire 1 X! RegWriteIn [14] $end
$var wire 1 Y! RegWriteIn [13] $end
$var wire 1 Z! RegWriteIn [12] $end
$var wire 1 [! RegWriteIn [11] $end
$var wire 1 \! RegWriteIn [10] $end
$var wire 1 ]! RegWriteIn [9] $end
$var wire 1 ^! RegWriteIn [8] $end
$var wire 1 _! RegWriteIn [7] $end
$var wire 1 `! RegWriteIn [6] $end
$var wire 1 a! RegWriteIn [5] $end
$var wire 1 b! RegWriteIn [4] $end
$var wire 1 c! RegWriteIn [3] $end
$var wire 1 d! RegWriteIn [2] $end
$var wire 1 e! RegWriteIn [1] $end
$var wire 1 f! RegWriteIn [0] $end
$var wire 1 g! SaidaDados [31] $end
$var wire 1 h! SaidaDados [30] $end
$var wire 1 i! SaidaDados [29] $end
$var wire 1 j! SaidaDados [28] $end
$var wire 1 k! SaidaDados [27] $end
$var wire 1 l! SaidaDados [26] $end
$var wire 1 m! SaidaDados [25] $end
$var wire 1 n! SaidaDados [24] $end
$var wire 1 o! SaidaDados [23] $end
$var wire 1 p! SaidaDados [22] $end
$var wire 1 q! SaidaDados [21] $end
$var wire 1 r! SaidaDados [20] $end
$var wire 1 s! SaidaDados [19] $end
$var wire 1 t! SaidaDados [18] $end
$var wire 1 u! SaidaDados [17] $end
$var wire 1 v! SaidaDados [16] $end
$var wire 1 w! SaidaDados [15] $end
$var wire 1 x! SaidaDados [14] $end
$var wire 1 y! SaidaDados [13] $end
$var wire 1 z! SaidaDados [12] $end
$var wire 1 {! SaidaDados [11] $end
$var wire 1 |! SaidaDados [10] $end
$var wire 1 }! SaidaDados [9] $end
$var wire 1 ~! SaidaDados [8] $end
$var wire 1 !" SaidaDados [7] $end
$var wire 1 "" SaidaDados [6] $end
$var wire 1 #" SaidaDados [5] $end
$var wire 1 $" SaidaDados [4] $end
$var wire 1 %" SaidaDados [3] $end
$var wire 1 &" SaidaDados [2] $end
$var wire 1 '" SaidaDados [1] $end
$var wire 1 (" SaidaDados [0] $end
$var wire 1 )" cent_milhar7 [6] $end
$var wire 1 *" cent_milhar7 [5] $end
$var wire 1 +" cent_milhar7 [4] $end
$var wire 1 ," cent_milhar7 [3] $end
$var wire 1 -" cent_milhar7 [2] $end
$var wire 1 ." cent_milhar7 [1] $end
$var wire 1 /" cent_milhar7 [0] $end
$var wire 1 0" centena7 [6] $end
$var wire 1 1" centena7 [5] $end
$var wire 1 2" centena7 [4] $end
$var wire 1 3" centena7 [3] $end
$var wire 1 4" centena7 [2] $end
$var wire 1 5" centena7 [1] $end
$var wire 1 6" centena7 [0] $end
$var wire 1 7" dez_milhar7 [6] $end
$var wire 1 8" dez_milhar7 [5] $end
$var wire 1 9" dez_milhar7 [4] $end
$var wire 1 :" dez_milhar7 [3] $end
$var wire 1 ;" dez_milhar7 [2] $end
$var wire 1 <" dez_milhar7 [1] $end
$var wire 1 =" dez_milhar7 [0] $end
$var wire 1 >" dezena7 [6] $end
$var wire 1 ?" dezena7 [5] $end
$var wire 1 @" dezena7 [4] $end
$var wire 1 A" dezena7 [3] $end
$var wire 1 B" dezena7 [2] $end
$var wire 1 C" dezena7 [1] $end
$var wire 1 D" dezena7 [0] $end
$var wire 1 E" dezena7pc [6] $end
$var wire 1 F" dezena7pc [5] $end
$var wire 1 G" dezena7pc [4] $end
$var wire 1 H" dezena7pc [3] $end
$var wire 1 I" dezena7pc [2] $end
$var wire 1 J" dezena7pc [1] $end
$var wire 1 K" dezena7pc [0] $end
$var wire 1 L" inputInst $end
$var wire 1 M" neg $end
$var wire 1 N" outputInst $end
$var wire 1 O" pc_out [31] $end
$var wire 1 P" pc_out [30] $end
$var wire 1 Q" pc_out [29] $end
$var wire 1 R" pc_out [28] $end
$var wire 1 S" pc_out [27] $end
$var wire 1 T" pc_out [26] $end
$var wire 1 U" pc_out [25] $end
$var wire 1 V" pc_out [24] $end
$var wire 1 W" pc_out [23] $end
$var wire 1 X" pc_out [22] $end
$var wire 1 Y" pc_out [21] $end
$var wire 1 Z" pc_out [20] $end
$var wire 1 [" pc_out [19] $end
$var wire 1 \" pc_out [18] $end
$var wire 1 ]" pc_out [17] $end
$var wire 1 ^" pc_out [16] $end
$var wire 1 _" pc_out [15] $end
$var wire 1 `" pc_out [14] $end
$var wire 1 a" pc_out [13] $end
$var wire 1 b" pc_out [12] $end
$var wire 1 c" pc_out [11] $end
$var wire 1 d" pc_out [10] $end
$var wire 1 e" pc_out [9] $end
$var wire 1 f" pc_out [8] $end
$var wire 1 g" pc_out [7] $end
$var wire 1 h" pc_out [6] $end
$var wire 1 i" pc_out [5] $end
$var wire 1 j" pc_out [4] $end
$var wire 1 k" pc_out [3] $end
$var wire 1 l" pc_out [2] $end
$var wire 1 m" pc_out [1] $end
$var wire 1 n" pc_out [0] $end
$var wire 1 o" und_milhar7 [6] $end
$var wire 1 p" und_milhar7 [5] $end
$var wire 1 q" und_milhar7 [4] $end
$var wire 1 r" und_milhar7 [3] $end
$var wire 1 s" und_milhar7 [2] $end
$var wire 1 t" und_milhar7 [1] $end
$var wire 1 u" und_milhar7 [0] $end
$var wire 1 v" unidade7 [6] $end
$var wire 1 w" unidade7 [5] $end
$var wire 1 x" unidade7 [4] $end
$var wire 1 y" unidade7 [3] $end
$var wire 1 z" unidade7 [2] $end
$var wire 1 {" unidade7 [1] $end
$var wire 1 |" unidade7 [0] $end
$var wire 1 }" unidade7pc [6] $end
$var wire 1 ~" unidade7pc [5] $end
$var wire 1 !# unidade7pc [4] $end
$var wire 1 "# unidade7pc [3] $end
$var wire 1 ## unidade7pc [2] $end
$var wire 1 $# unidade7pc [1] $end
$var wire 1 %# unidade7pc [0] $end

$scope module i1 $end
$var wire 1 &# gnd $end
$var wire 1 '# vcc $end
$var wire 1 (# unknown $end
$var tri1 1 )# devclrn $end
$var tri1 1 *# devpor $end
$var tri1 1 +# devoe $end
$var wire 1 ,# inputs[4]~input_o $end
$var wire 1 -# inputs[21]~input_o $end
$var wire 1 .# inputs[20]~input_o $end
$var wire 1 /# inputs[19]~input_o $end
$var wire 1 0# inputs[18]~input_o $end
$var wire 1 1# inputs[17]~input_o $end
$var wire 1 2# inputs[16]~input_o $end
$var wire 1 3# inputs[15]~input_o $end
$var wire 1 4# inputs[14]~input_o $end
$var wire 1 5# inputs[13]~input_o $end
$var wire 1 6# inputs[12]~input_o $end
$var wire 1 7# inputs[11]~input_o $end
$var wire 1 8# inputs[10]~input_o $end
$var wire 1 9# inputs[9]~input_o $end
$var wire 1 :# inputs[8]~input_o $end
$var wire 1 ;# inputs[7]~input_o $end
$var wire 1 <# inputs[6]~input_o $end
$var wire 1 =# inputs[5]~input_o $end
$var wire 1 ># inputs[3]~input_o $end
$var wire 1 ?# inputs[2]~input_o $end
$var wire 1 @# inputs[1]~input_o $end
$var wire 1 A# inputs[0]~input_o $end
$var wire 1 B# inputInst~output_o $end
$var wire 1 C# outputInst~output_o $end
$var wire 1 D# neg~output_o $end
$var wire 1 E# dezena7[0]~output_o $end
$var wire 1 F# dezena7[1]~output_o $end
$var wire 1 G# dezena7[2]~output_o $end
$var wire 1 H# dezena7[3]~output_o $end
$var wire 1 I# dezena7[4]~output_o $end
$var wire 1 J# dezena7[5]~output_o $end
$var wire 1 K# dezena7[6]~output_o $end
$var wire 1 L# unidade7[0]~output_o $end
$var wire 1 M# unidade7[1]~output_o $end
$var wire 1 N# unidade7[2]~output_o $end
$var wire 1 O# unidade7[3]~output_o $end
$var wire 1 P# unidade7[4]~output_o $end
$var wire 1 Q# unidade7[5]~output_o $end
$var wire 1 R# unidade7[6]~output_o $end
$var wire 1 S# centena7[0]~output_o $end
$var wire 1 T# centena7[1]~output_o $end
$var wire 1 U# centena7[2]~output_o $end
$var wire 1 V# centena7[3]~output_o $end
$var wire 1 W# centena7[4]~output_o $end
$var wire 1 X# centena7[5]~output_o $end
$var wire 1 Y# centena7[6]~output_o $end
$var wire 1 Z# und_milhar7[0]~output_o $end
$var wire 1 [# und_milhar7[1]~output_o $end
$var wire 1 \# und_milhar7[2]~output_o $end
$var wire 1 ]# und_milhar7[3]~output_o $end
$var wire 1 ^# und_milhar7[4]~output_o $end
$var wire 1 _# und_milhar7[5]~output_o $end
$var wire 1 `# und_milhar7[6]~output_o $end
$var wire 1 a# dez_milhar7[0]~output_o $end
$var wire 1 b# dez_milhar7[1]~output_o $end
$var wire 1 c# dez_milhar7[2]~output_o $end
$var wire 1 d# dez_milhar7[3]~output_o $end
$var wire 1 e# dez_milhar7[4]~output_o $end
$var wire 1 f# dez_milhar7[5]~output_o $end
$var wire 1 g# dez_milhar7[6]~output_o $end
$var wire 1 h# cent_milhar7[0]~output_o $end
$var wire 1 i# cent_milhar7[1]~output_o $end
$var wire 1 j# cent_milhar7[2]~output_o $end
$var wire 1 k# cent_milhar7[3]~output_o $end
$var wire 1 l# cent_milhar7[4]~output_o $end
$var wire 1 m# cent_milhar7[5]~output_o $end
$var wire 1 n# cent_milhar7[6]~output_o $end
$var wire 1 o# unidade7pc[0]~output_o $end
$var wire 1 p# unidade7pc[1]~output_o $end
$var wire 1 q# unidade7pc[2]~output_o $end
$var wire 1 r# unidade7pc[3]~output_o $end
$var wire 1 s# unidade7pc[4]~output_o $end
$var wire 1 t# unidade7pc[5]~output_o $end
$var wire 1 u# unidade7pc[6]~output_o $end
$var wire 1 v# dezena7pc[0]~output_o $end
$var wire 1 w# dezena7pc[1]~output_o $end
$var wire 1 x# dezena7pc[2]~output_o $end
$var wire 1 y# dezena7pc[3]~output_o $end
$var wire 1 z# dezena7pc[4]~output_o $end
$var wire 1 {# dezena7pc[5]~output_o $end
$var wire 1 |# dezena7pc[6]~output_o $end
$var wire 1 }# RegOut2[0]~output_o $end
$var wire 1 ~# RegOut2[1]~output_o $end
$var wire 1 !$ RegOut2[2]~output_o $end
$var wire 1 "$ RegOut2[3]~output_o $end
$var wire 1 #$ RegOut2[4]~output_o $end
$var wire 1 $$ RegOut2[5]~output_o $end
$var wire 1 %$ RegOut2[6]~output_o $end
$var wire 1 &$ RegOut2[7]~output_o $end
$var wire 1 '$ RegOut2[8]~output_o $end
$var wire 1 ($ RegOut2[9]~output_o $end
$var wire 1 )$ RegOut2[10]~output_o $end
$var wire 1 *$ RegOut2[11]~output_o $end
$var wire 1 +$ RegOut2[12]~output_o $end
$var wire 1 ,$ RegOut2[13]~output_o $end
$var wire 1 -$ RegOut2[14]~output_o $end
$var wire 1 .$ RegOut2[15]~output_o $end
$var wire 1 /$ RegOut2[16]~output_o $end
$var wire 1 0$ RegOut2[17]~output_o $end
$var wire 1 1$ RegOut2[18]~output_o $end
$var wire 1 2$ RegOut2[19]~output_o $end
$var wire 1 3$ RegOut2[20]~output_o $end
$var wire 1 4$ RegOut2[21]~output_o $end
$var wire 1 5$ RegOut2[22]~output_o $end
$var wire 1 6$ RegOut2[23]~output_o $end
$var wire 1 7$ RegOut2[24]~output_o $end
$var wire 1 8$ RegOut2[25]~output_o $end
$var wire 1 9$ RegOut2[26]~output_o $end
$var wire 1 :$ RegOut2[27]~output_o $end
$var wire 1 ;$ RegOut2[28]~output_o $end
$var wire 1 <$ RegOut2[29]~output_o $end
$var wire 1 =$ RegOut2[30]~output_o $end
$var wire 1 >$ RegOut2[31]~output_o $end
$var wire 1 ?$ pc_out[0]~output_o $end
$var wire 1 @$ pc_out[1]~output_o $end
$var wire 1 A$ pc_out[2]~output_o $end
$var wire 1 B$ pc_out[3]~output_o $end
$var wire 1 C$ pc_out[4]~output_o $end
$var wire 1 D$ pc_out[5]~output_o $end
$var wire 1 E$ pc_out[6]~output_o $end
$var wire 1 F$ pc_out[7]~output_o $end
$var wire 1 G$ pc_out[8]~output_o $end
$var wire 1 H$ pc_out[9]~output_o $end
$var wire 1 I$ pc_out[10]~output_o $end
$var wire 1 J$ pc_out[11]~output_o $end
$var wire 1 K$ pc_out[12]~output_o $end
$var wire 1 L$ pc_out[13]~output_o $end
$var wire 1 M$ pc_out[14]~output_o $end
$var wire 1 N$ pc_out[15]~output_o $end
$var wire 1 O$ pc_out[16]~output_o $end
$var wire 1 P$ pc_out[17]~output_o $end
$var wire 1 Q$ pc_out[18]~output_o $end
$var wire 1 R$ pc_out[19]~output_o $end
$var wire 1 S$ pc_out[20]~output_o $end
$var wire 1 T$ pc_out[21]~output_o $end
$var wire 1 U$ pc_out[22]~output_o $end
$var wire 1 V$ pc_out[23]~output_o $end
$var wire 1 W$ pc_out[24]~output_o $end
$var wire 1 X$ pc_out[25]~output_o $end
$var wire 1 Y$ pc_out[26]~output_o $end
$var wire 1 Z$ pc_out[27]~output_o $end
$var wire 1 [$ pc_out[28]~output_o $end
$var wire 1 \$ pc_out[29]~output_o $end
$var wire 1 ]$ pc_out[30]~output_o $end
$var wire 1 ^$ pc_out[31]~output_o $end
$var wire 1 _$ SaidaDados[0]~output_o $end
$var wire 1 `$ SaidaDados[1]~output_o $end
$var wire 1 a$ SaidaDados[2]~output_o $end
$var wire 1 b$ SaidaDados[3]~output_o $end
$var wire 1 c$ SaidaDados[4]~output_o $end
$var wire 1 d$ SaidaDados[5]~output_o $end
$var wire 1 e$ SaidaDados[6]~output_o $end
$var wire 1 f$ SaidaDados[7]~output_o $end
$var wire 1 g$ SaidaDados[8]~output_o $end
$var wire 1 h$ SaidaDados[9]~output_o $end
$var wire 1 i$ SaidaDados[10]~output_o $end
$var wire 1 j$ SaidaDados[11]~output_o $end
$var wire 1 k$ SaidaDados[12]~output_o $end
$var wire 1 l$ SaidaDados[13]~output_o $end
$var wire 1 m$ SaidaDados[14]~output_o $end
$var wire 1 n$ SaidaDados[15]~output_o $end
$var wire 1 o$ SaidaDados[16]~output_o $end
$var wire 1 p$ SaidaDados[17]~output_o $end
$var wire 1 q$ SaidaDados[18]~output_o $end
$var wire 1 r$ SaidaDados[19]~output_o $end
$var wire 1 s$ SaidaDados[20]~output_o $end
$var wire 1 t$ SaidaDados[21]~output_o $end
$var wire 1 u$ SaidaDados[22]~output_o $end
$var wire 1 v$ SaidaDados[23]~output_o $end
$var wire 1 w$ SaidaDados[24]~output_o $end
$var wire 1 x$ SaidaDados[25]~output_o $end
$var wire 1 y$ SaidaDados[26]~output_o $end
$var wire 1 z$ SaidaDados[27]~output_o $end
$var wire 1 {$ SaidaDados[28]~output_o $end
$var wire 1 |$ SaidaDados[29]~output_o $end
$var wire 1 }$ SaidaDados[30]~output_o $end
$var wire 1 ~$ SaidaDados[31]~output_o $end
$var wire 1 !% AluResult[0]~output_o $end
$var wire 1 "% AluResult[1]~output_o $end
$var wire 1 #% AluResult[2]~output_o $end
$var wire 1 $% AluResult[3]~output_o $end
$var wire 1 %% AluResult[4]~output_o $end
$var wire 1 &% AluResult[5]~output_o $end
$var wire 1 '% AluResult[6]~output_o $end
$var wire 1 (% AluResult[7]~output_o $end
$var wire 1 )% AluResult[8]~output_o $end
$var wire 1 *% AluResult[9]~output_o $end
$var wire 1 +% AluResult[10]~output_o $end
$var wire 1 ,% AluResult[11]~output_o $end
$var wire 1 -% AluResult[12]~output_o $end
$var wire 1 .% AluResult[13]~output_o $end
$var wire 1 /% AluResult[14]~output_o $end
$var wire 1 0% AluResult[15]~output_o $end
$var wire 1 1% AluResult[16]~output_o $end
$var wire 1 2% AluResult[17]~output_o $end
$var wire 1 3% AluResult[18]~output_o $end
$var wire 1 4% AluResult[19]~output_o $end
$var wire 1 5% AluResult[20]~output_o $end
$var wire 1 6% AluResult[21]~output_o $end
$var wire 1 7% AluResult[22]~output_o $end
$var wire 1 8% AluResult[23]~output_o $end
$var wire 1 9% AluResult[24]~output_o $end
$var wire 1 :% AluResult[25]~output_o $end
$var wire 1 ;% AluResult[26]~output_o $end
$var wire 1 <% AluResult[27]~output_o $end
$var wire 1 =% AluResult[28]~output_o $end
$var wire 1 >% AluResult[29]~output_o $end
$var wire 1 ?% AluResult[30]~output_o $end
$var wire 1 @% AluResult[31]~output_o $end
$var wire 1 A% RegWriteIn[0]~output_o $end
$var wire 1 B% RegWriteIn[1]~output_o $end
$var wire 1 C% RegWriteIn[2]~output_o $end
$var wire 1 D% RegWriteIn[3]~output_o $end
$var wire 1 E% RegWriteIn[4]~output_o $end
$var wire 1 F% RegWriteIn[5]~output_o $end
$var wire 1 G% RegWriteIn[6]~output_o $end
$var wire 1 H% RegWriteIn[7]~output_o $end
$var wire 1 I% RegWriteIn[8]~output_o $end
$var wire 1 J% RegWriteIn[9]~output_o $end
$var wire 1 K% RegWriteIn[10]~output_o $end
$var wire 1 L% RegWriteIn[11]~output_o $end
$var wire 1 M% RegWriteIn[12]~output_o $end
$var wire 1 N% RegWriteIn[13]~output_o $end
$var wire 1 O% RegWriteIn[14]~output_o $end
$var wire 1 P% RegWriteIn[15]~output_o $end
$var wire 1 Q% RegWriteIn[16]~output_o $end
$var wire 1 R% RegWriteIn[17]~output_o $end
$var wire 1 S% RegWriteIn[18]~output_o $end
$var wire 1 T% RegWriteIn[19]~output_o $end
$var wire 1 U% RegWriteIn[20]~output_o $end
$var wire 1 V% RegWriteIn[21]~output_o $end
$var wire 1 W% RegWriteIn[22]~output_o $end
$var wire 1 X% RegWriteIn[23]~output_o $end
$var wire 1 Y% RegWriteIn[24]~output_o $end
$var wire 1 Z% RegWriteIn[25]~output_o $end
$var wire 1 [% RegWriteIn[26]~output_o $end
$var wire 1 \% RegWriteIn[27]~output_o $end
$var wire 1 ]% RegWriteIn[28]~output_o $end
$var wire 1 ^% RegWriteIn[29]~output_o $end
$var wire 1 _% RegWriteIn[30]~output_o $end
$var wire 1 `% RegWriteIn[31]~output_o $end
$var wire 1 a% RegOut1[0]~output_o $end
$var wire 1 b% RegOut1[1]~output_o $end
$var wire 1 c% RegOut1[2]~output_o $end
$var wire 1 d% RegOut1[3]~output_o $end
$var wire 1 e% RegOut1[4]~output_o $end
$var wire 1 f% RegOut1[5]~output_o $end
$var wire 1 g% RegOut1[6]~output_o $end
$var wire 1 h% RegOut1[7]~output_o $end
$var wire 1 i% RegOut1[8]~output_o $end
$var wire 1 j% RegOut1[9]~output_o $end
$var wire 1 k% RegOut1[10]~output_o $end
$var wire 1 l% RegOut1[11]~output_o $end
$var wire 1 m% RegOut1[12]~output_o $end
$var wire 1 n% RegOut1[13]~output_o $end
$var wire 1 o% RegOut1[14]~output_o $end
$var wire 1 p% RegOut1[15]~output_o $end
$var wire 1 q% RegOut1[16]~output_o $end
$var wire 1 r% RegOut1[17]~output_o $end
$var wire 1 s% RegOut1[18]~output_o $end
$var wire 1 t% RegOut1[19]~output_o $end
$var wire 1 u% RegOut1[20]~output_o $end
$var wire 1 v% RegOut1[21]~output_o $end
$var wire 1 w% RegOut1[22]~output_o $end
$var wire 1 x% RegOut1[23]~output_o $end
$var wire 1 y% RegOut1[24]~output_o $end
$var wire 1 z% RegOut1[25]~output_o $end
$var wire 1 {% RegOut1[26]~output_o $end
$var wire 1 |% RegOut1[27]~output_o $end
$var wire 1 }% RegOut1[28]~output_o $end
$var wire 1 ~% RegOut1[29]~output_o $end
$var wire 1 !& RegOut1[30]~output_o $end
$var wire 1 "& RegOut1[31]~output_o $end
$var wire 1 #& AluOpB[0]~output_o $end
$var wire 1 $& AluOpB[1]~output_o $end
$var wire 1 %& AluOpB[2]~output_o $end
$var wire 1 && AluOpB[3]~output_o $end
$var wire 1 '& AluOpB[4]~output_o $end
$var wire 1 (& AluOpB[5]~output_o $end
$var wire 1 )& AluOpB[6]~output_o $end
$var wire 1 *& AluOpB[7]~output_o $end
$var wire 1 +& AluOpB[8]~output_o $end
$var wire 1 ,& AluOpB[9]~output_o $end
$var wire 1 -& AluOpB[10]~output_o $end
$var wire 1 .& AluOpB[11]~output_o $end
$var wire 1 /& AluOpB[12]~output_o $end
$var wire 1 0& AluOpB[13]~output_o $end
$var wire 1 1& AluOpB[14]~output_o $end
$var wire 1 2& AluOpB[15]~output_o $end
$var wire 1 3& AluOpB[16]~output_o $end
$var wire 1 4& AluOpB[17]~output_o $end
$var wire 1 5& AluOpB[18]~output_o $end
$var wire 1 6& AluOpB[19]~output_o $end
$var wire 1 7& AluOpB[20]~output_o $end
$var wire 1 8& AluOpB[21]~output_o $end
$var wire 1 9& AluOpB[22]~output_o $end
$var wire 1 :& AluOpB[23]~output_o $end
$var wire 1 ;& AluOpB[24]~output_o $end
$var wire 1 <& AluOpB[25]~output_o $end
$var wire 1 =& AluOpB[26]~output_o $end
$var wire 1 >& AluOpB[27]~output_o $end
$var wire 1 ?& AluOpB[28]~output_o $end
$var wire 1 @& AluOpB[29]~output_o $end
$var wire 1 A& AluOpB[30]~output_o $end
$var wire 1 B& AluOpB[31]~output_o $end
$var wire 1 C& clk~input_o $end
$var wire 1 D& clk~inputclkctrl_outclk $end
$var wire 1 E& ContadorPrograma|pc_out[0]~32_combout $end
$var wire 1 F& reset~input_o $end
$var wire 1 G& nhalt~input_o $end
$var wire 1 H& stm|r0~q $end
$var wire 1 I& stm|halt_interno~0_combout $end
$var wire 1 J& stm|halt_interno~q $end
$var wire 1 K& ContadorPrograma|pc_out[18]~34_combout $end
$var wire 1 L& ContadorPrograma|pc_out[0]~33 $end
$var wire 1 M& ContadorPrograma|pc_out[1]~35_combout $end
$var wire 1 N& ContadorPrograma|pc_out[1]~36 $end
$var wire 1 O& ContadorPrograma|pc_out[2]~37_combout $end
$var wire 1 P& ContadorPrograma|pc_out[2]~38 $end
$var wire 1 Q& ContadorPrograma|pc_out[3]~39_combout $end
$var wire 1 R& ContadorPrograma|pc_out[3]~40 $end
$var wire 1 S& ContadorPrograma|pc_out[4]~41_combout $end
$var wire 1 T& ContadorPrograma|pc_out[4]~42 $end
$var wire 1 U& ContadorPrograma|pc_out[5]~43_combout $end
$var wire 1 V& ContadorPrograma|pc_out[5]~44 $end
$var wire 1 W& ContadorPrograma|pc_out[6]~45_combout $end
$var wire 1 X& ContadorPrograma|pc_out[6]~46 $end
$var wire 1 Y& ContadorPrograma|pc_out[7]~47_combout $end
$var wire 1 Z& MemoriaInstrucao|rom~5_combout $end
$var wire 1 [& MemoriaInstrucao|rom~6_combout $end
$var wire 1 \& MemoriaInstrucao|rom~1_combout $end
$var wire 1 ]& MemoriaInstrucao|rom~0_combout $end
$var wire 1 ^& MemoriaInstrucao|rom~2_combout $end
$var wire 1 _& MemoriaInstrucao|rom~3_combout $end
$var wire 1 `& MemoriaInstrucao|rom~4_combout $end
$var wire 1 a& CRTL|Decoder1~0_combout $end
$var wire 1 b& CRTL|WideOr12~0_combout $end
$var wire 1 c& CRTL|Decoder1~1_combout $end
$var wire 1 d& CRTL|WideOr9~0_combout $end
$var wire 1 e& MemoriaInstrucao|rom~7_combout $end
$var wire 1 f& MemoriaInstrucao|rom~8_combout $end
$var wire 1 g& MuxBancoRegistrador|Mux2~0_combout $end
$var wire 1 h& MemoriaInstrucao|rom~9_combout $end
$var wire 1 i& MemoriaInstrucao|rom~10_combout $end
$var wire 1 j& MuxBancoRegistrador|Mux4~0_combout $end
$var wire 1 k& MuxBancoRegistrador|Mux4~1_combout $end
$var wire 1 l& CRTL|WideOr5~0_combout $end
$var wire 1 m& BancoRegistradores|write_flag~q $end
$var wire 1 n& BancoRegistradores|registers~1156_combout $end
$var wire 1 o& BancoRegistradores|registers~191_q $end
$var wire 1 p& BancoRegistradores|registers~1155_combout $end
$var wire 1 q& BancoRegistradores|registers~159_q $end
$var wire 1 r& BancoRegistradores|registers~31feeder_combout $end
$var wire 1 s& BancoRegistradores|registers~1154_combout $end
$var wire 1 t& BancoRegistradores|registers~31_q $end
$var wire 1 u& BancoRegistradores|registers~1087_combout $end
$var wire 1 v& BancoRegistradores|registers~1088_combout $end
$var wire 1 w& MuxEntradaULA|Z[31]~33_combout $end
$var wire 1 x& CRTL|Decoder1~2_combout $end
$var wire 1 y& BancoRegistradores|registers~1157_combout $end
$var wire 1 z& BancoRegistradores|registers~46_q $end
$var wire 1 {& BancoRegistradores|registers~174_q $end
$var wire 1 |& BancoRegistradores|registers~14_q $end
$var wire 1 }& BancoRegistradores|registers~1118_combout $end
$var wire 1 ~& BancoRegistradores|registers~1119_combout $end
$var wire 1 !' MuxEntradaULA|Z[14]~16_combout $end
$var wire 1 "' BancoRegistradores|registers~160_q $end
$var wire 1 #' BancoRegistradores|registers~32_q $end
$var wire 1 $' BancoRegistradores|registers~128_q $end
$var wire 1 %' BancoRegistradores|registers~1089_combout $end
$var wire 1 &' BancoRegistradores|registers~1090_combout $end
$var wire 1 '' BancoRegistradores|registers~1091_combout $end
$var wire 1 (' MuxEntradaULA|Z[0]~2_combout $end
$var wire 1 )' ULA|Add0~0_combout $end
$var wire 1 *' ULA|Add0~2_combout $end
$var wire 1 +' MuxEntradaULA|Z[4]~34_combout $end
$var wire 1 ,' BancoRegistradores|registers~33feeder_combout $end
$var wire 1 -' BancoRegistradores|registers~33_q $end
$var wire 1 .' BancoRegistradores|registers~1_q $end
$var wire 1 /' BancoRegistradores|registers~129feeder_combout $end
$var wire 1 0' BancoRegistradores|registers~129_q $end
$var wire 1 1' BancoRegistradores|registers~1027_combout $end
$var wire 1 2' BancoRegistradores|registers~1028_combout $end
$var wire 1 3' BancoRegistradores|registers~130_q $end
$var wire 1 4' BancoRegistradores|registers~162_q $end
$var wire 1 5' BancoRegistradores|registers~2feeder_combout $end
$var wire 1 6' BancoRegistradores|registers~2_q $end
$var wire 1 7' BancoRegistradores|registers~1029_combout $end
$var wire 1 8' BancoRegistradores|registers~1030_combout $end
$var wire 1 9' BancoRegistradores|registers~35feeder_combout $end
$var wire 1 :' BancoRegistradores|registers~35_q $end
$var wire 1 ;' BancoRegistradores|registers~3_q $end
$var wire 1 <' BancoRegistradores|registers~131feeder_combout $end
$var wire 1 =' BancoRegistradores|registers~131_q $end
$var wire 1 >' BancoRegistradores|registers~1031_combout $end
$var wire 1 ?' BancoRegistradores|registers~1032_combout $end
$var wire 1 @' BancoRegistradores|registers~37_q $end
$var wire 1 A' BancoRegistradores|registers~5_q $end
$var wire 1 B' BancoRegistradores|registers~133_q $end
$var wire 1 C' BancoRegistradores|registers~1035_combout $end
$var wire 1 D' BancoRegistradores|registers~1036_combout $end
$var wire 1 E' BancoRegistradores|registers~134_q $end
$var wire 1 F' BancoRegistradores|registers~38_q $end
$var wire 1 G' BancoRegistradores|registers~6_q $end
$var wire 1 H' BancoRegistradores|registers~1037_combout $end
$var wire 1 I' BancoRegistradores|registers~1038_combout $end
$var wire 1 J' BancoRegistradores|registers~7_q $end
$var wire 1 K' BancoRegistradores|registers~39_q $end
$var wire 1 L' BancoRegistradores|registers~167_q $end
$var wire 1 M' BancoRegistradores|registers~1039_combout $end
$var wire 1 N' BancoRegistradores|registers~1040_combout $end
$var wire 1 O' BancoRegistradores|registers~40_q $end
$var wire 1 P' BancoRegistradores|registers~136_q $end
$var wire 1 Q' BancoRegistradores|registers~1106_combout $end
$var wire 1 R' BancoRegistradores|registers~168_q $end
$var wire 1 S' BancoRegistradores|registers~1107_combout $end
$var wire 1 T' MuxEntradaULA|Z[8]~10_combout $end
$var wire 1 U' MuxEntradaULA|Z[7]~9_combout $end
$var wire 1 V' MuxEntradaULA|Z[6]~8_combout $end
$var wire 1 W' MuxEntradaULA|Z[5]~7_combout $end
$var wire 1 X' BancoRegistradores|registers~36feeder_combout $end
$var wire 1 Y' BancoRegistradores|registers~36_q $end
$var wire 1 Z' BancoRegistradores|registers~164_q $end
$var wire 1 [' BancoRegistradores|registers~4_q $end
$var wire 1 \' BancoRegistradores|registers~1098_combout $end
$var wire 1 ]' BancoRegistradores|registers~1099_combout $end
$var wire 1 ^' MuxEntradaULA|Z[3]~5_combout $end
$var wire 1 _' MuxEntradaULA|Z[2]~4_combout $end
$var wire 1 `' MuxEntradaULA|Z[1]~3_combout $end
$var wire 1 a' ULA|Add0~1 $end
$var wire 1 b' ULA|Add0~4 $end
$var wire 1 c' ULA|Add0~7 $end
$var wire 1 d' ULA|Add0~10 $end
$var wire 1 e' ULA|Add0~13 $end
$var wire 1 f' ULA|Add0~16 $end
$var wire 1 g' ULA|Add0~19 $end
$var wire 1 h' ULA|Add0~22 $end
$var wire 1 i' ULA|Add0~24_combout $end
$var wire 1 j' ULA|Add0~26_combout $end
$var wire 1 k' BancoRegistradores|registers~170_q $end
$var wire 1 l' BancoRegistradores|registers~42feeder_combout $end
$var wire 1 m' BancoRegistradores|registers~42_q $end
$var wire 1 n' BancoRegistradores|registers~10feeder_combout $end
$var wire 1 o' BancoRegistradores|registers~10_q $end
$var wire 1 p' BancoRegistradores|registers~1110_combout $end
$var wire 1 q' BancoRegistradores|registers~1111_combout $end
$var wire 1 r' MuxEntradaULA|Z[10]~12_combout $end
$var wire 1 s' BancoRegistradores|registers~137_q $end
$var wire 1 t' BancoRegistradores|registers~41_q $end
$var wire 1 u' BancoRegistradores|registers~9_q $end
$var wire 1 v' BancoRegistradores|registers~1108_combout $end
$var wire 1 w' BancoRegistradores|registers~1109_combout $end
$var wire 1 x' MuxEntradaULA|Z[9]~11_combout $end
$var wire 1 y' ULA|Add0~25 $end
$var wire 1 z' ULA|Add0~28 $end
$var wire 1 {' ULA|Add0~30_combout $end
$var wire 1 |' ULA|Add0~32_combout $end
$var wire 1 }' MuxEntradaULA|Z[12]~14_combout $end
$var wire 1 ~' BancoRegistradores|registers~44_q $end
$var wire 1 !( BancoRegistradores|registers~12_q $end
$var wire 1 "( BancoRegistradores|registers~1114_combout $end
$var wire 1 #( BancoRegistradores|registers~172_q $end
$var wire 1 $( BancoRegistradores|registers~1115_combout $end
$var wire 1 %( MuxEntradaULA|Z[11]~13_combout $end
$var wire 1 &( BancoRegistradores|registers~139_q $end
$var wire 1 '( BancoRegistradores|registers~11feeder_combout $end
$var wire 1 (( BancoRegistradores|registers~11_q $end
$var wire 1 )( BancoRegistradores|registers~43_q $end
$var wire 1 *( BancoRegistradores|registers~1112_combout $end
$var wire 1 +( BancoRegistradores|registers~1113_combout $end
$var wire 1 ,( ULA|Add0~31 $end
$var wire 1 -( ULA|Add0~34 $end
$var wire 1 .( ULA|Add0~36_combout $end
$var wire 1 /( ULA|Add0~38_combout $end
$var wire 1 0( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 1( MuxWriteRegister|Mux19~0_combout $end
$var wire 1 2( BancoRegistradores|registers~140_q $end
$var wire 1 3( BancoRegistradores|registers~1049_combout $end
$var wire 1 4( BancoRegistradores|registers~1050_combout $end
$var wire 1 5( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 6( ULA|Add0~33_combout $end
$var wire 1 7( ULA|Add0~35_combout $end
$var wire 1 8( MuxWriteRegister|Mux20~0_combout $end
$var wire 1 9( BancoRegistradores|registers~171_q $end
$var wire 1 :( BancoRegistradores|registers~1047_combout $end
$var wire 1 ;( BancoRegistradores|registers~1048_combout $end
$var wire 1 <( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 =( MuxWriteRegister|Mux21~0_combout $end
$var wire 1 >( BancoRegistradores|registers~138feeder_combout $end
$var wire 1 ?( BancoRegistradores|registers~138_q $end
$var wire 1 @( BancoRegistradores|registers~1045_combout $end
$var wire 1 A( BancoRegistradores|registers~1046_combout $end
$var wire 1 B( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 C( ULA|Add0~27_combout $end
$var wire 1 D( ULA|Add0~29_combout $end
$var wire 1 E( MuxWriteRegister|Mux22~0_combout $end
$var wire 1 F( BancoRegistradores|registers~169_q $end
$var wire 1 G( BancoRegistradores|registers~1043_combout $end
$var wire 1 H( BancoRegistradores|registers~1044_combout $end
$var wire 1 I( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 J( MuxWriteRegister|Mux23~0_combout $end
$var wire 1 K( BancoRegistradores|registers~8_q $end
$var wire 1 L( BancoRegistradores|registers~1041_combout $end
$var wire 1 M( BancoRegistradores|registers~1042_combout $end
$var wire 1 N( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 O( MuxWriteRegister|Mux24~0_combout $end
$var wire 1 P( BancoRegistradores|registers~135_q $end
$var wire 1 Q( BancoRegistradores|registers~1104_combout $end
$var wire 1 R( BancoRegistradores|registers~1105_combout $end
$var wire 1 S( ULA|Add0~21_combout $end
$var wire 1 T( ULA|Add0~23_combout $end
$var wire 1 U( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 V( MuxWriteRegister|Mux25~0_combout $end
$var wire 1 W( BancoRegistradores|registers~166_q $end
$var wire 1 X( BancoRegistradores|registers~1102_combout $end
$var wire 1 Y( BancoRegistradores|registers~1103_combout $end
$var wire 1 Z( ULA|Add0~18_combout $end
$var wire 1 [( ULA|Add0~20_combout $end
$var wire 1 \( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 ]( MuxWriteRegister|Mux26~0_combout $end
$var wire 1 ^( BancoRegistradores|registers~165_q $end
$var wire 1 _( BancoRegistradores|registers~1100_combout $end
$var wire 1 `( BancoRegistradores|registers~1101_combout $end
$var wire 1 a( ULA|Add0~15_combout $end
$var wire 1 b( ULA|Add0~17_combout $end
$var wire 1 c( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 d( MuxWriteRegister|Mux27~0_combout $end
$var wire 1 e( BancoRegistradores|registers~132_q $end
$var wire 1 f( BancoRegistradores|registers~1033_combout $end
$var wire 1 g( BancoRegistradores|registers~1034_combout $end
$var wire 1 h( MuxEntradaULA|Z[4]~6_combout $end
$var wire 1 i( ULA|Add0~12_combout $end
$var wire 1 j( ULA|Add0~14_combout $end
$var wire 1 k( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 l( MuxWriteRegister|Mux28~0_combout $end
$var wire 1 m( BancoRegistradores|registers~163feeder_combout $end
$var wire 1 n( BancoRegistradores|registers~163_q $end
$var wire 1 o( BancoRegistradores|registers~1096_combout $end
$var wire 1 p( BancoRegistradores|registers~1097_combout $end
$var wire 1 q( ULA|Add0~9_combout $end
$var wire 1 r( ULA|Add0~11_combout $end
$var wire 1 s( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 t( MuxWriteRegister|Mux29~0_combout $end
$var wire 1 u( BancoRegistradores|registers~34feeder_combout $end
$var wire 1 v( BancoRegistradores|registers~34_q $end
$var wire 1 w( BancoRegistradores|registers~1094_combout $end
$var wire 1 x( BancoRegistradores|registers~1095_combout $end
$var wire 1 y( ULA|Add0~6_combout $end
$var wire 1 z( ULA|Add0~8_combout $end
$var wire 1 {( MemoriaDados|ram_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 |( MuxWriteRegister|Mux30~0_combout $end
$var wire 1 }( BancoRegistradores|registers~161feeder_combout $end
$var wire 1 ~( BancoRegistradores|registers~161_q $end
$var wire 1 !) BancoRegistradores|registers~1092_combout $end
$var wire 1 ") BancoRegistradores|registers~1093_combout $end
$var wire 1 #) ULA|Add0~3_combout $end
$var wire 1 $) ULA|Add0~5_combout $end
$var wire 1 %) MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 &) MuxWriteRegister|Mux31~0_combout $end
$var wire 1 ') BancoRegistradores|registers~0_q $end
$var wire 1 () BancoRegistradores|registers~1024_combout $end
$var wire 1 )) BancoRegistradores|registers~1025_combout $end
$var wire 1 *) BancoRegistradores|registers~1026_combout $end
$var wire 1 +) MemoriaDados|ram_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 ,) BancoRegistradores|registers~141_q $end
$var wire 1 -) BancoRegistradores|registers~13feeder_combout $end
$var wire 1 .) BancoRegistradores|registers~13_q $end
$var wire 1 /) BancoRegistradores|registers~45_q $end
$var wire 1 0) BancoRegistradores|registers~1116_combout $end
$var wire 1 1) BancoRegistradores|registers~1117_combout $end
$var wire 1 2) ULA|Add0~37 $end
$var wire 1 3) ULA|Add0~39_combout $end
$var wire 1 4) ULA|Add0~41_combout $end
$var wire 1 5) MuxWriteRegister|Mux18~0_combout $end
$var wire 1 6) BancoRegistradores|registers~173_q $end
$var wire 1 7) BancoRegistradores|registers~1051_combout $end
$var wire 1 8) BancoRegistradores|registers~1052_combout $end
$var wire 1 9) MuxEntradaULA|Z[13]~15_combout $end
$var wire 1 :) ULA|Add0~40 $end
$var wire 1 ;) ULA|Add0~42_combout $end
$var wire 1 <) ULA|Add0~44_combout $end
$var wire 1 =) BancoRegistradores|registers~143_q $end
$var wire 1 >) BancoRegistradores|registers~15feeder_combout $end
$var wire 1 ?) BancoRegistradores|registers~15_q $end
$var wire 1 @) BancoRegistradores|registers~47_q $end
$var wire 1 A) BancoRegistradores|registers~1120_combout $end
$var wire 1 B) BancoRegistradores|registers~1121_combout $end
$var wire 1 C) MuxEntradaULA|Z[15]~17_combout $end
$var wire 1 D) ULA|Add0~43 $end
$var wire 1 E) ULA|Add0~45_combout $end
$var wire 1 F) ULA|Add0~47_combout $end
$var wire 1 G) BancoRegistradores|registers~176_q $end
$var wire 1 H) BancoRegistradores|registers~144_q $end
$var wire 1 I) BancoRegistradores|registers~1122_combout $end
$var wire 1 J) BancoRegistradores|registers~48_q $end
$var wire 1 K) BancoRegistradores|registers~1123_combout $end
$var wire 1 L) MuxEntradaULA|Z[16]~18_combout $end
$var wire 1 M) ULA|Add0~46 $end
$var wire 1 N) ULA|Add0~48_combout $end
$var wire 1 O) MuxEntradaULA|Z[17]~19_combout $end
$var wire 1 P) BancoRegistradores|registers~145_q $end
$var wire 1 Q) BancoRegistradores|registers~177_q $end
$var wire 1 R) BancoRegistradores|registers~17feeder_combout $end
$var wire 1 S) BancoRegistradores|registers~17_q $end
$var wire 1 T) BancoRegistradores|registers~1124_combout $end
$var wire 1 U) BancoRegistradores|registers~1125_combout $end
$var wire 1 V) ULA|Add0~49 $end
$var wire 1 W) ULA|Add0~51_combout $end
$var wire 1 X) MuxEntradaULA|Z[18]~20_combout $end
$var wire 1 Y) BancoRegistradores|registers~18_q $end
$var wire 1 Z) BancoRegistradores|registers~1126_combout $end
$var wire 1 [) BancoRegistradores|registers~178_q $end
$var wire 1 \) BancoRegistradores|registers~50_q $end
$var wire 1 ]) BancoRegistradores|registers~1127_combout $end
$var wire 1 ^) ULA|Add0~52 $end
$var wire 1 _) ULA|Add0~54_combout $end
$var wire 1 `) MuxEntradaULA|Z[19]~21_combout $end
$var wire 1 a) BancoRegistradores|registers~147_q $end
$var wire 1 b) BancoRegistradores|registers~51_q $end
$var wire 1 c) BancoRegistradores|registers~19_q $end
$var wire 1 d) BancoRegistradores|registers~1128_combout $end
$var wire 1 e) BancoRegistradores|registers~1129_combout $end
$var wire 1 f) ULA|Add0~55 $end
$var wire 1 g) ULA|Add0~57_combout $end
$var wire 1 h) MuxEntradaULA|Z[20]~22_combout $end
$var wire 1 i) BancoRegistradores|registers~20feeder_combout $end
$var wire 1 j) BancoRegistradores|registers~20_q $end
$var wire 1 k) BancoRegistradores|registers~148_q $end
$var wire 1 l) BancoRegistradores|registers~1130_combout $end
$var wire 1 m) BancoRegistradores|registers~52_q $end
$var wire 1 n) BancoRegistradores|registers~1131_combout $end
$var wire 1 o) ULA|Add0~58 $end
$var wire 1 p) ULA|Add0~60_combout $end
$var wire 1 q) MuxEntradaULA|Z[21]~23_combout $end
$var wire 1 r) BancoRegistradores|registers~149_q $end
$var wire 1 s) BancoRegistradores|registers~181_q $end
$var wire 1 t) BancoRegistradores|registers~53_q $end
$var wire 1 u) BancoRegistradores|registers~1132_combout $end
$var wire 1 v) BancoRegistradores|registers~1133_combout $end
$var wire 1 w) ULA|Add0~61 $end
$var wire 1 x) ULA|Add0~63_combout $end
$var wire 1 y) MuxEntradaULA|Z[22]~24_combout $end
$var wire 1 z) BancoRegistradores|registers~22feeder_combout $end
$var wire 1 {) BancoRegistradores|registers~22_q $end
$var wire 1 |) BancoRegistradores|registers~1134_combout $end
$var wire 1 }) BancoRegistradores|registers~182_q $end
$var wire 1 ~) BancoRegistradores|registers~54feeder_combout $end
$var wire 1 !* BancoRegistradores|registers~54_q $end
$var wire 1 "* BancoRegistradores|registers~1135_combout $end
$var wire 1 #* ULA|Add0~64 $end
$var wire 1 $* ULA|Add0~66_combout $end
$var wire 1 %* MuxEntradaULA|Z[24]~26_combout $end
$var wire 1 &* BancoRegistradores|registers~24_q $end
$var wire 1 '* BancoRegistradores|registers~1138_combout $end
$var wire 1 (* BancoRegistradores|registers~184_q $end
$var wire 1 )* BancoRegistradores|registers~56_q $end
$var wire 1 ** BancoRegistradores|registers~1139_combout $end
$var wire 1 +* BancoRegistradores|registers~55feeder_combout $end
$var wire 1 ,* BancoRegistradores|registers~55_q $end
$var wire 1 -* BancoRegistradores|registers~23_q $end
$var wire 1 .* BancoRegistradores|registers~1136_combout $end
$var wire 1 /* BancoRegistradores|registers~183_q $end
$var wire 1 0* BancoRegistradores|registers~1137_combout $end
$var wire 1 1* MuxEntradaULA|Z[23]~25_combout $end
$var wire 1 2* ULA|Add0~67 $end
$var wire 1 3* ULA|Add0~70 $end
$var wire 1 4* ULA|Add0~72_combout $end
$var wire 1 5* MuxEntradaULA|Z[25]~27_combout $end
$var wire 1 6* BancoRegistradores|registers~153_q $end
$var wire 1 7* BancoRegistradores|registers~57_q $end
$var wire 1 8* BancoRegistradores|registers~25_q $end
$var wire 1 9* BancoRegistradores|registers~1140_combout $end
$var wire 1 :* BancoRegistradores|registers~1141_combout $end
$var wire 1 ;* ULA|Add0~73 $end
$var wire 1 <* ULA|Add0~75_combout $end
$var wire 1 =* MuxEntradaULA|Z[26]~28_combout $end
$var wire 1 >* BancoRegistradores|registers~26_q $end
$var wire 1 ?* BancoRegistradores|registers~154_q $end
$var wire 1 @* BancoRegistradores|registers~1142_combout $end
$var wire 1 A* BancoRegistradores|registers~58_q $end
$var wire 1 B* BancoRegistradores|registers~1143_combout $end
$var wire 1 C* ULA|Add0~76 $end
$var wire 1 D* ULA|Add0~78_combout $end
$var wire 1 E* MuxEntradaULA|Z[27]~29_combout $end
$var wire 1 F* BancoRegistradores|registers~59_q $end
$var wire 1 G* BancoRegistradores|registers~155_q $end
$var wire 1 H* BancoRegistradores|registers~27_q $end
$var wire 1 I* BancoRegistradores|registers~1144_combout $end
$var wire 1 J* BancoRegistradores|registers~1145_combout $end
$var wire 1 K* ULA|Add0~79 $end
$var wire 1 L* ULA|Add0~81_combout $end
$var wire 1 M* BancoRegistradores|registers~60_q $end
$var wire 1 N* BancoRegistradores|registers~28feeder_combout $end
$var wire 1 O* BancoRegistradores|registers~28_q $end
$var wire 1 P* BancoRegistradores|registers~156_q $end
$var wire 1 Q* BancoRegistradores|registers~1146_combout $end
$var wire 1 R* BancoRegistradores|registers~1147_combout $end
$var wire 1 S* MuxEntradaULA|Z[28]~30_combout $end
$var wire 1 T* ULA|Add0~82 $end
$var wire 1 U* ULA|Add0~84_combout $end
$var wire 1 V* BancoRegistradores|registers~30_q $end
$var wire 1 W* BancoRegistradores|registers~1085_combout $end
$var wire 1 X* BancoRegistradores|registers~158_q $end
$var wire 1 Y* BancoRegistradores|registers~190_q $end
$var wire 1 Z* BancoRegistradores|registers~1086_combout $end
$var wire 1 [* MemoriaDados|ram_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 \* MuxEntradaULA|Z[29]~31_combout $end
$var wire 1 ]* BancoRegistradores|registers~61_q $end
$var wire 1 ^* BancoRegistradores|registers~157feeder_combout $end
$var wire 1 _* BancoRegistradores|registers~157_q $end
$var wire 1 `* BancoRegistradores|registers~29_q $end
$var wire 1 a* BancoRegistradores|registers~1148_combout $end
$var wire 1 b* BancoRegistradores|registers~1149_combout $end
$var wire 1 c* ULA|Add0~85 $end
$var wire 1 d* ULA|Add0~87_combout $end
$var wire 1 e* MuxWriteRegister|Mux2~0_combout $end
$var wire 1 f* BancoRegistradores|registers~189_q $end
$var wire 1 g* BancoRegistradores|registers~1083_combout $end
$var wire 1 h* BancoRegistradores|registers~1084_combout $end
$var wire 1 i* MemoriaDados|ram_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 j* MuxWriteRegister|Mux3~0_combout $end
$var wire 1 k* BancoRegistradores|registers~188_q $end
$var wire 1 l* BancoRegistradores|registers~1081_combout $end
$var wire 1 m* BancoRegistradores|registers~1082_combout $end
$var wire 1 n* MemoriaDados|ram_rtl_0|auto_generated|ram_block1a27 $end
$var wire 1 o* MuxWriteRegister|Mux4~0_combout $end
$var wire 1 p* BancoRegistradores|registers~187_q $end
$var wire 1 q* BancoRegistradores|registers~1079_combout $end
$var wire 1 r* BancoRegistradores|registers~1080_combout $end
$var wire 1 s* MemoriaDados|ram_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 t* MuxWriteRegister|Mux5~0_combout $end
$var wire 1 u* BancoRegistradores|registers~186_q $end
$var wire 1 v* BancoRegistradores|registers~1077_combout $end
$var wire 1 w* BancoRegistradores|registers~1078_combout $end
$var wire 1 x* MemoriaDados|ram_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 y* MuxWriteRegister|Mux6~0_combout $end
$var wire 1 z* BancoRegistradores|registers~185_q $end
$var wire 1 {* BancoRegistradores|registers~1075_combout $end
$var wire 1 |* BancoRegistradores|registers~1076_combout $end
$var wire 1 }* MemoriaDados|ram_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 ~* MuxWriteRegister|Mux7~0_combout $end
$var wire 1 !+ BancoRegistradores|registers~152_q $end
$var wire 1 "+ BancoRegistradores|registers~1073_combout $end
$var wire 1 #+ BancoRegistradores|registers~1074_combout $end
$var wire 1 $+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 %+ ULA|Add0~69_combout $end
$var wire 1 &+ MuxWriteRegister|Mux8~0_combout $end
$var wire 1 '+ BancoRegistradores|registers~151_q $end
$var wire 1 (+ BancoRegistradores|registers~1071_combout $end
$var wire 1 )+ BancoRegistradores|registers~1072_combout $end
$var wire 1 *+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 ++ MuxWriteRegister|Mux9~0_combout $end
$var wire 1 ,+ BancoRegistradores|registers~150_q $end
$var wire 1 -+ BancoRegistradores|registers~1069_combout $end
$var wire 1 .+ BancoRegistradores|registers~1070_combout $end
$var wire 1 /+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 0+ MuxWriteRegister|Mux10~0_combout $end
$var wire 1 1+ BancoRegistradores|registers~21_q $end
$var wire 1 2+ BancoRegistradores|registers~1067_combout $end
$var wire 1 3+ BancoRegistradores|registers~1068_combout $end
$var wire 1 4+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 5+ MuxWriteRegister|Mux11~0_combout $end
$var wire 1 6+ MuxWriteRegister|Mux11~1_combout $end
$var wire 1 7+ BancoRegistradores|registers~180_q $end
$var wire 1 8+ BancoRegistradores|registers~1065_combout $end
$var wire 1 9+ BancoRegistradores|registers~1066_combout $end
$var wire 1 :+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 ;+ MuxWriteRegister|Mux12~0_combout $end
$var wire 1 <+ BancoRegistradores|registers~179feeder_combout $end
$var wire 1 =+ BancoRegistradores|registers~179_q $end
$var wire 1 >+ BancoRegistradores|registers~1063_combout $end
$var wire 1 ?+ BancoRegistradores|registers~1064_combout $end
$var wire 1 @+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 A+ MuxWriteRegister|Mux13~0_combout $end
$var wire 1 B+ BancoRegistradores|registers~146_q $end
$var wire 1 C+ BancoRegistradores|registers~1061_combout $end
$var wire 1 D+ BancoRegistradores|registers~1062_combout $end
$var wire 1 E+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 F+ MuxWriteRegister|Mux14~0_combout $end
$var wire 1 G+ BancoRegistradores|registers~49feeder_combout $end
$var wire 1 H+ BancoRegistradores|registers~49_q $end
$var wire 1 I+ BancoRegistradores|registers~1059_combout $end
$var wire 1 J+ BancoRegistradores|registers~1060_combout $end
$var wire 1 K+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 L+ MuxWriteRegister|Mux15~0_combout $end
$var wire 1 M+ BancoRegistradores|registers~16_q $end
$var wire 1 N+ BancoRegistradores|registers~1057_combout $end
$var wire 1 O+ BancoRegistradores|registers~1058_combout $end
$var wire 1 P+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 Q+ MuxWriteRegister|Mux16~0_combout $end
$var wire 1 R+ BancoRegistradores|registers~175_q $end
$var wire 1 S+ BancoRegistradores|registers~1055_combout $end
$var wire 1 T+ BancoRegistradores|registers~1056_combout $end
$var wire 1 U+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portadataout $end
$var wire 1 V+ MuxWriteRegister|Mux17~0_combout $end
$var wire 1 W+ BancoRegistradores|registers~142_q $end
$var wire 1 X+ BancoRegistradores|registers~1053_combout $end
$var wire 1 Y+ BancoRegistradores|registers~1054_combout $end
$var wire 1 Z+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 [+ MuxEntradaULA|Z[30]~32_combout $end
$var wire 1 \+ ULA|Add0~88 $end
$var wire 1 ]+ ULA|Add0~90_combout $end
$var wire 1 ^+ MuxWriteRegister|Mux1~0_combout $end
$var wire 1 _+ BancoRegistradores|registers~62_q $end
$var wire 1 `+ BancoRegistradores|registers~1150_combout $end
$var wire 1 a+ BancoRegistradores|registers~1151_combout $end
$var wire 1 b+ ULA|Add0~91 $end
$var wire 1 c+ ULA|Add0~93_combout $end
$var wire 1 d+ MemoriaDados|ram_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 e+ MuxWriteRegister|Mux0~0_combout $end
$var wire 1 f+ BancoRegistradores|registers~63_q $end
$var wire 1 g+ BancoRegistradores|registers~1152_combout $end
$var wire 1 h+ BancoRegistradores|registers~1153_combout $end
$var wire 1 i+ BCDConverter|Add0~1 $end
$var wire 1 j+ BCDConverter|Add0~3 $end
$var wire 1 k+ BCDConverter|Add0~5 $end
$var wire 1 l+ BCDConverter|Add0~7 $end
$var wire 1 m+ BCDConverter|Add0~9 $end
$var wire 1 n+ BCDConverter|Add0~11 $end
$var wire 1 o+ BCDConverter|Add0~13 $end
$var wire 1 p+ BCDConverter|Add0~15 $end
$var wire 1 q+ BCDConverter|Add0~17 $end
$var wire 1 r+ BCDConverter|Add0~19 $end
$var wire 1 s+ BCDConverter|Add0~21 $end
$var wire 1 t+ BCDConverter|Add0~23 $end
$var wire 1 u+ BCDConverter|Add0~25 $end
$var wire 1 v+ BCDConverter|Add0~27 $end
$var wire 1 w+ BCDConverter|Add0~29 $end
$var wire 1 x+ BCDConverter|Add0~31 $end
$var wire 1 y+ BCDConverter|Add0~32_combout $end
$var wire 1 z+ BCDConverter|abs_value[16]~14_combout $end
$var wire 1 {+ BCDConverter|Add0~33 $end
$var wire 1 |+ BCDConverter|Add0~35 $end
$var wire 1 }+ BCDConverter|Add0~37 $end
$var wire 1 ~+ BCDConverter|Add0~39 $end
$var wire 1 !, BCDConverter|Add0~41 $end
$var wire 1 ", BCDConverter|Add0~42_combout $end
$var wire 1 #, BCDConverter|abs_value[21]~9_combout $end
$var wire 1 $, BCDConverter|Add0~43 $end
$var wire 1 %, BCDConverter|Add0~45 $end
$var wire 1 &, BCDConverter|Add0~46_combout $end
$var wire 1 ', BCDConverter|abs_value[23]~7_combout $end
$var wire 1 (, BCDConverter|Add0~47 $end
$var wire 1 ), BCDConverter|Add0~49 $end
$var wire 1 *, BCDConverter|Add0~51 $end
$var wire 1 +, BCDConverter|Add0~53 $end
$var wire 1 ,, BCDConverter|Add0~55 $end
$var wire 1 -, BCDConverter|Add0~57 $end
$var wire 1 ., BCDConverter|Add0~58_combout $end
$var wire 1 /, BCDConverter|abs_value[29]~0_combout $end
$var wire 1 0, BCDConverter|Add0~59 $end
$var wire 1 1, BCDConverter|Add0~60_combout $end
$var wire 1 2, BCDConverter|abs_value[30]~1_combout $end
$var wire 1 3, BCDConverter|Add0~61 $end
$var wire 1 4, BCDConverter|Add0~62_combout $end
$var wire 1 5, BCDConverter|unidade~1_combout $end
$var wire 1 6, BCDConverter|unidade~0_combout $end
$var wire 1 7, BCDConverter|unidade~2_combout $end
$var wire 1 8, BCDConverter|Add0~56_combout $end
$var wire 1 9, BCDConverter|abs_value[28]~2_combout $end
$var wire 1 :, BCDConverter|unidade~4_combout $end
$var wire 1 ;, BCDConverter|unidade~3_combout $end
$var wire 1 <, BCDConverter|LessThan1~0_combout $end
$var wire 1 =, BCDConverter|unidade~5_combout $end
$var wire 1 >, BCDConverter|LessThan2~0_combout $end
$var wire 1 ?, BCDConverter|unidade~6_combout $end
$var wire 1 @, BCDConverter|Add0~54_combout $end
$var wire 1 A, BCDConverter|abs_value[27]~3_combout $end
$var wire 1 B, BCDConverter|unidade~8_combout $end
$var wire 1 C, BCDConverter|unidade~7_combout $end
$var wire 1 D, BCDConverter|unidade~9_combout $end
$var wire 1 E, BCDConverter|Add0~52_combout $end
$var wire 1 F, BCDConverter|abs_value[26]~4_combout $end
$var wire 1 G, BCDConverter|unidade~12_combout $end
$var wire 1 H, BCDConverter|unidade~10_combout $end
$var wire 1 I, BCDConverter|unidade~11_combout $end
$var wire 1 J, BCDConverter|Add0~50_combout $end
$var wire 1 K, BCDConverter|abs_value[25]~5_combout $end
$var wire 1 L, BCDConverter|unidade~15_combout $end
$var wire 1 M, BCDConverter|Add0~48_combout $end
$var wire 1 N, BCDConverter|abs_value[24]~6_combout $end
$var wire 1 O, BCDConverter|unidade~13_combout $end
$var wire 1 P, BCDConverter|unidade~14_combout $end
$var wire 1 Q, BCDConverter|unidade~17_combout $end
$var wire 1 R, BCDConverter|unidade~18_combout $end
$var wire 1 S, BCDConverter|unidade~16_combout $end
$var wire 1 T, BCDConverter|unidade~19_combout $end
$var wire 1 U, BCDConverter|unidade~21_combout $end
$var wire 1 V, BCDConverter|unidade~20_combout $end
$var wire 1 W, BCDConverter|Add0~44_combout $end
$var wire 1 X, BCDConverter|abs_value[22]~8_combout $end
$var wire 1 Y, BCDConverter|unidade~24_combout $end
$var wire 1 Z, BCDConverter|unidade~22_combout $end
$var wire 1 [, BCDConverter|unidade~23_combout $end
$var wire 1 \, BCDConverter|unidade~27_combout $end
$var wire 1 ], BCDConverter|unidade~25_combout $end
$var wire 1 ^, BCDConverter|Add0~40_combout $end
$var wire 1 _, BCDConverter|abs_value[20]~10_combout $end
$var wire 1 `, BCDConverter|unidade~26_combout $end
$var wire 1 a, BCDConverter|unidade~30_combout $end
$var wire 1 b, BCDConverter|unidade~28_combout $end
$var wire 1 c, BCDConverter|unidade~29_combout $end
$var wire 1 d, BCDConverter|Add0~38_combout $end
$var wire 1 e, BCDConverter|abs_value[19]~11_combout $end
$var wire 1 f, BCDConverter|unidade~32_combout $end
$var wire 1 g, BCDConverter|unidade~31_combout $end
$var wire 1 h, BCDConverter|unidade~33_combout $end
$var wire 1 i, BCDConverter|Add0~36_combout $end
$var wire 1 j, BCDConverter|abs_value[18]~12_combout $end
$var wire 1 k, BCDConverter|unidade~34_combout $end
$var wire 1 l, BCDConverter|Add0~34_combout $end
$var wire 1 m, BCDConverter|abs_value[17]~13_combout $end
$var wire 1 n, BCDConverter|unidade~36_combout $end
$var wire 1 o, BCDConverter|unidade~35_combout $end
$var wire 1 p, BCDConverter|unidade~37_combout $end
$var wire 1 q, BCDConverter|unidade~39_combout $end
$var wire 1 r, BCDConverter|unidade~38_combout $end
$var wire 1 s, BCDConverter|unidade~42_combout $end
$var wire 1 t, BCDConverter|Add0~30_combout $end
$var wire 1 u, BCDConverter|abs_value[15]~15_combout $end
$var wire 1 v, BCDConverter|unidade~40_combout $end
$var wire 1 w, BCDConverter|unidade~41_combout $end
$var wire 1 x, BCDConverter|unidade~45_combout $end
$var wire 1 y, BCDConverter|unidade~44_combout $end
$var wire 1 z, BCDConverter|unidade~43_combout $end
$var wire 1 {, BCDConverter|Add0~28_combout $end
$var wire 1 |, BCDConverter|abs_value[14]~16_combout $end
$var wire 1 }, BCDConverter|unidade~47_combout $end
$var wire 1 ~, BCDConverter|Add0~26_combout $end
$var wire 1 !- BCDConverter|abs_value[13]~17_combout $end
$var wire 1 "- BCDConverter|unidade~46_combout $end
$var wire 1 #- BCDConverter|unidade~48_combout $end
$var wire 1 $- BCDConverter|unidade~50_combout $end
$var wire 1 %- BCDConverter|unidade~49_combout $end
$var wire 1 &- BCDConverter|Add0~24_combout $end
$var wire 1 '- BCDConverter|abs_value[12]~18_combout $end
$var wire 1 (- BCDConverter|unidade~51_combout $end
$var wire 1 )- BCDConverter|unidade~54_combout $end
$var wire 1 *- BCDConverter|unidade~53_combout $end
$var wire 1 +- BCDConverter|Add0~22_combout $end
$var wire 1 ,- BCDConverter|abs_value[11]~19_combout $end
$var wire 1 -- BCDConverter|unidade~52_combout $end
$var wire 1 .- BCDConverter|unidade~56_combout $end
$var wire 1 /- BCDConverter|unidade~57_combout $end
$var wire 1 0- BCDConverter|unidade~55_combout $end
$var wire 1 1- BCDConverter|Add0~20_combout $end
$var wire 1 2- BCDConverter|abs_value[10]~20_combout $end
$var wire 1 3- BCDConverter|unidade~59_combout $end
$var wire 1 4- BCDConverter|unidade~58_combout $end
$var wire 1 5- BCDConverter|Add0~18_combout $end
$var wire 1 6- BCDConverter|abs_value[9]~21_combout $end
$var wire 1 7- BCDConverter|unidade~60_combout $end
$var wire 1 8- BCDConverter|unidade~104_combout $end
$var wire 1 9- BCDConverter|unidade~99_combout $end
$var wire 1 :- BCDConverter|unidade~95_combout $end
$var wire 1 ;- BCDConverter|unidade~91_combout $end
$var wire 1 <- BCDConverter|unidade~86_combout $end
$var wire 1 =- BCDConverter|unidade~85_combout $end
$var wire 1 >- BCDConverter|dezena~1_combout $end
$var wire 1 ?- BCDConverter|dezena~3_combout $end
$var wire 1 @- BCDConverter|dezena~4_combout $end
$var wire 1 A- BCDConverter|unidade~87_combout $end
$var wire 1 B- BCDConverter|dezena~2_combout $end
$var wire 1 C- BCDConverter|dezena~7_combout $end
$var wire 1 D- BCDConverter|dezena~6_combout $end
$var wire 1 E- BCDConverter|unidade~88_combout $end
$var wire 1 F- BCDConverter|dezena~5_combout $end
$var wire 1 G- BCDConverter|dezena~10_combout $end
$var wire 1 H- BCDConverter|dezena~9_combout $end
$var wire 1 I- BCDConverter|unidade~89_combout $end
$var wire 1 J- BCDConverter|dezena~8_combout $end
$var wire 1 K- BCDConverter|dezena~13_combout $end
$var wire 1 L- BCDConverter|dezena~12_combout $end
$var wire 1 M- BCDConverter|unidade~90_combout $end
$var wire 1 N- BCDConverter|dezena~11_combout $end
$var wire 1 O- BCDConverter|dezena~14_combout $end
$var wire 1 P- BCDConverter|dezena~15_combout $end
$var wire 1 Q- BCDConverter|dezena~16_combout $end
$var wire 1 R- BCDConverter|dezena~19_combout $end
$var wire 1 S- BCDConverter|dezena~17_combout $end
$var wire 1 T- BCDConverter|dezena~18_combout $end
$var wire 1 U- BCDConverter|unidade~92_combout $end
$var wire 1 V- BCDConverter|dezena~22_combout $end
$var wire 1 W- BCDConverter|dezena~20_combout $end
$var wire 1 X- BCDConverter|dezena~21_combout $end
$var wire 1 Y- BCDConverter|unidade~93_combout $end
$var wire 1 Z- BCDConverter|dezena~25_combout $end
$var wire 1 [- BCDConverter|dezena~24_combout $end
$var wire 1 \- BCDConverter|dezena~23_combout $end
$var wire 1 ]- BCDConverter|unidade~94_combout $end
$var wire 1 ^- BCDConverter|dezena~26_combout $end
$var wire 1 _- BCDConverter|dezena~27_combout $end
$var wire 1 `- BCDConverter|dezena~28_combout $end
$var wire 1 a- BCDConverter|dezena~31_combout $end
$var wire 1 b- BCDConverter|dezena~29_combout $end
$var wire 1 c- BCDConverter|dezena~30_combout $end
$var wire 1 d- BCDConverter|unidade~96_combout $end
$var wire 1 e- BCDConverter|dezena~33_combout $end
$var wire 1 f- BCDConverter|dezena~32_combout $end
$var wire 1 g- BCDConverter|dezena~34_combout $end
$var wire 1 h- BCDConverter|unidade~97_combout $end
$var wire 1 i- BCDConverter|dezena~36_combout $end
$var wire 1 j- BCDConverter|dezena~35_combout $end
$var wire 1 k- BCDConverter|dezena~37_combout $end
$var wire 1 l- BCDConverter|unidade~98_combout $end
$var wire 1 m- BCDConverter|dezena~39_combout $end
$var wire 1 n- BCDConverter|dezena~38_combout $end
$var wire 1 o- BCDConverter|dezena~40_combout $end
$var wire 1 p- BCDConverter|dezena~43_combout $end
$var wire 1 q- BCDConverter|dezena~42_combout $end
$var wire 1 r- BCDConverter|unidade~100_combout $end
$var wire 1 s- BCDConverter|dezena~41_combout $end
$var wire 1 t- BCDConverter|dezena~45_combout $end
$var wire 1 u- BCDConverter|dezena~46_combout $end
$var wire 1 v- BCDConverter|unidade~101_combout $end
$var wire 1 w- BCDConverter|dezena~44_combout $end
$var wire 1 x- BCDConverter|dezena~49_combout $end
$var wire 1 y- BCDConverter|dezena~48_combout $end
$var wire 1 z- BCDConverter|unidade~102_combout $end
$var wire 1 {- BCDConverter|dezena~47_combout $end
$var wire 1 |- BCDConverter|dezena~51_combout $end
$var wire 1 }- BCDConverter|dezena~52_combout $end
$var wire 1 ~- BCDConverter|unidade~103_combout $end
$var wire 1 !. BCDConverter|dezena~50_combout $end
$var wire 1 ". BCDConverter|dezena~54_combout $end
$var wire 1 #. BCDConverter|dezena~55_combout $end
$var wire 1 $. BCDConverter|dezena~53_combout $end
$var wire 1 %. BCDConverter|dezena~57_combout $end
$var wire 1 &. BCDConverter|dezena~58_combout $end
$var wire 1 '. BCDConverter|unidade~62_combout $end
$var wire 1 (. BCDConverter|unidade~63_combout $end
$var wire 1 ). BCDConverter|Add0~16_combout $end
$var wire 1 *. BCDConverter|abs_value[8]~22_combout $end
$var wire 1 +. BCDConverter|unidade~61_combout $end
$var wire 1 ,. BCDConverter|unidade~105_combout $end
$var wire 1 -. BCDConverter|dezena~56_combout $end
$var wire 1 .. BCDConverter|dezena~61_combout $end
$var wire 1 /. BCDConverter|dezena~59_combout $end
$var wire 1 0. BCDConverter|unidade~66_combout $end
$var wire 1 1. BCDConverter|unidade~64_combout $end
$var wire 1 2. BCDConverter|Add0~14_combout $end
$var wire 1 3. BCDConverter|abs_value[7]~23_combout $end
$var wire 1 4. BCDConverter|unidade~65_combout $end
$var wire 1 5. BCDConverter|unidade~106_combout $end
$var wire 1 6. BCDConverter|dezena~60_combout $end
$var wire 1 7. BCDConverter|dezena~63_combout $end
$var wire 1 8. BCDConverter|dezena~64_combout $end
$var wire 1 9. BCDConverter|unidade~68_combout $end
$var wire 1 :. BCDConverter|unidade~69_combout $end
$var wire 1 ;. BCDConverter|Add0~12_combout $end
$var wire 1 <. BCDConverter|abs_value[6]~24_combout $end
$var wire 1 =. BCDConverter|unidade~67_combout $end
$var wire 1 >. BCDConverter|unidade~107_combout $end
$var wire 1 ?. BCDConverter|dezena~62_combout $end
$var wire 1 @. BCDConverter|dezena~67_combout $end
$var wire 1 A. BCDConverter|dezena~66_combout $end
$var wire 1 B. BCDConverter|unidade~71_combout $end
$var wire 1 C. BCDConverter|unidade~72_combout $end
$var wire 1 D. BCDConverter|unidade~70_combout $end
$var wire 1 E. BCDConverter|Add0~10_combout $end
$var wire 1 F. BCDConverter|abs_value[5]~25_combout $end
$var wire 1 G. BCDConverter|unidade~108_combout $end
$var wire 1 H. BCDConverter|dezena~65_combout $end
$var wire 1 I. BCDConverter|dezena~69_combout $end
$var wire 1 J. BCDConverter|dezena~70_combout $end
$var wire 1 K. BCDConverter|unidade~73_combout $end
$var wire 1 L. BCDConverter|unidade~75_combout $end
$var wire 1 M. BCDConverter|Add0~8_combout $end
$var wire 1 N. BCDConverter|abs_value[4]~26_combout $end
$var wire 1 O. BCDConverter|unidade~74_combout $end
$var wire 1 P. BCDConverter|unidade~109_combout $end
$var wire 1 Q. BCDConverter|dezena~68_combout $end
$var wire 1 R. BCDConverter|dezena~71_combout $end
$var wire 1 S. BCDConverter|unidade~76_combout $end
$var wire 1 T. BCDConverter|unidade~78_combout $end
$var wire 1 U. BCDConverter|Add0~6_combout $end
$var wire 1 V. BCDConverter|abs_value[3]~27_combout $end
$var wire 1 W. BCDConverter|unidade~77_combout $end
$var wire 1 X. BCDConverter|unidade~110_combout $end
$var wire 1 Y. BCDConverter|dezena~72_combout $end
$var wire 1 Z. BCDConverter|dezena~73_combout $end
$var wire 1 [. BCDConverter|dezena~76_combout $end
$var wire 1 \. BCDConverter|dezena~75_combout $end
$var wire 1 ]. BCDConverter|dezena~74_combout $end
$var wire 1 ^. BCDConverter|unidade~81_combout $end
$var wire 1 _. BCDConverter|unidade~80_combout $end
$var wire 1 `. BCDConverter|Add0~4_combout $end
$var wire 1 a. BCDConverter|abs_value[2]~28_combout $end
$var wire 1 b. BCDConverter|unidade~79_combout $end
$var wire 1 c. BCDConverter|unidade~111_combout $end
$var wire 1 d. BCDConverter|dezena[3]~79_combout $end
$var wire 1 e. BCDConverter|dezena[2]~78_combout $end
$var wire 1 f. BCDConverter|Add0~2_combout $end
$var wire 1 g. BCDConverter|abs_value[1]~29_combout $end
$var wire 1 h. BCDConverter|unidade~82_combout $end
$var wire 1 i. BCDConverter|unidade~84_combout $end
$var wire 1 j. BCDConverter|unidade~83_combout $end
$var wire 1 k. BCDConverter|dezena[0]~0_combout $end
$var wire 1 l. BCDConverter|dezena[1]~77_combout $end
$var wire 1 m. dezena7seg|WideOr6~0_combout $end
$var wire 1 n. dezena7seg|WideOr5~0_combout $end
$var wire 1 o. dezena7seg|WideOr4~0_combout $end
$var wire 1 p. dezena7seg|WideOr3~0_combout $end
$var wire 1 q. dezena7seg|WideOr2~0_combout $end
$var wire 1 r. dezena7seg|WideOr1~0_combout $end
$var wire 1 s. dezena7seg|WideOr0~0_combout $end
$var wire 1 t. BCDConverter|unidade[3]~115_combout $end
$var wire 1 u. BCDConverter|unidade[2]~114_combout $end
$var wire 1 v. BCDConverter|Add0~0_combout $end
$var wire 1 w. BCDConverter|unidade[0]~112_combout $end
$var wire 1 x. BCDConverter|unidade[1]~113_combout $end
$var wire 1 y. unidade7seg|WideOr6~0_combout $end
$var wire 1 z. unidade7seg|WideOr5~0_combout $end
$var wire 1 {. unidade7seg|WideOr4~0_combout $end
$var wire 1 |. unidade7seg|WideOr3~0_combout $end
$var wire 1 }. unidade7seg|WideOr2~0_combout $end
$var wire 1 ~. unidade7seg|WideOr1~0_combout $end
$var wire 1 !/ unidade7seg|WideOr0~0_combout $end
$var wire 1 "/ BCDConverter|dezena~99_combout $end
$var wire 1 #/ BCDConverter|dezena~98_combout $end
$var wire 1 $/ BCDConverter|dezena~83_combout $end
$var wire 1 %/ BCDConverter|dezena~82_combout $end
$var wire 1 &/ BCDConverter|dezena~80_combout $end
$var wire 1 '/ BCDConverter|dezena~81_combout $end
$var wire 1 (/ BCDConverter|centena~2_combout $end
$var wire 1 )/ BCDConverter|centena~3_combout $end
$var wire 1 */ BCDConverter|dezena~84_combout $end
$var wire 1 +/ BCDConverter|centena~1_combout $end
$var wire 1 ,/ BCDConverter|centena~6_combout $end
$var wire 1 -/ BCDConverter|centena~4_combout $end
$var wire 1 ./ BCDConverter|dezena~85_combout $end
$var wire 1 // BCDConverter|centena~5_combout $end
$var wire 1 0/ BCDConverter|centena~7_combout $end
$var wire 1 1/ BCDConverter|centena~9_combout $end
$var wire 1 2/ BCDConverter|dezena~86_combout $end
$var wire 1 3/ BCDConverter|centena~8_combout $end
$var wire 1 4/ BCDConverter|centena~12_combout $end
$var wire 1 5/ BCDConverter|centena~11_combout $end
$var wire 1 6/ BCDConverter|dezena~87_combout $end
$var wire 1 7/ BCDConverter|centena~10_combout $end
$var wire 1 8/ BCDConverter|centena~13_combout $end
$var wire 1 9/ BCDConverter|centena~14_combout $end
$var wire 1 :/ BCDConverter|centena~15_combout $end
$var wire 1 ;/ BCDConverter|dezena~88_combout $end
$var wire 1 </ BCDConverter|centena~18_combout $end
$var wire 1 =/ BCDConverter|centena~17_combout $end
$var wire 1 >/ BCDConverter|dezena~89_combout $end
$var wire 1 ?/ BCDConverter|centena~16_combout $end
$var wire 1 @/ BCDConverter|centena~20_combout $end
$var wire 1 A/ BCDConverter|centena~21_combout $end
$var wire 1 B/ BCDConverter|dezena~90_combout $end
$var wire 1 C/ BCDConverter|centena~19_combout $end
$var wire 1 D/ BCDConverter|centena~24_combout $end
$var wire 1 E/ BCDConverter|centena~22_combout $end
$var wire 1 F/ BCDConverter|dezena~91_combout $end
$var wire 1 G/ BCDConverter|centena~23_combout $end
$var wire 1 H/ BCDConverter|centena~26_combout $end
$var wire 1 I/ BCDConverter|centena~27_combout $end
$var wire 1 J/ BCDConverter|dezena~92_combout $end
$var wire 1 K/ BCDConverter|centena~25_combout $end
$var wire 1 L/ BCDConverter|centena~28_combout $end
$var wire 1 M/ BCDConverter|centena~29_combout $end
$var wire 1 N/ BCDConverter|centena~30_combout $end
$var wire 1 O/ BCDConverter|dezena~93_combout $end
$var wire 1 P/ BCDConverter|centena~32_combout $end
$var wire 1 Q/ BCDConverter|centena~31_combout $end
$var wire 1 R/ BCDConverter|centena~33_combout $end
$var wire 1 S/ BCDConverter|dezena~94_combout $end
$var wire 1 T/ BCDConverter|centena~34_combout $end
$var wire 1 U/ BCDConverter|centena~35_combout $end
$var wire 1 V/ BCDConverter|centena~36_combout $end
$var wire 1 W/ BCDConverter|dezena~95_combout $end
$var wire 1 X/ BCDConverter|centena~37_combout $end
$var wire 1 Y/ BCDConverter|centena~38_combout $end
$var wire 1 Z/ BCDConverter|centena~39_combout $end
$var wire 1 [/ BCDConverter|dezena~96_combout $end
$var wire 1 \/ BCDConverter|centena~41_combout $end
$var wire 1 ]/ BCDConverter|centena~42_combout $end
$var wire 1 ^/ BCDConverter|dezena~97_combout $end
$var wire 1 _/ BCDConverter|centena~40_combout $end
$var wire 1 `/ BCDConverter|centena~45_combout $end
$var wire 1 a/ BCDConverter|centena~43_combout $end
$var wire 1 b/ BCDConverter|centena~44_combout $end
$var wire 1 c/ BCDConverter|centena~48_combout $end
$var wire 1 d/ BCDConverter|centena~47_combout $end
$var wire 1 e/ BCDConverter|centena~46_combout $end
$var wire 1 f/ BCDConverter|centena~50_combout $end
$var wire 1 g/ BCDConverter|centena~51_combout $end
$var wire 1 h/ BCDConverter|centena~49_combout $end
$var wire 1 i/ BCDConverter|dezena~100_combout $end
$var wire 1 j/ BCDConverter|centena~53_combout $end
$var wire 1 k/ BCDConverter|centena~52_combout $end
$var wire 1 l/ BCDConverter|dezena~101_combout $end
$var wire 1 m/ BCDConverter|centena~54_combout $end
$var wire 1 n/ BCDConverter|centena~55_combout $end
$var wire 1 o/ BCDConverter|centena~57_combout $end
$var wire 1 p/ BCDConverter|dezena~102_combout $end
$var wire 1 q/ BCDConverter|centena~56_combout $end
$var wire 1 r/ BCDConverter|centena~58_combout $end
$var wire 1 s/ BCDConverter|centena~60_combout $end
$var wire 1 t/ BCDConverter|dezena~103_combout $end
$var wire 1 u/ BCDConverter|centena~59_combout $end
$var wire 1 v/ BCDConverter|centena~62_combout $end
$var wire 1 w/ BCDConverter|centena~61_combout $end
$var wire 1 x/ BCDConverter|centena~63_combout $end
$var wire 1 y/ BCDConverter|dezena~104_combout $end
$var wire 1 z/ BCDConverter|centena[2]~65_combout $end
$var wire 1 {/ BCDConverter|centena[3]~66_combout $end
$var wire 1 |/ BCDConverter|centena[1]~64_combout $end
$var wire 1 }/ BCDConverter|centena[0]~0_combout $end
$var wire 1 ~/ centena7seg|WideOr6~0_combout $end
$var wire 1 !0 centena7seg|WideOr5~0_combout $end
$var wire 1 "0 centena7seg|WideOr4~0_combout $end
$var wire 1 #0 centena7seg|WideOr3~0_combout $end
$var wire 1 $0 centena7seg|WideOr2~0_combout $end
$var wire 1 %0 centena7seg|WideOr1~0_combout $end
$var wire 1 &0 centena7seg|WideOr0~0_combout $end
$var wire 1 '0 BCDConverter|centena~87_combout $end
$var wire 1 (0 BCDConverter|centena~84_combout $end
$var wire 1 )0 BCDConverter|centena~82_combout $end
$var wire 1 *0 BCDConverter|centena~80_combout $end
$var wire 1 +0 BCDConverter|centena~78_combout $end
$var wire 1 ,0 BCDConverter|LessThan10~0_combout $end
$var wire 1 -0 BCDConverter|centena~68_combout $end
$var wire 1 .0 BCDConverter|centena~67_combout $end
$var wire 1 /0 BCDConverter|und_milhar~4_combout $end
$var wire 1 00 BCDConverter|und_milhar~1_combout $end
$var wire 1 10 BCDConverter|und_milhar~3_combout $end
$var wire 1 20 BCDConverter|centena~69_combout $end
$var wire 1 30 BCDConverter|und_milhar~2_combout $end
$var wire 1 40 BCDConverter|und_milhar~5_combout $end
$var wire 1 50 BCDConverter|centena~70_combout $end
$var wire 1 60 BCDConverter|und_milhar~7_combout $end
$var wire 1 70 BCDConverter|und_milhar~6_combout $end
$var wire 1 80 BCDConverter|und_milhar~8_combout $end
$var wire 1 90 BCDConverter|und_milhar~9_combout $end
$var wire 1 :0 BCDConverter|und_milhar~10_combout $end
$var wire 1 ;0 BCDConverter|centena~71_combout $end
$var wire 1 <0 BCDConverter|und_milhar~12_combout $end
$var wire 1 =0 BCDConverter|und_milhar~13_combout $end
$var wire 1 >0 BCDConverter|centena~72_combout $end
$var wire 1 ?0 BCDConverter|und_milhar~11_combout $end
$var wire 1 @0 BCDConverter|und_milhar~14_combout $end
$var wire 1 A0 BCDConverter|und_milhar~16_combout $end
$var wire 1 B0 BCDConverter|und_milhar~15_combout $end
$var wire 1 C0 BCDConverter|centena~73_combout $end
$var wire 1 D0 BCDConverter|und_milhar~18_combout $end
$var wire 1 E0 BCDConverter|und_milhar~17_combout $end
$var wire 1 F0 BCDConverter|centena~74_combout $end
$var wire 1 G0 BCDConverter|und_milhar~19_combout $end
$var wire 1 H0 BCDConverter|und_milhar~22_combout $end
$var wire 1 I0 BCDConverter|und_milhar~21_combout $end
$var wire 1 J0 BCDConverter|centena~75_combout $end
$var wire 1 K0 BCDConverter|und_milhar~20_combout $end
$var wire 1 L0 BCDConverter|und_milhar~24_combout $end
$var wire 1 M0 BCDConverter|und_milhar~23_combout $end
$var wire 1 N0 BCDConverter|centena~76_combout $end
$var wire 1 O0 BCDConverter|und_milhar~25_combout $end
$var wire 1 P0 BCDConverter|und_milhar~26_combout $end
$var wire 1 Q0 BCDConverter|centena~77_combout $end
$var wire 1 R0 BCDConverter|und_milhar~27_combout $end
$var wire 1 S0 BCDConverter|und_milhar~28_combout $end
$var wire 1 T0 BCDConverter|und_milhar~31_combout $end
$var wire 1 U0 BCDConverter|und_milhar~30_combout $end
$var wire 1 V0 BCDConverter|und_milhar~29_combout $end
$var wire 1 W0 BCDConverter|und_milhar~32_combout $end
$var wire 1 X0 BCDConverter|und_milhar~34_combout $end
$var wire 1 Y0 BCDConverter|centena~79_combout $end
$var wire 1 Z0 BCDConverter|und_milhar~33_combout $end
$var wire 1 [0 BCDConverter|und_milhar~37_combout $end
$var wire 1 \0 BCDConverter|und_milhar~35_combout $end
$var wire 1 ]0 BCDConverter|und_milhar~36_combout $end
$var wire 1 ^0 BCDConverter|und_milhar~38_combout $end
$var wire 1 _0 BCDConverter|und_milhar~39_combout $end
$var wire 1 `0 BCDConverter|und_milhar~40_combout $end
$var wire 1 a0 BCDConverter|centena~81_combout $end
$var wire 1 b0 BCDConverter|und_milhar~43_combout $end
$var wire 1 c0 BCDConverter|und_milhar~42_combout $end
$var wire 1 d0 BCDConverter|und_milhar~41_combout $end
$var wire 1 e0 BCDConverter|und_milhar~45_combout $end
$var wire 1 f0 BCDConverter|und_milhar~44_combout $end
$var wire 1 g0 BCDConverter|und_milhar~46_combout $end
$var wire 1 h0 BCDConverter|centena~83_combout $end
$var wire 1 i0 BCDConverter|und_milhar~47_combout $end
$var wire 1 j0 BCDConverter|und_milhar~48_combout $end
$var wire 1 k0 BCDConverter|und_milhar~49_combout $end
$var wire 1 l0 BCDConverter|und_milhar~52_combout $end
$var wire 1 m0 BCDConverter|und_milhar~51_combout $end
$var wire 1 n0 BCDConverter|centena~85_combout $end
$var wire 1 o0 BCDConverter|und_milhar~50_combout $end
$var wire 1 p0 BCDConverter|und_milhar~53_combout $end
$var wire 1 q0 BCDConverter|und_milhar~55_combout $end
$var wire 1 r0 BCDConverter|und_milhar~54_combout $end
$var wire 1 s0 BCDConverter|centena~86_combout $end
$var wire 1 t0 BCDConverter|und_milhar~58_combout $end
$var wire 1 u0 BCDConverter|und_milhar~57_combout $end
$var wire 1 v0 BCDConverter|und_milhar~56_combout $end
$var wire 1 w0 BCDConverter|und_milhar[1]~59_combout $end
$var wire 1 x0 BCDConverter|und_milhar[0]~0_combout $end
$var wire 1 y0 BCDConverter|und_milhar[3]~61_combout $end
$var wire 1 z0 BCDConverter|und_milhar[2]~60_combout $end
$var wire 1 {0 und_milhar7seg|WideOr6~0_combout $end
$var wire 1 |0 und_milhar7seg|WideOr5~0_combout $end
$var wire 1 }0 und_milhar7seg|WideOr4~0_combout $end
$var wire 1 ~0 und_milhar7seg|WideOr3~0_combout $end
$var wire 1 !1 und_milhar7seg|WideOr2~0_combout $end
$var wire 1 "1 und_milhar7seg|WideOr1~0_combout $end
$var wire 1 #1 und_milhar7seg|WideOr0~0_combout $end
$var wire 1 $1 BCDConverter|und_milhar~79_combout $end
$var wire 1 %1 BCDConverter|und_milhar~77_combout $end
$var wire 1 &1 BCDConverter|und_milhar~68_combout $end
$var wire 1 '1 BCDConverter|und_milhar~63_combout $end
$var wire 1 (1 BCDConverter|und_milhar~65_combout $end
$var wire 1 )1 BCDConverter|und_milhar~64_combout $end
$var wire 1 *1 BCDConverter|und_milhar~62_combout $end
$var wire 1 +1 BCDConverter|dez_milhar~3_combout $end
$var wire 1 ,1 BCDConverter|dez_milhar~2_combout $end
$var wire 1 -1 BCDConverter|und_milhar~66_combout $end
$var wire 1 .1 BCDConverter|dez_milhar~1_combout $end
$var wire 1 /1 BCDConverter|dez_milhar~4_combout $end
$var wire 1 01 BCDConverter|dez_milhar~6_combout $end
$var wire 1 11 BCDConverter|und_milhar~67_combout $end
$var wire 1 21 BCDConverter|dez_milhar~5_combout $end
$var wire 1 31 BCDConverter|dez_milhar~8_combout $end
$var wire 1 41 BCDConverter|dez_milhar~9_combout $end
$var wire 1 51 BCDConverter|dez_milhar~7_combout $end
$var wire 1 61 BCDConverter|dez_milhar~12_combout $end
$var wire 1 71 BCDConverter|dez_milhar~11_combout $end
$var wire 1 81 BCDConverter|und_milhar~69_combout $end
$var wire 1 91 BCDConverter|dez_milhar~10_combout $end
$var wire 1 :1 BCDConverter|dez_milhar~13_combout $end
$var wire 1 ;1 BCDConverter|dez_milhar~14_combout $end
$var wire 1 <1 BCDConverter|und_milhar~70_combout $end
$var wire 1 =1 BCDConverter|dez_milhar~15_combout $end
$var wire 1 >1 BCDConverter|dez_milhar~16_combout $end
$var wire 1 ?1 BCDConverter|dez_milhar~17_combout $end
$var wire 1 @1 BCDConverter|und_milhar~71_combout $end
$var wire 1 A1 BCDConverter|dez_milhar~18_combout $end
$var wire 1 B1 BCDConverter|dez_milhar~19_combout $end
$var wire 1 C1 BCDConverter|dez_milhar~20_combout $end
$var wire 1 D1 BCDConverter|und_milhar~72_combout $end
$var wire 1 E1 BCDConverter|dez_milhar~21_combout $end
$var wire 1 F1 BCDConverter|dez_milhar~24_combout $end
$var wire 1 G1 BCDConverter|dez_milhar~23_combout $end
$var wire 1 H1 BCDConverter|und_milhar~73_combout $end
$var wire 1 I1 BCDConverter|dez_milhar~22_combout $end
$var wire 1 J1 BCDConverter|dez_milhar~27_combout $end
$var wire 1 K1 BCDConverter|dez_milhar~26_combout $end
$var wire 1 L1 BCDConverter|und_milhar~74_combout $end
$var wire 1 M1 BCDConverter|dez_milhar~25_combout $end
$var wire 1 N1 BCDConverter|dez_milhar~29_combout $end
$var wire 1 O1 BCDConverter|dez_milhar~28_combout $end
$var wire 1 P1 BCDConverter|und_milhar~75_combout $end
$var wire 1 Q1 BCDConverter|dez_milhar~30_combout $end
$var wire 1 R1 BCDConverter|dez_milhar~32_combout $end
$var wire 1 S1 BCDConverter|dez_milhar~33_combout $end
$var wire 1 T1 BCDConverter|und_milhar~76_combout $end
$var wire 1 U1 BCDConverter|dez_milhar~31_combout $end
$var wire 1 V1 BCDConverter|dez_milhar~35_combout $end
$var wire 1 W1 BCDConverter|dez_milhar~36_combout $end
$var wire 1 X1 BCDConverter|dez_milhar~34_combout $end
$var wire 1 Y1 BCDConverter|dez_milhar~38_combout $end
$var wire 1 Z1 BCDConverter|dez_milhar~39_combout $end
$var wire 1 [1 BCDConverter|dez_milhar~37_combout $end
$var wire 1 \1 BCDConverter|und_milhar~78_combout $end
$var wire 1 ]1 BCDConverter|dez_milhar~41_combout $end
$var wire 1 ^1 BCDConverter|dez_milhar~42_combout $end
$var wire 1 _1 BCDConverter|dez_milhar~40_combout $end
$var wire 1 `1 BCDConverter|dez_milhar~44_combout $end
$var wire 1 a1 BCDConverter|dez_milhar~45_combout $end
$var wire 1 b1 BCDConverter|und_milhar~80_combout $end
$var wire 1 c1 BCDConverter|dez_milhar~43_combout $end
$var wire 1 d1 BCDConverter|dez_milhar[3]~48_combout $end
$var wire 1 e1 BCDConverter|dez_milhar[1]~46_combout $end
$var wire 1 f1 BCDConverter|dez_milhar[2]~47_combout $end
$var wire 1 g1 BCDConverter|dez_milhar[0]~0_combout $end
$var wire 1 h1 dez_milhar7seg|WideOr6~0_combout $end
$var wire 1 i1 dez_milhar7seg|WideOr5~0_combout $end
$var wire 1 j1 dez_milhar7seg|WideOr4~0_combout $end
$var wire 1 k1 dez_milhar7seg|WideOr3~0_combout $end
$var wire 1 l1 dez_milhar7seg|WideOr2~0_combout $end
$var wire 1 m1 dez_milhar7seg|WideOr1~0_combout $end
$var wire 1 n1 dez_milhar7seg|WideOr0~0_combout $end
$var wire 1 o1 BCDConverter|dez_milhar~63_combout $end
$var wire 1 p1 BCDConverter|dez_milhar~59_combout $end
$var wire 1 q1 BCDConverter|dez_milhar~53_combout $end
$var wire 1 r1 BCDConverter|cent_milhar~1_combout $end
$var wire 1 s1 BCDConverter|dez_milhar~50_combout $end
$var wire 1 t1 BCDConverter|dez_milhar~49_combout $end
$var wire 1 u1 BCDConverter|cent_milhar~2_combout $end
$var wire 1 v1 BCDConverter|LessThan31~0_combout $end
$var wire 1 w1 BCDConverter|cent_milhar~4_combout $end
$var wire 1 x1 BCDConverter|cent_milhar~3_combout $end
$var wire 1 y1 BCDConverter|dez_milhar~51_combout $end
$var wire 1 z1 BCDConverter|cent_milhar~6_combout $end
$var wire 1 {1 BCDConverter|cent_milhar~5_combout $end
$var wire 1 |1 BCDConverter|cent_milhar~7_combout $end
$var wire 1 }1 BCDConverter|dez_milhar~52_combout $end
$var wire 1 ~1 BCDConverter|cent_milhar~10_combout $end
$var wire 1 !2 BCDConverter|cent_milhar~8_combout $end
$var wire 1 "2 BCDConverter|cent_milhar~9_combout $end
$var wire 1 #2 BCDConverter|cent_milhar~12_combout $end
$var wire 1 $2 BCDConverter|dez_milhar~54_combout $end
$var wire 1 %2 BCDConverter|cent_milhar~13_combout $end
$var wire 1 &2 BCDConverter|cent_milhar~11_combout $end
$var wire 1 '2 BCDConverter|cent_milhar~15_combout $end
$var wire 1 (2 BCDConverter|dez_milhar~55_combout $end
$var wire 1 )2 BCDConverter|cent_milhar~14_combout $end
$var wire 1 *2 BCDConverter|cent_milhar~16_combout $end
$var wire 1 +2 BCDConverter|cent_milhar~17_combout $end
$var wire 1 ,2 BCDConverter|cent_milhar~18_combout $end
$var wire 1 -2 BCDConverter|dez_milhar~56_combout $end
$var wire 1 .2 BCDConverter|cent_milhar~19_combout $end
$var wire 1 /2 BCDConverter|cent_milhar~21_combout $end
$var wire 1 02 BCDConverter|dez_milhar~57_combout $end
$var wire 1 12 BCDConverter|cent_milhar~22_combout $end
$var wire 1 22 BCDConverter|cent_milhar~20_combout $end
$var wire 1 32 BCDConverter|cent_milhar~23_combout $end
$var wire 1 42 BCDConverter|dez_milhar~58_combout $end
$var wire 1 52 BCDConverter|cent_milhar~25_combout $end
$var wire 1 62 BCDConverter|cent_milhar~24_combout $end
$var wire 1 72 BCDConverter|cent_milhar~27_combout $end
$var wire 1 82 BCDConverter|cent_milhar~28_combout $end
$var wire 1 92 BCDConverter|cent_milhar~26_combout $end
$var wire 1 :2 BCDConverter|cent_milhar~30_combout $end
$var wire 1 ;2 BCDConverter|cent_milhar~31_combout $end
$var wire 1 <2 BCDConverter|dez_milhar~60_combout $end
$var wire 1 =2 BCDConverter|cent_milhar~29_combout $end
$var wire 1 >2 BCDConverter|cent_milhar~34_combout $end
$var wire 1 ?2 BCDConverter|cent_milhar~33_combout $end
$var wire 1 @2 BCDConverter|dez_milhar~61_combout $end
$var wire 1 A2 BCDConverter|cent_milhar~32_combout $end
$var wire 1 B2 BCDConverter|cent_milhar~36_combout $end
$var wire 1 C2 BCDConverter|cent_milhar~37_combout $end
$var wire 1 D2 BCDConverter|dez_milhar~62_combout $end
$var wire 1 E2 BCDConverter|cent_milhar~35_combout $end
$var wire 1 F2 BCDConverter|cent_milhar~38_combout $end
$var wire 1 G2 BCDConverter|cent_milhar~40_combout $end
$var wire 1 H2 BCDConverter|cent_milhar~39_combout $end
$var wire 1 I2 BCDConverter|cent_milhar[3]~43_combout $end
$var wire 1 J2 BCDConverter|cent_milhar[1]~41_combout $end
$var wire 1 K2 BCDConverter|cent_milhar[2]~42_combout $end
$var wire 1 L2 BCDConverter|cent_milhar[0]~0_combout $end
$var wire 1 M2 cent_milhar7seg|WideOr6~0_combout $end
$var wire 1 N2 cent_milhar7seg|WideOr5~0_combout $end
$var wire 1 O2 cent_milhar7seg|WideOr4~0_combout $end
$var wire 1 P2 cent_milhar7seg|WideOr3~0_combout $end
$var wire 1 Q2 cent_milhar7seg|WideOr2~0_combout $end
$var wire 1 R2 cent_milhar7seg|WideOr1~0_combout $end
$var wire 1 S2 cent_milhar7seg|WideOr0~0_combout $end
$var wire 1 T2 BCDConverterPC|Add0~0_combout $end
$var wire 1 U2 ContadorPrograma|pc_out[7]~48 $end
$var wire 1 V2 ContadorPrograma|pc_out[8]~49_combout $end
$var wire 1 W2 ContadorPrograma|pc_out[8]~50 $end
$var wire 1 X2 ContadorPrograma|pc_out[9]~51_combout $end
$var wire 1 Y2 ContadorPrograma|pc_out[9]~52 $end
$var wire 1 Z2 ContadorPrograma|pc_out[10]~53_combout $end
$var wire 1 [2 ContadorPrograma|pc_out[10]~54 $end
$var wire 1 \2 ContadorPrograma|pc_out[11]~55_combout $end
$var wire 1 ]2 ContadorPrograma|pc_out[11]~56 $end
$var wire 1 ^2 ContadorPrograma|pc_out[12]~57_combout $end
$var wire 1 _2 ContadorPrograma|pc_out[12]~58 $end
$var wire 1 `2 ContadorPrograma|pc_out[13]~59_combout $end
$var wire 1 a2 ContadorPrograma|pc_out[13]~60 $end
$var wire 1 b2 ContadorPrograma|pc_out[14]~61_combout $end
$var wire 1 c2 ContadorPrograma|pc_out[14]~62 $end
$var wire 1 d2 ContadorPrograma|pc_out[15]~63_combout $end
$var wire 1 e2 ContadorPrograma|pc_out[15]~64 $end
$var wire 1 f2 ContadorPrograma|pc_out[16]~65_combout $end
$var wire 1 g2 ContadorPrograma|pc_out[16]~66 $end
$var wire 1 h2 ContadorPrograma|pc_out[17]~67_combout $end
$var wire 1 i2 ContadorPrograma|pc_out[17]~68 $end
$var wire 1 j2 ContadorPrograma|pc_out[18]~69_combout $end
$var wire 1 k2 ContadorPrograma|pc_out[18]~70 $end
$var wire 1 l2 ContadorPrograma|pc_out[19]~71_combout $end
$var wire 1 m2 ContadorPrograma|pc_out[19]~72 $end
$var wire 1 n2 ContadorPrograma|pc_out[20]~73_combout $end
$var wire 1 o2 ContadorPrograma|pc_out[20]~74 $end
$var wire 1 p2 ContadorPrograma|pc_out[21]~75_combout $end
$var wire 1 q2 ContadorPrograma|pc_out[21]~76 $end
$var wire 1 r2 ContadorPrograma|pc_out[22]~77_combout $end
$var wire 1 s2 ContadorPrograma|pc_out[22]~78 $end
$var wire 1 t2 ContadorPrograma|pc_out[23]~79_combout $end
$var wire 1 u2 ContadorPrograma|pc_out[23]~80 $end
$var wire 1 v2 ContadorPrograma|pc_out[24]~81_combout $end
$var wire 1 w2 ContadorPrograma|pc_out[24]~82 $end
$var wire 1 x2 ContadorPrograma|pc_out[25]~83_combout $end
$var wire 1 y2 ContadorPrograma|pc_out[25]~84 $end
$var wire 1 z2 ContadorPrograma|pc_out[26]~85_combout $end
$var wire 1 {2 ContadorPrograma|pc_out[26]~86 $end
$var wire 1 |2 ContadorPrograma|pc_out[27]~87_combout $end
$var wire 1 }2 ContadorPrograma|pc_out[27]~88 $end
$var wire 1 ~2 ContadorPrograma|pc_out[28]~89_combout $end
$var wire 1 !3 ContadorPrograma|pc_out[28]~90 $end
$var wire 1 "3 ContadorPrograma|pc_out[29]~91_combout $end
$var wire 1 #3 ContadorPrograma|pc_out[29]~92 $end
$var wire 1 $3 ContadorPrograma|pc_out[30]~93_combout $end
$var wire 1 %3 ContadorPrograma|pc_out[30]~94 $end
$var wire 1 &3 ContadorPrograma|pc_out[31]~95_combout $end
$var wire 1 '3 BCDConverterPC|unidade[0]~0_combout $end
$var wire 1 (3 BCDConverterPC|Add0~1 $end
$var wire 1 )3 BCDConverterPC|Add0~3 $end
$var wire 1 *3 BCDConverterPC|Add0~5 $end
$var wire 1 +3 BCDConverterPC|Add0~6_combout $end
$var wire 1 ,3 BCDConverterPC|abs_value[3]~28_combout $end
$var wire 1 -3 BCDConverterPC|Add0~7 $end
$var wire 1 .3 BCDConverterPC|Add0~9 $end
$var wire 1 /3 BCDConverterPC|Add0~11 $end
$var wire 1 03 BCDConverterPC|Add0~12_combout $end
$var wire 1 13 BCDConverterPC|abs_value[6]~25_combout $end
$var wire 1 23 BCDConverterPC|Add0~13 $end
$var wire 1 33 BCDConverterPC|Add0~14_combout $end
$var wire 1 43 BCDConverterPC|abs_value[7]~24_combout $end
$var wire 1 53 BCDConverterPC|Add0~15 $end
$var wire 1 63 BCDConverterPC|Add0~17 $end
$var wire 1 73 BCDConverterPC|Add0~19 $end
$var wire 1 83 BCDConverterPC|Add0~21 $end
$var wire 1 93 BCDConverterPC|Add0~23 $end
$var wire 1 :3 BCDConverterPC|Add0~24_combout $end
$var wire 1 ;3 BCDConverterPC|abs_value[12]~19_combout $end
$var wire 1 <3 BCDConverterPC|Add0~25 $end
$var wire 1 =3 BCDConverterPC|Add0~27 $end
$var wire 1 >3 BCDConverterPC|Add0~29 $end
$var wire 1 ?3 BCDConverterPC|Add0~30_combout $end
$var wire 1 @3 BCDConverterPC|abs_value[15]~16_combout $end
$var wire 1 A3 BCDConverterPC|Add0~31 $end
$var wire 1 B3 BCDConverterPC|Add0~33 $end
$var wire 1 C3 BCDConverterPC|Add0~35 $end
$var wire 1 D3 BCDConverterPC|Add0~37 $end
$var wire 1 E3 BCDConverterPC|Add0~39 $end
$var wire 1 F3 BCDConverterPC|Add0~41 $end
$var wire 1 G3 BCDConverterPC|Add0~43 $end
$var wire 1 H3 BCDConverterPC|Add0~45 $end
$var wire 1 I3 BCDConverterPC|Add0~47 $end
$var wire 1 J3 BCDConverterPC|Add0~49 $end
$var wire 1 K3 BCDConverterPC|Add0~51 $end
$var wire 1 L3 BCDConverterPC|Add0~53 $end
$var wire 1 M3 BCDConverterPC|Add0~55 $end
$var wire 1 N3 BCDConverterPC|Add0~57 $end
$var wire 1 O3 BCDConverterPC|Add0~59 $end
$var wire 1 P3 BCDConverterPC|Add0~60_combout $end
$var wire 1 Q3 BCDConverterPC|abs_value[30]~3_combout $end
$var wire 1 R3 BCDConverterPC|Add0~61 $end
$var wire 1 S3 BCDConverterPC|Add0~62_combout $end
$var wire 1 T3 BCDConverterPC|abs_value[31]~1_combout $end
$var wire 1 U3 BCDConverterPC|Add0~56_combout $end
$var wire 1 V3 BCDConverterPC|abs_value[28]~2_combout $end
$var wire 1 W3 BCDConverterPC|Add0~58_combout $end
$var wire 1 X3 BCDConverterPC|abs_value[29]~0_combout $end
$var wire 1 Y3 BCDConverterPC|unidade~2_combout $end
$var wire 1 Z3 BCDConverterPC|unidade~1_combout $end
$var wire 1 [3 BCDConverterPC|Add0~54_combout $end
$var wire 1 \3 BCDConverterPC|abs_value[27]~4_combout $end
$var wire 1 ]3 BCDConverterPC|unidade~3_combout $end
$var wire 1 ^3 BCDConverterPC|unidade~6_combout $end
$var wire 1 _3 BCDConverterPC|Add0~52_combout $end
$var wire 1 `3 BCDConverterPC|abs_value[26]~5_combout $end
$var wire 1 a3 BCDConverterPC|unidade~4_combout $end
$var wire 1 b3 BCDConverterPC|unidade~5_combout $end
$var wire 1 c3 BCDConverterPC|unidade~7_combout $end
$var wire 1 d3 BCDConverterPC|unidade~9_combout $end
$var wire 1 e3 BCDConverterPC|unidade~8_combout $end
$var wire 1 f3 BCDConverterPC|Add0~50_combout $end
$var wire 1 g3 BCDConverterPC|abs_value[25]~6_combout $end
$var wire 1 h3 BCDConverterPC|unidade~10_combout $end
$var wire 1 i3 BCDConverterPC|unidade~12_combout $end
$var wire 1 j3 BCDConverterPC|unidade~11_combout $end
$var wire 1 k3 BCDConverterPC|Add0~48_combout $end
$var wire 1 l3 BCDConverterPC|abs_value[24]~7_combout $end
$var wire 1 m3 BCDConverterPC|unidade~13_combout $end
$var wire 1 n3 BCDConverterPC|unidade~15_combout $end
$var wire 1 o3 BCDConverterPC|Add0~46_combout $end
$var wire 1 p3 BCDConverterPC|abs_value[23]~8_combout $end
$var wire 1 q3 BCDConverterPC|unidade~14_combout $end
$var wire 1 r3 BCDConverterPC|unidade~18_combout $end
$var wire 1 s3 BCDConverterPC|unidade~16_combout $end
$var wire 1 t3 BCDConverterPC|unidade~17_combout $end
$var wire 1 u3 BCDConverterPC|Add0~44_combout $end
$var wire 1 v3 BCDConverterPC|abs_value[22]~9_combout $end
$var wire 1 w3 BCDConverterPC|unidade~20_combout $end
$var wire 1 x3 BCDConverterPC|Add0~42_combout $end
$var wire 1 y3 BCDConverterPC|abs_value[21]~10_combout $end
$var wire 1 z3 BCDConverterPC|unidade~19_combout $end
$var wire 1 {3 BCDConverterPC|unidade~21_combout $end
$var wire 1 |3 BCDConverterPC|unidade~23_combout $end
$var wire 1 }3 BCDConverterPC|unidade~24_combout $end
$var wire 1 ~3 BCDConverterPC|Add0~40_combout $end
$var wire 1 !4 BCDConverterPC|abs_value[20]~11_combout $end
$var wire 1 "4 BCDConverterPC|unidade~22_combout $end
$var wire 1 #4 BCDConverterPC|unidade~27_combout $end
$var wire 1 $4 BCDConverterPC|unidade~26_combout $end
$var wire 1 %4 BCDConverterPC|unidade~25_combout $end
$var wire 1 &4 BCDConverterPC|Add0~38_combout $end
$var wire 1 '4 BCDConverterPC|abs_value[19]~12_combout $end
$var wire 1 (4 BCDConverterPC|unidade~29_combout $end
$var wire 1 )4 BCDConverterPC|unidade~30_combout $end
$var wire 1 *4 BCDConverterPC|Add0~36_combout $end
$var wire 1 +4 BCDConverterPC|abs_value[18]~13_combout $end
$var wire 1 ,4 BCDConverterPC|unidade~28_combout $end
$var wire 1 -4 BCDConverterPC|unidade~33_combout $end
$var wire 1 .4 BCDConverterPC|unidade~32_combout $end
$var wire 1 /4 BCDConverterPC|unidade~31_combout $end
$var wire 1 04 BCDConverterPC|Add0~34_combout $end
$var wire 1 14 BCDConverterPC|abs_value[17]~14_combout $end
$var wire 1 24 BCDConverterPC|unidade~34_combout $end
$var wire 1 34 BCDConverterPC|Add0~32_combout $end
$var wire 1 44 BCDConverterPC|abs_value[16]~15_combout $end
$var wire 1 54 BCDConverterPC|unidade~36_combout $end
$var wire 1 64 BCDConverterPC|unidade~35_combout $end
$var wire 1 74 BCDConverterPC|unidade~39_combout $end
$var wire 1 84 BCDConverterPC|unidade~38_combout $end
$var wire 1 94 BCDConverterPC|unidade~37_combout $end
$var wire 1 :4 BCDConverterPC|unidade~41_combout $end
$var wire 1 ;4 BCDConverterPC|Add0~28_combout $end
$var wire 1 <4 BCDConverterPC|abs_value[14]~17_combout $end
$var wire 1 =4 BCDConverterPC|unidade~42_combout $end
$var wire 1 >4 BCDConverterPC|unidade~40_combout $end
$var wire 1 ?4 BCDConverterPC|unidade~44_combout $end
$var wire 1 @4 BCDConverterPC|unidade~45_combout $end
$var wire 1 A4 BCDConverterPC|Add0~26_combout $end
$var wire 1 B4 BCDConverterPC|abs_value[13]~18_combout $end
$var wire 1 C4 BCDConverterPC|unidade~43_combout $end
$var wire 1 D4 BCDConverterPC|unidade~47_combout $end
$var wire 1 E4 BCDConverterPC|unidade~48_combout $end
$var wire 1 F4 BCDConverterPC|unidade~46_combout $end
$var wire 1 G4 BCDConverterPC|unidade~49_combout $end
$var wire 1 H4 BCDConverterPC|unidade~51_combout $end
$var wire 1 I4 BCDConverterPC|unidade~50_combout $end
$var wire 1 J4 BCDConverterPC|Add0~22_combout $end
$var wire 1 K4 BCDConverterPC|abs_value[11]~20_combout $end
$var wire 1 L4 BCDConverterPC|unidade~53_combout $end
$var wire 1 M4 BCDConverterPC|unidade~54_combout $end
$var wire 1 N4 BCDConverterPC|unidade~52_combout $end
$var wire 1 O4 BCDConverterPC|Add0~20_combout $end
$var wire 1 P4 BCDConverterPC|abs_value[10]~21_combout $end
$var wire 1 Q4 BCDConverterPC|unidade~56_combout $end
$var wire 1 R4 BCDConverterPC|unidade~57_combout $end
$var wire 1 S4 BCDConverterPC|unidade~55_combout $end
$var wire 1 T4 BCDConverterPC|Add0~18_combout $end
$var wire 1 U4 BCDConverterPC|abs_value[9]~22_combout $end
$var wire 1 V4 BCDConverterPC|unidade~58_combout $end
$var wire 1 W4 BCDConverterPC|unidade~59_combout $end
$var wire 1 X4 BCDConverterPC|unidade~60_combout $end
$var wire 1 Y4 BCDConverterPC|Add0~16_combout $end
$var wire 1 Z4 BCDConverterPC|abs_value[8]~23_combout $end
$var wire 1 [4 BCDConverterPC|unidade~62_combout $end
$var wire 1 \4 BCDConverterPC|unidade~63_combout $end
$var wire 1 ]4 BCDConverterPC|unidade~61_combout $end
$var wire 1 ^4 BCDConverterPC|unidade~65_combout $end
$var wire 1 _4 BCDConverterPC|unidade~66_combout $end
$var wire 1 `4 BCDConverterPC|unidade~64_combout $end
$var wire 1 a4 BCDConverterPC|unidade~68_combout $end
$var wire 1 b4 BCDConverterPC|Add0~10_combout $end
$var wire 1 c4 BCDConverterPC|abs_value[5]~26_combout $end
$var wire 1 d4 BCDConverterPC|unidade~67_combout $end
$var wire 1 e4 BCDConverterPC|unidade~69_combout $end
$var wire 1 f4 BCDConverterPC|unidade~71_combout $end
$var wire 1 g4 BCDConverterPC|Add0~8_combout $end
$var wire 1 h4 BCDConverterPC|abs_value[4]~27_combout $end
$var wire 1 i4 BCDConverterPC|unidade~72_combout $end
$var wire 1 j4 BCDConverterPC|unidade~70_combout $end
$var wire 1 k4 BCDConverterPC|unidade~75_combout $end
$var wire 1 l4 BCDConverterPC|unidade~74_combout $end
$var wire 1 m4 BCDConverterPC|unidade~73_combout $end
$var wire 1 n4 BCDConverterPC|unidade~77_combout $end
$var wire 1 o4 BCDConverterPC|unidade~78_combout $end
$var wire 1 p4 BCDConverterPC|unidade~76_combout $end
$var wire 1 q4 BCDConverterPC|Add0~4_combout $end
$var wire 1 r4 BCDConverterPC|abs_value[2]~29_combout $end
$var wire 1 s4 BCDConverterPC|unidade~80_combout $end
$var wire 1 t4 BCDConverterPC|unidade~79_combout $end
$var wire 1 u4 BCDConverterPC|unidade~81_combout $end
$var wire 1 v4 BCDConverterPC|Add0~2_combout $end
$var wire 1 w4 BCDConverterPC|abs_value[1]~30_combout $end
$var wire 1 x4 BCDConverterPC|unidade[2]~83_combout $end
$var wire 1 y4 BCDConverterPC|unidade[1]~82_combout $end
$var wire 1 z4 BCDConverterPC|unidade[3]~84_combout $end
$var wire 1 {4 unidade7segPC|WideOr6~0_combout $end
$var wire 1 |4 unidade7segPC|WideOr5~0_combout $end
$var wire 1 }4 unidade7segPC|WideOr4~0_combout $end
$var wire 1 ~4 unidade7segPC|WideOr3~0_combout $end
$var wire 1 !5 unidade7segPC|WideOr2~0_combout $end
$var wire 1 "5 unidade7segPC|WideOr1~0_combout $end
$var wire 1 #5 unidade7segPC|WideOr0~0_combout $end
$var wire 1 $5 BCDConverterPC|unidade~110_combout $end
$var wire 1 %5 BCDConverterPC|unidade~93_combout $end
$var wire 1 &5 BCDConverterPC|unidade~85_combout $end
$var wire 1 '5 BCDConverterPC|LessThan1~0_combout $end
$var wire 1 (5 BCDConverterPC|unidade~86_combout $end
$var wire 1 )5 BCDConverterPC|dezena~1_combout $end
$var wire 1 *5 BCDConverterPC|dezena~3_combout $end
$var wire 1 +5 BCDConverterPC|unidade~87_combout $end
$var wire 1 ,5 BCDConverterPC|dezena~2_combout $end
$var wire 1 -5 BCDConverterPC|dezena~6_combout $end
$var wire 1 .5 BCDConverterPC|dezena~5_combout $end
$var wire 1 /5 BCDConverterPC|unidade~88_combout $end
$var wire 1 05 BCDConverterPC|dezena~4_combout $end
$var wire 1 15 BCDConverterPC|dezena~8_combout $end
$var wire 1 25 BCDConverterPC|dezena~7_combout $end
$var wire 1 35 BCDConverterPC|unidade~89_combout $end
$var wire 1 45 BCDConverterPC|dezena~9_combout $end
$var wire 1 55 BCDConverterPC|dezena~12_combout $end
$var wire 1 65 BCDConverterPC|dezena~10_combout $end
$var wire 1 75 BCDConverterPC|unidade~90_combout $end
$var wire 1 85 BCDConverterPC|dezena~11_combout $end
$var wire 1 95 BCDConverterPC|dezena~14_combout $end
$var wire 1 :5 BCDConverterPC|unidade~91_combout $end
$var wire 1 ;5 BCDConverterPC|dezena~13_combout $end
$var wire 1 <5 BCDConverterPC|dezena~15_combout $end
$var wire 1 =5 BCDConverterPC|dezena~16_combout $end
$var wire 1 >5 BCDConverterPC|unidade~92_combout $end
$var wire 1 ?5 BCDConverterPC|dezena~17_combout $end
$var wire 1 @5 BCDConverterPC|dezena~18_combout $end
$var wire 1 A5 BCDConverterPC|dezena~21_combout $end
$var wire 1 B5 BCDConverterPC|dezena~20_combout $end
$var wire 1 C5 BCDConverterPC|dezena~19_combout $end
$var wire 1 D5 BCDConverterPC|dezena~24_combout $end
$var wire 1 E5 BCDConverterPC|dezena~23_combout $end
$var wire 1 F5 BCDConverterPC|unidade~94_combout $end
$var wire 1 G5 BCDConverterPC|dezena~22_combout $end
$var wire 1 H5 BCDConverterPC|dezena~26_combout $end
$var wire 1 I5 BCDConverterPC|unidade~95_combout $end
$var wire 1 J5 BCDConverterPC|dezena~27_combout $end
$var wire 1 K5 BCDConverterPC|dezena~25_combout $end
$var wire 1 L5 BCDConverterPC|dezena~28_combout $end
$var wire 1 M5 BCDConverterPC|dezena~30_combout $end
$var wire 1 N5 BCDConverterPC|dezena~29_combout $end
$var wire 1 O5 BCDConverterPC|unidade~96_combout $end
$var wire 1 P5 BCDConverterPC|dezena~32_combout $end
$var wire 1 Q5 BCDConverterPC|dezena~33_combout $end
$var wire 1 R5 BCDConverterPC|unidade~97_combout $end
$var wire 1 S5 BCDConverterPC|dezena~31_combout $end
$var wire 1 T5 BCDConverterPC|dezena~34_combout $end
$var wire 1 U5 BCDConverterPC|dezena~35_combout $end
$var wire 1 V5 BCDConverterPC|dezena~36_combout $end
$var wire 1 W5 BCDConverterPC|unidade~98_combout $end
$var wire 1 X5 BCDConverterPC|dezena~37_combout $end
$var wire 1 Y5 BCDConverterPC|dezena~39_combout $end
$var wire 1 Z5 BCDConverterPC|dezena~38_combout $end
$var wire 1 [5 BCDConverterPC|unidade~99_combout $end
$var wire 1 \5 BCDConverterPC|dezena~40_combout $end
$var wire 1 ]5 BCDConverterPC|dezena~41_combout $end
$var wire 1 ^5 BCDConverterPC|dezena~42_combout $end
$var wire 1 _5 BCDConverterPC|unidade~100_combout $end
$var wire 1 `5 BCDConverterPC|dezena~43_combout $end
$var wire 1 a5 BCDConverterPC|dezena~45_combout $end
$var wire 1 b5 BCDConverterPC|dezena~44_combout $end
$var wire 1 c5 BCDConverterPC|unidade~101_combout $end
$var wire 1 d5 BCDConverterPC|dezena~47_combout $end
$var wire 1 e5 BCDConverterPC|dezena~46_combout $end
$var wire 1 f5 BCDConverterPC|dezena~48_combout $end
$var wire 1 g5 BCDConverterPC|unidade~102_combout $end
$var wire 1 h5 BCDConverterPC|dezena~51_combout $end
$var wire 1 i5 BCDConverterPC|unidade~103_combout $end
$var wire 1 j5 BCDConverterPC|dezena~49_combout $end
$var wire 1 k5 BCDConverterPC|dezena~50_combout $end
$var wire 1 l5 BCDConverterPC|dezena~53_combout $end
$var wire 1 m5 BCDConverterPC|dezena~54_combout $end
$var wire 1 n5 BCDConverterPC|dezena~52_combout $end
$var wire 1 o5 BCDConverterPC|unidade~104_combout $end
$var wire 1 p5 BCDConverterPC|dezena~56_combout $end
$var wire 1 q5 BCDConverterPC|dezena~55_combout $end
$var wire 1 r5 BCDConverterPC|unidade~105_combout $end
$var wire 1 s5 BCDConverterPC|dezena~57_combout $end
$var wire 1 t5 BCDConverterPC|dezena~58_combout $end
$var wire 1 u5 BCDConverterPC|dezena~59_combout $end
$var wire 1 v5 BCDConverterPC|dezena~60_combout $end
$var wire 1 w5 BCDConverterPC|unidade~106_combout $end
$var wire 1 x5 BCDConverterPC|dezena~62_combout $end
$var wire 1 y5 BCDConverterPC|dezena~61_combout $end
$var wire 1 z5 BCDConverterPC|unidade~107_combout $end
$var wire 1 {5 BCDConverterPC|dezena~63_combout $end
$var wire 1 |5 BCDConverterPC|dezena~66_combout $end
$var wire 1 }5 BCDConverterPC|dezena~65_combout $end
$var wire 1 ~5 BCDConverterPC|unidade~108_combout $end
$var wire 1 !6 BCDConverterPC|dezena~64_combout $end
$var wire 1 "6 BCDConverterPC|dezena~68_combout $end
$var wire 1 #6 BCDConverterPC|unidade~109_combout $end
$var wire 1 $6 BCDConverterPC|dezena~69_combout $end
$var wire 1 %6 BCDConverterPC|dezena~67_combout $end
$var wire 1 &6 BCDConverterPC|dezena~70_combout $end
$var wire 1 '6 BCDConverterPC|dezena~71_combout $end
$var wire 1 (6 BCDConverterPC|dezena~72_combout $end
$var wire 1 )6 BCDConverterPC|dezena~74_combout $end
$var wire 1 *6 BCDConverterPC|dezena~73_combout $end
$var wire 1 +6 BCDConverterPC|dezena~75_combout $end
$var wire 1 ,6 BCDConverterPC|unidade~111_combout $end
$var wire 1 -6 BCDConverterPC|dezena[2]~77_combout $end
$var wire 1 .6 BCDConverterPC|dezena[1]~76_combout $end
$var wire 1 /6 BCDConverterPC|dezena[3]~78_combout $end
$var wire 1 06 BCDConverterPC|dezena[0]~0_combout $end
$var wire 1 16 dezena7segPC|WideOr6~0_combout $end
$var wire 1 26 dezena7segPC|WideOr5~0_combout $end
$var wire 1 36 dezena7segPC|WideOr4~0_combout $end
$var wire 1 46 dezena7segPC|WideOr3~0_combout $end
$var wire 1 56 dezena7segPC|WideOr2~0_combout $end
$var wire 1 66 dezena7segPC|WideOr1~0_combout $end
$var wire 1 76 dezena7segPC|WideOr0~0_combout $end
$var wire 1 86 ULA|Add0~50_combout $end
$var wire 1 96 ULA|Add0~53_combout $end
$var wire 1 :6 ULA|Add0~56_combout $end
$var wire 1 ;6 ULA|Add0~59_combout $end
$var wire 1 <6 ULA|Add0~62_combout $end
$var wire 1 =6 ULA|Add0~65_combout $end
$var wire 1 >6 ULA|Add0~68_combout $end
$var wire 1 ?6 ULA|Add0~71_combout $end
$var wire 1 @6 ULA|Add0~74_combout $end
$var wire 1 A6 ULA|Add0~77_combout $end
$var wire 1 B6 ULA|Add0~80_combout $end
$var wire 1 C6 ULA|Add0~83_combout $end
$var wire 1 D6 ULA|Add0~86_combout $end
$var wire 1 E6 ULA|Add0~89_combout $end
$var wire 1 F6 ULA|Add0~92_combout $end
$var wire 1 G6 ULA|Add0~95_combout $end
$var wire 1 H6 BancoRegistradores|write_addr [4] $end
$var wire 1 I6 BancoRegistradores|write_addr [3] $end
$var wire 1 J6 BancoRegistradores|write_addr [2] $end
$var wire 1 K6 BancoRegistradores|write_addr [1] $end
$var wire 1 L6 BancoRegistradores|write_addr [0] $end
$var wire 1 M6 EntradaSaida|mem_out [31] $end
$var wire 1 N6 EntradaSaida|mem_out [30] $end
$var wire 1 O6 EntradaSaida|mem_out [29] $end
$var wire 1 P6 EntradaSaida|mem_out [28] $end
$var wire 1 Q6 EntradaSaida|mem_out [27] $end
$var wire 1 R6 EntradaSaida|mem_out [26] $end
$var wire 1 S6 EntradaSaida|mem_out [25] $end
$var wire 1 T6 EntradaSaida|mem_out [24] $end
$var wire 1 U6 EntradaSaida|mem_out [23] $end
$var wire 1 V6 EntradaSaida|mem_out [22] $end
$var wire 1 W6 EntradaSaida|mem_out [21] $end
$var wire 1 X6 EntradaSaida|mem_out [20] $end
$var wire 1 Y6 EntradaSaida|mem_out [19] $end
$var wire 1 Z6 EntradaSaida|mem_out [18] $end
$var wire 1 [6 EntradaSaida|mem_out [17] $end
$var wire 1 \6 EntradaSaida|mem_out [16] $end
$var wire 1 ]6 EntradaSaida|mem_out [15] $end
$var wire 1 ^6 EntradaSaida|mem_out [14] $end
$var wire 1 _6 EntradaSaida|mem_out [13] $end
$var wire 1 `6 EntradaSaida|mem_out [12] $end
$var wire 1 a6 EntradaSaida|mem_out [11] $end
$var wire 1 b6 EntradaSaida|mem_out [10] $end
$var wire 1 c6 EntradaSaida|mem_out [9] $end
$var wire 1 d6 EntradaSaida|mem_out [8] $end
$var wire 1 e6 EntradaSaida|mem_out [7] $end
$var wire 1 f6 EntradaSaida|mem_out [6] $end
$var wire 1 g6 EntradaSaida|mem_out [5] $end
$var wire 1 h6 EntradaSaida|mem_out [4] $end
$var wire 1 i6 EntradaSaida|mem_out [3] $end
$var wire 1 j6 EntradaSaida|mem_out [2] $end
$var wire 1 k6 EntradaSaida|mem_out [1] $end
$var wire 1 l6 EntradaSaida|mem_out [0] $end
$var wire 1 m6 ContadorPrograma|pc_out [31] $end
$var wire 1 n6 ContadorPrograma|pc_out [30] $end
$var wire 1 o6 ContadorPrograma|pc_out [29] $end
$var wire 1 p6 ContadorPrograma|pc_out [28] $end
$var wire 1 q6 ContadorPrograma|pc_out [27] $end
$var wire 1 r6 ContadorPrograma|pc_out [26] $end
$var wire 1 s6 ContadorPrograma|pc_out [25] $end
$var wire 1 t6 ContadorPrograma|pc_out [24] $end
$var wire 1 u6 ContadorPrograma|pc_out [23] $end
$var wire 1 v6 ContadorPrograma|pc_out [22] $end
$var wire 1 w6 ContadorPrograma|pc_out [21] $end
$var wire 1 x6 ContadorPrograma|pc_out [20] $end
$var wire 1 y6 ContadorPrograma|pc_out [19] $end
$var wire 1 z6 ContadorPrograma|pc_out [18] $end
$var wire 1 {6 ContadorPrograma|pc_out [17] $end
$var wire 1 |6 ContadorPrograma|pc_out [16] $end
$var wire 1 }6 ContadorPrograma|pc_out [15] $end
$var wire 1 ~6 ContadorPrograma|pc_out [14] $end
$var wire 1 !7 ContadorPrograma|pc_out [13] $end
$var wire 1 "7 ContadorPrograma|pc_out [12] $end
$var wire 1 #7 ContadorPrograma|pc_out [11] $end
$var wire 1 $7 ContadorPrograma|pc_out [10] $end
$var wire 1 %7 ContadorPrograma|pc_out [9] $end
$var wire 1 &7 ContadorPrograma|pc_out [8] $end
$var wire 1 '7 ContadorPrograma|pc_out [7] $end
$var wire 1 (7 ContadorPrograma|pc_out [6] $end
$var wire 1 )7 ContadorPrograma|pc_out [5] $end
$var wire 1 *7 ContadorPrograma|pc_out [4] $end
$var wire 1 +7 ContadorPrograma|pc_out [3] $end
$var wire 1 ,7 ContadorPrograma|pc_out [2] $end
$var wire 1 -7 ContadorPrograma|pc_out [1] $end
$var wire 1 .7 ContadorPrograma|pc_out [0] $end
$var wire 1 /7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 07 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 17 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 27 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 37 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 47 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 57 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 67 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 77 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 87 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 97 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 :7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 ;7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 <7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 =7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 >7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ?7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 @7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 A7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [17] $end
$var wire 1 B7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [16] $end
$var wire 1 C7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [15] $end
$var wire 1 D7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [14] $end
$var wire 1 E7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [13] $end
$var wire 1 F7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [12] $end
$var wire 1 G7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [11] $end
$var wire 1 H7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [10] $end
$var wire 1 I7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [9] $end
$var wire 1 J7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [8] $end
$var wire 1 K7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [7] $end
$var wire 1 L7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [6] $end
$var wire 1 M7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [5] $end
$var wire 1 N7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [4] $end
$var wire 1 O7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [3] $end
$var wire 1 P7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [2] $end
$var wire 1 Q7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [1] $end
$var wire 1 R7 MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
0D
0C
0B
0A
1@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0d
0c
0b
0a
1`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0f!
0e!
0d!
0c!
1b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
1/"
0."
0-"
0,"
0+"
0*"
0)"
16"
05"
04"
03"
02"
01"
00"
1="
0<"
0;"
0:"
09"
08"
07"
1D"
0C"
0B"
0A"
0@"
0?"
0>"
1K"
0J"
0I"
0H"
0G"
0F"
0E"
0L"
0M"
0N"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
1u"
0t"
0s"
0r"
0q"
0p"
0o"
1|"
0{"
0z"
0y"
0x"
0w"
0v"
1%#
0$#
0##
0"#
0!#
0~"
0}"
0&#
1'#
x(#
1)#
1*#
1+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
0[#
0\#
0]#
0^#
0_#
0`#
1a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
1v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
1%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
1E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
1'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
1E&
0F&
0G&
0H&
0I&
0J&
1K&
0L&
0M&
1N&
0O&
0P&
0Q&
1R&
0S&
0T&
0U&
1V&
0W&
0X&
0Y&
1Z&
1[&
1\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
1d&
0e&
0f&
1g&
0h&
0i&
0j&
0k&
1l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
1%'
0&'
0''
0('
0)'
0*'
1+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
1X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
1b'
0c'
1d'
0e'
1f'
0g'
1h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
1z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
1-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
1@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
1L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
1d(
0e(
0f(
0g(
1h(
1i(
1j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
1:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
1M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
1^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
1o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
1#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
13*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
1C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
1T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
15+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
1\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
1j+
0k+
1l+
0m+
1n+
0o+
1p+
0q+
1r+
0s+
1t+
0u+
1v+
0w+
1x+
1y+
0z+
0{+
1|+
0}+
1~+
0!,
1",
0#,
1$,
0%,
1&,
0',
1(,
0),
1*,
0+,
1,,
0-,
1.,
0/,
10,
11,
02,
03,
04,
05,
16,
07,
18,
09,
0:,
0;,
0<,
0=,
0>,
0?,
1@,
0A,
0B,
0C,
0D,
1E,
0F,
0G,
0H,
0I,
1J,
0K,
0L,
1M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
1W,
0X,
0Y,
0Z,
0[,
0\,
0],
1^,
0_,
0`,
0a,
0b,
0c,
1d,
0e,
0f,
0g,
0h,
1i,
0j,
0k,
1l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
1t,
0u,
0v,
0w,
0x,
0y,
0z,
1{,
0|,
0},
1~,
0!-
0"-
0#-
0$-
0%-
1&-
0'-
0(-
0)-
0*-
1+-
0,-
0--
0.-
0/-
00-
11-
02-
03-
04-
15-
06-
07-
18-
19-
1:-
1;-
1<-
1=-
0>-
0?-
0@-
1A-
0B-
0C-
0D-
1E-
1F-
0G-
1H-
1I-
1J-
0K-
1L-
1M-
1N-
1O-
1P-
0Q-
0R-
1S-
1T-
1U-
0V-
1W-
1X-
1Y-
0Z-
1[-
1\-
1]-
1^-
1_-
0`-
0a-
1b-
1c-
1d-
1e-
1f-
0g-
1h-
1i-
1j-
0k-
1l-
1m-
1n-
0o-
0p-
1q-
1r-
1s-
1t-
0u-
1v-
1w-
0x-
1y-
1z-
1{-
1|-
0}-
1~-
1!.
1".
0#.
1$.
1%.
0&.
0'.
0(.
1).
0*.
0+.
1,.
1-.
0..
1/.
00.
01.
12.
03.
04.
15.
16.
17.
08.
09.
0:.
1;.
0<.
0=.
1>.
1?.
0@.
1A.
0B.
0C.
0D.
1E.
0F.
1G.
1H.
1I.
0J.
0K.
0L.
1M.
0N.
0O.
1P.
1Q.
1R.
0S.
0T.
1U.
0V.
0W.
1X.
1Y.
0Z.
0[.
1\.
1].
0^.
0_.
1`.
0a.
0b.
1c.
0d.
1e.
1f.
0g.
0h.
0i.
0j.
1k.
1l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
1v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
1"/
1#/
0$/
1%/
1&/
0'/
0(/
0)/
1*/
1+/
0,/
1-/
1./
1//
10/
01/
12/
13/
04/
15/
16/
17/
18/
19/
0:/
1;/
0</
1=/
1>/
1?/
1@/
0A/
1B/
1C/
0D/
1E/
1F/
1G/
1H/
0I/
1J/
1K/
1L/
1M/
0N/
1O/
1P/
1Q/
0R/
1S/
1T/
1U/
0V/
1W/
1X/
1Y/
0Z/
1[/
1\/
0]/
1^/
1_/
0`/
1a/
1b/
0c/
1d/
1e/
1f/
0g/
1h/
1i/
1j/
1k/
1l/
0m/
1n/
0o/
1p/
1q/
1r/
0s/
1t/
1u/
1v/
1w/
0x/
1y/
1z/
0{/
1|/
1}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
1'0
1(0
1)0
1*0
1+0
0,0
1-0
1.0
0/0
000
010
120
030
140
150
060
070
180
190
0:0
1;0
1<0
0=0
1>0
1?0
1@0
0A0
1B0
1C0
1D0
1E0
1F0
0G0
0H0
1I0
1J0
1K0
1L0
1M0
1N0
0O0
1P0
1Q0
1R0
0S0
0T0
1U0
1V0
1W0
0X0
1Y0
1Z0
0[0
1\0
1]0
1^0
1_0
0`0
1a0
0b0
1c0
1d0
1e0
1f0
0g0
1h0
1i0
1j0
0k0
0l0
1m0
1n0
1o0
1p0
0q0
1r0
1s0
0t0
1u0
1v0
1w0
1x0
0y0
1z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
1$1
1%1
1&1
0'1
0(1
1)1
1*1
0+1
0,1
1-1
1.1
1/1
001
111
121
131
041
151
061
171
181
191
1:1
1;1
1<1
0=1
1>1
1?1
1@1
0A1
1B1
1C1
1D1
0E1
0F1
1G1
1H1
1I1
0J1
1K1
1L1
1M1
1N1
1O1
1P1
0Q1
1R1
0S1
1T1
1U1
1V1
0W1
1X1
1Y1
0Z1
1[1
1\1
1]1
0^1
1_1
1`1
0a1
1b1
1c1
0d1
1e1
1f1
1g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
1o1
1p1
1q1
0r1
1s1
1t1
0u1
0v1
0w1
0x1
1y1
0z1
1{1
0|1
1}1
0~1
1!2
1"2
1#2
1$2
0%2
1&2
1'2
1(2
1)2
0*2
1+2
1,2
1-2
0.2
1/2
102
012
122
132
142
052
162
172
082
192
1:2
0;2
1<2
1=2
0>2
1?2
1@2
1A2
1B2
0C2
1D2
1E2
1F2
0G2
1H2
0I2
1J2
1K2
1L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
1T2
1U2
0V2
0W2
0X2
1Y2
0Z2
0[2
0\2
1]2
0^2
0_2
0`2
1a2
0b2
0c2
0d2
1e2
0f2
0g2
0h2
1i2
0j2
0k2
0l2
1m2
0n2
0o2
0p2
1q2
0r2
0s2
0t2
1u2
0v2
0w2
0x2
1y2
0z2
0{2
0|2
1}2
0~2
0!3
0"3
1#3
0$3
0%3
0&3
0'3
0(3
1)3
0*3
1+3
0,3
1-3
0.3
1/3
103
013
023
133
043
153
063
173
083
193
1:3
0;3
0<3
1=3
0>3
1?3
0@3
1A3
0B3
1C3
0D3
1E3
0F3
1G3
0H3
1I3
0J3
1K3
0L3
1M3
0N3
1O3
1P3
0Q3
0R3
0S3
1T3
1U3
0V3
1W3
0X3
0Y3
0Z3
1[3
0\3
0]3
0^3
1_3
0`3
0a3
0b3
0c3
0d3
0e3
1f3
0g3
0h3
0i3
0j3
1k3
0l3
0m3
0n3
1o3
0p3
0q3
0r3
0s3
0t3
1u3
0v3
0w3
1x3
0y3
0z3
0{3
0|3
0}3
1~3
0!4
0"4
0#4
0$4
0%4
1&4
0'4
0(4
0)4
1*4
0+4
0,4
0-4
0.4
0/4
104
014
024
134
044
054
064
074
084
094
0:4
1;4
0<4
0=4
0>4
0?4
0@4
1A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
1J4
0K4
0L4
0M4
0N4
1O4
0P4
0Q4
0R4
0S4
1T4
0U4
0V4
0W4
0X4
1Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
1b4
0c4
0d4
0e4
0f4
1g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
1q4
0r4
0s4
0t4
0u4
1v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
1$5
1%5
1&5
0'5
1(5
0)5
0*5
1+5
0,5
0-5
0.5
1/5
105
115
125
135
045
055
165
175
185
195
1:5
1;5
0<5
1=5
1>5
1?5
0@5
0A5
1B5
1C5
0D5
1E5
1F5
1G5
1H5
1I5
0J5
1K5
1L5
0M5
1N5
1O5
1P5
0Q5
1R5
1S5
1T5
1U5
0V5
1W5
1X5
0Y5
1Z5
1[5
1\5
1]5
0^5
1_5
1`5
0a5
1b5
1c5
1d5
1e5
0f5
1g5
0h5
1i5
1j5
1k5
1l5
0m5
1n5
1o5
1p5
1q5
1r5
0s5
1t5
1u5
0v5
1w5
1x5
1y5
1z5
0{5
0|5
1}5
1~5
1!6
1"6
1#6
0$6
1%6
1&6
1'6
0(6
1)6
1*6
0+6
1,6
1-6
1.6
0/6
106
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0L6
zK6
0J6
zI6
zH6
0l6
0k6
0j6
0i6
0h6
0g6
0f6
0e6
0d6
0c6
0b6
0a6
0`6
0_6
0^6
0]6
0\6
0[6
0Z6
0Y6
0X6
0W6
0V6
0U6
0T6
0S6
0R6
0Q6
0P6
0O6
0N6
0M6
0.7
0-7
0,7
0+7
0*7
0)7
0(7
0'7
0&7
0%7
0$7
0#7
0"7
0!7
0~6
0}6
0|6
0{6
0z6
0y6
0x6
0w6
0v6
0u6
0t6
0s6
0r6
0q6
0p6
0o6
0n6
0m6
0@7
0?7
0>7
0=7
0<7
0;7
0:7
097
087
077
067
057
047
037
027
017
007
0/7
0R7
0Q7
0P7
0O7
0N7
0M7
0L7
0K7
0J7
0I7
0H7
0G7
0F7
0E7
0D7
0C7
0B7
0A7
$end
#20000
1!
1C&
1D&
1m&
1J6
1p&
#40000
0!
0C&
0D&
1e(
1.7
1?$
1'3
1(3
0T2
1]&
1L&
1n"
1g(
0E&
1#$
0)3
0v4
1&'
0%'
1^&
1B!
1#5
1~4
1}4
1|4
1M&
1p#
1q#
1r#
1u#
1*3
0q4
0&'
1\'
1c&
1}"
1"#
1##
1$#
1''
1a%
0-3
0+3
05+
1)'
1&!
0''
1]'
1<6
0j(
1*'
1!%
0%%
15%
1e%
0a%
1.3
0g4
0)'
1e'
0i(
0&!
1"!
1P
0`
1d
16+
0*'
1j(
0d(
1&)
1A%
0E%
1%%
0!%
1U%
0/3
0b4
1a(
1R!
0d
1`
0b!
1f!
1i)
0&)
1d(
0X'
1E%
0A%
123
003
0f!
1b!
1X'
053
033
163
0Y4
073
0T4
183
0O4
093
0J4
1<3
0:3
0=3
0A4
1>3
0;4
0A3
0?3
1B3
034
0C3
004
1D3
0*4
0E3
0&4
1F3
0~3
0G3
0x3
1H3
0u3
0I3
0o3
1J3
0k3
0K3
0f3
1L3
0_3
0M3
0[3
1N3
0U3
0O3
0W3
1R3
0P3
1S3
#60000
1!
1C&
1D&
#80000
0!
0C&
0D&
1k)
0.7
1-7
1@$
0?$
1l)
0'3
0(3
1T2
0]&
0L&
1w4
1v4
0+'
0d&
0c&
1b&
0N&
0n"
1m"
19+
1E&
1`'
1^'
0l&
0M&
1&&
1$&
13$
0v4
1%'
0^&
1N&
1y4
1#)
1q(
12!
1C
1A
1n)
0#5
0~4
0}4
0|4
1M&
1h)
0`'
0^'
0<6
0j(
1b(
06+
0d(
1O&
0E%
0U%
1&%
0%%
05%
0&&
0$&
17&
0p#
0q#
0r#
0u#
1u%
0l)
0\'
1x&
1d&
1{4
1w)
0#)
0q(
1p
0}"
0"#
0##
0$#
10
0C
0A
0P
0`
1_
0R!
0b!
0O&
1!5
1|4
1$)
1r(
0i)
0X'
1$%
1"%
1p#
1s#
0o#
1x)
0%#
1!#
1$#
1c
1a
0n)
0]'
0h)
0h(
1`'
1^'
0$)
0r(
0$%
0"%
1&&
1$&
0'&
07&
0e%
0u%
0w)
0e'
1#)
1q(
0p
0"!
00
0@
1C
1A
0c
0a
1=6
16%
0x)
0a(
1O
1$)
1r(
1$%
1"%
1c
1a
0=6
0b(
0&%
06%
0O
0_
#100000
1!
1C&
1D&
0m&
0p&
#100001
1L7
1<7
1c(
14+
15+
1d(
1E%
1b!
16+
1X'
1U%
1R!
1i)
#120000
0!
0C&
0D&
1.7
1?$
1'3
1(3
0T2
1e&
1_&
1L&
1n"
0E&
1v4
1f&
1`&
0N&
0!5
1}4
0M&
1q#
0s#
1X+
1S+
1N+
1I+
1C+
1>+
18+
12+
1-+
1(+
1"+
1{*
1v*
1q*
1l*
1g*
1W*
17)
1f(
0L(
1G(
0@(
1:(
13(
1H'
17'
1u&
1j&
0x&
0!#
1##
1M(
1A(
1k&
1l&
1O&
1)$
1'$
1>!
1<!
09+
0g(
0M(
0A(
0)$
0'$
0#$
03$
02!
0B!
0>!
0<!
#140000
1!
1C&
1D&
1m&
1L6
1n&
#160000
0!
0C&
0D&
1Z'
17+
0.7
0-7
1,7
1A$
0@$
0?$
0'3
0(3
1T2
1h&
0e&
1]&
0L&
0w4
0v4
0d&
0b&
1N&
1r4
1q4
0f&
0Z&
1P&
0n"
0m"
1l"
1g(
19+
1E&
0`'
0^'
0k&
0g&
1M&
0O&
0&&
0$&
13$
1#$
1)3
1v4
1i&
1&'
1^&
0y4
0P&
1t4
0X+
0S+
0N+
0I+
0C+
0>+
08+
02+
0-+
0(+
0"+
0{*
0v*
0q*
0l*
0g*
0W*
07)
0f(
1L(
0G(
1@(
0:(
03(
0H'
07'
0u&
0j&
0[&
0#)
0q(
1B!
12!
0C
0A
1!5
0}4
0M&
1h)
1h(
06+
1|(
1l(
0d(
1O&
1T+
1J+
1?+
13+
1)+
1|*
1r*
1h*
18)
1H(
1;(
1v&
1k&
1Q&
1>$
1*$
1($
1,$
1<$
1:$
18$
16$
14$
12$
10$
1.$
0E%
1D%
1B%
0U%
1'&
17&
0q#
1s#
0q4
1g+
1`+
1a*
1Q*
1I*
1@*
19*
1.*
1'*
1|)
1u)
1l)
1d)
1Z)
1T)
1I)
1A)
10)
1!)
1w(
1o(
1_(
1X(
1Q(
1*(
1"(
1v'
1p'
1\'
1Q'
1}&
1b&
0{4
1x4
0L(
0@(
1p)
1i(
1!#
0##
10
1@
0R!
1e!
1c!
0b!
17!
15!
13!
11!
1/!
1-!
1+!
1)!
19!
1=!
1;!
1'!
0l&
1a&
0!5
0|4
0Q&
0T+
0J+
0?+
09+
03+
0)+
0|*
0r*
0h*
08)
0g(
0H(
0;(
0v&
0k&
0$)
0r(
0i)
1}(
1/'
1,'
1m(
1<'
19'
0X'
1C)
1O)
1`)
1q)
11*
15*
1E*
1\*
19)
1x'
1%(
1w&
1B&
1.&
1,&
10&
1@&
1>&
1<&
1:&
18&
16&
14&
12&
0$%
0"%
0>$
0*$
0($
0#$
0,$
0<$
0:$
08$
06$
04$
03$
02$
00$
0.$
0p#
0s#
1C#
1o#
1{4
1E)
1W)
1g)
1x)
1%+
1<*
1L*
1d*
13)
1C(
16(
1c+
1%#
1N"
0!#
0$#
07!
05!
03!
02!
01!
0/!
0-!
0+!
0)!
09!
0B!
0=!
0;!
0'!
0c
0a
15
13
11
1/
1-
1+
1)
1'
17
1;
19
1%
1n)
1]'
16+
0|(
0l(
1d(
1#5
1~4
1}4
1<6
1j(
1I&
0C)
0O)
0`)
0h)
0q)
01*
05*
0E*
0\*
09)
0h(
0x'
0%(
0w&
0B&
0.&
0,&
0'&
00&
0@&
0>&
0<&
0:&
08&
07&
06&
04&
02&
1%%
15%
1q#
1r#
1u#
1E%
0D%
0B%
1U%
1e%
1u%
0o#
0E)
0W)
0g)
0x)
0%+
0<*
0L*
0d*
03)
0C(
06(
0c+
0%#
1p
1"!
1R!
0e!
0c!
1b!
1}"
1"#
1##
1P
1`
05
03
01
00
0/
0-
0+
0)
0'
07
0@
0;
09
0%
1F)
196
1;6
1=6
1?6
1A6
1C6
1E6
14)
1D(
17(
1G6
1i)
0}(
0/'
0,'
0m(
0<'
09'
1X'
1@%
1,%
1*%
1.%
1>%
1<%
1:%
18%
16%
14%
12%
10%
1U
1S
1Q
1O
1M
1K
1I
1G
1W
1[
1Y
1E
0F)
096
0;6
0=6
0?6
0A6
0C6
0E6
04)
0D(
07(
0G6
0@%
0,%
0*%
0.%
0>%
0<%
0:%
08%
06%
04%
02%
00%
0U
0S
0Q
0O
0M
0K
0I
0G
0W
0[
0Y
0E
#180000
1!
1C&
1D&
0m&
0L6
0J6
1J&
1X6
1h6
1c$
1s$
0n&
0K&
1_,
1!,
0^,
1N.
1m+
0M.
1r!
1$"
1b,
0$,
0",
1S.
0n+
0E.
1h,
1%,
0W,
1^.
1o+
0;.
1o,
0(,
0&,
1j.
0p+
02.
0d-
1q,
1p,
1),
0M,
1x.
1u.
0k.
1q+
0).
0f-
0h-
1v,
0*,
0J,
1y.
0r+
05-
1~.
1s.
1p.
1o.
1n.
1F#
1G#
1H#
1K#
1Q#
0L#
0j-
0i-
1x,
1+,
0E,
1s+
01-
0|"
1w"
1>"
1A"
1B"
1C"
0J/
0n-
1},
0,,
0@,
0t+
0+-
0L/
0q-
0r-
1(-
1%-
1-,
08,
1u+
0&-
0P/
0S/
0v-
1--
00,
0.,
0v+
0~,
0+0
0{-
1/-
13,
01,
1w+
0{,
0W0
0|-
13-
14,
0x+
0t,
0]0
1#.
1+.
1(.
08-
1{+
0y+
1`0
0#/
1&.
11.
0,.
0|+
0l,
0P1
0d0
0c0
0e/
0"/
1..
1:.
1}+
0i,
0U1
0T1
0f0
0h/
0f/
0i/
0?.
07.
1B.
0~+
0d,
0X1
0V1
0j0
0(0
0j/
0l/
0H.
1L.
1K.
0G.
1^,
0@2
0[1
0\1
0n0
0Q.
0I.
1T.
0S.
0P.
0E2
0_1
0]1
0p0
0t/
0Y.
1_.
0^.
0H2
0o1
0c1
0u0
0w/
1[.
0j.
1i.
1h.
0c.
0f1
1y0
0z/
0}/
1d.
0u.
1h1
1{0
1~/
1m.
1n1
1k1
1j1
1%0
1"0
0s.
0p.
0n.
0~.
1}.
1z.
1M#
1P#
0Q#
0F#
0H#
0K#
1U#
1X#
1c#
1d#
1g#
0E#
0S#
0Z#
0a#
0="
0u"
06"
0D"
17"
1:"
1;"
11"
14"
0>"
0A"
0C"
0w"
1x"
1{"
#180001
0L7
0<7
0c(
04+
05+
0d(
0E%
0b!
06+
0X'
0U%
0R!
0i)
#200000
0!
0C&
0D&
#220000
1!
1C&
1D&
#240000
0!
0C&
0D&
#260000
1!
1C&
1D&
#280000
0!
0C&
0D&
#300000
1!
1C&
1D&
#320000
0!
0C&
0D&
#340000
1!
1C&
1D&
#360000
0!
0C&
0D&
#380000
1!
1C&
1D&
#400000
0!
0C&
0D&
#420000
1!
1C&
1D&
#440000
0!
0C&
0D&
#460000
1!
1C&
1D&
#480000
0!
0C&
0D&
#500000
1!
1C&
1D&
#520000
0!
0C&
0D&
#540000
1!
1C&
1D&
#560000
0!
0C&
0D&
#580000
1!
1C&
1D&
#600000
0!
0C&
0D&
#620000
1!
1C&
1D&
#640000
0!
0C&
0D&
#660000
1!
1C&
1D&
#680000
0!
0C&
0D&
#700000
1!
1C&
1D&
#720000
0!
0C&
0D&
#740000
1!
1C&
1D&
#760000
0!
0C&
0D&
#780000
1!
1C&
1D&
#800000
0!
0C&
0D&
#820000
1!
1C&
1D&
#840000
0!
0C&
0D&
#860000
1!
1C&
1D&
#880000
0!
0C&
0D&
#900000
1!
1C&
1D&
#920000
0!
0C&
0D&
#940000
1!
1C&
1D&
#960000
0!
0C&
0D&
#980000
1!
1C&
1D&
#1000000
