# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Progetto_2.srcs/sources_1/new/Support.vhd" \
"../../../../Progetto_2.srcs/sources_1/new/RegAdder.vhd" \
"../../../../Progetto_2.srcs/sim_1/new/Sim_cs.vhd" \

# Do not sort compile order
nosort
