{
  "module_name": "dwmac100.h",
  "hash_id": "d40cadb06d2d0c181af54cb8c2d47c4c91ff8afb835a32740ee122508388eaad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/dwmac100.h",
  "human_readable_source": " \n \n\n#ifndef __DWMAC100_H__\n#define __DWMAC100_H__\n\n#include <linux/phy.h>\n#include \"common.h\"\n\n \n \n#define MAC_CONTROL\t0x00000000\t \n#define MAC_ADDR_HIGH\t0x00000004\t \n#define MAC_ADDR_LOW\t0x00000008\t \n#define MAC_HASH_HIGH\t0x0000000c\t \n#define MAC_HASH_LOW\t0x00000010\t \n#define MAC_MII_ADDR\t0x00000014\t \n#define MAC_MII_DATA\t0x00000018\t \n#define MAC_FLOW_CTRL\t0x0000001c\t \n#define MAC_VLAN1\t0x00000020\t \n#define MAC_VLAN2\t0x00000024\t \n\n \n#define MAC_CONTROL_RA\t0x80000000\t \n#define MAC_CONTROL_BLE\t0x40000000\t \n#define MAC_CONTROL_HBD\t0x10000000\t \n#define MAC_CONTROL_PS\t0x08000000\t \n#define MAC_CONTROL_DRO\t0x00800000\t \n#define MAC_CONTROL_EXT_LOOPBACK 0x00400000\t \n#define MAC_CONTROL_OM\t0x00200000\t \n#define MAC_CONTROL_F\t0x00100000\t \n#define MAC_CONTROL_PM\t0x00080000\t \n#define MAC_CONTROL_PR\t0x00040000\t \n#define MAC_CONTROL_IF\t0x00020000\t \n#define MAC_CONTROL_PB\t0x00010000\t \n#define MAC_CONTROL_HO\t0x00008000\t \n#define MAC_CONTROL_HP\t0x00002000\t \n#define MAC_CONTROL_LCC\t0x00001000\t \n#define MAC_CONTROL_DBF\t0x00000800\t \n#define MAC_CONTROL_DRTY\t0x00000400\t \n#define MAC_CONTROL_ASTP\t0x00000100\t \n#define MAC_CONTROL_BOLMT_10\t0x00000000\t \n#define MAC_CONTROL_BOLMT_8\t0x00000040\t \n#define MAC_CONTROL_BOLMT_4\t0x00000080\t \n#define MAC_CONTROL_BOLMT_1\t0x000000c0\t \n#define MAC_CONTROL_DC\t\t0x00000020\t \n#define MAC_CONTROL_TE\t\t0x00000008\t \n#define MAC_CONTROL_RE\t\t0x00000004\t \n\n#define MAC_CORE_INIT (MAC_CONTROL_HBD)\n\n \n#define MAC_FLOW_CTRL_PT_MASK\t0xffff0000\t \n#define MAC_FLOW_CTRL_PT_SHIFT\t16\n#define MAC_FLOW_CTRL_PASS\t0x00000004\t \n#define MAC_FLOW_CTRL_ENABLE\t0x00000002\t \n#define MAC_FLOW_CTRL_PAUSE\t0x00000001\t \n\n \n#define MAC_MII_ADDR_WRITE\t0x00000002\t \n#define MAC_MII_ADDR_BUSY\t0x00000001\t \n\n \n\n \n#define DMA_BUS_MODE_DBO\t0x00100000\t \n#define DMA_BUS_MODE_BLE\t0x00000080\t \n#define DMA_BUS_MODE_PBL_MASK\t0x00003f00\t \n#define DMA_BUS_MODE_PBL_SHIFT\t8\n#define DMA_BUS_MODE_DSL_MASK\t0x0000007c\t \n#define DMA_BUS_MODE_DSL_SHIFT\t2\t \n#define DMA_BUS_MODE_BAR_BUS\t0x00000002\t \n#define DMA_BUS_MODE_DEFAULT\t0x00000000\n\n \n#define DMA_CONTROL_SF\t\t0x00200000\t \n\n \nenum ttc_control {\n\tDMA_CONTROL_TTC_DEFAULT = 0x00000000,\t \n\tDMA_CONTROL_TTC_64 = 0x00004000,\t \n\tDMA_CONTROL_TTC_128 = 0x00008000,\t \n\tDMA_CONTROL_TTC_256 = 0x0000c000,\t \n\tDMA_CONTROL_TTC_18 = 0x00400000,\t \n\tDMA_CONTROL_TTC_24 = 0x00404000,\t \n\tDMA_CONTROL_TTC_32 = 0x00408000,\t \n\tDMA_CONTROL_TTC_40 = 0x0040c000,\t \n\tDMA_CONTROL_SE = 0x00000008,\t \n\tDMA_CONTROL_OSF = 0x00000004,\t \n};\n\n \n#define DMA_MISSED_FRAME_OVE\t0x10000000\t \n#define DMA_MISSED_FRAME_OVE_CNTR 0x0ffe0000\t \n#define DMA_MISSED_FRAME_OVE_M\t0x00010000\t \n#define DMA_MISSED_FRAME_M_CNTR\t0x0000ffff\t \n\nextern const struct stmmac_dma_ops dwmac100_dma_ops;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}