ibrary ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity TestBenchnum1 is

end entity TestBenchnum1;


architecture testbench of TestBenchnum1 is

	signal A : unsigned (11 downto 0);
	signal B : unsigned(11 downto 0);
	signal S : unsigned(11 downto 0);

begin

	main : process
	begin
	A <= to_unsigned(1000, 12);
	B <= to_unsigned(50, 12);
	wait for 20 ns;
	A <= to_unsigned(1000, 12);
	B <= to_unsigned(500, 12);
	wait;


	end process;

DUT : entity work.num1

	port map (

		entreeA => A,
		entreeB => B,
		sortieq => S
	);

end architecture testbench;
