# RISC-V

Topic: Depiction of Instruction Fetch and Decoding phase of RISC V processor

<img width="646" alt="image" src="https://github.com/SindhuCP/RISC-V/assets/148478177/66abab6e-7644-4df0-8e5b-1bc928ad2712">

Figure 1. All five statges

<img width="268" alt="image" src="https://github.com/SindhuCP/RISC-V/assets/148478177/96531661-7479-4cd5-89ab-94a368923d99">

Figure 2. Different types of instruction format and the corresponding opcode and funct3/funct7

<img width="794" alt="image" src="https://github.com/SindhuCP/RISC-V/assets/148478177/74510425-7f96-4980-bfe1-35bafcc93a8c">

Figure 3. Some examples
