// Seed: 3993948699
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri0  id_3,
    output wor   id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    output wor   id_8
);
  always @(posedge 1 - 1'd0) begin
    release id_3;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4
);
  assign id_2 = 1'b0;
  module_0(
      id_3, id_3, id_2, id_1, id_2, id_3, id_0, id_4, id_1
  );
endmodule
