Source Block: oh/mio/hdl/mtx.v@51:61@HdlIdDef
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v
   wire			prog_full;		// From fifo of oh_fifo_cdc.v
   // End of automatics

   //########################################
   //# SYNCHRONIZATION FIFO
   //########################################

Diff Content:
- 56    wire			prog_full;		// From fifo of oh_fifo_cdc.v

Clone Blocks:
Clone Blocks 1:
oh/mio/hdl/mtx.v@43:53
  
   // End of automatics
   /*AUTOINPUT*/
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			empty;			// From fifo of oh_fifo_cdc.v
   wire			fifo_access;		// From fifo of oh_fifo_cdc.v
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v

Clone Blocks 2:
oh/mio/hdl/mtx.v@50:60
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v
   wire			prog_full;		// From fifo of oh_fifo_cdc.v
   // End of automatics

   //########################################
   //# SYNCHRONIZATION FIFO

