
*** Running vivado
    with args -log det_secuencia.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source det_secuencia.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep  3 16:37:18 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source det_secuencia.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.133 ; gain = 0.023 ; free physical = 2138 ; free virtual = 7640
Command: synth_design -top det_secuencia -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55943
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2111.816 ; gain = 412.715 ; free physical = 1036 ; free virtual = 6562
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'det_secuencia' [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/sources_1/new/det_secuencia.vhd:41]
WARNING: [Synth 8-614] signal 'entrada' is read in the process but is not in the sensitivity list [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/sources_1/new/det_secuencia.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'det_secuencia' (0#1) [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/sources_1/new/det_secuencia.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.785 ; gain = 488.684 ; free physical = 964 ; free virtual = 6493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.629 ; gain = 503.527 ; free physical = 953 ; free virtual = 6482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.629 ; gain = 503.527 ; free physical = 953 ; free virtual = 6482
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.629 ; gain = 0.000 ; free physical = 953 ; free virtual = 6482
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc]
WARNING: [Vivado 12-584] No ports matched 'hexa[0]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hexa[1]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hexa[2]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hexa[3]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable_entrada'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable_salida'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable_salida'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable_salida'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable_salida'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.srcs/constrs_1/imports/IB-ED-Lab3_Clase03/boolean.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.379 ; gain = 0.000 ; free physical = 904 ; free virtual = 6446
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.379 ; gain = 0.000 ; free physical = 903 ; free virtual = 6445
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2299.379 ; gain = 600.277 ; free physical = 892 ; free virtual = 6435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 893 ; free virtual = 6435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 896 ; free virtual = 6438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'det_secuencia'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 inicial |                               00 |                               00
                     uno |                               01 |                               01
                uno_cero |                               10 |                               10
            uno_cero_uno |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'det_secuencia'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 886 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 878 ; free virtual = 6426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 871 ; free virtual = 6426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 871 ; free virtual = 6426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 871 ; free virtual = 6426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 874 ; free virtual = 6427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 874 ; free virtual = 6427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 874 ; free virtual = 6427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 874 ; free virtual = 6427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 874 ; free virtual = 6427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 874 ; free virtual = 6427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |FDCE |     2|
|5     |IBUF |     3|
|6     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.383 ; gain = 608.281 ; free physical = 874 ; free virtual = 6427
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2307.383 ; gain = 511.531 ; free physical = 876 ; free virtual = 6429
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2307.391 ; gain = 608.281 ; free physical = 877 ; free virtual = 6430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2307.391 ; gain = 0.000 ; free physical = 873 ; free virtual = 6427
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2363.410 ; gain = 0.000 ; free physical = 1167 ; free virtual = 6720
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 95fa2c4f
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 18 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2363.410 ; gain = 958.277 ; free physical = 1167 ; free virtual = 6719
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1902.567; main = 1555.283; forked = 397.328
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3332.164; main = 2363.410; forked = 1024.781
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.422 ; gain = 0.000 ; free physical = 1165 ; free virtual = 6718
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Desktop/Labo_3/codigo/clase_FSM/ejercicio_fsm/ejercicio_fsm.runs/synth_1/det_secuencia.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file det_secuencia_utilization_synth.rpt -pb det_secuencia_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 16:37:54 2024...
