
UART_communication_ESP_v1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015c8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08001768  08001768  00002768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001824  08001824  00003054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001824  08001824  00002824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800182c  0800182c  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800182c  0800182c  0000282c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001830  08001830  00002830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001834  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ac  20000054  08001888  00003054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000600  08001888  00003600  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 12 .debug_info   000027ec  00000000  00000000  00003084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ae0  00000000  00000000  00005870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002b8  00000000  00000000  00006350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001eb  00000000  00000000  00006608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001b08  00000000  00000000  000067f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003e79  00000000  00000000  000082fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083037  00000000  00000000  0000c174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008f1ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000db4  00000000  00000000  0008f1f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0008ffa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000054 	.word	0x20000054
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001750 	.word	0x08001750

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000058 	.word	0x20000058
 80001dc:	08001750 	.word	0x08001750

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <DMA2_Stream0_IRQHandler>:

}

// ===== NEW IMPROVED: Added IRQ handler
void DMA2_Stream0_IRQHandler(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
    if (DMA2->LISR & LISR_TCIF0) {
 80002b4:	4b11      	ldr	r3, [pc, #68]	@ (80002fc <DMA2_Stream0_IRQHandler+0x4c>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f003 0320 	and.w	r3, r3, #32
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d008      	beq.n	80002d2 <DMA2_Stream0_IRQHandler+0x22>
        g_dma_mem2mem_cmplt = 1;
 80002c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000300 <DMA2_Stream0_IRQHandler+0x50>)
 80002c2:	2201      	movs	r2, #1
 80002c4:	701a      	strb	r2, [r3, #0]
        DMA2->LIFCR |= LIFCR_CTCIF0;
 80002c6:	4b0d      	ldr	r3, [pc, #52]	@ (80002fc <DMA2_Stream0_IRQHandler+0x4c>)
 80002c8:	689b      	ldr	r3, [r3, #8]
 80002ca:	4a0c      	ldr	r2, [pc, #48]	@ (80002fc <DMA2_Stream0_IRQHandler+0x4c>)
 80002cc:	f043 0320 	orr.w	r3, r3, #32
 80002d0:	6093      	str	r3, [r2, #8]
    }
    if (DMA2->LISR & LISR_TEIF0) {
 80002d2:	4b0a      	ldr	r3, [pc, #40]	@ (80002fc <DMA2_Stream0_IRQHandler+0x4c>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	f003 0308 	and.w	r3, r3, #8
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d008      	beq.n	80002f0 <DMA2_Stream0_IRQHandler+0x40>
        g_dma_mem2mem_error = 1;
 80002de:	4b09      	ldr	r3, [pc, #36]	@ (8000304 <DMA2_Stream0_IRQHandler+0x54>)
 80002e0:	2201      	movs	r2, #1
 80002e2:	701a      	strb	r2, [r3, #0]
        DMA2->LIFCR |= LIFCR_CTEIF0;
 80002e4:	4b05      	ldr	r3, [pc, #20]	@ (80002fc <DMA2_Stream0_IRQHandler+0x4c>)
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	4a04      	ldr	r2, [pc, #16]	@ (80002fc <DMA2_Stream0_IRQHandler+0x4c>)
 80002ea:	f043 0308 	orr.w	r3, r3, #8
 80002ee:	6093      	str	r3, [r2, #8]
    }
}
 80002f0:	bf00      	nop
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	40026400 	.word	0x40026400
 8000300:	20000070 	.word	0x20000070
 8000304:	20000071 	.word	0x20000071

08000308 <main>:

volatile uint8_t connected = 0;  // ===== NEW ADDED: Flag to track connection status
volatile uint8_t miss_count = 0;  // ===== NEW ADDED: Count missed PONG responses

int main(void)
{
 8000308:	b598      	push	{r3, r4, r7, lr}
 800030a:	af00      	add	r7, sp, #0
    debug_uart_init();  // ===== NEW ADDED: Initialize USART2 for debug output to Realterm
 800030c:	f000 fa06 	bl	800071c <debug_uart_init>
    uart1_rx_tx_init();  // ===== NEW ADDED: Changed to uart1 for ESP32 communication
 8000310:	f000 faa4 	bl	800085c <uart1_rx_tx_init>
    dma2_init();  // ===== NEW ADDED: Changed to dma2 for USART1 DMA
 8000314:	f000 fb22 	bl	800095c <dma2_init>
    dma2_stream2_uart_rx_config();  // ===== NEW ADDED: Changed to stream2 for RX
 8000318:	f000 fb3c 	bl	8000994 <dma2_stream2_uart_rx_config>

    debug_send("System Ready...\r\n");  // ===== NEW ADDED: Send initial message via debug UART
 800031c:	4839      	ldr	r0, [pc, #228]	@ (8000404 <main+0xfc>)
 800031e:	f000 fa4b 	bl	80007b8 <debug_send>

    while(1)
    {
        if(g_uart_error)
 8000322:	4b39      	ldr	r3, [pc, #228]	@ (8000408 <main+0x100>)
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	b2db      	uxtb	r3, r3
 8000328:	2b00      	cmp	r3, #0
 800032a:	d007      	beq.n	800033c <main+0x34>
        {
            // ===== FIXED: Simplified for basic test
            debug_send("UART ERROR: Hardware!\r\n");  // ===== NEW ADDED: Send error via debug UART
 800032c:	4837      	ldr	r0, [pc, #220]	@ (800040c <main+0x104>)
 800032e:	f000 fa43 	bl	80007b8 <debug_send>
            g_uart_error = 0;
 8000332:	4b35      	ldr	r3, [pc, #212]	@ (8000408 <main+0x100>)
 8000334:	2200      	movs	r2, #0
 8000336:	701a      	strb	r2, [r3, #0]
            // ===== NEW IMPROVED: Auto-recovery on error
            dma2_stream2_uart_rx_config();  // ===== NEW ADDED: Re-init RX DMA (changed to stream2)
 8000338:	f000 fb2c 	bl	8000994 <dma2_stream2_uart_rx_config>
        }

        if(g_rx_cmplt)
 800033c:	4b34      	ldr	r3, [pc, #208]	@ (8000410 <main+0x108>)
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	b2db      	uxtb	r3, r3
 8000342:	2b00      	cmp	r3, #0
 8000344:	d028      	beq.n	8000398 <main+0x90>
        {
            g_frame_data[g_rx_len] = '\0';
 8000346:	4b33      	ldr	r3, [pc, #204]	@ (8000414 <main+0x10c>)
 8000348:	881b      	ldrh	r3, [r3, #0]
 800034a:	b29b      	uxth	r3, r3
 800034c:	461a      	mov	r2, r3
 800034e:	4b32      	ldr	r3, [pc, #200]	@ (8000418 <main+0x110>)
 8000350:	2100      	movs	r1, #0
 8000352:	5499      	strb	r1, [r3, r2]

            // ===== FIXED: No CRC check for basic test

            if(strcmp(g_frame_data, "PONG") == 0)  // ===== NEW ADDED: Check for PONG response from ESP32
 8000354:	4931      	ldr	r1, [pc, #196]	@ (800041c <main+0x114>)
 8000356:	4830      	ldr	r0, [pc, #192]	@ (8000418 <main+0x110>)
 8000358:	f7ff ff42 	bl	80001e0 <strcmp>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d10e      	bne.n	8000380 <main+0x78>
            {
                miss_count = 0;
 8000362:	4b2f      	ldr	r3, [pc, #188]	@ (8000420 <main+0x118>)
 8000364:	2200      	movs	r2, #0
 8000366:	701a      	strb	r2, [r3, #0]
                if(!connected)
 8000368:	4b2e      	ldr	r3, [pc, #184]	@ (8000424 <main+0x11c>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	2b00      	cmp	r3, #0
 8000370:	d10f      	bne.n	8000392 <main+0x8a>
                {
                    connected = 1;
 8000372:	4b2c      	ldr	r3, [pc, #176]	@ (8000424 <main+0x11c>)
 8000374:	2201      	movs	r2, #1
 8000376:	701a      	strb	r2, [r3, #0]
                    debug_send("Connected to ESP32\r\n");  // ===== NEW ADDED: Display connected status
 8000378:	482b      	ldr	r0, [pc, #172]	@ (8000428 <main+0x120>)
 800037a:	f000 fa1d 	bl	80007b8 <debug_send>
 800037e:	e008      	b.n	8000392 <main+0x8a>
                }
            }
            else
            {
                debug_send("Received invalid: ");  // ===== NEW ADDED: Display invalid response
 8000380:	482a      	ldr	r0, [pc, #168]	@ (800042c <main+0x124>)
 8000382:	f000 fa19 	bl	80007b8 <debug_send>
                debug_send(g_frame_data);
 8000386:	4824      	ldr	r0, [pc, #144]	@ (8000418 <main+0x110>)
 8000388:	f000 fa16 	bl	80007b8 <debug_send>
                debug_send("\r\n");
 800038c:	4828      	ldr	r0, [pc, #160]	@ (8000430 <main+0x128>)
 800038e:	f000 fa13 	bl	80007b8 <debug_send>
            }

            g_rx_cmplt = 0;
 8000392:	4b1f      	ldr	r3, [pc, #124]	@ (8000410 <main+0x108>)
 8000394:	2200      	movs	r2, #0
 8000396:	701a      	strb	r2, [r3, #0]
        }

        if(g_timer_tick)  // ===== NEW ADDED: Handle periodic tick from TIM3
 8000398:	4b26      	ldr	r3, [pc, #152]	@ (8000434 <main+0x12c>)
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	b2db      	uxtb	r3, r3
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0bf      	beq.n	8000322 <main+0x1a>
        {
            g_timer_tick = 0;
 80003a2:	4b24      	ldr	r3, [pc, #144]	@ (8000434 <main+0x12c>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	701a      	strb	r2, [r3, #0]
            sprintf(msg_buff, "PING\r\n");
 80003a8:	4923      	ldr	r1, [pc, #140]	@ (8000438 <main+0x130>)
 80003aa:	4824      	ldr	r0, [pc, #144]	@ (800043c <main+0x134>)
 80003ac:	f000 fd38 	bl	8000e20 <siprintf>
            g_tx_cmplt = 0;
 80003b0:	4b23      	ldr	r3, [pc, #140]	@ (8000440 <main+0x138>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	701a      	strb	r2, [r3, #0]
            dma2_stream7_uart_tx_config((uint32_t)msg_buff, strlen(msg_buff));  // ===== NEW ADDED: Send PING via TX DMA (changed to stream7)
 80003b6:	4c21      	ldr	r4, [pc, #132]	@ (800043c <main+0x134>)
 80003b8:	4820      	ldr	r0, [pc, #128]	@ (800043c <main+0x134>)
 80003ba:	f7ff ff1b 	bl	80001f4 <strlen>
 80003be:	4603      	mov	r3, r0
 80003c0:	4619      	mov	r1, r3
 80003c2:	4620      	mov	r0, r4
 80003c4:	f000 fb6e 	bl	8000aa4 <dma2_stream7_uart_tx_config>
            while(!g_tx_cmplt){}
 80003c8:	bf00      	nop
 80003ca:	4b1d      	ldr	r3, [pc, #116]	@ (8000440 <main+0x138>)
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	b2db      	uxtb	r3, r3
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d0fa      	beq.n	80003ca <main+0xc2>
            miss_count++;
 80003d4:	4b12      	ldr	r3, [pc, #72]	@ (8000420 <main+0x118>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	3301      	adds	r3, #1
 80003dc:	b2da      	uxtb	r2, r3
 80003de:	4b10      	ldr	r3, [pc, #64]	@ (8000420 <main+0x118>)
 80003e0:	701a      	strb	r2, [r3, #0]
            if(miss_count > 3 && connected)
 80003e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000420 <main+0x118>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	b2db      	uxtb	r3, r3
 80003e8:	2b03      	cmp	r3, #3
 80003ea:	d99a      	bls.n	8000322 <main+0x1a>
 80003ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000424 <main+0x11c>)
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d095      	beq.n	8000322 <main+0x1a>
            {
                connected = 0;
 80003f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000424 <main+0x11c>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	701a      	strb	r2, [r3, #0]
                debug_send("Disconnected from ESP32\r\n");  // ===== NEW ADDED: Display disconnected status
 80003fc:	4811      	ldr	r0, [pc, #68]	@ (8000444 <main+0x13c>)
 80003fe:	f000 f9db 	bl	80007b8 <debug_send>
        if(g_uart_error)
 8000402:	e78e      	b.n	8000322 <main+0x1a>
 8000404:	08001768 	.word	0x08001768
 8000408:	200004aa 	.word	0x200004aa
 800040c:	0800177c 	.word	0x0800177c
 8000410:	200004a8 	.word	0x200004a8
 8000414:	200004ac 	.word	0x200004ac
 8000418:	200003a8 	.word	0x200003a8
 800041c:	08001794 	.word	0x08001794
 8000420:	200001a1 	.word	0x200001a1
 8000424:	200001a0 	.word	0x200001a0
 8000428:	0800179c 	.word	0x0800179c
 800042c:	080017b4 	.word	0x080017b4
 8000430:	080017c8 	.word	0x080017c8
 8000434:	200004b0 	.word	0x200004b0
 8000438:	080017cc 	.word	0x080017cc
 800043c:	20000074 	.word	0x20000074
 8000440:	200004a9 	.word	0x200004a9
 8000444:	080017d4 	.word	0x080017d4

08000448 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800044c:	bf00      	nop
 800044e:	e7fd      	b.n	800044c <NMI_Handler+0x4>

08000450 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000454:	bf00      	nop
 8000456:	e7fd      	b.n	8000454 <HardFault_Handler+0x4>

08000458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800045c:	bf00      	nop
 800045e:	e7fd      	b.n	800045c <MemManage_Handler+0x4>

08000460 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000464:	bf00      	nop
 8000466:	e7fd      	b.n	8000464 <BusFault_Handler+0x4>

08000468 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800046c:	bf00      	nop
 800046e:	e7fd      	b.n	800046c <UsageFault_Handler+0x4>

08000470 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr

0800047e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048a:	4770      	bx	lr

0800048c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000490:	bf00      	nop
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr

0800049a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800049e:	f000 fcab 	bl	8000df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
	...

080004a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b086      	sub	sp, #24
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004b0:	4a14      	ldr	r2, [pc, #80]	@ (8000504 <_sbrk+0x5c>)
 80004b2:	4b15      	ldr	r3, [pc, #84]	@ (8000508 <_sbrk+0x60>)
 80004b4:	1ad3      	subs	r3, r2, r3
 80004b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004bc:	4b13      	ldr	r3, [pc, #76]	@ (800050c <_sbrk+0x64>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d102      	bne.n	80004ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004c4:	4b11      	ldr	r3, [pc, #68]	@ (800050c <_sbrk+0x64>)
 80004c6:	4a12      	ldr	r2, [pc, #72]	@ (8000510 <_sbrk+0x68>)
 80004c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004ca:	4b10      	ldr	r3, [pc, #64]	@ (800050c <_sbrk+0x64>)
 80004cc:	681a      	ldr	r2, [r3, #0]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4413      	add	r3, r2
 80004d2:	693a      	ldr	r2, [r7, #16]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d207      	bcs.n	80004e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004d8:	f000 fcc4 	bl	8000e64 <__errno>
 80004dc:	4603      	mov	r3, r0
 80004de:	220c      	movs	r2, #12
 80004e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004e2:	f04f 33ff 	mov.w	r3, #4294967295
 80004e6:	e009      	b.n	80004fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004e8:	4b08      	ldr	r3, [pc, #32]	@ (800050c <_sbrk+0x64>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004ee:	4b07      	ldr	r3, [pc, #28]	@ (800050c <_sbrk+0x64>)
 80004f0:	681a      	ldr	r2, [r3, #0]
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4413      	add	r3, r2
 80004f6:	4a05      	ldr	r2, [pc, #20]	@ (800050c <_sbrk+0x64>)
 80004f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004fa:	68fb      	ldr	r3, [r7, #12]
}
 80004fc:	4618      	mov	r0, r3
 80004fe:	3718      	adds	r7, #24
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20020000 	.word	0x20020000
 8000508:	00000400 	.word	0x00000400
 800050c:	200001a4 	.word	0x200001a4
 8000510:	20000600 	.word	0x20000600

08000514 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000518:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <SystemInit+0x20>)
 800051a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800051e:	4a05      	ldr	r2, [pc, #20]	@ (8000534 <SystemInit+0x20>)
 8000520:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000524:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	e000ed00 	.word	0xe000ed00

08000538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	4603      	mov	r3, r0
 8000540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000546:	2b00      	cmp	r3, #0
 8000548:	db0b      	blt.n	8000562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800054a:	79fb      	ldrb	r3, [r7, #7]
 800054c:	f003 021f 	and.w	r2, r3, #31
 8000550:	4907      	ldr	r1, [pc, #28]	@ (8000570 <__NVIC_EnableIRQ+0x38>)
 8000552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000556:	095b      	lsrs	r3, r3, #5
 8000558:	2001      	movs	r0, #1
 800055a:	fa00 f202 	lsl.w	r2, r0, r2
 800055e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	e000e100 	.word	0xe000e100

08000574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	6039      	str	r1, [r7, #0]
 800057e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000584:	2b00      	cmp	r3, #0
 8000586:	db0a      	blt.n	800059e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	b2da      	uxtb	r2, r3
 800058c:	490c      	ldr	r1, [pc, #48]	@ (80005c0 <__NVIC_SetPriority+0x4c>)
 800058e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000592:	0112      	lsls	r2, r2, #4
 8000594:	b2d2      	uxtb	r2, r2
 8000596:	440b      	add	r3, r1
 8000598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800059c:	e00a      	b.n	80005b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	b2da      	uxtb	r2, r3
 80005a2:	4908      	ldr	r1, [pc, #32]	@ (80005c4 <__NVIC_SetPriority+0x50>)
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	f003 030f 	and.w	r3, r3, #15
 80005aa:	3b04      	subs	r3, #4
 80005ac:	0112      	lsls	r2, r2, #4
 80005ae:	b2d2      	uxtb	r2, r2
 80005b0:	440b      	add	r3, r1
 80005b2:	761a      	strb	r2, [r3, #24]
}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	e000e100 	.word	0xe000e100
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <get_system_clock>:

/* ================= CLOCK GET REAL APB1/APB2 ================= */
// ===== FIXED: Proper system clock calculation to handle HSI/HSE/PLL for correct baud rate.

static uint32_t get_system_clock(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b089      	sub	sp, #36	@ 0x24
 80005cc:	af00      	add	r7, sp, #0
    uint32_t pllm, plln, pllp, pll_source, sysclk;
    uint32_t cfgr = RCC->CFGR;
 80005ce:	4b22      	ldr	r3, [pc, #136]	@ (8000658 <get_system_clock+0x90>)
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	61fb      	str	r3, [r7, #28]
    uint32_t pllcfgr = RCC->PLLCFGR;
 80005d4:	4b20      	ldr	r3, [pc, #128]	@ (8000658 <get_system_clock+0x90>)
 80005d6:	685b      	ldr	r3, [r3, #4]
 80005d8:	61bb      	str	r3, [r7, #24]

    uint32_t sws = (cfgr & RCC_CFGR_SWS) >> 2;
 80005da:	69fb      	ldr	r3, [r7, #28]
 80005dc:	089b      	lsrs	r3, r3, #2
 80005de:	f003 0303 	and.w	r3, r3, #3
 80005e2:	617b      	str	r3, [r7, #20]
    if (sws == 0) {  // HSI
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d101      	bne.n	80005ee <get_system_clock+0x26>
        return 16000000;
 80005ea:	4b1c      	ldr	r3, [pc, #112]	@ (800065c <get_system_clock+0x94>)
 80005ec:	e02e      	b.n	800064c <get_system_clock+0x84>
    } else if (sws == 1) {  // HSE
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d101      	bne.n	80005f8 <get_system_clock+0x30>
        return 8000000;  // Change to your HSE frequency if different (e.g., 25000000 for some boards)
 80005f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000660 <get_system_clock+0x98>)
 80005f6:	e029      	b.n	800064c <get_system_clock+0x84>
    } else if (sws == 2) {  // PLL
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	2b02      	cmp	r3, #2
 80005fc:	d125      	bne.n	800064a <get_system_clock+0x82>
        pllm = pllcfgr & RCC_PLLCFGR_PLLM;
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000604:	613b      	str	r3, [r7, #16]
        plln = (pllcfgr & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8000606:	69bb      	ldr	r3, [r7, #24]
 8000608:	099b      	lsrs	r3, r3, #6
 800060a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800060e:	60fb      	str	r3, [r7, #12]
        pllp = (((pllcfgr & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2;
 8000610:	69bb      	ldr	r3, [r7, #24]
 8000612:	0c1b      	lsrs	r3, r3, #16
 8000614:	f003 0303 	and.w	r3, r3, #3
 8000618:	3301      	adds	r3, #1
 800061a:	005b      	lsls	r3, r3, #1
 800061c:	60bb      	str	r3, [r7, #8]
        pll_source = (pllcfgr & RCC_PLLCFGR_PLLSRC) ? 8000000 : 16000000;  // HSE or HSI; adjust HSE freq if needed
 800061e:	69bb      	ldr	r3, [r7, #24]
 8000620:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <get_system_clock+0x64>
 8000628:	4b0d      	ldr	r3, [pc, #52]	@ (8000660 <get_system_clock+0x98>)
 800062a:	e000      	b.n	800062e <get_system_clock+0x66>
 800062c:	4b0b      	ldr	r3, [pc, #44]	@ (800065c <get_system_clock+0x94>)
 800062e:	607b      	str	r3, [r7, #4]
        sysclk = ((pll_source / pllm) * plln) / pllp;
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	fbb2 f3f3 	udiv	r3, r2, r3
 8000638:	68fa      	ldr	r2, [r7, #12]
 800063a:	fb03 f202 	mul.w	r2, r3, r2
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	fbb2 f3f3 	udiv	r3, r2, r3
 8000644:	603b      	str	r3, [r7, #0]
        return sysclk;
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	e000      	b.n	800064c <get_system_clock+0x84>
    }
    return 16000000;  // Default fallback
 800064a:	4b04      	ldr	r3, [pc, #16]	@ (800065c <get_system_clock+0x94>)
}
 800064c:	4618      	mov	r0, r3
 800064e:	3724      	adds	r7, #36	@ 0x24
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	40023800 	.word	0x40023800
 800065c:	00f42400 	.word	0x00f42400
 8000660:	007a1200 	.word	0x007a1200

08000664 <get_apb1_clock>:

static uint32_t get_apb1_clock(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
    uint32_t sysclk = get_system_clock();
 800066a:	f7ff ffad 	bl	80005c8 <get_system_clock>
 800066e:	60f8      	str	r0, [r7, #12]
    uint32_t cfgr = RCC->CFGR;
 8000670:	4b0a      	ldr	r3, [pc, #40]	@ (800069c <get_apb1_clock+0x38>)
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	60bb      	str	r3, [r7, #8]
    uint32_t ppre1 = (cfgr >> 10) & 0x7;
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	0a9b      	lsrs	r3, r3, #10
 800067a:	f003 0307 	and.w	r3, r3, #7
 800067e:	607b      	str	r3, [r7, #4]
    if (ppre1 < 4) return sysclk;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b03      	cmp	r3, #3
 8000684:	d801      	bhi.n	800068a <get_apb1_clock+0x26>
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	e004      	b.n	8000694 <get_apb1_clock+0x30>
    else return sysclk >> (ppre1 - 3);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3b03      	subs	r3, #3
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000694:	4618      	mov	r0, r3
 8000696:	3710      	adds	r7, #16
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40023800 	.word	0x40023800

080006a0 <get_apb2_clock>:

static uint32_t get_apb2_clock(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
    uint32_t sysclk = get_system_clock();
 80006a6:	f7ff ff8f 	bl	80005c8 <get_system_clock>
 80006aa:	60f8      	str	r0, [r7, #12]
    uint32_t cfgr = RCC->CFGR;
 80006ac:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <get_apb2_clock+0x38>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	60bb      	str	r3, [r7, #8]
    uint32_t ppre2 = (cfgr >> 13) & 0x7;
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	0b5b      	lsrs	r3, r3, #13
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	607b      	str	r3, [r7, #4]
    if (ppre2 < 4) return sysclk;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2b03      	cmp	r3, #3
 80006c0:	d801      	bhi.n	80006c6 <get_apb2_clock+0x26>
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	e004      	b.n	80006d0 <get_apb2_clock+0x30>
    else return sysclk >> (ppre2 - 3);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	3b03      	subs	r3, #3
 80006ca:	68fa      	ldr	r2, [r7, #12]
 80006cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3710      	adds	r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40023800 	.word	0x40023800

080006dc <uart_set_baudrate>:

/* ================= BAUD ================= */

static void uart_set_baudrate(USART_TypeDef *usart, uint32_t baudrate)  // ===== NEW ADDED: Generalized for any USART
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	6039      	str	r1, [r7, #0]
    uint32_t periph_clk;
    if(usart == USART1) periph_clk = get_apb2_clock();
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000718 <uart_set_baudrate+0x3c>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d103      	bne.n	80006f6 <uart_set_baudrate+0x1a>
 80006ee:	f7ff ffd7 	bl	80006a0 <get_apb2_clock>
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	e002      	b.n	80006fc <uart_set_baudrate+0x20>
    else periph_clk = get_apb1_clock();
 80006f6:	f7ff ffb5 	bl	8000664 <get_apb1_clock>
 80006fa:	60f8      	str	r0, [r7, #12]
    usart->BRR = (periph_clk + (baudrate/2U))/baudrate;
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	085a      	lsrs	r2, r3, #1
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	441a      	add	r2, r3
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	fbb2 f2f3 	udiv	r2, r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	609a      	str	r2, [r3, #8]
}
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40011000 	.word	0x40011000

0800071c <debug_uart_init>:

/* ================= DEBUG UART INIT (USART2 POLLING TX) ================= */  // ===== NEW ADDED: For displaying status on Realterm

void debug_uart_init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= GPIOAEN;
 8000720:	4b22      	ldr	r3, [pc, #136]	@ (80007ac <debug_uart_init+0x90>)
 8000722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000724:	4a21      	ldr	r2, [pc, #132]	@ (80007ac <debug_uart_init+0x90>)
 8000726:	f043 0301 	orr.w	r3, r3, #1
 800072a:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~(3U << 4);  // PA2 TX
 800072c:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <debug_uart_init+0x94>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a1f      	ldr	r2, [pc, #124]	@ (80007b0 <debug_uart_init+0x94>)
 8000732:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000736:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (2U << 4);
 8000738:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <debug_uart_init+0x94>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a1c      	ldr	r2, [pc, #112]	@ (80007b0 <debug_uart_init+0x94>)
 800073e:	f043 0320 	orr.w	r3, r3, #32
 8000742:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] |= (7U << 8);  // AF7 for PA2
 8000744:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <debug_uart_init+0x94>)
 8000746:	6a1b      	ldr	r3, [r3, #32]
 8000748:	4a19      	ldr	r2, [pc, #100]	@ (80007b0 <debug_uart_init+0x94>)
 800074a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800074e:	6213      	str	r3, [r2, #32]

    RCC->APB1ENR |= UART2EN;
 8000750:	4b16      	ldr	r3, [pc, #88]	@ (80007ac <debug_uart_init+0x90>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000754:	4a15      	ldr	r2, [pc, #84]	@ (80007ac <debug_uart_init+0x90>)
 8000756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800075a:	6413      	str	r3, [r2, #64]	@ 0x40

    USART2->CR1 &= ~CR1_M;        // 8-bit
 800075c:	4b15      	ldr	r3, [pc, #84]	@ (80007b4 <debug_uart_init+0x98>)
 800075e:	68db      	ldr	r3, [r3, #12]
 8000760:	4a14      	ldr	r2, [pc, #80]	@ (80007b4 <debug_uart_init+0x98>)
 8000762:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000766:	60d3      	str	r3, [r2, #12]
    USART2->CR1 &= ~CR1_PCE;      // No parity
 8000768:	4b12      	ldr	r3, [pc, #72]	@ (80007b4 <debug_uart_init+0x98>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	4a11      	ldr	r2, [pc, #68]	@ (80007b4 <debug_uart_init+0x98>)
 800076e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000772:	60d3      	str	r3, [r2, #12]
    USART2->CR2 &= ~(3U<<12);     // 1 stop bit
 8000774:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <debug_uart_init+0x98>)
 8000776:	691b      	ldr	r3, [r3, #16]
 8000778:	4a0e      	ldr	r2, [pc, #56]	@ (80007b4 <debug_uart_init+0x98>)
 800077a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800077e:	6113      	str	r3, [r2, #16]
    USART2->CR1 &= ~CR1_OVER8;    // Oversampling 16
 8000780:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <debug_uart_init+0x98>)
 8000782:	68db      	ldr	r3, [r3, #12]
 8000784:	4a0b      	ldr	r2, [pc, #44]	@ (80007b4 <debug_uart_init+0x98>)
 8000786:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800078a:	60d3      	str	r3, [r2, #12]

    uart_set_baudrate(USART2, UART_BAUDRATE);
 800078c:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000790:	4808      	ldr	r0, [pc, #32]	@ (80007b4 <debug_uart_init+0x98>)
 8000792:	f7ff ffa3 	bl	80006dc <uart_set_baudrate>

    USART2->CR1 |= CR1_TE | CR1_UE;
 8000796:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <debug_uart_init+0x98>)
 8000798:	68db      	ldr	r3, [r3, #12]
 800079a:	4a06      	ldr	r2, [pc, #24]	@ (80007b4 <debug_uart_init+0x98>)
 800079c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007a0:	f043 0308 	orr.w	r3, r3, #8
 80007a4:	60d3      	str	r3, [r2, #12]
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40023800 	.word	0x40023800
 80007b0:	40020000 	.word	0x40020000
 80007b4:	40004400 	.word	0x40004400

080007b8 <debug_send>:

void debug_send(const char *str)  // ===== NEW ADDED: Polling send string via USART2
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
    while(*str)
 80007c0:	e00c      	b.n	80007dc <debug_send+0x24>
    {
        while(!(USART2->SR & SR_TXE));
 80007c2:	bf00      	nop
 80007c4:	4b0b      	ldr	r3, [pc, #44]	@ (80007f4 <debug_send+0x3c>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d0f9      	beq.n	80007c4 <debug_send+0xc>
        USART2->DR = *str++;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	1c5a      	adds	r2, r3, #1
 80007d4:	607a      	str	r2, [r7, #4]
 80007d6:	781a      	ldrb	r2, [r3, #0]
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <debug_send+0x3c>)
 80007da:	605a      	str	r2, [r3, #4]
    while(*str)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d1ee      	bne.n	80007c2 <debug_send+0xa>
    }
}
 80007e4:	bf00      	nop
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40004400 	.word	0x40004400

080007f8 <tim3_init>:

/* ================= TIM3 CONFIG ================= */  // ===== NEW ADDED: Uncommented for 1s tick with proper PSC/ARR

static void tim3_init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= TIM3EN;
 80007fc:	4b14      	ldr	r3, [pc, #80]	@ (8000850 <tim3_init+0x58>)
 80007fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000800:	4a13      	ldr	r2, [pc, #76]	@ (8000850 <tim3_init+0x58>)
 8000802:	f043 0302 	orr.w	r3, r3, #2
 8000806:	6413      	str	r3, [r2, #64]	@ 0x40

    TIM3->PSC = (get_apb1_clock() / 1000) - 1;  // ===== FIXED: Dynamic PSC based on APB1 clock for 1kHz tick
 8000808:	f7ff ff2c 	bl	8000664 <get_apb1_clock>
 800080c:	4603      	mov	r3, r0
 800080e:	4a11      	ldr	r2, [pc, #68]	@ (8000854 <tim3_init+0x5c>)
 8000810:	fba2 2303 	umull	r2, r3, r2, r3
 8000814:	099b      	lsrs	r3, r3, #6
 8000816:	4a10      	ldr	r2, [pc, #64]	@ (8000858 <tim3_init+0x60>)
 8000818:	3b01      	subs	r3, #1
 800081a:	6293      	str	r3, [r2, #40]	@ 0x28

    TIM3->ARR = 999;  // 1kHz / 1000 = 1Hz (1s)
 800081c:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <tim3_init+0x60>)
 800081e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000822:	62da      	str	r2, [r3, #44]	@ 0x2c

    TIM3->DIER |= (1U << 0);  // UIE enable
 8000824:	4b0c      	ldr	r3, [pc, #48]	@ (8000858 <tim3_init+0x60>)
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	4a0b      	ldr	r2, [pc, #44]	@ (8000858 <tim3_init+0x60>)
 800082a:	f043 0301 	orr.w	r3, r3, #1
 800082e:	60d3      	str	r3, [r2, #12]

    TIM3->CR1 |= (1U << 0);  // Enable timer
 8000830:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <tim3_init+0x60>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a08      	ldr	r2, [pc, #32]	@ (8000858 <tim3_init+0x60>)
 8000836:	f043 0301 	orr.w	r3, r3, #1
 800083a:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(TIM3_IRQn,3);
 800083c:	2103      	movs	r1, #3
 800083e:	201d      	movs	r0, #29
 8000840:	f7ff fe98 	bl	8000574 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM3_IRQn);
 8000844:	201d      	movs	r0, #29
 8000846:	f7ff fe77 	bl	8000538 <__NVIC_EnableIRQ>
}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40023800 	.word	0x40023800
 8000854:	10624dd3 	.word	0x10624dd3
 8000858:	40000400 	.word	0x40000400

0800085c <uart1_rx_tx_init>:

/* ================= UART INIT ================= */

void uart1_rx_tx_init(void)  // ===== NEW ADDED: Changed to uart1
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
    // ===== NEW IMPROVED: Reset UART peripheral
    RCC->APB2RSTR |= (1U<<4);  // ===== NEW ADDED: USART1 reset
 8000860:	4b3b      	ldr	r3, [pc, #236]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 8000862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000864:	4a3a      	ldr	r2, [pc, #232]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 8000866:	f043 0310 	orr.w	r3, r3, #16
 800086a:	6253      	str	r3, [r2, #36]	@ 0x24
    RCC->APB2RSTR &= ~(1U<<4);
 800086c:	4b38      	ldr	r3, [pc, #224]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 800086e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000870:	4a37      	ldr	r2, [pc, #220]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 8000872:	f023 0310 	bic.w	r3, r3, #16
 8000876:	6253      	str	r3, [r2, #36]	@ 0x24

    RCC->AHB1ENR |= GPIOAEN;
 8000878:	4b35      	ldr	r3, [pc, #212]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 800087a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087c:	4a34      	ldr	r2, [pc, #208]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 800087e:	f043 0301 	orr.w	r3, r3, #1
 8000882:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~(0xF << 18);  // ===== NEW ADDED: PA9 TX, PA10 RX
 8000884:	4b33      	ldr	r3, [pc, #204]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a32      	ldr	r2, [pc, #200]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 800088a:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 800088e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (0xA << 18);
 8000890:	4b30      	ldr	r3, [pc, #192]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a2f      	ldr	r2, [pc, #188]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 8000896:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 800089a:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[1] |= (7 << 4);  // ===== NEW ADDED: AF7 for PA9
 800089c:	4b2d      	ldr	r3, [pc, #180]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 800089e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008a0:	4a2c      	ldr	r2, [pc, #176]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 80008a2:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80008a6:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOA->AFR[1] |= (7 << 8);  // PA10
 80008a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 80008aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ac:	4a29      	ldr	r2, [pc, #164]	@ (8000954 <uart1_rx_tx_init+0xf8>)
 80008ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80008b2:	6253      	str	r3, [r2, #36]	@ 0x24

    RCC->APB2ENR |= USART1EN;  // ===== NEW ADDED: USART1 enable
 80008b4:	4b26      	ldr	r3, [pc, #152]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 80008b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b8:	4a25      	ldr	r2, [pc, #148]	@ (8000950 <uart1_rx_tx_init+0xf4>)
 80008ba:	f043 0310 	orr.w	r3, r3, #16
 80008be:	6453      	str	r3, [r2, #68]	@ 0x44

    USART1->CR1 &= ~CR1_M;        // 8-bit word length
 80008c0:	4b25      	ldr	r3, [pc, #148]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	4a24      	ldr	r2, [pc, #144]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80008ca:	60d3      	str	r3, [r2, #12]
    USART1->CR1 &= ~CR1_PCE;      // No parity
 80008cc:	4b22      	ldr	r3, [pc, #136]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	4a21      	ldr	r2, [pc, #132]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80008d6:	60d3      	str	r3, [r2, #12]
    USART1->CR2 &= ~(3U<<12);     // 1 stop bit
 80008d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008da:	691b      	ldr	r3, [r3, #16]
 80008dc:	4a1e      	ldr	r2, [pc, #120]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008de:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80008e2:	6113      	str	r3, [r2, #16]
    USART1->CR1 &= ~CR1_OVER8;    // Oversampling 16
 80008e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008ee:	60d3      	str	r3, [r2, #12]

    uart_set_baudrate(USART1, UART_BAUDRATE);
 80008f0:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80008f4:	4818      	ldr	r0, [pc, #96]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008f6:	f7ff fef1 	bl	80006dc <uart_set_baudrate>

    USART1->CR3 |= CR3_DMAR | CR3_DMAT;  // Enable DMA RX and TX
 80008fa:	4b17      	ldr	r3, [pc, #92]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	4a16      	ldr	r2, [pc, #88]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 8000900:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000904:	6153      	str	r3, [r2, #20]
    USART1->CR3 |= CR3_EIE;              // Error interrupt enable
 8000906:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	4a13      	ldr	r2, [pc, #76]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6153      	str	r3, [r2, #20]
    USART1->CR1 |= CR1_IDLEIE;           // IDLE interrupt enable
 8000912:	4b11      	ldr	r3, [pc, #68]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 8000914:	68db      	ldr	r3, [r3, #12]
 8000916:	4a10      	ldr	r2, [pc, #64]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 8000918:	f043 0310 	orr.w	r3, r3, #16
 800091c:	60d3      	str	r3, [r2, #12]
    USART1->CR1 |= CR1_PEIE;             // Parity error interrupt enable
 800091e:	4b0e      	ldr	r3, [pc, #56]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	4a0d      	ldr	r2, [pc, #52]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 8000924:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000928:	60d3      	str	r3, [r2, #12]

    USART1->CR1 |= CR1_TE | CR1_RE | CR1_UE;  // Enable TX, RX, UART
 800092a:	4b0b      	ldr	r3, [pc, #44]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	4a0a      	ldr	r2, [pc, #40]	@ (8000958 <uart1_rx_tx_init+0xfc>)
 8000930:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000934:	f043 030c 	orr.w	r3, r3, #12
 8000938:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(USART1_IRQn, 1);
 800093a:	2101      	movs	r1, #1
 800093c:	2025      	movs	r0, #37	@ 0x25
 800093e:	f7ff fe19 	bl	8000574 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART1_IRQn);
 8000942:	2025      	movs	r0, #37	@ 0x25
 8000944:	f7ff fdf8 	bl	8000538 <__NVIC_EnableIRQ>

    tim3_init();  // ===== NEW ADDED: Init TIM3 for 1s PING
 8000948:	f7ff ff56 	bl	80007f8 <tim3_init>
}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40023800 	.word	0x40023800
 8000954:	40020000 	.word	0x40020000
 8000958:	40011000 	.word	0x40011000

0800095c <dma2_init>:

/* ================= DMA INIT ================= */

void dma2_init(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= DMA2EN;
 8000960:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <dma2_init+0x34>)
 8000962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000964:	4a0a      	ldr	r2, [pc, #40]	@ (8000990 <dma2_init+0x34>)
 8000966:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800096a:	6313      	str	r3, [r2, #48]	@ 0x30

    // ===== NEW IMPROVED: Reset DMA2
    RCC->AHB1RSTR |= (1U<<22);
 800096c:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <dma2_init+0x34>)
 800096e:	691b      	ldr	r3, [r3, #16]
 8000970:	4a07      	ldr	r2, [pc, #28]	@ (8000990 <dma2_init+0x34>)
 8000972:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000976:	6113      	str	r3, [r2, #16]
    RCC->AHB1RSTR &= ~(1U<<22);
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <dma2_init+0x34>)
 800097a:	691b      	ldr	r3, [r3, #16]
 800097c:	4a04      	ldr	r2, [pc, #16]	@ (8000990 <dma2_init+0x34>)
 800097e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000982:	6113      	str	r3, [r2, #16]
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	40023800 	.word	0x40023800

08000994 <dma2_stream2_uart_rx_config>:

/* ================= RX CONFIG ================= */

void dma2_stream2_uart_rx_config(void)  // ===== NEW ADDED: Changed to stream2 for RX
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
    DMA2_Stream2->CR &= ~DMA_SCR_EN;
 8000998:	4b3e      	ldr	r3, [pc, #248]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 800099e:	f023 0301 	bic.w	r3, r3, #1
 80009a2:	6013      	str	r3, [r2, #0]
    while(DMA2_Stream2->CR & DMA_SCR_EN){}
 80009a4:	bf00      	nop
 80009a6:	4b3b      	ldr	r3, [pc, #236]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d1f9      	bne.n	80009a6 <dma2_stream2_uart_rx_config+0x12>

    DMA2->LIFCR = LIFCR_CLEAR2;  // Clear all flags for Stream2
 80009b2:	4b39      	ldr	r3, [pc, #228]	@ (8000a98 <dma2_stream2_uart_rx_config+0x104>)
 80009b4:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 80009b8:	609a      	str	r2, [r3, #8]

    DMA2_Stream2->PAR  = (uint32_t)&USART1->DR;  // ===== NEW ADDED: USART1 DR
 80009ba:	4b36      	ldr	r3, [pc, #216]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009bc:	4a37      	ldr	r2, [pc, #220]	@ (8000a9c <dma2_stream2_uart_rx_config+0x108>)
 80009be:	609a      	str	r2, [r3, #8]
    DMA2_Stream2->M0AR = (uint32_t)uart_data_buffer;
 80009c0:	4b34      	ldr	r3, [pc, #208]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009c2:	4a37      	ldr	r2, [pc, #220]	@ (8000aa0 <dma2_stream2_uart_rx_config+0x10c>)
 80009c4:	60da      	str	r2, [r3, #12]
    DMA2_Stream2->NDTR = UART_DATA_BUFF_SIZE;
 80009c6:	4b33      	ldr	r3, [pc, #204]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009cc:	605a      	str	r2, [r3, #4]

    DMA2_Stream2->CR |= (4<<25);  // Channel 4 for USART1 RX
 80009ce:	4b31      	ldr	r3, [pc, #196]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a30      	ldr	r2, [pc, #192]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80009d8:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR &= ~(1<<6);  // DIR peripheral-to-memory (default 0)
 80009da:	4b2e      	ldr	r3, [pc, #184]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a2d      	ldr	r2, [pc, #180]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80009e4:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR |= DMA_SCR_MINC;
 80009e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a2a      	ldr	r2, [pc, #168]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009f0:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR |= DMA_SCR_CIRC;
 80009f2:	4b28      	ldr	r3, [pc, #160]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a27      	ldr	r2, [pc, #156]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 80009f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009fc:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR |= DMA_SCR_TCIE;
 80009fe:	4b25      	ldr	r3, [pc, #148]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a24      	ldr	r2, [pc, #144]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a04:	f043 0310 	orr.w	r3, r3, #16
 8000a08:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR |= DMA_SCR_HTIE;     // ===== NEW ADDED: Enable HTIE  process half buffer, trnh mt data
 8000a0a:	4b22      	ldr	r3, [pc, #136]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a21      	ldr	r2, [pc, #132]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a10:	f043 0308 	orr.w	r3, r3, #8
 8000a14:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR |= DMA_SCR_PL_HIGH;  // ===== NEW ADDED: DMA priority high
 8000a16:	4b1f      	ldr	r3, [pc, #124]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a20:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR |= DMA_SCR_TEIE;
 8000a22:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a1b      	ldr	r2, [pc, #108]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a28:	f043 0304 	orr.w	r3, r3, #4
 8000a2c:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR |= DMA_SCR_DBM;      // ===== NEW ADDED: Enable double buffer mode
 8000a2e:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a18      	ldr	r2, [pc, #96]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a38:	6013      	str	r3, [r2, #0]

    /* ===== NEW IMPROVED: Enabled FIFO and FEIE */
    DMA2_Stream2->FCR |= DMA_SFCR_DMDIS;
 8000a3a:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	4a15      	ldr	r2, [pc, #84]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	6153      	str	r3, [r2, #20]
    DMA2_Stream2->FCR |= DMA_SFCR_FTH_FULL;
 8000a46:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a48:	695b      	ldr	r3, [r3, #20]
 8000a4a:	4a12      	ldr	r2, [pc, #72]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a4c:	f043 0303 	orr.w	r3, r3, #3
 8000a50:	6153      	str	r3, [r2, #20]
    DMA2_Stream2->FCR |= DMA_SFCR_FEIE;
 8000a52:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	4a0f      	ldr	r2, [pc, #60]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	6153      	str	r3, [r2, #20]

    // ===== NEW IMPROVED: Added single burst mode (default is single, but explicit)
    DMA2_Stream2->CR &= ~(3U<<23);  // MBURST single
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a0c      	ldr	r2, [pc, #48]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a64:	f023 73c0 	bic.w	r3, r3, #25165824	@ 0x1800000
 8000a68:	6013      	str	r3, [r2, #0]
    DMA2_Stream2->CR &= ~(3U<<21);  // PBURST single
 8000a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a09      	ldr	r2, [pc, #36]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a70:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8000a74:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(DMA2_Stream2_IRQn,2);  // ===== NEW ADDED: Changed to Stream2 IRQ
 8000a76:	2102      	movs	r1, #2
 8000a78:	203a      	movs	r0, #58	@ 0x3a
 8000a7a:	f7ff fd7b 	bl	8000574 <__NVIC_SetPriority>
    NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000a7e:	203a      	movs	r0, #58	@ 0x3a
 8000a80:	f7ff fd5a 	bl	8000538 <__NVIC_EnableIRQ>

    DMA2_Stream2->CR |= DMA_SCR_EN;
 8000a84:	4b03      	ldr	r3, [pc, #12]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a02      	ldr	r2, [pc, #8]	@ (8000a94 <dma2_stream2_uart_rx_config+0x100>)
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	6013      	str	r3, [r2, #0]
}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40026440 	.word	0x40026440
 8000a98:	40026400 	.word	0x40026400
 8000a9c:	40011004 	.word	0x40011004
 8000aa0:	200001a8 	.word	0x200001a8

08000aa4 <dma2_stream7_uart_tx_config>:

/* ================= TX CONFIG ================= */

void dma2_stream7_uart_tx_config(uint32_t msg_to_snd, uint32_t msg_len)  // ===== NEW ADDED: Changed to stream7 for TX
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
    DMA2_Stream7->CR &= ~DMA_SCR_EN;
 8000aae:	4b30      	ldr	r3, [pc, #192]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000ab4:	f023 0301 	bic.w	r3, r3, #1
 8000ab8:	6013      	str	r3, [r2, #0]
    while(DMA2_Stream7->CR & DMA_SCR_EN){}
 8000aba:	bf00      	nop
 8000abc:	4b2c      	ldr	r3, [pc, #176]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d1f9      	bne.n	8000abc <dma2_stream7_uart_tx_config+0x18>

    DMA2->HIFCR = HIFCR_CLEAR7;  // ===== NEW ADDED: Adjusted clear for Stream7
 8000ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8000b74 <dma2_stream7_uart_tx_config+0xd0>)
 8000aca:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8000ace:	60da      	str	r2, [r3, #12]

    DMA2_Stream7->PAR  = (uint32_t)&USART1->DR;  // ===== NEW ADDED: USART1 DR
 8000ad0:	4b27      	ldr	r3, [pc, #156]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000ad2:	4a29      	ldr	r2, [pc, #164]	@ (8000b78 <dma2_stream7_uart_tx_config+0xd4>)
 8000ad4:	609a      	str	r2, [r3, #8]
    DMA2_Stream7->M0AR = msg_to_snd;
 8000ad6:	4a26      	ldr	r2, [pc, #152]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	60d3      	str	r3, [r2, #12]
    DMA2_Stream7->NDTR = msg_len;
 8000adc:	4a24      	ldr	r2, [pc, #144]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	6053      	str	r3, [r2, #4]

    DMA2_Stream7->CR |= (4<<25);  // Channel 4 for USART1 TX
 8000ae2:	4b23      	ldr	r3, [pc, #140]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4a22      	ldr	r2, [pc, #136]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000ae8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000aec:	6013      	str	r3, [r2, #0]
    DMA2_Stream7->CR |= DMA_SCR_MINC;
 8000aee:	4b20      	ldr	r3, [pc, #128]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a1f      	ldr	r2, [pc, #124]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000af4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000af8:	6013      	str	r3, [r2, #0]
    DMA2_Stream7->CR |= (1<<6);  // DIR memory-to-peripheral
 8000afa:	4b1d      	ldr	r3, [pc, #116]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a1c      	ldr	r2, [pc, #112]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b04:	6013      	str	r3, [r2, #0]
    DMA2_Stream7->CR |= DMA_SCR_TCIE;
 8000b06:	4b1a      	ldr	r3, [pc, #104]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a19      	ldr	r2, [pc, #100]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b0c:	f043 0310 	orr.w	r3, r3, #16
 8000b10:	6013      	str	r3, [r2, #0]
    DMA2_Stream7->CR |= DMA_SCR_PL_HIGH;
 8000b12:	4b17      	ldr	r3, [pc, #92]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a16      	ldr	r2, [pc, #88]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b1c:	6013      	str	r3, [r2, #0]

    DMA2_Stream7->FCR |= DMA_SFCR_DMDIS;
 8000b1e:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b20:	695b      	ldr	r3, [r3, #20]
 8000b22:	4a13      	ldr	r2, [pc, #76]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b24:	f043 0304 	orr.w	r3, r3, #4
 8000b28:	6153      	str	r3, [r2, #20]
    DMA2_Stream7->FCR |= DMA_SFCR_FTH_FULL;
 8000b2a:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b2c:	695b      	ldr	r3, [r3, #20]
 8000b2e:	4a10      	ldr	r2, [pc, #64]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b30:	f043 0303 	orr.w	r3, r3, #3
 8000b34:	6153      	str	r3, [r2, #20]

    // ===== NEW IMPROVED: Added single burst mode
    DMA2_Stream7->CR &= ~(3U<<23);  // MBURST single
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b3c:	f023 73c0 	bic.w	r3, r3, #25165824	@ 0x1800000
 8000b40:	6013      	str	r3, [r2, #0]
    DMA2_Stream7->CR &= ~(3U<<21);  // PBURST single
 8000b42:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a0a      	ldr	r2, [pc, #40]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b48:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8000b4c:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(DMA2_Stream7_IRQn,2);  // ===== NEW ADDED: Changed to Stream7 IRQ
 8000b4e:	2102      	movs	r1, #2
 8000b50:	2046      	movs	r0, #70	@ 0x46
 8000b52:	f7ff fd0f 	bl	8000574 <__NVIC_SetPriority>
    NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000b56:	2046      	movs	r0, #70	@ 0x46
 8000b58:	f7ff fcee 	bl	8000538 <__NVIC_EnableIRQ>

    DMA2_Stream7->CR |= DMA_SCR_EN;
 8000b5c:	4b04      	ldr	r3, [pc, #16]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a03      	ldr	r2, [pc, #12]	@ (8000b70 <dma2_stream7_uart_tx_config+0xcc>)
 8000b62:	f043 0301 	orr.w	r3, r3, #1
 8000b66:	6013      	str	r3, [r2, #0]
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	400264b8 	.word	0x400264b8
 8000b74:	40026400 	.word	0x40026400
 8000b78:	40011004 	.word	0x40011004

08000b7c <DMA2_Stream7_IRQHandler>:

/* ================= DMA IRQ ================= */

void DMA2_Stream7_IRQHandler(void)  // ===== NEW ADDED: Changed to Stream7 for TX
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
    if(DMA2->HISR & (1U<<27))  // TCIF7
 8000b80:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc0 <DMA2_Stream7_IRQHandler+0x44>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d006      	beq.n	8000b9a <DMA2_Stream7_IRQHandler+0x1e>
    {
        g_tx_cmplt = 1;
 8000b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc4 <DMA2_Stream7_IRQHandler+0x48>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	701a      	strb	r2, [r3, #0]
        DMA2->HIFCR = (1U<<27);  // Clear TCIF7
 8000b92:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc0 <DMA2_Stream7_IRQHandler+0x44>)
 8000b94:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000b98:	60da      	str	r2, [r3, #12]
    }
    if(DMA2->HISR & (1U<<25))  // TEIF7
 8000b9a:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <DMA2_Stream7_IRQHandler+0x44>)
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d006      	beq.n	8000bb4 <DMA2_Stream7_IRQHandler+0x38>
    {
        g_uart_error = 1;
 8000ba6:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <DMA2_Stream7_IRQHandler+0x4c>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	701a      	strb	r2, [r3, #0]
        DMA2->HIFCR = (1U<<25);  // Clear TEIF7
 8000bac:	4b04      	ldr	r3, [pc, #16]	@ (8000bc0 <DMA2_Stream7_IRQHandler+0x44>)
 8000bae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000bb2:	60da      	str	r2, [r3, #12]
    }
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	40026400 	.word	0x40026400
 8000bc4:	200004a9 	.word	0x200004a9
 8000bc8:	200004aa 	.word	0x200004aa

08000bcc <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler(void)  // ===== NEW ADDED: Changed to Stream2 for RX
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
    if(DMA2->LISR & (1U<<20))  // HTIF2
 8000bd0:	4b19      	ldr	r3, [pc, #100]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d003      	beq.n	8000be4 <DMA2_Stream2_IRQHandler+0x18>
    {
        DMA2->LIFCR = (1U<<20);  // Clear HTIF2
 8000bdc:	4b16      	ldr	r3, [pc, #88]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000bde:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000be2:	609a      	str	r2, [r3, #8]
    }

    if(DMA2->LISR & (1U<<21))  // TCIF2
 8000be4:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d003      	beq.n	8000bf8 <DMA2_Stream2_IRQHandler+0x2c>
    {
        DMA2->LIFCR = (1U<<21);
 8000bf0:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000bf2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000bf6:	609a      	str	r2, [r3, #8]
    }

    if(DMA2->LISR & (1U<<19))  // TEIF2
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d006      	beq.n	8000c12 <DMA2_Stream2_IRQHandler+0x46>
    {
        g_uart_error = 1;
 8000c04:	4b0d      	ldr	r3, [pc, #52]	@ (8000c3c <DMA2_Stream2_IRQHandler+0x70>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	701a      	strb	r2, [r3, #0]
        DMA2->LIFCR = (1U<<19);  // Clear TEIF2
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000c0c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c10:	609a      	str	r2, [r3, #8]
    }

    if(DMA2->LISR & (1U<<16))  // FEIF2
 8000c12:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d006      	beq.n	8000c2c <DMA2_Stream2_IRQHandler+0x60>
    {
        g_uart_error = 3;  // FIFO error
 8000c1e:	4b07      	ldr	r3, [pc, #28]	@ (8000c3c <DMA2_Stream2_IRQHandler+0x70>)
 8000c20:	2203      	movs	r2, #3
 8000c22:	701a      	strb	r2, [r3, #0]
        DMA2->LIFCR = (1U<<16);  // Clear FEIF2
 8000c24:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <DMA2_Stream2_IRQHandler+0x6c>)
 8000c26:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c2a:	609a      	str	r2, [r3, #8]
    }
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	40026400 	.word	0x40026400
 8000c3c:	200004aa 	.word	0x200004aa

08000c40 <TIM3_IRQHandler>:

/* ================= TIM3 IRQ for Periodic Tick ================= */  // ===== NEW ADDED: Uncommented and used for 1s tick

void TIM3_IRQHandler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
    TIM3->SR = 0;
 8000c44:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <TIM3_IRQHandler+0x1c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	611a      	str	r2, [r3, #16]
    g_timer_tick = 1;  // ===== NEW ADDED: Set tick flag for main loop
 8000c4a:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <TIM3_IRQHandler+0x20>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	701a      	strb	r2, [r3, #0]
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	40000400 	.word	0x40000400
 8000c60:	200004b0 	.word	0x200004b0

08000c64 <USART1_IRQHandler>:

/* ================= USART IRQ ================= */

void USART1_IRQHandler(void)  // ===== NEW ADDED: Changed to USART1
{
 8000c64:	b480      	push	{r7}
 8000c66:	b087      	sub	sp, #28
 8000c68:	af00      	add	r7, sp, #0
    uint32_t sr = USART1->SR;
 8000c6a:	4b45      	ldr	r3, [pc, #276]	@ (8000d80 <USART1_IRQHandler+0x11c>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	613b      	str	r3, [r7, #16]

    /* === ERROR HANDLING === */
    if(sr & (SR_ORE | SR_NE | SR_FE | SR_PE))  // ===== NEW ADDED: Error handling for overrun, noise, framing, parity
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	f003 030f 	and.w	r3, r3, #15
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d009      	beq.n	8000c8e <USART1_IRQHandler+0x2a>
    {
        volatile uint32_t temp = USART1->SR;  // ===== FIXED: Clear flags by reading SR (already done) and DR
 8000c7a:	4b41      	ldr	r3, [pc, #260]	@ (8000d80 <USART1_IRQHandler+0x11c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	60bb      	str	r3, [r7, #8]
        temp = USART1 -> DR;
 8000c80:	4b3f      	ldr	r3, [pc, #252]	@ (8000d80 <USART1_IRQHandler+0x11c>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	60bb      	str	r3, [r7, #8]
        (void)temp;
 8000c86:	68bb      	ldr	r3, [r7, #8]
        g_uart_error = 1;  // ===== NEW ADDED: Set error flag on UART errors
 8000c88:	4b3e      	ldr	r3, [pc, #248]	@ (8000d84 <USART1_IRQHandler+0x120>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	701a      	strb	r2, [r3, #0]
    }

    /* === IDLE LINE DETECTION === */
    if(sr & SR_IDLE)   // ===== NEW ADDED: S dng IDLE  detect frame end
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	f003 0310 	and.w	r3, r3, #16
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d06d      	beq.n	8000d74 <USART1_IRQHandler+0x110>
    {
        volatile uint32_t temp = USART1->SR;  // ===== FIXED: Clear IDLE by reading SR and DR
 8000c98:	4b39      	ldr	r3, [pc, #228]	@ (8000d80 <USART1_IRQHandler+0x11c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	607b      	str	r3, [r7, #4]
        temp = USART1 -> DR;
 8000c9e:	4b38      	ldr	r3, [pc, #224]	@ (8000d80 <USART1_IRQHandler+0x11c>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	607b      	str	r3, [r7, #4]
        (void)temp;
 8000ca4:	687b      	ldr	r3, [r7, #4]

        // ===== FIXED FOR RX ISSUE: Calculate len and copy data directly for basic test
        uint16_t received = UART_DATA_BUFF_SIZE - DMA2_Stream2->NDTR;  // ===== NEW ADDED: Changed to Stream2
 8000ca6:	4b38      	ldr	r3, [pc, #224]	@ (8000d88 <USART1_IRQHandler+0x124>)
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	b29b      	uxth	r3, r3
 8000cac:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8000cb0:	81fb      	strh	r3, [r7, #14]
        if(received > 0)
 8000cb2:	89fb      	ldrh	r3, [r7, #14]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d042      	beq.n	8000d3e <USART1_IRQHandler+0xda>
        {
        	for(uint16_t i = 0; i < received; i++)
 8000cb8:	2300      	movs	r3, #0
 8000cba:	82fb      	strh	r3, [r7, #22]
 8000cbc:	e03b      	b.n	8000d36 <USART1_IRQHandler+0xd2>
        	{
        		char ch = uart_data_buffer[i];
 8000cbe:	8afb      	ldrh	r3, [r7, #22]
 8000cc0:	4a32      	ldr	r2, [pc, #200]	@ (8000d8c <USART1_IRQHandler+0x128>)
 8000cc2:	5cd3      	ldrb	r3, [r2, r3]
 8000cc4:	737b      	strb	r3, [r7, #13]

        		if(ch == '\r' || ch == '\n')
 8000cc6:	7b7b      	ldrb	r3, [r7, #13]
 8000cc8:	2b0d      	cmp	r3, #13
 8000cca:	d002      	beq.n	8000cd2 <USART1_IRQHandler+0x6e>
 8000ccc:	7b7b      	ldrb	r3, [r7, #13]
 8000cce:	2b0a      	cmp	r3, #10
 8000cd0:	d11c      	bne.n	8000d0c <USART1_IRQHandler+0xa8>
        		{
        			if(g_rx_line_index > 0 && g_rx_cmplt == 0)   // ===== IMPROVED: ch x l khi c d liu v cha c lnh ang ch
 8000cd2:	4b2f      	ldr	r3, [pc, #188]	@ (8000d90 <USART1_IRQHandler+0x12c>)
 8000cd4:	881b      	ldrh	r3, [r3, #0]
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d028      	beq.n	8000d2e <USART1_IRQHandler+0xca>
 8000cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8000d94 <USART1_IRQHandler+0x130>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d123      	bne.n	8000d2e <USART1_IRQHandler+0xca>
        			{
        				g_frame_data[g_rx_line_index] = '\0';
 8000ce6:	4b2a      	ldr	r3, [pc, #168]	@ (8000d90 <USART1_IRQHandler+0x12c>)
 8000ce8:	881b      	ldrh	r3, [r3, #0]
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b2a      	ldr	r3, [pc, #168]	@ (8000d98 <USART1_IRQHandler+0x134>)
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	5499      	strb	r1, [r3, r2]
        				g_rx_len = g_rx_line_index;
 8000cf4:	4b26      	ldr	r3, [pc, #152]	@ (8000d90 <USART1_IRQHandler+0x12c>)
 8000cf6:	881b      	ldrh	r3, [r3, #0]
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	4b28      	ldr	r3, [pc, #160]	@ (8000d9c <USART1_IRQHandler+0x138>)
 8000cfc:	801a      	strh	r2, [r3, #0]
        				g_rx_cmplt = 1;
 8000cfe:	4b25      	ldr	r3, [pc, #148]	@ (8000d94 <USART1_IRQHandler+0x130>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	701a      	strb	r2, [r3, #0]
        				g_rx_line_index = 0;                     // reset  nhn dng mi
 8000d04:	4b22      	ldr	r3, [pc, #136]	@ (8000d90 <USART1_IRQHandler+0x12c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	801a      	strh	r2, [r3, #0]
        			if(g_rx_line_index > 0 && g_rx_cmplt == 0)   // ===== IMPROVED: ch x l khi c d liu v cha c lnh ang ch
 8000d0a:	e010      	b.n	8000d2e <USART1_IRQHandler+0xca>
        			}
        		}
        		else if(g_rx_line_index < sizeof(g_frame_data) - 1)
 8000d0c:	4b20      	ldr	r3, [pc, #128]	@ (8000d90 <USART1_IRQHandler+0x12c>)
 8000d0e:	881b      	ldrh	r3, [r3, #0]
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d14:	d80c      	bhi.n	8000d30 <USART1_IRQHandler+0xcc>
        		{
        			g_frame_data[g_rx_line_index++] = ch;
 8000d16:	4b1e      	ldr	r3, [pc, #120]	@ (8000d90 <USART1_IRQHandler+0x12c>)
 8000d18:	881b      	ldrh	r3, [r3, #0]
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	1c5a      	adds	r2, r3, #1
 8000d1e:	b291      	uxth	r1, r2
 8000d20:	4a1b      	ldr	r2, [pc, #108]	@ (8000d90 <USART1_IRQHandler+0x12c>)
 8000d22:	8011      	strh	r1, [r2, #0]
 8000d24:	4619      	mov	r1, r3
 8000d26:	4a1c      	ldr	r2, [pc, #112]	@ (8000d98 <USART1_IRQHandler+0x134>)
 8000d28:	7b7b      	ldrb	r3, [r7, #13]
 8000d2a:	5453      	strb	r3, [r2, r1]
 8000d2c:	e000      	b.n	8000d30 <USART1_IRQHandler+0xcc>
        			if(g_rx_line_index > 0 && g_rx_cmplt == 0)   // ===== IMPROVED: ch x l khi c d liu v cha c lnh ang ch
 8000d2e:	bf00      	nop
        	for(uint16_t i = 0; i < received; i++)
 8000d30:	8afb      	ldrh	r3, [r7, #22]
 8000d32:	3301      	adds	r3, #1
 8000d34:	82fb      	strh	r3, [r7, #22]
 8000d36:	8afa      	ldrh	r2, [r7, #22]
 8000d38:	89fb      	ldrh	r3, [r7, #14]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d3bf      	bcc.n	8000cbe <USART1_IRQHandler+0x5a>
        		}
        	}
        }

        // Reset NDTR to restart DMA - Improved: Reset DMA an ton  nhn dng tip theo
        DMA2_Stream2->CR &= ~DMA_SCR_EN;  // ===== NEW ADDED: Changed to Stream2
 8000d3e:	4b12      	ldr	r3, [pc, #72]	@ (8000d88 <USART1_IRQHandler+0x124>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a11      	ldr	r2, [pc, #68]	@ (8000d88 <USART1_IRQHandler+0x124>)
 8000d44:	f023 0301 	bic.w	r3, r3, #1
 8000d48:	6013      	str	r3, [r2, #0]
        while(DMA2_Stream2->CR & DMA_SCR_EN){}
 8000d4a:	bf00      	nop
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <USART1_IRQHandler+0x124>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 0301 	and.w	r3, r3, #1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d1f9      	bne.n	8000d4c <USART1_IRQHandler+0xe8>
        DMA2_Stream2->NDTR = UART_DATA_BUFF_SIZE;
 8000d58:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <USART1_IRQHandler+0x124>)
 8000d5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d5e:	605a      	str	r2, [r3, #4]
        DMA2->LIFCR = LIFCR_CLEAR2;  // Clear flags  // ===== NEW ADDED: Adjusted for Stream2
 8000d60:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <USART1_IRQHandler+0x13c>)
 8000d62:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8000d66:	609a      	str	r2, [r3, #8]
        DMA2_Stream2->CR |= DMA_SCR_EN;
 8000d68:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <USART1_IRQHandler+0x124>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a06      	ldr	r2, [pc, #24]	@ (8000d88 <USART1_IRQHandler+0x124>)
 8000d6e:	f043 0301 	orr.w	r3, r3, #1
 8000d72:	6013      	str	r3, [r2, #0]
    }
}
 8000d74:	bf00      	nop
 8000d76:	371c      	adds	r7, #28
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	40011000 	.word	0x40011000
 8000d84:	200004aa 	.word	0x200004aa
 8000d88:	40026440 	.word	0x40026440
 8000d8c:	200001a8 	.word	0x200001a8
 8000d90:	200004ae 	.word	0x200004ae
 8000d94:	200004a8 	.word	0x200004a8
 8000d98:	200003a8 	.word	0x200003a8
 8000d9c:	200004ac 	.word	0x200004ac
 8000da0:	40026400 	.word	0x40026400

08000da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000da4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ddc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000da8:	f7ff fbb4 	bl	8000514 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dac:	480c      	ldr	r0, [pc, #48]	@ (8000de0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dae:	490d      	ldr	r1, [pc, #52]	@ (8000de4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000db0:	4a0d      	ldr	r2, [pc, #52]	@ (8000de8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db4:	e002      	b.n	8000dbc <LoopCopyDataInit>

08000db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dba:	3304      	adds	r3, #4

08000dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc0:	d3f9      	bcc.n	8000db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8000df0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc8:	e001      	b.n	8000dce <LoopFillZerobss>

08000dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dcc:	3204      	adds	r2, #4

08000dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd0:	d3fb      	bcc.n	8000dca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dd2:	f000 f84d 	bl	8000e70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dd6:	f7ff fa97 	bl	8000308 <main>
  bx  lr    
 8000dda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ddc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de4:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000de8:	08001834 	.word	0x08001834
  ldr r2, =_sbss
 8000dec:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000df0:	20000600 	.word	0x20000600

08000df4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000df4:	e7fe      	b.n	8000df4 <ADC_IRQHandler>
	...

08000df8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <HAL_IncTick+0x20>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	461a      	mov	r2, r3
 8000e02:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <HAL_IncTick+0x24>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4413      	add	r3, r2
 8000e08:	4a04      	ldr	r2, [pc, #16]	@ (8000e1c <HAL_IncTick+0x24>)
 8000e0a:	6013      	str	r3, [r2, #0]
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	200004b4 	.word	0x200004b4

08000e20 <siprintf>:
 8000e20:	b40e      	push	{r1, r2, r3}
 8000e22:	b510      	push	{r4, lr}
 8000e24:	b09d      	sub	sp, #116	@ 0x74
 8000e26:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000e28:	9002      	str	r0, [sp, #8]
 8000e2a:	9006      	str	r0, [sp, #24]
 8000e2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000e30:	480a      	ldr	r0, [pc, #40]	@ (8000e5c <siprintf+0x3c>)
 8000e32:	9107      	str	r1, [sp, #28]
 8000e34:	9104      	str	r1, [sp, #16]
 8000e36:	490a      	ldr	r1, [pc, #40]	@ (8000e60 <siprintf+0x40>)
 8000e38:	f853 2b04 	ldr.w	r2, [r3], #4
 8000e3c:	9105      	str	r1, [sp, #20]
 8000e3e:	2400      	movs	r4, #0
 8000e40:	a902      	add	r1, sp, #8
 8000e42:	6800      	ldr	r0, [r0, #0]
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000e48:	f000 f98c 	bl	8001164 <_svfiprintf_r>
 8000e4c:	9b02      	ldr	r3, [sp, #8]
 8000e4e:	701c      	strb	r4, [r3, #0]
 8000e50:	b01d      	add	sp, #116	@ 0x74
 8000e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000e56:	b003      	add	sp, #12
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000004 	.word	0x20000004
 8000e60:	ffff0208 	.word	0xffff0208

08000e64 <__errno>:
 8000e64:	4b01      	ldr	r3, [pc, #4]	@ (8000e6c <__errno+0x8>)
 8000e66:	6818      	ldr	r0, [r3, #0]
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	20000004 	.word	0x20000004

08000e70 <__libc_init_array>:
 8000e70:	b570      	push	{r4, r5, r6, lr}
 8000e72:	4d0d      	ldr	r5, [pc, #52]	@ (8000ea8 <__libc_init_array+0x38>)
 8000e74:	4c0d      	ldr	r4, [pc, #52]	@ (8000eac <__libc_init_array+0x3c>)
 8000e76:	1b64      	subs	r4, r4, r5
 8000e78:	10a4      	asrs	r4, r4, #2
 8000e7a:	2600      	movs	r6, #0
 8000e7c:	42a6      	cmp	r6, r4
 8000e7e:	d109      	bne.n	8000e94 <__libc_init_array+0x24>
 8000e80:	4d0b      	ldr	r5, [pc, #44]	@ (8000eb0 <__libc_init_array+0x40>)
 8000e82:	4c0c      	ldr	r4, [pc, #48]	@ (8000eb4 <__libc_init_array+0x44>)
 8000e84:	f000 fc64 	bl	8001750 <_init>
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	10a4      	asrs	r4, r4, #2
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	42a6      	cmp	r6, r4
 8000e90:	d105      	bne.n	8000e9e <__libc_init_array+0x2e>
 8000e92:	bd70      	pop	{r4, r5, r6, pc}
 8000e94:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e98:	4798      	blx	r3
 8000e9a:	3601      	adds	r6, #1
 8000e9c:	e7ee      	b.n	8000e7c <__libc_init_array+0xc>
 8000e9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ea2:	4798      	blx	r3
 8000ea4:	3601      	adds	r6, #1
 8000ea6:	e7f2      	b.n	8000e8e <__libc_init_array+0x1e>
 8000ea8:	0800182c 	.word	0x0800182c
 8000eac:	0800182c 	.word	0x0800182c
 8000eb0:	0800182c 	.word	0x0800182c
 8000eb4:	08001830 	.word	0x08001830

08000eb8 <__retarget_lock_acquire_recursive>:
 8000eb8:	4770      	bx	lr

08000eba <__retarget_lock_release_recursive>:
 8000eba:	4770      	bx	lr

08000ebc <_free_r>:
 8000ebc:	b538      	push	{r3, r4, r5, lr}
 8000ebe:	4605      	mov	r5, r0
 8000ec0:	2900      	cmp	r1, #0
 8000ec2:	d041      	beq.n	8000f48 <_free_r+0x8c>
 8000ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000ec8:	1f0c      	subs	r4, r1, #4
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	bfb8      	it	lt
 8000ece:	18e4      	addlt	r4, r4, r3
 8000ed0:	f000 f8e0 	bl	8001094 <__malloc_lock>
 8000ed4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f4c <_free_r+0x90>)
 8000ed6:	6813      	ldr	r3, [r2, #0]
 8000ed8:	b933      	cbnz	r3, 8000ee8 <_free_r+0x2c>
 8000eda:	6063      	str	r3, [r4, #4]
 8000edc:	6014      	str	r4, [r2, #0]
 8000ede:	4628      	mov	r0, r5
 8000ee0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ee4:	f000 b8dc 	b.w	80010a0 <__malloc_unlock>
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <_free_r+0x42>
 8000eec:	6820      	ldr	r0, [r4, #0]
 8000eee:	1821      	adds	r1, r4, r0
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	bf01      	itttt	eq
 8000ef4:	6819      	ldreq	r1, [r3, #0]
 8000ef6:	685b      	ldreq	r3, [r3, #4]
 8000ef8:	1809      	addeq	r1, r1, r0
 8000efa:	6021      	streq	r1, [r4, #0]
 8000efc:	e7ed      	b.n	8000eda <_free_r+0x1e>
 8000efe:	461a      	mov	r2, r3
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	b10b      	cbz	r3, 8000f08 <_free_r+0x4c>
 8000f04:	42a3      	cmp	r3, r4
 8000f06:	d9fa      	bls.n	8000efe <_free_r+0x42>
 8000f08:	6811      	ldr	r1, [r2, #0]
 8000f0a:	1850      	adds	r0, r2, r1
 8000f0c:	42a0      	cmp	r0, r4
 8000f0e:	d10b      	bne.n	8000f28 <_free_r+0x6c>
 8000f10:	6820      	ldr	r0, [r4, #0]
 8000f12:	4401      	add	r1, r0
 8000f14:	1850      	adds	r0, r2, r1
 8000f16:	4283      	cmp	r3, r0
 8000f18:	6011      	str	r1, [r2, #0]
 8000f1a:	d1e0      	bne.n	8000ede <_free_r+0x22>
 8000f1c:	6818      	ldr	r0, [r3, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	6053      	str	r3, [r2, #4]
 8000f22:	4408      	add	r0, r1
 8000f24:	6010      	str	r0, [r2, #0]
 8000f26:	e7da      	b.n	8000ede <_free_r+0x22>
 8000f28:	d902      	bls.n	8000f30 <_free_r+0x74>
 8000f2a:	230c      	movs	r3, #12
 8000f2c:	602b      	str	r3, [r5, #0]
 8000f2e:	e7d6      	b.n	8000ede <_free_r+0x22>
 8000f30:	6820      	ldr	r0, [r4, #0]
 8000f32:	1821      	adds	r1, r4, r0
 8000f34:	428b      	cmp	r3, r1
 8000f36:	bf04      	itt	eq
 8000f38:	6819      	ldreq	r1, [r3, #0]
 8000f3a:	685b      	ldreq	r3, [r3, #4]
 8000f3c:	6063      	str	r3, [r4, #4]
 8000f3e:	bf04      	itt	eq
 8000f40:	1809      	addeq	r1, r1, r0
 8000f42:	6021      	streq	r1, [r4, #0]
 8000f44:	6054      	str	r4, [r2, #4]
 8000f46:	e7ca      	b.n	8000ede <_free_r+0x22>
 8000f48:	bd38      	pop	{r3, r4, r5, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200005fc 	.word	0x200005fc

08000f50 <sbrk_aligned>:
 8000f50:	b570      	push	{r4, r5, r6, lr}
 8000f52:	4e0f      	ldr	r6, [pc, #60]	@ (8000f90 <sbrk_aligned+0x40>)
 8000f54:	460c      	mov	r4, r1
 8000f56:	6831      	ldr	r1, [r6, #0]
 8000f58:	4605      	mov	r5, r0
 8000f5a:	b911      	cbnz	r1, 8000f62 <sbrk_aligned+0x12>
 8000f5c:	f000 fba4 	bl	80016a8 <_sbrk_r>
 8000f60:	6030      	str	r0, [r6, #0]
 8000f62:	4621      	mov	r1, r4
 8000f64:	4628      	mov	r0, r5
 8000f66:	f000 fb9f 	bl	80016a8 <_sbrk_r>
 8000f6a:	1c43      	adds	r3, r0, #1
 8000f6c:	d103      	bne.n	8000f76 <sbrk_aligned+0x26>
 8000f6e:	f04f 34ff 	mov.w	r4, #4294967295
 8000f72:	4620      	mov	r0, r4
 8000f74:	bd70      	pop	{r4, r5, r6, pc}
 8000f76:	1cc4      	adds	r4, r0, #3
 8000f78:	f024 0403 	bic.w	r4, r4, #3
 8000f7c:	42a0      	cmp	r0, r4
 8000f7e:	d0f8      	beq.n	8000f72 <sbrk_aligned+0x22>
 8000f80:	1a21      	subs	r1, r4, r0
 8000f82:	4628      	mov	r0, r5
 8000f84:	f000 fb90 	bl	80016a8 <_sbrk_r>
 8000f88:	3001      	adds	r0, #1
 8000f8a:	d1f2      	bne.n	8000f72 <sbrk_aligned+0x22>
 8000f8c:	e7ef      	b.n	8000f6e <sbrk_aligned+0x1e>
 8000f8e:	bf00      	nop
 8000f90:	200005f8 	.word	0x200005f8

08000f94 <_malloc_r>:
 8000f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f98:	1ccd      	adds	r5, r1, #3
 8000f9a:	f025 0503 	bic.w	r5, r5, #3
 8000f9e:	3508      	adds	r5, #8
 8000fa0:	2d0c      	cmp	r5, #12
 8000fa2:	bf38      	it	cc
 8000fa4:	250c      	movcc	r5, #12
 8000fa6:	2d00      	cmp	r5, #0
 8000fa8:	4606      	mov	r6, r0
 8000faa:	db01      	blt.n	8000fb0 <_malloc_r+0x1c>
 8000fac:	42a9      	cmp	r1, r5
 8000fae:	d904      	bls.n	8000fba <_malloc_r+0x26>
 8000fb0:	230c      	movs	r3, #12
 8000fb2:	6033      	str	r3, [r6, #0]
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000fba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001090 <_malloc_r+0xfc>
 8000fbe:	f000 f869 	bl	8001094 <__malloc_lock>
 8000fc2:	f8d8 3000 	ldr.w	r3, [r8]
 8000fc6:	461c      	mov	r4, r3
 8000fc8:	bb44      	cbnz	r4, 800101c <_malloc_r+0x88>
 8000fca:	4629      	mov	r1, r5
 8000fcc:	4630      	mov	r0, r6
 8000fce:	f7ff ffbf 	bl	8000f50 <sbrk_aligned>
 8000fd2:	1c43      	adds	r3, r0, #1
 8000fd4:	4604      	mov	r4, r0
 8000fd6:	d158      	bne.n	800108a <_malloc_r+0xf6>
 8000fd8:	f8d8 4000 	ldr.w	r4, [r8]
 8000fdc:	4627      	mov	r7, r4
 8000fde:	2f00      	cmp	r7, #0
 8000fe0:	d143      	bne.n	800106a <_malloc_r+0xd6>
 8000fe2:	2c00      	cmp	r4, #0
 8000fe4:	d04b      	beq.n	800107e <_malloc_r+0xea>
 8000fe6:	6823      	ldr	r3, [r4, #0]
 8000fe8:	4639      	mov	r1, r7
 8000fea:	4630      	mov	r0, r6
 8000fec:	eb04 0903 	add.w	r9, r4, r3
 8000ff0:	f000 fb5a 	bl	80016a8 <_sbrk_r>
 8000ff4:	4581      	cmp	r9, r0
 8000ff6:	d142      	bne.n	800107e <_malloc_r+0xea>
 8000ff8:	6821      	ldr	r1, [r4, #0]
 8000ffa:	1a6d      	subs	r5, r5, r1
 8000ffc:	4629      	mov	r1, r5
 8000ffe:	4630      	mov	r0, r6
 8001000:	f7ff ffa6 	bl	8000f50 <sbrk_aligned>
 8001004:	3001      	adds	r0, #1
 8001006:	d03a      	beq.n	800107e <_malloc_r+0xea>
 8001008:	6823      	ldr	r3, [r4, #0]
 800100a:	442b      	add	r3, r5
 800100c:	6023      	str	r3, [r4, #0]
 800100e:	f8d8 3000 	ldr.w	r3, [r8]
 8001012:	685a      	ldr	r2, [r3, #4]
 8001014:	bb62      	cbnz	r2, 8001070 <_malloc_r+0xdc>
 8001016:	f8c8 7000 	str.w	r7, [r8]
 800101a:	e00f      	b.n	800103c <_malloc_r+0xa8>
 800101c:	6822      	ldr	r2, [r4, #0]
 800101e:	1b52      	subs	r2, r2, r5
 8001020:	d420      	bmi.n	8001064 <_malloc_r+0xd0>
 8001022:	2a0b      	cmp	r2, #11
 8001024:	d917      	bls.n	8001056 <_malloc_r+0xc2>
 8001026:	1961      	adds	r1, r4, r5
 8001028:	42a3      	cmp	r3, r4
 800102a:	6025      	str	r5, [r4, #0]
 800102c:	bf18      	it	ne
 800102e:	6059      	strne	r1, [r3, #4]
 8001030:	6863      	ldr	r3, [r4, #4]
 8001032:	bf08      	it	eq
 8001034:	f8c8 1000 	streq.w	r1, [r8]
 8001038:	5162      	str	r2, [r4, r5]
 800103a:	604b      	str	r3, [r1, #4]
 800103c:	4630      	mov	r0, r6
 800103e:	f000 f82f 	bl	80010a0 <__malloc_unlock>
 8001042:	f104 000b 	add.w	r0, r4, #11
 8001046:	1d23      	adds	r3, r4, #4
 8001048:	f020 0007 	bic.w	r0, r0, #7
 800104c:	1ac2      	subs	r2, r0, r3
 800104e:	bf1c      	itt	ne
 8001050:	1a1b      	subne	r3, r3, r0
 8001052:	50a3      	strne	r3, [r4, r2]
 8001054:	e7af      	b.n	8000fb6 <_malloc_r+0x22>
 8001056:	6862      	ldr	r2, [r4, #4]
 8001058:	42a3      	cmp	r3, r4
 800105a:	bf0c      	ite	eq
 800105c:	f8c8 2000 	streq.w	r2, [r8]
 8001060:	605a      	strne	r2, [r3, #4]
 8001062:	e7eb      	b.n	800103c <_malloc_r+0xa8>
 8001064:	4623      	mov	r3, r4
 8001066:	6864      	ldr	r4, [r4, #4]
 8001068:	e7ae      	b.n	8000fc8 <_malloc_r+0x34>
 800106a:	463c      	mov	r4, r7
 800106c:	687f      	ldr	r7, [r7, #4]
 800106e:	e7b6      	b.n	8000fde <_malloc_r+0x4a>
 8001070:	461a      	mov	r2, r3
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	42a3      	cmp	r3, r4
 8001076:	d1fb      	bne.n	8001070 <_malloc_r+0xdc>
 8001078:	2300      	movs	r3, #0
 800107a:	6053      	str	r3, [r2, #4]
 800107c:	e7de      	b.n	800103c <_malloc_r+0xa8>
 800107e:	230c      	movs	r3, #12
 8001080:	6033      	str	r3, [r6, #0]
 8001082:	4630      	mov	r0, r6
 8001084:	f000 f80c 	bl	80010a0 <__malloc_unlock>
 8001088:	e794      	b.n	8000fb4 <_malloc_r+0x20>
 800108a:	6005      	str	r5, [r0, #0]
 800108c:	e7d6      	b.n	800103c <_malloc_r+0xa8>
 800108e:	bf00      	nop
 8001090:	200005fc 	.word	0x200005fc

08001094 <__malloc_lock>:
 8001094:	4801      	ldr	r0, [pc, #4]	@ (800109c <__malloc_lock+0x8>)
 8001096:	f7ff bf0f 	b.w	8000eb8 <__retarget_lock_acquire_recursive>
 800109a:	bf00      	nop
 800109c:	200005f4 	.word	0x200005f4

080010a0 <__malloc_unlock>:
 80010a0:	4801      	ldr	r0, [pc, #4]	@ (80010a8 <__malloc_unlock+0x8>)
 80010a2:	f7ff bf0a 	b.w	8000eba <__retarget_lock_release_recursive>
 80010a6:	bf00      	nop
 80010a8:	200005f4 	.word	0x200005f4

080010ac <__ssputs_r>:
 80010ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010b0:	688e      	ldr	r6, [r1, #8]
 80010b2:	461f      	mov	r7, r3
 80010b4:	42be      	cmp	r6, r7
 80010b6:	680b      	ldr	r3, [r1, #0]
 80010b8:	4682      	mov	sl, r0
 80010ba:	460c      	mov	r4, r1
 80010bc:	4690      	mov	r8, r2
 80010be:	d82d      	bhi.n	800111c <__ssputs_r+0x70>
 80010c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80010c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80010c8:	d026      	beq.n	8001118 <__ssputs_r+0x6c>
 80010ca:	6965      	ldr	r5, [r4, #20]
 80010cc:	6909      	ldr	r1, [r1, #16]
 80010ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80010d2:	eba3 0901 	sub.w	r9, r3, r1
 80010d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80010da:	1c7b      	adds	r3, r7, #1
 80010dc:	444b      	add	r3, r9
 80010de:	106d      	asrs	r5, r5, #1
 80010e0:	429d      	cmp	r5, r3
 80010e2:	bf38      	it	cc
 80010e4:	461d      	movcc	r5, r3
 80010e6:	0553      	lsls	r3, r2, #21
 80010e8:	d527      	bpl.n	800113a <__ssputs_r+0x8e>
 80010ea:	4629      	mov	r1, r5
 80010ec:	f7ff ff52 	bl	8000f94 <_malloc_r>
 80010f0:	4606      	mov	r6, r0
 80010f2:	b360      	cbz	r0, 800114e <__ssputs_r+0xa2>
 80010f4:	6921      	ldr	r1, [r4, #16]
 80010f6:	464a      	mov	r2, r9
 80010f8:	f000 fae6 	bl	80016c8 <memcpy>
 80010fc:	89a3      	ldrh	r3, [r4, #12]
 80010fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001106:	81a3      	strh	r3, [r4, #12]
 8001108:	6126      	str	r6, [r4, #16]
 800110a:	6165      	str	r5, [r4, #20]
 800110c:	444e      	add	r6, r9
 800110e:	eba5 0509 	sub.w	r5, r5, r9
 8001112:	6026      	str	r6, [r4, #0]
 8001114:	60a5      	str	r5, [r4, #8]
 8001116:	463e      	mov	r6, r7
 8001118:	42be      	cmp	r6, r7
 800111a:	d900      	bls.n	800111e <__ssputs_r+0x72>
 800111c:	463e      	mov	r6, r7
 800111e:	6820      	ldr	r0, [r4, #0]
 8001120:	4632      	mov	r2, r6
 8001122:	4641      	mov	r1, r8
 8001124:	f000 faa6 	bl	8001674 <memmove>
 8001128:	68a3      	ldr	r3, [r4, #8]
 800112a:	1b9b      	subs	r3, r3, r6
 800112c:	60a3      	str	r3, [r4, #8]
 800112e:	6823      	ldr	r3, [r4, #0]
 8001130:	4433      	add	r3, r6
 8001132:	6023      	str	r3, [r4, #0]
 8001134:	2000      	movs	r0, #0
 8001136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800113a:	462a      	mov	r2, r5
 800113c:	f000 fad2 	bl	80016e4 <_realloc_r>
 8001140:	4606      	mov	r6, r0
 8001142:	2800      	cmp	r0, #0
 8001144:	d1e0      	bne.n	8001108 <__ssputs_r+0x5c>
 8001146:	6921      	ldr	r1, [r4, #16]
 8001148:	4650      	mov	r0, sl
 800114a:	f7ff feb7 	bl	8000ebc <_free_r>
 800114e:	230c      	movs	r3, #12
 8001150:	f8ca 3000 	str.w	r3, [sl]
 8001154:	89a3      	ldrh	r3, [r4, #12]
 8001156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800115a:	81a3      	strh	r3, [r4, #12]
 800115c:	f04f 30ff 	mov.w	r0, #4294967295
 8001160:	e7e9      	b.n	8001136 <__ssputs_r+0x8a>
	...

08001164 <_svfiprintf_r>:
 8001164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001168:	4698      	mov	r8, r3
 800116a:	898b      	ldrh	r3, [r1, #12]
 800116c:	061b      	lsls	r3, r3, #24
 800116e:	b09d      	sub	sp, #116	@ 0x74
 8001170:	4607      	mov	r7, r0
 8001172:	460d      	mov	r5, r1
 8001174:	4614      	mov	r4, r2
 8001176:	d510      	bpl.n	800119a <_svfiprintf_r+0x36>
 8001178:	690b      	ldr	r3, [r1, #16]
 800117a:	b973      	cbnz	r3, 800119a <_svfiprintf_r+0x36>
 800117c:	2140      	movs	r1, #64	@ 0x40
 800117e:	f7ff ff09 	bl	8000f94 <_malloc_r>
 8001182:	6028      	str	r0, [r5, #0]
 8001184:	6128      	str	r0, [r5, #16]
 8001186:	b930      	cbnz	r0, 8001196 <_svfiprintf_r+0x32>
 8001188:	230c      	movs	r3, #12
 800118a:	603b      	str	r3, [r7, #0]
 800118c:	f04f 30ff 	mov.w	r0, #4294967295
 8001190:	b01d      	add	sp, #116	@ 0x74
 8001192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001196:	2340      	movs	r3, #64	@ 0x40
 8001198:	616b      	str	r3, [r5, #20]
 800119a:	2300      	movs	r3, #0
 800119c:	9309      	str	r3, [sp, #36]	@ 0x24
 800119e:	2320      	movs	r3, #32
 80011a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80011a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80011a8:	2330      	movs	r3, #48	@ 0x30
 80011aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001348 <_svfiprintf_r+0x1e4>
 80011ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80011b2:	f04f 0901 	mov.w	r9, #1
 80011b6:	4623      	mov	r3, r4
 80011b8:	469a      	mov	sl, r3
 80011ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80011be:	b10a      	cbz	r2, 80011c4 <_svfiprintf_r+0x60>
 80011c0:	2a25      	cmp	r2, #37	@ 0x25
 80011c2:	d1f9      	bne.n	80011b8 <_svfiprintf_r+0x54>
 80011c4:	ebba 0b04 	subs.w	fp, sl, r4
 80011c8:	d00b      	beq.n	80011e2 <_svfiprintf_r+0x7e>
 80011ca:	465b      	mov	r3, fp
 80011cc:	4622      	mov	r2, r4
 80011ce:	4629      	mov	r1, r5
 80011d0:	4638      	mov	r0, r7
 80011d2:	f7ff ff6b 	bl	80010ac <__ssputs_r>
 80011d6:	3001      	adds	r0, #1
 80011d8:	f000 80a7 	beq.w	800132a <_svfiprintf_r+0x1c6>
 80011dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80011de:	445a      	add	r2, fp
 80011e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80011e2:	f89a 3000 	ldrb.w	r3, [sl]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	f000 809f 	beq.w	800132a <_svfiprintf_r+0x1c6>
 80011ec:	2300      	movs	r3, #0
 80011ee:	f04f 32ff 	mov.w	r2, #4294967295
 80011f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80011f6:	f10a 0a01 	add.w	sl, sl, #1
 80011fa:	9304      	str	r3, [sp, #16]
 80011fc:	9307      	str	r3, [sp, #28]
 80011fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001202:	931a      	str	r3, [sp, #104]	@ 0x68
 8001204:	4654      	mov	r4, sl
 8001206:	2205      	movs	r2, #5
 8001208:	f814 1b01 	ldrb.w	r1, [r4], #1
 800120c:	484e      	ldr	r0, [pc, #312]	@ (8001348 <_svfiprintf_r+0x1e4>)
 800120e:	f7fe ffff 	bl	8000210 <memchr>
 8001212:	9a04      	ldr	r2, [sp, #16]
 8001214:	b9d8      	cbnz	r0, 800124e <_svfiprintf_r+0xea>
 8001216:	06d0      	lsls	r0, r2, #27
 8001218:	bf44      	itt	mi
 800121a:	2320      	movmi	r3, #32
 800121c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001220:	0711      	lsls	r1, r2, #28
 8001222:	bf44      	itt	mi
 8001224:	232b      	movmi	r3, #43	@ 0x2b
 8001226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800122a:	f89a 3000 	ldrb.w	r3, [sl]
 800122e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001230:	d015      	beq.n	800125e <_svfiprintf_r+0xfa>
 8001232:	9a07      	ldr	r2, [sp, #28]
 8001234:	4654      	mov	r4, sl
 8001236:	2000      	movs	r0, #0
 8001238:	f04f 0c0a 	mov.w	ip, #10
 800123c:	4621      	mov	r1, r4
 800123e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001242:	3b30      	subs	r3, #48	@ 0x30
 8001244:	2b09      	cmp	r3, #9
 8001246:	d94b      	bls.n	80012e0 <_svfiprintf_r+0x17c>
 8001248:	b1b0      	cbz	r0, 8001278 <_svfiprintf_r+0x114>
 800124a:	9207      	str	r2, [sp, #28]
 800124c:	e014      	b.n	8001278 <_svfiprintf_r+0x114>
 800124e:	eba0 0308 	sub.w	r3, r0, r8
 8001252:	fa09 f303 	lsl.w	r3, r9, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	9304      	str	r3, [sp, #16]
 800125a:	46a2      	mov	sl, r4
 800125c:	e7d2      	b.n	8001204 <_svfiprintf_r+0xa0>
 800125e:	9b03      	ldr	r3, [sp, #12]
 8001260:	1d19      	adds	r1, r3, #4
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	9103      	str	r1, [sp, #12]
 8001266:	2b00      	cmp	r3, #0
 8001268:	bfbb      	ittet	lt
 800126a:	425b      	neglt	r3, r3
 800126c:	f042 0202 	orrlt.w	r2, r2, #2
 8001270:	9307      	strge	r3, [sp, #28]
 8001272:	9307      	strlt	r3, [sp, #28]
 8001274:	bfb8      	it	lt
 8001276:	9204      	strlt	r2, [sp, #16]
 8001278:	7823      	ldrb	r3, [r4, #0]
 800127a:	2b2e      	cmp	r3, #46	@ 0x2e
 800127c:	d10a      	bne.n	8001294 <_svfiprintf_r+0x130>
 800127e:	7863      	ldrb	r3, [r4, #1]
 8001280:	2b2a      	cmp	r3, #42	@ 0x2a
 8001282:	d132      	bne.n	80012ea <_svfiprintf_r+0x186>
 8001284:	9b03      	ldr	r3, [sp, #12]
 8001286:	1d1a      	adds	r2, r3, #4
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	9203      	str	r2, [sp, #12]
 800128c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001290:	3402      	adds	r4, #2
 8001292:	9305      	str	r3, [sp, #20]
 8001294:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8001358 <_svfiprintf_r+0x1f4>
 8001298:	7821      	ldrb	r1, [r4, #0]
 800129a:	2203      	movs	r2, #3
 800129c:	4650      	mov	r0, sl
 800129e:	f7fe ffb7 	bl	8000210 <memchr>
 80012a2:	b138      	cbz	r0, 80012b4 <_svfiprintf_r+0x150>
 80012a4:	9b04      	ldr	r3, [sp, #16]
 80012a6:	eba0 000a 	sub.w	r0, r0, sl
 80012aa:	2240      	movs	r2, #64	@ 0x40
 80012ac:	4082      	lsls	r2, r0
 80012ae:	4313      	orrs	r3, r2
 80012b0:	3401      	adds	r4, #1
 80012b2:	9304      	str	r3, [sp, #16]
 80012b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80012b8:	4824      	ldr	r0, [pc, #144]	@ (800134c <_svfiprintf_r+0x1e8>)
 80012ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80012be:	2206      	movs	r2, #6
 80012c0:	f7fe ffa6 	bl	8000210 <memchr>
 80012c4:	2800      	cmp	r0, #0
 80012c6:	d036      	beq.n	8001336 <_svfiprintf_r+0x1d2>
 80012c8:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <_svfiprintf_r+0x1ec>)
 80012ca:	bb1b      	cbnz	r3, 8001314 <_svfiprintf_r+0x1b0>
 80012cc:	9b03      	ldr	r3, [sp, #12]
 80012ce:	3307      	adds	r3, #7
 80012d0:	f023 0307 	bic.w	r3, r3, #7
 80012d4:	3308      	adds	r3, #8
 80012d6:	9303      	str	r3, [sp, #12]
 80012d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80012da:	4433      	add	r3, r6
 80012dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80012de:	e76a      	b.n	80011b6 <_svfiprintf_r+0x52>
 80012e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80012e4:	460c      	mov	r4, r1
 80012e6:	2001      	movs	r0, #1
 80012e8:	e7a8      	b.n	800123c <_svfiprintf_r+0xd8>
 80012ea:	2300      	movs	r3, #0
 80012ec:	3401      	adds	r4, #1
 80012ee:	9305      	str	r3, [sp, #20]
 80012f0:	4619      	mov	r1, r3
 80012f2:	f04f 0c0a 	mov.w	ip, #10
 80012f6:	4620      	mov	r0, r4
 80012f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80012fc:	3a30      	subs	r2, #48	@ 0x30
 80012fe:	2a09      	cmp	r2, #9
 8001300:	d903      	bls.n	800130a <_svfiprintf_r+0x1a6>
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0c6      	beq.n	8001294 <_svfiprintf_r+0x130>
 8001306:	9105      	str	r1, [sp, #20]
 8001308:	e7c4      	b.n	8001294 <_svfiprintf_r+0x130>
 800130a:	fb0c 2101 	mla	r1, ip, r1, r2
 800130e:	4604      	mov	r4, r0
 8001310:	2301      	movs	r3, #1
 8001312:	e7f0      	b.n	80012f6 <_svfiprintf_r+0x192>
 8001314:	ab03      	add	r3, sp, #12
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	462a      	mov	r2, r5
 800131a:	4b0e      	ldr	r3, [pc, #56]	@ (8001354 <_svfiprintf_r+0x1f0>)
 800131c:	a904      	add	r1, sp, #16
 800131e:	4638      	mov	r0, r7
 8001320:	f3af 8000 	nop.w
 8001324:	1c42      	adds	r2, r0, #1
 8001326:	4606      	mov	r6, r0
 8001328:	d1d6      	bne.n	80012d8 <_svfiprintf_r+0x174>
 800132a:	89ab      	ldrh	r3, [r5, #12]
 800132c:	065b      	lsls	r3, r3, #25
 800132e:	f53f af2d 	bmi.w	800118c <_svfiprintf_r+0x28>
 8001332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001334:	e72c      	b.n	8001190 <_svfiprintf_r+0x2c>
 8001336:	ab03      	add	r3, sp, #12
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	462a      	mov	r2, r5
 800133c:	4b05      	ldr	r3, [pc, #20]	@ (8001354 <_svfiprintf_r+0x1f0>)
 800133e:	a904      	add	r1, sp, #16
 8001340:	4638      	mov	r0, r7
 8001342:	f000 f879 	bl	8001438 <_printf_i>
 8001346:	e7ed      	b.n	8001324 <_svfiprintf_r+0x1c0>
 8001348:	080017ee 	.word	0x080017ee
 800134c:	080017f8 	.word	0x080017f8
 8001350:	00000000 	.word	0x00000000
 8001354:	080010ad 	.word	0x080010ad
 8001358:	080017f4 	.word	0x080017f4

0800135c <_printf_common>:
 800135c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001360:	4616      	mov	r6, r2
 8001362:	4698      	mov	r8, r3
 8001364:	688a      	ldr	r2, [r1, #8]
 8001366:	690b      	ldr	r3, [r1, #16]
 8001368:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800136c:	4293      	cmp	r3, r2
 800136e:	bfb8      	it	lt
 8001370:	4613      	movlt	r3, r2
 8001372:	6033      	str	r3, [r6, #0]
 8001374:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001378:	4607      	mov	r7, r0
 800137a:	460c      	mov	r4, r1
 800137c:	b10a      	cbz	r2, 8001382 <_printf_common+0x26>
 800137e:	3301      	adds	r3, #1
 8001380:	6033      	str	r3, [r6, #0]
 8001382:	6823      	ldr	r3, [r4, #0]
 8001384:	0699      	lsls	r1, r3, #26
 8001386:	bf42      	ittt	mi
 8001388:	6833      	ldrmi	r3, [r6, #0]
 800138a:	3302      	addmi	r3, #2
 800138c:	6033      	strmi	r3, [r6, #0]
 800138e:	6825      	ldr	r5, [r4, #0]
 8001390:	f015 0506 	ands.w	r5, r5, #6
 8001394:	d106      	bne.n	80013a4 <_printf_common+0x48>
 8001396:	f104 0a19 	add.w	sl, r4, #25
 800139a:	68e3      	ldr	r3, [r4, #12]
 800139c:	6832      	ldr	r2, [r6, #0]
 800139e:	1a9b      	subs	r3, r3, r2
 80013a0:	42ab      	cmp	r3, r5
 80013a2:	dc26      	bgt.n	80013f2 <_printf_common+0x96>
 80013a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80013a8:	6822      	ldr	r2, [r4, #0]
 80013aa:	3b00      	subs	r3, #0
 80013ac:	bf18      	it	ne
 80013ae:	2301      	movne	r3, #1
 80013b0:	0692      	lsls	r2, r2, #26
 80013b2:	d42b      	bmi.n	800140c <_printf_common+0xb0>
 80013b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80013b8:	4641      	mov	r1, r8
 80013ba:	4638      	mov	r0, r7
 80013bc:	47c8      	blx	r9
 80013be:	3001      	adds	r0, #1
 80013c0:	d01e      	beq.n	8001400 <_printf_common+0xa4>
 80013c2:	6823      	ldr	r3, [r4, #0]
 80013c4:	6922      	ldr	r2, [r4, #16]
 80013c6:	f003 0306 	and.w	r3, r3, #6
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	bf02      	ittt	eq
 80013ce:	68e5      	ldreq	r5, [r4, #12]
 80013d0:	6833      	ldreq	r3, [r6, #0]
 80013d2:	1aed      	subeq	r5, r5, r3
 80013d4:	68a3      	ldr	r3, [r4, #8]
 80013d6:	bf0c      	ite	eq
 80013d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80013dc:	2500      	movne	r5, #0
 80013de:	4293      	cmp	r3, r2
 80013e0:	bfc4      	itt	gt
 80013e2:	1a9b      	subgt	r3, r3, r2
 80013e4:	18ed      	addgt	r5, r5, r3
 80013e6:	2600      	movs	r6, #0
 80013e8:	341a      	adds	r4, #26
 80013ea:	42b5      	cmp	r5, r6
 80013ec:	d11a      	bne.n	8001424 <_printf_common+0xc8>
 80013ee:	2000      	movs	r0, #0
 80013f0:	e008      	b.n	8001404 <_printf_common+0xa8>
 80013f2:	2301      	movs	r3, #1
 80013f4:	4652      	mov	r2, sl
 80013f6:	4641      	mov	r1, r8
 80013f8:	4638      	mov	r0, r7
 80013fa:	47c8      	blx	r9
 80013fc:	3001      	adds	r0, #1
 80013fe:	d103      	bne.n	8001408 <_printf_common+0xac>
 8001400:	f04f 30ff 	mov.w	r0, #4294967295
 8001404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001408:	3501      	adds	r5, #1
 800140a:	e7c6      	b.n	800139a <_printf_common+0x3e>
 800140c:	18e1      	adds	r1, r4, r3
 800140e:	1c5a      	adds	r2, r3, #1
 8001410:	2030      	movs	r0, #48	@ 0x30
 8001412:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001416:	4422      	add	r2, r4
 8001418:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800141c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001420:	3302      	adds	r3, #2
 8001422:	e7c7      	b.n	80013b4 <_printf_common+0x58>
 8001424:	2301      	movs	r3, #1
 8001426:	4622      	mov	r2, r4
 8001428:	4641      	mov	r1, r8
 800142a:	4638      	mov	r0, r7
 800142c:	47c8      	blx	r9
 800142e:	3001      	adds	r0, #1
 8001430:	d0e6      	beq.n	8001400 <_printf_common+0xa4>
 8001432:	3601      	adds	r6, #1
 8001434:	e7d9      	b.n	80013ea <_printf_common+0x8e>
	...

08001438 <_printf_i>:
 8001438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800143c:	7e0f      	ldrb	r7, [r1, #24]
 800143e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001440:	2f78      	cmp	r7, #120	@ 0x78
 8001442:	4691      	mov	r9, r2
 8001444:	4680      	mov	r8, r0
 8001446:	460c      	mov	r4, r1
 8001448:	469a      	mov	sl, r3
 800144a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800144e:	d807      	bhi.n	8001460 <_printf_i+0x28>
 8001450:	2f62      	cmp	r7, #98	@ 0x62
 8001452:	d80a      	bhi.n	800146a <_printf_i+0x32>
 8001454:	2f00      	cmp	r7, #0
 8001456:	f000 80d1 	beq.w	80015fc <_printf_i+0x1c4>
 800145a:	2f58      	cmp	r7, #88	@ 0x58
 800145c:	f000 80b8 	beq.w	80015d0 <_printf_i+0x198>
 8001460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001464:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001468:	e03a      	b.n	80014e0 <_printf_i+0xa8>
 800146a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800146e:	2b15      	cmp	r3, #21
 8001470:	d8f6      	bhi.n	8001460 <_printf_i+0x28>
 8001472:	a101      	add	r1, pc, #4	@ (adr r1, 8001478 <_printf_i+0x40>)
 8001474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001478:	080014d1 	.word	0x080014d1
 800147c:	080014e5 	.word	0x080014e5
 8001480:	08001461 	.word	0x08001461
 8001484:	08001461 	.word	0x08001461
 8001488:	08001461 	.word	0x08001461
 800148c:	08001461 	.word	0x08001461
 8001490:	080014e5 	.word	0x080014e5
 8001494:	08001461 	.word	0x08001461
 8001498:	08001461 	.word	0x08001461
 800149c:	08001461 	.word	0x08001461
 80014a0:	08001461 	.word	0x08001461
 80014a4:	080015e3 	.word	0x080015e3
 80014a8:	0800150f 	.word	0x0800150f
 80014ac:	0800159d 	.word	0x0800159d
 80014b0:	08001461 	.word	0x08001461
 80014b4:	08001461 	.word	0x08001461
 80014b8:	08001605 	.word	0x08001605
 80014bc:	08001461 	.word	0x08001461
 80014c0:	0800150f 	.word	0x0800150f
 80014c4:	08001461 	.word	0x08001461
 80014c8:	08001461 	.word	0x08001461
 80014cc:	080015a5 	.word	0x080015a5
 80014d0:	6833      	ldr	r3, [r6, #0]
 80014d2:	1d1a      	adds	r2, r3, #4
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6032      	str	r2, [r6, #0]
 80014d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80014dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80014e0:	2301      	movs	r3, #1
 80014e2:	e09c      	b.n	800161e <_printf_i+0x1e6>
 80014e4:	6833      	ldr	r3, [r6, #0]
 80014e6:	6820      	ldr	r0, [r4, #0]
 80014e8:	1d19      	adds	r1, r3, #4
 80014ea:	6031      	str	r1, [r6, #0]
 80014ec:	0606      	lsls	r6, r0, #24
 80014ee:	d501      	bpl.n	80014f4 <_printf_i+0xbc>
 80014f0:	681d      	ldr	r5, [r3, #0]
 80014f2:	e003      	b.n	80014fc <_printf_i+0xc4>
 80014f4:	0645      	lsls	r5, r0, #25
 80014f6:	d5fb      	bpl.n	80014f0 <_printf_i+0xb8>
 80014f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80014fc:	2d00      	cmp	r5, #0
 80014fe:	da03      	bge.n	8001508 <_printf_i+0xd0>
 8001500:	232d      	movs	r3, #45	@ 0x2d
 8001502:	426d      	negs	r5, r5
 8001504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001508:	4858      	ldr	r0, [pc, #352]	@ (800166c <_printf_i+0x234>)
 800150a:	230a      	movs	r3, #10
 800150c:	e011      	b.n	8001532 <_printf_i+0xfa>
 800150e:	6821      	ldr	r1, [r4, #0]
 8001510:	6833      	ldr	r3, [r6, #0]
 8001512:	0608      	lsls	r0, r1, #24
 8001514:	f853 5b04 	ldr.w	r5, [r3], #4
 8001518:	d402      	bmi.n	8001520 <_printf_i+0xe8>
 800151a:	0649      	lsls	r1, r1, #25
 800151c:	bf48      	it	mi
 800151e:	b2ad      	uxthmi	r5, r5
 8001520:	2f6f      	cmp	r7, #111	@ 0x6f
 8001522:	4852      	ldr	r0, [pc, #328]	@ (800166c <_printf_i+0x234>)
 8001524:	6033      	str	r3, [r6, #0]
 8001526:	bf14      	ite	ne
 8001528:	230a      	movne	r3, #10
 800152a:	2308      	moveq	r3, #8
 800152c:	2100      	movs	r1, #0
 800152e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001532:	6866      	ldr	r6, [r4, #4]
 8001534:	60a6      	str	r6, [r4, #8]
 8001536:	2e00      	cmp	r6, #0
 8001538:	db05      	blt.n	8001546 <_printf_i+0x10e>
 800153a:	6821      	ldr	r1, [r4, #0]
 800153c:	432e      	orrs	r6, r5
 800153e:	f021 0104 	bic.w	r1, r1, #4
 8001542:	6021      	str	r1, [r4, #0]
 8001544:	d04b      	beq.n	80015de <_printf_i+0x1a6>
 8001546:	4616      	mov	r6, r2
 8001548:	fbb5 f1f3 	udiv	r1, r5, r3
 800154c:	fb03 5711 	mls	r7, r3, r1, r5
 8001550:	5dc7      	ldrb	r7, [r0, r7]
 8001552:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001556:	462f      	mov	r7, r5
 8001558:	42bb      	cmp	r3, r7
 800155a:	460d      	mov	r5, r1
 800155c:	d9f4      	bls.n	8001548 <_printf_i+0x110>
 800155e:	2b08      	cmp	r3, #8
 8001560:	d10b      	bne.n	800157a <_printf_i+0x142>
 8001562:	6823      	ldr	r3, [r4, #0]
 8001564:	07df      	lsls	r7, r3, #31
 8001566:	d508      	bpl.n	800157a <_printf_i+0x142>
 8001568:	6923      	ldr	r3, [r4, #16]
 800156a:	6861      	ldr	r1, [r4, #4]
 800156c:	4299      	cmp	r1, r3
 800156e:	bfde      	ittt	le
 8001570:	2330      	movle	r3, #48	@ 0x30
 8001572:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001576:	f106 36ff 	addle.w	r6, r6, #4294967295
 800157a:	1b92      	subs	r2, r2, r6
 800157c:	6122      	str	r2, [r4, #16]
 800157e:	f8cd a000 	str.w	sl, [sp]
 8001582:	464b      	mov	r3, r9
 8001584:	aa03      	add	r2, sp, #12
 8001586:	4621      	mov	r1, r4
 8001588:	4640      	mov	r0, r8
 800158a:	f7ff fee7 	bl	800135c <_printf_common>
 800158e:	3001      	adds	r0, #1
 8001590:	d14a      	bne.n	8001628 <_printf_i+0x1f0>
 8001592:	f04f 30ff 	mov.w	r0, #4294967295
 8001596:	b004      	add	sp, #16
 8001598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800159c:	6823      	ldr	r3, [r4, #0]
 800159e:	f043 0320 	orr.w	r3, r3, #32
 80015a2:	6023      	str	r3, [r4, #0]
 80015a4:	4832      	ldr	r0, [pc, #200]	@ (8001670 <_printf_i+0x238>)
 80015a6:	2778      	movs	r7, #120	@ 0x78
 80015a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80015ac:	6823      	ldr	r3, [r4, #0]
 80015ae:	6831      	ldr	r1, [r6, #0]
 80015b0:	061f      	lsls	r7, r3, #24
 80015b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80015b6:	d402      	bmi.n	80015be <_printf_i+0x186>
 80015b8:	065f      	lsls	r7, r3, #25
 80015ba:	bf48      	it	mi
 80015bc:	b2ad      	uxthmi	r5, r5
 80015be:	6031      	str	r1, [r6, #0]
 80015c0:	07d9      	lsls	r1, r3, #31
 80015c2:	bf44      	itt	mi
 80015c4:	f043 0320 	orrmi.w	r3, r3, #32
 80015c8:	6023      	strmi	r3, [r4, #0]
 80015ca:	b11d      	cbz	r5, 80015d4 <_printf_i+0x19c>
 80015cc:	2310      	movs	r3, #16
 80015ce:	e7ad      	b.n	800152c <_printf_i+0xf4>
 80015d0:	4826      	ldr	r0, [pc, #152]	@ (800166c <_printf_i+0x234>)
 80015d2:	e7e9      	b.n	80015a8 <_printf_i+0x170>
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	f023 0320 	bic.w	r3, r3, #32
 80015da:	6023      	str	r3, [r4, #0]
 80015dc:	e7f6      	b.n	80015cc <_printf_i+0x194>
 80015de:	4616      	mov	r6, r2
 80015e0:	e7bd      	b.n	800155e <_printf_i+0x126>
 80015e2:	6833      	ldr	r3, [r6, #0]
 80015e4:	6825      	ldr	r5, [r4, #0]
 80015e6:	6961      	ldr	r1, [r4, #20]
 80015e8:	1d18      	adds	r0, r3, #4
 80015ea:	6030      	str	r0, [r6, #0]
 80015ec:	062e      	lsls	r6, r5, #24
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	d501      	bpl.n	80015f6 <_printf_i+0x1be>
 80015f2:	6019      	str	r1, [r3, #0]
 80015f4:	e002      	b.n	80015fc <_printf_i+0x1c4>
 80015f6:	0668      	lsls	r0, r5, #25
 80015f8:	d5fb      	bpl.n	80015f2 <_printf_i+0x1ba>
 80015fa:	8019      	strh	r1, [r3, #0]
 80015fc:	2300      	movs	r3, #0
 80015fe:	6123      	str	r3, [r4, #16]
 8001600:	4616      	mov	r6, r2
 8001602:	e7bc      	b.n	800157e <_printf_i+0x146>
 8001604:	6833      	ldr	r3, [r6, #0]
 8001606:	1d1a      	adds	r2, r3, #4
 8001608:	6032      	str	r2, [r6, #0]
 800160a:	681e      	ldr	r6, [r3, #0]
 800160c:	6862      	ldr	r2, [r4, #4]
 800160e:	2100      	movs	r1, #0
 8001610:	4630      	mov	r0, r6
 8001612:	f7fe fdfd 	bl	8000210 <memchr>
 8001616:	b108      	cbz	r0, 800161c <_printf_i+0x1e4>
 8001618:	1b80      	subs	r0, r0, r6
 800161a:	6060      	str	r0, [r4, #4]
 800161c:	6863      	ldr	r3, [r4, #4]
 800161e:	6123      	str	r3, [r4, #16]
 8001620:	2300      	movs	r3, #0
 8001622:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001626:	e7aa      	b.n	800157e <_printf_i+0x146>
 8001628:	6923      	ldr	r3, [r4, #16]
 800162a:	4632      	mov	r2, r6
 800162c:	4649      	mov	r1, r9
 800162e:	4640      	mov	r0, r8
 8001630:	47d0      	blx	sl
 8001632:	3001      	adds	r0, #1
 8001634:	d0ad      	beq.n	8001592 <_printf_i+0x15a>
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	079b      	lsls	r3, r3, #30
 800163a:	d413      	bmi.n	8001664 <_printf_i+0x22c>
 800163c:	68e0      	ldr	r0, [r4, #12]
 800163e:	9b03      	ldr	r3, [sp, #12]
 8001640:	4298      	cmp	r0, r3
 8001642:	bfb8      	it	lt
 8001644:	4618      	movlt	r0, r3
 8001646:	e7a6      	b.n	8001596 <_printf_i+0x15e>
 8001648:	2301      	movs	r3, #1
 800164a:	4632      	mov	r2, r6
 800164c:	4649      	mov	r1, r9
 800164e:	4640      	mov	r0, r8
 8001650:	47d0      	blx	sl
 8001652:	3001      	adds	r0, #1
 8001654:	d09d      	beq.n	8001592 <_printf_i+0x15a>
 8001656:	3501      	adds	r5, #1
 8001658:	68e3      	ldr	r3, [r4, #12]
 800165a:	9903      	ldr	r1, [sp, #12]
 800165c:	1a5b      	subs	r3, r3, r1
 800165e:	42ab      	cmp	r3, r5
 8001660:	dcf2      	bgt.n	8001648 <_printf_i+0x210>
 8001662:	e7eb      	b.n	800163c <_printf_i+0x204>
 8001664:	2500      	movs	r5, #0
 8001666:	f104 0619 	add.w	r6, r4, #25
 800166a:	e7f5      	b.n	8001658 <_printf_i+0x220>
 800166c:	080017ff 	.word	0x080017ff
 8001670:	08001810 	.word	0x08001810

08001674 <memmove>:
 8001674:	4288      	cmp	r0, r1
 8001676:	b510      	push	{r4, lr}
 8001678:	eb01 0402 	add.w	r4, r1, r2
 800167c:	d902      	bls.n	8001684 <memmove+0x10>
 800167e:	4284      	cmp	r4, r0
 8001680:	4623      	mov	r3, r4
 8001682:	d807      	bhi.n	8001694 <memmove+0x20>
 8001684:	1e43      	subs	r3, r0, #1
 8001686:	42a1      	cmp	r1, r4
 8001688:	d008      	beq.n	800169c <memmove+0x28>
 800168a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800168e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001692:	e7f8      	b.n	8001686 <memmove+0x12>
 8001694:	4402      	add	r2, r0
 8001696:	4601      	mov	r1, r0
 8001698:	428a      	cmp	r2, r1
 800169a:	d100      	bne.n	800169e <memmove+0x2a>
 800169c:	bd10      	pop	{r4, pc}
 800169e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80016a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80016a6:	e7f7      	b.n	8001698 <memmove+0x24>

080016a8 <_sbrk_r>:
 80016a8:	b538      	push	{r3, r4, r5, lr}
 80016aa:	4d06      	ldr	r5, [pc, #24]	@ (80016c4 <_sbrk_r+0x1c>)
 80016ac:	2300      	movs	r3, #0
 80016ae:	4604      	mov	r4, r0
 80016b0:	4608      	mov	r0, r1
 80016b2:	602b      	str	r3, [r5, #0]
 80016b4:	f7fe fef8 	bl	80004a8 <_sbrk>
 80016b8:	1c43      	adds	r3, r0, #1
 80016ba:	d102      	bne.n	80016c2 <_sbrk_r+0x1a>
 80016bc:	682b      	ldr	r3, [r5, #0]
 80016be:	b103      	cbz	r3, 80016c2 <_sbrk_r+0x1a>
 80016c0:	6023      	str	r3, [r4, #0]
 80016c2:	bd38      	pop	{r3, r4, r5, pc}
 80016c4:	200005f0 	.word	0x200005f0

080016c8 <memcpy>:
 80016c8:	440a      	add	r2, r1
 80016ca:	4291      	cmp	r1, r2
 80016cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80016d0:	d100      	bne.n	80016d4 <memcpy+0xc>
 80016d2:	4770      	bx	lr
 80016d4:	b510      	push	{r4, lr}
 80016d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80016da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80016de:	4291      	cmp	r1, r2
 80016e0:	d1f9      	bne.n	80016d6 <memcpy+0xe>
 80016e2:	bd10      	pop	{r4, pc}

080016e4 <_realloc_r>:
 80016e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016e8:	4607      	mov	r7, r0
 80016ea:	4614      	mov	r4, r2
 80016ec:	460d      	mov	r5, r1
 80016ee:	b921      	cbnz	r1, 80016fa <_realloc_r+0x16>
 80016f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80016f4:	4611      	mov	r1, r2
 80016f6:	f7ff bc4d 	b.w	8000f94 <_malloc_r>
 80016fa:	b92a      	cbnz	r2, 8001708 <_realloc_r+0x24>
 80016fc:	f7ff fbde 	bl	8000ebc <_free_r>
 8001700:	4625      	mov	r5, r4
 8001702:	4628      	mov	r0, r5
 8001704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001708:	f000 f81a 	bl	8001740 <_malloc_usable_size_r>
 800170c:	4284      	cmp	r4, r0
 800170e:	4606      	mov	r6, r0
 8001710:	d802      	bhi.n	8001718 <_realloc_r+0x34>
 8001712:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001716:	d8f4      	bhi.n	8001702 <_realloc_r+0x1e>
 8001718:	4621      	mov	r1, r4
 800171a:	4638      	mov	r0, r7
 800171c:	f7ff fc3a 	bl	8000f94 <_malloc_r>
 8001720:	4680      	mov	r8, r0
 8001722:	b908      	cbnz	r0, 8001728 <_realloc_r+0x44>
 8001724:	4645      	mov	r5, r8
 8001726:	e7ec      	b.n	8001702 <_realloc_r+0x1e>
 8001728:	42b4      	cmp	r4, r6
 800172a:	4622      	mov	r2, r4
 800172c:	4629      	mov	r1, r5
 800172e:	bf28      	it	cs
 8001730:	4632      	movcs	r2, r6
 8001732:	f7ff ffc9 	bl	80016c8 <memcpy>
 8001736:	4629      	mov	r1, r5
 8001738:	4638      	mov	r0, r7
 800173a:	f7ff fbbf 	bl	8000ebc <_free_r>
 800173e:	e7f1      	b.n	8001724 <_realloc_r+0x40>

08001740 <_malloc_usable_size_r>:
 8001740:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001744:	1f18      	subs	r0, r3, #4
 8001746:	2b00      	cmp	r3, #0
 8001748:	bfbc      	itt	lt
 800174a:	580b      	ldrlt	r3, [r1, r0]
 800174c:	18c0      	addlt	r0, r0, r3
 800174e:	4770      	bx	lr

08001750 <_init>:
 8001750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001752:	bf00      	nop
 8001754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001756:	bc08      	pop	{r3}
 8001758:	469e      	mov	lr, r3
 800175a:	4770      	bx	lr

0800175c <_fini>:
 800175c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800175e:	bf00      	nop
 8001760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001762:	bc08      	pop	{r3}
 8001764:	469e      	mov	lr, r3
 8001766:	4770      	bx	lr
