{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680052007376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 20:06:47 2023 " "Processing started: Tue Mar 28 20:06:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680052007388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052007388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052007388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680052007743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680052007743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../proj/src/ALU/ALU.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/ALU/ALU.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/adder_subber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/adder_subber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subber-structural " "Found design unit 1: adder_subber-structural" {  } { { "../../proj/src/ALU/adder_subber.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/adder_subber.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009848 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subber " "Found entity 1: adder_subber" {  } { { "../../proj/src/ALU/adder_subber.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/adder_subber.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavorial " "Found design unit 1: full_adder-behavorial" {  } { { "../../proj/src/ALU/full_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009849 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/ALU/full_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/full_adder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/ALU/invg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009850 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/ALU/invg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-structural " "Found design unit 1: logic-structural" {  } { { "../../proj/src/ALU/logic.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/logic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009851 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "../../proj/src/ALU/logic.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/logic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-dataflow " "Found design unit 1: mux2t1_N-dataflow" {  } { { "../../proj/src/ALU/mux2t1_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/mux2t1_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009852 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/ALU/mux2t1_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/mux2t1_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ones_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ones_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp-structural " "Found design unit 1: ones_comp-structural" {  } { { "../../proj/src/ALU/ones_comp.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ones_comp.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009853 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp " "Found entity 1: ones_comp" {  } { { "../../proj/src/ALU/ones_comp.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ones_comp.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_adder-structural " "Found design unit 1: ripple_adder-structural" {  } { { "../../proj/src/ALU/ripple_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ripple_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009855 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "../../proj/src/ALU/ripple_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ripple_adder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-structural " "Found design unit 1: shift-structural" {  } { { "../../proj/src/ALU/shift.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/shift.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009856 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../../proj/src/ALU/shift.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/shift.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/DMEM_WB_BufferReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/DMEM_WB_BufferReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMEM_WB_BufferReg-structural " "Found design unit 1: DMEM_WB_BufferReg-structural" {  } { { "../../proj/src/BufferReg/DMEM_WB_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/DMEM_WB_BufferReg.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009857 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM_WB_BufferReg " "Found entity 1: DMEM_WB_BufferReg" {  } { { "../../proj/src/BufferReg/DMEM_WB_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/DMEM_WB_BufferReg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/EX_DMEM_BufferReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/EX_DMEM_BufferReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_DMEM_BufferReg-structural " "Found design unit 1: EX_DMEM_BufferReg-structural" {  } { { "../../proj/src/BufferReg/EX_DMEM_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/EX_DMEM_BufferReg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009858 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_DMEM_BufferReg " "Found entity 1: EX_DMEM_BufferReg" {  } { { "../../proj/src/BufferReg/EX_DMEM_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/EX_DMEM_BufferReg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/ID_EX_BufferReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/ID_EX_BufferReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_BufferReg-structural " "Found design unit 1: ID_EX_BufferReg-structural" {  } { { "../../proj/src/BufferReg/ID_EX_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/ID_EX_BufferReg.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009860 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_BufferReg " "Found entity 1: ID_EX_BufferReg" {  } { { "../../proj/src/BufferReg/ID_EX_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/ID_EX_BufferReg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/IF_ID_BufferReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/IF_ID_BufferReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_BufferReg-structural " "Found design unit 1: IF_ID_BufferReg-structural" {  } { { "../../proj/src/BufferReg/IF_ID_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/IF_ID_BufferReg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009861 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_BufferReg " "Found entity 1: IF_ID_BufferReg" {  } { { "../../proj/src/BufferReg/IF_ID_BufferReg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/IF_ID_BufferReg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/reg_N_buff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/reg_N_buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N_buff-structural " "Found design unit 1: reg_N_buff-structural" {  } { { "../../proj/src/BufferReg/reg_N_buff.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/reg_N_buff.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009862 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N_buff " "Found entity 1: reg_N_buff" {  } { { "../../proj/src/BufferReg/reg_N_buff.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/reg_N_buff.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/MIPS_types.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/MIPS_types.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/decoder_5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/decoder_5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5t32-dataflow " "Found design unit 1: decoder_5t32-dataflow" {  } { { "../../proj/src/RegFile/decoder_5t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/decoder_5t32.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009864 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5t32 " "Found entity 1: decoder_5t32" {  } { { "../../proj/src/RegFile/decoder_5t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/decoder_5t32.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/RegFile/dffg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/dffg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009865 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/RegFile/dffg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/dffg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/mux_32t1_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/mux_32t1_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32t1_32b-dataflow " "Found design unit 1: mux_32t1_32b-dataflow" {  } { { "../../proj/src/RegFile/mux_32t1_32b.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/mux_32t1_32b.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009866 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32t1_32b " "Found entity 1: mux_32t1_32b" {  } { { "../../proj/src/RegFile/mux_32t1_32b.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/mux_32t1_32b.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-structural " "Found design unit 1: reg_N-structural" {  } { { "../../proj/src/RegFile/reg_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009867 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../../proj/src/RegFile/reg_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structural " "Found design unit 1: reg_file-structural" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009868 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_file.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-mixed " "Found design unit 1: MIPS_Processor-mixed" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009870 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009871 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/branch/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/branch/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-structural " "Found design unit 1: branch-structural" {  } { { "../../proj/src/branch/branch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/branch/branch.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009872 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../../proj/src/branch/branch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/branch/branch.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/control/control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009873 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/control/control.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/extender/extend_16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/extender/extend_16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend_16t32-dataflow " "Found design unit 1: extend_16t32-dataflow" {  } { { "../../proj/src/extender/extend_16t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/extender/extend_16t32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009874 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend_16t32 " "Found entity 1: extend_16t32" {  } { { "../../proj/src/extender/extend_16t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/extender/extend_16t32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/prefetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/prefetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prefetch-mixed " "Found design unit 1: prefetch-mixed" {  } { { "../../proj/src/prefetch/prefetch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/prefetch.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009876 ""} { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../../proj/src/prefetch/prefetch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/prefetch.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-datapath " "Found design unit 1: program_counter-datapath" {  } { { "../../proj/src/prefetch/program_counter.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/program_counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009877 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../proj/src/prefetch/program_counter.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/program_counter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052009877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052009877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680052009974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(49) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(49): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680052009976 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680052009976 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_BufferReg IF_ID_BufferReg:g_IF_ID_BufferReg " "Elaborating entity \"IF_ID_BufferReg\" for hierarchy \"IF_ID_BufferReg:g_IF_ID_BufferReg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_IF_ID_BufferReg" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_buff IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch " "Elaborating entity \"reg_N_buff\" for hierarchy \"IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\"" {  } { { "../../proj/src/BufferReg/IF_ID_BufferReg.vhd" "REG_branch" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/IF_ID_BufferReg.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI " "Elaborating entity \"dffg\" for hierarchy \"IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\"" {  } { { "../../proj/src/BufferReg/reg_N_buff.vhd" "\\G_NBit_Reg:0:DFFI" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/reg_N_buff.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_BufferReg ID_EX_BufferReg:g_ID_EX_BufferReg " "Elaborating entity \"ID_EX_BufferReg\" for hierarchy \"ID_EX_BufferReg:g_ID_EX_BufferReg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_ID_EX_BufferReg" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_buff ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_WE_SEL " "Elaborating entity \"reg_N_buff\" for hierarchy \"ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_WE_SEL\"" {  } { { "../../proj/src/BufferReg/ID_EX_BufferReg.vhd" "REG_reg_WE_SEL" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/ID_EX_BufferReg.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_buff ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_ADDR_SEL " "Elaborating entity \"reg_N_buff\" for hierarchy \"ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_reg_DST_ADDR_SEL\"" {  } { { "../../proj/src/BufferReg/ID_EX_BufferReg.vhd" "REG_reg_DST_ADDR_SEL" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/ID_EX_BufferReg.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_buff ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_rt_ADDR " "Elaborating entity \"reg_N_buff\" for hierarchy \"ID_EX_BufferReg:g_ID_EX_BufferReg\|reg_N_buff:REG_rt_ADDR\"" {  } { { "../../proj/src/BufferReg/ID_EX_BufferReg.vhd" "REG_rt_ADDR" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/BufferReg/ID_EX_BufferReg.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_DMEM_BufferReg EX_DMEM_BufferReg:g_EX_DMEM_BufferReg " "Elaborating entity \"EX_DMEM_BufferReg\" for hierarchy \"EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_EX_DMEM_BufferReg" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_WB_BufferReg DMEM_WB_BufferReg:g_DMEM_WB_BufferReg " "Elaborating entity \"DMEM_WB_BufferReg\" for hierarchy \"DMEM_WB_BufferReg:g_DMEM_WB_BufferReg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_DMEM_WB_BufferReg" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch prefetch:g_prefetch " "Elaborating entity \"prefetch\" for hierarchy \"prefetch:g_prefetch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_prefetch" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter prefetch:g_prefetch\|program_counter:g_PC_DFF " "Elaborating entity \"program_counter\" for hierarchy \"prefetch:g_prefetch\|program_counter:g_PC_DFF\"" {  } { { "../../proj/src/prefetch/prefetch.vhd" "g_PC_DFF" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/prefetch.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder prefetch:g_prefetch\|ripple_adder:g_PC_plus_4 " "Elaborating entity \"ripple_adder\" for hierarchy \"prefetch:g_prefetch\|ripple_adder:g_PC_plus_4\"" {  } { { "../../proj/src/prefetch/prefetch.vhd" "g_PC_plus_4" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/prefetch.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder prefetch:g_prefetch\|ripple_adder:g_PC_plus_4\|full_adder:\\G_NBit_ADDER:0:ADDERI " "Elaborating entity \"full_adder\" for hierarchy \"prefetch:g_prefetch\|ripple_adder:g_PC_plus_4\|full_adder:\\G_NBit_ADDER:0:ADDERI\"" {  } { { "../../proj/src/ALU/ripple_adder.vhd" "\\G_NBit_ADDER:0:ADDERI" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ripple_adder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:g_control " "Elaborating entity \"control\" for hierarchy \"control:g_control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_control" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:g_reg_File " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:g_reg_File\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_reg_File" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5t32 reg_file:g_reg_File\|decoder_5t32:G_5t32_DECODER " "Elaborating entity \"decoder_5t32\" for hierarchy \"reg_file:g_reg_File\|decoder_5t32:G_5t32_DECODER\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "G_5t32_DECODER" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_file.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N reg_file:g_reg_File\|reg_N:REG_0 " "Elaborating entity \"reg_N\" for hierarchy \"reg_file:g_reg_File\|reg_N:REG_0\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "REG_0" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_file.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052010830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32t1_32b reg_file:g_reg_File\|mux_32t1_32b:G_MUX_RS " "Elaborating entity \"mux_32t1_32b\" for hierarchy \"reg_file:g_reg_File\|mux_32t1_32b:G_MUX_RS\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "G_MUX_RS" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/RegFile/reg_file.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:g_branch " "Elaborating entity \"branch\" for hierarchy \"branch:g_branch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_branch" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_16t32 extend_16t32:g_extend " "Elaborating entity \"extend_16t32\" for hierarchy \"extend_16t32:g_extend\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_extend" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:g_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:g_ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_ALU" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subber ALU:g_ALU\|adder_subber:g_add_sub " "Elaborating entity \"adder_subber\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_add_sub" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp " "Elaborating entity \"ones_comp\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp\"" {  } { { "../../proj/src/ALU/adder_subber.vhd" "g_ones_comp" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/adder_subber.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp\|invg:\\G_NBit_ones_comp:0:INVI " "Elaborating entity \"invg\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp\|invg:\\G_NBit_ones_comp:0:INVI\"" {  } { { "../../proj/src/ALU/ones_comp.vhd" "\\G_NBit_ones_comp:0:INVI" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ones_comp.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:g_ALU\|adder_subber:g_add_sub\|mux2t1_N:g_mux2t1_N " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\|mux2t1_N:g_mux2t1_N\"" {  } { { "../../proj/src/ALU/adder_subber.vhd" "g_mux2t1_N" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/adder_subber.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic ALU:g_ALU\|logic:g_logic " "Elaborating entity \"logic\" for hierarchy \"ALU:g_ALU\|logic:g_logic\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_logic" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift ALU:g_ALU\|shift:g_shift " "Elaborating entity \"shift\" for hierarchy \"ALU:g_ALU\|shift:g_shift\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_shift" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:g_ALU\|shift:g_shift\|mux2t1_N:shampt " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:g_ALU\|shift:g_shift\|mux2t1_N:shampt\"" {  } { { "../../proj/src/ALU/shift.vhd" "shampt" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/shift.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder ALU:g_ALU\|ripple_adder:g_ripple_sll " "Elaborating entity \"ripple_adder\" for hierarchy \"ALU:g_ALU\|ripple_adder:g_ripple_sll\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_ripple_sll" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/ALU/ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052011824 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1680052014612 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052014612 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1680052014612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052015019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015020 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680052015020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052015088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052015088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0 " "Elaborated megafunction instantiation \"IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052015379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0 " "Instantiated megafunction \"IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680052015379 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680052015379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dkm " "Found entity 1: shift_taps_dkm" {  } { { "db/shift_taps_dkm.tdf" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/internal/QuartusWork/db/shift_taps_dkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052015428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052015428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1b1 " "Found entity 1: altsyncram_o1b1" {  } { { "db/altsyncram_o1b1.tdf" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/internal/QuartusWork/db/altsyncram_o1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052015543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052015543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/internal/QuartusWork/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052015663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052015663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/internal/QuartusWork/db/cntr_r8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680052015771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052015771 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680052016439 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_dkm.tdf" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/internal/QuartusWork/db/shift_taps_dkm.tdf" 39 2 0 } } { "../../proj/src/prefetch/program_counter.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/prefetch/program_counter.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680052016559 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680052016559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680052019311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680052027803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680052027803 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project2SW/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680052028413 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680052028413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4674 " "Implemented 4674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680052028414 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680052028414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4479 " "Implemented 4479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680052028414 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680052028414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680052028414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680052028539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 20:07:08 2023 " "Processing ended: Tue Mar 28 20:07:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680052028539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680052028539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680052028539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680052028539 ""}
