<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplusRFSOC</ProductFamily>
        <Part>xczu48dr-ffvg1517-2-e</Part>
        <TopModelName>fir</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=7 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.627</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>113</Best-caseLatency>
            <Average-caseLatency>113</Average-caseLatency>
            <Worst-caseLatency>113</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.565 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.565 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.565 us</Worst-caseRealTimeLatency>
            <Interval-min>107</Interval-min>
            <Interval-max>107</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <sample_loop>
                <Slack>3.65</Slack>
                <TripCount>100</TripCount>
                <Latency>111</Latency>
                <AbsoluteTimeLatency>555</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>13</PipelineDepth>
                <InstanceList/>
            </sample_loop>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>fir.cpp:9</SourceLocation>
            <SummaryOfLoopViolations>
                <sample_loop>
                    <Name>sample_loop</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fir.cpp:22</SourceLocation>
                </sample_loop>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>9</DSP>
            <FF>402</FF>
            <LUT>235</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2160</BRAM_18K>
            <DSP>4272</DSP>
            <FF>850560</FF>
            <LUT>425280</LUT>
            <URAM>80</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TVALID</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TDATA</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TREADY</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TREADY</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TDATA</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TVALID</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>fir</ModuleName>
            <BindInstances>mac_muladd_17s_15s_31s_32_4_1_U1 mac_muladd_17s_15s_31s_32_4_1_U1 mac_muladd_17s_14ns_32s_33_4_1_U2 mac_muladd_17s_14ns_32s_33_4_1_U2 mac_muladd_17s_14ns_32s_33_4_1_U2 mac_muladd_17s_14s_33s_33_4_1_U3 mac_muladd_17s_14s_33s_33_4_1_U3 mac_muladd_17s_14s_33s_33_4_1_U3 mac_muladd_17s_11ns_33s_33_4_1_U4 mac_muladd_17s_11ns_33s_33_4_1_U4 mac_muladd_17s_11ns_33s_33_4_1_U4 mac_muladd_17s_14ns_33s_33_4_1_U5 mac_muladd_17s_14ns_33s_33_4_1_U5 mac_muladd_17s_14ns_33s_33_4_1_U5 mac_muladd_17s_15s_33s_33_4_1_U6 mac_muladd_17s_15s_33s_33_4_1_U6 mac_muladd_17s_15s_33s_33_4_1_U6 mac_muladd_17s_13ns_33s_33_4_1_U7 mac_muladd_17s_13ns_33s_33_4_1_U7 mac_muladd_17s_13ns_33s_33_4_1_U7 mac_muladd_17s_12ns_33s_33_4_1_U8 mac_muladd_17s_12ns_33s_33_4_1_U8 mac_muladd_17s_12ns_33s_33_4_1_U8 mac_muladd_17s_13s_33s_33_4_1_U9 mac_muladd_17s_13s_33s_33_4_1_U9 mac_muladd_17s_13s_33s_33_4_1_U9 n_fu_206_p2 icmp_ln12_fu_212_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fir</Name>
            <Loops>
                <sample_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.627</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>113</Best-caseLatency>
                    <Average-caseLatency>113</Average-caseLatency>
                    <Worst-caseLatency>113</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.565 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.565 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.565 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>107</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=7 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sample_loop>
                        <Name>sample_loop</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>111</Latency>
                        <AbsoluteTimeLatency>0.555 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sample_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fir.cpp:9</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sample_loop>
                            <Name>sample_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fir.cpp:22</SourceLocation>
                        </sample_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2160</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>4272</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>402</FF>
                    <AVAIL_FF>850560</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>235</LUT>
                    <AVAIL_LUT>425280</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>80</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_15s_31s_32_4_1_U1" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_15s_31s_32_4_1_U1" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_14ns_32s_33_4_1_U2" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_14ns_32s_33_4_1_U2" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_14ns_32s_33_4_1_U2" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_14s_33s_33_4_1_U3" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_14s_33s_33_4_1_U3" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_14s_33s_33_4_1_U3" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_11ns_33s_33_4_1_U4" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_11ns_33s_33_4_1_U4" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_11ns_33s_33_4_1_U4" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_14ns_33s_33_4_1_U5" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_14ns_33s_33_4_1_U5" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_14ns_33s_33_4_1_U5" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_15s_33s_33_4_1_U6" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_15s_33s_33_4_1_U6" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_15s_33s_33_4_1_U6" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_13ns_33s_33_4_1_U7" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_13ns_33s_33_4_1_U7" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_13ns_33s_33_4_1_U7" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_12ns_33s_33_4_1_U8" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_12ns_33s_33_4_1_U8" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_12ns_33s_33_4_1_U8" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_13s_33s_33_4_1_U9" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_17s_13s_33s_33_4_1_U9" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln22_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_13s_33s_33_4_1_U9" SOURCE="fir.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sample_loop" OPTYPE="add" PRAGMA="" RTLNAME="n_fu_206_p2" SOURCE="fir.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="n" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sample_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_212_p2" SOURCE="fir.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim code_analyzer="1"/>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="ap_fixed&lt;17, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="in_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="ap_fixed&lt;19, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:in_r:out_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="24" portPrefix="in_r_">
            <ports>
                <port>in_r_TDATA</port>
                <port>in_r_TREADY</port>
                <port>in_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="24" portPrefix="out_r_">
            <ports>
                <port>out_r_TDATA</port>
                <port>out_r_TREADY</port>
                <port>out_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_r">in, both, 24, 1, 1</column>
                    <column name="out_r">out, both, 24, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, ap_fixed&lt;17 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="out">out, ap_fixed&lt;19 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in">in_r, interface</column>
                    <column name="out">out_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="fir.cpp:6" status="valid" parentFunction="fir" variable="in" isDirective="0" options="axis port=in"/>
        <Pragma type="interface" location="fir.cpp:7" status="valid" parentFunction="fir" variable="out" isDirective="0" options="axis port=out"/>
        <Pragma type="array_partition" location="fir.cpp:10" status="valid" parentFunction="fir" variable="reg" isDirective="0" options="variable=reg type=complete"/>
    </PragmaReport>
</profile>

