Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/presc_tb_isim_beh.exe" -prj "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/presc_tb_beh.prj" "work.presc_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/clk_prescaler.vhd" into library work
Parsing VHDL file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/presc_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96284 KB
Fuse CPU Usage: 1480 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture presc_a of entity clk_prescaler [\clk_prescaler(3)\]
Compiling architecture behavior of entity presc_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/presc_tb_isim_beh.exe
Fuse Memory Usage: 668588 KB
Fuse CPU Usage: 1570 ms
GCC CPU Usage: 170 ms
