Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 13 16:18:48 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing_summary -file ./report/pqcrystals_fips202_ref_sha3_256_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7vx980t-ffg1930
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.014        0.000                      0                 6890        0.081        0.000                      0                 6890        4.600        0.000                       0                  3363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.014        0.000                      0                 6890        0.081        0.000                      0                 6890        4.600        0.000                       0                  3363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/tmp_reg_3836_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 0.345ns (4.335%)  route 7.613ns (95.665%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X128Y240       FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/tmp_reg_3836_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y240       FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/tmp_reg_3836_reg[0]/Q
                         net (fo=14, routed)          0.464     1.260    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/tmp_reg_3836
    SLICE_X128Y239       LUT3 (Prop_lut3_I2_O)        0.043     1.303 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551[61]_i_3/O
                         net (fo=123, routed)         7.149     8.452    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551[61]_i_3_n_8
    SLICE_X117Y265       LUT5 (Prop_lut5_I4_O)        0.043     8.495 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573[47]_i_1/O
                         net (fo=1, routed)           0.000     8.495    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573[47]_i_1_n_8
    SLICE_X117Y265       FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X117Y265       FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[47]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X117Y265       FDRE (Setup_fdre_C_D)        0.034    10.509    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[47]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Agu_reg_3672_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Agu1_reg_639_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.266     0.266    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X141Y268       FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Agu_reg_3672_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y268       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Agu_reg_3672_reg[21]/Q
                         net (fo=1, routed)           0.054     0.420    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Agu1_reg_639_reg[52][1]
    SLICE_X140Y268       LUT6 (Prop_lut6_I4_O)        0.028     0.448 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Agu1_reg_639[21]_i_1/O
                         net (fo=1, routed)           0.000     0.448    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U_n_67
    SLICE_X140Y268       FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Agu1_reg_639_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.280     0.280    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X140Y268       FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Agu1_reg_639_reg[21]/C
                         clock pessimism              0.000     0.280    
    SLICE_X140Y268       FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Agu1_reg_639_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X7Y47    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X168Y268  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo_reg_3765_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X121Y215  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C



