git clone --depth 1 --no-tags https://github.com/Fatim-Sohail/RISC-V-CSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726918734
git clone --depth 1 --no-tags https://github.com/gautamkhatik/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730078210
git clone --depth 1 --no-tags https://github.com/James-Jagielski/cyclic-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728747811
git clone --depth 1 --no-tags https://github.com/davidepanzino/LAB3A_DeepLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727715106
git clone --depth 1 --no-tags https://github.com/DemetrioGurgel/ULA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731326094
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731282781
git clone --depth 1 --no-tags https://github.com/anlit75/SV-TBLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715927157
git clone --depth 1 --no-tags https://github.com/devadutt-github/ANN-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729391720
git clone --depth 1 --no-tags https://github.com/kitune-san/KF6845.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723706464
git clone --depth 1 --no-tags https://github.com/javi-18/USM-ARQUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729299895
git clone --depth 1 --no-tags https://github.com/Maani02/AXI_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731899647
git clone --depth 1 --no-tags https://github.com/CsehPeter/Sylox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719682336
git clone --depth 1 --no-tags https://github.com/ika-musume/IKA87AD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730813624
git clone --depth 1 --no-tags https://github.com/BlacksmithsHammer/some_good_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730009764
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Avalon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720038597
git clone --depth 1 --no-tags https://github.com/PathNaresh/SV_UVM_TestBench_-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719693936
git clone --depth 1 --no-tags https://github.com/VacheBarkhanajyan/combinational_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724703387
git clone --depth 1 --no-tags https://github.com/vishalvp123/Asynchronous-FIFO-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725138640
git clone --depth 1 --no-tags https://github.com/joe82512/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723710710
git clone --depth 1 --no-tags https://github.com/JakobFinci/VerilogGoodies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718433860
git clone --depth 1 --no-tags https://github.com/alanlicz/EE271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725994952
git clone --depth 1 --no-tags https://github.com/codevenktures/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727578706
git clone --depth 1 --no-tags https://github.com/EthChil/SV_AOC_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725902633
git clone --depth 1 --no-tags https://github.com/June611/Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720417519
git clone --depth 1 --no-tags https://github.com/KaiRoy/ece571-riscv-sv-conversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719843198
git clone --depth 1 --no-tags https://github.com/ani171/Adder_layered_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729511942
git clone --depth 1 --no-tags https://github.com/SirSdyro/ProjetoFinal-LCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726553653
git clone --depth 1 --no-tags https://github.com/varunghat/atmt-assignment-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730348362
git clone --depth 1 --no-tags https://github.com/dachariy/Vend2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730865236
git clone --depth 1 --no-tags https://github.com/yassinelkashef/Systolic-Matrix-Multiplier-3x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719714154
git clone --depth 1 --no-tags https://github.com/Samcooper01/551PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728282695
git clone --depth 1 --no-tags https://github.com/AnuragMalwee/spmm_gh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725793335
git clone --depth 1 --no-tags https://github.com/rgantonio/snitch_cluster_rebase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731057128
git clone --depth 1 --no-tags https://github.com/shrutigarg914/SIFTPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716341727
git clone --depth 1 --no-tags https://github.com/dubeyvin12070089/tutorial_git_github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730824908
git clone --depth 1 --no-tags https://github.com/AyanaAlemayehu/FPGA-QRCode-Reader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718888265
git clone --depth 1 --no-tags https://github.com/jgr1024/240D_softmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732239984
git clone --depth 1 --no-tags https://github.com/ChungKee/Ayschronous_FIFO_Assertion_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727547486
git clone --depth 1 --no-tags https://github.com/YKengo1224/rab4-submit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722870348
git clone --depth 1 --no-tags https://github.com/AnastasiaKurakina/laboratory-works-computer-aided-design-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717109289
git clone --depth 1 --no-tags https://github.com/TheGreatGitsby/rtl_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732416264
git clone --depth 1 --no-tags https://github.com/AtharvaPan265/DSD_LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718955711
git clone --depth 1 --no-tags https://github.com/basilm4r0/haraka-s-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731665087
git clone --depth 1 --no-tags https://github.com/Juan-Gg/cva6_labs_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727699498
git clone --depth 1 --no-tags https://github.com/AzazHassankhan/VerilogUtilitySuite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731753144
git clone --depth 1 --no-tags https://github.com/astrakhov-design/FRRD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726586763
git clone --depth 1 --no-tags https://github.com/cristiancristea00/fv-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719732772
git clone --depth 1 --no-tags https://github.com/Katanehh/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717709436
git clone --depth 1 --no-tags https://github.com/Konf/audio_synth_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716055448
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/Parameterized-UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717747577
git clone --depth 1 --no-tags https://github.com/Ankit7595/APB-Memory-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718161872
git clone --depth 1 --no-tags https://github.com/PrabhatChowdhary/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718514170
git clone --depth 1 --no-tags https://github.com/C1ndyJS/ArqCompu_IS614_UTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720619501
git clone --depth 1 --no-tags https://github.com/CalgaryISH/DAC_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719383322
git clone --depth 1 --no-tags https://github.com/PrabhatChowdhary/SystemVerilog-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720480978
git clone --depth 1 --no-tags https://github.com/sid-anand98/Verification-of-UART-in-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722319085
git clone --depth 1 --no-tags https://github.com/Taranehhhhhhhh/Lab-6-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720548455
git clone --depth 1 --no-tags https://github.com/verificationcodewithpriya/UVM-TB-for-DUAL-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724156523
git clone --depth 1 --no-tags https://github.com/01sharanshetty/FIFO_UVM_FINAL_WITH_SUBSCRIBER_EDA-QUESTA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726469634
git clone --depth 1 --no-tags https://github.com/SinsIsHere/gcm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721701513
git clone --depth 1 --no-tags https://github.com/AfifSiddiqi/RV32I-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727364095
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729347350
git clone --depth 1 --no-tags https://github.com/alokvishwa10/Design-and-Verification-of-SPI-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727988719
git clone --depth 1 --no-tags https://github.com/AnastasiaKurakina/LR2_SAPR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729807686
git clone --depth 1 --no-tags https://github.com/yiniwa/atmt_2023_assignment5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730680290
git clone --depth 1 --no-tags https://github.com/ibrahim11235/UVM-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730950808
git clone --depth 1 --no-tags https://github.com/3bdumhrous/ITI-Graduation-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731133028
git clone --depth 1 --no-tags https://github.com/SV-UVM-Enthusiast/UVM_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719057895
git clone --depth 1 --no-tags https://github.com/I-am-MIN/verilog-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717761201
git clone --depth 1 --no-tags https://github.com/MicRaj/DSDCoursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724187966
git clone --depth 1 --no-tags https://github.com/RaviduHM99/RoXXon-MVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730736022
git clone --depth 1 --no-tags https://github.com/flowlikee/smallcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724951051
git clone --depth 1 --no-tags https://github.com/HanaYuki399/Bf_16_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728182932
git clone --depth 1 --no-tags https://github.com/MobinaMhr/Computer-Aided-Design-F2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725185643
git clone --depth 1 --no-tags https://github.com/The-Chairman/MESTPro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718665043
git clone --depth 1 --no-tags https://github.com/Shuregg/spi-master-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726382394
git clone --depth 1 --no-tags https://github.com/HipEx15/Verilog_FIFO_LIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718090010
git clone --depth 1 --no-tags https://github.com/rodrigo-breia-lopes/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719317626
git clone --depth 1 --no-tags https://github.com/tiziberto/proyectoarqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719782005
git clone --depth 1 --no-tags https://github.com/verificationcodewithpriya/SYNCHRONOUS-FIFO-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721268120
git clone --depth 1 --no-tags https://github.com/PurvinTalati/RP2040-Verilog-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719849663
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/ex5-Lab2-Intro-to-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723268368
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/ex4-Lab2-Intro-to-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723267742
git clone --depth 1 --no-tags https://github.com/aravChamp/bkupNachi2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724693604
git clone --depth 1 --no-tags https://github.com/shoaibahmed1085/CRCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724946985
git clone --depth 1 --no-tags https://github.com/alokvishwa10/Design-and-Verification-of-UART-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727990583
git clone --depth 1 --no-tags https://github.com/peacewang017/RISC-V_CPU-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716618114
git clone --depth 1 --no-tags https://github.com/mansithakare123/GaussianSampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724826468
git clone --depth 1 --no-tags https://github.com/KING-VA/Bringup-EE194.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729992841
git clone --depth 1 --no-tags https://github.com/TipsterTrickster/ECE275PongProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721313988
git clone --depth 1 --no-tags https://github.com/lightcharm/SPI_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729610594
git clone --depth 1 --no-tags https://github.com/nic-day/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719294132
git clone --depth 1 --no-tags https://github.com/ayesha-akhter/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730334043
git clone --depth 1 --no-tags https://github.com/jayanta1996/axis_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726191279
git clone --depth 1 --no-tags https://github.com/vishalvp123/Interview-Question-on-duty-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727559059
git clone --depth 1 --no-tags https://github.com/Kevin-Caldwell/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718860543
git clone --depth 1 --no-tags https://github.com/sjb565/Fpgesture-controlled-video-enhancement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731832867
