<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>RTLib: core::stm32f1::GPIO Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">RTLib
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classcore_1_1stm32f1_1_1GPIO.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classcore_1_1stm32f1_1_1GPIO-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">core::stm32f1::GPIO Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F1xx-specific HAL implementation for <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> pins.  
 <a href="classcore_1_1stm32f1_1_1GPIO.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f1_2gpio_8h_source.html">gpio.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcore_1_1stm32f1_1_1GPIO_1_1Config.html">Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration for <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a>.  <a href="structcore_1_1stm32f1_1_1GPIO_1_1Config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:abea844b50077aeb195a1bb6ca3e70b98"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98">Configuration</a> : uint8_t { <br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98a80edff6319920dbe40fcd0e234618965">Configuration::kInputAnalog</a> = 0x0, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98ab5879b14ec00841357a210e797e5a76e">Configuration::kInputFloat</a>, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98af4d467e56ea39b4e4af05936eb668e1a">Configuration::kInputPullUpDown</a>, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98af2b4706d89078dd15a551a4ee0e8df02">Configuration::kOutputPushPull</a> = 0x0, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98aaec9e588c1a9d686eaeac313091b871b">Configuration::kOutputOpenDrain</a>, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98a0cd67434114c30d8fa8c14e2e92f1b34">Configuration::kOutputAltFnPushPull</a>, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98ae3aa4fc6f4778c13e939d61fd19a3766">Configuration::kOutputAltFnOpenDrain</a>
<br/>
 }</td></tr>
<tr class="memdesc:abea844b50077aeb195a1bb6ca3e70b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for different <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> configurations.  <a href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98">More...</a><br/></td></tr>
<tr class="separator:abea844b50077aeb195a1bb6ca3e70b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf9e4d2b1e67f68d2d99516c443cd38"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38">Mode</a> : uint8_t { <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38ae22aedaa9915a19ef49578764f6dea64">Mode::kInput</a>, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38a045f03ad30e5dbf34a8cc8217c90d6d9">Mode::kOutput10MHz</a>, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38a8667e22d334b6419f94f305ebad16398">Mode::kOutput2MHz</a>, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38a436fbc478eea2f41a52a8d3dbdcffa36">Mode::kOutput50MHz</a>
 }</td></tr>
<tr class="memdesc:aecf9e4d2b1e67f68d2d99516c443cd38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for different <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> modes.  <a href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38">More...</a><br/></td></tr>
<tr class="separator:aecf9e4d2b1e67f68d2d99516c443cd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75e8ab6c8a04d7cdb1dcba07b47bd47"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47">JTAGDisables</a> : uint32_t { <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47aae1ee75b54c80b048e316b7300601e49">JTAGDisables::kNoDisable</a> = AFIO_MAPR_SWJ_CFG_FULL_SWJ, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47abb884a8138ab87b5f58002396e84fddd">JTAGDisables::kNoJNTRST</a> = AFIO_MAPR_SWJ_CFG_FULL_SWJ_NO_JNTRST, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47a2ca484eb019b0b0d4fba9931c690a106">JTAGDisables::kDisableJTAG</a> = AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_ON, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47a1aa62a321efafd8c7ec323bc14ef7cc3">JTAGDisables::kDisableJTAGSW</a> = AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_OFF
 }</td></tr>
<tr class="memdesc:ac75e8ab6c8a04d7cdb1dcba07b47bd47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for different Serial Wire JTAG states.  <a href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47">More...</a><br/></td></tr>
<tr class="separator:ac75e8ab6c8a04d7cdb1dcba07b47bd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e4537b450881350d74a5b8f595a7a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2">PriRemap</a> : uint32_t { <br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ad24fc63e8da1072dbe2fdb3c1be700b1">PriRemap::kADC2ExtTrigReg</a> = AFIO_MAPR_ADC2_ETRGREG_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ace08108fe28e2240f62f29482b1bf765">PriRemap::kADC2ExtTrigInj</a> = AFIO_MAPR_ADC2_ETRGINJ_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a7127d7ede0daa82eda711eaad7db052c">PriRemap::kADC1ExtTrigReg</a> = AFIO_MAPR_ADC1_ETRGREG_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ad3c1bdc3de5270e2ccced80cd11d9339">PriRemap::kADC1ExtTrigInj</a> = AFIO_MAPR_ADC1_ETRGINJ_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ac11f0f0307f71f97d5416a206e2612f9">PriRemap::kTIM5Ch4</a> = AFIO_MAPR_TIM5CH4_IREMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a66f25d094f797dd6b2ef7ee4283c35a6">PriRemap::kPD01</a> = AFIO_MAPR_PD01_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2abace49fe2b78cfa2ec0f4f840920437f">PriRemap::kTIM4</a> = AFIO_MAPR_TIM4_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ad76fa9eaf4ab408d40da6d17cf6fe90e">PriRemap::kUSART2</a> = AFIO_MAPR_USART2_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ad46a951c11b99e2d0fc45118f9fcc9f4">PriRemap::kUSART1</a> = AFIO_MAPR_USART1_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a8757a3ca9ffe3caa5def5653bcea8e9d">PriRemap::kI2C1</a> = AFIO_MAPR_I2C1_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a8bfaa64ffe6fde89b7d7eba97bd6a67b">PriRemap::kSPI1</a> = AFIO_MAPR_SPI1_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2acbf41b6d2b355ba941ccc82a7d63ee94">PriRemap::kCAN1PA</a> = AFIO_MAPR_CAN1_REMAP_PORTA, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a9bd7febcb18488d0058b6f4e47cd3914">PriRemap::kCAN1PB</a> = AFIO_MAPR_CAN1_REMAP_PORTB, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a24519b10511bf86a4148607ca0b6ff30">PriRemap::kCAN1PD</a> = AFIO_MAPR_CAN1_REMAP_PORTD, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2adbeee5abf198f5322fac595e632763e7">PriRemap::kTIM3NoRemap</a> = AFIO_MAPR_TIM3_REMAP_NO_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a671c67c00b7d2c76b8d4880ccc8ef33b">PriRemap::kTIM3PartRemap</a> = AFIO_MAPR_TIM3_REMAP_PARTIAL_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ad26819636e34670c26d523633121c0e4">PriRemap::kTIM3FullRemap</a> = AFIO_MAPR_TIM3_REMAP_FULL_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2aaff3589a69d6ae4791f5e9c315c5c2d0">PriRemap::kTIM2NoRemap</a> = AFIO_MAPR_TIM2_REMAP_NO_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a32e087c98cb7d0a928e90c259eb27da3">PriRemap::kTIM2PartRemap1</a> = AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP1, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a9b98d4441daae59cb04d35a0f2d5bd5b">PriRemap::kTIM2PartRemap2</a> = AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP2, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a4d56a41c8a2d0bcc0284a20ad9869d73">PriRemap::kTIM2FullRemap</a> = AFIO_MAPR_TIM2_REMAP_FULL_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a9ac5e218a9bd6b642c99fdb511362820">PriRemap::kTIM1NoRemap</a> = AFIO_MAPR_TIM1_REMAP_NO_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a95886af8127be528d5b5c9366ee90b2d">PriRemap::kTIM1PartRemap</a> = AFIO_MAPR_TIM1_REMAP_PARTIAL_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a9058794fa4b5e70ee9248608b0ee550b">PriRemap::kTIM1FullRemap</a> = AFIO_MAPR_TIM1_REMAP_FULL_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a4d407b222dae27c44122f742f2b186ed">PriRemap::kUSART3NoRemap</a> = AFIO_MAPR_USART3_REMAP_NO_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ab14f3dc3ebec8634c0b9a6928621315a">PriRemap::kUSART3PartRemap</a> = AFIO_MAPR_USART3_REMAP_PARTIAL_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2ae775da4142c3215e73e658ca8da40664">PriRemap::kUSART3FullRemap</a> = AFIO_MAPR_USART3_REMAP_FULL_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a196f8a7e41b6da519f9c7e49ecd4077f">PriRemap::kPTPPPS</a> = AFIO_MAPR_PTP_PPS_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a09c5690424cc871cae6339ec600410c9">PriRemap::kTIM2IntTrig1</a> = AFIO_MAPR_TIM2ITR1_IREMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a43aa2db6914f5a8c3c04174620b9c09b">PriRemap::kSPI3</a> = AFIO_MAPR_SPI3_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a3d108bf412fafda72cc09c5a53d4b4e4">PriRemap::kMIIOrRMIISelect</a> = AFIO_MAPR_MII_RMII_SEL, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a574d7302a17aa178e3df312c903964c9">PriRemap::kCAN2</a> = AFIO_MAPR_CAN2_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2a2c8de8492cbbdd7fded81524dc76f9f6">PriRemap::kEthMAC</a> = AFIO_MAPR_ETH_REMAP
<br/>
 }</td></tr>
<tr class="memdesc:a19e4537b450881350d74a5b8f595a7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the primary set of different alternate function remaps.  <a href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2">More...</a><br/></td></tr>
<tr class="separator:a19e4537b450881350d74a5b8f595a7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb29d2496014a1a51f27fe544e3c26b5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5">SecRemap</a> : uint32_t { <br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a40af9677a5538f4edee2539cb38380fd">SecRemap::kMisc</a> = AFIO_MAPR2_MISC_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a6cd3ce770e669f68dc19a246f0abdf97">SecRemap::kTIM12</a> = AFIO_MAPR2_TIM12_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5ae8a5909b4324fa35238da527b7da91d0">SecRemap::kTIM76DMA</a> = AFIO_MAPR2_TIM76_DAC_DMA_REMAPE, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a726a1803cdca4ba82154cbef9331c225">SecRemap::kDisconnectNADV</a> = AFIO_MAPR2_FSMC_NADV_DISCONNECT, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a02a2b7e2af969c9bbe82442a8acb4f9c">SecRemap::kTIM14</a> = AFIO_MAPR2_TIM14_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a4391a26d45b3233c4a5a4b209542164e">SecRemap::kTIM13</a> = AFIO_MAPR2_TIM13_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a299dc58ccc1ebb46b241ce915b4703ed">SecRemap::kTIM11</a> = AFIO_MAPR2_TIM11_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5ab2e3b112b447376aa3f73e1363a173c1">SecRemap::kTIM10</a> = AFIO_MAPR2_TIM10_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5aa6990e84524a3f9d4cab63dd75e578f9">SecRemap::kTIM9</a> = AFIO_MAPR2_TIM9_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a621c8fead6ef4c11c80af3af8f93012f">SecRemap::kTIM1DMA</a> = AFIO_MAPR2_TIM1_DMA_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5ac7f00730d373ca31ad027e3c1af1ef3a">SecRemap::kCEC</a> = AFIO_MAPR2_CEC_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a5ed17cdd7b0498b2a1e2bf20bce7b05b">SecRemap::kTIM17</a> = AFIO_MAPR2_TIM17_REMAP, 
<br/>
&#160;&#160;<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5aad3219fe0b78790cdea05ecbde9fd648">SecRemap::kTIM16</a> = AFIO_MAPR2_TIM16_REMAP, 
<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5a55096f9aef2c57902a0f11736558dd62">SecRemap::kTIM15</a> = AFIO_MAPR1_TIM16_REMAP
<br/>
 }</td></tr>
<tr class="memdesc:acb29d2496014a1a51f27fe544e3c26b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the secondary set of different alternate function remaps.  <a href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5">More...</a><br/></td></tr>
<tr class="separator:acb29d2496014a1a51f27fe544e3c26b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ad4ecbea1ca1161cb3aa0b01d25928"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a01ad4ecbea1ca1161cb3aa0b01d25928">AltFnMaps</a> = uint32_t</td></tr>
<tr class="memdesc:a01ad4ecbea1ca1161cb3aa0b01d25928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definition for alternate function selection.  <a href="#a01ad4ecbea1ca1161cb3aa0b01d25928">More...</a><br/></td></tr>
<tr class="separator:a01ad4ecbea1ca1161cb3aa0b01d25928"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a460a08c469cf18d577093cfc2a3ba9a8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a460a08c469cf18d577093cfc2a3ba9a8">GPIO</a> (const <a class="el" href="structcore_1_1stm32f1_1_1GPIO_1_1Config.html">Config</a> &amp;config)</td></tr>
<tr class="memdesc:a460a08c469cf18d577093cfc2a3ba9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion constructor.  <a href="#a460a08c469cf18d577093cfc2a3ba9a8">More...</a><br/></td></tr>
<tr class="separator:a460a08c469cf18d577093cfc2a3ba9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f9119f6d677b0944c3ba4043da570a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a92f9119f6d677b0944c3ba4043da570a">GPIO</a> (<a class="el" href="util_8h.html#a1b2f6d8df0170b52482849bd68990c4a">Pinout</a> pin, <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98">Configuration</a> cnf, <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38">Mode</a> mode)</td></tr>
<tr class="memdesc:a92f9119f6d677b0944c3ba4043da570a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor for internal API use.  <a href="#a92f9119f6d677b0944c3ba4043da570a">More...</a><br/></td></tr>
<tr class="separator:a92f9119f6d677b0944c3ba4043da570a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b1c870909e87c38ffea80056b83fc8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ad0b1c870909e87c38ffea80056b83fc8">~GPIO</a> ()=default</td></tr>
<tr class="separator:ad0b1c870909e87c38ffea80056b83fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af06e4b13ed54987bdf4dc6d83eb3416e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#af06e4b13ed54987bdf4dc6d83eb3416e">GPIO</a> (<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&amp;other) noexcept=default</td></tr>
<tr class="memdesc:af06e4b13ed54987bdf4dc6d83eb3416e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move constructor.  <a href="#af06e4b13ed54987bdf4dc6d83eb3416e">More...</a><br/></td></tr>
<tr class="separator:af06e4b13ed54987bdf4dc6d83eb3416e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492dfebca032323ebd69ef0565fa3a09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a492dfebca032323ebd69ef0565fa3a09">operator=</a> (<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&amp;other) noexcept=default</td></tr>
<tr class="memdesc:a492dfebca032323ebd69ef0565fa3a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move assignment operator.  <a href="#a492dfebca032323ebd69ef0565fa3a09">More...</a><br/></td></tr>
<tr class="separator:a492dfebca032323ebd69ef0565fa3a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95acd36e326d72f45457aac5ebc0fb17"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a95acd36e326d72f45457aac5ebc0fb17">GPIO</a> (const <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;)=delete</td></tr>
<tr class="memdesc:a95acd36e326d72f45457aac5ebc0fb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy constructor.  <a href="#a95acd36e326d72f45457aac5ebc0fb17">More...</a><br/></td></tr>
<tr class="separator:a95acd36e326d72f45457aac5ebc0fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77ade358b35df0cab7fa8706f641760"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ad77ade358b35df0cab7fa8706f641760">operator=</a> (const <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;)=delete</td></tr>
<tr class="memdesc:ad77ade358b35df0cab7fa8706f641760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy assignment operator.  <a href="#ad77ade358b35df0cab7fa8706f641760">More...</a><br/></td></tr>
<tr class="separator:ad77ade358b35df0cab7fa8706f641760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accec065b2e99f76f2344dd690957f8dc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#accec065b2e99f76f2344dd690957f8dc">Read</a> () const </td></tr>
<tr class="memdesc:accec065b2e99f76f2344dd690957f8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the current logic state of the managed <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a>.  <a href="#accec065b2e99f76f2344dd690957f8dc">More...</a><br/></td></tr>
<tr class="separator:accec065b2e99f76f2344dd690957f8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad679c18da22c2ad5f03714c028a78af9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ad679c18da22c2ad5f03714c028a78af9">Set</a> (bool state) const </td></tr>
<tr class="memdesc:ad679c18da22c2ad5f03714c028a78af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets new <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> state.  <a href="#ad679c18da22c2ad5f03714c028a78af9">More...</a><br/></td></tr>
<tr class="separator:ad679c18da22c2ad5f03714c028a78af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec846516d2215c21058ffc27514aa51c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aec846516d2215c21058ffc27514aa51c">Toggle</a> () const </td></tr>
<tr class="memdesc:aec846516d2215c21058ffc27514aa51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggles <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> state. Logic High -&gt; Logic Low and vice versa.  <a href="#aec846516d2215c21058ffc27514aa51c">More...</a><br/></td></tr>
<tr class="separator:aec846516d2215c21058ffc27514aa51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e244bec3a8f4528d7776f222e7034d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a6e244bec3a8f4528d7776f222e7034d6">Reset</a> () const </td></tr>
<tr class="memdesc:a6e244bec3a8f4528d7776f222e7034d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> to its original configuration, i.e. when the RESET button is first pushed.  <a href="#a6e244bec3a8f4528d7776f222e7034d6">More...</a><br/></td></tr>
<tr class="separator:a6e244bec3a8f4528d7776f222e7034d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a39df9331e53d1e7927e818a2f9d0d742"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a39df9331e53d1e7927e818a2f9d0d742">SetPriAltFn</a> (<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47">JTAGDisables</a> swj_state, <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a01ad4ecbea1ca1161cb3aa0b01d25928">AltFnMaps</a> maps)</td></tr>
<tr class="memdesc:a39df9331e53d1e7927e818a2f9d0d742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the primary remap functionality of all GPIOs.  <a href="#a39df9331e53d1e7927e818a2f9d0d742">More...</a><br/></td></tr>
<tr class="separator:a39df9331e53d1e7927e818a2f9d0d742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa767b89ad97a6523c91c24a2e708054d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aa767b89ad97a6523c91c24a2e708054d">SetSecAltFn</a> (<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a01ad4ecbea1ca1161cb3aa0b01d25928">AltFnMaps</a> maps)</td></tr>
<tr class="memdesc:aa767b89ad97a6523c91c24a2e708054d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the secondary remap functionality of all GPIOs.  <a href="#aa767b89ad97a6523c91c24a2e708054d">More...</a><br/></td></tr>
<tr class="separator:aa767b89ad97a6523c91c24a2e708054d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b9d3ad389ccca926fd7378671aa4d0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19b9d3ad389ccca926fd7378671aa4d0">SetPriAltFn</a> (<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47">JTAGDisables</a> swj_state, <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2">PriRemap</a> map)</td></tr>
<tr class="memdesc:a19b9d3ad389ccca926fd7378671aa4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures one primary remap functionality.  <a href="#a19b9d3ad389ccca926fd7378671aa4d0">More...</a><br/></td></tr>
<tr class="separator:a19b9d3ad389ccca926fd7378671aa4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3b5d89fc40362567d40c52c8659410"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a2f3b5d89fc40362567d40c52c8659410">SetSecAltFn</a> (<a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5">SecRemap</a> map)</td></tr>
<tr class="memdesc:a2f3b5d89fc40362567d40c52c8659410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures one secondary remap functionality.  <a href="#a2f3b5d89fc40362567d40c52c8659410">More...</a><br/></td></tr>
<tr class="separator:a2f3b5d89fc40362567d40c52c8659410"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F1xx-specific HAL implementation for <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> pins. </p>
<p>This abstraction layer provides simple Read/Write operations on <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> pins. One <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> object will correspond and manage one <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> pinout from the MCU. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a01ad4ecbea1ca1161cb3aa0b01d25928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a01ad4ecbea1ca1161cb3aa0b01d25928">core::stm32f1::GPIO::AltFnMaps</a> =  uint32_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type definition for alternate function selection. </p>

</div>
</div>
<h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98">core::stm32f1::GPIO::Configuration</a> : uint8_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enumeration for different <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> configurations. </p>
<p>This enum is intended to replace equivalent macros used in libopencm3.</p>
<p>See <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__cnf.html">http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__cnf.html</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98a80edff6319920dbe40fcd0e234618965"></a>kInputAnalog</em>&#160;</td><td class="fielddoc">
<p>Use this <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> as analog input. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_CNF_INPUT_ANALOG</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98ab5879b14ec00841357a210e797e5a76e"></a>kInputFloat</em>&#160;</td><td class="fielddoc">
<p>Use this <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> as floating input. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_CNF_INPUT_FLOAT</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98af4d467e56ea39b4e4af05936eb668e1a"></a>kInputPullUpDown</em>&#160;</td><td class="fielddoc">
<p>Use this <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> as pull-up/pull-down input. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_CNF_INPUT_PULL_UPDOWN</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98af2b4706d89078dd15a551a4ee0e8df02"></a>kOutputPushPull</em>&#160;</td><td class="fielddoc">
<p>Use this <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> as digital push-pull output. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_CNF_OUTPUT_PUSHPULL</code> </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98aaec9e588c1a9d686eaeac313091b871b"></a>kOutputOpenDrain</em>&#160;</td><td class="fielddoc">
<p>Use this <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> as digital open-drain output. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_CNF_OUTPUT_OPENDRAIN</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98a0cd67434114c30d8fa8c14e2e92f1b34"></a>kOutputAltFnPushPull</em>&#160;</td><td class="fielddoc">
<p>Use this <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> as alternate function push-pull output. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_CNF_ALTFN_PUSHPULL</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abea844b50077aeb195a1bb6ca3e70b98ae3aa4fc6f4778c13e939d61fd19a3766"></a>kOutputAltFnOpenDrain</em>&#160;</td><td class="fielddoc">
<p>Use this <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> as alternate function open-drain output. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_CNF_ALTFN_OPENDRAIN</code>. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ac75e8ab6c8a04d7cdb1dcba07b47bd47"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47">core::stm32f1::GPIO::JTAGDisables</a> : uint32_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enumeration for different Serial Wire JTAG states. </p>
<p>This enum is intended to replace equivalent macros used in libopencm3.</p>
<p>See <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__swj__disable.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__swj__disable.html</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ac75e8ab6c8a04d7cdb1dcba07b47bd47aae1ee75b54c80b048e316b7300601e49"></a>kNoDisable</em>&#160;</td><td class="fielddoc">
<p>Use full JTAG capability. </p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_SWJ_CFG_FULL_SWJ</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ac75e8ab6c8a04d7cdb1dcba07b47bd47abb884a8138ab87b5f58002396e84fddd"></a>kNoJNTRST</em>&#160;</td><td class="fielddoc">
<p>Use full JTAG capability with JNTRST. </p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_SWJ_CFG_FULL_SWJ_NO_JNTRST</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ac75e8ab6c8a04d7cdb1dcba07b47bd47a2ca484eb019b0b0d4fba9931c690a106"></a>kDisableJTAG</em>&#160;</td><td class="fielddoc">
<p>Disable JTAG but enable SWD. </p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_ON</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ac75e8ab6c8a04d7cdb1dcba07b47bd47a1aa62a321efafd8c7ec323bc14ef7cc3"></a>kDisableJTAGSW</em>&#160;</td><td class="fielddoc">
<p>Disable both JTAG and SWD. </p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_OFF</code>. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="aecf9e4d2b1e67f68d2d99516c443cd38"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38">core::stm32f1::GPIO::Mode</a> : uint8_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enumeration for different <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> modes. </p>
<p>This enum is intended to replace equivalent macros used in libopencm3.</p>
<p>See <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__mode.html">http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__mode.html</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="aecf9e4d2b1e67f68d2d99516c443cd38ae22aedaa9915a19ef49578764f6dea64"></a>kInput</em>&#160;</td><td class="fielddoc">
<p>Input Mode. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_MODE_INPUT</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aecf9e4d2b1e67f68d2d99516c443cd38a045f03ad30e5dbf34a8cc8217c90d6d9"></a>kOutput10MHz</em>&#160;</td><td class="fielddoc">
<p>Output Mode at 10MHz max. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_MODE_OUTPUT_10MHZ</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aecf9e4d2b1e67f68d2d99516c443cd38a8667e22d334b6419f94f305ebad16398"></a>kOutput2MHz</em>&#160;</td><td class="fielddoc">
<p>Output Mode at 2MHz max. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_MODE_OUTPUT_2MHZ</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aecf9e4d2b1e67f68d2d99516c443cd38a436fbc478eea2f41a52a8d3dbdcffa36"></a>kOutput50MHz</em>&#160;</td><td class="fielddoc">
<p>Output Mode at 50MHz max. </p>
<p>Equivalent to libopencm3 macro <code>GPIO_MODE_OUTPUT_50MHZ</code>. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2">core::stm32f1::GPIO::PriRemap</a> : uint32_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enumeration for the primary set of different alternate function remaps. </p>
<p>This enum is intended to provide a type-safe container for the full list of remaps.</p>
<p>See the libopencm3 documentation for the full list of remaps:</p>
<ul>
<li>Alternate Function Remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap.html</a></li>
<li>CAN 1 Alternate Function Remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__can1.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__can1.html</a></li>
<li>Timer 3 Alternate Function Remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__tim3.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__tim3.html</a></li>
<li>Timer 2 Alternate Function Remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__tim2.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__tim2.html</a></li>
<li>Timer 1 Alternate Function Remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__tim1.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__tim1.html</a></li>
<li>USART 3 Alternate Function Remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__usart3.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__usart3.html</a></li>
<li>Connectivity Alternate Function Remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__cld.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap__cld.html</a> </li>
</ul>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ad24fc63e8da1072dbe2fdb3c1be700b1"></a>kADC2ExtTrigReg</em>&#160;</td><td class="fielddoc">
<p>ADC2 External Trigger Regulator Conversion Remapping. </p>
<p>By default, this is connected to EXTI11. Enabling this remap will connect ADC2 External Event Regular Conversion to TIM8_TRGO.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_ADC2_ETRGREG_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ace08108fe28e2240f62f29482b1bf765"></a>kADC2ExtTrigInj</em>&#160;</td><td class="fielddoc">
<p>ADC2 External Trigger Injected Conversion Remapping. </p>
<p>By default, this is connected to EXTI15. Enabling this remap will connect ADC2 External Event Injected Conversion to TIM8_Channel4.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_ADC2_ETRGINJ_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a7127d7ede0daa82eda711eaad7db052c"></a>kADC1ExtTrigReg</em>&#160;</td><td class="fielddoc">
<p>ADC1 External Trigger Regulator Conversion Remapping. </p>
<p>By default, this is connected to EXTI11. Enabling this remap will connect ADC1 External Event Regular Conversion to TIM8_TRGO.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_ADC1_ETRGREG_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ad3c1bdc3de5270e2ccced80cd11d9339"></a>kADC1ExtTrigInj</em>&#160;</td><td class="fielddoc">
<p>ADC1 External Trigger Injected Conversion Remapping. </p>
<p>By default, this is connected to EXTI15. Enabling this remap will connect ADC2 External Event Injected Conversion to TIM8_Channel4.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_ADC1_ETRGINJ_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ac11f0f0307f71f97d5416a206e2612f9"></a>kTIM5Ch4</em>&#160;</td><td class="fielddoc">
<p>TIM5 Channel 4 Internal Remapping. </p>
<p>By default, TIM5_CH4 is connected to PA3. Enabling this remap will connect the LSI internal clock to TIM5_CH4 for calibration.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for High Density STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM5CH4_IREMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a66f25d094f797dd6b2ef7ee4283c35a6"></a>kPD01</em>&#160;</td><td class="fielddoc">
<p>Port D0/D1 Remapping. </p>
<p>By default, PD0 and PD1 are allocated for <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a>. Enabling this remap will connect PD0 and PD1 to OSC_IN and OSC_OUT respectively.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only useful for 36-pin, 48-pin and 64-pin packages.</dd></dl>
<p>Equivalent to libopecm3 macro <code>AFIO_MAPR_PD01_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2abace49fe2b78cfa2ec0f4f840920437f"></a>kTIM4</em>&#160;</td><td class="fielddoc">
<p>TIM4 CH1/CH2/CH3/CH4 Remapping. </p>
<p>By default, TIM4 channels are connected to PB6-PB9. Enabling this remap will connect the channels to PD12-PD15.</p>
<dl class="section note"><dt>Note</dt><dd>TIM4_ETR (PE0) will not be remapped.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM4_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ad76fa9eaf4ab408d40da6d17cf6fe90e"></a>kUSART2</em>&#160;</td><td class="fielddoc">
<p>USART2 CTS/RTS/TX/RX/CK Remapping. </p>
<p>By default, USART2 pins are connected to PA0-PA4. Enabling this remap will connect the pins to PD3-PD7.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_USART2_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ad46a951c11b99e2d0fc45118f9fcc9f4"></a>kUSART1</em>&#160;</td><td class="fielddoc">
<p>USART1 TX/RX Remapping. </p>
<p>By default, USART1 pins are connected to PA9-PA10. Enabling this remap will connect the pins to PB6-PB7.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_USART1_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a8757a3ca9ffe3caa5def5653bcea8e9d"></a>kI2C1</em>&#160;</td><td class="fielddoc">
<p>I2C1 SCL/SDA Remapping. </p>
<p>By default, I2C1 pins are connected to PB6-PB7. Enabling this remap will connect the pins to PB8-PB9.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_I2C1_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a8bfaa64ffe6fde89b7d7eba97bd6a67b"></a>kSPI1</em>&#160;</td><td class="fielddoc">
<p>SPI1 NSS/SCK/MISO/MOSI Remapping. </p>
<p>By default, SPI1 pins are connected to PA4-PA7. Enabling this remap will connect the pins to PA15/PB3-5.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_SPI1_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2acbf41b6d2b355ba941ccc82a7d63ee94"></a>kCAN1PA</em>&#160;</td><td class="fielddoc">
<p>CAN1 RX/TX Port A Remapping. </p>
<p>Enabling this remap will connect CAN1 pins to PA11-PA12.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103/105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_CAN1_REMAP_PORTA</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a9bd7febcb18488d0058b6f4e47cd3914"></a>kCAN1PB</em>&#160;</td><td class="fielddoc">
<p>CAN1 RX/TX Port B Remapping. </p>
<p>Enabling this remap will connect CAN1 pins to PB8-PB9.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103/105/107 devices. </dd>
<dd>
This remap is not available on 36-pin packages.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_CAN1_REMAP_PORTB</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a24519b10511bf86a4148607ca0b6ff30"></a>kCAN1PD</em>&#160;</td><td class="fielddoc">
<p>CAN1 RX/TX Port D Remapping. </p>
<p>Enabling this remap will connect CAN1 pins to PD0-PD1.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103/105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_CAN1_REMAP_PORTD</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2adbeee5abf198f5322fac595e632763e7"></a>kTIM3NoRemap</em>&#160;</td><td class="fielddoc">
<p>TIM3 No Remapping. (Default) </p>
<p>Enabling this will disable remaps and connect the channels to PA6-PA7/PB0-PB1.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM3_REMAP_NO_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a671c67c00b7d2c76b8d4880ccc8ef33b"></a>kTIM3PartRemap</em>&#160;</td><td class="fielddoc">
<p>TIM3 CH1-CH2 Partial Remapping. </p>
<p>Enabling this will connect TIM3 CH1-CH2 to PB4-PB5.</p>
<dl class="section note"><dt>Note</dt><dd>TIM3_ETR (PE0) will not be remapped.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM3_REMAP_PARTIAL_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ad26819636e34670c26d523633121c0e4"></a>kTIM3FullRemap</em>&#160;</td><td class="fielddoc">
<p>TIM3 CH1-CH4 Full Remapping. </p>
<p>Enabling this will connect TIM3 channels to PC6-PC9.</p>
<dl class="section note"><dt>Note</dt><dd>TIM3_ETR (PE0) will not be remapped.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM3_REMAP_FULL_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2aaff3589a69d6ae4791f5e9c315c5c2d0"></a>kTIM2NoRemap</em>&#160;</td><td class="fielddoc">
<p>TIM2 No Remapping. (Default) </p>
<p>Enabling this will disable remaps and connect the channels to PA0-PA3.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM2_REMAP_NO_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a32e087c98cb7d0a928e90c259eb27da3"></a>kTIM2PartRemap1</em>&#160;</td><td class="fielddoc">
<p>TIM2 ETR/CH1-CH2 Partial Remapping (1). </p>
<p>Enabling this will connect TIM2 CH1-CH2 to PA15/PB3.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP1</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a9b98d4441daae59cb04d35a0f2d5bd5b"></a>kTIM2PartRemap2</em>&#160;</td><td class="fielddoc">
<p>TIM2 ETR/CH1-CH4 Partial Remapping (2). </p>
<p>Enabling this will connect TIM2 CH3-CH4 to PB10-PB11.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP2</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a4d56a41c8a2d0bcc0284a20ad9869d73"></a>kTIM2FullRemap</em>&#160;</td><td class="fielddoc">
<p>TIM2 ETR/CH1-CH4 Full Remapping. </p>
<p>Enabling this will connect TIM2 channels to PA15/PB3/PB10-11.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP1</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a9ac5e218a9bd6b642c99fdb511362820"></a>kTIM1NoRemap</em>&#160;</td><td class="fielddoc">
<p>TIM1 No Remapping. (Default) </p>
<p>Enabling this will disable remaps and connect the channels to PA12/PA8-PA11/PB12-PB15.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM1_REMAP_NO_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a95886af8127be528d5b5c9366ee90b2d"></a>kTIM1PartRemap</em>&#160;</td><td class="fielddoc">
<p>TIM1 BKIN/CH1N-CH3N Partial Remapping. </p>
<p>Enabling this will connect TIM1 BKIN/CH1N-CH3N to PA6-PA7/PB0-PB1.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM1_REMAP_PARTIAL_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a9058794fa4b5e70ee9248608b0ee550b"></a>kTIM1FullRemap</em>&#160;</td><td class="fielddoc">
<p>TIM1 ETR/CH1-CH4/BKIN/CH1N-CH3N Full Remapping. </p>
<p>Enabling this will connect TIM1 channels to PE7/PE9/PE11/PE13-15/PE8/PE10/PE12.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM1_REMAP_FULL_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a4d407b222dae27c44122f742f2b186ed"></a>kUSART3NoRemap</em>&#160;</td><td class="fielddoc">
<p>USART3 No Remapping. (Default) </p>
<p>Enabling this will disable remaps and connect USART3 channels to PB10-PB14.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_USART3_REMAP_NO_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ab14f3dc3ebec8634c0b9a6928621315a"></a>kUSART3PartRemap</em>&#160;</td><td class="fielddoc">
<p>USART3 TX/RX/CK Partial Remapping. </p>
<p>Enabling this will connect USART3 TX/RX/CK to PC10-PC12.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_USART3_REMAP_PARTIAL_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2ae775da4142c3215e73e658ca8da40664"></a>kUSART3FullRemap</em>&#160;</td><td class="fielddoc">
<p>USART3 TX/RX/CK/CTS/RTS Full Remapping. </p>
<p>Enabling this will connect USART3 pins to PD8-PD12.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_USART3_REMAP_FULL_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a196f8a7e41b6da519f9c7e49ecd4077f"></a>kPTPPPS</em>&#160;</td><td class="fielddoc">
<p>Ethernet PTP PPS Remapping. </p>
<p>By default, Ethernet MAC PTP_PPS will not be output. Enabling this remap will connect PTP_PPS to PB5.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_PTP_PPS_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a09c5690424cc871cae6339ec600410c9"></a>kTIM2IntTrig1</em>&#160;</td><td class="fielddoc">
<p>TIM2 Internal Trigger 1 Remapping. </p>
<p>By default, TIM2_ITR1 is connected internally to the Ethernet PTP output. Enabling this remap will connect USB OTG Start-of-Frame output to TIM2_ITR1.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_TIM2ITR1_IREMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a43aa2db6914f5a8c3c04174620b9c09b"></a>kSPI3</em>&#160;</td><td class="fielddoc">
<p>SPI3 NSS/SCK/MISO/MOSI and I2S3 WS/CK/SD Remapping. </p>
<p>By default, SPI3/I2S3 are connected to PA15/PB3-PB5. Enabling this remap will connect the pins to PA4/PC10-PC12.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_SPI3_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a3d108bf412fafda72cc09c5a53d4b4e4"></a>kMIIOrRMIISelect</em>&#160;</td><td class="fielddoc">
<p>MII/RMII Selection. </p>
<p>By default, the Ethernet MAC is configured for connecting with a MII PHY. Enabling this remap will configure the the MAC for connecting with a RMII PHY.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_MII_RMII_SEL</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a574d7302a17aa178e3df312c903964c9"></a>kCAN2</em>&#160;</td><td class="fielddoc">
<p>CAN2 RX/TX Remapping. </p>
<p>By default, CAN2 pins are connected to PB12-PB13. Enabling this remap will connect the pins to PB5-PB6.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_CAN2_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a19e4537b450881350d74a5b8f595a7a2a2c8de8492cbbdd7fded81524dc76f9f6"></a>kEthMAC</em>&#160;</td><td class="fielddoc">
<p>Ethernet MAC DV/RXD0-RXD3 Remapping. </p>
<p>By default, Ethernet MAC pins are connected to PA7/PC4-PC5/PB0-PB1. Enabling this remap will connect the pins to PD8-PD12.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR_ETH_REMAP</code>. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5">core::stm32f1::GPIO::SecRemap</a> : uint32_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enumeration for the secondary set of different alternate function remaps. </p>
<p>This enum is intended to provide a type-safe container for the full list of remaps.</p>
<p>See <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap2.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap2.html</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a40af9677a5538f4edee2539cb38380fd"></a>kMisc</em>&#160;</td><td class="fielddoc">
<p>Miscellaneous Features Remapping. </p>
<p>By default, DMA2 CH5 is mapped in the vector table at position 59 (with DMA CH4), TIM5 TRGO event is selected as DAC Trigger 3, and TIM5 triggers TIM1/3. Enabling this remap will map DMA2 CH5 to position 60 of the vector table, TIM15 TRGO event is selected as DAC Trigger 3, and TIM15 triggers TIM1/3.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for High Density STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_MISC_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a6cd3ce770e669f68dc19a246f0abdf97"></a>kTIM12</em>&#160;</td><td class="fielddoc">
<p>TIM12 CH1-CH2 Remapping. </p>
<p>By default, TIM12 channels are connected to PC4-PC5. Enabling this remap will connect the channels to PB12-PB13.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for High Density STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM12_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5ae8a5909b4324fa35238da527b7da91d0"></a>kTIM76DMA</em>&#160;</td><td class="fielddoc">
<p>TIM6-TIM7 DAC to DMA Remapping. </p>
<p>By default, TIM6_DAC1/TIM7_DAC2 requests are mapped onto DMA2_CH3/DMA2_CH4. Enabling this remap will map the requests to DMA1_CH3/DMA1_CH4.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM76_DAC_DMA_REMAPE</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a726a1803cdca4ba82154cbef9331c225"></a>kDisconnectNADV</em>&#160;</td><td class="fielddoc">
<p>NADV Connection Selection. </p>
<p>By default, FSMC_NADV is connected to the output. Enabling this remap will disable this, allowing the pin to be used by another peripheral.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103/105/107 and High Density STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_FSMC_NADV_DISCONNECT</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a02a2b7e2af969c9bbe82442a8acb4f9c"></a>kTIM14</em>&#160;</td><td class="fielddoc">
<p>TIM14 CH1 Remapping. </p>
<p>For STM32F100 devices: By default, TIM14_CH1 is connected to PC9. Enabling this remap will connect the channel to PB1.</p>
<p>For other STM32F10x devices: By default, TIM14_CH1 is connected to PA7. Enabling this remap will connect the channel to PF9.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM14_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a4391a26d45b3233c4a5a4b209542164e"></a>kTIM13</em>&#160;</td><td class="fielddoc">
<p>TIM13 CH1 Remapping. </p>
<p>For STM32F100 devices: By default, TIM13_CH1 is connected to PC8. Enabling this remap will connect the channel to PB0.</p>
<p>For other STM32F10x devices: By default, TIM13_CH1 is connected to PA6. Enabling this remap will connect the channel to PF8.</p>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM13_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a299dc58ccc1ebb46b241ce915b4703ed"></a>kTIM11</em>&#160;</td><td class="fielddoc">
<p>TIM11 CH1 Remapping. </p>
<p>By default, TIM11_CH1 is connected to PB9. Enabling this remap will connect the channel to PF7.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103/105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM11_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5ab2e3b112b447376aa3f73e1363a173c1"></a>kTIM10</em>&#160;</td><td class="fielddoc">
<p>TIM10 CH1 Remapping. </p>
<p>By default, TIM10_CH1 is connected to PB8. Enabling this remap will connect the channel to PF6.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103/105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM10_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5aa6990e84524a3f9d4cab63dd75e578f9"></a>kTIM9</em>&#160;</td><td class="fielddoc">
<p>TIM9 CH1-CH2 Remapping. </p>
<p>By default, TIM9 channels are connected to PA2-PA3. Enabling this remap will connect the channels to PE5-PE6.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F101/102/103/105/107 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM9_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a621c8fead6ef4c11c80af3af8f93012f"></a>kTIM1DMA</em>&#160;</td><td class="fielddoc">
<p>TIM1 DMA Remapping. </p>
<p>By default, TIM1_CH1/TIM1_CH2 DMA requests are mapped onto DMA1_CH2/DMA1_CH3. Enabling this remap will map the requests to DMA1_CH6.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM1_DMA_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5ac7f00730d373ca31ad027e3c1af1ef3a"></a>kCEC</em>&#160;</td><td class="fielddoc">
<p>CEC Remapping. </p>
<p>By default, the CEC line is connected to PB8. Enabling this remap will connect the line to PB10.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_CEC_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a5ed17cdd7b0498b2a1e2bf20bce7b05b"></a>kTIM17</em>&#160;</td><td class="fielddoc">
<p>TIM17 CH1 Remapping. </p>
<p>By default, TIM17_CH1 is connected to PB9. Enabling this remap will connect the channel to PA7.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM17_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5aad3219fe0b78790cdea05ecbde9fd648"></a>kTIM16</em>&#160;</td><td class="fielddoc">
<p>TIM16 CH1 Remapping. </p>
<p>By default, TIM16_CH1 is connected to PB8. Enabling this remap will connect the channel to PA6.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM16_REMAP</code>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="acb29d2496014a1a51f27fe544e3c26b5a55096f9aef2c57902a0f11736558dd62"></a>kTIM15</em>&#160;</td><td class="fielddoc">
<p>TIM15 CH1-CH2 Remapping. </p>
<p>By default, TIM15 channels are connected to PA2-PA3. Enabling this remap will connect the channels to PB14-PB15.</p>
<dl class="section note"><dt>Note</dt><dd>This remap is only available for STM32F100 devices.</dd></dl>
<p>Equivalent to libopencm3 macro <code>AFIO_MAPR2_TIM16_REMAP</code>. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a460a08c469cf18d577093cfc2a3ba9a8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">core::stm32f1::GPIO::GPIO </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structcore_1_1stm32f1_1_1GPIO_1_1Config.html">Config</a> &amp;&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Conversion constructor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">config</td><td>Configuration for the <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a>. See <a class="el" href="structcore_1_1stm32f1_1_1GPIO_1_1Config.html" title="Configuration for GPIO. ">GPIO::Config</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a92f9119f6d677b0944c3ba4043da570a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">core::stm32f1::GPIO::GPIO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="util_8h.html#a1b2f6d8df0170b52482849bd68990c4a">Pinout</a>&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#abea844b50077aeb195a1bb6ca3e70b98">Configuration</a>&#160;</td>
          <td class="paramname"><em>cnf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aecf9e4d2b1e67f68d2d99516c443cd38">Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor for internal API use. </p>
<p>This constructor is equivalent to</p>
<div class="fragment"><div class="line"><a class="code" href="classcore_1_1stm32f1_1_1GPIO.html#a460a08c469cf18d577093cfc2a3ba9a8">GPIO::GPIO</a>(<span class="keyword">const</span> Config&amp;) </div>
</div><!-- fragment --><p>. However, it is suggested to use that constructor instead for code readability.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pin</td><td>MCU pinout </td></tr>
    <tr><td class="paramname">cnf</td><td><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> Configuration </td></tr>
    <tr><td class="paramname">mode</td><td><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> Mode </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad0b1c870909e87c38ffea80056b83fc8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">core::stm32f1::GPIO::~GPIO </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Default trivial destructor. </p>

</div>
</div>
<a class="anchor" id="af06e4b13ed54987bdf4dc6d83eb3416e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">core::stm32f1::GPIO::GPIO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move constructor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">other</td><td><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> object to move from </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a95acd36e326d72f45457aac5ebc0fb17"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">core::stm32f1::GPIO::GPIO </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy constructor. </p>
<p>This constructor is deleted because there should only be one object managing each <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> pin, similar to <code>std::unique_ptr</code>. </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a492dfebca032323ebd69ef0565fa3a09"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a>&amp; core::stm32f1::GPIO::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move assignment operator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">other</td><td><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> object to move from </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reference to the moved <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a>. </dd></dl>

</div>
</div>
<a class="anchor" id="ad77ade358b35df0cab7fa8706f641760"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a>&amp; core::stm32f1::GPIO::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy assignment operator. </p>
<p>This constructor is deleted because there should only be one object managing each <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> pin, similar to <code>std::unique_ptr</code>. </p>

</div>
</div>
<a class="anchor" id="accec065b2e99f76f2344dd690957f8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool core::stm32f1::GPIO::Read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the current logic state of the managed <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a>. </p>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if high value, otherwise <code>false</code> </dd></dl>

</div>
</div>
<a class="anchor" id="a6e244bec3a8f4528d7776f222e7034d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void core::stm32f1::GPIO::Reset </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> to its original configuration, i.e. when the RESET button is first pushed. </p>

</div>
</div>
<a class="anchor" id="ad679c18da22c2ad5f03714c028a78af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void core::stm32f1::GPIO::Set </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets new <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>New state of <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a>, where <code>true</code> represents a high value, and <code>false</code> represents a low value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a39df9331e53d1e7927e818a2f9d0d742"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void core::stm32f1::GPIO::SetPriAltFn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47">JTAGDisables</a>&#160;</td>
          <td class="paramname"><em>swj_state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a01ad4ecbea1ca1161cb3aa0b01d25928">AltFnMaps</a>&#160;</td>
          <td class="paramname"><em>maps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures the primary remap functionality of all GPIOs. </p>
<p>Most pins have alternate functions associated with them. This function allows the primary set of these functions to be enabled, along with the option to disable JTAG controls for GPIOs.</p>
<p>By default, all alternate functions are disabled.</p>
<p>See the <code>gpio_primary_remap()</code> section of <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__file.html">http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__file.html</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">swj_state</td><td>Whether to disable JTAG capability </td></tr>
    <tr><td class="paramname">maps</td><td>The alternate functions to enable. Use bitwise OR on all libopencm3 constants to enable the remaps with one function call. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a19b9d3ad389ccca926fd7378671aa4d0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void core::stm32f1::GPIO::SetPriAltFn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#ac75e8ab6c8a04d7cdb1dcba07b47bd47">JTAGDisables</a>&#160;</td>
          <td class="paramname"><em>swj_state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2">PriRemap</a>&#160;</td>
          <td class="paramname"><em>map</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures one primary remap functionality. </p>
<p>As opposed to <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a39df9331e53d1e7927e818a2f9d0d742" title="Configures the primary remap functionality of all GPIOs. ">SetPriAltFn(JTAGDisables,AltFnMaps)</a>, this function only enables one alternate function from the primary set.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">swj_state</td><td>Whether to disable JTAG capability </td></tr>
    <tr><td class="paramname">map</td><td>The alternate function to enable. See <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a19e4537b450881350d74a5b8f595a7a2" title="Enumeration for the primary set of different alternate function remaps. ">GPIO::PriRemap</a> for a comprehensive list of primary alternate functions. </td></tr>
  </table>
  </dd>
</dl>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_cgraph.png" border="0" usemap="#classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_cgraph" alt=""/></div>
<map name="classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_cgraph" id="classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_cgraph">
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_icgraph.png" border="0" usemap="#classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_icgraph" alt=""/></div>
<map name="classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_icgraph" id="classcore_1_1stm32f1_1_1GPIO_a19b9d3ad389ccca926fd7378671aa4d0_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa767b89ad97a6523c91c24a2e708054d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void core::stm32f1::GPIO::SetSecAltFn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#a01ad4ecbea1ca1161cb3aa0b01d25928">AltFnMaps</a>&#160;</td>
          <td class="paramname"><em>maps</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures the secondary remap functionality of all GPIOs. </p>
<p>Most pins have alternate functions associated with them. This function allows the primary set of these functions to be enabled, along with the option to disable JTAG controls for GPIOs.</p>
<p>See the libopencm3 documentation for the full list of remaps: <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap2.html">http://libopencm3.org/docs/latest/stm32f1/html/group__afio__remap2.html</a></p>
<p>See the <code>gpio_secondary_remap()</code> section of <a href="http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__file.html">http://libopencm3.org/docs/latest/stm32f1/html/group__gpio__file.html</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">maps</td><td>The alternate functions to enable. Use bitwise OR on all libopencm3 constants to enable the remaps with one function call. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a2f3b5d89fc40362567d40c52c8659410"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void core::stm32f1::GPIO::SetSecAltFn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5">SecRemap</a>&#160;</td>
          <td class="paramname"><em>map</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures one secondary remap functionality. </p>
<p>As opposed to <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#aa767b89ad97a6523c91c24a2e708054d" title="Configures the secondary remap functionality of all GPIOs. ">SetSecAltFn(AltFnMaps)</a>, this function only enables one alternate function from the secondary set.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">map</td><td>The alternate function to enable. See <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html#acb29d2496014a1a51f27fe544e3c26b5" title="Enumeration for the secondary set of different alternate function remaps. ">GPIO::SecRemap</a> for a comprehensive list of secondary alternate functions. </td></tr>
  </table>
  </dd>
</dl>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_cgraph.png" border="0" usemap="#classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_cgraph" alt=""/></div>
<map name="classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_cgraph" id="classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_cgraph">
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_icgraph.png" border="0" usemap="#classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_icgraph" alt=""/></div>
<map name="classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_icgraph" id="classcore_1_1stm32f1_1_1GPIO_a2f3b5d89fc40362567d40c52c8659410_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aec846516d2215c21058ffc27514aa51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void core::stm32f1::GPIO::Toggle </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Toggles <a class="el" href="classcore_1_1stm32f1_1_1GPIO.html" title="STM32F1xx-specific HAL implementation for GPIO pins. ">GPIO</a> state. Logic High -&gt; Logic Low and vice versa. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/core/stm32f1/<a class="el" href="stm32f1_2gpio_8h_source.html">gpio.h</a></li>
<li>src/core/stm32f1/<a class="el" href="stm32f1_2gpio_8cpp.html">gpio.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacecore.html">core</a></li><li class="navelem"><a class="el" href="namespacecore_1_1stm32f1.html">stm32f1</a></li><li class="navelem"><a class="el" href="classcore_1_1stm32f1_1_1GPIO.html">GPIO</a></li>
    <li class="footer">Generated on Fri Jun 15 2018 08:44:09 for RTLib by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
