/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl  -osyn  /home/user/SDR-HLS/2.HLSImplementation/top/build/top_impl/synwork/top_impl_comp.srs  -top  top  -hdllog  /home/user/SDR-HLS/2.HLSImplementation/top/build/top_impl/synlog/top_impl_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I /home/user/SDR-HLS/2.HLSImplementation/top/build  -I /home/user/SDR-HLS/2.HLSImplementation/top/build/top_impl/  -I /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib   -v2001  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -encrypt  -pro  -dmgen  /home/user/SDR-HLS/2.HLSImplementation/top/build/top_impl/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fsysv /home/user/SDR-HLS/2.HLSImplementation/top/build/ecp5pll.sv -lib work -fv2001 /home/user/SDR-HLS/2.HLSImplementation/top/build/top.v  -jobname  "compiler" 
relcom:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl -osyn ../synwork/top_impl_comp.srs -top top -hdllog ../synlog/top_impl_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -I ../../../build -I ../ -I ../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib -v2001 -devicelib ../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v -devicelib ../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v -encrypt -pro -dmgen ../dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fsysv ../../ecp5pll.sv -lib work -fv2001 ../../top.v -jobname "compiler"
rc:0 success:1 runtime:5
file:../synwork/top_impl_comp.srs|io:o|time:1730366799|size:63613|exec:0|csum:
file:../synlog/top_impl_compiler.srr|io:o|time:1730366799|size:58531|exec:0|csum:
file:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|io:i|time:1691686808|size:87869|exec:0|csum:47AE03E6BBE19DB3AAEE31C380B909AC
file:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|io:i|time:1691686809|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../ecp5pll.sv|io:i|time:1730366793|size:10248|exec:0|csum:F94B503C2C91D90A7FF12A71A972C9BB
file:./-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:../../top.v|io:i|time:1730366793|size:82069|exec:0|csum:504BE72BD3461F55C99534479074F71D
file:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/c_hdl|io:i|time:1691686799|size:10820456|exec:1|csum:294DA3FDD619E830FE9D36956B23B641
file:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl|io:i|time:1691686326|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
