

================================================================
== Vivado HLS Report for 'ZeroPadding'
================================================================
* Date:           Sat May 20 12:00:29 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     8.516|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263681|  263681|  263681|  263681|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  263680|  263680|       515|          -|          -|   512|    no    |
        | + Loop 1.1  |     512|     512|         2|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str124, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str128, [1 x i8]* @p_str129)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:477]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%yi_0_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.77ns)   --->   "%icmp_ln477 = icmp eq i10 %yi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:477]   --->   Operation 10 'icmp' 'icmp_ln477' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%yi = add i10 %yi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:477]   --->   Operation 12 'add' 'yi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln477, label %"ZeroPadding<512u, 512u>.exit", label %.preheader.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:477]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln484 = icmp ugt i10 %yi_0_i, 5" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 14 'icmp' 'icmp_ln484' <Predicate = (!icmp_ln477)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln484_1 = icmp ult i10 %yi_0_i, 507" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 15 'icmp' 'icmp_ln484_1' <Predicate = (!icmp_ln477)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.97ns)   --->   "%and_ln484_1 = and i1 %icmp_ln484, %icmp_ln484_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 16 'and' 'and_ln484_1' <Predicate = (!icmp_ln477)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:478]   --->   Operation 17 'br' <Predicate = (!icmp_ln477)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:475]   --->   Operation 18 'ret' <Predicate = (icmp_ln477)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%xi_0_i = phi i10 [ %xi, %hls_label_4 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 19 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln478 = icmp eq i10 %xi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:478]   --->   Operation 20 'icmp' 'icmp_ln478' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 21 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.73ns)   --->   "%xi = add i10 %xi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:478]   --->   Operation 22 'add' 'xi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln478, label %.loopexit.loopexit, label %hls_label_4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:478]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.77ns)   --->   "%icmp_ln484_2 = icmp ugt i10 %xi_0_i, 5" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 24 'icmp' 'icmp_ln484_2' <Predicate = (!icmp_ln478)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln484_3 = icmp ult i10 %xi_0_i, 507" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 25 'icmp' 'icmp_ln484_3' <Predicate = (!icmp_ln478)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:478]   --->   Operation 26 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:479]   --->   Operation 27 'specpipeline' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (3.63ns)   --->   "%pix = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo4)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:483]   --->   Operation 28 'read' 'pix' <Predicate = (!icmp_ln478)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node pix_1)   --->   "%and_ln484 = and i1 %icmp_ln484_2, %icmp_ln484_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 29 'and' 'and_ln484' <Predicate = (!icmp_ln478)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node pix_1)   --->   "%and_ln484_2 = and i1 %and_ln484_1, %and_ln484" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 30 'and' 'and_ln484_2' <Predicate = (!icmp_ln478)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.24ns) (out node of the LUT)   --->   "%pix_1 = select i1 %and_ln484_2, i8 %pix, i8 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:484]   --->   Operation 31 'select' 'pix_1' <Predicate = (!icmp_ln478)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo5, i8 %pix_1)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:486]   --->   Operation 32 'write' <Predicate = (!icmp_ln478)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:491]   --->   Operation 33 'specregionend' 'empty_95' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:478]   --->   Operation 34 'br' <Predicate = (!icmp_ln478)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
br_ln477           (br               ) [ 011111]
yi_0_i             (phi              ) [ 001000]
icmp_ln477         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
yi                 (add              ) [ 011111]
br_ln477           (br               ) [ 000000]
icmp_ln484         (icmp             ) [ 000000]
icmp_ln484_1       (icmp             ) [ 000000]
and_ln484_1        (and              ) [ 000110]
br_ln478           (br               ) [ 001111]
ret_ln475          (ret              ) [ 000000]
xi_0_i             (phi              ) [ 000100]
icmp_ln478         (icmp             ) [ 001111]
empty_94           (speclooptripcount) [ 000000]
xi                 (add              ) [ 001111]
br_ln478           (br               ) [ 000000]
icmp_ln484_2       (icmp             ) [ 000110]
icmp_ln484_3       (icmp             ) [ 000110]
tmp_i              (specregionbegin  ) [ 000000]
specpipeline_ln479 (specpipeline     ) [ 000000]
pix                (read             ) [ 000000]
and_ln484          (and              ) [ 000000]
and_ln484_2        (and              ) [ 000000]
pix_1              (select           ) [ 000000]
write_ln486        (write            ) [ 000000]
empty_95           (specregionend    ) [ 000000]
br_ln478           (br               ) [ 001111]
br_ln0             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="pix_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln486_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln486/4 "/>
</bind>
</comp>

<comp id="83" class="1005" name="yi_0_i_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="1"/>
<pin id="85" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_0_i (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="yi_0_i_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="10" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0_i/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="xi_0_i_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="1"/>
<pin id="96" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_0_i (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="xi_0_i_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0_i/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln477_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln477/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="yi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln484_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln484_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="and_ln484_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln484_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln478_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln478/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln484_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln484_3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484_3/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="and_ln484_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="1" slack="1"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln484/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="and_ln484_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln484_2/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="pix_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_1/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="icmp_ln477_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln477 "/>
</bind>
</comp>

<comp id="181" class="1005" name="yi_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="186" class="1005" name="and_ln484_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2"/>
<pin id="188" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln484_1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="icmp_ln478_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln478 "/>
</bind>
</comp>

<comp id="195" class="1005" name="xi_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln484_2_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln484_2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln484_3_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln484_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="62" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="66" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="87" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="87" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="87" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="87" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="117" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="98" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="98" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="98" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="98" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="70" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="180"><net_src comp="105" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="111" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="189"><net_src comp="129" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="194"><net_src comp="135" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="141" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="203"><net_src comp="147" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="208"><net_src comp="153" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="159" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo5 | {4 }
 - Input state : 
	Port: ZeroPadding : fifo4 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln477 : 1
		yi : 1
		br_ln477 : 2
		icmp_ln484 : 1
		icmp_ln484_1 : 1
		and_ln484_1 : 2
	State 3
		icmp_ln478 : 1
		xi : 1
		br_ln478 : 2
		icmp_ln484_2 : 1
		icmp_ln484_3 : 1
	State 4
		write_ln486 : 1
		empty_95 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln477_fu_105    |    0    |    13   |
|          |    icmp_ln484_fu_117    |    0    |    13   |
|   icmp   |   icmp_ln484_1_fu_123   |    0    |    13   |
|          |    icmp_ln478_fu_135    |    0    |    13   |
|          |   icmp_ln484_2_fu_147   |    0    |    13   |
|          |   icmp_ln484_3_fu_153   |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |        yi_fu_111        |    0    |    14   |
|          |        xi_fu_141        |    0    |    14   |
|----------|-------------------------|---------|---------|
|  select  |       pix_1_fu_168      |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |    and_ln484_1_fu_129   |    0    |    2    |
|    and   |     and_ln484_fu_159    |    0    |    2    |
|          |    and_ln484_2_fu_163   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |      pix_read_fu_70     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln486_write_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   120   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln484_1_reg_186|    1   |
| icmp_ln477_reg_177 |    1   |
| icmp_ln478_reg_191 |    1   |
|icmp_ln484_2_reg_200|    1   |
|icmp_ln484_3_reg_205|    1   |
|    xi_0_i_reg_94   |   10   |
|     xi_reg_195     |   10   |
|    yi_0_i_reg_83   |   10   |
|     yi_reg_181     |   10   |
+--------------------+--------+
|        Total       |   45   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   120  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   45   |    -   |
+-----------+--------+--------+
|   Total   |   45   |   120  |
+-----------+--------+--------+
