Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: parity_check.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parity_check.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parity_check"
Output Format                      : NGC
Target Device                      : xc6vlx75t-3-ff484

---- Source Options
Top Module Name                    : parity_check
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : parity_check.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing Verilog file "C:\Users\admin\Desktop\GG_VLSI\parity_check\parity_check.v" into library work
Parsing module <parity_check>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <parity_check>.
WARNING:HDLCompiler:91 - "C:\Users\admin\Desktop\GG_VLSI\parity_check\parity_check.v" Line 32: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <parity_check>.
    Related source file is "c:/users/admin/desktop/gg_vlsi/parity_check/parity_check.v".
WARNING:Xst:647 - Input <a<0:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit subtractor for signal <c[31]_unary_minus_25_OUT>.
    Found 32-bit subtractor for signal <GND_1_o_unary_minus_27_OUT>.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_1_OUT> created at line 32.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_4_OUT> created at line 32.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_7_OUT> created at line 32.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_10_OUT> created at line 32.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_13_OUT> created at line 32.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_16_OUT> created at line 32.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_19_OUT> created at line 32.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_22_OUT> created at line 32.
WARNING:Xst:737 - Found 1-bit latch for signal <c<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred 234 Multiplexer(s).
Unit <parity_check> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 234
 1-bit 2-to-1 multiplexer                              : 224
 32-bit 2-to-1 multiplexer                             : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
# Multiplexers                                         : 265
 1-bit 2-to-1 multiplexer                              : 256
 32-bit 2-to-1 multiplexer                             : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <parity_check> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parity_check, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : parity_check.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1061
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 4
#      LUT3                        : 102
#      LUT5                        : 347
#      LUT6                        : 65
#      MUXCY                       : 248
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 257
# FlipFlops/Latches                : 32
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 9
#      IBUF                        : 8
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  93120     0%  
 Number of Slice LUTs:                  550  out of  46560     1%  
    Number used as Logic:               550  out of  46560     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    551
   Number with an unused Flip Flop:     519  out of    551    94%  
   Number with an unused LUT:             1  out of    551     0%  
   Number of fully used LUT-FF pairs:    31  out of    551     5%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                   9  out of    240     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)  | Load  |
--------------------------------------------------+------------------------+-------+
GND_1_o_GND_1_o_OR_45_o(GND_1_o_GND_1_o_OR_45_o:O)| BUFG(*)(c_30)          | 32    |
--------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.084ns (Maximum Frequency: 141.153MHz)
   Minimum input arrival time before clock: 6.298ns
   Maximum output required time after clock: 7.504ns
   Maximum combinational path delay: 6.717ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_1_o_GND_1_o_OR_45_o'
  Clock period: 7.084ns (frequency: 141.153MHz)
  Total number of paths / destination ports: 1278677312 / 32
-------------------------------------------------------------------------
Delay:               7.084ns (Levels of Logic = 48)
  Source:            c_0 (LATCH)
  Destination:       c_31 (LATCH)
  Source Clock:      GND_1_o_GND_1_o_OR_45_o falling
  Destination Clock: GND_1_o_GND_1_o_OR_45_o falling

  Data Path: c_0 to c_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.282   0.293  c_0 (c_0)
     INV:I->O              1   0.070   0.000  Madd_c[31]_GND_1_o_add_1_OUT_lut<0>_INV_0 (Madd_c[31]_GND_1_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_1_OUT_cy<0> (Madd_c[31]_GND_1_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_1_OUT_cy<1> (Madd_c[31]_GND_1_o_add_1_OUT_cy<1>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_1_OUT_xor<2> (c[31]_GND_1_o_add_1_OUT<2>)
     LUT3:I2->O            1   0.053   0.000  mux1011211 (mux101121)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<2> (Madd_c[31]_GND_1_o_add_4_OUT_cy<2>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_4_OUT_xor<3> (c[31]_GND_1_o_add_4_OUT<3>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03292611 (Mmux_n0329261)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_7_OUT_cy<3> (Madd_c[31]_GND_1_o_add_7_OUT_cy<3>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_7_OUT_xor<4> (c[31]_GND_1_o_add_7_OUT<4>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03312711 (Mmux_n0331271)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<4> (Madd_c[31]_GND_1_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<5> (Madd_c[31]_GND_1_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<6> (Madd_c[31]_GND_1_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<7> (Madd_c[31]_GND_1_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<8> (Madd_c[31]_GND_1_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<9> (Madd_c[31]_GND_1_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<10> (Madd_c[31]_GND_1_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<11> (Madd_c[31]_GND_1_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<12> (Madd_c[31]_GND_1_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<13> (Madd_c[31]_GND_1_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<14> (Madd_c[31]_GND_1_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<15> (Madd_c[31]_GND_1_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<16> (Madd_c[31]_GND_1_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<17> (Madd_c[31]_GND_1_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<18> (Madd_c[31]_GND_1_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<19> (Madd_c[31]_GND_1_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<20> (Madd_c[31]_GND_1_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<21> (Madd_c[31]_GND_1_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<22> (Madd_c[31]_GND_1_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<23> (Madd_c[31]_GND_1_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<24> (Madd_c[31]_GND_1_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<25> (Madd_c[31]_GND_1_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<26> (Madd_c[31]_GND_1_o_add_10_OUT_cy<26>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_10_OUT_xor<27> (c[31]_GND_1_o_add_10_OUT<27>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03332011 (Mmux_n0333201)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_13_OUT_cy<27> (Madd_c[31]_GND_1_o_add_13_OUT_cy<27>)
     XORCY:CI->O           4   0.180   0.310  Madd_c[31]_GND_1_o_add_13_OUT_xor<28> (c[31]_GND_1_o_add_13_OUT<28>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03352111 (Mmux_n0335211)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_16_OUT_cy<28> (Madd_c[31]_GND_1_o_add_16_OUT_cy<28>)
     XORCY:CI->O           3   0.180   0.306  Madd_c[31]_GND_1_o_add_16_OUT_xor<29> (c[31]_GND_1_o_add_16_OUT<29>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03372211 (Mmux_n0337221)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_19_OUT_cy<29> (Madd_c[31]_GND_1_o_add_19_OUT_cy<29>)
     XORCY:CI->O           2   0.180   0.301  Madd_c[31]_GND_1_o_add_19_OUT_xor<30> (c[31]_GND_1_o_add_19_OUT<30>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n0339241 (n0339<30>)
     MUXCY:S->O            0   0.219   0.000  Madd_c[31]_GND_1_o_add_22_OUT_cy<30> (Madd_c[31]_GND_1_o_add_22_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.300  Madd_c[31]_GND_1_o_add_22_OUT_xor<31> (c[31]_GND_1_o_add_22_OUT<31>)
     LUT5:I4->O            1   0.053   0.000  Mmux_c[31]_c[31]_MUX_40_o34 (c[31]_c[31]_MUX_40_o)
     LD:D                     -0.043          c_31
    ----------------------------------------
    Total                      7.084ns (4.313ns logic, 2.771ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_OR_45_o'
  Total number of paths / destination ports: 252706808 / 32
-------------------------------------------------------------------------
Offset:              6.298ns (Levels of Logic = 47)
  Source:            a<0> (PAD)
  Destination:       c_31 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_OR_45_o falling

  Data Path: a<0> to c_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.003   0.555  a_0_IBUF (a_0_IBUF)
     LUT3:I0->O            1   0.053   0.000  Madd_c[31]_GND_1_o_add_4_OUT_lut<0> (Madd_c[31]_GND_1_o_add_4_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<0> (Madd_c[31]_GND_1_o_add_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<1> (Madd_c[31]_GND_1_o_add_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<2> (Madd_c[31]_GND_1_o_add_4_OUT_cy<2>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_4_OUT_xor<3> (c[31]_GND_1_o_add_4_OUT<3>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03292611 (Mmux_n0329261)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_7_OUT_cy<3> (Madd_c[31]_GND_1_o_add_7_OUT_cy<3>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_7_OUT_xor<4> (c[31]_GND_1_o_add_7_OUT<4>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03312711 (Mmux_n0331271)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<4> (Madd_c[31]_GND_1_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<5> (Madd_c[31]_GND_1_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<6> (Madd_c[31]_GND_1_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<7> (Madd_c[31]_GND_1_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<8> (Madd_c[31]_GND_1_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<9> (Madd_c[31]_GND_1_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<10> (Madd_c[31]_GND_1_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<11> (Madd_c[31]_GND_1_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<12> (Madd_c[31]_GND_1_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<13> (Madd_c[31]_GND_1_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<14> (Madd_c[31]_GND_1_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<15> (Madd_c[31]_GND_1_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<16> (Madd_c[31]_GND_1_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<17> (Madd_c[31]_GND_1_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<18> (Madd_c[31]_GND_1_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<19> (Madd_c[31]_GND_1_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<20> (Madd_c[31]_GND_1_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<21> (Madd_c[31]_GND_1_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<22> (Madd_c[31]_GND_1_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<23> (Madd_c[31]_GND_1_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<24> (Madd_c[31]_GND_1_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<25> (Madd_c[31]_GND_1_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<26> (Madd_c[31]_GND_1_o_add_10_OUT_cy<26>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_10_OUT_xor<27> (c[31]_GND_1_o_add_10_OUT<27>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03332011 (Mmux_n0333201)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_13_OUT_cy<27> (Madd_c[31]_GND_1_o_add_13_OUT_cy<27>)
     XORCY:CI->O           4   0.180   0.310  Madd_c[31]_GND_1_o_add_13_OUT_xor<28> (c[31]_GND_1_o_add_13_OUT<28>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03352111 (Mmux_n0335211)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_16_OUT_cy<28> (Madd_c[31]_GND_1_o_add_16_OUT_cy<28>)
     XORCY:CI->O           3   0.180   0.306  Madd_c[31]_GND_1_o_add_16_OUT_xor<29> (c[31]_GND_1_o_add_16_OUT<29>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03372211 (Mmux_n0337221)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_19_OUT_cy<29> (Madd_c[31]_GND_1_o_add_19_OUT_cy<29>)
     XORCY:CI->O           2   0.180   0.301  Madd_c[31]_GND_1_o_add_19_OUT_xor<30> (c[31]_GND_1_o_add_19_OUT<30>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n0339241 (n0339<30>)
     MUXCY:S->O            0   0.219   0.000  Madd_c[31]_GND_1_o_add_22_OUT_cy<30> (Madd_c[31]_GND_1_o_add_22_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.300  Madd_c[31]_GND_1_o_add_22_OUT_xor<31> (c[31]_GND_1_o_add_22_OUT<31>)
     LUT5:I4->O            1   0.053   0.000  Mmux_c[31]_c[31]_MUX_40_o34 (c[31]_c[31]_MUX_40_o)
     LD:D                     -0.043          c_31
    ----------------------------------------
    Total                      6.298ns (3.580ns logic, 2.718ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_OR_45_o'
  Total number of paths / destination ports: 252707157 / 1
-------------------------------------------------------------------------
Offset:              7.504ns (Levels of Logic = 49)
  Source:            c_0 (LATCH)
  Destination:       y (PAD)
  Source Clock:      GND_1_o_GND_1_o_OR_45_o falling

  Data Path: c_0 to y
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.282   0.293  c_0 (c_0)
     INV:I->O              1   0.070   0.000  Madd_c[31]_GND_1_o_add_1_OUT_lut<0>_INV_0 (Madd_c[31]_GND_1_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_1_OUT_cy<0> (Madd_c[31]_GND_1_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_1_OUT_cy<1> (Madd_c[31]_GND_1_o_add_1_OUT_cy<1>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_1_OUT_xor<2> (c[31]_GND_1_o_add_1_OUT<2>)
     LUT3:I2->O            1   0.053   0.000  mux1011211 (mux101121)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<2> (Madd_c[31]_GND_1_o_add_4_OUT_cy<2>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_4_OUT_xor<3> (c[31]_GND_1_o_add_4_OUT<3>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03292611 (Mmux_n0329261)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_7_OUT_cy<3> (Madd_c[31]_GND_1_o_add_7_OUT_cy<3>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_7_OUT_xor<4> (c[31]_GND_1_o_add_7_OUT<4>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03312711 (Mmux_n0331271)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<4> (Madd_c[31]_GND_1_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<5> (Madd_c[31]_GND_1_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<6> (Madd_c[31]_GND_1_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<7> (Madd_c[31]_GND_1_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<8> (Madd_c[31]_GND_1_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<9> (Madd_c[31]_GND_1_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<10> (Madd_c[31]_GND_1_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<11> (Madd_c[31]_GND_1_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<12> (Madd_c[31]_GND_1_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<13> (Madd_c[31]_GND_1_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<14> (Madd_c[31]_GND_1_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<15> (Madd_c[31]_GND_1_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<16> (Madd_c[31]_GND_1_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<17> (Madd_c[31]_GND_1_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<18> (Madd_c[31]_GND_1_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<19> (Madd_c[31]_GND_1_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<20> (Madd_c[31]_GND_1_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<21> (Madd_c[31]_GND_1_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<22> (Madd_c[31]_GND_1_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<23> (Madd_c[31]_GND_1_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<24> (Madd_c[31]_GND_1_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<25> (Madd_c[31]_GND_1_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<26> (Madd_c[31]_GND_1_o_add_10_OUT_cy<26>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_10_OUT_xor<27> (c[31]_GND_1_o_add_10_OUT<27>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03332011 (Mmux_n0333201)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_13_OUT_cy<27> (Madd_c[31]_GND_1_o_add_13_OUT_cy<27>)
     XORCY:CI->O           4   0.180   0.310  Madd_c[31]_GND_1_o_add_13_OUT_xor<28> (c[31]_GND_1_o_add_13_OUT<28>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03352111 (Mmux_n0335211)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_16_OUT_cy<28> (Madd_c[31]_GND_1_o_add_16_OUT_cy<28>)
     XORCY:CI->O           3   0.180   0.306  Madd_c[31]_GND_1_o_add_16_OUT_xor<29> (c[31]_GND_1_o_add_16_OUT<29>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03372211 (Mmux_n0337221)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_19_OUT_cy<29> (Madd_c[31]_GND_1_o_add_19_OUT_cy<29>)
     XORCY:CI->O           2   0.180   0.301  Madd_c[31]_GND_1_o_add_19_OUT_xor<30> (c[31]_GND_1_o_add_19_OUT<30>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n0339241 (n0339<30>)
     MUXCY:S->O            0   0.219   0.000  Madd_c[31]_GND_1_o_add_22_OUT_cy<30> (Madd_c[31]_GND_1_o_add_22_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.438  Madd_c[31]_GND_1_o_add_22_OUT_xor<31> (c[31]_GND_1_o_add_22_OUT<31>)
     LUT5:I2->O            1   0.053   0.279  y<31>1 (y_OBUF)
     OBUF:I->O                 0.003          y_OBUF (y)
    ----------------------------------------
    Total                      7.504ns (4.316ns logic, 3.188ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 45156326 / 1
-------------------------------------------------------------------------
Delay:               6.717ns (Levels of Logic = 48)
  Source:            a<0> (PAD)
  Destination:       y (PAD)

  Data Path: a<0> to y
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   0.003   0.555  a_0_IBUF (a_0_IBUF)
     LUT3:I0->O            1   0.053   0.000  Madd_c[31]_GND_1_o_add_4_OUT_lut<0> (Madd_c[31]_GND_1_o_add_4_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<0> (Madd_c[31]_GND_1_o_add_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<1> (Madd_c[31]_GND_1_o_add_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_4_OUT_cy<2> (Madd_c[31]_GND_1_o_add_4_OUT_cy<2>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_4_OUT_xor<3> (c[31]_GND_1_o_add_4_OUT<3>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03292611 (Mmux_n0329261)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_7_OUT_cy<3> (Madd_c[31]_GND_1_o_add_7_OUT_cy<3>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_7_OUT_xor<4> (c[31]_GND_1_o_add_7_OUT<4>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03312711 (Mmux_n0331271)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<4> (Madd_c[31]_GND_1_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<5> (Madd_c[31]_GND_1_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<6> (Madd_c[31]_GND_1_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<7> (Madd_c[31]_GND_1_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<8> (Madd_c[31]_GND_1_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<9> (Madd_c[31]_GND_1_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<10> (Madd_c[31]_GND_1_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<11> (Madd_c[31]_GND_1_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<12> (Madd_c[31]_GND_1_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<13> (Madd_c[31]_GND_1_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<14> (Madd_c[31]_GND_1_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<15> (Madd_c[31]_GND_1_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<16> (Madd_c[31]_GND_1_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<17> (Madd_c[31]_GND_1_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<18> (Madd_c[31]_GND_1_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<19> (Madd_c[31]_GND_1_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<20> (Madd_c[31]_GND_1_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<21> (Madd_c[31]_GND_1_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<22> (Madd_c[31]_GND_1_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<23> (Madd_c[31]_GND_1_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<24> (Madd_c[31]_GND_1_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<25> (Madd_c[31]_GND_1_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Madd_c[31]_GND_1_o_add_10_OUT_cy<26> (Madd_c[31]_GND_1_o_add_10_OUT_cy<26>)
     XORCY:CI->O           5   0.180   0.315  Madd_c[31]_GND_1_o_add_10_OUT_xor<27> (c[31]_GND_1_o_add_10_OUT<27>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03332011 (Mmux_n0333201)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_13_OUT_cy<27> (Madd_c[31]_GND_1_o_add_13_OUT_cy<27>)
     XORCY:CI->O           4   0.180   0.310  Madd_c[31]_GND_1_o_add_13_OUT_xor<28> (c[31]_GND_1_o_add_13_OUT<28>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03352111 (Mmux_n0335211)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_16_OUT_cy<28> (Madd_c[31]_GND_1_o_add_16_OUT_cy<28>)
     XORCY:CI->O           3   0.180   0.306  Madd_c[31]_GND_1_o_add_16_OUT_xor<29> (c[31]_GND_1_o_add_16_OUT<29>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n03372211 (Mmux_n0337221)
     MUXCY:S->O            1   0.219   0.000  Madd_c[31]_GND_1_o_add_19_OUT_cy<29> (Madd_c[31]_GND_1_o_add_19_OUT_cy<29>)
     XORCY:CI->O           2   0.180   0.301  Madd_c[31]_GND_1_o_add_19_OUT_xor<30> (c[31]_GND_1_o_add_19_OUT<30>)
     LUT5:I4->O            1   0.053   0.000  Mmux_n0339241 (n0339<30>)
     MUXCY:S->O            0   0.219   0.000  Madd_c[31]_GND_1_o_add_22_OUT_cy<30> (Madd_c[31]_GND_1_o_add_22_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.438  Madd_c[31]_GND_1_o_add_22_OUT_xor<31> (c[31]_GND_1_o_add_22_OUT<31>)
     LUT5:I2->O            1   0.053   0.279  y<31>1 (y_OBUF)
     OBUF:I->O                 0.003          y_OBUF (y)
    ----------------------------------------
    Total                      6.717ns (3.583ns logic, 3.134ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.74 secs
 
--> 

Total memory usage is 291984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    0 (   0 filtered)

