{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590796344738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590796344745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 00:52:24 2020 " "Processing started: Sat May 30 00:52:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590796344745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796344745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796344745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590796345161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590796345161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590796354163 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590796354163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_Tb-Stimulus " "Found design unit 1: ControlUnit_Tb-Stimulus" {  } { { "ControlUnit_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590796354169 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_Tb " "Found entity 1: ControlUnit_Tb" {  } { { "ControlUnit_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590796354169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590796354208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pState ControlUnit.vhd(48) " "VHDL Process Statement warning at ControlUnit.vhd(48): signal \"pState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590796354209 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Func ControlUnit.vhd(73) " "VHDL Process Statement warning at ControlUnit.vhd(73): signal \"Func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590796354209 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nState ControlUnit.vhd(35) " "VHDL Process Statement warning at ControlUnit.vhd(35): inferring latch(es) for signal or variable \"nState\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590796354209 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.WriteMem ControlUnit.vhd(35) " "Inferred latch for \"nState.WriteMem\" at ControlUnit.vhd(35)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354209 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.RegUpdate ControlUnit.vhd(35) " "Inferred latch for \"nState.RegUpdate\" at ControlUnit.vhd(35)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354209 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.Execute ControlUnit.vhd(35) " "Inferred latch for \"nState.Execute\" at ControlUnit.vhd(35)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354210 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.Decode ControlUnit.vhd(35) " "Inferred latch for \"nState.Decode\" at ControlUnit.vhd(35)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354210 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.Fetch ControlUnit.vhd(35) " "Inferred latch for \"nState.Fetch\" at ControlUnit.vhd(35)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354210 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.ResetState ControlUnit.vhd(35) " "Inferred latch for \"nState.ResetState\" at ControlUnit.vhd(35)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796354210 "|ControlUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nState.Fetch_190 " "Latch nState.Fetch_190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pState.Decode " "Ports D and ENA on the latch are fed by the same signal pState.Decode" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590796354601 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590796354601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nState.RegUpdate_157 " "Latch nState.RegUpdate_157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590796354601 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590796354601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nState.WriteMem_145 " "Latch nState.WriteMem_145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590796354601 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590796354601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590796354675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590796355093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590796355093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590796355161 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590796355161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590796355161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590796355161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590796355200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 30 00:52:35 2020 " "Processing ended: Sat May 30 00:52:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590796355200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590796355200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590796355200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590796355200 ""}
