###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 19:44:54 2023
#  Design:            fifo1_sram
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Recovery Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/SETB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                     (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.001
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.550
- Arrival Time                  0.577
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     DFFASX2_LVT       rptr_empty/rempty_reg/SETB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFASX2_LVT       rptr_empty/rempty_reg/CLK
      ---------------------------------------------------------------------------------
Path 2: MET Recovery Check with Pin rptr_empty/rbin_reg_0_/CLK 
Endpoint:   rptr_empty/rbin_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.160
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.709
- Arrival Time                  0.699
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_LVT       rptr_empty/rbin_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_LVT       rptr_empty/rbin_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 3: MET Recovery Check with Pin rptr_empty/rbin_reg_8_/CLK 
Endpoint:   rptr_empty/rbin_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.160
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.709
- Arrival Time                  0.699
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_LVT       rptr_empty/rbin_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_LVT       rptr_empty/rbin_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 4: MET Recovery Check with Pin rptr_empty/rbin_reg_7_/CLK 
Endpoint:   rptr_empty/rbin_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.160
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.709
- Arrival Time                  0.699
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_LVT       rptr_empty/rbin_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_LVT       rptr_empty/rbin_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 5: MET Recovery Check with Pin rptr_empty/rbin_reg_6_/CLK 
Endpoint:   rptr_empty/rbin_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.704
- Arrival Time                  0.688
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.009     0.606      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 6: MET Recovery Check with Pin rptr_empty/rbin_reg_5_/CLK 
Endpoint:   rptr_empty/rbin_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.704
- Arrival Time                  0.688
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.606      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin rptr_empty/rbin_reg_3_/CLK 
Endpoint:   rptr_empty/rbin_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.704
- Arrival Time                  0.688
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.606      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin rptr_empty/rbin_reg_4_/CLK 
Endpoint:   rptr_empty/rbin_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.704
- Arrival Time                  0.688
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.606      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin rptr_empty/rbin_reg_9_/CLK 
Endpoint:   rptr_empty/rbin_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.163
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.713
- Arrival Time                  0.686
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     DFFARX1_LVT       rptr_empty/rbin_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.609      0.088     DFFARX1_LVT       rptr_empty/rbin_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin rptr_empty/rbin_reg_1_/CLK 
Endpoint:   rptr_empty/rbin_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.156
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.702
- Arrival Time                  0.656
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/A
      0.079     0.656      0.057     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/Y
      0.000     0.656      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.606      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin rptr_empty/rbin_reg_2_/CLK 
Endpoint:   rptr_empty/rbin_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.156
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.702
- Arrival Time                  0.656
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/A
      0.079     0.656      0.057     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/Y
      0.000     0.656      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.606      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.779
- Arrival Time                  0.699
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 13: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_6_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.779
- Arrival Time                  0.699
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.000     0.699      0.073     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 14: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_4_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.779
- Arrival Time                  0.699
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.000     0.699      0.073     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 15: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.779
- Arrival Time                  0.699
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.000     0.699      0.073     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 16: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_2_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.780
- Arrival Time                  0.699
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.608      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 17: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_3_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.780
- Arrival Time                  0.699
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.608      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 18: MET Recovery Check with Pin rptr_empty/rptr_reg_6_/CLK 
Endpoint:   rptr_empty/rptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.780
- Arrival Time                  0.699
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       rptr_empty/rptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.608      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 19: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.699
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.608      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 20: MET Recovery Check with Pin rptr_empty/rptr_reg_8_/CLK 
Endpoint:   rptr_empty/rptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.699
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       rptr_empty/rptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.608      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 21: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_8_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.699
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.608      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 22: MET Recovery Check with Pin rptr_empty/rptr_reg_1_/CLK 
Endpoint:   rptr_empty/rptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.699
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       rptr_empty/rptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       rptr_empty/rptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 23: MET Recovery Check with Pin rptr_empty/rptr_reg_0_/CLK 
Endpoint:   rptr_empty/rptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.699
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.121     0.698      0.073     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.073     DFFARX1_RVT       rptr_empty/rptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       rptr_empty/rptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 24: MET Recovery Check with Pin rptr_empty/rptr_reg_4_/CLK 
Endpoint:   rptr_empty/rptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.230
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.776
- Arrival Time                  0.688
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.009     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 25: MET Recovery Check with Pin rptr_empty/rptr_reg_3_/CLK 
Endpoint:   rptr_empty/rptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.230
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.776
- Arrival Time                  0.688
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.009     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 26: MET Recovery Check with Pin rptr_empty/rptr_reg_5_/CLK 
Endpoint:   rptr_empty/rptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.230
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.776
- Arrival Time                  0.688
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.009     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 27: MET Recovery Check with Pin rptr_empty/rptr_reg_2_/CLK 
Endpoint:   rptr_empty/rptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.230
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.776
- Arrival Time                  0.688
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.009     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 28: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.230
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.777
- Arrival Time                  0.688
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.688      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.688      0.064     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 29: MET Recovery Check with Pin rptr_empty/rptr_reg_7_/CLK 
Endpoint:   rptr_empty/rptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.785
- Arrival Time                  0.686
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 30: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.610
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.786
- Arrival Time                  0.686
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.610      0.088     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 31: MET Recovery Check with Pin rptr_empty/rbin_reg_10_/CLK 
Endpoint:   rptr_empty/rbin_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                       (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.610
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.786
- Arrival Time                  0.686
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     DFFARX1_RVT       rptr_empty/rbin_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.610      0.088     DFFARX1_RVT       rptr_empty/rbin_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 32: MET Recovery Check with Pin rptr_empty/rptr_reg_9_/CLK 
Endpoint:   rptr_empty/rptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.610
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.786
- Arrival Time                  0.686
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     DFFARX1_RVT       rptr_empty/rptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.610      0.088     DFFARX1_RVT       rptr_empty/rptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 33: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_1_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.610
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.786
- Arrival Time                  0.686
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.610      0.088     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 34: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.610
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.786
- Arrival Time                  0.686
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.610      0.088     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 35: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_0_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.610
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.786
- Arrival Time                  0.686
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.108     0.686      0.088     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.088     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.610      0.088     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 36: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_10_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                         (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.680
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.102     0.679      0.080     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.080     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 37: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_7_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.680
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.102     0.679      0.080     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.080     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 38: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                         (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.680
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.102     0.679      0.080     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.080     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 39: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.680
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.102     0.679      0.080     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.080     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 40: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_9_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.680
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.102     0.679      0.080     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.080     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 41: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.609
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.680
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.102     0.679      0.080     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.080     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.609      0.088     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 42: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.229
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.776
- Arrival Time                  0.655
= Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/A
      0.078     0.655      0.056     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/Y
      0.000     0.655      0.056     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.608      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 43: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.608
- Recovery                     -0.229
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.776
- Arrival Time                  0.655
= Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/A
      0.078     0.655      0.056     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/Y
      0.000     0.655      0.056     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.608      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 44: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_5_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.228
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.775
- Arrival Time                  0.647
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.436     0.562      0.210     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.577      0.211     NBUFFX2_LVT       sync_w2r/FE_PHC221_n_5/A
      0.070     0.647      0.051     NBUFFX2_LVT       sync_w2r/FE_PHC221_n_5/Y
      0.000     0.647      0.051     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_rclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.139     0.597      0.085     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 45: MET Recovery Check with Pin wdata_reg_1_/CLK 
Endpoint:   wdata_reg_1_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.558
- Recovery                     -0.154
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.232
- Arrival Time                  0.995
= Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.229     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.868      0.147     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.008     0.876      0.157     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/A
      0.115     0.991      0.069     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/Y
      0.003     0.995      0.069     DFFARX1_LVT       wdata_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.064     DFFARX1_LVT       wdata_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 46: MET Recovery Check with Pin wdata_reg_2_/CLK 
Endpoint:   wdata_reg_2_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.561
- Recovery                     -0.154
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.235
- Arrival Time                  0.995
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.229     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.868      0.147     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.008     0.876      0.157     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/A
      0.115     0.991      0.069     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/Y
      0.004     0.995      0.069     DFFARX1_LVT       wdata_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin wptr_full/wfull_reg/CLK 
Endpoint:   wptr_full/wfull_reg/D (^) checked with  leading edge of 'wclk'
Beginpoint: winc                  (^) triggered by  leading edge of 'wclk'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.623
- Setup                         0.069
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.664
- Arrival Time                  1.334
= Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       winc
      0.000     0.125      0.025     I1025_NS          io_b_winc/PADIO
      0.447     0.573      0.230     I1025_NS          io_b_winc/DOUT
      0.042     0.615      0.237     AND3X1_LVT        wptr_full/g3699__1705/A1
      0.075     0.689      0.059     AND3X1_LVT        wptr_full/g3699__1705/Y
      0.000     0.689      0.059     XOR2X1_LVT        wptr_full/g3717__9315/A1
      0.163     0.852      0.074     XOR2X1_LVT        wptr_full/g3717__9315/Y
      0.000     0.852      0.074     INVX1_LVT         wptr_full/g3674/A
      0.055     0.907      0.050     INVX1_LVT         wptr_full/g3674/Y
      0.000     0.907      0.050     MUX21X1_LVT       wptr_full/g3661__5122/A2
      0.119     1.025      0.069     MUX21X1_LVT       wptr_full/g3661__5122/Y
      0.000     1.026      0.069     XNOR2X1_LVT       wptr_full/g1939__3680/A1
      0.138     1.163      0.047     XNOR2X1_LVT       wptr_full/g1939__3680/Y
      0.000     1.163      0.047     AND3X1_LVT        wptr_full/g1886__2398/A3
      0.091     1.254      0.052     AND3X1_LVT        wptr_full/g1886__2398/Y
      0.000     1.254      0.052     AND3X1_LVT        wptr_full/g1882__1666/A2
      0.080     1.334      0.040     AND3X1_LVT        wptr_full/g1882__1666/Y
      0.000     1.334      0.040     DFFARX2_LVT       wptr_full/wfull_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.429     0.454      0.200     I1025_NS          io_b_wclk/DOUT
      0.004     0.458      0.200     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.139     0.597      0.094     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.026     0.623      0.104     DFFARX2_LVT       wptr_full/wfull_reg/CLK
      ---------------------------------------------------------------------------------
Path 48: MET Recovery Check with Pin wdata_reg_5_/CLK 
Endpoint:   wdata_reg_5_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.563
- Recovery                     -0.190
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.273
- Arrival Time                  0.927
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.229     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.868      0.147     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.059     0.927      0.198     DFFARX1_LVT       wdata_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 49: MET Recovery Check with Pin wdata_reg_7_/CLK 
Endpoint:   wdata_reg_7_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.563
- Recovery                     -0.190
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.273
- Arrival Time                  0.927
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.229     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.868      0.147     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.059     0.927      0.198     DFFARX1_LVT       wdata_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 50: MET Recovery Check with Pin wdata_reg_6_/CLK 
Endpoint:   wdata_reg_6_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.563
- Recovery                     -0.190
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.273
- Arrival Time                  0.927
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.229     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.868      0.147     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.059     0.927      0.198     DFFARX1_LVT       wdata_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_6_/CLK
      ---------------------------------------------------------------------------------

