module top_module (
    input a,
    input b,
    output reg q
);
    and gate (a,b,q);
endmodule
