#
ALU_4_Bit AND_operation_block layout
|I0
#
ALU_4_Bit OR_gen layout
|I1|I0
|I1|I3
|I1|I2
|I1|I1
#
ALU_4_Bit XOR_gen layout
|I2|I0
|I2|I1
|I2|I2
|I2|I3
#
ALU_4_Bit 1's_Comp_operation_block layout
|I3
#ISCELL
tsmc18 M1_POLY1 symbolic
I65
I64
I56
I55
I53
I51
I50
I49
I48
I47
I41
I40
I38
I35
#ISCELL
tsmc18 M2_M1 symbolic
I63
I62
I61
I59
I58
I57
I54
I52
I46
I43
I42
I39
I37
I36
#ISCELL
tsmc18 M3_M2 symbolic
I69
I68
I67
I66
I60
I45
I44
