Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_IntegralImage_func_impl xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_0
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Compute
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_func_impl
