// Seed: 2855851021
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5
);
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input logic id_5,
    input wire id_6,
    output logic id_7
    , id_14,
    input supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    input wor id_11,
    output tri1 id_12
);
  always @(id_3 or id_6) id_7 <= #1 id_5;
  wire id_15;
  wire id_16;
  wire id_17 = id_16;
  wire id_18;
  module_0(
      id_0, id_2, id_6, id_2, id_2, id_3
  );
endmodule
