#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 19 11:12:16 2020
# Process ID: 1052
# Current directory: C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1
# Command line: vivado.exe -log mb_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_design_wrapper.tcl -notrace
# Log file: C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper.vdi
# Journal file: C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/ip_repo/DistanciaEuclidiana_1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/ip_repo/DistanciaEuclidiana_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.cache/ip 
Command: link_design -top mb_design_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_DistanciaEuclidiana_0_1/mb_design_DistanciaEuclidiana_0_1.dcp' for cell 'mb_design_i/DistanciaEuclidiana_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.dcp' for cell 'mb_design_i/axi_gpio_buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0.dcp' for cell 'mb_design_i/axi_gpio_display'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.dcp' for cell 'mb_design_i/axi_gpio_leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0.dcp' for cell 'mb_design_i/axi_gpio_switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0.dcp' for cell 'mb_design_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0.dcp' for cell 'mb_design_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.dcp' for cell 'mb_design_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_fit_timer_0_0/mb_design_fit_timer_0_0.dcp' for cell 'mb_design_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.dcp' for cell 'mb_design_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0.dcp' for cell 'mb_design_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0.dcp' for cell 'mb_design_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_design_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0.dcp' for cell 'mb_design_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_0/mb_design_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_0/mb_design_dlmb_v10_0.dcp' for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_0/mb_design_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_0/mb_design_ilmb_v10_0.dcp' for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_lmb_bram_0/mb_design_lmb_bram_0.dcp' for cell 'mb_design_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.544 . Memory (MB): peak = 691.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 803 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0.xdc] for cell 'mb_design_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0.xdc] for cell 'mb_design_i/microblaze_0/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_0/mb_design_dlmb_v10_0.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_0/mb_design_dlmb_v10_0.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_0/mb_design_ilmb_v10_0.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_0/mb_design_ilmb_v10_0.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.xdc] for cell 'mb_design_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1403.289 ; gain = 557.465
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0.xdc] for cell 'mb_design_i/mdm_1/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_board.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_board.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_board.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_board.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.xdc] for cell 'mb_design_i/axi_gpio_buttons/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0_board.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0_board.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0.xdc] for cell 'mb_design_i/axi_gpio_switches/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_board.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_board.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.xdc] for cell 'mb_design_i/axi_gpio_leds/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0_board.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0_board.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0.xdc] for cell 'mb_design_i/axi_gpio_display/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0_board.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0_board.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0.xdc] for cell 'mb_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0.xdc] for cell 'mb_design_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0.xdc] for cell 'mb_design_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_design_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1403.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1403.289 ; gain = 1060.625
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1403.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15f0b5f2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1415.348 ; gain = 12.059

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b69bf99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1606.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 297 cells and removed 397 cells
INFO: [Opt 31-1021] In phase Retarget, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d91210c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1606.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 94 cells and removed 323 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e00ee26f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1606.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 935 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 96 load(s) on clock net mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: faff304d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1606.156 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: faff304d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17dc025a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             297  |             397  |                                             56  |
|  Constant propagation         |              94  |             323  |                                              1  |
|  Sweep                        |               0  |             935  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1606.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9e2df170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.156 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.265 | TNS=-650.033 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1452886b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1800.016 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1452886b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1800.016 ; gain = 193.859

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1452886b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.016 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1800.016 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a1f82533

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1800.016 ; gain = 396.727
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_design_wrapper_drc_opted.rpt -pb mb_design_wrapper_drc_opted.pb -rpx mb_design_wrapper_drc_opted.rpx
Command: report_drc -file mb_design_wrapper_drc_opted.rpt -pb mb_design_wrapper_drc_opted.pb -rpx mb_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3608d1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1800.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 167c91371

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 221c4a68b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 221c4a68b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 221c4a68b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4b82aa3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 343 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 151 nets or cells. Created 0 new cell, deleted 151 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1800.016 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            151  |                   151  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            151  |                   151  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e5d7dbf9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: febed01f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 2 Global Placement | Checksum: febed01f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a17fcf9a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb9610ac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e6867ffc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9eccc442

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: bdafe33a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 7e06b1dc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: df127498

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13ec3aa31

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 185afb995

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 185afb995

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1743672c1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1743672c1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-32.644. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: de6e2377

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: de6e2377

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: de6e2377

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: de6e2377

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: fc41bbf8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1800.016 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fc41bbf8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1800.016 ; gain = 0.000
Ending Placer Task | Checksum: c0a9cfbb

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1800.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_design_wrapper_utilization_placed.rpt -pb mb_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1800.016 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1800.016 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.860 | TNS=-727.491 |
Phase 1 Physical Synthesis Initialization | Checksum: 170a375d8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.860 | TNS=-727.491 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 170a375d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.860 | TNS=-727.491 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3[0].  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3_reg[0]
INFO: [Physopt 32-81] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.853 | TNS=-727.344 |
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3[0]_repN.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3_reg[0]_replica
INFO: [Physopt 32-572] Net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg3[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[15]_i_2_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[15]_i_2
INFO: [Physopt 32-710] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[15]. Critical path length was reduced through logic transformation on cell mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.752 | TNS=-726.992 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[14]_i_2_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[14]_i_2
INFO: [Physopt 32-710] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[14]. Critical path length was reduced through logic transformation on cell mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.747 | TNS=-726.837 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[16]_i_2_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[16]_i_2
INFO: [Physopt 32-710] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/D[1]. Critical path length was reduced through logic transformation on cell mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[16]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.651 | TNS=-726.667 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_2_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_2
INFO: [Physopt 32-710] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[12]. Critical path length was reduced through logic transformation on cell mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.634 | TNS=-726.324 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[13]_i_2_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[13]_i_2
INFO: [Physopt 32-710] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[13]. Critical path length was reduced through logic transformation on cell mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.633 | TNS=-726.153 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[10]_i_2_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[10]_i_2
INFO: [Physopt 32-710] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[10]. Critical path length was reduced through logic transformation on cell mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.597 | TNS=-725.850 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[17]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[18]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_10_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.438 | TNS=-722.829 |
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.437 | TNS=-722.810 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[22]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.389 | TNS=-721.850 |
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.365 | TNS=-721.370 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_15_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/axi_rdata[28]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.364 | TNS=-721.344 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/axi_rdata[28]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[29]_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.249 | TNS=-717.982 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6_i_3_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6_i_3
INFO: [Physopt 32-571] Net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6_i_3_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__6_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.222 | TNS=-717.485 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[1].  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4_reg[1]
INFO: [Physopt 32-572] Net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[11]_i_2_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[11]_i_2
INFO: [Physopt 32-710] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[11]. Critical path length was reduced through logic transformation on cell mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.220 | TNS=-717.127 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4
INFO: [Physopt 32-571] Net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.184 | TNS=-715.259 |
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.096 | TNS=-713.516 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/i__carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.076 | TNS=-713.456 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[16]_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.036 | TNS=-713.224 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/x_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.035 | TNS=-713.210 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.019 | TNS=-712.714 |
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0].  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-572] Net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0].  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[17]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[18]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_10_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[22]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_15_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/axi_rdata[28]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[29]_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.019 | TNS=-712.714 |
Phase 3 Critical Path Optimization | Checksum: 170a375d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1800.016 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.019 | TNS=-712.714 |
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0].  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-572] Net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[17]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[17]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[18]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[18]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[12]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_10_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[20]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[21]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[22]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[22]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_15_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[23]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[24]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[25]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[27]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[28]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/axi_rdata[28]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[29]_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[29]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[30]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4
INFO: [Physopt 32-571] Net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/s00_axi_rdata[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0].  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4_reg[0]
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/slv_reg4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[15]_i_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[17]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[18]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[19]_i_10_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[19]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[20]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[20]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[21]_i_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[21]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[22]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[22]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_15_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[23]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[24]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[24]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[25]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata_reg[26]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[26]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[27]_i_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[28]_i_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/axi_rdata[28]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[29]_i_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/axi_rdata[30]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0.  Did not re-place instance mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance__0_carry__5_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/reg_data_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/y_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.019 | TNS=-712.714 |
Phase 4 Critical Path Optimization | Checksum: 170a375d8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-32.019 | TNS=-712.714 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.841  |         14.777  |            1  |              0  |                    21  |           0  |           2  |  00:00:05  |
|  Total          |          0.841  |         14.777  |            1  |              0  |                    21  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1800.016 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 170a375d8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
472 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1800.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 230d7edf ConstDB: 0 ShapeSum: 60348a5e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a50ff4dc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1803.344 ; gain = 3.328
Post Restoration Checksum: NetGraph: 88eabee2 NumContArr: 1c2535fa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a50ff4dc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1803.344 ; gain = 3.328

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a50ff4dc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1809.586 ; gain = 9.570

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a50ff4dc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1809.586 ; gain = 9.570
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22a28bfd7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1836.539 ; gain = 36.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.238| TNS=-694.476| WHS=-0.191 | THS=-88.489|

Phase 2 Router Initialization | Checksum: 23231e5e0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1867.270 ; gain = 67.254

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9161
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9160
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18c36689c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1867.367 ; gain = 67.352
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_mb_design_clk_wiz_1_0 |clk_out1_mb_design_clk_wiz_1_0 |             mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[4]/D|
| clk_out1_mb_design_clk_wiz_1_0 |clk_out1_mb_design_clk_wiz_1_0 |             mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[5]/D|
| clk_out1_mb_design_clk_wiz_1_0 |clk_out1_mb_design_clk_wiz_1_0 |             mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[8]/D|
| clk_out1_mb_design_clk_wiz_1_0 |clk_out1_mb_design_clk_wiz_1_0 |            mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[15]/D|
| clk_out1_mb_design_clk_wiz_1_0 |clk_out1_mb_design_clk_wiz_1_0 |             mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/axi_rdata_reg[7]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1148
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.486| TNS=-954.608| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e5c2536a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:59 . Memory (MB): peak = 1867.367 ; gain = 67.352

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.716| TNS=-960.056| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19958e82d

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 1867.367 ; gain = 67.352
Phase 4 Rip-up And Reroute | Checksum: 19958e82d

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 1867.367 ; gain = 67.352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 191773639

Time (s): cpu = 00:01:21 ; elapsed = 00:01:05 . Memory (MB): peak = 1867.367 ; gain = 67.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.479| TNS=-933.097| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 228876b62

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1889.590 ; gain = 89.574

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 228876b62

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1889.590 ; gain = 89.574
Phase 5 Delay and Skew Optimization | Checksum: 228876b62

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1889.590 ; gain = 89.574

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1845b84f2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 1889.590 ; gain = 89.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.435| TNS=-770.344| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 173b8b60a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 1889.590 ; gain = 89.574
Phase 6 Post Hold Fix | Checksum: 173b8b60a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 1889.590 ; gain = 89.574

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.71223 %
  Global Horizontal Routing Utilization  = 2.20979 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2675bb035

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 1889.590 ; gain = 89.574

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2675bb035

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 1889.590 ; gain = 89.574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f56b1167

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1889.590 ; gain = 89.574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-34.435| TNS=-770.344| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f56b1167

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1889.590 ; gain = 89.574
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1889.590 ; gain = 89.574

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
491 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 1889.590 ; gain = 89.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1889.590 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_design_wrapper_drc_routed.rpt -pb mb_design_wrapper_drc_routed.pb -rpx mb_design_wrapper_drc_routed.rpx
Command: report_drc -file mb_design_wrapper_drc_routed.rpt -pb mb_design_wrapper_drc_routed.pb -rpx mb_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_design_wrapper_methodology_drc_routed.rpt -pb mb_design_wrapper_methodology_drc_routed.pb -rpx mb_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mb_design_wrapper_methodology_drc_routed.rpt -pb mb_design_wrapper_methodology_drc_routed.pb -rpx mb_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/mb_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.520 ; gain = 22.930
INFO: [runtcl-4] Executing : report_power -file mb_design_wrapper_power_routed.rpt -pb mb_design_wrapper_power_summary_routed.pb -rpx mb_design_wrapper_power_routed.rpx
Command: report_power -file mb_design_wrapper_power_routed.rpt -pb mb_design_wrapper_power_summary_routed.pb -rpx mb_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
503 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.711 ; gain = 0.191
INFO: [runtcl-4] Executing : report_route_status -file mb_design_wrapper_route_status.rpt -pb mb_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mb_design_wrapper_timing_summary_routed.rpt -pb mb_design_wrapper_timing_summary_routed.pb -rpx mb_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_design_wrapper_bus_skew_routed.rpt -pb mb_design_wrapper_bus_skew_routed.pb -rpx mb_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force mb_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4 input mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4 output mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4 multiplier stage mb_design_i/DistanciaEuclidiana_0/U0/DistanciaEuclidiana_v1_1_S00_AXI_inst/distancia_euclidiana/distance1__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 48 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/jcoel/Desktop/CR/ProjetoFinal/DistanciaEuclidiana/DistanciaEuclidiana.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jun 19 11:16:39 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
523 Infos, 51 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2350.918 ; gain = 438.207
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 11:16:39 2020...
