Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Thu Dec 23 13:59:54 2021
| Host             : MECHREVO-Bill running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 56.008 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 55.211                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    25.406 |     6452 |       --- |             --- |
|   LUT as Logic           |    21.407 |     3125 |     63400 |            4.93 |
|   CARRY4                 |     3.374 |      487 |     15850 |            3.07 |
|   LUT as Distributed RAM |     0.488 |       38 |     19000 |            0.20 |
|   Register               |     0.076 |     2168 |    126800 |            1.71 |
|   F7/F8 Muxes            |     0.055 |      206 |     63400 |            0.32 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       14 |       --- |             --- |
| Signals                  |    26.656 |     5381 |       --- |             --- |
| DSPs                     |     3.064 |        3 |       240 |            1.25 |
| I/O                      |     0.085 |        3 |       210 |            1.43 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    56.008 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    55.697 |      55.134 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.096 |       0.003 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.026 |       0.022 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| Top                          |    55.211 |
|   calculator                 |    29.769 |
|     stack_num_reg_0_31_0_0   |     0.034 |
|     stack_num_reg_0_31_10_10 |     0.037 |
|     stack_num_reg_0_31_11_11 |     0.043 |
|     stack_num_reg_0_31_12_12 |     0.043 |
|     stack_num_reg_0_31_13_13 |     0.041 |
|     stack_num_reg_0_31_14_14 |     0.045 |
|     stack_num_reg_0_31_15_15 |     0.042 |
|     stack_num_reg_0_31_16_16 |     0.044 |
|     stack_num_reg_0_31_17_17 |     0.030 |
|     stack_num_reg_0_31_18_18 |     0.032 |
|     stack_num_reg_0_31_19_19 |     0.031 |
|     stack_num_reg_0_31_1_1   |     0.036 |
|     stack_num_reg_0_31_20_20 |     0.027 |
|     stack_num_reg_0_31_21_21 |     0.028 |
|     stack_num_reg_0_31_22_22 |     0.032 |
|     stack_num_reg_0_31_23_23 |     0.027 |
|     stack_num_reg_0_31_24_24 |     0.032 |
|     stack_num_reg_0_31_25_25 |     0.030 |
|     stack_num_reg_0_31_26_26 |     0.031 |
|     stack_num_reg_0_31_27_27 |     0.032 |
|     stack_num_reg_0_31_28_28 |     0.027 |
|     stack_num_reg_0_31_29_29 |     0.030 |
|     stack_num_reg_0_31_2_2   |     0.042 |
|     stack_num_reg_0_31_30_30 |     0.030 |
|     stack_num_reg_0_31_31_31 |     0.025 |
|     stack_num_reg_0_31_3_3   |     0.048 |
|     stack_num_reg_0_31_4_4   |     0.040 |
|     stack_num_reg_0_31_5_5   |     0.037 |
|     stack_num_reg_0_31_6_6   |     0.032 |
|     stack_num_reg_0_31_7_7   |     0.037 |
|     stack_num_reg_0_31_8_8   |     0.035 |
|     stack_num_reg_0_31_9_9   |     0.034 |
|   reader                     |     0.063 |
|   translator                 |    23.715 |
|   writer                     |     0.181 |
+------------------------------+-----------+


