
STM32U585_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d70  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08001fa8  08001fa8  00002fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002084  08002084  00003084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08002088  08002088  00003088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000005c  20000000  0800208c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000174  2000005c  080020e8  0000405c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001d0  080020e8  000041d0  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
  9 .debug_line   00000fd0  00000000  00000000  00004092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_line_str 000000cf  00000000  00000000  00005062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00000757  00000000  00000000  00005131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000002b4  00000000  00000000  00005888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000140  00000000  00000000  00005b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000e2431  00000000  00000000  00005c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000006f  00000000  00000000  000e80b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d44  00000000  00000000  000e8120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0010ee64  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00000a50  00000000  00000000  0010eea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000005c 	.word	0x2000005c
 8000254:	00000000 	.word	0x00000000
 8000258:	08001f90 	.word	0x08001f90

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000060 	.word	0x20000060
 8000274:	08001f90 	.word	0x08001f90

08000278 <GPIOE_MODER_Set_Alt_Function>:
#PE15-SPI1_MOSI	PE15

GPIOE_MODER_Set_Alt_Function:
	//PE11 PE12, PE13, PE14, PE15
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOE_BASE_ADDR
 8000278:	49b0      	ldr	r1, [pc, #704]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_MODER_OFFSET
 800027a:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 800027e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000280:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000282:	2203      	movs	r2, #3
	LSLS	R3, R2, #24	//PE12
 8000284:	0613      	lsls	r3, r2, #24
	MVNS	R3,	R3
 8000286:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000288:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 800028a:	2202      	movs	r2, #2
	LSLS	R3, R2, #24
 800028c:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800028e:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 8000290:	2203      	movs	r2, #3
	LSLS	R3, R2, #26	//PE13
 8000292:	0693      	lsls	r3, r2, #26
	MVNS	R3,	R3
 8000294:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000296:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 8000298:	2202      	movs	r2, #2
	LSLS	R3, R2, #26
 800029a:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 800029c:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 800029e:	2203      	movs	r2, #3
	LSLS	R3, R2, #28	//PE14
 80002a0:	0713      	lsls	r3, r2, #28
	MVNS	R3,	R3
 80002a2:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002a4:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002a6:	2202      	movs	r2, #2
	LSLS	R3, R2, #28
 80002a8:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80002aa:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 80002ac:	2203      	movs	r2, #3
	LSLS	R3, R2, #30	//PE15
 80002ae:	0793      	lsls	r3, r2, #30
	MVNS	R3,	R3
 80002b0:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002b2:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002b4:	2202      	movs	r2, #2
	LSLS	R3, R2, #30
 80002b6:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80002b8:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80002ba:	6008      	str	r0, [r1, #0]
	BX LR
 80002bc:	4770      	bx	lr

080002be <GPIOE_AFRH_Set_Alt_Function>:
#PE14-SPI1_MISO
#PE15-SPI1_MOSI

GPIOE_AFRH_Set_Alt_Function:
	//0101: AF5 16,20,24,28
	LDR		R1, =GPIOE_BASE_ADDR
 80002be:	499f      	ldr	r1, [pc, #636]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 80002c0:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 80002c4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80002c6:	6808      	ldr	r0, [r1, #0]
	#16
	MOVS	R2, 0xF
 80002c8:	220f      	movs	r2, #15
	LSLS	R2, #16
 80002ca:	0412      	lsls	r2, r2, #16
	MVNS	R2,	R2
 80002cc:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ce:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002d0:	2205      	movs	r2, #5
	LSLS	R2, #16
 80002d2:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 80002d4:	4310      	orrs	r0, r2
	#20
	MOVS	R2, 0xF
 80002d6:	220f      	movs	r2, #15
	LSLS	R2, #20
 80002d8:	0512      	lsls	r2, r2, #20
	MVNS	R2,	R2
 80002da:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002dc:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002de:	2205      	movs	r2, #5
	LSLS	R2, #20
 80002e0:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80002e2:	4310      	orrs	r0, r2
	#24
	MOVS	R2, 0xF
 80002e4:	220f      	movs	r2, #15
	LSLS	R2, #24
 80002e6:	0612      	lsls	r2, r2, #24
	MVNS	R2,	R2
 80002e8:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ea:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002ec:	2205      	movs	r2, #5
	LSLS	R2, #24
 80002ee:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80002f0:	4310      	orrs	r0, r2
	#28
	MOVS	R2, 0xF
 80002f2:	220f      	movs	r2, #15
	LSLS	R2, #28
 80002f4:	0712      	lsls	r2, r2, #28
	MVNS	R2,	R2
 80002f6:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002f8:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002fa:	2205      	movs	r2, #5
	LSLS	R2, #28
 80002fc:	0712      	lsls	r2, r2, #28
	ORRS	R0, R2
 80002fe:	4310      	orrs	r0, r2
	STR		R0,	[R1]
 8000300:	6008      	str	r0, [r1, #0]
	BX LR
 8000302:	4770      	bx	lr

08000304 <GPIOE_OSPEEDR_Set>:

GPIOE_OSPEEDR_Set:
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 8000304:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 8000308:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800030a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 800030c:	2203      	movs	r2, #3
	LSLS	R3, R2, #24
 800030e:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000310:	4318      	orrs	r0, r3
	LSLS	R3, R2, #26
 8000312:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000314:	4318      	orrs	r0, r3
	LSLS	R3, R2, #28
 8000316:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 8000318:	4318      	orrs	r0, r3
	LSLS	R3, R2, #30
 800031a:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 800031c:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800031e:	6008      	str	r0, [r1, #0]
	BX LR
 8000320:	4770      	bx	lr

08000322 <GPIOE_PUPDR_Set>:
#PE15-SPI1_MOSI
//00: No pull-up, pull-down
//01: Pull-up
//10: Pull-down
GPIOE_PUPDR_Set:
	LDR		R1, =GPIOE_BASE_ADDR
 8000322:	4986      	ldr	r1, [pc, #536]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000324:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000328:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800032a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2 //10: Pull-down
 800032c:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 800032e:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000330:	4318      	orrs	r0, r3
	MOVS	R2, 0x3 //00: Pull-down
 8000332:	2203      	movs	r2, #3
	LSLS	R3, R2, #26 //SCK
 8000334:	0693      	lsls	r3, r2, #26
	MVNS	R3, R3
 8000336:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000338:	4018      	ands	r0, r3
	LSLS	R3, R2, #28 //MISO
 800033a:	0713      	lsls	r3, r2, #28
	MVNS	R3, R3
 800033c:	43db      	mvns	r3, r3
	ANDS	R0, R3
 800033e:	4018      	ands	r0, r3
	LSLS	R3, R2, #30 //MOSI
 8000340:	0793      	lsls	r3, r2, #30
	MVNS	R3, R3
 8000342:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000344:	4018      	ands	r0, r3
	STR		R0,	[R1]
 8000346:	6008      	str	r0, [r1, #0]
	BX LR
 8000348:	4770      	bx	lr

0800034a <GPIOE_PUPDR_NSS_DOWN>:

GPIOE_PUPDR_NSS_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 800034a:	497c      	ldr	r1, [pc, #496]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800034c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000350:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000352:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 8000354:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 8000356:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000358:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800035a:	6008      	str	r0, [r1, #0]
	BX LR
 800035c:	4770      	bx	lr

0800035e <GPIOE_PUPDR_NSS_UP>:

GPIOE_PUPDR_NSS_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 800035e:	4977      	ldr	r1, [pc, #476]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000360:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000364:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000366:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000368:	2201      	movs	r2, #1
	LSLS	R3, R2, #24 //NSS
 800036a:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800036c:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800036e:	6008      	str	r0, [r1, #0]
	BX LR
 8000370:	4770      	bx	lr

08000372 <GPIOE_PUPDR_SCK_DOWN>:

GPIOE_PUPDR_SCK_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 8000372:	4972      	ldr	r1, [pc, #456]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000374:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000378:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800037a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 800037c:	2202      	movs	r2, #2
	LSLS	R3, R2, #26 //SCK
 800037e:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000380:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000382:	6008      	str	r0, [r1, #0]
	BX LR
 8000384:	4770      	bx	lr

08000386 <GPIOE_PUPDR_SCK_UP>:

GPIOE_PUPDR_SCK_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 8000386:	496d      	ldr	r1, [pc, #436]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000388:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800038c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800038e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000390:	2201      	movs	r2, #1
	LSLS	R3, R2, #26 //SCK
 8000392:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000394:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000396:	6008      	str	r0, [r1, #0]
	BX LR
 8000398:	4770      	bx	lr

0800039a <GPIOE_PUPDR_MISO_DOWN>:

GPIOE_PUPDR_MISO_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 800039a:	4968      	ldr	r1, [pc, #416]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800039c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003a0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003a2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 80003a4:	2202      	movs	r2, #2
	LSLS	R3, R2, #28 //MISO
 80003a6:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80003a8:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003aa:	6008      	str	r0, [r1, #0]
	BX LR
 80003ac:	4770      	bx	lr

080003ae <GPIOE_PUPDR_MISO_UP>:

GPIOE_PUPDR_MISO_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003ae:	4963      	ldr	r1, [pc, #396]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003b0:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003b4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003b6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003b8:	2201      	movs	r2, #1
	LSLS	R3, R2, #28 //MISO
 80003ba:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80003bc:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003be:	6008      	str	r0, [r1, #0]
	BX LR
 80003c0:	4770      	bx	lr

080003c2 <GPIOE_PUPDR_MOSI_DOWN>:

GPIOE_PUPDR_MOSI_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 80003c2:	495e      	ldr	r1, [pc, #376]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003c4:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003c8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003ca:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 80003cc:	2202      	movs	r2, #2
	LSLS	R3, R2, #30 //MOSI
 80003ce:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003d0:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003d2:	6008      	str	r0, [r1, #0]
	BX LR
 80003d4:	4770      	bx	lr

080003d6 <GPIOE_PUPDR_MOSI_UP>:

GPIOE_PUPDR_MOSI_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003d6:	4959      	ldr	r1, [pc, #356]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003d8:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003dc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003de:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003e0:	2201      	movs	r2, #1
	LSLS	R3, R2, #30 //MOSI
 80003e2:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003e4:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003e6:	6008      	str	r0, [r1, #0]
	BX LR
 80003e8:	4770      	bx	lr

080003ea <GPIOC_MODER_Set_Alt_Function>:
// GPIO C PORT
// PC1-SPI1_RDY  PC1
GPIOC_MODER_Set_Alt_Function:
	//PC1
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOC_BASE_ADDR
 80003ea:	4955      	ldr	r1, [pc, #340]	@ (8000540 <GPIOD_IDR_DIO_GET+0x10>)
	LDR		R2, =GPIOx_MODER_OFFSET
 80003ec:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 80003f0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003f2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80003f4:	2203      	movs	r2, #3
	LSLS	R3, R2, #0	//PC1
 80003f6:	0013      	movs	r3, r2
	MVNS	R3,	R3
 80003f8:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80003fa:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80003fc:	2202      	movs	r2, #2
	LSLS	R3, R2, #0
 80003fe:	0013      	movs	r3, r2
	ORRS	R0, R3
 8000400:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000402:	6008      	str	r0, [r1, #0]
	BX LR
 8000404:	4770      	bx	lr

08000406 <GPIOC_AFRH_Set_Alt_Function>:

GPIOC_AFRH_Set_Alt_Function:
	//0101: AF5 PC1
	LDR		R1, =GPIOC_BASE_ADDR
 8000406:	494e      	ldr	r1, [pc, #312]	@ (8000540 <GPIOD_IDR_DIO_GET+0x10>)
	LDR		R2, =GPIOx_AFRL_OFFSET
 8000408:	f04f 0220 	mov.w	r2, #32
	ADDS	R1,	R2
 800040c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800040e:	6808      	ldr	r0, [r1, #0]
	#1
	MOVS	R2, 0xF
 8000410:	220f      	movs	r2, #15
	LSLS	R2, #4
 8000412:	0112      	lsls	r2, r2, #4
	MVNS	R2,	R2
 8000414:	43d2      	mvns	r2, r2
	ANDS	R0, R2  // CLEAR BITS
 8000416:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 8000418:	2205      	movs	r2, #5
	LSLS	R2, #4
 800041a:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 800041c:	4310      	orrs	r0, r2
	STR		R0,	[R1]
 800041e:	6008      	str	r0, [r1, #0]
	BX LR
 8000420:	4770      	bx	lr

08000422 <GPIOC_PUPDR_NUND>:

GPIOC_PUPDR_NUND:
//00: No pull-up, pull-down
	LDR		R1, =GPIOC_BASE_ADDR
 8000422:	4947      	ldr	r1, [pc, #284]	@ (8000540 <GPIOD_IDR_DIO_GET+0x10>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000424:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000428:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800042a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800042c:	2203      	movs	r2, #3
	LSLS	R3, R2, #2
 800042e:	0093      	lsls	r3, r2, #2
	MVNS	R3, R3
 8000430:	43db      	mvns	r3, r3
	ANDS	R0, R3  //claer bits
 8000432:	4018      	ands	r0, r3
	STR		R0,	[R1]
 8000434:	6008      	str	r0, [r1, #0]
	BX LR
 8000436:	4770      	bx	lr

08000438 <GPIOC_PUPDR_RDY_UP>:

GPIOC_PUPDR_RDY_UP:
	LDR		R1, =GPIOC_BASE_ADDR
 8000438:	4941      	ldr	r1, [pc, #260]	@ (8000540 <GPIOD_IDR_DIO_GET+0x10>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800043a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800043e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000440:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000442:	2201      	movs	r2, #1
	LSLS	R3, R2, #2
 8000444:	0093      	lsls	r3, r2, #2
	ORRS	R0, R3
 8000446:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000448:	6008      	str	r0, [r1, #0]
	BX LR
 800044a:	4770      	bx	lr

0800044c <GPIOC_PUPDR_RDY_DOWN>:

GPIOC_PUPDR_RDY_DOWN:
	LDR		R1, =GPIOC_BASE_ADDR
 800044c:	493c      	ldr	r1, [pc, #240]	@ (8000540 <GPIOD_IDR_DIO_GET+0x10>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800044e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000452:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000454:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 8000456:	2202      	movs	r2, #2
	LSLS	R3, R2, #2
 8000458:	0093      	lsls	r3, r2, #2
	ORRS	R0, R3
 800045a:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800045c:	6008      	str	r0, [r1, #0]
	BX LR
 800045e:	4770      	bx	lr

08000460 <GPIOC_IDR_RDY_GET>:

GPIOC_IDR_RDY_GET:
	LDR R1, =GPIOC_BASE_ADDR
 8000460:	4937      	ldr	r1, [pc, #220]	@ (8000540 <GPIOD_IDR_DIO_GET+0x10>)
	LDR R2, =GPIOx_IDR_OFFSET
 8000462:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000466:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000468:	6808      	ldr	r0, [r1, #0]
	BX LR
 800046a:	4770      	bx	lr

0800046c <GPIOA_MODER_Set_Alt_Function>:
// GPIO A PORT

GPIOA_MODER_Set_Alt_Function:
	// Pin PA8 for MCO clock interrupt
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOA_BASE_ADDR
 800046c:	4935      	ldr	r1, [pc, #212]	@ (8000544 <GPIOD_IDR_DIO_GET+0x14>)
	LDR		R2, =GPIOx_MODER_OFFSET
 800046e:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 8000472:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000474:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000476:	2203      	movs	r2, #3
	LSLS	R3, R2, #16 //PA8
 8000478:	0413      	lsls	r3, r2, #16
	MVNS	R3,	R3
 800047a:	43db      	mvns	r3, r3
	ANDS	R0, R3	//clear bits
 800047c:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 800047e:	2202      	movs	r2, #2
	LSLS	R3, R2, #16
 8000480:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 8000482:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000484:	6008      	str	r0, [r1, #0]
	BX LR
 8000486:	4770      	bx	lr

08000488 <GPIOA_AFRH_Set_Alt_Function>:

***********************************************/
GPIOA_AFRH_Set_Alt_Function:
	//AF0 (MCO): PA8
	//0000: AF0
	LDR		R1, =GPIOE_BASE_ADDR
 8000488:	492c      	ldr	r1, [pc, #176]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 800048a:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 800048e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000490:	6808      	ldr	r0, [r1, #0]
	#PA8
	MOVS	R2, 0xF
 8000492:	220f      	movs	r2, #15
	MVNS	R2,	R2
 8000494:	43d2      	mvns	r2, r2
	ANDS	R0, R2  //clear bits
 8000496:	4010      	ands	r0, r2
	STR		R0,	[R1]
 8000498:	6008      	str	r0, [r1, #0]
	BX LR
 800049a:	4770      	bx	lr

0800049c <GPIOA_OSPEEDR_Set>:

GPIOA_OSPEEDR_Set:
	LDR		R1, =GPIOA_BASE_ADDR
 800049c:	4929      	ldr	r1, [pc, #164]	@ (8000544 <GPIOD_IDR_DIO_GET+0x14>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 800049e:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 80004a2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004a4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 80004a6:	2203      	movs	r2, #3
	LSLS	R3, R2, #16
 80004a8:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 80004aa:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80004ac:	6008      	str	r0, [r1, #0]
	BX LR
 80004ae:	4770      	bx	lr

080004b0 <GPIOE_MODER_BUSY_INPUT>:
.equ GPIOx_BSRR_OFFSET,		0x18U
.equ GPIOx_AFRL_OFFSET,		0x20U
.equ GPIOx_AFRH_OFFSET,		0x24U

GPIOE_MODER_BUSY_INPUT: //PE7
	LDR 	R1, =GPIOE_BASE_ADDR
 80004b0:	4922      	ldr	r1, [pc, #136]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR 	R2, =GPIOx_MODER_OFFSET
 80004b2:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 80004b6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004b8:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 80004ba:	2203      	movs	r2, #3
	LSLS	R2, #14
 80004bc:	0392      	lsls	r2, r2, #14
	MVNS	R2, R2
 80004be:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80004c0:	4010      	ands	r0, r2
	STR		R0, [R1]
 80004c2:	6008      	str	r0, [r1, #0]
	BX LR
 80004c4:	4770      	bx	lr

080004c6 <GPIOE_PURDR_BUSY_NPUPD>:


GPIOE_PURDR_BUSY_NPUPD: //PE7
	LDR R1, =GPIOE_BASE_ADDR
 80004c6:	491d      	ldr	r1, [pc, #116]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR R2, =GPIOx_PUPDR_OFFSET
 80004c8:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80004cc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004ce:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 80004d0:	2203      	movs	r2, #3
	LSLS	R2, #14
 80004d2:	0392      	lsls	r2, r2, #14
	MVNS	R2, R2
 80004d4:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80004d6:	4010      	ands	r0, r2
	STR		R0, [R1]
 80004d8:	6008      	str	r0, [r1, #0]
	BX LR
 80004da:	4770      	bx	lr

080004dc <GPIOE_PURDR_BUSY_UP>:

GPIOE_PURDR_BUSY_UP: //PE7
	LDR R1, =GPIOE_BASE_ADDR
 80004dc:	4917      	ldr	r1, [pc, #92]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR R2, =GPIOx_PUPDR_OFFSET
 80004de:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80004e2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004e4:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 80004e6:	2203      	movs	r2, #3
	LSLS	R2, #14
 80004e8:	0392      	lsls	r2, r2, #14
	MVNS	R2, R2
 80004ea:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80004ec:	4010      	ands	r0, r2
	MOVS 	R2, 0x1
 80004ee:	2201      	movs	r2, #1
	LSLS	R2, #14
 80004f0:	0392      	lsls	r2, r2, #14
	ORRS	R0, R2
 80004f2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80004f4:	6008      	str	r0, [r1, #0]
	BX LR
 80004f6:	4770      	bx	lr

080004f8 <GPIOE_IDR_BUSY_GET>:

GPIOE_IDR_BUSY_GET: //PE7
	LDR R1, =GPIOE_BASE_ADDR
 80004f8:	4910      	ldr	r1, [pc, #64]	@ (800053c <GPIOD_IDR_DIO_GET+0xc>)
	LDR R2, =GPIOx_IDR_OFFSET
 80004fa:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80004fe:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000500:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000502:	4770      	bx	lr

08000504 <GPIOD_MODER_DIO_INPUT>:

GPIOD_MODER_DIO_INPUT: //PD15
	LDR R1, =GPIOD_BASE_ADDR
 8000504:	4910      	ldr	r1, [pc, #64]	@ (8000548 <GPIOD_IDR_DIO_GET+0x18>)
	LDR R2, =GPIOx_MODER_OFFSET
 8000506:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 800050a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800050c:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 800050e:	2203      	movs	r2, #3
	LSLS	R2, #30
 8000510:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 8000512:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000514:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000516:	6008      	str	r0, [r1, #0]
	BX LR
 8000518:	4770      	bx	lr

0800051a <GPIOD_PUPDR_DIO_NPUPD>:

GPIOD_PUPDR_DIO_NPUPD: //PD15
	LDR R1, =GPIOD_BASE_ADDR
 800051a:	490b      	ldr	r1, [pc, #44]	@ (8000548 <GPIOD_IDR_DIO_GET+0x18>)
	LDR R2, =GPIOx_PUPDR_OFFSET
 800051c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000520:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000522:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 8000524:	2203      	movs	r2, #3
	LSLS	R2, #30
 8000526:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 8000528:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 800052a:	4010      	ands	r0, r2
	STR		R0, [R1]
 800052c:	6008      	str	r0, [r1, #0]
	BX LR
 800052e:	4770      	bx	lr

08000530 <GPIOD_IDR_DIO_GET>:

GPIOD_IDR_DIO_GET: //PD15
	LDR R1, =GPIOD_BASE_ADDR
 8000530:	4905      	ldr	r1, [pc, #20]	@ (8000548 <GPIOD_IDR_DIO_GET+0x18>)
	LDR R2, =GPIOx_IDR_OFFSET
 8000532:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000536:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000538:	6808      	ldr	r0, [r1, #0]
	BX LR
 800053a:	4770      	bx	lr
	LDR		R1, =GPIOE_BASE_ADDR
 800053c:	42021000 	.word	0x42021000
	LDR		R1, =GPIOC_BASE_ADDR
 8000540:	42020800 	.word	0x42020800
	LDR		R1, =GPIOA_BASE_ADDR
 8000544:	42020000 	.word	0x42020000
	LDR R1, =GPIOD_BASE_ADDR
 8000548:	42020c00 	.word	0x42020c00

0800054c <NVIC_TIM8_Enable_Interupt>:



//position 52 TIM8 update  0x00000110
NVIC_TIM8_Enable_Interupt:
	LDR		R1, =NVIC_TIM8
 800054c:	4906      	ldr	r1, [pc, #24]	@ (8000568 <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 800054e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000550:	2201      	movs	r2, #1
	LSLS	R2, NVIC_TIM8_PIN
 8000552:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 8000554:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000556:	6008      	str	r0, [r1, #0]
	BX LR
 8000558:	4770      	bx	lr

0800055a <NVIC_SPI1_Enable_Interupt>:

NVIC_SPI1_Enable_Interupt:
	LDR		R1, =NVIC_SPI1
 800055a:	4903      	ldr	r1, [pc, #12]	@ (8000568 <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 800055c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800055e:	2201      	movs	r2, #1
	LSLS	R2, NVIC_SPI1_PIN
 8000560:	06d2      	lsls	r2, r2, #27
	ORRS	R0, R2
 8000562:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000564:	6008      	str	r0, [r1, #0]
	BX LR
 8000566:	4770      	bx	lr
	LDR		R1, =NVIC_TIM8
 8000568:	e000e104 	.word	0xe000e104

0800056c <ASM_RCC_APB2ENR_TIM8EN_Set>:




ASM_RCC_APB2ENR_TIM8EN_Set:
	LDR		R1, =RCC_BASE_ADDR
 800056c:	49d9      	ldr	r1, [pc, #868]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 800056e:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 8000572:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000574:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000576:	2201      	movs	r2, #1
	LSLS	R2, #13
 8000578:	0352      	lsls	r2, r2, #13
	ORRS	R0, R2
 800057a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800057c:	6008      	str	r0, [r1, #0]
	BX LR
 800057e:	4770      	bx	lr

08000580 <ASM_RCC_AHB2ENR1_GPIOEEN_Set>:

ASM_RCC_AHB2ENR1_GPIOEEN_Set:
	//enable clock on GPIOE
	LDR		R1, =RCC_BASE_ADDR
 8000580:	49d4      	ldr	r1, [pc, #848]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 8000582:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 8000586:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000588:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800058a:	2201      	movs	r2, #1
	LSLS	R2, #4 //Bit 4 GPIOEEN: I/O port E clock enable
 800058c:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 800058e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000590:	6008      	str	r0, [r1, #0]
	BX LR
 8000592:	4770      	bx	lr

08000594 <ASM_RCC_AHB2ENR1_GPIOAEN_Set>:

ASM_RCC_AHB2ENR1_GPIOAEN_Set:
	//enable clock on GPIOH
	LDR		R1, =RCC_BASE_ADDR
 8000594:	49cf      	ldr	r1, [pc, #828]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 8000596:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 800059a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800059c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800059e:	2201      	movs	r2, #1
	//Bit 1 GPIOAEN: I/O port A clock enable
	ORRS	R0, R2
 80005a0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005a2:	6008      	str	r0, [r1, #0]
	BX LR
 80005a4:	4770      	bx	lr

080005a6 <ASM_RCC_AHB2ENR1_GPIODEN_Set>:

ASM_RCC_AHB2ENR1_GPIODEN_Set:
	//enable clock on GPIOD
	LDR		R1, =RCC_BASE_ADDR
 80005a6:	49cb      	ldr	r1, [pc, #812]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 80005a8:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 80005ac:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005ae:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80005b0:	2201      	movs	r2, #1
	LSLS	R2, #3 //Bit 3 GPIODEN: I/O port D clock enable
 80005b2:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 80005b4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005b6:	6008      	str	r0, [r1, #0]
	BX LR
 80005b8:	4770      	bx	lr

080005ba <ASM_RCC_AHB2ENR1_GPIOCEN_Set>:

ASM_RCC_AHB2ENR1_GPIOCEN_Set:
	//enable clock on GPIOC
	LDR		R1, =RCC_BASE_ADDR
 80005ba:	49c6      	ldr	r1, [pc, #792]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 80005bc:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 80005c0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005c2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80005c4:	2201      	movs	r2, #1
	LSLS	R2, #2 //Bit 2 GPIOCEN: I/O port C clock enable
 80005c6:	0092      	lsls	r2, r2, #2
	ORRS	R0, R2
 80005c8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005ca:	6008      	str	r0, [r1, #0]
	BX LR
 80005cc:	4770      	bx	lr

080005ce <ASM_RCC_APB2ENR_SPI1_Set>:


ASM_RCC_APB2ENR_SPI1_Set:
	//Bit 12 SPI1EN: SPI1 clock enable
	LDR		R1, =RCC_BASE_ADDR
 80005ce:	49c1      	ldr	r1, [pc, #772]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 80005d0:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 80005d4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005d6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80005d8:	2201      	movs	r2, #1
	LSLS	R2, #12
 80005da:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 80005dc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005de:	6008      	str	r0, [r1, #0]
	BX LR
 80005e0:	4770      	bx	lr

080005e2 <ASM_RCC_CCIPR1_SPI1SEL_HSI16>:
//10: HSI16 selected
//11: MSIK selected
//Note: The SPI1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI16 or
//MSIK.
ASM_RCC_CCIPR1_SPI1SEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 80005e2:	49bc      	ldr	r1, [pc, #752]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 80005e4:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 80005e8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005ea:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80005ec:	2203      	movs	r2, #3
	LSLS	R2, #20
 80005ee:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 80005f0:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005f2:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 80005f4:	2202      	movs	r2, #2
	LSLS	R2, #20
 80005f6:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80005f8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005fa:	6008      	str	r0, [r1, #0]
	BX LR
 80005fc:	4770      	bx	lr

080005fe <ASM_RCC_CCIPR1_SPI1SEL_PCLK2>:

ASM_RCC_CCIPR1_SPI1SEL_PCLK2:
	LDR		R1, =RCC_BASE_ADDR
 80005fe:	49b5      	ldr	r1, [pc, #724]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000600:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 8000604:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000606:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000608:	2203      	movs	r2, #3
	LSLS	R2, #20
 800060a:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 800060c:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800060e:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000610:	6008      	str	r0, [r1, #0]
	BX LR
 8000612:	4770      	bx	lr

08000614 <ASM_RCC_CCIPR1_SPI1SEL_SYSCLK>:

ASM_RCC_CCIPR1_SPI1SEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 8000614:	49af      	ldr	r1, [pc, #700]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000616:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 800061a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800061c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800061e:	2203      	movs	r2, #3
	LSLS	R2, #20
 8000620:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 8000622:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000624:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 8000626:	2201      	movs	r2, #1
	LSLS	R2, #20
 8000628:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 800062a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800062c:	6008      	str	r0, [r1, #0]
	BX LR
 800062e:	4770      	bx	lr

08000630 <ASM_RCC_CFGR2_HPRE_2>:
1101: SYSCLK divided by 128
1110: SYSCLK divided by 256
1111: SYSCLK divided by 512
*/
ASM_RCC_CFGR2_HPRE_2:
	LDR		R1, =RCC_BASE_ADDR
 8000630:	49a8      	ldr	r1, [pc, #672]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR2_OFFSET
 8000632:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000636:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000638:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800063a:	220f      	movs	r2, #15
	MVNS	R2, R2
 800063c:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800063e:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 8000640:	2208      	movs	r2, #8
	ORRS	R0, R2
 8000642:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000644:	6008      	str	r0, [r1, #0]
	BX LR
 8000646:	4770      	bx	lr

08000648 <ASM_RCC_CFGR2_PCLK2_2>:
101: PCLK2 divided by 4
110: PCLK2 divided by 8
111: PCLK2 divided by 16
*/
ASM_RCC_CFGR2_PCLK2_2:
	LDR		R1, =RCC_BASE_ADDR
 8000648:	49a2      	ldr	r1, [pc, #648]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR2_OFFSET
 800064a:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 800064e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000650:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000652:	2207      	movs	r2, #7
	LSLS 	R2, #8
 8000654:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 8000656:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000658:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 800065a:	2204      	movs	r2, #4
	LSLS 	R2, #8
 800065c:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 800065e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000660:	6008      	str	r0, [r1, #0]
	BX LR
 8000662:	4770      	bx	lr

08000664 <ASM_RCC_CFGR1_MCOSEL_HSI16>:
1000: Internal HSI48 clock selected
1001: MSIK clock selected
Others: reserved
*/
ASM_RCC_CFGR1_MCOSEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000664:	499b      	ldr	r1, [pc, #620]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000666:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800066a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800066c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800066e:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000670:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000672:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000674:	4010      	ands	r0, r2
	MOVS	R2, 0x3
 8000676:	2203      	movs	r2, #3
	LSLS 	R2, #24
 8000678:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800067a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800067c:	6008      	str	r0, [r1, #0]
	BX LR
 800067e:	4770      	bx	lr

08000680 <ASM_RCC_CFGR1_MCOSEL_HSE>:

ASM_RCC_CFGR1_MCOSEL_HSE:
	LDR		R1, =RCC_BASE_ADDR
 8000680:	4994      	ldr	r1, [pc, #592]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000682:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000686:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000688:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800068a:	220f      	movs	r2, #15
	LSLS 	R2, #24
 800068c:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800068e:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000690:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 8000692:	2204      	movs	r2, #4
	LSLS 	R2, #24
 8000694:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000696:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000698:	6008      	str	r0, [r1, #0]
	BX LR
 800069a:	4770      	bx	lr

0800069c <ASM_RCC_CFGR1_MCOSEL_MSIS>:

ASM_RCC_CFGR1_MCOSEL_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 800069c:	498d      	ldr	r1, [pc, #564]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800069e:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006a2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006a4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006a6:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006a8:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006aa:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006ac:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 80006ae:	2202      	movs	r2, #2
	LSLS 	R2, #24
 80006b0:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006b2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006b4:	6008      	str	r0, [r1, #0]
	BX LR
 80006b6:	4770      	bx	lr

080006b8 <ASM_RCC_CFGR1_MCOSEL_MSIK>:

ASM_RCC_CFGR1_MCOSEL_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 80006b8:	4986      	ldr	r1, [pc, #536]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80006ba:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006be:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006c0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006c2:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006c4:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006c6:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006c8:	4010      	ands	r0, r2
	MOVS	R2, 0x9
 80006ca:	2209      	movs	r2, #9
	LSLS 	R2, #24
 80006cc:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006ce:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006d0:	6008      	str	r0, [r1, #0]
	BX LR
 80006d2:	4770      	bx	lr

080006d4 <ASM_RCC_CFGR1_MCOSEL_SYSCLK>:

ASM_RCC_CFGR1_MCOSEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 80006d4:	497f      	ldr	r1, [pc, #508]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80006d6:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006da:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006dc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006de:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006e0:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006e2:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006e4:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 80006e6:	2201      	movs	r2, #1
	LSLS 	R2, #24
 80006e8:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006ea:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006ec:	6008      	str	r0, [r1, #0]
	BX LR
 80006ee:	4770      	bx	lr

080006f0 <ASM_RCC_CFGR1_MCOSEL_HSI48>:

ASM_RCC_CFGR1_MCOSEL_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 80006f0:	4978      	ldr	r1, [pc, #480]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80006f2:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006f6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006f8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006fa:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006fc:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006fe:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000700:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 8000702:	2208      	movs	r2, #8
	LSLS 	R2, #24
 8000704:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000706:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000708:	6008      	str	r0, [r1, #0]
	BX LR
 800070a:	4770      	bx	lr

0800070c <RCC_CFGR1_MCOSEL_PLL1>:

RCC_CFGR1_MCOSEL_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 800070c:	4971      	ldr	r1, [pc, #452]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800070e:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000712:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000714:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000716:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000718:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800071a:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800071c:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 800071e:	2205      	movs	r2, #5
	LSLS 	R2, #24
 8000720:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000722:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000724:	6008      	str	r0, [r1, #0]
	BX LR
 8000726:	4770      	bx	lr

08000728 <ASM_RCC_CR_HSI16>:
indirectly as system clock.
0: HSI16 oscillator off
1: HSI16 oscillator on
*/
ASM_RCC_CR_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000728:	496a      	ldr	r1, [pc, #424]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800072a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800072c:	2201      	movs	r2, #1
	LSLS 	R2, #8
 800072e:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000730:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000732:	6008      	str	r0, [r1, #0]
	BX LR
 8000734:	4770      	bx	lr

08000736 <ASM_RCC_CR_HSI16RDY>:
0: HSI16 oscillator not ready
1: HSI16 oscillator ready
Note: Once the HSION bit is cleared, HSIRDY goes low after six HSI16 clock cycles.
*/
ASM_RCC_CR_HSI16RDY:
	LDR		R1, =RCC_BASE_ADDR
 8000736:	4967      	ldr	r1, [pc, #412]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000738:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800073a:	2201      	movs	r2, #1
	LSLS 	R2, #10
 800073c:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 800073e:	4010      	ands	r0, r2
	BX LR
 8000740:	4770      	bx	lr

08000742 <ASM_RCC_CR_HSI48>:


ASM_RCC_CR_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 8000742:	4964      	ldr	r1, [pc, #400]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000744:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000746:	2201      	movs	r2, #1
	LSLS 	R2, #12
 8000748:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 800074a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800074c:	6008      	str	r0, [r1, #0]
	BX LR
 800074e:	4770      	bx	lr

08000750 <ASM_RCC_CR_HSI48RDY>:

ASM_RCC_CR_HSI48RDY:
	LDR		R1, =RCC_BASE_ADDR
 8000750:	4960      	ldr	r1, [pc, #384]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000752:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000754:	2201      	movs	r2, #1
	LSLS 	R2, #13
 8000756:	0352      	lsls	r2, r2, #13
	ANDS	R0, R2, R0
 8000758:	4010      	ands	r0, r2
	BX LR
 800075a:	4770      	bx	lr

0800075c <ASM_RCC_CR_SYSCLK>:

ASM_RCC_CR_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 800075c:	495d      	ldr	r1, [pc, #372]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800075e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000760:	2201      	movs	r2, #1
	LSLS 	R2, #8
 8000762:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000764:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000766:	6008      	str	r0, [r1, #0]
	BX LR
 8000768:	4770      	bx	lr

0800076a <ASM_RCC_CR_SYSCLKRDY>:

ASM_RCC_CR_SYSCLKRDY:
	LDR		R1, =RCC_BASE_ADDR
 800076a:	495a      	ldr	r1, [pc, #360]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800076c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800076e:	2201      	movs	r2, #1
	LSLS 	R2, #10
 8000770:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 8000772:	4010      	ands	r0, r2
	BX LR
 8000774:	4770      	bx	lr

08000776 <ASM_RCC_CR_MSIK>:

ASM_RCC_CR_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 8000776:	4957      	ldr	r1, [pc, #348]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000778:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800077a:	2201      	movs	r2, #1
	LSLS 	R2, #4
 800077c:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 800077e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000780:	6008      	str	r0, [r1, #0]
	BX LR
 8000782:	4770      	bx	lr

08000784 <ASM_RCC_CR_MSIKRDY>:

ASM_RCC_CR_MSIKRDY:
	LDR		R1, =RCC_BASE_ADDR
 8000784:	4953      	ldr	r1, [pc, #332]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000786:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000788:	2201      	movs	r2, #1
	LSLS 	R2, #5
 800078a:	0152      	lsls	r2, r2, #5
	ANDS	R0, R2, R0
 800078c:	4010      	ands	r0, r2
	BX LR
 800078e:	4770      	bx	lr

08000790 <ASM_RCC_CR_MSIS>:

ASM_RCC_CR_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 8000790:	4950      	ldr	r1, [pc, #320]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000792:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000794:	2201      	movs	r2, #1
	LSLS 	R2, #0
 8000796:	0012      	movs	r2, r2
	ORRS	R0, R2
 8000798:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800079a:	6008      	str	r0, [r1, #0]
	BX LR
 800079c:	4770      	bx	lr

0800079e <ASM_RCC_CR_MSISRDY>:

ASM_RCC_CR_MSISRDY:
	LDR		R1, =RCC_BASE_ADDR
 800079e:	494d      	ldr	r1, [pc, #308]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80007a0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007a2:	2201      	movs	r2, #1
	LSLS 	R2, #2
 80007a4:	0092      	lsls	r2, r2, #2
	ANDS	R0, R2, R0
 80007a6:	4010      	ands	r0, r2
	BX LR
 80007a8:	4770      	bx	lr

080007aa <ASM_RCC_CR_HSE>:

ASM_RCC_CR_HSE:
	LDR		R1, =RCC_BASE_ADDR
 80007aa:	494a      	ldr	r1, [pc, #296]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80007ac:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007ae:	2201      	movs	r2, #1
	LSLS 	R2, #16
 80007b0:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 80007b2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007b4:	6008      	str	r0, [r1, #0]
	BX LR
 80007b6:	4770      	bx	lr

080007b8 <ASM_RCC_CR_HSERDY>:

ASM_RCC_CR_HSERDY:
	LDR		R1, =RCC_BASE_ADDR
 80007b8:	4946      	ldr	r1, [pc, #280]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80007ba:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007bc:	2201      	movs	r2, #1
	LSLS 	R2, #17
 80007be:	0452      	lsls	r2, r2, #17
	ANDS	R0, R2, R0
 80007c0:	4010      	ands	r0, r2
	BX LR
 80007c2:	4770      	bx	lr

080007c4 <ASM_RCC_CR_PLL1>:

ASM_RCC_CR_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80007c4:	4943      	ldr	r1, [pc, #268]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80007c6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007c8:	2201      	movs	r2, #1
	LSLS 	R2, #24
 80007ca:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80007cc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007ce:	6008      	str	r0, [r1, #0]
	BX LR
 80007d0:	4770      	bx	lr

080007d2 <ASM_RCC_CR_PLL1RDY>:

ASM_RCC_CR_PLL1RDY:
	LDR		R1, =RCC_BASE_ADDR
 80007d2:	4940      	ldr	r1, [pc, #256]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80007d4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007d6:	2201      	movs	r2, #1
	LSLS 	R2, #25
 80007d8:	0652      	lsls	r2, r2, #25
	ANDS	R0, R2, R0
 80007da:	4010      	ands	r0, r2
	BX LR
 80007dc:	4770      	bx	lr

080007de <ASM_RCC_PLL1CFGR_PLL1SRC_HSI16>:
01: MSIS clock selected as PLL1 clock entry
10: HSI16 clock selected as PLL1 clock entry
11: HSE clock selected as PLL1 clock entry
*/
ASM_RCC_PLL1CFGR_PLL1SRC_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 80007de:	493d      	ldr	r1, [pc, #244]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80007e0:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80007e4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007e6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80007e8:	2203      	movs	r2, #3
	MVNS	R2, R2
 80007ea:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80007ec:	4010      	ands	r0, r2
	MOVS	R2, #0x2
 80007ee:	2202      	movs	r2, #2
	ORRS	R0, R2
 80007f0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007f2:	6008      	str	r0, [r1, #0]
	BX LR
 80007f4:	4770      	bx	lr

080007f6 <ASM_RCC_PLL1CFGR_PLL1PEN>:
power, PLL1PEN and PLL1P bits must be set to 0 when pll1_p_ck is not used.
0: pll1_p_ck output disabled
1: pll1_p_ck output enabled
*/
ASM_RCC_PLL1CFGR_PLL1PEN:
	LDR		R1, =RCC_BASE_ADDR
 80007f6:	4937      	ldr	r1, [pc, #220]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80007f8:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80007fc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007fe:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000800:	2201      	movs	r2, #1
	LSLS 	R2, #16
 8000802:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 8000804:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000806:	6008      	str	r0, [r1, #0]
	BX LR
 8000808:	4770      	bx	lr

0800080a <ASM_RCC_PLL1CFGR_PLL1QEN>:

ASM_RCC_PLL1CFGR_PLL1QEN:
	LDR		R1, =RCC_BASE_ADDR
 800080a:	4932      	ldr	r1, [pc, #200]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 800080c:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000810:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000812:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000814:	2201      	movs	r2, #1
	LSLS 	R2, #17
 8000816:	0452      	lsls	r2, r2, #17
	ORRS	R0, R2
 8000818:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800081a:	6008      	str	r0, [r1, #0]
	BX LR
 800081c:	4770      	bx	lr

0800081e <ASM_RCC_PLL1CFGR_PLL1REN>:

ASM_RCC_PLL1CFGR_PLL1REN:
	LDR		R1, =RCC_BASE_ADDR
 800081e:	492d      	ldr	r1, [pc, #180]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000820:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000824:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000826:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000828:	2201      	movs	r2, #1
	LSLS 	R2, #18
 800082a:	0492      	lsls	r2, r2, #18
	ORRS	R0, R2
 800082c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800082e:	6008      	str	r0, [r1, #0]
	BX LR
 8000830:	4770      	bx	lr

08000832 <ASM_RCC_PLL1CFGR_PLL1M_3>:
0010: division by 3
...
1111: division by 16
*/
ASM_RCC_PLL1CFGR_PLL1M_3:
	LDR		R1, =RCC_BASE_ADDR
 8000832:	4928      	ldr	r1, [pc, #160]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000834:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000838:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800083a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0xf
 800083c:	220f      	movs	r2, #15
	LSLS 	R2, #8
 800083e:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 8000840:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 8000842:	4010      	ands	r0, r2
	MOVS	R2, #2
 8000844:	2202      	movs	r2, #2
	LSLS	R2, #8
 8000846:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000848:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800084a:	6008      	str	r0, [r1, #0]
	BX LR
 800084c:	4770      	bx	lr

0800084e <ASM_RCC_PLL1DIVR_PLL1N_4>:
PLL1N between 4 and 512
â€“
input frequency Fref1_ck between 4 and 16 MHz
*/
ASM_RCC_PLL1DIVR_PLL1N_4:
	LDR		R1, =RCC_BASE_ADDR
 800084e:	4921      	ldr	r1, [pc, #132]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 8000850:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000854:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000856:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 8000858:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 800085a:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 800085c:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 800085e:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 8000860:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 8000864:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 8000866:	4010      	ands	r0, r2
	MOVS	R3, #0x003
 8000868:	2303      	movs	r3, #3
	ORRS	R0, R3
 800086a:	4318      	orrs	r0, r3
	STR		R0, [R1]
 800086c:	6008      	str	r0, [r1, #0]
	BX LR
 800086e:	4770      	bx	lr

08000870 <ASM_RCC_PLL1DIVR_PLL1N_5>:

ASM_RCC_PLL1DIVR_PLL1N_5:
	LDR		R1, =RCC_BASE_ADDR
 8000870:	4918      	ldr	r1, [pc, #96]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 8000872:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000876:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000878:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 800087a:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 800087c:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 800087e:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 8000880:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 8000882:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 8000886:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 8000888:	4010      	ands	r0, r2
	MOVS	R3, #0x004
 800088a:	2304      	movs	r3, #4
	ORRS	R0, R3
 800088c:	4318      	orrs	r0, r3
	STR		R0, [R1]
 800088e:	6008      	str	r0, [r1, #0]
	BX LR
 8000890:	4770      	bx	lr

08000892 <ASM_RCC_PLL1DIVR_PLL1N_6>:

ASM_RCC_PLL1DIVR_PLL1N_6:
	LDR		R1, =RCC_BASE_ADDR
 8000892:	4910      	ldr	r1, [pc, #64]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 8000894:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000898:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800089a:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 800089c:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 800089e:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 80008a0:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 80008a2:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 80008a4:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 80008a8:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 80008aa:	4010      	ands	r0, r2
	MOVS	R3, #0x005
 80008ac:	2305      	movs	r3, #5
	ORRS	R0, R3
 80008ae:	4318      	orrs	r0, r3
	STR		R0, [R1]
 80008b0:	6008      	str	r0, [r1, #0]
	BX LR
 80008b2:	4770      	bx	lr

080008b4 <ASM_RCC_CFGR1_SW_PLL1>:
01: HSI16 selected as system clock
10: HSE selected as system clock
11: PLL pll1_r_ck selected as system clock
*/
ASM_RCC_CFGR1_SW_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80008b4:	4907      	ldr	r1, [pc, #28]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80008b6:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80008ba:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008bc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80008be:	2203      	movs	r2, #3
	ORRS	R0, R2
 80008c0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008c2:	6008      	str	r0, [r1, #0]
	BX LR
 80008c4:	4770      	bx	lr

080008c6 <ASM_RCC_CFGR1_SWS>:

ASM_RCC_CFGR1_SWS:
	LDR		R1, =RCC_BASE_ADDR
 80008c6:	4903      	ldr	r1, [pc, #12]	@ (80008d4 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80008c8:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80008cc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008ce:	6808      	ldr	r0, [r1, #0]
	BX LR
 80008d0:	4770      	bx	lr
 80008d2:	0000      	.short	0x0000
	LDR		R1, =RCC_BASE_ADDR
 80008d4:	46020c00 	.word	0x46020c00

080008d8 <ASM_SPI_IER_EOTIE_Set>:
.equ SPI_UDRDR_OFFSET,		0x4C

//SPI_CR2

ASM_SPI_IER_EOTIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80008d8:	49c2      	ldr	r1, [pc, #776]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 80008da:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80008de:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008e0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008e2:	2201      	movs	r2, #1
	LSLS	R2, #3
 80008e4:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 80008e6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008e8:	6008      	str	r0, [r1, #0]
	BX LR
 80008ea:	4770      	bx	lr

080008ec <ASM_SPI_IER_TXPIE_Set>:

ASM_SPI_IER_TXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80008ec:	49bd      	ldr	r1, [pc, #756]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 80008ee:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80008f2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008f4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008f6:	2201      	movs	r2, #1
	LSLS	R2, #1
 80008f8:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 80008fa:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008fc:	6008      	str	r0, [r1, #0]
	BX LR
 80008fe:	4770      	bx	lr

08000900 <ASM_SPI_IER_RXPIE_Set>:
Bit 0 RXPIE: RXP interrupt enable
0: RXP interrupt disabled
1: RXP interrupt enabled
*/
ASM_SPI_IER_RXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000900:	49b8      	ldr	r1, [pc, #736]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 8000902:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000906:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000908:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800090a:	2201      	movs	r2, #1
	ORRS	R0, R2
 800090c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800090e:	6008      	str	r0, [r1, #0]
	BX LR
 8000910:	4770      	bx	lr

08000912 <ASM_SPI_IER_TXTFIE_Set>:



ASM_SPI_IER_TXTFIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000912:	49b4      	ldr	r1, [pc, #720]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 8000914:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000918:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800091a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800091c:	2201      	movs	r2, #1
	LSLS	R2, #4
 800091e:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000920:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000922:	6008      	str	r0, [r1, #0]
	BX LR
 8000924:	4770      	bx	lr

08000926 <ASM_SPI_SR_Get>:

ASM_SPI_SR_Get:
	LDR		R1, =SPI_BASE_ADDR
 8000926:	49af      	ldr	r1, [pc, #700]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_SR_OFFSET
 8000928:	f04f 0214 	mov.w	r2, #20
	ADDS	R1, R2
 800092c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800092e:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000930:	4770      	bx	lr

08000932 <ASM_SPI_IFCR_EOTC_Clear>:

ASM_SPI_IFCR_EOTC_Clear:
	LDR		R1, =SPI_BASE_ADDR
 8000932:	49ac      	ldr	r1, [pc, #688]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 8000934:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000938:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800093a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800093c:	2201      	movs	r2, #1
	LSLS	R2, #3
 800093e:	00d2      	lsls	r2, r2, #3
	ORRS 	R0, R2
 8000940:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000942:	6008      	str	r0, [r1, #0]
	BX LR
 8000944:	4770      	bx	lr

08000946 <ASM_SPI_IFCR_OVRC>:

ASM_SPI_IFCR_OVRC:
	LDR		R1, =SPI_BASE_ADDR
 8000946:	49a7      	ldr	r1, [pc, #668]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 8000948:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 800094c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800094e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000950:	2201      	movs	r2, #1
	LSLS	R2, #6
 8000952:	0192      	lsls	r2, r2, #6
	ORRS 	R0, R2
 8000954:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000956:	6008      	str	r0, [r1, #0]
	BX LR
 8000958:	4770      	bx	lr

0800095a <ASM_SPI_IFCR_TXTFC>:

ASM_SPI_IFCR_TXTFC:
	LDR		R1, =SPI_BASE_ADDR
 800095a:	49a2      	ldr	r1, [pc, #648]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 800095c:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000960:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000962:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000964:	2201      	movs	r2, #1
	LSLS	R2, #4
 8000966:	0112      	lsls	r2, r2, #4
	ORRS 	R0, R2
 8000968:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800096a:	6008      	str	r0, [r1, #0]
	BX LR
 800096c:	4770      	bx	lr

0800096e <ASM_SPI_CR2_TSIZE>:

ASM_SPI_CR2_TSIZE:
	LDR		R1, =SPI_BASE_ADDR
 800096e:	499d      	ldr	r1, [pc, #628]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR2_OFFSET
 8000970:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000974:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000976:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #2 //16
 8000978:	2202      	movs	r2, #2
	ORRS 	R0, R2
 800097a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800097c:	6008      	str	r0, [r1, #0]
	BX LR
 800097e:	4770      	bx	lr

08000980 <ASM_SPI_CFG2_MASTER_Set>:


ASM_SPI_CFG2_MASTER_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000980:	4998      	ldr	r1, [pc, #608]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000982:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000986:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000988:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800098a:	2201      	movs	r2, #1
	LSLS	R2, #22
 800098c:	0592      	lsls	r2, r2, #22
	ORRS	R0, R2
 800098e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000990:	6008      	str	r0, [r1, #0]
	BX LR
 8000992:	4770      	bx	lr

08000994 <ASM_SPI_CFG2_COMM_Full_Duplex>:


ASM_SPI_CFG2_COMM_Full_Duplex:
	LDR		R1, =SPI_BASE_ADDR
 8000994:	4993      	ldr	r1, [pc, #588]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000996:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 800099a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800099c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800099e:	2203      	movs	r2, #3
	LSLS	R2, #17
 80009a0:	0452      	lsls	r2, r2, #17
	MVNS	R2, R2
 80009a2:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009a4:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009a6:	6008      	str	r0, [r1, #0]
	BX LR
 80009a8:	4770      	bx	lr

080009aa <ASM_SPI_CFG2_CPOL_0>:

ASM_SPI_CFG2_CPOL_0:
	LDR		R1, =SPI_BASE_ADDR
 80009aa:	498e      	ldr	r1, [pc, #568]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009ac:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009b0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009b2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009b4:	2201      	movs	r2, #1
	LSLS	R2, #25
 80009b6:	0652      	lsls	r2, r2, #25
	MVNS	R2, R2
 80009b8:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009ba:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009bc:	6008      	str	r0, [r1, #0]
	BX LR
 80009be:	4770      	bx	lr

080009c0 <ASM_SPI_CFG2_CPOL_1>:

ASM_SPI_CFG2_CPOL_1:
	LDR		R1, =SPI_BASE_ADDR
 80009c0:	4988      	ldr	r1, [pc, #544]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009c2:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009c6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009c8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009ca:	2201      	movs	r2, #1
	LSLS	R2, #25
 80009cc:	0652      	lsls	r2, r2, #25
	ORRS 	R0, R2
 80009ce:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009d0:	6008      	str	r0, [r1, #0]
	BX LR
 80009d2:	4770      	bx	lr

080009d4 <ASM_SPI_CFG2_CPHA_0>:

ASM_SPI_CFG2_CPHA_0:
	LDR		R1, =SPI_BASE_ADDR
 80009d4:	4983      	ldr	r1, [pc, #524]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009d6:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009da:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009dc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009de:	2201      	movs	r2, #1
	LSLS	R2, #24
 80009e0:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80009e2:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009e4:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009e6:	6008      	str	r0, [r1, #0]
	BX LR
 80009e8:	4770      	bx	lr

080009ea <ASM_SPI_CFG2_SSM_0>:

//Hardware SS management (SSM = 0)
ASM_SPI_CFG2_SSM_0:
	LDR		R1, =SPI_BASE_ADDR
 80009ea:	497e      	ldr	r1, [pc, #504]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009ec:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009f0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009f2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009f4:	2201      	movs	r2, #1
	LSLS	R2, #26
 80009f6:	0692      	lsls	r2, r2, #26
	MVNS	R2, R2
 80009f8:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009fa:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009fc:	6008      	str	r0, [r1, #0]
	BX LR
 80009fe:	4770      	bx	lr

08000a00 <ASM_SPI_CFG2_SSM_1>:

ASM_SPI_CFG2_SSM_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a00:	4978      	ldr	r1, [pc, #480]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a02:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a06:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a08:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a0a:	2201      	movs	r2, #1
	LSLS	R2, #26
 8000a0c:	0692      	lsls	r2, r2, #26
	ORRS 	R0, R2
 8000a0e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a10:	6008      	str	r0, [r1, #0]
	BX LR
 8000a12:	4770      	bx	lr

08000a14 <ASM_SPI_CFG2_SSOE_1>:

//SS output enable (SSOE = 1):
ASM_SPI_CFG2_SSOE_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a14:	4973      	ldr	r1, [pc, #460]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a16:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a1a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a1c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a1e:	2201      	movs	r2, #1
	LSLS	R2, #29
 8000a20:	0752      	lsls	r2, r2, #29
	ORRS 	R0, R2
 8000a22:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a24:	6008      	str	r0, [r1, #0]
	BX LR
 8000a26:	4770      	bx	lr

08000a28 <ASM_SPI_CFG1_DSIZE_8>:



//SPI_CFG1 Bits 4:0 DSIZE[4:0]: number of bits in at single SPI data frame
ASM_SPI_CFG1_DSIZE_8:
	BX LR
 8000a28:	4770      	bx	lr

08000a2a <ASM_SPI_CFG1_FTHLV_2>:
0001: 2-data
0010: 3-data
0011: 4-data
*/
ASM_SPI_CFG1_FTHLV_2:
	LDR		R1, =SPI_BASE_ADDR
 8000a2a:	496e      	ldr	r1, [pc, #440]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a2c:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a30:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a32:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000a34:	220f      	movs	r2, #15
	LSLS	R2, #5
 8000a36:	0152      	lsls	r2, r2, #5
	MVNS	R2, R2
 8000a38:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 8000a3a:	4010      	ands	r0, r2
	MOVS	R2, 0x7
 8000a3c:	2207      	movs	r2, #7
	LSLS	R2, #5
 8000a3e:	0152      	lsls	r2, r2, #5
	ORRS 	R0, R2
 8000a40:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a42:	6008      	str	r0, [r1, #0]
	BX LR
 8000a44:	4770      	bx	lr

08000a46 <ASM_SPI_CFG2_SSOM_1>:

//Bit 30 SSOM: SS output management in Master mode
//0: SS is kept at active level till data transfer is completed, it becomes inactive with EOT flag
//1: SPI data frames are interleaved with SS non active pulses when MIDI[3:0]>1
ASM_SPI_CFG2_SSOM_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a46:	4967      	ldr	r1, [pc, #412]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a48:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a4c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a4e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a50:	2201      	movs	r2, #1
	LSLS	R2, #30
 8000a52:	0792      	lsls	r2, r2, #30
	ORRS 	R0, R2
 8000a54:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a56:	6008      	str	r0, [r1, #0]
	BX LR
 8000a58:	4770      	bx	lr

08000a5a <ASM_SPI_CFG2_SSOM_0>:

ASM_SPI_CFG2_SSOM_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a5a:	4962      	ldr	r1, [pc, #392]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a5c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a60:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a62:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a64:	2201      	movs	r2, #1
	LSLS	R2, #30
 8000a66:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 8000a68:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a6a:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a6c:	6008      	str	r0, [r1, #0]
	BX LR
 8000a6e:	4770      	bx	lr

08000a70 <ASM_SPI_CFG2_MIDI_Set>:
//0000: no delay
//0001: 1 clock cycle period delay
//...
//1111: 15 clock cycle periods delay
ASM_SPI_CFG2_MIDI_Set:
	BX LR
 8000a70:	4770      	bx	lr

08000a72 <ASM_SPI_CFG2_MSSI_Set>:
//0000: no extra delay
//0001: 1 clock cycle period delay added
//...
//1111: 15 clock cycle periods delay added
ASM_SPI_CFG2_MSSI_Set:
	BX LR
 8000a72:	4770      	bx	lr

08000a74 <ASM_SPI_CFG1_MBR_4>:
//110: SPI master clock/128
//111: SPI master clock/256


ASM_SPI_CFG1_MBR_4:
	LDR		R1, =SPI_BASE_ADDR
 8000a74:	495b      	ldr	r1, [pc, #364]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a76:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a7a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a7c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000a7e:	2207      	movs	r2, #7
	LSLS	R2, #28
 8000a80:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2 //clear bits
 8000a82:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a84:	4010      	ands	r0, r2
	MOVS	R2, #1
 8000a86:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000a88:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000a8a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a8c:	6008      	str	r0, [r1, #0]
	BX LR
 8000a8e:	4770      	bx	lr

08000a90 <ASM_SPI_CFG1_MBR_256>:

ASM_SPI_CFG1_MBR_256:
	LDR		R1, =SPI_BASE_ADDR
 8000a90:	4954      	ldr	r1, [pc, #336]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a92:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a96:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a98:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000a9a:	2207      	movs	r2, #7
	LSLS	R2, #28
 8000a9c:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000a9e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000aa0:	6008      	str	r0, [r1, #0]
	BX LR
 8000aa2:	4770      	bx	lr

08000aa4 <ASM_SPI_CFG1_MBR_64>:

ASM_SPI_CFG1_MBR_64:
	LDR		R1, =SPI_BASE_ADDR
 8000aa4:	494f      	ldr	r1, [pc, #316]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000aa6:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000aaa:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000aac:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x5
 8000aae:	2205      	movs	r2, #5
	LSLS	R2, #28
 8000ab0:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000ab2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ab4:	6008      	str	r0, [r1, #0]
	BX LR
 8000ab6:	4770      	bx	lr

08000ab8 <ASM_SPI_CFG1_BPASS_0>:

//Bit 31 BPASS: bypass of the prescaler at master baud rate clock generator
//0: bypass is disabled
//1: bypass is enabled
ASM_SPI_CFG1_BPASS_0:
	LDR		R1, =SPI_BASE_ADDR
 8000ab8:	494a      	ldr	r1, [pc, #296]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000aba:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000abe:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ac0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ac2:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000ac4:	07d2      	lsls	r2, r2, #31
	MVNS	R2, R2
 8000ac6:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000ac8:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000aca:	6008      	str	r0, [r1, #0]
	BX LR
 8000acc:	4770      	bx	lr

08000ace <ASM_SPI_CFG1_BPASS_1>:

ASM_SPI_CFG1_BPASS_1:
	LDR		R1, =SPI_BASE_ADDR
 8000ace:	4945      	ldr	r1, [pc, #276]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000ad0:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000ad4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ad6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ad8:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000ada:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 8000adc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ade:	6008      	str	r0, [r1, #0]
	BX LR
 8000ae0:	4770      	bx	lr

08000ae2 <ASM_SPI_CFG2_LSBFRST_MSB>:

ASM_SPI_CFG2_LSBFRST_MSB:
	LDR		R1, =SPI_BASE_ADDR
 8000ae2:	4940      	ldr	r1, [pc, #256]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000ae4:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000ae8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000aea:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000aec:	2201      	movs	r2, #1
	LSLS	R2, #23
 8000aee:	05d2      	lsls	r2, r2, #23
	MVNS	R2, R2
 8000af0:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000af2:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000af4:	6008      	str	r0, [r1, #0]
	BX LR
 8000af6:	4770      	bx	lr

08000af8 <ASM_SPI_CFG2_LSBFRST_LSB>:

ASM_SPI_CFG2_LSBFRST_LSB:
	LDR		R1, =SPI_BASE_ADDR
 8000af8:	493a      	ldr	r1, [pc, #232]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000afa:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000afe:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b00:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b02:	2201      	movs	r2, #1
	LSLS	R2, #23
 8000b04:	05d2      	lsls	r2, r2, #23
	ORRS 	R0, R2
 8000b06:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b08:	6008      	str	r0, [r1, #0]
	BX LR
 8000b0a:	4770      	bx	lr

08000b0c <ASM_SPI_CFG2_AFCNTR_1>:
//Bit 31 AFCNTR: alternate function GPIOs control
//This bit is taken into account when SPE = 0 only
//0: The peripheral takes no control of GPIOs while it is disabled
//1: The peripheral keeps always control of all associated GPIOs
ASM_SPI_CFG2_AFCNTR_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b0c:	4935      	ldr	r1, [pc, #212]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000b0e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000b12:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b14:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b16:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000b18:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 8000b1a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b1c:	6008      	str	r0, [r1, #0]
	BX LR
 8000b1e:	4770      	bx	lr

08000b20 <ASM_SPI_CR1_SPE_1>:
//Bit 0 SPE: serial peripheral enable
//This bit is set by and cleared by software.
//0: Serial peripheral disabled.
//1: Serial peripheral enabled
ASM_SPI_CR1_SPE_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b20:	4930      	ldr	r1, [pc, #192]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b22:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b26:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b28:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b2a:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000b2c:	0012      	movs	r2, r2
	ORRS 	R0, R2
 8000b2e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b30:	6008      	str	r0, [r1, #0]
	BX LR
 8000b32:	4770      	bx	lr

08000b34 <ASM_SPI_CR1_SPE_0>:

ASM_SPI_CR1_SPE_0:
	LDR		R1, =SPI_BASE_ADDR
 8000b34:	492b      	ldr	r1, [pc, #172]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b36:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b3a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b3c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b3e:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000b40:	0012      	movs	r2, r2
	MVNS 	R2, R2
 8000b42:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b44:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b46:	6008      	str	r0, [r1, #0]
	BX LR
 8000b48:	4770      	bx	lr

08000b4a <ASM_SPI_CR1_CSTART_1>:
//cleared by hardware when end of transfer (EOT) flag is set or when a transaction suspend
//request is accepted.
//0: master transfer is at idle
//1: master transfer is ongoing or temporary suspended by automatic suspend
ASM_SPI_CR1_CSTART_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b4a:	4926      	ldr	r1, [pc, #152]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b4c:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b50:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b52:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b54:	2201      	movs	r2, #1
	LSLS	R2, #9
 8000b56:	0252      	lsls	r2, r2, #9
	ORRS 	R0, R2
 8000b58:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b5a:	6008      	str	r0, [r1, #0]
	BX LR
 8000b5c:	4770      	bx	lr

08000b5e <ASM_SPI_CR1_SSI_1>:

//Bit 12 SSI: internal SS signal input level
//This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the
//peripheral SS input internally and the I/O value of the SS pin is ignored.
ASM_SPI_CR1_SSI_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b5e:	4921      	ldr	r1, [pc, #132]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b60:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b64:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b66:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b68:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000b6a:	0312      	lsls	r2, r2, #12
	ORRS 	R0, R2
 8000b6c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b6e:	6008      	str	r0, [r1, #0]
	BX LR
 8000b70:	4770      	bx	lr

08000b72 <ASM_SPI_CR1_SSI_0>:

ASM_SPI_CR1_SSI_0:
	LDR		R1, =SPI_BASE_ADDR
 8000b72:	491c      	ldr	r1, [pc, #112]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b74:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b78:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b7a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b7c:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000b7e:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000b80:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b82:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b84:	6008      	str	r0, [r1, #0]
	BX LR
 8000b86:	4770      	bx	lr

08000b88 <ASM_SPI_TXDR_Set>:



ASM_SPI_TXDR_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000b88:	4916      	ldr	r1, [pc, #88]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_TXDR_OFFSET
 8000b8a:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000b8e:	1889      	adds	r1, r1, r2
	LDR		R3, [R1]
 8000b90:	680b      	ldr	r3, [r1, #0]
	ORRS 	R3, R0
 8000b92:	4303      	orrs	r3, r0
	STR		R3, [R1]
 8000b94:	600b      	str	r3, [r1, #0]
	BX LR
 8000b96:	4770      	bx	lr

08000b98 <ASM_SPI_RXDR_Get>:

ASM_SPI_RXDR_Get:
	LDR		R1, =SPI_BASE_ADDR
 8000b98:	4912      	ldr	r1, [pc, #72]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_RXDR_OFFSET
 8000b9a:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000b9e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ba0:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000ba2:	4770      	bx	lr

08000ba4 <ASM_SPI_CFG2_SSIOP_0>:
 * SSIOP: SS input/output polarity.
 * 0: low level is active for SS signal
 * 1: high level is active for SS signal
 */
ASM_SPI_CFG2_SSIOP_0:
	LDR		R1, =SPI_BASE_ADDR
 8000ba4:	490f      	ldr	r1, [pc, #60]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000ba6:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000baa:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bac:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bae:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000bb0:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2
 8000bb2:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000bb4:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000bb6:	6008      	str	r0, [r1, #0]
	BX LR
 8000bb8:	4770      	bx	lr

08000bba <ASM_SPI_CFG2_SSIOP_1>:

ASM_SPI_CFG2_SSIOP_1:
	LDR		R1, =SPI_BASE_ADDR
 8000bba:	490a      	ldr	r1, [pc, #40]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000bbc:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000bc0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bc2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bc4:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000bc6:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000bc8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bca:	6008      	str	r0, [r1, #0]
	BX LR
 8000bcc:	4770      	bx	lr

08000bce <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY>:

ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY:
	LDR		R1, =SPI_BASE_ADDR
 8000bce:	4905      	ldr	r1, [pc, #20]	@ (8000be4 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000bd0:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000bd4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bd6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bd8:	2201      	movs	r2, #1
	LSLS	R2, #13
 8000bda:	0352      	lsls	r2, r2, #13
	ORRS 	R0, R2
 8000bdc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bde:	6008      	str	r0, [r1, #0]
	BX LR
 8000be0:	4770      	bx	lr
 8000be2:	0000      	.short	0x0000
	LDR		R1, =SPI_BASE_ADDR
 8000be4:	40013000 	.word	0x40013000

08000be8 <TIM8_Set_PSC_Value>:
//.equ	PRESCALER, 	0x32c7 	//15999
//.equ	ARRCOUNTTO, 0x3E7	//999	--0.000025
//.equ	CCRCOUNTTO, 0x3E7 // 999

TIM8_Set_PSC_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000be8:	495b      	ldr	r1, [pc, #364]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_PSC_OFFSET
 8000bea:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000bee:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bf0:	6808      	ldr	r0, [r1, #0]
	LDR		R2, =PRESCALER
 8000bf2:	f640 729f 	movw	r2, #3999	@ 0xf9f
	ORRS	R0, R2
 8000bf6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bf8:	6008      	str	r0, [r1, #0]
	BX LR
 8000bfa:	4770      	bx	lr

08000bfc <TIM8_Set_ARR_Value>:

//Auto-Reload Register (TIMx_ARR)
TIM8_Set_ARR_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000bfc:	4956      	ldr	r1, [pc, #344]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_ARR_OFFSET
 8000bfe:	f04f 022c 	mov.w	r2, #44	@ 0x2c
	ADDS	R1, R2
 8000c02:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c04:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000c06:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000c08:	4010      	ands	r0, r2
	LDR		R2, =ARRCOUNTTO
 8000c0a:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000c0e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c10:	6008      	str	r0, [r1, #0]
	BX LR
 8000c12:	4770      	bx	lr

08000c14 <TIM8_Clear_UIF_Flag>:

TIM8_Clear_UIF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c14:	4950      	ldr	r1, [pc, #320]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000c16:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000c1a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c1c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c1e:	2201      	movs	r2, #1
	MVNS	R2, R2
 8000c20:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c22:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c24:	6008      	str	r0, [r1, #0]
	BX LR
 8000c26:	4770      	bx	lr

08000c28 <TIM8_Set_CCnS_To_Channel_Output>:

TIM8_Set_CCnS_To_Channel_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c28:	494b      	ldr	r1, [pc, #300]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000c2a:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000c2e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c30:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000c32:	2203      	movs	r2, #3
	LSLS	R2, #0
 8000c34:	0012      	movs	r2, r2
	MVNS	R2, R2
 8000c36:	43d2      	mvns	r2, r2
	ANDS	R0, R2		//clear bits 0,1
 8000c38:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c3a:	6008      	str	r0, [r1, #0]
	BX LR
 8000c3c:	4770      	bx	lr

08000c3e <TIM8_Set_DITHEN_False>:

TIM8_Set_DITHEN_False:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c3e:	4946      	ldr	r1, [pc, #280]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000c40:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000c44:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c46:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c48:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000c4a:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000c4c:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c4e:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c50:	6008      	str	r0, [r1, #0]
	BX LR
 8000c52:	4770      	bx	lr

08000c54 <TIM8_Set_CCRn_WaveGen_Value>:

TIM8_Set_CCRn_WaveGen_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c54:	4940      	ldr	r1, [pc, #256]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCR1_OFFSET
 8000c56:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000c5a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c5c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000c5e:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000c60:	4010      	ands	r0, r2
	LDR		R2, =CCRCOUNTTO
 8000c62:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000c66:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c68:	6008      	str	r0, [r1, #0]
	BX LR
 8000c6a:	4770      	bx	lr

08000c6c <TIM8_Clear_CC1IF_Flag>:

TIM8_Clear_CC1IF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c6c:	493a      	ldr	r1, [pc, #232]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000c6e:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000c72:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c74:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c76:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000c78:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000c7a:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c7c:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c7e:	6008      	str	r0, [r1, #0]
	BX LR
 8000c80:	4770      	bx	lr

08000c82 <TIM8_Set_DIR_UpCounter>:


TIM8_Set_DIR_UpCounter:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c82:	4935      	ldr	r1, [pc, #212]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000c84:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000c88:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c8a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c8c:	2201      	movs	r2, #1
	LSLS	R2, #4
 8000c8e:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000c90:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c92:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c94:	6008      	str	r0, [r1, #0]
	BX LR
 8000c96:	4770      	bx	lr

08000c98 <TIM8_Set_OCnM_To_Toggle_Mode>:

TIM8_Set_OCnM_To_Toggle_Mode:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c98:	492f      	ldr	r1, [pc, #188]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000c9a:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000c9e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ca0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ca2:	2201      	movs	r2, #1
	LSLS	R2, #16
 8000ca4:	0412      	lsls	r2, r2, #16
	MVNS	R2, R2
 8000ca6:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 16
 8000ca8:	4010      	ands	r0, r2
	MOVS  	R2, #7
 8000caa:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000cac:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000cae:	43d2      	mvns	r2, r2
	ANDS 	R0, R2 //clear bits 4-6
 8000cb0:	4010      	ands	r0, r2
	MOVS	R2, #3
 8000cb2:	2203      	movs	r2, #3
	LSLS	R2, #4
 8000cb4:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2 //set bits 4, 5
 8000cb6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000cb8:	6008      	str	r0, [r1, #0]
	BX LR
 8000cba:	4770      	bx	lr

08000cbc <TIM8_Set_CC1P_Polarity_ActiveHigh>:

TIM8_Set_CC1P_Polarity_ActiveHigh:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cbc:	4926      	ldr	r1, [pc, #152]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000cbe:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000cc2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cc4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000cc6:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000cc8:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000cca:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 1
 8000ccc:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000cce:	6008      	str	r0, [r1, #0]
	BX LR
 8000cd0:	4770      	bx	lr

08000cd2 <TIM8_Set_CCnE_Output_Enable_To_GPIO>:

TIM8_Set_CCnE_Output_Enable_To_GPIO:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cd2:	4921      	ldr	r1, [pc, #132]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000cd4:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000cd8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cda:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000cdc:	2201      	movs	r2, #1
	ORRS	R0, R2 //set bit 1
 8000cde:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ce0:	6008      	str	r0, [r1, #0]
	BX LR
 8000ce2:	4770      	bx	lr

08000ce4 <TIM8_Set_CEN_Counter_Enable>:

TIM8_Set_CEN_Counter_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000ce4:	491c      	ldr	r1, [pc, #112]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000ce6:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000cea:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cec:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000cee:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000cf0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000cf2:	6008      	str	r0, [r1, #0]
	BX LR
 8000cf4:	4770      	bx	lr

08000cf6 <TIM8_Set_MMS_Update_Trigger_Output>:

TIM8_Set_MMS_Update_Trigger_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cf6:	4918      	ldr	r1, [pc, #96]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR2_OFFSET
 8000cf8:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000cfc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cfe:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000d00:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000d02:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000d04:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000d06:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 8000d08:	2202      	movs	r2, #2
	LSLS	R2, #4
 8000d0a:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000d0c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d0e:	6008      	str	r0, [r1, #0]
	BX LR
 8000d10:	4770      	bx	lr

08000d12 <TIM8_Set_UIF_Update_Interrupt_Enable>:

TIM8_Set_UIF_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d12:	4911      	ldr	r1, [pc, #68]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000d14:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000d18:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d1a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000d1c:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000d1e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d20:	6008      	str	r0, [r1, #0]
	BX LR
 8000d22:	4770      	bx	lr

08000d24 <TIM8_Set_CC1IE_Update_Interrupt_Enable>:

//Bit 1 CC1IE: Capture/Compare 1 interrupt enable
TIM8_Set_CC1IE_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d24:	490c      	ldr	r1, [pc, #48]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000d26:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000d2a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d2c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000d2e:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000d30:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 8000d32:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d34:	6008      	str	r0, [r1, #0]
	BX LR
 8000d36:	4770      	bx	lr

08000d38 <TIM8_Get_SR_Status>:

TIM8_Get_SR_Status:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d38:	4907      	ldr	r1, [pc, #28]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000d3a:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000d3e:	1889      	adds	r1, r1, r2
	LDRH	R0, [R1]
 8000d40:	8808      	ldrh	r0, [r1, #0]
	BX LR
 8000d42:	4770      	bx	lr

08000d44 <TIM8_RCR_Set>:

TIM8_RCR_Set:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d44:	4904      	ldr	r1, [pc, #16]	@ (8000d58 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_RCR_OFFSET
 8000d46:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000d4a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d4c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x14
 8000d4e:	2214      	movs	r2, #20
	ORRS	R0, R2
 8000d50:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d52:	6008      	str	r0, [r1, #0]
	BX LR
 8000d54:	4770      	bx	lr
 8000d56:	0000      	.short	0x0000
	LDR		R1, =TIM8_BASE_OFFSET
 8000d58:	40013400 	.word	0x40013400

08000d5c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d64:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d68:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000d6c:	f003 0301 	and.w	r3, r3, #1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d013      	beq.n	8000d9c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000d74:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d78:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000d7c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d00b      	beq.n	8000d9c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d84:	e000      	b.n	8000d88 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000d86:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000d88:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d0f9      	beq.n	8000d86 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000d92:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	b2d2      	uxtb	r2, r2
 8000d9a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000d9c:	687b      	ldr	r3, [r7, #4]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <_write>:
void TIM8_init(void);
void SPI_start(void);
void TIM8_start(void);
void NVIC_Interupts_Enable(void);

int _write(int file, char *ptr, int len){
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b086      	sub	sp, #24
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	60f8      	str	r0, [r7, #12]
 8000db2:	60b9      	str	r1, [r7, #8]
 8000db4:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++){
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	e009      	b.n	8000dd0 <_write+0x26>
		ITM_SendChar(*ptr++);
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	1c5a      	adds	r2, r3, #1
 8000dc0:	60ba      	str	r2, [r7, #8]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ffc9 	bl	8000d5c <ITM_SendChar>
	for(int i = 0; i < len; i++){
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	697a      	ldr	r2, [r7, #20]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	dbf1      	blt.n	8000dbc <_write+0x12>
	}
	return len;
 8000dd8:	687b      	ldr	r3, [r7, #4]
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <main>:

uint8_t *my_input;


int main(void){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0

	uint8_t my_value = 43;
 8000dea:	232b      	movs	r3, #43	@ 0x2b
 8000dec:	71fb      	strb	r3, [r7, #7]
	my_input = &my_value;
 8000dee:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <main+0x20>)
 8000df0:	1dfb      	adds	r3, r7, #7
 8000df2:	6013      	str	r3, [r2, #0]


	//RCC_init();
	//TIM8_init();
	SPI_init();
 8000df4:	f000 f89e 	bl	8000f34 <SPI_init>

	NVIC_Interupts_Enable();
 8000df8:	f000 f806 	bl	8000e08 <NVIC_Interupts_Enable>

	//TIM8_start();
	SPI_start();
 8000dfc:	f000 f8c8 	bl	8000f90 <SPI_start>

	while(1){}
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <main+0x1c>
 8000e04:	20000078 	.word	0x20000078

08000e08 <NVIC_Interupts_Enable>:
}

void NVIC_Interupts_Enable(){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	NVIC_TIM8_Enable_Interupt();
 8000e0c:	f7ff fb9e 	bl	800054c <NVIC_TIM8_Enable_Interupt>
	NVIC_SPI1_Enable_Interupt();
 8000e10:	f7ff fba3 	bl	800055a <NVIC_SPI1_Enable_Interupt>
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <TIM8_UP_IRQHandler>:

int tim_flag = 0;
void TIM8_UP_IRQHandler(){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
	if(TIM8_Get_SR_Status() & 0x1){  //UIF on
 8000e1c:	f7ff ff8c 	bl	8000d38 <TIM8_Get_SR_Status>
 8000e20:	4603      	mov	r3, r0
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d00d      	beq.n	8000e46 <TIM8_UP_IRQHandler+0x2e>
		TIM8_Clear_UIF_Flag();
 8000e2a:	f7ff fef3 	bl	8000c14 <TIM8_Clear_UIF_Flag>
		tim_flag ^= 1;
 8000e2e:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <TIM8_UP_IRQHandler+0x34>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f083 0301 	eor.w	r3, r3, #1
 8000e36:	4a05      	ldr	r2, [pc, #20]	@ (8000e4c <TIM8_UP_IRQHandler+0x34>)
 8000e38:	6013      	str	r3, [r2, #0]
		printf("%i \n", tim_flag);
 8000e3a:	4b04      	ldr	r3, [pc, #16]	@ (8000e4c <TIM8_UP_IRQHandler+0x34>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4803      	ldr	r0, [pc, #12]	@ (8000e50 <TIM8_UP_IRQHandler+0x38>)
 8000e42:	f000 f997 	bl	8001174 <iprintf>
	}
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	2000007c 	.word	0x2000007c
 8000e50:	08001fa8 	.word	0x08001fa8

08000e54 <SPI1_IRQHandler>:

void SPI1_IRQHandler(){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	* In master, EOT event terminates the data transaction and handles SS output optionally.
	* When CRC is applied, the EOT event is extended over the CRC frame transaction.
	* To restart the internal state machine properly, SPI is strongly suggested to be disabled and
	* re-enabled before next transaction starts despite its setting is not changed.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 3)){
 8000e58:	f7ff fd65 	bl	8000926 <ASM_SPI_SR_Get>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	f003 0308 	and.w	r3, r3, #8
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d008      	beq.n	8000e78 <SPI1_IRQHandler+0x24>
		printf("transfer complete.\n");
 8000e66:	4821      	ldr	r0, [pc, #132]	@ (8000eec <SPI1_IRQHandler+0x98>)
 8000e68:	f000 f9ec 	bl	8001244 <puts>
//		ASM_SPI_CR1_SSI_1();
		ASM_SPI_IFCR_EOTC_Clear();
 8000e6c:	f7ff fd61 	bl	8000932 <ASM_SPI_IFCR_EOTC_Clear>
		//* In master, EOT event terminates the data transaction and handles SS output optionally.
		//* To restart the internal state machine properly, SPI is strongly suggested to be disabled and
		//* re-enabled before next transaction starts despite its setting is not changed.
//		ASM_SPI_CR1_SPE_0();
//		if(!stop_flag){
			SPI_init();
 8000e70:	f000 f860 	bl	8000f34 <SPI_init>
			SPI_start();
 8000e74:	f000 f88c 	bl	8000f90 <SPI_start>
	* communication flow. If the data packet is stored by performing consecutive write operations
	* to SPI_TXDR, TXP flag must be checked again once a complete data packet is stored at
	* TxFIFO. TXP is set despite SPI TxFIFO becomes inaccessible when SPI is reset or
	* disabled.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 1)){
 8000e78:	f7ff fd55 	bl	8000926 <ASM_SPI_SR_Get>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d009      	beq.n	8000e9a <SPI1_IRQHandler+0x46>
		printf("Data packet space available\n");
 8000e86:	481a      	ldr	r0, [pc, #104]	@ (8000ef0 <SPI1_IRQHandler+0x9c>)
 8000e88:	f000 f9dc 	bl	8001244 <puts>
//		if(ptr_tx_buffer != NULL){
//			//ASM_SPI_CR1_SSI_0();
//			for(int i = 0; i<2000; i++){}
//
//			//printf("----------------->>>>   %x \n", *ptr_tx_buffer);
			ASM_SPI_TXDR_Set(*my_input);
 8000e8c:	4b19      	ldr	r3, [pc, #100]	@ (8000ef4 <SPI1_IRQHandler+0xa0>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fe78 	bl	8000b88 <ASM_SPI_TXDR_Set>
 8000e98:	e002      	b.n	8000ea0 <SPI1_IRQHandler+0x4c>
//			//ptr_tx_buffer++;
//		}

	}
	else{
		printf("Data packet space NOT available\n");
 8000e9a:	4817      	ldr	r0, [pc, #92]	@ (8000ef8 <SPI1_IRQHandler+0xa4>)
 8000e9c:	f000 f9d2 	bl	8001244 <puts>
	}

	//Bit 6 OVR: overrun
	if(ASM_SPI_SR_Get() & (0x1U << 6)){
 8000ea0:	f7ff fd41 	bl	8000926 <ASM_SPI_SR_Get>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d004      	beq.n	8000eb8 <SPI1_IRQHandler+0x64>
		printf("Overrun.\n");
 8000eae:	4813      	ldr	r0, [pc, #76]	@ (8000efc <SPI1_IRQHandler+0xa8>)
 8000eb0:	f000 f9c8 	bl	8001244 <puts>
		ASM_SPI_IFCR_OVRC();
 8000eb4:	f7ff fd47 	bl	8000946 <ASM_SPI_IFCR_OVRC>
	* This bit is cleared by software write 1 to TXTFC bit of SPI_IFCR exclusively.
	* TXTF flag triggers an interrupt if TXTFIE bit is set.
	* TXTF setting clears the TXPIE and DXPIE masks so to off-load application software from
	* calculating when to disable TXP and DXP interrupts.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 4)){
 8000eb8:	f7ff fd35 	bl	8000926 <ASM_SPI_SR_Get>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	f003 0310 	and.w	r3, r3, #16
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d008      	beq.n	8000ed8 <SPI1_IRQHandler+0x84>
		printf("TxFIFO upload is finished.\n");
 8000ec6:	480e      	ldr	r0, [pc, #56]	@ (8000f00 <SPI1_IRQHandler+0xac>)
 8000ec8:	f000 f9bc 	bl	8001244 <puts>
		ASM_SPI_IFCR_TXTFC();
 8000ecc:	f7ff fd45 	bl	800095a <ASM_SPI_IFCR_TXTFC>
	* RxFIFO if SPI is enabled. RXP value depends on the FIFO threshold (FTHLV[3:0]), data
	* frame size (DSIZE[4:0] in SPI mode), and actual communication flow. If the data packet is
	* read by performing consecutive read operations from SPI_RXDR, RXP flag must be
	* checked again once a complete data packet is read out from RxFIFO.
	*/
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000ed0:	e002      	b.n	8000ed8 <SPI1_IRQHandler+0x84>
//		rx_buffer = ASM_SPI_RXDR_Get();
		printf("RxFIFO contains at least one data packet\n");
 8000ed2:	480c      	ldr	r0, [pc, #48]	@ (8000f04 <SPI1_IRQHandler+0xb0>)
 8000ed4:	f000 f9b6 	bl	8001244 <puts>
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000ed8:	f7ff fd25 	bl	8000926 <ASM_SPI_SR_Get>
 8000edc:	4603      	mov	r3, r0
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1f5      	bne.n	8000ed2 <SPI1_IRQHandler+0x7e>
//		ASM_SPI_CR1_SSI_1(); //unselect slave
//		ASM_SPI_CR1_SPE_0(); //disable SPI1
	}

}
 8000ee6:	bf00      	nop
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	08001fb0 	.word	0x08001fb0
 8000ef0:	08001fc4 	.word	0x08001fc4
 8000ef4:	20000078 	.word	0x20000078
 8000ef8:	08001fe0 	.word	0x08001fe0
 8000efc:	08002000 	.word	0x08002000
 8000f00:	0800200c 	.word	0x0800200c
 8000f04:	08002028 	.word	0x08002028

08000f08 <GPIO_SPI_init>:

//	  ASM_RCC_CFGR1_SW_PLL1();
//	  while(!(ASM_RCC_CFGR1_SWS() & 0x3U));
}

void GPIO_SPI_init(){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0

	ASM_RCC_AHB2ENR1_GPIOEEN_Set();
 8000f0c:	f7ff fb38 	bl	8000580 <ASM_RCC_AHB2ENR1_GPIOEEN_Set>
	ASM_RCC_AHB2ENR1_GPIOCEN_Set();
 8000f10:	f7ff fb53 	bl	80005ba <ASM_RCC_AHB2ENR1_GPIOCEN_Set>
	ASM_RCC_AHB2ENR1_GPIODEN_Set();
 8000f14:	f7ff fb47 	bl	80005a6 <ASM_RCC_AHB2ENR1_GPIODEN_Set>

	//Configure GPIOE
	GPIOE_MODER_Set_Alt_Function();
 8000f18:	f7ff f9ae 	bl	8000278 <GPIOE_MODER_Set_Alt_Function>
	GPIOE_AFRH_Set_Alt_Function();
 8000f1c:	f7ff f9cf 	bl	80002be <GPIOE_AFRH_Set_Alt_Function>
	GPIOE_OSPEEDR_Set();
 8000f20:	f7ff f9f0 	bl	8000304 <GPIOE_OSPEEDR_Set>
  //GPIOE_PUPDR_Set();

	GPIOE_PUPDR_MOSI_UP();
 8000f24:	f7ff fa57 	bl	80003d6 <GPIOE_PUPDR_MOSI_UP>
  //GPIOE_PUPDR_MOSI_DOWN();
	GPIOE_PUPDR_MISO_UP();
 8000f28:	f7ff fa41 	bl	80003ae <GPIOE_PUPDR_MISO_UP>
  //** GPIO_PUPDR_SCK register bit value gets overwritten by SPI_CPOL bit (clock polarity)
  //GPIOE_PUPDR_SCK_UP();
  //GPIOE_PUPDR_CLEAR(26);
  //GPIOE_PUPDR_SCK_DOWN();
  //** GPIOE_PUPDR_NSS register bit value gets overwritten by SPI_SSIOP bit (SS input/output polarity)
	GPIOE_PUPDR_NSS_UP();
 8000f2c:	f7ff fa17 	bl	800035e <GPIOE_PUPDR_NSS_UP>
  //GPIOE_PUPDR_NSS_DOWN();
	//GPIOE_PUPDR_RDY_UP();
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <SPI_init>:

void SPI_init(){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0

	/**
	 * Configure GPIO pins for SPI
	 */

	GPIO_SPI_init();
 8000f38:	f7ff ffe6 	bl	8000f08 <GPIO_SPI_init>
	 * Select clock for SPI
	 */

		//ASM_RCC_CCIPR1_SPI1SEL_HSI16();
	//ASM_RCC_CCIPR1_SPI1SEL_PCLK2();
    ASM_RCC_CCIPR1_SPI1SEL_SYSCLK();
 8000f3c:	f7ff fb6a 	bl	8000614 <ASM_RCC_CCIPR1_SPI1SEL_SYSCLK>
	  //ASM_RCC_CFGR2_HPRE_2();
	  //ASM_RCC_CFGR2_PCLK2_2();
	ASM_RCC_APB2ENR_SPI1_Set();
 8000f40:	f7ff fb45 	bl	80005ce <ASM_RCC_APB2ENR_SPI1_Set>
	/**
	 * SSIOP: SS input/output polarity.
	 * 0: low level is active for SS signal
	 * 1: high level is active for SS signal
	 */
	ASM_SPI_CFG2_SSIOP_0();
 8000f44:	f7ff fe2e 	bl	8000ba4 <ASM_SPI_CFG2_SSIOP_0>
	 * 0: SS is kept at active level till data transfer is completed,
	 *    it becomes inactive with with EOT flag
	 * 1: SPI data frames are interleaved with SS non active pulses when MIDI[3:0]>1
	 */
	//ASM_SPI_CFG2_SSOM_1();	//SS output management, interleave with non-active pulse
    ASM_SPI_CFG2_SSOM_0(); //SS output management, SS keep active till EOT flag
 8000f48:	f7ff fd87 	bl	8000a5a <ASM_SPI_CFG2_SSOM_0>
	 * 0001: 1 clock cycle period delay
	 * ...
	 * 1111: 15 clock cycle periods delay
	 * Note: This feature is not supported in TI mode.
	 */
	ASM_SPI_CFG2_MIDI_Set();
 8000f4c:	f7ff fd90 	bl	8000a70 <ASM_SPI_CFG2_MIDI_Set>
	 * When master uses hardware SS output (SSM = 0 and SSOE = 1)
	 * the SS signal input is forced to not active state internally
	 * to prevent master mode fault error.
	 */
  //ASM_SPI_CFG2_SSM_0();
    ASM_SPI_CFG2_SSM_1();
 8000f50:	f7ff fd56 	bl	8000a00 <ASM_SPI_CFG2_SSM_1>
	 * 0: SS output is disabled and the SPI can work in multimaster configuration
	 * 1: SS output is enabled. The SPI cannot work in a multimaster environment.
	 * It forces the SS pin at inactive level after the transfer is completed
	 * or SPI is disabled with respect to SSOM, MIDI, MSSI, SSIOP bits setting
	 */
	ASM_SPI_CFG2_SSOE_1();	//SS output enabled(master mode only)
 8000f54:	f7ff fd5e 	bl	8000a14 <ASM_SPI_CFG2_SSOE_1>
	/**
	 * Bit 22 MASTER: SPI Master
	 * 0: SPI Slave
	 * 1: SPI Master
	 */
	ASM_SPI_CFG2_MASTER_Set();
 8000f58:	f7ff fd12 	bl	8000980 <ASM_SPI_CFG2_MASTER_Set>
	 * 00: full-duplex
	 * 01: simplex transmitter
	 * 10: simplex receiver
	 * 11: half-duplex
	 */
	ASM_SPI_CFG2_COMM_Full_Duplex();
 8000f5c:	f7ff fd1a 	bl	8000994 <ASM_SPI_CFG2_COMM_Full_Duplex>
	/**
	 * Bit 25 CPOL: clock polarity
	 * 0: SCK signal is at 0 when idle
	 * 1: SCK signal is at 1 when idle
	 */
	ASM_SPI_CFG2_CPOL_0();
 8000f60:	f7ff fd23 	bl	80009aa <ASM_SPI_CFG2_CPOL_0>
	/**
	 * Bit 24 CPHA: clock phase
	 * 0: the first clock transition is the first data capture edge
	 * 1: the second clock transition is the first data capture edge
	 */
	ASM_SPI_CFG2_CPHA_0();
 8000f64:	f7ff fd36 	bl	80009d4 <ASM_SPI_CFG2_CPHA_0>
	 * .....
	 * 11101: 30 bits
	 * 11110: 31 bits
	 * 11111: 32 bits
	 */
	ASM_SPI_CFG1_DSIZE_8();
 8000f68:	f7ff fd5e 	bl	8000a28 <ASM_SPI_CFG1_DSIZE_8>
	* FTHLV = 2, 4, 6.
	* â€“ If SPI data register is accessed as a 32-bit register and DSIZE> 8 bit, better to select
	* FTHLV = 2, 4, 6, while if DSIZE â‰¤ 8bit, better to select FTHLV = 4, 8, 12.
	* Note: FTHLV[3:2] bits are reserved at instances with limited set of features
	*/
	ASM_SPI_CFG1_FTHLV_2();
 8000f6c:	f7ff fd5d 	bl	8000a2a <ASM_SPI_CFG1_FTHLV_2>
	 * Bit 31 BPASS: bypass of the prescaler at master baud rate clock generator
	 * 0: bypass is disabled
	 * 1: bypass is enabled
	 */
  //ASM_SPI_CFG1_BPASS_0();
	ASM_SPI_CFG1_BPASS_1();
 8000f70:	f7ff fdad 	bl	8000ace <ASM_SPI_CFG1_BPASS_1>
	/**
	 * Bit 23 LSBFRST: data frame format
	 * 0: MSB transmitted first
	 * 1: LSB transmitted first
	 */
	ASM_SPI_CFG2_LSBFRST_MSB();
 8000f74:	f7ff fdb5 	bl	8000ae2 <ASM_SPI_CFG2_LSBFRST_MSB>
	* Endless transaction is initialized when CSTART is set while zero value is stored at TSIZE.
	* TSIZE cannot be set to 0xFFFF respective 0x3FFF value when CRC is enabled.
	* Note: TSIZE[15:10] bits are reserved at limited feature set instances and must be kept at reset
	* value.
	*/
	ASM_SPI_CR2_TSIZE();
 8000f78:	f7ff fcf9 	bl	800096e <ASM_SPI_CR2_TSIZE>

	//ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY();

	//Enable interrupts on SPI1
	ASM_SPI_IER_EOTIE_Set();
 8000f7c:	f7ff fcac 	bl	80008d8 <ASM_SPI_IER_EOTIE_Set>
	ASM_SPI_IER_TXPIE_Set();
 8000f80:	f7ff fcb4 	bl	80008ec <ASM_SPI_IER_TXPIE_Set>
	ASM_SPI_IER_TXTFIE_Set();
 8000f84:	f7ff fcc5 	bl	8000912 <ASM_SPI_IER_TXTFIE_Set>
	ASM_SPI_IER_RXPIE_Set();
 8000f88:	f7ff fcba 	bl	8000900 <ASM_SPI_IER_RXPIE_Set>

}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <SPI_start>:

void SPI_start(){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	 * Bit 0 SPE: serial peripheral enable
	 * This bit is set by and cleared by software.
	 * 0: Serial peripheral disabled.
	 * 1: Serial peripheral enabled
	 */
	ASM_SPI_CR1_SPE_1();
 8000f94:	f7ff fdc4 	bl	8000b20 <ASM_SPI_CR1_SPE_1>
	 * 1: master transfer is ongoing or temporary suspended by automatic suspend
	 * In SPI mode, the bit is taken into account at master mode only.
	 * If transmission is enabled, communication starts or continues
	 * only if any data is available 	 * in the transmission FIFO.
	*/
	ASM_SPI_CR1_CSTART_1();
 8000f98:	f7ff fdd7 	bl	8000b4a <ASM_SPI_CR1_CSTART_1>
}
 8000f9c:	bf00      	nop
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000fa0:	f8df d030 	ldr.w	sp, [pc, #48]	@ 8000fd4 <LoopForever+0x2>
/* Call the clock system initialization function.*/
//  bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000fa4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000fa6:	e003      	b.n	8000fb0 <LoopCopyDataInit>

08000fa8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000faa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000fac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000fae:	3104      	adds	r1, #4

08000fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fb0:	480a      	ldr	r0, [pc, #40]	@ (8000fdc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000fb4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000fb6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fb8:	d3f6      	bcc.n	8000fa8 <CopyDataInit>
	ldr	r2, =_sbss
 8000fba:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fbc:	e002      	b.n	8000fc4 <LoopFillZerobss>

08000fbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fbe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fc0:	f842 3b04 	str.w	r3, [r2], #4

08000fc4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fc4:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <LoopForever+0x16>)
	cmp	r2, r3
 8000fc6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fc8:	d3f9      	bcc.n	8000fbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fca:	f000 fa69 	bl	80014a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fce:	f7ff ff09 	bl	8000de4 <main>

08000fd2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fd2:	e7fe      	b.n	8000fd2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000fd4:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000fd8:	0800208c 	.word	0x0800208c
	ldr	r0, =_sdata
 8000fdc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fe0:	2000005c 	.word	0x2000005c
	ldr	r2, =_sbss
 8000fe4:	2000005c 	.word	0x2000005c
	ldr	r3, = _ebss
 8000fe8:	200001d0 	.word	0x200001d0

08000fec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fec:	e7fe      	b.n	8000fec <ADC1_IRQHandler>
	...

08000ff0 <std>:
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	b510      	push	{r4, lr}
 8000ff4:	4604      	mov	r4, r0
 8000ff6:	6083      	str	r3, [r0, #8]
 8000ff8:	8181      	strh	r1, [r0, #12]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	6643      	str	r3, [r0, #100]	@ 0x64
 8000ffe:	81c2      	strh	r2, [r0, #14]
 8001000:	2208      	movs	r2, #8
 8001002:	6183      	str	r3, [r0, #24]
 8001004:	e9c0 3300 	strd	r3, r3, [r0]
 8001008:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800100c:	305c      	adds	r0, #92	@ 0x5c
 800100e:	f000 f9f9 	bl	8001404 <memset>
 8001012:	4b0d      	ldr	r3, [pc, #52]	@ (8001048 <std+0x58>)
 8001014:	6224      	str	r4, [r4, #32]
 8001016:	6263      	str	r3, [r4, #36]	@ 0x24
 8001018:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <std+0x5c>)
 800101a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800101c:	4b0c      	ldr	r3, [pc, #48]	@ (8001050 <std+0x60>)
 800101e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <std+0x64>)
 8001022:	6323      	str	r3, [r4, #48]	@ 0x30
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <std+0x68>)
 8001026:	429c      	cmp	r4, r3
 8001028:	d006      	beq.n	8001038 <std+0x48>
 800102a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800102e:	4294      	cmp	r4, r2
 8001030:	d002      	beq.n	8001038 <std+0x48>
 8001032:	33d0      	adds	r3, #208	@ 0xd0
 8001034:	429c      	cmp	r4, r3
 8001036:	d105      	bne.n	8001044 <std+0x54>
 8001038:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800103c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001040:	f000 ba52 	b.w	80014e8 <__retarget_lock_init_recursive>
 8001044:	bd10      	pop	{r4, pc}
 8001046:	bf00      	nop
 8001048:	08001255 	.word	0x08001255
 800104c:	08001277 	.word	0x08001277
 8001050:	080012af 	.word	0x080012af
 8001054:	080012d3 	.word	0x080012d3
 8001058:	20000080 	.word	0x20000080

0800105c <stdio_exit_handler>:
 800105c:	4a02      	ldr	r2, [pc, #8]	@ (8001068 <stdio_exit_handler+0xc>)
 800105e:	4903      	ldr	r1, [pc, #12]	@ (800106c <stdio_exit_handler+0x10>)
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <stdio_exit_handler+0x14>)
 8001062:	f000 b869 	b.w	8001138 <_fwalk_sglue>
 8001066:	bf00      	nop
 8001068:	20000000 	.word	0x20000000
 800106c:	08001d91 	.word	0x08001d91
 8001070:	20000010 	.word	0x20000010

08001074 <cleanup_stdio>:
 8001074:	6841      	ldr	r1, [r0, #4]
 8001076:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <cleanup_stdio+0x34>)
 8001078:	4299      	cmp	r1, r3
 800107a:	b510      	push	{r4, lr}
 800107c:	4604      	mov	r4, r0
 800107e:	d001      	beq.n	8001084 <cleanup_stdio+0x10>
 8001080:	f000 fe86 	bl	8001d90 <_fflush_r>
 8001084:	68a1      	ldr	r1, [r4, #8]
 8001086:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <cleanup_stdio+0x38>)
 8001088:	4299      	cmp	r1, r3
 800108a:	d002      	beq.n	8001092 <cleanup_stdio+0x1e>
 800108c:	4620      	mov	r0, r4
 800108e:	f000 fe7f 	bl	8001d90 <_fflush_r>
 8001092:	68e1      	ldr	r1, [r4, #12]
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <cleanup_stdio+0x3c>)
 8001096:	4299      	cmp	r1, r3
 8001098:	d004      	beq.n	80010a4 <cleanup_stdio+0x30>
 800109a:	4620      	mov	r0, r4
 800109c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80010a0:	f000 be76 	b.w	8001d90 <_fflush_r>
 80010a4:	bd10      	pop	{r4, pc}
 80010a6:	bf00      	nop
 80010a8:	20000080 	.word	0x20000080
 80010ac:	200000e8 	.word	0x200000e8
 80010b0:	20000150 	.word	0x20000150

080010b4 <global_stdio_init.part.0>:
 80010b4:	b510      	push	{r4, lr}
 80010b6:	4b0b      	ldr	r3, [pc, #44]	@ (80010e4 <global_stdio_init.part.0+0x30>)
 80010b8:	2104      	movs	r1, #4
 80010ba:	4c0b      	ldr	r4, [pc, #44]	@ (80010e8 <global_stdio_init.part.0+0x34>)
 80010bc:	4a0b      	ldr	r2, [pc, #44]	@ (80010ec <global_stdio_init.part.0+0x38>)
 80010be:	4620      	mov	r0, r4
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f7ff ff94 	bl	8000ff0 <std>
 80010c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80010cc:	2201      	movs	r2, #1
 80010ce:	2109      	movs	r1, #9
 80010d0:	f7ff ff8e 	bl	8000ff0 <std>
 80010d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80010d8:	2202      	movs	r2, #2
 80010da:	2112      	movs	r1, #18
 80010dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80010e0:	f7ff bf86 	b.w	8000ff0 <std>
 80010e4:	200001b8 	.word	0x200001b8
 80010e8:	20000080 	.word	0x20000080
 80010ec:	0800105d 	.word	0x0800105d

080010f0 <__sfp_lock_acquire>:
 80010f0:	4801      	ldr	r0, [pc, #4]	@ (80010f8 <__sfp_lock_acquire+0x8>)
 80010f2:	f000 b9fa 	b.w	80014ea <__retarget_lock_acquire_recursive>
 80010f6:	bf00      	nop
 80010f8:	200001c1 	.word	0x200001c1

080010fc <__sfp_lock_release>:
 80010fc:	4801      	ldr	r0, [pc, #4]	@ (8001104 <__sfp_lock_release+0x8>)
 80010fe:	f000 b9f5 	b.w	80014ec <__retarget_lock_release_recursive>
 8001102:	bf00      	nop
 8001104:	200001c1 	.word	0x200001c1

08001108 <__sinit>:
 8001108:	b510      	push	{r4, lr}
 800110a:	4604      	mov	r4, r0
 800110c:	f7ff fff0 	bl	80010f0 <__sfp_lock_acquire>
 8001110:	6a23      	ldr	r3, [r4, #32]
 8001112:	b11b      	cbz	r3, 800111c <__sinit+0x14>
 8001114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001118:	f7ff bff0 	b.w	80010fc <__sfp_lock_release>
 800111c:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <__sinit+0x28>)
 800111e:	6223      	str	r3, [r4, #32]
 8001120:	4b04      	ldr	r3, [pc, #16]	@ (8001134 <__sinit+0x2c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d1f5      	bne.n	8001114 <__sinit+0xc>
 8001128:	f7ff ffc4 	bl	80010b4 <global_stdio_init.part.0>
 800112c:	e7f2      	b.n	8001114 <__sinit+0xc>
 800112e:	bf00      	nop
 8001130:	08001075 	.word	0x08001075
 8001134:	200001b8 	.word	0x200001b8

08001138 <_fwalk_sglue>:
 8001138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800113c:	4607      	mov	r7, r0
 800113e:	4688      	mov	r8, r1
 8001140:	4614      	mov	r4, r2
 8001142:	2600      	movs	r6, #0
 8001144:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001148:	f1b9 0901 	subs.w	r9, r9, #1
 800114c:	d505      	bpl.n	800115a <_fwalk_sglue+0x22>
 800114e:	6824      	ldr	r4, [r4, #0]
 8001150:	2c00      	cmp	r4, #0
 8001152:	d1f7      	bne.n	8001144 <_fwalk_sglue+0xc>
 8001154:	4630      	mov	r0, r6
 8001156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800115a:	89ab      	ldrh	r3, [r5, #12]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d907      	bls.n	8001170 <_fwalk_sglue+0x38>
 8001160:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001164:	3301      	adds	r3, #1
 8001166:	d003      	beq.n	8001170 <_fwalk_sglue+0x38>
 8001168:	4629      	mov	r1, r5
 800116a:	4638      	mov	r0, r7
 800116c:	47c0      	blx	r8
 800116e:	4306      	orrs	r6, r0
 8001170:	3568      	adds	r5, #104	@ 0x68
 8001172:	e7e9      	b.n	8001148 <_fwalk_sglue+0x10>

08001174 <iprintf>:
 8001174:	b40f      	push	{r0, r1, r2, r3}
 8001176:	b507      	push	{r0, r1, r2, lr}
 8001178:	4906      	ldr	r1, [pc, #24]	@ (8001194 <iprintf+0x20>)
 800117a:	ab04      	add	r3, sp, #16
 800117c:	6808      	ldr	r0, [r1, #0]
 800117e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001182:	6881      	ldr	r1, [r0, #8]
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	f000 fad5 	bl	8001734 <_vfiprintf_r>
 800118a:	b003      	add	sp, #12
 800118c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001190:	b004      	add	sp, #16
 8001192:	4770      	bx	lr
 8001194:	2000000c 	.word	0x2000000c

08001198 <_puts_r>:
 8001198:	6a03      	ldr	r3, [r0, #32]
 800119a:	b570      	push	{r4, r5, r6, lr}
 800119c:	4605      	mov	r5, r0
 800119e:	460e      	mov	r6, r1
 80011a0:	6884      	ldr	r4, [r0, #8]
 80011a2:	b90b      	cbnz	r3, 80011a8 <_puts_r+0x10>
 80011a4:	f7ff ffb0 	bl	8001108 <__sinit>
 80011a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80011aa:	07db      	lsls	r3, r3, #31
 80011ac:	d405      	bmi.n	80011ba <_puts_r+0x22>
 80011ae:	89a3      	ldrh	r3, [r4, #12]
 80011b0:	0598      	lsls	r0, r3, #22
 80011b2:	d402      	bmi.n	80011ba <_puts_r+0x22>
 80011b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80011b6:	f000 f998 	bl	80014ea <__retarget_lock_acquire_recursive>
 80011ba:	89a3      	ldrh	r3, [r4, #12]
 80011bc:	0719      	lsls	r1, r3, #28
 80011be:	d502      	bpl.n	80011c6 <_puts_r+0x2e>
 80011c0:	6923      	ldr	r3, [r4, #16]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d135      	bne.n	8001232 <_puts_r+0x9a>
 80011c6:	4621      	mov	r1, r4
 80011c8:	4628      	mov	r0, r5
 80011ca:	f000 f8c5 	bl	8001358 <__swsetup_r>
 80011ce:	b380      	cbz	r0, 8001232 <_puts_r+0x9a>
 80011d0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80011d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80011d6:	07da      	lsls	r2, r3, #31
 80011d8:	d405      	bmi.n	80011e6 <_puts_r+0x4e>
 80011da:	89a3      	ldrh	r3, [r4, #12]
 80011dc:	059b      	lsls	r3, r3, #22
 80011de:	d402      	bmi.n	80011e6 <_puts_r+0x4e>
 80011e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80011e2:	f000 f983 	bl	80014ec <__retarget_lock_release_recursive>
 80011e6:	4628      	mov	r0, r5
 80011e8:	bd70      	pop	{r4, r5, r6, pc}
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	da04      	bge.n	80011f8 <_puts_r+0x60>
 80011ee:	69a2      	ldr	r2, [r4, #24]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	dc17      	bgt.n	8001224 <_puts_r+0x8c>
 80011f4:	290a      	cmp	r1, #10
 80011f6:	d015      	beq.n	8001224 <_puts_r+0x8c>
 80011f8:	6823      	ldr	r3, [r4, #0]
 80011fa:	1c5a      	adds	r2, r3, #1
 80011fc:	6022      	str	r2, [r4, #0]
 80011fe:	7019      	strb	r1, [r3, #0]
 8001200:	68a3      	ldr	r3, [r4, #8]
 8001202:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001206:	3b01      	subs	r3, #1
 8001208:	60a3      	str	r3, [r4, #8]
 800120a:	2900      	cmp	r1, #0
 800120c:	d1ed      	bne.n	80011ea <_puts_r+0x52>
 800120e:	2b00      	cmp	r3, #0
 8001210:	da11      	bge.n	8001236 <_puts_r+0x9e>
 8001212:	4622      	mov	r2, r4
 8001214:	210a      	movs	r1, #10
 8001216:	4628      	mov	r0, r5
 8001218:	f000 f85f 	bl	80012da <__swbuf_r>
 800121c:	3001      	adds	r0, #1
 800121e:	d0d7      	beq.n	80011d0 <_puts_r+0x38>
 8001220:	250a      	movs	r5, #10
 8001222:	e7d7      	b.n	80011d4 <_puts_r+0x3c>
 8001224:	4622      	mov	r2, r4
 8001226:	4628      	mov	r0, r5
 8001228:	f000 f857 	bl	80012da <__swbuf_r>
 800122c:	3001      	adds	r0, #1
 800122e:	d1e7      	bne.n	8001200 <_puts_r+0x68>
 8001230:	e7ce      	b.n	80011d0 <_puts_r+0x38>
 8001232:	3e01      	subs	r6, #1
 8001234:	e7e4      	b.n	8001200 <_puts_r+0x68>
 8001236:	6823      	ldr	r3, [r4, #0]
 8001238:	1c5a      	adds	r2, r3, #1
 800123a:	6022      	str	r2, [r4, #0]
 800123c:	220a      	movs	r2, #10
 800123e:	701a      	strb	r2, [r3, #0]
 8001240:	e7ee      	b.n	8001220 <_puts_r+0x88>
	...

08001244 <puts>:
 8001244:	4b02      	ldr	r3, [pc, #8]	@ (8001250 <puts+0xc>)
 8001246:	4601      	mov	r1, r0
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	f7ff bfa5 	b.w	8001198 <_puts_r>
 800124e:	bf00      	nop
 8001250:	2000000c 	.word	0x2000000c

08001254 <__sread>:
 8001254:	b510      	push	{r4, lr}
 8001256:	460c      	mov	r4, r1
 8001258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800125c:	f000 f8fc 	bl	8001458 <_read_r>
 8001260:	2800      	cmp	r0, #0
 8001262:	bfab      	itete	ge
 8001264:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001266:	89a3      	ldrhlt	r3, [r4, #12]
 8001268:	181b      	addge	r3, r3, r0
 800126a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800126e:	bfac      	ite	ge
 8001270:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001272:	81a3      	strhlt	r3, [r4, #12]
 8001274:	bd10      	pop	{r4, pc}

08001276 <__swrite>:
 8001276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800127a:	461f      	mov	r7, r3
 800127c:	898b      	ldrh	r3, [r1, #12]
 800127e:	4605      	mov	r5, r0
 8001280:	460c      	mov	r4, r1
 8001282:	05db      	lsls	r3, r3, #23
 8001284:	4616      	mov	r6, r2
 8001286:	d505      	bpl.n	8001294 <__swrite+0x1e>
 8001288:	2302      	movs	r3, #2
 800128a:	2200      	movs	r2, #0
 800128c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001290:	f000 f8d0 	bl	8001434 <_lseek_r>
 8001294:	89a3      	ldrh	r3, [r4, #12]
 8001296:	4632      	mov	r2, r6
 8001298:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800129c:	4628      	mov	r0, r5
 800129e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012a2:	81a3      	strh	r3, [r4, #12]
 80012a4:	463b      	mov	r3, r7
 80012a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80012aa:	f000 b8e7 	b.w	800147c <_write_r>

080012ae <__sseek>:
 80012ae:	b510      	push	{r4, lr}
 80012b0:	460c      	mov	r4, r1
 80012b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80012b6:	f000 f8bd 	bl	8001434 <_lseek_r>
 80012ba:	1c43      	adds	r3, r0, #1
 80012bc:	89a3      	ldrh	r3, [r4, #12]
 80012be:	bf15      	itete	ne
 80012c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80012c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80012c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80012ca:	81a3      	strheq	r3, [r4, #12]
 80012cc:	bf18      	it	ne
 80012ce:	81a3      	strhne	r3, [r4, #12]
 80012d0:	bd10      	pop	{r4, pc}

080012d2 <__sclose>:
 80012d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80012d6:	f000 b89d 	b.w	8001414 <_close_r>

080012da <__swbuf_r>:
 80012da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012dc:	460e      	mov	r6, r1
 80012de:	4614      	mov	r4, r2
 80012e0:	4605      	mov	r5, r0
 80012e2:	b118      	cbz	r0, 80012ec <__swbuf_r+0x12>
 80012e4:	6a03      	ldr	r3, [r0, #32]
 80012e6:	b90b      	cbnz	r3, 80012ec <__swbuf_r+0x12>
 80012e8:	f7ff ff0e 	bl	8001108 <__sinit>
 80012ec:	69a3      	ldr	r3, [r4, #24]
 80012ee:	60a3      	str	r3, [r4, #8]
 80012f0:	89a3      	ldrh	r3, [r4, #12]
 80012f2:	071a      	lsls	r2, r3, #28
 80012f4:	d501      	bpl.n	80012fa <__swbuf_r+0x20>
 80012f6:	6923      	ldr	r3, [r4, #16]
 80012f8:	b943      	cbnz	r3, 800130c <__swbuf_r+0x32>
 80012fa:	4621      	mov	r1, r4
 80012fc:	4628      	mov	r0, r5
 80012fe:	f000 f82b 	bl	8001358 <__swsetup_r>
 8001302:	b118      	cbz	r0, 800130c <__swbuf_r+0x32>
 8001304:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001308:	4638      	mov	r0, r7
 800130a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800130c:	6823      	ldr	r3, [r4, #0]
 800130e:	b2f6      	uxtb	r6, r6
 8001310:	6922      	ldr	r2, [r4, #16]
 8001312:	4637      	mov	r7, r6
 8001314:	1a98      	subs	r0, r3, r2
 8001316:	6963      	ldr	r3, [r4, #20]
 8001318:	4283      	cmp	r3, r0
 800131a:	dc05      	bgt.n	8001328 <__swbuf_r+0x4e>
 800131c:	4621      	mov	r1, r4
 800131e:	4628      	mov	r0, r5
 8001320:	f000 fd36 	bl	8001d90 <_fflush_r>
 8001324:	2800      	cmp	r0, #0
 8001326:	d1ed      	bne.n	8001304 <__swbuf_r+0x2a>
 8001328:	68a3      	ldr	r3, [r4, #8]
 800132a:	3b01      	subs	r3, #1
 800132c:	60a3      	str	r3, [r4, #8]
 800132e:	6823      	ldr	r3, [r4, #0]
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	6022      	str	r2, [r4, #0]
 8001334:	701e      	strb	r6, [r3, #0]
 8001336:	1c43      	adds	r3, r0, #1
 8001338:	6962      	ldr	r2, [r4, #20]
 800133a:	429a      	cmp	r2, r3
 800133c:	d004      	beq.n	8001348 <__swbuf_r+0x6e>
 800133e:	89a3      	ldrh	r3, [r4, #12]
 8001340:	07db      	lsls	r3, r3, #31
 8001342:	d5e1      	bpl.n	8001308 <__swbuf_r+0x2e>
 8001344:	2e0a      	cmp	r6, #10
 8001346:	d1df      	bne.n	8001308 <__swbuf_r+0x2e>
 8001348:	4621      	mov	r1, r4
 800134a:	4628      	mov	r0, r5
 800134c:	f000 fd20 	bl	8001d90 <_fflush_r>
 8001350:	2800      	cmp	r0, #0
 8001352:	d0d9      	beq.n	8001308 <__swbuf_r+0x2e>
 8001354:	e7d6      	b.n	8001304 <__swbuf_r+0x2a>
	...

08001358 <__swsetup_r>:
 8001358:	b538      	push	{r3, r4, r5, lr}
 800135a:	4b29      	ldr	r3, [pc, #164]	@ (8001400 <__swsetup_r+0xa8>)
 800135c:	4605      	mov	r5, r0
 800135e:	460c      	mov	r4, r1
 8001360:	6818      	ldr	r0, [r3, #0]
 8001362:	b118      	cbz	r0, 800136c <__swsetup_r+0x14>
 8001364:	6a03      	ldr	r3, [r0, #32]
 8001366:	b90b      	cbnz	r3, 800136c <__swsetup_r+0x14>
 8001368:	f7ff fece 	bl	8001108 <__sinit>
 800136c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001370:	0719      	lsls	r1, r3, #28
 8001372:	d422      	bmi.n	80013ba <__swsetup_r+0x62>
 8001374:	06da      	lsls	r2, r3, #27
 8001376:	d407      	bmi.n	8001388 <__swsetup_r+0x30>
 8001378:	2209      	movs	r2, #9
 800137a:	602a      	str	r2, [r5, #0]
 800137c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001380:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001384:	81a3      	strh	r3, [r4, #12]
 8001386:	e033      	b.n	80013f0 <__swsetup_r+0x98>
 8001388:	0758      	lsls	r0, r3, #29
 800138a:	d512      	bpl.n	80013b2 <__swsetup_r+0x5a>
 800138c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800138e:	b141      	cbz	r1, 80013a2 <__swsetup_r+0x4a>
 8001390:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001394:	4299      	cmp	r1, r3
 8001396:	d002      	beq.n	800139e <__swsetup_r+0x46>
 8001398:	4628      	mov	r0, r5
 800139a:	f000 f8a9 	bl	80014f0 <_free_r>
 800139e:	2300      	movs	r3, #0
 80013a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80013a2:	89a3      	ldrh	r3, [r4, #12]
 80013a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80013a8:	81a3      	strh	r3, [r4, #12]
 80013aa:	2300      	movs	r3, #0
 80013ac:	6063      	str	r3, [r4, #4]
 80013ae:	6923      	ldr	r3, [r4, #16]
 80013b0:	6023      	str	r3, [r4, #0]
 80013b2:	89a3      	ldrh	r3, [r4, #12]
 80013b4:	f043 0308 	orr.w	r3, r3, #8
 80013b8:	81a3      	strh	r3, [r4, #12]
 80013ba:	6923      	ldr	r3, [r4, #16]
 80013bc:	b94b      	cbnz	r3, 80013d2 <__swsetup_r+0x7a>
 80013be:	89a3      	ldrh	r3, [r4, #12]
 80013c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80013c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013c8:	d003      	beq.n	80013d2 <__swsetup_r+0x7a>
 80013ca:	4621      	mov	r1, r4
 80013cc:	4628      	mov	r0, r5
 80013ce:	f000 fd2c 	bl	8001e2a <__smakebuf_r>
 80013d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80013d6:	f013 0201 	ands.w	r2, r3, #1
 80013da:	d00a      	beq.n	80013f2 <__swsetup_r+0x9a>
 80013dc:	2200      	movs	r2, #0
 80013de:	60a2      	str	r2, [r4, #8]
 80013e0:	6962      	ldr	r2, [r4, #20]
 80013e2:	4252      	negs	r2, r2
 80013e4:	61a2      	str	r2, [r4, #24]
 80013e6:	6922      	ldr	r2, [r4, #16]
 80013e8:	b942      	cbnz	r2, 80013fc <__swsetup_r+0xa4>
 80013ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80013ee:	d1c5      	bne.n	800137c <__swsetup_r+0x24>
 80013f0:	bd38      	pop	{r3, r4, r5, pc}
 80013f2:	0799      	lsls	r1, r3, #30
 80013f4:	bf58      	it	pl
 80013f6:	6962      	ldrpl	r2, [r4, #20]
 80013f8:	60a2      	str	r2, [r4, #8]
 80013fa:	e7f4      	b.n	80013e6 <__swsetup_r+0x8e>
 80013fc:	2000      	movs	r0, #0
 80013fe:	e7f7      	b.n	80013f0 <__swsetup_r+0x98>
 8001400:	2000000c 	.word	0x2000000c

08001404 <memset>:
 8001404:	4402      	add	r2, r0
 8001406:	4603      	mov	r3, r0
 8001408:	4293      	cmp	r3, r2
 800140a:	d100      	bne.n	800140e <memset+0xa>
 800140c:	4770      	bx	lr
 800140e:	f803 1b01 	strb.w	r1, [r3], #1
 8001412:	e7f9      	b.n	8001408 <memset+0x4>

08001414 <_close_r>:
 8001414:	b538      	push	{r3, r4, r5, lr}
 8001416:	2300      	movs	r3, #0
 8001418:	4d05      	ldr	r5, [pc, #20]	@ (8001430 <_close_r+0x1c>)
 800141a:	4604      	mov	r4, r0
 800141c:	4608      	mov	r0, r1
 800141e:	602b      	str	r3, [r5, #0]
 8001420:	f000 fd80 	bl	8001f24 <_close>
 8001424:	1c43      	adds	r3, r0, #1
 8001426:	d102      	bne.n	800142e <_close_r+0x1a>
 8001428:	682b      	ldr	r3, [r5, #0]
 800142a:	b103      	cbz	r3, 800142e <_close_r+0x1a>
 800142c:	6023      	str	r3, [r4, #0]
 800142e:	bd38      	pop	{r3, r4, r5, pc}
 8001430:	200001bc 	.word	0x200001bc

08001434 <_lseek_r>:
 8001434:	b538      	push	{r3, r4, r5, lr}
 8001436:	4604      	mov	r4, r0
 8001438:	4d06      	ldr	r5, [pc, #24]	@ (8001454 <_lseek_r+0x20>)
 800143a:	4608      	mov	r0, r1
 800143c:	4611      	mov	r1, r2
 800143e:	2200      	movs	r2, #0
 8001440:	602a      	str	r2, [r5, #0]
 8001442:	461a      	mov	r2, r3
 8001444:	f000 fd86 	bl	8001f54 <_lseek>
 8001448:	1c43      	adds	r3, r0, #1
 800144a:	d102      	bne.n	8001452 <_lseek_r+0x1e>
 800144c:	682b      	ldr	r3, [r5, #0]
 800144e:	b103      	cbz	r3, 8001452 <_lseek_r+0x1e>
 8001450:	6023      	str	r3, [r4, #0]
 8001452:	bd38      	pop	{r3, r4, r5, pc}
 8001454:	200001bc 	.word	0x200001bc

08001458 <_read_r>:
 8001458:	b538      	push	{r3, r4, r5, lr}
 800145a:	4604      	mov	r4, r0
 800145c:	4d06      	ldr	r5, [pc, #24]	@ (8001478 <_read_r+0x20>)
 800145e:	4608      	mov	r0, r1
 8001460:	4611      	mov	r1, r2
 8001462:	2200      	movs	r2, #0
 8001464:	602a      	str	r2, [r5, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	f000 fd7c 	bl	8001f64 <_read>
 800146c:	1c43      	adds	r3, r0, #1
 800146e:	d102      	bne.n	8001476 <_read_r+0x1e>
 8001470:	682b      	ldr	r3, [r5, #0]
 8001472:	b103      	cbz	r3, 8001476 <_read_r+0x1e>
 8001474:	6023      	str	r3, [r4, #0]
 8001476:	bd38      	pop	{r3, r4, r5, pc}
 8001478:	200001bc 	.word	0x200001bc

0800147c <_write_r>:
 800147c:	b538      	push	{r3, r4, r5, lr}
 800147e:	4604      	mov	r4, r0
 8001480:	4d06      	ldr	r5, [pc, #24]	@ (800149c <_write_r+0x20>)
 8001482:	4608      	mov	r0, r1
 8001484:	4611      	mov	r1, r2
 8001486:	2200      	movs	r2, #0
 8001488:	602a      	str	r2, [r5, #0]
 800148a:	461a      	mov	r2, r3
 800148c:	f7ff fc8d 	bl	8000daa <_write>
 8001490:	1c43      	adds	r3, r0, #1
 8001492:	d102      	bne.n	800149a <_write_r+0x1e>
 8001494:	682b      	ldr	r3, [r5, #0]
 8001496:	b103      	cbz	r3, 800149a <_write_r+0x1e>
 8001498:	6023      	str	r3, [r4, #0]
 800149a:	bd38      	pop	{r3, r4, r5, pc}
 800149c:	200001bc 	.word	0x200001bc

080014a0 <__libc_init_array>:
 80014a0:	b570      	push	{r4, r5, r6, lr}
 80014a2:	4d0d      	ldr	r5, [pc, #52]	@ (80014d8 <__libc_init_array+0x38>)
 80014a4:	2600      	movs	r6, #0
 80014a6:	4c0d      	ldr	r4, [pc, #52]	@ (80014dc <__libc_init_array+0x3c>)
 80014a8:	1b64      	subs	r4, r4, r5
 80014aa:	10a4      	asrs	r4, r4, #2
 80014ac:	42a6      	cmp	r6, r4
 80014ae:	d109      	bne.n	80014c4 <__libc_init_array+0x24>
 80014b0:	4d0b      	ldr	r5, [pc, #44]	@ (80014e0 <__libc_init_array+0x40>)
 80014b2:	2600      	movs	r6, #0
 80014b4:	4c0b      	ldr	r4, [pc, #44]	@ (80014e4 <__libc_init_array+0x44>)
 80014b6:	f000 fd6b 	bl	8001f90 <_init>
 80014ba:	1b64      	subs	r4, r4, r5
 80014bc:	10a4      	asrs	r4, r4, #2
 80014be:	42a6      	cmp	r6, r4
 80014c0:	d105      	bne.n	80014ce <__libc_init_array+0x2e>
 80014c2:	bd70      	pop	{r4, r5, r6, pc}
 80014c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80014c8:	3601      	adds	r6, #1
 80014ca:	4798      	blx	r3
 80014cc:	e7ee      	b.n	80014ac <__libc_init_array+0xc>
 80014ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80014d2:	3601      	adds	r6, #1
 80014d4:	4798      	blx	r3
 80014d6:	e7f2      	b.n	80014be <__libc_init_array+0x1e>
 80014d8:	08002084 	.word	0x08002084
 80014dc:	08002084 	.word	0x08002084
 80014e0:	08002084 	.word	0x08002084
 80014e4:	08002088 	.word	0x08002088

080014e8 <__retarget_lock_init_recursive>:
 80014e8:	4770      	bx	lr

080014ea <__retarget_lock_acquire_recursive>:
 80014ea:	4770      	bx	lr

080014ec <__retarget_lock_release_recursive>:
 80014ec:	4770      	bx	lr
	...

080014f0 <_free_r>:
 80014f0:	b538      	push	{r3, r4, r5, lr}
 80014f2:	4605      	mov	r5, r0
 80014f4:	2900      	cmp	r1, #0
 80014f6:	d041      	beq.n	800157c <_free_r+0x8c>
 80014f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80014fc:	1f0c      	subs	r4, r1, #4
 80014fe:	2b00      	cmp	r3, #0
 8001500:	bfb8      	it	lt
 8001502:	18e4      	addlt	r4, r4, r3
 8001504:	f000 f8e0 	bl	80016c8 <__malloc_lock>
 8001508:	4a1d      	ldr	r2, [pc, #116]	@ (8001580 <_free_r+0x90>)
 800150a:	6813      	ldr	r3, [r2, #0]
 800150c:	b933      	cbnz	r3, 800151c <_free_r+0x2c>
 800150e:	6063      	str	r3, [r4, #4]
 8001510:	6014      	str	r4, [r2, #0]
 8001512:	4628      	mov	r0, r5
 8001514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001518:	f000 b8dc 	b.w	80016d4 <__malloc_unlock>
 800151c:	42a3      	cmp	r3, r4
 800151e:	d908      	bls.n	8001532 <_free_r+0x42>
 8001520:	6820      	ldr	r0, [r4, #0]
 8001522:	1821      	adds	r1, r4, r0
 8001524:	428b      	cmp	r3, r1
 8001526:	bf01      	itttt	eq
 8001528:	6819      	ldreq	r1, [r3, #0]
 800152a:	685b      	ldreq	r3, [r3, #4]
 800152c:	1809      	addeq	r1, r1, r0
 800152e:	6021      	streq	r1, [r4, #0]
 8001530:	e7ed      	b.n	800150e <_free_r+0x1e>
 8001532:	461a      	mov	r2, r3
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	b10b      	cbz	r3, 800153c <_free_r+0x4c>
 8001538:	42a3      	cmp	r3, r4
 800153a:	d9fa      	bls.n	8001532 <_free_r+0x42>
 800153c:	6811      	ldr	r1, [r2, #0]
 800153e:	1850      	adds	r0, r2, r1
 8001540:	42a0      	cmp	r0, r4
 8001542:	d10b      	bne.n	800155c <_free_r+0x6c>
 8001544:	6820      	ldr	r0, [r4, #0]
 8001546:	4401      	add	r1, r0
 8001548:	1850      	adds	r0, r2, r1
 800154a:	6011      	str	r1, [r2, #0]
 800154c:	4283      	cmp	r3, r0
 800154e:	d1e0      	bne.n	8001512 <_free_r+0x22>
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	4408      	add	r0, r1
 8001556:	6053      	str	r3, [r2, #4]
 8001558:	6010      	str	r0, [r2, #0]
 800155a:	e7da      	b.n	8001512 <_free_r+0x22>
 800155c:	d902      	bls.n	8001564 <_free_r+0x74>
 800155e:	230c      	movs	r3, #12
 8001560:	602b      	str	r3, [r5, #0]
 8001562:	e7d6      	b.n	8001512 <_free_r+0x22>
 8001564:	6820      	ldr	r0, [r4, #0]
 8001566:	1821      	adds	r1, r4, r0
 8001568:	428b      	cmp	r3, r1
 800156a:	bf02      	ittt	eq
 800156c:	6819      	ldreq	r1, [r3, #0]
 800156e:	685b      	ldreq	r3, [r3, #4]
 8001570:	1809      	addeq	r1, r1, r0
 8001572:	6063      	str	r3, [r4, #4]
 8001574:	bf08      	it	eq
 8001576:	6021      	streq	r1, [r4, #0]
 8001578:	6054      	str	r4, [r2, #4]
 800157a:	e7ca      	b.n	8001512 <_free_r+0x22>
 800157c:	bd38      	pop	{r3, r4, r5, pc}
 800157e:	bf00      	nop
 8001580:	200001c8 	.word	0x200001c8

08001584 <sbrk_aligned>:
 8001584:	b570      	push	{r4, r5, r6, lr}
 8001586:	4e0f      	ldr	r6, [pc, #60]	@ (80015c4 <sbrk_aligned+0x40>)
 8001588:	460c      	mov	r4, r1
 800158a:	4605      	mov	r5, r0
 800158c:	6831      	ldr	r1, [r6, #0]
 800158e:	b911      	cbnz	r1, 8001596 <sbrk_aligned+0x12>
 8001590:	f000 fcaa 	bl	8001ee8 <_sbrk_r>
 8001594:	6030      	str	r0, [r6, #0]
 8001596:	4621      	mov	r1, r4
 8001598:	4628      	mov	r0, r5
 800159a:	f000 fca5 	bl	8001ee8 <_sbrk_r>
 800159e:	1c43      	adds	r3, r0, #1
 80015a0:	d103      	bne.n	80015aa <sbrk_aligned+0x26>
 80015a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80015a6:	4620      	mov	r0, r4
 80015a8:	bd70      	pop	{r4, r5, r6, pc}
 80015aa:	1cc4      	adds	r4, r0, #3
 80015ac:	f024 0403 	bic.w	r4, r4, #3
 80015b0:	42a0      	cmp	r0, r4
 80015b2:	d0f8      	beq.n	80015a6 <sbrk_aligned+0x22>
 80015b4:	1a21      	subs	r1, r4, r0
 80015b6:	4628      	mov	r0, r5
 80015b8:	f000 fc96 	bl	8001ee8 <_sbrk_r>
 80015bc:	3001      	adds	r0, #1
 80015be:	d1f2      	bne.n	80015a6 <sbrk_aligned+0x22>
 80015c0:	e7ef      	b.n	80015a2 <sbrk_aligned+0x1e>
 80015c2:	bf00      	nop
 80015c4:	200001c4 	.word	0x200001c4

080015c8 <_malloc_r>:
 80015c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80015cc:	1ccd      	adds	r5, r1, #3
 80015ce:	4606      	mov	r6, r0
 80015d0:	f025 0503 	bic.w	r5, r5, #3
 80015d4:	3508      	adds	r5, #8
 80015d6:	2d0c      	cmp	r5, #12
 80015d8:	bf38      	it	cc
 80015da:	250c      	movcc	r5, #12
 80015dc:	2d00      	cmp	r5, #0
 80015de:	db01      	blt.n	80015e4 <_malloc_r+0x1c>
 80015e0:	42a9      	cmp	r1, r5
 80015e2:	d904      	bls.n	80015ee <_malloc_r+0x26>
 80015e4:	230c      	movs	r3, #12
 80015e6:	6033      	str	r3, [r6, #0]
 80015e8:	2000      	movs	r0, #0
 80015ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80015ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80016c4 <_malloc_r+0xfc>
 80015f2:	f000 f869 	bl	80016c8 <__malloc_lock>
 80015f6:	f8d8 3000 	ldr.w	r3, [r8]
 80015fa:	461c      	mov	r4, r3
 80015fc:	bb44      	cbnz	r4, 8001650 <_malloc_r+0x88>
 80015fe:	4629      	mov	r1, r5
 8001600:	4630      	mov	r0, r6
 8001602:	f7ff ffbf 	bl	8001584 <sbrk_aligned>
 8001606:	1c43      	adds	r3, r0, #1
 8001608:	4604      	mov	r4, r0
 800160a:	d158      	bne.n	80016be <_malloc_r+0xf6>
 800160c:	f8d8 4000 	ldr.w	r4, [r8]
 8001610:	4627      	mov	r7, r4
 8001612:	2f00      	cmp	r7, #0
 8001614:	d143      	bne.n	800169e <_malloc_r+0xd6>
 8001616:	2c00      	cmp	r4, #0
 8001618:	d04b      	beq.n	80016b2 <_malloc_r+0xea>
 800161a:	6823      	ldr	r3, [r4, #0]
 800161c:	4639      	mov	r1, r7
 800161e:	4630      	mov	r0, r6
 8001620:	eb04 0903 	add.w	r9, r4, r3
 8001624:	f000 fc60 	bl	8001ee8 <_sbrk_r>
 8001628:	4581      	cmp	r9, r0
 800162a:	d142      	bne.n	80016b2 <_malloc_r+0xea>
 800162c:	6821      	ldr	r1, [r4, #0]
 800162e:	4630      	mov	r0, r6
 8001630:	1a6d      	subs	r5, r5, r1
 8001632:	4629      	mov	r1, r5
 8001634:	f7ff ffa6 	bl	8001584 <sbrk_aligned>
 8001638:	3001      	adds	r0, #1
 800163a:	d03a      	beq.n	80016b2 <_malloc_r+0xea>
 800163c:	6823      	ldr	r3, [r4, #0]
 800163e:	442b      	add	r3, r5
 8001640:	6023      	str	r3, [r4, #0]
 8001642:	f8d8 3000 	ldr.w	r3, [r8]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	bb62      	cbnz	r2, 80016a4 <_malloc_r+0xdc>
 800164a:	f8c8 7000 	str.w	r7, [r8]
 800164e:	e00f      	b.n	8001670 <_malloc_r+0xa8>
 8001650:	6822      	ldr	r2, [r4, #0]
 8001652:	1b52      	subs	r2, r2, r5
 8001654:	d420      	bmi.n	8001698 <_malloc_r+0xd0>
 8001656:	2a0b      	cmp	r2, #11
 8001658:	d917      	bls.n	800168a <_malloc_r+0xc2>
 800165a:	1961      	adds	r1, r4, r5
 800165c:	42a3      	cmp	r3, r4
 800165e:	6025      	str	r5, [r4, #0]
 8001660:	bf18      	it	ne
 8001662:	6059      	strne	r1, [r3, #4]
 8001664:	6863      	ldr	r3, [r4, #4]
 8001666:	bf08      	it	eq
 8001668:	f8c8 1000 	streq.w	r1, [r8]
 800166c:	5162      	str	r2, [r4, r5]
 800166e:	604b      	str	r3, [r1, #4]
 8001670:	4630      	mov	r0, r6
 8001672:	f000 f82f 	bl	80016d4 <__malloc_unlock>
 8001676:	f104 000b 	add.w	r0, r4, #11
 800167a:	1d23      	adds	r3, r4, #4
 800167c:	f020 0007 	bic.w	r0, r0, #7
 8001680:	1ac2      	subs	r2, r0, r3
 8001682:	bf1c      	itt	ne
 8001684:	1a1b      	subne	r3, r3, r0
 8001686:	50a3      	strne	r3, [r4, r2]
 8001688:	e7af      	b.n	80015ea <_malloc_r+0x22>
 800168a:	6862      	ldr	r2, [r4, #4]
 800168c:	42a3      	cmp	r3, r4
 800168e:	bf0c      	ite	eq
 8001690:	f8c8 2000 	streq.w	r2, [r8]
 8001694:	605a      	strne	r2, [r3, #4]
 8001696:	e7eb      	b.n	8001670 <_malloc_r+0xa8>
 8001698:	4623      	mov	r3, r4
 800169a:	6864      	ldr	r4, [r4, #4]
 800169c:	e7ae      	b.n	80015fc <_malloc_r+0x34>
 800169e:	463c      	mov	r4, r7
 80016a0:	687f      	ldr	r7, [r7, #4]
 80016a2:	e7b6      	b.n	8001612 <_malloc_r+0x4a>
 80016a4:	461a      	mov	r2, r3
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	42a3      	cmp	r3, r4
 80016aa:	d1fb      	bne.n	80016a4 <_malloc_r+0xdc>
 80016ac:	2300      	movs	r3, #0
 80016ae:	6053      	str	r3, [r2, #4]
 80016b0:	e7de      	b.n	8001670 <_malloc_r+0xa8>
 80016b2:	230c      	movs	r3, #12
 80016b4:	4630      	mov	r0, r6
 80016b6:	6033      	str	r3, [r6, #0]
 80016b8:	f000 f80c 	bl	80016d4 <__malloc_unlock>
 80016bc:	e794      	b.n	80015e8 <_malloc_r+0x20>
 80016be:	6005      	str	r5, [r0, #0]
 80016c0:	e7d6      	b.n	8001670 <_malloc_r+0xa8>
 80016c2:	bf00      	nop
 80016c4:	200001c8 	.word	0x200001c8

080016c8 <__malloc_lock>:
 80016c8:	4801      	ldr	r0, [pc, #4]	@ (80016d0 <__malloc_lock+0x8>)
 80016ca:	f7ff bf0e 	b.w	80014ea <__retarget_lock_acquire_recursive>
 80016ce:	bf00      	nop
 80016d0:	200001c0 	.word	0x200001c0

080016d4 <__malloc_unlock>:
 80016d4:	4801      	ldr	r0, [pc, #4]	@ (80016dc <__malloc_unlock+0x8>)
 80016d6:	f7ff bf09 	b.w	80014ec <__retarget_lock_release_recursive>
 80016da:	bf00      	nop
 80016dc:	200001c0 	.word	0x200001c0

080016e0 <__sfputc_r>:
 80016e0:	6893      	ldr	r3, [r2, #8]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	6093      	str	r3, [r2, #8]
 80016e8:	b410      	push	{r4}
 80016ea:	da08      	bge.n	80016fe <__sfputc_r+0x1e>
 80016ec:	6994      	ldr	r4, [r2, #24]
 80016ee:	42a3      	cmp	r3, r4
 80016f0:	db01      	blt.n	80016f6 <__sfputc_r+0x16>
 80016f2:	290a      	cmp	r1, #10
 80016f4:	d103      	bne.n	80016fe <__sfputc_r+0x1e>
 80016f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016fa:	f7ff bdee 	b.w	80012da <__swbuf_r>
 80016fe:	6813      	ldr	r3, [r2, #0]
 8001700:	1c58      	adds	r0, r3, #1
 8001702:	6010      	str	r0, [r2, #0]
 8001704:	4608      	mov	r0, r1
 8001706:	7019      	strb	r1, [r3, #0]
 8001708:	f85d 4b04 	ldr.w	r4, [sp], #4
 800170c:	4770      	bx	lr

0800170e <__sfputs_r>:
 800170e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001710:	4606      	mov	r6, r0
 8001712:	460f      	mov	r7, r1
 8001714:	4614      	mov	r4, r2
 8001716:	18d5      	adds	r5, r2, r3
 8001718:	42ac      	cmp	r4, r5
 800171a:	d101      	bne.n	8001720 <__sfputs_r+0x12>
 800171c:	2000      	movs	r0, #0
 800171e:	e007      	b.n	8001730 <__sfputs_r+0x22>
 8001720:	463a      	mov	r2, r7
 8001722:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001726:	4630      	mov	r0, r6
 8001728:	f7ff ffda 	bl	80016e0 <__sfputc_r>
 800172c:	1c43      	adds	r3, r0, #1
 800172e:	d1f3      	bne.n	8001718 <__sfputs_r+0xa>
 8001730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001734 <_vfiprintf_r>:
 8001734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001738:	460d      	mov	r5, r1
 800173a:	b09d      	sub	sp, #116	@ 0x74
 800173c:	4614      	mov	r4, r2
 800173e:	4698      	mov	r8, r3
 8001740:	4606      	mov	r6, r0
 8001742:	b118      	cbz	r0, 800174c <_vfiprintf_r+0x18>
 8001744:	6a03      	ldr	r3, [r0, #32]
 8001746:	b90b      	cbnz	r3, 800174c <_vfiprintf_r+0x18>
 8001748:	f7ff fcde 	bl	8001108 <__sinit>
 800174c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800174e:	07d9      	lsls	r1, r3, #31
 8001750:	d405      	bmi.n	800175e <_vfiprintf_r+0x2a>
 8001752:	89ab      	ldrh	r3, [r5, #12]
 8001754:	059a      	lsls	r2, r3, #22
 8001756:	d402      	bmi.n	800175e <_vfiprintf_r+0x2a>
 8001758:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800175a:	f7ff fec6 	bl	80014ea <__retarget_lock_acquire_recursive>
 800175e:	89ab      	ldrh	r3, [r5, #12]
 8001760:	071b      	lsls	r3, r3, #28
 8001762:	d501      	bpl.n	8001768 <_vfiprintf_r+0x34>
 8001764:	692b      	ldr	r3, [r5, #16]
 8001766:	b99b      	cbnz	r3, 8001790 <_vfiprintf_r+0x5c>
 8001768:	4629      	mov	r1, r5
 800176a:	4630      	mov	r0, r6
 800176c:	f7ff fdf4 	bl	8001358 <__swsetup_r>
 8001770:	b170      	cbz	r0, 8001790 <_vfiprintf_r+0x5c>
 8001772:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001774:	07dc      	lsls	r4, r3, #31
 8001776:	d504      	bpl.n	8001782 <_vfiprintf_r+0x4e>
 8001778:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800177c:	b01d      	add	sp, #116	@ 0x74
 800177e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001782:	89ab      	ldrh	r3, [r5, #12]
 8001784:	0598      	lsls	r0, r3, #22
 8001786:	d4f7      	bmi.n	8001778 <_vfiprintf_r+0x44>
 8001788:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800178a:	f7ff feaf 	bl	80014ec <__retarget_lock_release_recursive>
 800178e:	e7f3      	b.n	8001778 <_vfiprintf_r+0x44>
 8001790:	2300      	movs	r3, #0
 8001792:	f8cd 800c 	str.w	r8, [sp, #12]
 8001796:	f04f 0901 	mov.w	r9, #1
 800179a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8001950 <_vfiprintf_r+0x21c>
 800179e:	9309      	str	r3, [sp, #36]	@ 0x24
 80017a0:	2320      	movs	r3, #32
 80017a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80017a6:	2330      	movs	r3, #48	@ 0x30
 80017a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80017ac:	4623      	mov	r3, r4
 80017ae:	469a      	mov	sl, r3
 80017b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80017b4:	b10a      	cbz	r2, 80017ba <_vfiprintf_r+0x86>
 80017b6:	2a25      	cmp	r2, #37	@ 0x25
 80017b8:	d1f9      	bne.n	80017ae <_vfiprintf_r+0x7a>
 80017ba:	ebba 0b04 	subs.w	fp, sl, r4
 80017be:	d00b      	beq.n	80017d8 <_vfiprintf_r+0xa4>
 80017c0:	465b      	mov	r3, fp
 80017c2:	4622      	mov	r2, r4
 80017c4:	4629      	mov	r1, r5
 80017c6:	4630      	mov	r0, r6
 80017c8:	f7ff ffa1 	bl	800170e <__sfputs_r>
 80017cc:	3001      	adds	r0, #1
 80017ce:	f000 80a7 	beq.w	8001920 <_vfiprintf_r+0x1ec>
 80017d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80017d4:	445a      	add	r2, fp
 80017d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80017d8:	f89a 3000 	ldrb.w	r3, [sl]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f000 809f 	beq.w	8001920 <_vfiprintf_r+0x1ec>
 80017e2:	2300      	movs	r3, #0
 80017e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017e8:	f10a 0a01 	add.w	sl, sl, #1
 80017ec:	9304      	str	r3, [sp, #16]
 80017ee:	9307      	str	r3, [sp, #28]
 80017f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80017f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80017f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80017fa:	4654      	mov	r4, sl
 80017fc:	2205      	movs	r2, #5
 80017fe:	4854      	ldr	r0, [pc, #336]	@ (8001950 <_vfiprintf_r+0x21c>)
 8001800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001804:	f000 fb80 	bl	8001f08 <memchr>
 8001808:	9a04      	ldr	r2, [sp, #16]
 800180a:	b9d8      	cbnz	r0, 8001844 <_vfiprintf_r+0x110>
 800180c:	06d1      	lsls	r1, r2, #27
 800180e:	bf44      	itt	mi
 8001810:	2320      	movmi	r3, #32
 8001812:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001816:	0713      	lsls	r3, r2, #28
 8001818:	bf44      	itt	mi
 800181a:	232b      	movmi	r3, #43	@ 0x2b
 800181c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001820:	f89a 3000 	ldrb.w	r3, [sl]
 8001824:	2b2a      	cmp	r3, #42	@ 0x2a
 8001826:	d015      	beq.n	8001854 <_vfiprintf_r+0x120>
 8001828:	9a07      	ldr	r2, [sp, #28]
 800182a:	4654      	mov	r4, sl
 800182c:	2000      	movs	r0, #0
 800182e:	f04f 0c0a 	mov.w	ip, #10
 8001832:	4621      	mov	r1, r4
 8001834:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001838:	3b30      	subs	r3, #48	@ 0x30
 800183a:	2b09      	cmp	r3, #9
 800183c:	d94b      	bls.n	80018d6 <_vfiprintf_r+0x1a2>
 800183e:	b1b0      	cbz	r0, 800186e <_vfiprintf_r+0x13a>
 8001840:	9207      	str	r2, [sp, #28]
 8001842:	e014      	b.n	800186e <_vfiprintf_r+0x13a>
 8001844:	eba0 0308 	sub.w	r3, r0, r8
 8001848:	46a2      	mov	sl, r4
 800184a:	fa09 f303 	lsl.w	r3, r9, r3
 800184e:	4313      	orrs	r3, r2
 8001850:	9304      	str	r3, [sp, #16]
 8001852:	e7d2      	b.n	80017fa <_vfiprintf_r+0xc6>
 8001854:	9b03      	ldr	r3, [sp, #12]
 8001856:	1d19      	adds	r1, r3, #4
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	9103      	str	r1, [sp, #12]
 800185e:	bfbb      	ittet	lt
 8001860:	425b      	neglt	r3, r3
 8001862:	f042 0202 	orrlt.w	r2, r2, #2
 8001866:	9307      	strge	r3, [sp, #28]
 8001868:	9307      	strlt	r3, [sp, #28]
 800186a:	bfb8      	it	lt
 800186c:	9204      	strlt	r2, [sp, #16]
 800186e:	7823      	ldrb	r3, [r4, #0]
 8001870:	2b2e      	cmp	r3, #46	@ 0x2e
 8001872:	d10a      	bne.n	800188a <_vfiprintf_r+0x156>
 8001874:	7863      	ldrb	r3, [r4, #1]
 8001876:	2b2a      	cmp	r3, #42	@ 0x2a
 8001878:	d132      	bne.n	80018e0 <_vfiprintf_r+0x1ac>
 800187a:	9b03      	ldr	r3, [sp, #12]
 800187c:	3402      	adds	r4, #2
 800187e:	1d1a      	adds	r2, r3, #4
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001886:	9203      	str	r2, [sp, #12]
 8001888:	9305      	str	r3, [sp, #20]
 800188a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001960 <_vfiprintf_r+0x22c>
 800188e:	2203      	movs	r2, #3
 8001890:	7821      	ldrb	r1, [r4, #0]
 8001892:	4650      	mov	r0, sl
 8001894:	f000 fb38 	bl	8001f08 <memchr>
 8001898:	b138      	cbz	r0, 80018aa <_vfiprintf_r+0x176>
 800189a:	eba0 000a 	sub.w	r0, r0, sl
 800189e:	2240      	movs	r2, #64	@ 0x40
 80018a0:	9b04      	ldr	r3, [sp, #16]
 80018a2:	3401      	adds	r4, #1
 80018a4:	4082      	lsls	r2, r0
 80018a6:	4313      	orrs	r3, r2
 80018a8:	9304      	str	r3, [sp, #16]
 80018aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018ae:	2206      	movs	r2, #6
 80018b0:	4828      	ldr	r0, [pc, #160]	@ (8001954 <_vfiprintf_r+0x220>)
 80018b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80018b6:	f000 fb27 	bl	8001f08 <memchr>
 80018ba:	2800      	cmp	r0, #0
 80018bc:	d03f      	beq.n	800193e <_vfiprintf_r+0x20a>
 80018be:	4b26      	ldr	r3, [pc, #152]	@ (8001958 <_vfiprintf_r+0x224>)
 80018c0:	bb1b      	cbnz	r3, 800190a <_vfiprintf_r+0x1d6>
 80018c2:	9b03      	ldr	r3, [sp, #12]
 80018c4:	3307      	adds	r3, #7
 80018c6:	f023 0307 	bic.w	r3, r3, #7
 80018ca:	3308      	adds	r3, #8
 80018cc:	9303      	str	r3, [sp, #12]
 80018ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80018d0:	443b      	add	r3, r7
 80018d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80018d4:	e76a      	b.n	80017ac <_vfiprintf_r+0x78>
 80018d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80018da:	460c      	mov	r4, r1
 80018dc:	2001      	movs	r0, #1
 80018de:	e7a8      	b.n	8001832 <_vfiprintf_r+0xfe>
 80018e0:	2300      	movs	r3, #0
 80018e2:	3401      	adds	r4, #1
 80018e4:	f04f 0c0a 	mov.w	ip, #10
 80018e8:	4619      	mov	r1, r3
 80018ea:	9305      	str	r3, [sp, #20]
 80018ec:	4620      	mov	r0, r4
 80018ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80018f2:	3a30      	subs	r2, #48	@ 0x30
 80018f4:	2a09      	cmp	r2, #9
 80018f6:	d903      	bls.n	8001900 <_vfiprintf_r+0x1cc>
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0c6      	beq.n	800188a <_vfiprintf_r+0x156>
 80018fc:	9105      	str	r1, [sp, #20]
 80018fe:	e7c4      	b.n	800188a <_vfiprintf_r+0x156>
 8001900:	fb0c 2101 	mla	r1, ip, r1, r2
 8001904:	4604      	mov	r4, r0
 8001906:	2301      	movs	r3, #1
 8001908:	e7f0      	b.n	80018ec <_vfiprintf_r+0x1b8>
 800190a:	ab03      	add	r3, sp, #12
 800190c:	462a      	mov	r2, r5
 800190e:	a904      	add	r1, sp, #16
 8001910:	4630      	mov	r0, r6
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <_vfiprintf_r+0x228>)
 8001916:	f3af 8000 	nop.w
 800191a:	4607      	mov	r7, r0
 800191c:	1c78      	adds	r0, r7, #1
 800191e:	d1d6      	bne.n	80018ce <_vfiprintf_r+0x19a>
 8001920:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001922:	07d9      	lsls	r1, r3, #31
 8001924:	d405      	bmi.n	8001932 <_vfiprintf_r+0x1fe>
 8001926:	89ab      	ldrh	r3, [r5, #12]
 8001928:	059a      	lsls	r2, r3, #22
 800192a:	d402      	bmi.n	8001932 <_vfiprintf_r+0x1fe>
 800192c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800192e:	f7ff fddd 	bl	80014ec <__retarget_lock_release_recursive>
 8001932:	89ab      	ldrh	r3, [r5, #12]
 8001934:	065b      	lsls	r3, r3, #25
 8001936:	f53f af1f 	bmi.w	8001778 <_vfiprintf_r+0x44>
 800193a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800193c:	e71e      	b.n	800177c <_vfiprintf_r+0x48>
 800193e:	ab03      	add	r3, sp, #12
 8001940:	462a      	mov	r2, r5
 8001942:	a904      	add	r1, sp, #16
 8001944:	4630      	mov	r0, r6
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	4b04      	ldr	r3, [pc, #16]	@ (800195c <_vfiprintf_r+0x228>)
 800194a:	f000 f87d 	bl	8001a48 <_printf_i>
 800194e:	e7e4      	b.n	800191a <_vfiprintf_r+0x1e6>
 8001950:	08002051 	.word	0x08002051
 8001954:	0800205b 	.word	0x0800205b
 8001958:	00000000 	.word	0x00000000
 800195c:	0800170f 	.word	0x0800170f
 8001960:	08002057 	.word	0x08002057

08001964 <_printf_common>:
 8001964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001968:	4616      	mov	r6, r2
 800196a:	4698      	mov	r8, r3
 800196c:	688a      	ldr	r2, [r1, #8]
 800196e:	4607      	mov	r7, r0
 8001970:	690b      	ldr	r3, [r1, #16]
 8001972:	460c      	mov	r4, r1
 8001974:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001978:	4293      	cmp	r3, r2
 800197a:	bfb8      	it	lt
 800197c:	4613      	movlt	r3, r2
 800197e:	6033      	str	r3, [r6, #0]
 8001980:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001984:	b10a      	cbz	r2, 800198a <_printf_common+0x26>
 8001986:	3301      	adds	r3, #1
 8001988:	6033      	str	r3, [r6, #0]
 800198a:	6823      	ldr	r3, [r4, #0]
 800198c:	0699      	lsls	r1, r3, #26
 800198e:	bf42      	ittt	mi
 8001990:	6833      	ldrmi	r3, [r6, #0]
 8001992:	3302      	addmi	r3, #2
 8001994:	6033      	strmi	r3, [r6, #0]
 8001996:	6825      	ldr	r5, [r4, #0]
 8001998:	f015 0506 	ands.w	r5, r5, #6
 800199c:	d106      	bne.n	80019ac <_printf_common+0x48>
 800199e:	f104 0a19 	add.w	sl, r4, #25
 80019a2:	68e3      	ldr	r3, [r4, #12]
 80019a4:	6832      	ldr	r2, [r6, #0]
 80019a6:	1a9b      	subs	r3, r3, r2
 80019a8:	42ab      	cmp	r3, r5
 80019aa:	dc2b      	bgt.n	8001a04 <_printf_common+0xa0>
 80019ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80019b0:	6822      	ldr	r2, [r4, #0]
 80019b2:	3b00      	subs	r3, #0
 80019b4:	bf18      	it	ne
 80019b6:	2301      	movne	r3, #1
 80019b8:	0692      	lsls	r2, r2, #26
 80019ba:	d430      	bmi.n	8001a1e <_printf_common+0xba>
 80019bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80019c0:	4641      	mov	r1, r8
 80019c2:	4638      	mov	r0, r7
 80019c4:	47c8      	blx	r9
 80019c6:	3001      	adds	r0, #1
 80019c8:	d023      	beq.n	8001a12 <_printf_common+0xae>
 80019ca:	6823      	ldr	r3, [r4, #0]
 80019cc:	341a      	adds	r4, #26
 80019ce:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 80019d2:	f003 0306 	and.w	r3, r3, #6
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	bf0a      	itet	eq
 80019da:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80019de:	2500      	movne	r5, #0
 80019e0:	6833      	ldreq	r3, [r6, #0]
 80019e2:	f04f 0600 	mov.w	r6, #0
 80019e6:	bf08      	it	eq
 80019e8:	1aed      	subeq	r5, r5, r3
 80019ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80019ee:	bf08      	it	eq
 80019f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80019f4:	4293      	cmp	r3, r2
 80019f6:	bfc4      	itt	gt
 80019f8:	1a9b      	subgt	r3, r3, r2
 80019fa:	18ed      	addgt	r5, r5, r3
 80019fc:	42b5      	cmp	r5, r6
 80019fe:	d11a      	bne.n	8001a36 <_printf_common+0xd2>
 8001a00:	2000      	movs	r0, #0
 8001a02:	e008      	b.n	8001a16 <_printf_common+0xb2>
 8001a04:	2301      	movs	r3, #1
 8001a06:	4652      	mov	r2, sl
 8001a08:	4641      	mov	r1, r8
 8001a0a:	4638      	mov	r0, r7
 8001a0c:	47c8      	blx	r9
 8001a0e:	3001      	adds	r0, #1
 8001a10:	d103      	bne.n	8001a1a <_printf_common+0xb6>
 8001a12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a1a:	3501      	adds	r5, #1
 8001a1c:	e7c1      	b.n	80019a2 <_printf_common+0x3e>
 8001a1e:	18e1      	adds	r1, r4, r3
 8001a20:	1c5a      	adds	r2, r3, #1
 8001a22:	2030      	movs	r0, #48	@ 0x30
 8001a24:	3302      	adds	r3, #2
 8001a26:	4422      	add	r2, r4
 8001a28:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001a34:	e7c2      	b.n	80019bc <_printf_common+0x58>
 8001a36:	2301      	movs	r3, #1
 8001a38:	4622      	mov	r2, r4
 8001a3a:	4641      	mov	r1, r8
 8001a3c:	4638      	mov	r0, r7
 8001a3e:	47c8      	blx	r9
 8001a40:	3001      	adds	r0, #1
 8001a42:	d0e6      	beq.n	8001a12 <_printf_common+0xae>
 8001a44:	3601      	adds	r6, #1
 8001a46:	e7d9      	b.n	80019fc <_printf_common+0x98>

08001a48 <_printf_i>:
 8001a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001a4c:	7e0f      	ldrb	r7, [r1, #24]
 8001a4e:	4691      	mov	r9, r2
 8001a50:	4680      	mov	r8, r0
 8001a52:	460c      	mov	r4, r1
 8001a54:	2f78      	cmp	r7, #120	@ 0x78
 8001a56:	469a      	mov	sl, r3
 8001a58:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001a5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001a5e:	d807      	bhi.n	8001a70 <_printf_i+0x28>
 8001a60:	2f62      	cmp	r7, #98	@ 0x62
 8001a62:	d80a      	bhi.n	8001a7a <_printf_i+0x32>
 8001a64:	2f00      	cmp	r7, #0
 8001a66:	f000 80d2 	beq.w	8001c0e <_printf_i+0x1c6>
 8001a6a:	2f58      	cmp	r7, #88	@ 0x58
 8001a6c:	f000 80b9 	beq.w	8001be2 <_printf_i+0x19a>
 8001a70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001a74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001a78:	e03a      	b.n	8001af0 <_printf_i+0xa8>
 8001a7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001a7e:	2b15      	cmp	r3, #21
 8001a80:	d8f6      	bhi.n	8001a70 <_printf_i+0x28>
 8001a82:	a101      	add	r1, pc, #4	@ (adr r1, 8001a88 <_printf_i+0x40>)
 8001a84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001a88:	08001ae1 	.word	0x08001ae1
 8001a8c:	08001af5 	.word	0x08001af5
 8001a90:	08001a71 	.word	0x08001a71
 8001a94:	08001a71 	.word	0x08001a71
 8001a98:	08001a71 	.word	0x08001a71
 8001a9c:	08001a71 	.word	0x08001a71
 8001aa0:	08001af5 	.word	0x08001af5
 8001aa4:	08001a71 	.word	0x08001a71
 8001aa8:	08001a71 	.word	0x08001a71
 8001aac:	08001a71 	.word	0x08001a71
 8001ab0:	08001a71 	.word	0x08001a71
 8001ab4:	08001bf5 	.word	0x08001bf5
 8001ab8:	08001b1f 	.word	0x08001b1f
 8001abc:	08001baf 	.word	0x08001baf
 8001ac0:	08001a71 	.word	0x08001a71
 8001ac4:	08001a71 	.word	0x08001a71
 8001ac8:	08001c17 	.word	0x08001c17
 8001acc:	08001a71 	.word	0x08001a71
 8001ad0:	08001b1f 	.word	0x08001b1f
 8001ad4:	08001a71 	.word	0x08001a71
 8001ad8:	08001a71 	.word	0x08001a71
 8001adc:	08001bb7 	.word	0x08001bb7
 8001ae0:	6833      	ldr	r3, [r6, #0]
 8001ae2:	1d1a      	adds	r2, r3, #4
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6032      	str	r2, [r6, #0]
 8001ae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001aec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001af0:	2301      	movs	r3, #1
 8001af2:	e09d      	b.n	8001c30 <_printf_i+0x1e8>
 8001af4:	6833      	ldr	r3, [r6, #0]
 8001af6:	6820      	ldr	r0, [r4, #0]
 8001af8:	1d19      	adds	r1, r3, #4
 8001afa:	6031      	str	r1, [r6, #0]
 8001afc:	0606      	lsls	r6, r0, #24
 8001afe:	d501      	bpl.n	8001b04 <_printf_i+0xbc>
 8001b00:	681d      	ldr	r5, [r3, #0]
 8001b02:	e003      	b.n	8001b0c <_printf_i+0xc4>
 8001b04:	0645      	lsls	r5, r0, #25
 8001b06:	d5fb      	bpl.n	8001b00 <_printf_i+0xb8>
 8001b08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001b0c:	2d00      	cmp	r5, #0
 8001b0e:	da03      	bge.n	8001b18 <_printf_i+0xd0>
 8001b10:	232d      	movs	r3, #45	@ 0x2d
 8001b12:	426d      	negs	r5, r5
 8001b14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001b18:	4859      	ldr	r0, [pc, #356]	@ (8001c80 <_printf_i+0x238>)
 8001b1a:	230a      	movs	r3, #10
 8001b1c:	e011      	b.n	8001b42 <_printf_i+0xfa>
 8001b1e:	6821      	ldr	r1, [r4, #0]
 8001b20:	6833      	ldr	r3, [r6, #0]
 8001b22:	0608      	lsls	r0, r1, #24
 8001b24:	f853 5b04 	ldr.w	r5, [r3], #4
 8001b28:	d402      	bmi.n	8001b30 <_printf_i+0xe8>
 8001b2a:	0649      	lsls	r1, r1, #25
 8001b2c:	bf48      	it	mi
 8001b2e:	b2ad      	uxthmi	r5, r5
 8001b30:	2f6f      	cmp	r7, #111	@ 0x6f
 8001b32:	6033      	str	r3, [r6, #0]
 8001b34:	4852      	ldr	r0, [pc, #328]	@ (8001c80 <_printf_i+0x238>)
 8001b36:	bf14      	ite	ne
 8001b38:	230a      	movne	r3, #10
 8001b3a:	2308      	moveq	r3, #8
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001b42:	6866      	ldr	r6, [r4, #4]
 8001b44:	2e00      	cmp	r6, #0
 8001b46:	60a6      	str	r6, [r4, #8]
 8001b48:	bfa2      	ittt	ge
 8001b4a:	6821      	ldrge	r1, [r4, #0]
 8001b4c:	f021 0104 	bicge.w	r1, r1, #4
 8001b50:	6021      	strge	r1, [r4, #0]
 8001b52:	b90d      	cbnz	r5, 8001b58 <_printf_i+0x110>
 8001b54:	2e00      	cmp	r6, #0
 8001b56:	d04b      	beq.n	8001bf0 <_printf_i+0x1a8>
 8001b58:	4616      	mov	r6, r2
 8001b5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8001b5e:	fb03 5711 	mls	r7, r3, r1, r5
 8001b62:	5dc7      	ldrb	r7, [r0, r7]
 8001b64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001b68:	462f      	mov	r7, r5
 8001b6a:	460d      	mov	r5, r1
 8001b6c:	42bb      	cmp	r3, r7
 8001b6e:	d9f4      	bls.n	8001b5a <_printf_i+0x112>
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	d10b      	bne.n	8001b8c <_printf_i+0x144>
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	07df      	lsls	r7, r3, #31
 8001b78:	d508      	bpl.n	8001b8c <_printf_i+0x144>
 8001b7a:	6923      	ldr	r3, [r4, #16]
 8001b7c:	6861      	ldr	r1, [r4, #4]
 8001b7e:	4299      	cmp	r1, r3
 8001b80:	bfde      	ittt	le
 8001b82:	2330      	movle	r3, #48	@ 0x30
 8001b84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001b88:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001b8c:	1b92      	subs	r2, r2, r6
 8001b8e:	6122      	str	r2, [r4, #16]
 8001b90:	464b      	mov	r3, r9
 8001b92:	aa03      	add	r2, sp, #12
 8001b94:	4621      	mov	r1, r4
 8001b96:	4640      	mov	r0, r8
 8001b98:	f8cd a000 	str.w	sl, [sp]
 8001b9c:	f7ff fee2 	bl	8001964 <_printf_common>
 8001ba0:	3001      	adds	r0, #1
 8001ba2:	d14a      	bne.n	8001c3a <_printf_i+0x1f2>
 8001ba4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ba8:	b004      	add	sp, #16
 8001baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bae:	6823      	ldr	r3, [r4, #0]
 8001bb0:	f043 0320 	orr.w	r3, r3, #32
 8001bb4:	6023      	str	r3, [r4, #0]
 8001bb6:	2778      	movs	r7, #120	@ 0x78
 8001bb8:	4832      	ldr	r0, [pc, #200]	@ (8001c84 <_printf_i+0x23c>)
 8001bba:	6823      	ldr	r3, [r4, #0]
 8001bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001bc0:	061f      	lsls	r7, r3, #24
 8001bc2:	6831      	ldr	r1, [r6, #0]
 8001bc4:	f851 5b04 	ldr.w	r5, [r1], #4
 8001bc8:	d402      	bmi.n	8001bd0 <_printf_i+0x188>
 8001bca:	065f      	lsls	r7, r3, #25
 8001bcc:	bf48      	it	mi
 8001bce:	b2ad      	uxthmi	r5, r5
 8001bd0:	6031      	str	r1, [r6, #0]
 8001bd2:	07d9      	lsls	r1, r3, #31
 8001bd4:	bf44      	itt	mi
 8001bd6:	f043 0320 	orrmi.w	r3, r3, #32
 8001bda:	6023      	strmi	r3, [r4, #0]
 8001bdc:	b11d      	cbz	r5, 8001be6 <_printf_i+0x19e>
 8001bde:	2310      	movs	r3, #16
 8001be0:	e7ac      	b.n	8001b3c <_printf_i+0xf4>
 8001be2:	4827      	ldr	r0, [pc, #156]	@ (8001c80 <_printf_i+0x238>)
 8001be4:	e7e9      	b.n	8001bba <_printf_i+0x172>
 8001be6:	6823      	ldr	r3, [r4, #0]
 8001be8:	f023 0320 	bic.w	r3, r3, #32
 8001bec:	6023      	str	r3, [r4, #0]
 8001bee:	e7f6      	b.n	8001bde <_printf_i+0x196>
 8001bf0:	4616      	mov	r6, r2
 8001bf2:	e7bd      	b.n	8001b70 <_printf_i+0x128>
 8001bf4:	6833      	ldr	r3, [r6, #0]
 8001bf6:	6825      	ldr	r5, [r4, #0]
 8001bf8:	1d18      	adds	r0, r3, #4
 8001bfa:	6961      	ldr	r1, [r4, #20]
 8001bfc:	6030      	str	r0, [r6, #0]
 8001bfe:	062e      	lsls	r6, r5, #24
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	d501      	bpl.n	8001c08 <_printf_i+0x1c0>
 8001c04:	6019      	str	r1, [r3, #0]
 8001c06:	e002      	b.n	8001c0e <_printf_i+0x1c6>
 8001c08:	0668      	lsls	r0, r5, #25
 8001c0a:	d5fb      	bpl.n	8001c04 <_printf_i+0x1bc>
 8001c0c:	8019      	strh	r1, [r3, #0]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	4616      	mov	r6, r2
 8001c12:	6123      	str	r3, [r4, #16]
 8001c14:	e7bc      	b.n	8001b90 <_printf_i+0x148>
 8001c16:	6833      	ldr	r3, [r6, #0]
 8001c18:	2100      	movs	r1, #0
 8001c1a:	1d1a      	adds	r2, r3, #4
 8001c1c:	6032      	str	r2, [r6, #0]
 8001c1e:	681e      	ldr	r6, [r3, #0]
 8001c20:	6862      	ldr	r2, [r4, #4]
 8001c22:	4630      	mov	r0, r6
 8001c24:	f000 f970 	bl	8001f08 <memchr>
 8001c28:	b108      	cbz	r0, 8001c2e <_printf_i+0x1e6>
 8001c2a:	1b80      	subs	r0, r0, r6
 8001c2c:	6060      	str	r0, [r4, #4]
 8001c2e:	6863      	ldr	r3, [r4, #4]
 8001c30:	6123      	str	r3, [r4, #16]
 8001c32:	2300      	movs	r3, #0
 8001c34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001c38:	e7aa      	b.n	8001b90 <_printf_i+0x148>
 8001c3a:	6923      	ldr	r3, [r4, #16]
 8001c3c:	4632      	mov	r2, r6
 8001c3e:	4649      	mov	r1, r9
 8001c40:	4640      	mov	r0, r8
 8001c42:	47d0      	blx	sl
 8001c44:	3001      	adds	r0, #1
 8001c46:	d0ad      	beq.n	8001ba4 <_printf_i+0x15c>
 8001c48:	6823      	ldr	r3, [r4, #0]
 8001c4a:	079b      	lsls	r3, r3, #30
 8001c4c:	d413      	bmi.n	8001c76 <_printf_i+0x22e>
 8001c4e:	68e0      	ldr	r0, [r4, #12]
 8001c50:	9b03      	ldr	r3, [sp, #12]
 8001c52:	4298      	cmp	r0, r3
 8001c54:	bfb8      	it	lt
 8001c56:	4618      	movlt	r0, r3
 8001c58:	e7a6      	b.n	8001ba8 <_printf_i+0x160>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	4632      	mov	r2, r6
 8001c5e:	4649      	mov	r1, r9
 8001c60:	4640      	mov	r0, r8
 8001c62:	47d0      	blx	sl
 8001c64:	3001      	adds	r0, #1
 8001c66:	d09d      	beq.n	8001ba4 <_printf_i+0x15c>
 8001c68:	3501      	adds	r5, #1
 8001c6a:	68e3      	ldr	r3, [r4, #12]
 8001c6c:	9903      	ldr	r1, [sp, #12]
 8001c6e:	1a5b      	subs	r3, r3, r1
 8001c70:	42ab      	cmp	r3, r5
 8001c72:	dcf2      	bgt.n	8001c5a <_printf_i+0x212>
 8001c74:	e7eb      	b.n	8001c4e <_printf_i+0x206>
 8001c76:	2500      	movs	r5, #0
 8001c78:	f104 0619 	add.w	r6, r4, #25
 8001c7c:	e7f5      	b.n	8001c6a <_printf_i+0x222>
 8001c7e:	bf00      	nop
 8001c80:	08002062 	.word	0x08002062
 8001c84:	08002073 	.word	0x08002073

08001c88 <__sflush_r>:
 8001c88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c90:	0716      	lsls	r6, r2, #28
 8001c92:	4605      	mov	r5, r0
 8001c94:	460c      	mov	r4, r1
 8001c96:	d454      	bmi.n	8001d42 <__sflush_r+0xba>
 8001c98:	684b      	ldr	r3, [r1, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	dc02      	bgt.n	8001ca4 <__sflush_r+0x1c>
 8001c9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	dd48      	ble.n	8001d36 <__sflush_r+0xae>
 8001ca4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001ca6:	2e00      	cmp	r6, #0
 8001ca8:	d045      	beq.n	8001d36 <__sflush_r+0xae>
 8001caa:	2300      	movs	r3, #0
 8001cac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001cb0:	682f      	ldr	r7, [r5, #0]
 8001cb2:	6a21      	ldr	r1, [r4, #32]
 8001cb4:	602b      	str	r3, [r5, #0]
 8001cb6:	d030      	beq.n	8001d1a <__sflush_r+0x92>
 8001cb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001cba:	89a3      	ldrh	r3, [r4, #12]
 8001cbc:	0759      	lsls	r1, r3, #29
 8001cbe:	d505      	bpl.n	8001ccc <__sflush_r+0x44>
 8001cc0:	6863      	ldr	r3, [r4, #4]
 8001cc2:	1ad2      	subs	r2, r2, r3
 8001cc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001cc6:	b10b      	cbz	r3, 8001ccc <__sflush_r+0x44>
 8001cc8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	2300      	movs	r3, #0
 8001cce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001cd0:	6a21      	ldr	r1, [r4, #32]
 8001cd2:	4628      	mov	r0, r5
 8001cd4:	47b0      	blx	r6
 8001cd6:	1c43      	adds	r3, r0, #1
 8001cd8:	89a3      	ldrh	r3, [r4, #12]
 8001cda:	d106      	bne.n	8001cea <__sflush_r+0x62>
 8001cdc:	6829      	ldr	r1, [r5, #0]
 8001cde:	291d      	cmp	r1, #29
 8001ce0:	d82b      	bhi.n	8001d3a <__sflush_r+0xb2>
 8001ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8001d8c <__sflush_r+0x104>)
 8001ce4:	410a      	asrs	r2, r1
 8001ce6:	07d6      	lsls	r6, r2, #31
 8001ce8:	d427      	bmi.n	8001d3a <__sflush_r+0xb2>
 8001cea:	2200      	movs	r2, #0
 8001cec:	04d9      	lsls	r1, r3, #19
 8001cee:	6062      	str	r2, [r4, #4]
 8001cf0:	6922      	ldr	r2, [r4, #16]
 8001cf2:	6022      	str	r2, [r4, #0]
 8001cf4:	d504      	bpl.n	8001d00 <__sflush_r+0x78>
 8001cf6:	1c42      	adds	r2, r0, #1
 8001cf8:	d101      	bne.n	8001cfe <__sflush_r+0x76>
 8001cfa:	682b      	ldr	r3, [r5, #0]
 8001cfc:	b903      	cbnz	r3, 8001d00 <__sflush_r+0x78>
 8001cfe:	6560      	str	r0, [r4, #84]	@ 0x54
 8001d00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001d02:	602f      	str	r7, [r5, #0]
 8001d04:	b1b9      	cbz	r1, 8001d36 <__sflush_r+0xae>
 8001d06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001d0a:	4299      	cmp	r1, r3
 8001d0c:	d002      	beq.n	8001d14 <__sflush_r+0x8c>
 8001d0e:	4628      	mov	r0, r5
 8001d10:	f7ff fbee 	bl	80014f0 <_free_r>
 8001d14:	2300      	movs	r3, #0
 8001d16:	6363      	str	r3, [r4, #52]	@ 0x34
 8001d18:	e00d      	b.n	8001d36 <__sflush_r+0xae>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	4628      	mov	r0, r5
 8001d1e:	47b0      	blx	r6
 8001d20:	4602      	mov	r2, r0
 8001d22:	1c50      	adds	r0, r2, #1
 8001d24:	d1c9      	bne.n	8001cba <__sflush_r+0x32>
 8001d26:	682b      	ldr	r3, [r5, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0c6      	beq.n	8001cba <__sflush_r+0x32>
 8001d2c:	2b1d      	cmp	r3, #29
 8001d2e:	d001      	beq.n	8001d34 <__sflush_r+0xac>
 8001d30:	2b16      	cmp	r3, #22
 8001d32:	d11d      	bne.n	8001d70 <__sflush_r+0xe8>
 8001d34:	602f      	str	r7, [r5, #0]
 8001d36:	2000      	movs	r0, #0
 8001d38:	e021      	b.n	8001d7e <__sflush_r+0xf6>
 8001d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	e01a      	b.n	8001d78 <__sflush_r+0xf0>
 8001d42:	690f      	ldr	r7, [r1, #16]
 8001d44:	2f00      	cmp	r7, #0
 8001d46:	d0f6      	beq.n	8001d36 <__sflush_r+0xae>
 8001d48:	0793      	lsls	r3, r2, #30
 8001d4a:	680e      	ldr	r6, [r1, #0]
 8001d4c:	600f      	str	r7, [r1, #0]
 8001d4e:	bf0c      	ite	eq
 8001d50:	694b      	ldreq	r3, [r1, #20]
 8001d52:	2300      	movne	r3, #0
 8001d54:	eba6 0807 	sub.w	r8, r6, r7
 8001d58:	608b      	str	r3, [r1, #8]
 8001d5a:	f1b8 0f00 	cmp.w	r8, #0
 8001d5e:	ddea      	ble.n	8001d36 <__sflush_r+0xae>
 8001d60:	4643      	mov	r3, r8
 8001d62:	463a      	mov	r2, r7
 8001d64:	6a21      	ldr	r1, [r4, #32]
 8001d66:	4628      	mov	r0, r5
 8001d68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001d6a:	47b0      	blx	r6
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	dc08      	bgt.n	8001d82 <__sflush_r+0xfa>
 8001d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001d74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d7c:	81a3      	strh	r3, [r4, #12]
 8001d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d82:	4407      	add	r7, r0
 8001d84:	eba8 0800 	sub.w	r8, r8, r0
 8001d88:	e7e7      	b.n	8001d5a <__sflush_r+0xd2>
 8001d8a:	bf00      	nop
 8001d8c:	dfbffffe 	.word	0xdfbffffe

08001d90 <_fflush_r>:
 8001d90:	b538      	push	{r3, r4, r5, lr}
 8001d92:	690b      	ldr	r3, [r1, #16]
 8001d94:	4605      	mov	r5, r0
 8001d96:	460c      	mov	r4, r1
 8001d98:	b913      	cbnz	r3, 8001da0 <_fflush_r+0x10>
 8001d9a:	2500      	movs	r5, #0
 8001d9c:	4628      	mov	r0, r5
 8001d9e:	bd38      	pop	{r3, r4, r5, pc}
 8001da0:	b118      	cbz	r0, 8001daa <_fflush_r+0x1a>
 8001da2:	6a03      	ldr	r3, [r0, #32]
 8001da4:	b90b      	cbnz	r3, 8001daa <_fflush_r+0x1a>
 8001da6:	f7ff f9af 	bl	8001108 <__sinit>
 8001daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f3      	beq.n	8001d9a <_fflush_r+0xa>
 8001db2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001db4:	07d0      	lsls	r0, r2, #31
 8001db6:	d404      	bmi.n	8001dc2 <_fflush_r+0x32>
 8001db8:	0599      	lsls	r1, r3, #22
 8001dba:	d402      	bmi.n	8001dc2 <_fflush_r+0x32>
 8001dbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001dbe:	f7ff fb94 	bl	80014ea <__retarget_lock_acquire_recursive>
 8001dc2:	4628      	mov	r0, r5
 8001dc4:	4621      	mov	r1, r4
 8001dc6:	f7ff ff5f 	bl	8001c88 <__sflush_r>
 8001dca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001dcc:	4605      	mov	r5, r0
 8001dce:	07da      	lsls	r2, r3, #31
 8001dd0:	d4e4      	bmi.n	8001d9c <_fflush_r+0xc>
 8001dd2:	89a3      	ldrh	r3, [r4, #12]
 8001dd4:	059b      	lsls	r3, r3, #22
 8001dd6:	d4e1      	bmi.n	8001d9c <_fflush_r+0xc>
 8001dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001dda:	f7ff fb87 	bl	80014ec <__retarget_lock_release_recursive>
 8001dde:	e7dd      	b.n	8001d9c <_fflush_r+0xc>

08001de0 <__swhatbuf_r>:
 8001de0:	b570      	push	{r4, r5, r6, lr}
 8001de2:	460c      	mov	r4, r1
 8001de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001de8:	b096      	sub	sp, #88	@ 0x58
 8001dea:	4615      	mov	r5, r2
 8001dec:	2900      	cmp	r1, #0
 8001dee:	461e      	mov	r6, r3
 8001df0:	da0c      	bge.n	8001e0c <__swhatbuf_r+0x2c>
 8001df2:	89a3      	ldrh	r3, [r4, #12]
 8001df4:	2100      	movs	r1, #0
 8001df6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001dfa:	bf14      	ite	ne
 8001dfc:	2340      	movne	r3, #64	@ 0x40
 8001dfe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001e02:	2000      	movs	r0, #0
 8001e04:	6031      	str	r1, [r6, #0]
 8001e06:	602b      	str	r3, [r5, #0]
 8001e08:	b016      	add	sp, #88	@ 0x58
 8001e0a:	bd70      	pop	{r4, r5, r6, pc}
 8001e0c:	466a      	mov	r2, sp
 8001e0e:	f000 f849 	bl	8001ea4 <_fstat_r>
 8001e12:	2800      	cmp	r0, #0
 8001e14:	dbed      	blt.n	8001df2 <__swhatbuf_r+0x12>
 8001e16:	9901      	ldr	r1, [sp, #4]
 8001e18:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001e1c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001e20:	4259      	negs	r1, r3
 8001e22:	4159      	adcs	r1, r3
 8001e24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e28:	e7eb      	b.n	8001e02 <__swhatbuf_r+0x22>

08001e2a <__smakebuf_r>:
 8001e2a:	898b      	ldrh	r3, [r1, #12]
 8001e2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001e2e:	079d      	lsls	r5, r3, #30
 8001e30:	4606      	mov	r6, r0
 8001e32:	460c      	mov	r4, r1
 8001e34:	d507      	bpl.n	8001e46 <__smakebuf_r+0x1c>
 8001e36:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001e3a:	6023      	str	r3, [r4, #0]
 8001e3c:	6123      	str	r3, [r4, #16]
 8001e3e:	2301      	movs	r3, #1
 8001e40:	6163      	str	r3, [r4, #20]
 8001e42:	b003      	add	sp, #12
 8001e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e46:	ab01      	add	r3, sp, #4
 8001e48:	466a      	mov	r2, sp
 8001e4a:	f7ff ffc9 	bl	8001de0 <__swhatbuf_r>
 8001e4e:	9f00      	ldr	r7, [sp, #0]
 8001e50:	4605      	mov	r5, r0
 8001e52:	4630      	mov	r0, r6
 8001e54:	4639      	mov	r1, r7
 8001e56:	f7ff fbb7 	bl	80015c8 <_malloc_r>
 8001e5a:	b948      	cbnz	r0, 8001e70 <__smakebuf_r+0x46>
 8001e5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e60:	059a      	lsls	r2, r3, #22
 8001e62:	d4ee      	bmi.n	8001e42 <__smakebuf_r+0x18>
 8001e64:	f023 0303 	bic.w	r3, r3, #3
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	81a3      	strh	r3, [r4, #12]
 8001e6e:	e7e2      	b.n	8001e36 <__smakebuf_r+0xc>
 8001e70:	89a3      	ldrh	r3, [r4, #12]
 8001e72:	6020      	str	r0, [r4, #0]
 8001e74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e78:	81a3      	strh	r3, [r4, #12]
 8001e7a:	9b01      	ldr	r3, [sp, #4]
 8001e7c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8001e80:	b15b      	cbz	r3, 8001e9a <__smakebuf_r+0x70>
 8001e82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001e86:	4630      	mov	r0, r6
 8001e88:	f000 f81e 	bl	8001ec8 <_isatty_r>
 8001e8c:	b128      	cbz	r0, 8001e9a <__smakebuf_r+0x70>
 8001e8e:	89a3      	ldrh	r3, [r4, #12]
 8001e90:	f023 0303 	bic.w	r3, r3, #3
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	81a3      	strh	r3, [r4, #12]
 8001e9a:	89a3      	ldrh	r3, [r4, #12]
 8001e9c:	431d      	orrs	r5, r3
 8001e9e:	81a5      	strh	r5, [r4, #12]
 8001ea0:	e7cf      	b.n	8001e42 <__smakebuf_r+0x18>
	...

08001ea4 <_fstat_r>:
 8001ea4:	b538      	push	{r3, r4, r5, lr}
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	4d06      	ldr	r5, [pc, #24]	@ (8001ec4 <_fstat_r+0x20>)
 8001eaa:	4604      	mov	r4, r0
 8001eac:	4608      	mov	r0, r1
 8001eae:	4611      	mov	r1, r2
 8001eb0:	602b      	str	r3, [r5, #0]
 8001eb2:	f000 f83f 	bl	8001f34 <_fstat>
 8001eb6:	1c43      	adds	r3, r0, #1
 8001eb8:	d102      	bne.n	8001ec0 <_fstat_r+0x1c>
 8001eba:	682b      	ldr	r3, [r5, #0]
 8001ebc:	b103      	cbz	r3, 8001ec0 <_fstat_r+0x1c>
 8001ebe:	6023      	str	r3, [r4, #0]
 8001ec0:	bd38      	pop	{r3, r4, r5, pc}
 8001ec2:	bf00      	nop
 8001ec4:	200001bc 	.word	0x200001bc

08001ec8 <_isatty_r>:
 8001ec8:	b538      	push	{r3, r4, r5, lr}
 8001eca:	2300      	movs	r3, #0
 8001ecc:	4d05      	ldr	r5, [pc, #20]	@ (8001ee4 <_isatty_r+0x1c>)
 8001ece:	4604      	mov	r4, r0
 8001ed0:	4608      	mov	r0, r1
 8001ed2:	602b      	str	r3, [r5, #0]
 8001ed4:	f000 f836 	bl	8001f44 <_isatty>
 8001ed8:	1c43      	adds	r3, r0, #1
 8001eda:	d102      	bne.n	8001ee2 <_isatty_r+0x1a>
 8001edc:	682b      	ldr	r3, [r5, #0]
 8001ede:	b103      	cbz	r3, 8001ee2 <_isatty_r+0x1a>
 8001ee0:	6023      	str	r3, [r4, #0]
 8001ee2:	bd38      	pop	{r3, r4, r5, pc}
 8001ee4:	200001bc 	.word	0x200001bc

08001ee8 <_sbrk_r>:
 8001ee8:	b538      	push	{r3, r4, r5, lr}
 8001eea:	2300      	movs	r3, #0
 8001eec:	4d05      	ldr	r5, [pc, #20]	@ (8001f04 <_sbrk_r+0x1c>)
 8001eee:	4604      	mov	r4, r0
 8001ef0:	4608      	mov	r0, r1
 8001ef2:	602b      	str	r3, [r5, #0]
 8001ef4:	f000 f83e 	bl	8001f74 <_sbrk>
 8001ef8:	1c43      	adds	r3, r0, #1
 8001efa:	d102      	bne.n	8001f02 <_sbrk_r+0x1a>
 8001efc:	682b      	ldr	r3, [r5, #0]
 8001efe:	b103      	cbz	r3, 8001f02 <_sbrk_r+0x1a>
 8001f00:	6023      	str	r3, [r4, #0]
 8001f02:	bd38      	pop	{r3, r4, r5, pc}
 8001f04:	200001bc 	.word	0x200001bc

08001f08 <memchr>:
 8001f08:	b2c9      	uxtb	r1, r1
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	4402      	add	r2, r0
 8001f0e:	b510      	push	{r4, lr}
 8001f10:	4293      	cmp	r3, r2
 8001f12:	4618      	mov	r0, r3
 8001f14:	d101      	bne.n	8001f1a <memchr+0x12>
 8001f16:	2000      	movs	r0, #0
 8001f18:	e003      	b.n	8001f22 <memchr+0x1a>
 8001f1a:	7804      	ldrb	r4, [r0, #0]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	428c      	cmp	r4, r1
 8001f20:	d1f6      	bne.n	8001f10 <memchr+0x8>
 8001f22:	bd10      	pop	{r4, pc}

08001f24 <_close>:
 8001f24:	4b02      	ldr	r3, [pc, #8]	@ (8001f30 <_close+0xc>)
 8001f26:	2258      	movs	r2, #88	@ 0x58
 8001f28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	4770      	bx	lr
 8001f30:	200001bc 	.word	0x200001bc

08001f34 <_fstat>:
 8001f34:	4b02      	ldr	r3, [pc, #8]	@ (8001f40 <_fstat+0xc>)
 8001f36:	2258      	movs	r2, #88	@ 0x58
 8001f38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	4770      	bx	lr
 8001f40:	200001bc 	.word	0x200001bc

08001f44 <_isatty>:
 8001f44:	4b02      	ldr	r3, [pc, #8]	@ (8001f50 <_isatty+0xc>)
 8001f46:	2258      	movs	r2, #88	@ 0x58
 8001f48:	2000      	movs	r0, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	200001bc 	.word	0x200001bc

08001f54 <_lseek>:
 8001f54:	4b02      	ldr	r3, [pc, #8]	@ (8001f60 <_lseek+0xc>)
 8001f56:	2258      	movs	r2, #88	@ 0x58
 8001f58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	4770      	bx	lr
 8001f60:	200001bc 	.word	0x200001bc

08001f64 <_read>:
 8001f64:	4b02      	ldr	r3, [pc, #8]	@ (8001f70 <_read+0xc>)
 8001f66:	2258      	movs	r2, #88	@ 0x58
 8001f68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	4770      	bx	lr
 8001f70:	200001bc 	.word	0x200001bc

08001f74 <_sbrk>:
 8001f74:	4a04      	ldr	r2, [pc, #16]	@ (8001f88 <_sbrk+0x14>)
 8001f76:	4603      	mov	r3, r0
 8001f78:	6811      	ldr	r1, [r2, #0]
 8001f7a:	b909      	cbnz	r1, 8001f80 <_sbrk+0xc>
 8001f7c:	4903      	ldr	r1, [pc, #12]	@ (8001f8c <_sbrk+0x18>)
 8001f7e:	6011      	str	r1, [r2, #0]
 8001f80:	6810      	ldr	r0, [r2, #0]
 8001f82:	4403      	add	r3, r0
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	4770      	bx	lr
 8001f88:	200001cc 	.word	0x200001cc
 8001f8c:	200001d0 	.word	0x200001d0

08001f90 <_init>:
 8001f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f92:	bf00      	nop
 8001f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f96:	bc08      	pop	{r3}
 8001f98:	469e      	mov	lr, r3
 8001f9a:	4770      	bx	lr

08001f9c <_fini>:
 8001f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f9e:	bf00      	nop
 8001fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fa2:	bc08      	pop	{r3}
 8001fa4:	469e      	mov	lr, r3
 8001fa6:	4770      	bx	lr
