#PART	AA-5244B-TC
#TITLE	KMC11 Programmer's Manual
1	Chapter 1	Introduction
2	1.1	Purpose of Manual
2	1.2	KMC11 General Description
3	1.2.1	Controlling Peripherals over the UNIBUS
3	1.2.2	Controlling Peripherals Attached to the External Connector
2	1.3	Operating Environment
3	1.3.1	KMC11 Microprogramming Tools Minimum Hardware Requirements
3	1.3.2	KMC11 Software Tools
3	1.3.3	Prerequisite Software
2	1.4	Microprogram Development Considerations
2	1.5	Reference Documents
2	1.6	Notations
1	Chapter 2	KMC11 Microprocessor Architecture
2	2.1	CPU Structures
3	2.1.1	INBUS/OUTBUS and INBUS*/OUTBUS* Accessed Registers
4	2.1.1.1	Multiport RAM
4	2.1.1.2	NPR Control Register
4	2.1.1.3	Microprocessor Miscellaneous Control Register
4	2.1.1.4	External Connector
3	2.1.2	Components Accessed Through Direct Microinstruction Execution
4	2.1.2.1	Branch Register
4	2.1.2.2	Data Memory and Memory Address Register
4	2.1.2.3	Program Counter
4	2.1.2.4	Scratch Pad
3	2.1.3	Components Accessed from the UNIBUS
4	2.1.3.1	Control RAM
4	2.1.3.2	Maintenance Registers
3	2.1.4	Arithmetic/Logic Unit
2	2.2	Data Paths
3	2.2.1	Source Destination Data Transfer
3	2.2.2	Source Bus
3	2.2.3	Destination Bus
3	2.2.4	UNIBUS Interface
3	2.2.5	Microprogram Read/Write Bus
2	2.3	Register and Memory Formats
3	2.3.1	KMC11 CSR Format
3	2.3.2	NPR Address and Data and NPR Control Register Formats
3	2.3.3	µPMISC Register Format
3	2.3.4	Branch Register Format
1	Chapter 3	KMC11 Microinstruction Repertoire
2	3.1	Move Class Microinstructions
3	3.1.1	MAR Control Field
3	3.1.2	Move Class Microinstructions: Formats and Functions
4	3.1.2.1	Destination NODST
4	3.1.2.2	Destination BRG
4	3.1.2.3	Destination OUTBUS*
4	3.1.2.4	Destination BRG Right-Shifted
4	3.1.2.5	Destination OUTBUS
4	3.1.2.6	Destination Data Memory
4	3.1.2.7	Destination Scratch Pad
4	3.1.2.8	Destination Scratch Pad and BRG
2	3.2	Branch Class Microinstructions
3	3.2.1	Branch Address Field
3	3.2.2	Branch Class Microinstructions: Formats and Functions
4	3.2.2.1	Source Immediate
4	3.2.2.2	Source Data Memory
4	3.2.2.3	Source BRG
1	Chapter 4	KMC11 Macro Instructions
2	4.1	Microprocessor Register Definitions
3	4.1.1	NPR Control Register
2	4.2	Macro Instruction Syntax
3	4.2.1	Macro Arguments
3	4.2.2	Source Field Mnemonics
3	4.2.3	INBUS* and INBUS Register Symbolic Addresses
3	4.2.4	Arithmetic/Logic Unit (ALU) Functions
3	4.2.5	OUTBUS* and OUTBUS Register Symbolic Addresses
3	4.2.6	Scratch Pad Locations
3	4.2.7	Memory Address Register (MAR) Field Definitions
3	4.2.8	Data Memory Page Definitions
2	4.3	Microinstruction Syntax
2	4.4	Examples of KMC11 Instruction Macro Expansions
2	4.5	Reserved Symbols
2	4.6	Operating Instructions
1	Chapter 5	KMC11 Loader
2	5.1	Introduction
2	5.2	KMC11 Basic Loader Subroutine
2	5.3	KMC11 Loader Utility Program
3	5.3.1	Loader Assembly
3	5.3.2	Loader and Microcode Task Building
1	Chapter 6	KMC11 Debugging Aid
2	6.1	Command Categories
3	6.1.1	Examine and Modify CRAM
3	6.1.2	Execution Control Commands
4	6.1.2.1	Set Breakpoints
4	6.1.2.2	Clear Breakpoints
4	6.1.2.3	Begin Execution of Microprogram
4	6.1.2.4	Proceed from Breakpoint
4	6.1.2.5	Single Step
3	6.1.3	Examine and Modify CSRs
3	6.1.4	Examine Internal Registers and Data Memory
4	6.1.4.1	Examine BRG and Scratch Pad
4	6.1.4.2	Examine INBUS and INBUS*
4	6.1.4.3	Examine Data Memory
3	6.1.5	Utility Commands
4	6.1.5.1	Display a Breakpoint
4	6.1.5.2	Execute a Microinstruction
4	6.1.5.3	Load Data Memory
4	6.1.5.4	Load or Display the Memory Address Register (MAR)
4	6.1.5.5	Load Scratch Pad or BRG
4	6.1.5.6	Zero Data Memory
4	6.1.5.7	Calculate Offset
2	6.2	Breakpoint Handling
3	6.2.1	Reserved CRAM Requirements
3	6.2.2	Breakpoint Location Constraints
3	6.2.3	Proceed Counter
2	6.3	Example of a KMCDA Conversation
1	Chapter 7	Special Programming Characteristics
2	7.1	CSR Discipline
3	7.1.1	Initializing the CSRs
3	7.1.2	Microprogram Modification of CSRs
3	7.1.3	UNIBUS Modification of the CSRs
2	7.2	Multiport RAM Lockout
2	7.3	CSR Bit Settling Time
2	7.4	µPMISC and NPR Register Constraints
1	Appendix A	Special Programming Techniques
2	A.1	Preventing Loss of Data by Overwriting When the Microprogram or the PDP-11 Modifies the CSRs
2	A.2	Ensuring That CSR Bits Have Settled
