// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "07/22/2021 20:44:14"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex2 (
	e1,
	e2,
	s);
input 	[31:0] e1;
input 	[31:0] e2;
output 	[31:0] s;

// Design Ports Information
// s[0]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[2]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[3]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[4]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[6]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[7]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[8]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[10]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[11]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[12]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[13]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[14]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[15]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[16]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[17]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[18]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[19]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[20]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[21]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[22]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[23]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[24]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[25]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[26]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[27]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[28]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[29]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[30]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[31]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[6]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[8]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[10]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[11]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[12]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[13]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[14]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[16]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[17]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[3]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[5]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[6]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[8]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[9]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[10]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[11]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[12]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[13]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[14]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[15]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[16]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[17]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[19]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[20]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[21]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[22]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[23]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[24]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[25]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[26]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[27]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[28]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[29]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[30]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e2[31]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[18]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[19]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[20]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[21]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[22]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[23]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[24]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[25]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[27]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[28]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[29]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[30]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e1[31]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out4~0 ;
wire \Mult0|auto_generated|mac_out4~1 ;
wire \Mult0|auto_generated|mac_out4~2 ;
wire \Mult0|auto_generated|mac_out4~3 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out6~0 ;
wire \Mult0|auto_generated|mac_out6~1 ;
wire \Mult0|auto_generated|mac_out6~2 ;
wire \Mult0|auto_generated|mac_out6~3 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \s[0]~output_o ;
wire \s[1]~output_o ;
wire \s[2]~output_o ;
wire \s[3]~output_o ;
wire \s[4]~output_o ;
wire \s[5]~output_o ;
wire \s[6]~output_o ;
wire \s[7]~output_o ;
wire \s[8]~output_o ;
wire \s[9]~output_o ;
wire \s[10]~output_o ;
wire \s[11]~output_o ;
wire \s[12]~output_o ;
wire \s[13]~output_o ;
wire \s[14]~output_o ;
wire \s[15]~output_o ;
wire \s[16]~output_o ;
wire \s[17]~output_o ;
wire \s[18]~output_o ;
wire \s[19]~output_o ;
wire \s[20]~output_o ;
wire \s[21]~output_o ;
wire \s[22]~output_o ;
wire \s[23]~output_o ;
wire \s[24]~output_o ;
wire \s[25]~output_o ;
wire \s[26]~output_o ;
wire \s[27]~output_o ;
wire \s[28]~output_o ;
wire \s[29]~output_o ;
wire \s[30]~output_o ;
wire \s[31]~output_o ;
wire \e1[0]~input_o ;
wire \e1[1]~input_o ;
wire \Add0~0_combout ;
wire \e1[2]~input_o ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \e1[3]~input_o ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \e1[4]~input_o ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \e1[5]~input_o ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \e1[6]~input_o ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \e1[7]~input_o ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \e1[8]~input_o ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \e1[9]~input_o ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \e1[10]~input_o ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \e1[11]~input_o ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \e1[12]~input_o ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \e1[13]~input_o ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \e1[14]~input_o ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \e1[15]~input_o ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \e1[16]~input_o ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \e1[17]~input_o ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \e2[0]~input_o ;
wire \e2[1]~input_o ;
wire \e2[2]~input_o ;
wire \e2[3]~input_o ;
wire \e2[4]~input_o ;
wire \e2[5]~input_o ;
wire \e2[6]~input_o ;
wire \e2[7]~input_o ;
wire \e2[8]~input_o ;
wire \e2[9]~input_o ;
wire \e2[10]~input_o ;
wire \e2[11]~input_o ;
wire \e2[12]~input_o ;
wire \e2[13]~input_o ;
wire \e2[14]~input_o ;
wire \e2[15]~input_o ;
wire \e2[16]~input_o ;
wire \e2[17]~input_o ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \e1[18]~input_o ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \e1[19]~input_o ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \e1[20]~input_o ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \e1[21]~input_o ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \e1[22]~input_o ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \e1[23]~input_o ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \e1[24]~input_o ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \e1[25]~input_o ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \e1[26]~input_o ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \e1[27]~input_o ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \e1[28]~input_o ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \e1[29]~input_o ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \e1[30]~input_o ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \e1[31]~input_o ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Mult0|auto_generated|mac_mult5~dataout ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult5~0 ;
wire \Mult0|auto_generated|mac_mult5~1 ;
wire \Mult0|auto_generated|mac_mult5~2 ;
wire \Mult0|auto_generated|mac_mult5~3 ;
wire \Mult0|auto_generated|mac_out6~dataout ;
wire \e2[18]~input_o ;
wire \e2[19]~input_o ;
wire \e2[20]~input_o ;
wire \e2[21]~input_o ;
wire \e2[22]~input_o ;
wire \e2[23]~input_o ;
wire \e2[24]~input_o ;
wire \e2[25]~input_o ;
wire \e2[26]~input_o ;
wire \e2[27]~input_o ;
wire \e2[28]~input_o ;
wire \e2[29]~input_o ;
wire \e2[30]~input_o ;
wire \e2[31]~input_o ;
wire \Mult0|auto_generated|mac_mult3~dataout ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult3~0 ;
wire \Mult0|auto_generated|mac_mult3~1 ;
wire \Mult0|auto_generated|mac_mult3~2 ;
wire \Mult0|auto_generated|mac_mult3~3 ;
wire \Mult0|auto_generated|mac_out4~dataout ;
wire \Mult0|auto_generated|op_2~0_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \Mult0|auto_generated|op_2~1 ;
wire \Mult0|auto_generated|op_2~2_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|op_1~1 ;
wire \Mult0|auto_generated|op_1~2_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \Mult0|auto_generated|op_2~3 ;
wire \Mult0|auto_generated|op_2~4_combout ;
wire \Mult0|auto_generated|op_1~3 ;
wire \Mult0|auto_generated|op_1~4_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult0|auto_generated|op_2~5 ;
wire \Mult0|auto_generated|op_2~6_combout ;
wire \Mult0|auto_generated|op_1~5 ;
wire \Mult0|auto_generated|op_1~6_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \Mult0|auto_generated|op_2~7 ;
wire \Mult0|auto_generated|op_2~8_combout ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~8_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \Mult0|auto_generated|op_2~9 ;
wire \Mult0|auto_generated|op_2~10_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult0|auto_generated|op_1~9 ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \Mult0|auto_generated|op_2~11 ;
wire \Mult0|auto_generated|op_2~12_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult0|auto_generated|op_1~11 ;
wire \Mult0|auto_generated|op_1~12_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult0|auto_generated|op_2~13 ;
wire \Mult0|auto_generated|op_2~14_combout ;
wire \Mult0|auto_generated|op_1~13 ;
wire \Mult0|auto_generated|op_1~14_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult0|auto_generated|op_2~15 ;
wire \Mult0|auto_generated|op_2~16_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|op_1~15 ;
wire \Mult0|auto_generated|op_1~16_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult0|auto_generated|op_2~17 ;
wire \Mult0|auto_generated|op_2~18_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|op_1~17 ;
wire \Mult0|auto_generated|op_1~18_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult0|auto_generated|op_2~19 ;
wire \Mult0|auto_generated|op_2~20_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Mult0|auto_generated|op_1~19 ;
wire \Mult0|auto_generated|op_1~20_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \Mult0|auto_generated|op_2~21 ;
wire \Mult0|auto_generated|op_2~22_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \Mult0|auto_generated|op_1~21 ;
wire \Mult0|auto_generated|op_1~22_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \Mult0|auto_generated|op_2~23 ;
wire \Mult0|auto_generated|op_2~24_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \Mult0|auto_generated|op_1~23 ;
wire \Mult0|auto_generated|op_1~24_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \Mult0|auto_generated|op_2~25 ;
wire \Mult0|auto_generated|op_2~26_combout ;
wire \Mult0|auto_generated|op_1~25 ;
wire \Mult0|auto_generated|op_1~26_combout ;
wire [64:0] \Mult0|auto_generated|w569w ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult5_DATAOUT_bus ;

assign \Mult0|auto_generated|w569w [0] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|w569w [1] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|w569w [2] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|w569w [3] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|w569w [4] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|w569w [5] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|w569w [6] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|w569w [7] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|w569w [8] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|w569w [9] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|w569w [10] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|w569w [11] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|w569w [12] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|w569w [13] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|w569w [14] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|w569w [15] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|w569w [16] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|w569w [17] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT28  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT29  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT30  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT31  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT32  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT33  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT34  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT35  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out4~0  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out4~1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out4~2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out4~3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out4~dataout  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out4~DATAOUT1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out4~DATAOUT2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out4~DATAOUT3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out4~DATAOUT4  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out4~DATAOUT5  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out4~DATAOUT6  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out4~DATAOUT7  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out4~DATAOUT8  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out4~DATAOUT9  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out4~DATAOUT10  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out4~DATAOUT11  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out4~DATAOUT12  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out4~DATAOUT13  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out4~DATAOUT14  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out4~DATAOUT15  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out4~DATAOUT16  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out4~DATAOUT17  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out4~DATAOUT18  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out4~DATAOUT19  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out4~DATAOUT20  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out4~DATAOUT21  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out4~DATAOUT22  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out4~DATAOUT23  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out4~DATAOUT24  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out4~DATAOUT25  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out4~DATAOUT26  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out4~DATAOUT27  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out4~DATAOUT28  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out4~DATAOUT29  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out4~DATAOUT30  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out4~DATAOUT31  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out6~0  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out6~1  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out6~2  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out6~3  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out6~dataout  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out6~DATAOUT1  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out6~DATAOUT2  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out6~DATAOUT3  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out6~DATAOUT4  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out6~DATAOUT5  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out6~DATAOUT6  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out6~DATAOUT7  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out6~DATAOUT8  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out6~DATAOUT9  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out6~DATAOUT10  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out6~DATAOUT11  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out6~DATAOUT12  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out6~DATAOUT13  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out6~DATAOUT14  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out6~DATAOUT15  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out6~DATAOUT16  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out6~DATAOUT17  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out6~DATAOUT18  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out6~DATAOUT19  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out6~DATAOUT20  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out6~DATAOUT21  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out6~DATAOUT22  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out6~DATAOUT23  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out6~DATAOUT24  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out6~DATAOUT25  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out6~DATAOUT26  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out6~DATAOUT27  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out6~DATAOUT28  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out6~DATAOUT29  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out6~DATAOUT30  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out6~DATAOUT31  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT28  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT29  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT30  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT31  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT32  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT33  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT34  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT35  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult3~0  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult3~1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult3~2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult3~3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult3~dataout  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult3~DATAOUT1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult3~DATAOUT2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult3~DATAOUT3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult3~DATAOUT4  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult3~DATAOUT5  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult3~DATAOUT6  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult3~DATAOUT7  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult3~DATAOUT8  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult3~DATAOUT9  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult3~DATAOUT10  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult3~DATAOUT11  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult3~DATAOUT12  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult3~DATAOUT13  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult3~DATAOUT14  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult3~DATAOUT15  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult3~DATAOUT16  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult3~DATAOUT17  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult3~DATAOUT18  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult3~DATAOUT19  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult3~DATAOUT20  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult3~DATAOUT21  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult3~DATAOUT22  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult3~DATAOUT23  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult3~DATAOUT24  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult3~DATAOUT25  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult3~DATAOUT26  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult3~DATAOUT27  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult3~DATAOUT28  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult3~DATAOUT29  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult3~DATAOUT30  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult3~DATAOUT31  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult5~0  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult5~1  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult5~2  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult5~3  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult5~dataout  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult5~DATAOUT1  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult5~DATAOUT2  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult5~DATAOUT3  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult5~DATAOUT4  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult5~DATAOUT5  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult5~DATAOUT6  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult5~DATAOUT7  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult5~DATAOUT8  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult5~DATAOUT9  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult5~DATAOUT10  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult5~DATAOUT11  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult5~DATAOUT12  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult5~DATAOUT13  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult5~DATAOUT14  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult5~DATAOUT15  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult5~DATAOUT16  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult5~DATAOUT17  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult5~DATAOUT18  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult5~DATAOUT19  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult5~DATAOUT20  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult5~DATAOUT21  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult5~DATAOUT22  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult5~DATAOUT23  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult5~DATAOUT24  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult5~DATAOUT25  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult5~DATAOUT26  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult5~DATAOUT27  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult5~DATAOUT28  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult5~DATAOUT29  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult5~DATAOUT30  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult5~DATAOUT31  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y48_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \s[0]~output (
	.i(\Mult0|auto_generated|w569w [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[0]~output .bus_hold = "false";
defparam \s[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \s[1]~output (
	.i(\Mult0|auto_generated|w569w [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[1]~output .bus_hold = "false";
defparam \s[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
fiftyfivenm_io_obuf \s[2]~output (
	.i(\Mult0|auto_generated|w569w [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[2]~output .bus_hold = "false";
defparam \s[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \s[3]~output (
	.i(\Mult0|auto_generated|w569w [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[3]~output .bus_hold = "false";
defparam \s[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \s[4]~output (
	.i(\Mult0|auto_generated|w569w [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[4]~output .bus_hold = "false";
defparam \s[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \s[5]~output (
	.i(\Mult0|auto_generated|w569w [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[5]~output .bus_hold = "false";
defparam \s[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \s[6]~output (
	.i(\Mult0|auto_generated|w569w [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[6]~output .bus_hold = "false";
defparam \s[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \s[7]~output (
	.i(\Mult0|auto_generated|w569w [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[7]~output .bus_hold = "false";
defparam \s[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \s[8]~output (
	.i(\Mult0|auto_generated|w569w [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[8]~output .bus_hold = "false";
defparam \s[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \s[9]~output (
	.i(\Mult0|auto_generated|w569w [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[9]~output .bus_hold = "false";
defparam \s[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \s[10]~output (
	.i(\Mult0|auto_generated|w569w [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[10]~output .bus_hold = "false";
defparam \s[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \s[11]~output (
	.i(\Mult0|auto_generated|w569w [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[11]~output .bus_hold = "false";
defparam \s[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \s[12]~output (
	.i(\Mult0|auto_generated|w569w [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[12]~output .bus_hold = "false";
defparam \s[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \s[13]~output (
	.i(\Mult0|auto_generated|w569w [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[13]~output .bus_hold = "false";
defparam \s[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \s[14]~output (
	.i(\Mult0|auto_generated|w569w [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[14]~output .bus_hold = "false";
defparam \s[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \s[15]~output (
	.i(\Mult0|auto_generated|w569w [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[15]~output .bus_hold = "false";
defparam \s[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
fiftyfivenm_io_obuf \s[16]~output (
	.i(\Mult0|auto_generated|w569w [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[16]~output .bus_hold = "false";
defparam \s[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \s[17]~output (
	.i(\Mult0|auto_generated|w569w [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[17]~output .bus_hold = "false";
defparam \s[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \s[18]~output (
	.i(\Mult0|auto_generated|op_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[18]~output .bus_hold = "false";
defparam \s[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \s[19]~output (
	.i(\Mult0|auto_generated|op_1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[19]~output .bus_hold = "false";
defparam \s[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \s[20]~output (
	.i(\Mult0|auto_generated|op_1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[20]~output .bus_hold = "false";
defparam \s[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \s[21]~output (
	.i(\Mult0|auto_generated|op_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[21]~output .bus_hold = "false";
defparam \s[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \s[22]~output (
	.i(\Mult0|auto_generated|op_1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[22]~output .bus_hold = "false";
defparam \s[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
fiftyfivenm_io_obuf \s[23]~output (
	.i(\Mult0|auto_generated|op_1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[23]~output .bus_hold = "false";
defparam \s[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \s[24]~output (
	.i(\Mult0|auto_generated|op_1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[24]~output .bus_hold = "false";
defparam \s[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \s[25]~output (
	.i(\Mult0|auto_generated|op_1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[25]~output .bus_hold = "false";
defparam \s[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \s[26]~output (
	.i(\Mult0|auto_generated|op_1~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[26]~output .bus_hold = "false";
defparam \s[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \s[27]~output (
	.i(\Mult0|auto_generated|op_1~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[27]~output .bus_hold = "false";
defparam \s[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \s[28]~output (
	.i(\Mult0|auto_generated|op_1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[28]~output .bus_hold = "false";
defparam \s[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \s[29]~output (
	.i(\Mult0|auto_generated|op_1~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[29]~output .bus_hold = "false";
defparam \s[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \s[30]~output (
	.i(\Mult0|auto_generated|op_1~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[30]~output .bus_hold = "false";
defparam \s[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \s[31]~output (
	.i(\Mult0|auto_generated|op_1~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[31]~output .bus_hold = "false";
defparam \s[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \e1[0]~input (
	.i(e1[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[0]~input_o ));
// synopsys translate_off
defparam \e1[0]~input .bus_hold = "false";
defparam \e1[0]~input .listen_to_nsleep_signal = "false";
defparam \e1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N15
fiftyfivenm_io_ibuf \e1[1]~input (
	.i(e1[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[1]~input_o ));
// synopsys translate_off
defparam \e1[1]~input .bus_hold = "false";
defparam \e1[1]~input .listen_to_nsleep_signal = "false";
defparam \e1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \e1[1]~input_o  $ (VCC)
// \Add0~1  = CARRY(\e1[1]~input_o )

	.dataa(\e1[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \e1[2]~input (
	.i(e1[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[2]~input_o ));
// synopsys translate_off
defparam \e1[2]~input .bus_hold = "false";
defparam \e1[2]~input .listen_to_nsleep_signal = "false";
defparam \e1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\e1[2]~input_o  & (!\Add0~1 )) # (!\e1[2]~input_o  & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!\e1[2]~input_o ))

	.dataa(gnd),
	.datab(\e1[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N29
fiftyfivenm_io_ibuf \e1[3]~input (
	.i(e1[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[3]~input_o ));
// synopsys translate_off
defparam \e1[3]~input .bus_hold = "false";
defparam \e1[3]~input .listen_to_nsleep_signal = "false";
defparam \e1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\e1[3]~input_o  & (\Add0~3  $ (GND))) # (!\e1[3]~input_o  & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\e1[3]~input_o  & !\Add0~3 ))

	.dataa(gnd),
	.datab(\e1[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \e1[4]~input (
	.i(e1[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[4]~input_o ));
// synopsys translate_off
defparam \e1[4]~input .bus_hold = "false";
defparam \e1[4]~input .listen_to_nsleep_signal = "false";
defparam \e1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\e1[4]~input_o  & (!\Add0~5 )) # (!\e1[4]~input_o  & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\e1[4]~input_o ))

	.dataa(gnd),
	.datab(\e1[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N22
fiftyfivenm_io_ibuf \e1[5]~input (
	.i(e1[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[5]~input_o ));
// synopsys translate_off
defparam \e1[5]~input .bus_hold = "false";
defparam \e1[5]~input .listen_to_nsleep_signal = "false";
defparam \e1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\e1[5]~input_o  & (\Add0~7  $ (GND))) # (!\e1[5]~input_o  & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\e1[5]~input_o  & !\Add0~7 ))

	.dataa(gnd),
	.datab(\e1[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \e1[6]~input (
	.i(e1[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[6]~input_o ));
// synopsys translate_off
defparam \e1[6]~input .bus_hold = "false";
defparam \e1[6]~input .listen_to_nsleep_signal = "false";
defparam \e1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\e1[6]~input_o  & (!\Add0~9 )) # (!\e1[6]~input_o  & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\e1[6]~input_o ))

	.dataa(gnd),
	.datab(\e1[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N1
fiftyfivenm_io_ibuf \e1[7]~input (
	.i(e1[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[7]~input_o ));
// synopsys translate_off
defparam \e1[7]~input .bus_hold = "false";
defparam \e1[7]~input .listen_to_nsleep_signal = "false";
defparam \e1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\e1[7]~input_o  & (\Add0~11  $ (GND))) # (!\e1[7]~input_o  & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((\e1[7]~input_o  & !\Add0~11 ))

	.dataa(gnd),
	.datab(\e1[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \e1[8]~input (
	.i(e1[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[8]~input_o ));
// synopsys translate_off
defparam \e1[8]~input .bus_hold = "false";
defparam \e1[8]~input .listen_to_nsleep_signal = "false";
defparam \e1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\e1[8]~input_o  & (!\Add0~13 )) # (!\e1[8]~input_o  & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!\e1[8]~input_o ))

	.dataa(gnd),
	.datab(\e1[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N29
fiftyfivenm_io_ibuf \e1[9]~input (
	.i(e1[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[9]~input_o ));
// synopsys translate_off
defparam \e1[9]~input .bus_hold = "false";
defparam \e1[9]~input .listen_to_nsleep_signal = "false";
defparam \e1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\e1[9]~input_o  & (\Add0~15  $ (GND))) # (!\e1[9]~input_o  & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((\e1[9]~input_o  & !\Add0~15 ))

	.dataa(\e1[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \e1[10]~input (
	.i(e1[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[10]~input_o ));
// synopsys translate_off
defparam \e1[10]~input .bus_hold = "false";
defparam \e1[10]~input .listen_to_nsleep_signal = "false";
defparam \e1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
fiftyfivenm_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\e1[10]~input_o  & (!\Add0~17 )) # (!\e1[10]~input_o  & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!\e1[10]~input_o ))

	.dataa(gnd),
	.datab(\e1[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
fiftyfivenm_io_ibuf \e1[11]~input (
	.i(e1[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[11]~input_o ));
// synopsys translate_off
defparam \e1[11]~input .bus_hold = "false";
defparam \e1[11]~input .listen_to_nsleep_signal = "false";
defparam \e1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
fiftyfivenm_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\e1[11]~input_o  & (\Add0~19  $ (GND))) # (!\e1[11]~input_o  & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((\e1[11]~input_o  & !\Add0~19 ))

	.dataa(gnd),
	.datab(\e1[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N15
fiftyfivenm_io_ibuf \e1[12]~input (
	.i(e1[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[12]~input_o ));
// synopsys translate_off
defparam \e1[12]~input .bus_hold = "false";
defparam \e1[12]~input .listen_to_nsleep_signal = "false";
defparam \e1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
fiftyfivenm_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\e1[12]~input_o  & (!\Add0~21 )) # (!\e1[12]~input_o  & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!\e1[12]~input_o ))

	.dataa(\e1[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \e1[13]~input (
	.i(e1[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[13]~input_o ));
// synopsys translate_off
defparam \e1[13]~input .bus_hold = "false";
defparam \e1[13]~input .listen_to_nsleep_signal = "false";
defparam \e1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
fiftyfivenm_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\e1[13]~input_o  & (\Add0~23  $ (GND))) # (!\e1[13]~input_o  & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((\e1[13]~input_o  & !\Add0~23 ))

	.dataa(\e1[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \e1[14]~input (
	.i(e1[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[14]~input_o ));
// synopsys translate_off
defparam \e1[14]~input .bus_hold = "false";
defparam \e1[14]~input .listen_to_nsleep_signal = "false";
defparam \e1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
fiftyfivenm_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\e1[14]~input_o  & (!\Add0~25 )) # (!\e1[14]~input_o  & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!\e1[14]~input_o ))

	.dataa(gnd),
	.datab(\e1[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \e1[15]~input (
	.i(e1[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[15]~input_o ));
// synopsys translate_off
defparam \e1[15]~input .bus_hold = "false";
defparam \e1[15]~input .listen_to_nsleep_signal = "false";
defparam \e1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
fiftyfivenm_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\e1[15]~input_o  & (\Add0~27  $ (GND))) # (!\e1[15]~input_o  & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((\e1[15]~input_o  & !\Add0~27 ))

	.dataa(\e1[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
fiftyfivenm_io_ibuf \e1[16]~input (
	.i(e1[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[16]~input_o ));
// synopsys translate_off
defparam \e1[16]~input .bus_hold = "false";
defparam \e1[16]~input .listen_to_nsleep_signal = "false";
defparam \e1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
fiftyfivenm_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\e1[16]~input_o  & (!\Add0~29 )) # (!\e1[16]~input_o  & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!\e1[16]~input_o ))

	.dataa(\e1[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \e1[17]~input (
	.i(e1[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[17]~input_o ));
// synopsys translate_off
defparam \e1[17]~input .bus_hold = "false";
defparam \e1[17]~input .listen_to_nsleep_signal = "false";
defparam \e1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
fiftyfivenm_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\e1[17]~input_o  & (\Add0~31  $ (GND))) # (!\e1[17]~input_o  & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((\e1[17]~input_o  & !\Add0~31 ))

	.dataa(\e1[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hA50A;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
fiftyfivenm_io_ibuf \e2[0]~input (
	.i(e2[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[0]~input_o ));
// synopsys translate_off
defparam \e2[0]~input .bus_hold = "false";
defparam \e2[0]~input .listen_to_nsleep_signal = "false";
defparam \e2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
fiftyfivenm_io_ibuf \e2[1]~input (
	.i(e2[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[1]~input_o ));
// synopsys translate_off
defparam \e2[1]~input .bus_hold = "false";
defparam \e2[1]~input .listen_to_nsleep_signal = "false";
defparam \e2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \e2[2]~input (
	.i(e2[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[2]~input_o ));
// synopsys translate_off
defparam \e2[2]~input .bus_hold = "false";
defparam \e2[2]~input .listen_to_nsleep_signal = "false";
defparam \e2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \e2[3]~input (
	.i(e2[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[3]~input_o ));
// synopsys translate_off
defparam \e2[3]~input .bus_hold = "false";
defparam \e2[3]~input .listen_to_nsleep_signal = "false";
defparam \e2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \e2[4]~input (
	.i(e2[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[4]~input_o ));
// synopsys translate_off
defparam \e2[4]~input .bus_hold = "false";
defparam \e2[4]~input .listen_to_nsleep_signal = "false";
defparam \e2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \e2[5]~input (
	.i(e2[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[5]~input_o ));
// synopsys translate_off
defparam \e2[5]~input .bus_hold = "false";
defparam \e2[5]~input .listen_to_nsleep_signal = "false";
defparam \e2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
fiftyfivenm_io_ibuf \e2[6]~input (
	.i(e2[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[6]~input_o ));
// synopsys translate_off
defparam \e2[6]~input .bus_hold = "false";
defparam \e2[6]~input .listen_to_nsleep_signal = "false";
defparam \e2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N29
fiftyfivenm_io_ibuf \e2[7]~input (
	.i(e2[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[7]~input_o ));
// synopsys translate_off
defparam \e2[7]~input .bus_hold = "false";
defparam \e2[7]~input .listen_to_nsleep_signal = "false";
defparam \e2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \e2[8]~input (
	.i(e2[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[8]~input_o ));
// synopsys translate_off
defparam \e2[8]~input .bus_hold = "false";
defparam \e2[8]~input .listen_to_nsleep_signal = "false";
defparam \e2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \e2[9]~input (
	.i(e2[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[9]~input_o ));
// synopsys translate_off
defparam \e2[9]~input .bus_hold = "false";
defparam \e2[9]~input .listen_to_nsleep_signal = "false";
defparam \e2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \e2[10]~input (
	.i(e2[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[10]~input_o ));
// synopsys translate_off
defparam \e2[10]~input .bus_hold = "false";
defparam \e2[10]~input .listen_to_nsleep_signal = "false";
defparam \e2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
fiftyfivenm_io_ibuf \e2[11]~input (
	.i(e2[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[11]~input_o ));
// synopsys translate_off
defparam \e2[11]~input .bus_hold = "false";
defparam \e2[11]~input .listen_to_nsleep_signal = "false";
defparam \e2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \e2[12]~input (
	.i(e2[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[12]~input_o ));
// synopsys translate_off
defparam \e2[12]~input .bus_hold = "false";
defparam \e2[12]~input .listen_to_nsleep_signal = "false";
defparam \e2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \e2[13]~input (
	.i(e2[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[13]~input_o ));
// synopsys translate_off
defparam \e2[13]~input .bus_hold = "false";
defparam \e2[13]~input .listen_to_nsleep_signal = "false";
defparam \e2[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \e2[14]~input (
	.i(e2[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[14]~input_o ));
// synopsys translate_off
defparam \e2[14]~input .bus_hold = "false";
defparam \e2[14]~input .listen_to_nsleep_signal = "false";
defparam \e2[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \e2[15]~input (
	.i(e2[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[15]~input_o ));
// synopsys translate_off
defparam \e2[15]~input .bus_hold = "false";
defparam \e2[15]~input .listen_to_nsleep_signal = "false";
defparam \e2[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \e2[16]~input (
	.i(e2[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[16]~input_o ));
// synopsys translate_off
defparam \e2[16]~input .bus_hold = "false";
defparam \e2[16]~input .listen_to_nsleep_signal = "false";
defparam \e2[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \e2[17]~input (
	.i(e2[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[17]~input_o ));
// synopsys translate_off
defparam \e2[17]~input .bus_hold = "false";
defparam \e2[17]~input .listen_to_nsleep_signal = "false";
defparam \e2[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X28_Y13_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,
\Add0~2_combout ,\Add0~0_combout ,\e1[0]~input_o }),
	.datab({\e2[17]~input_o ,\e2[16]~input_o ,\e2[15]~input_o ,\e2[14]~input_o ,\e2[13]~input_o ,\e2[12]~input_o ,\e2[11]~input_o ,\e2[10]~input_o ,\e2[9]~input_o ,\e2[8]~input_o ,\e2[7]~input_o ,\e2[6]~input_o ,\e2[5]~input_o ,\e2[4]~input_o ,\e2[3]~input_o ,\e2[2]~input_o ,
\e2[1]~input_o ,\e2[0]~input_o }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X28_Y13_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT35 ,\Mult0|auto_generated|mac_mult1~DATAOUT34 ,\Mult0|auto_generated|mac_mult1~DATAOUT33 ,\Mult0|auto_generated|mac_mult1~DATAOUT32 ,\Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
fiftyfivenm_io_ibuf \e1[18]~input (
	.i(e1[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[18]~input_o ));
// synopsys translate_off
defparam \e1[18]~input .bus_hold = "false";
defparam \e1[18]~input .listen_to_nsleep_signal = "false";
defparam \e1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
fiftyfivenm_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\e1[18]~input_o  & (!\Add0~33 )) # (!\e1[18]~input_o  & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!\e1[18]~input_o ))

	.dataa(gnd),
	.datab(\e1[18]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \e1[19]~input (
	.i(e1[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[19]~input_o ));
// synopsys translate_off
defparam \e1[19]~input .bus_hold = "false";
defparam \e1[19]~input .listen_to_nsleep_signal = "false";
defparam \e1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
fiftyfivenm_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\e1[19]~input_o  & (\Add0~35  $ (GND))) # (!\e1[19]~input_o  & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((\e1[19]~input_o  & !\Add0~35 ))

	.dataa(\e1[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
fiftyfivenm_io_ibuf \e1[20]~input (
	.i(e1[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[20]~input_o ));
// synopsys translate_off
defparam \e1[20]~input .bus_hold = "false";
defparam \e1[20]~input .listen_to_nsleep_signal = "false";
defparam \e1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
fiftyfivenm_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\e1[20]~input_o  & (!\Add0~37 )) # (!\e1[20]~input_o  & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!\e1[20]~input_o ))

	.dataa(\e1[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N29
fiftyfivenm_io_ibuf \e1[21]~input (
	.i(e1[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[21]~input_o ));
// synopsys translate_off
defparam \e1[21]~input .bus_hold = "false";
defparam \e1[21]~input .listen_to_nsleep_signal = "false";
defparam \e1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
fiftyfivenm_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\e1[21]~input_o  & (\Add0~39  $ (GND))) # (!\e1[21]~input_o  & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((\e1[21]~input_o  & !\Add0~39 ))

	.dataa(gnd),
	.datab(\e1[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \e1[22]~input (
	.i(e1[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[22]~input_o ));
// synopsys translate_off
defparam \e1[22]~input .bus_hold = "false";
defparam \e1[22]~input .listen_to_nsleep_signal = "false";
defparam \e1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
fiftyfivenm_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\e1[22]~input_o  & (!\Add0~41 )) # (!\e1[22]~input_o  & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!\e1[22]~input_o ))

	.dataa(\e1[22]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \e1[23]~input (
	.i(e1[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[23]~input_o ));
// synopsys translate_off
defparam \e1[23]~input .bus_hold = "false";
defparam \e1[23]~input .listen_to_nsleep_signal = "false";
defparam \e1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
fiftyfivenm_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\e1[23]~input_o  & (\Add0~43  $ (GND))) # (!\e1[23]~input_o  & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((\e1[23]~input_o  & !\Add0~43 ))

	.dataa(gnd),
	.datab(\e1[23]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hC30C;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \e1[24]~input (
	.i(e1[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[24]~input_o ));
// synopsys translate_off
defparam \e1[24]~input .bus_hold = "false";
defparam \e1[24]~input .listen_to_nsleep_signal = "false";
defparam \e1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
fiftyfivenm_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\e1[24]~input_o  & (!\Add0~45 )) # (!\e1[24]~input_o  & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!\e1[24]~input_o ))

	.dataa(gnd),
	.datab(\e1[24]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N29
fiftyfivenm_io_ibuf \e1[25]~input (
	.i(e1[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[25]~input_o ));
// synopsys translate_off
defparam \e1[25]~input .bus_hold = "false";
defparam \e1[25]~input .listen_to_nsleep_signal = "false";
defparam \e1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
fiftyfivenm_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\e1[25]~input_o  & (\Add0~47  $ (GND))) # (!\e1[25]~input_o  & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((\e1[25]~input_o  & !\Add0~47 ))

	.dataa(gnd),
	.datab(\e1[25]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N15
fiftyfivenm_io_ibuf \e1[26]~input (
	.i(e1[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[26]~input_o ));
// synopsys translate_off
defparam \e1[26]~input .bus_hold = "false";
defparam \e1[26]~input .listen_to_nsleep_signal = "false";
defparam \e1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
fiftyfivenm_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\e1[26]~input_o  & (!\Add0~49 )) # (!\e1[26]~input_o  & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!\e1[26]~input_o ))

	.dataa(gnd),
	.datab(\e1[26]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \e1[27]~input (
	.i(e1[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[27]~input_o ));
// synopsys translate_off
defparam \e1[27]~input .bus_hold = "false";
defparam \e1[27]~input .listen_to_nsleep_signal = "false";
defparam \e1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
fiftyfivenm_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\e1[27]~input_o  & (\Add0~51  $ (GND))) # (!\e1[27]~input_o  & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((\e1[27]~input_o  & !\Add0~51 ))

	.dataa(\e1[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
fiftyfivenm_io_ibuf \e1[28]~input (
	.i(e1[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[28]~input_o ));
// synopsys translate_off
defparam \e1[28]~input .bus_hold = "false";
defparam \e1[28]~input .listen_to_nsleep_signal = "false";
defparam \e1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
fiftyfivenm_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\e1[28]~input_o  & (!\Add0~53 )) # (!\e1[28]~input_o  & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!\e1[28]~input_o ))

	.dataa(\e1[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \e1[29]~input (
	.i(e1[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[29]~input_o ));
// synopsys translate_off
defparam \e1[29]~input .bus_hold = "false";
defparam \e1[29]~input .listen_to_nsleep_signal = "false";
defparam \e1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
fiftyfivenm_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (\e1[29]~input_o  & (\Add0~55  $ (GND))) # (!\e1[29]~input_o  & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((\e1[29]~input_o  & !\Add0~55 ))

	.dataa(gnd),
	.datab(\e1[29]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \e1[30]~input (
	.i(e1[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[30]~input_o ));
// synopsys translate_off
defparam \e1[30]~input .bus_hold = "false";
defparam \e1[30]~input .listen_to_nsleep_signal = "false";
defparam \e1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
fiftyfivenm_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\e1[30]~input_o  & (!\Add0~57 )) # (!\e1[30]~input_o  & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!\e1[30]~input_o ))

	.dataa(\e1[30]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N15
fiftyfivenm_io_ibuf \e1[31]~input (
	.i(e1[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e1[31]~input_o ));
// synopsys translate_off
defparam \e1[31]~input .bus_hold = "false";
defparam \e1[31]~input .listen_to_nsleep_signal = "false";
defparam \e1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
fiftyfivenm_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = \e1[31]~input_o  $ (!\Add0~59 )

	.dataa(gnd),
	.datab(\e1[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC3C3;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X28_Y15_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\e2[17]~input_o ,\e2[16]~input_o ,\e2[15]~input_o ,\e2[14]~input_o ,\e2[13]~input_o ,\e2[12]~input_o ,\e2[11]~input_o ,\e2[10]~input_o ,\e2[9]~input_o ,\e2[8]~input_o ,\e2[7]~input_o ,\e2[6]~input_o ,\e2[5]~input_o ,\e2[4]~input_o ,\e2[3]~input_o ,\e2[2]~input_o ,
\e2[1]~input_o ,\e2[0]~input_o }),
	.datab({\Add0~60_combout ,\Add0~58_combout ,\Add0~56_combout ,\Add0~54_combout ,\Add0~52_combout ,\Add0~50_combout ,\Add0~48_combout ,\Add0~46_combout ,\Add0~44_combout ,\Add0~42_combout ,\Add0~40_combout ,\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X28_Y15_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult5~DATAOUT31 ,\Mult0|auto_generated|mac_mult5~DATAOUT30 ,\Mult0|auto_generated|mac_mult5~DATAOUT29 ,\Mult0|auto_generated|mac_mult5~DATAOUT28 ,\Mult0|auto_generated|mac_mult5~DATAOUT27 ,\Mult0|auto_generated|mac_mult5~DATAOUT26 ,
\Mult0|auto_generated|mac_mult5~DATAOUT25 ,\Mult0|auto_generated|mac_mult5~DATAOUT24 ,\Mult0|auto_generated|mac_mult5~DATAOUT23 ,\Mult0|auto_generated|mac_mult5~DATAOUT22 ,\Mult0|auto_generated|mac_mult5~DATAOUT21 ,\Mult0|auto_generated|mac_mult5~DATAOUT20 ,
\Mult0|auto_generated|mac_mult5~DATAOUT19 ,\Mult0|auto_generated|mac_mult5~DATAOUT18 ,\Mult0|auto_generated|mac_mult5~DATAOUT17 ,\Mult0|auto_generated|mac_mult5~DATAOUT16 ,\Mult0|auto_generated|mac_mult5~DATAOUT15 ,\Mult0|auto_generated|mac_mult5~DATAOUT14 ,
\Mult0|auto_generated|mac_mult5~DATAOUT13 ,\Mult0|auto_generated|mac_mult5~DATAOUT12 ,\Mult0|auto_generated|mac_mult5~DATAOUT11 ,\Mult0|auto_generated|mac_mult5~DATAOUT10 ,\Mult0|auto_generated|mac_mult5~DATAOUT9 ,\Mult0|auto_generated|mac_mult5~DATAOUT8 ,
\Mult0|auto_generated|mac_mult5~DATAOUT7 ,\Mult0|auto_generated|mac_mult5~DATAOUT6 ,\Mult0|auto_generated|mac_mult5~DATAOUT5 ,\Mult0|auto_generated|mac_mult5~DATAOUT4 ,\Mult0|auto_generated|mac_mult5~DATAOUT3 ,\Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\Mult0|auto_generated|mac_mult5~DATAOUT1 ,\Mult0|auto_generated|mac_mult5~dataout ,\Mult0|auto_generated|mac_mult5~3 ,\Mult0|auto_generated|mac_mult5~2 ,\Mult0|auto_generated|mac_mult5~1 ,\Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \e2[18]~input (
	.i(e2[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[18]~input_o ));
// synopsys translate_off
defparam \e2[18]~input .bus_hold = "false";
defparam \e2[18]~input .listen_to_nsleep_signal = "false";
defparam \e2[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \e2[19]~input (
	.i(e2[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[19]~input_o ));
// synopsys translate_off
defparam \e2[19]~input .bus_hold = "false";
defparam \e2[19]~input .listen_to_nsleep_signal = "false";
defparam \e2[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \e2[20]~input (
	.i(e2[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[20]~input_o ));
// synopsys translate_off
defparam \e2[20]~input .bus_hold = "false";
defparam \e2[20]~input .listen_to_nsleep_signal = "false";
defparam \e2[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \e2[21]~input (
	.i(e2[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[21]~input_o ));
// synopsys translate_off
defparam \e2[21]~input .bus_hold = "false";
defparam \e2[21]~input .listen_to_nsleep_signal = "false";
defparam \e2[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \e2[22]~input (
	.i(e2[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[22]~input_o ));
// synopsys translate_off
defparam \e2[22]~input .bus_hold = "false";
defparam \e2[22]~input .listen_to_nsleep_signal = "false";
defparam \e2[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
fiftyfivenm_io_ibuf \e2[23]~input (
	.i(e2[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[23]~input_o ));
// synopsys translate_off
defparam \e2[23]~input .bus_hold = "false";
defparam \e2[23]~input .listen_to_nsleep_signal = "false";
defparam \e2[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
fiftyfivenm_io_ibuf \e2[24]~input (
	.i(e2[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[24]~input_o ));
// synopsys translate_off
defparam \e2[24]~input .bus_hold = "false";
defparam \e2[24]~input .listen_to_nsleep_signal = "false";
defparam \e2[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
fiftyfivenm_io_ibuf \e2[25]~input (
	.i(e2[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[25]~input_o ));
// synopsys translate_off
defparam \e2[25]~input .bus_hold = "false";
defparam \e2[25]~input .listen_to_nsleep_signal = "false";
defparam \e2[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \e2[26]~input (
	.i(e2[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[26]~input_o ));
// synopsys translate_off
defparam \e2[26]~input .bus_hold = "false";
defparam \e2[26]~input .listen_to_nsleep_signal = "false";
defparam \e2[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N22
fiftyfivenm_io_ibuf \e2[27]~input (
	.i(e2[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[27]~input_o ));
// synopsys translate_off
defparam \e2[27]~input .bus_hold = "false";
defparam \e2[27]~input .listen_to_nsleep_signal = "false";
defparam \e2[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
fiftyfivenm_io_ibuf \e2[28]~input (
	.i(e2[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[28]~input_o ));
// synopsys translate_off
defparam \e2[28]~input .bus_hold = "false";
defparam \e2[28]~input .listen_to_nsleep_signal = "false";
defparam \e2[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \e2[29]~input (
	.i(e2[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[29]~input_o ));
// synopsys translate_off
defparam \e2[29]~input .bus_hold = "false";
defparam \e2[29]~input .listen_to_nsleep_signal = "false";
defparam \e2[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \e2[30]~input (
	.i(e2[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[30]~input_o ));
// synopsys translate_off
defparam \e2[30]~input .bus_hold = "false";
defparam \e2[30]~input .listen_to_nsleep_signal = "false";
defparam \e2[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \e2[31]~input (
	.i(e2[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\e2[31]~input_o ));
// synopsys translate_off
defparam \e2[31]~input .bus_hold = "false";
defparam \e2[31]~input .listen_to_nsleep_signal = "false";
defparam \e2[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X28_Y12_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,
\Add0~2_combout ,\Add0~0_combout ,\e1[0]~input_o }),
	.datab({\e2[31]~input_o ,\e2[30]~input_o ,\e2[29]~input_o ,\e2[28]~input_o ,\e2[27]~input_o ,\e2[26]~input_o ,\e2[25]~input_o ,\e2[24]~input_o ,\e2[23]~input_o ,\e2[22]~input_o ,\e2[21]~input_o ,\e2[20]~input_o ,\e2[19]~input_o ,\e2[18]~input_o ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X28_Y12_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult3~DATAOUT31 ,\Mult0|auto_generated|mac_mult3~DATAOUT30 ,\Mult0|auto_generated|mac_mult3~DATAOUT29 ,\Mult0|auto_generated|mac_mult3~DATAOUT28 ,\Mult0|auto_generated|mac_mult3~DATAOUT27 ,\Mult0|auto_generated|mac_mult3~DATAOUT26 ,
\Mult0|auto_generated|mac_mult3~DATAOUT25 ,\Mult0|auto_generated|mac_mult3~DATAOUT24 ,\Mult0|auto_generated|mac_mult3~DATAOUT23 ,\Mult0|auto_generated|mac_mult3~DATAOUT22 ,\Mult0|auto_generated|mac_mult3~DATAOUT21 ,\Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\Mult0|auto_generated|mac_mult3~DATAOUT19 ,\Mult0|auto_generated|mac_mult3~DATAOUT18 ,\Mult0|auto_generated|mac_mult3~DATAOUT17 ,\Mult0|auto_generated|mac_mult3~DATAOUT16 ,\Mult0|auto_generated|mac_mult3~DATAOUT15 ,\Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\Mult0|auto_generated|mac_mult3~DATAOUT13 ,\Mult0|auto_generated|mac_mult3~DATAOUT12 ,\Mult0|auto_generated|mac_mult3~DATAOUT11 ,\Mult0|auto_generated|mac_mult3~DATAOUT10 ,\Mult0|auto_generated|mac_mult3~DATAOUT9 ,\Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\Mult0|auto_generated|mac_mult3~DATAOUT7 ,\Mult0|auto_generated|mac_mult3~DATAOUT6 ,\Mult0|auto_generated|mac_mult3~DATAOUT5 ,\Mult0|auto_generated|mac_mult3~DATAOUT4 ,\Mult0|auto_generated|mac_mult3~DATAOUT3 ,\Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\Mult0|auto_generated|mac_mult3~DATAOUT1 ,\Mult0|auto_generated|mac_mult3~dataout ,\Mult0|auto_generated|mac_mult3~3 ,\Mult0|auto_generated|mac_mult3~2 ,\Mult0|auto_generated|mac_mult3~1 ,\Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~0 (
// Equation(s):
// \Mult0|auto_generated|op_2~0_combout  = (\Mult0|auto_generated|mac_out6~dataout  & (\Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\Mult0|auto_generated|mac_out6~dataout  & (\Mult0|auto_generated|mac_out4~dataout  & VCC))
// \Mult0|auto_generated|op_2~1  = CARRY((\Mult0|auto_generated|mac_out6~dataout  & \Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\Mult0|auto_generated|mac_out6~dataout ),
	.datab(\Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_2~0_combout ),
	.cout(\Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = (\Mult0|auto_generated|op_2~0_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\Mult0|auto_generated|op_2~0_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \Mult0|auto_generated|op_1~1  = CARRY((\Mult0|auto_generated|op_2~0_combout  & \Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\Mult0|auto_generated|op_2~0_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.cout(\Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~2 (
// Equation(s):
// \Mult0|auto_generated|op_2~2_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT1  & ((\Mult0|auto_generated|mac_out6~DATAOUT1  & (\Mult0|auto_generated|op_2~1  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT1  & (!\Mult0|auto_generated|op_2~1 )))) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT1  & ((\Mult0|auto_generated|mac_out6~DATAOUT1  & (!\Mult0|auto_generated|op_2~1 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT1  & ((\Mult0|auto_generated|op_2~1 ) # (GND)))))
// \Mult0|auto_generated|op_2~3  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT1  & (!\Mult0|auto_generated|mac_out6~DATAOUT1  & !\Mult0|auto_generated|op_2~1 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT1  & ((!\Mult0|auto_generated|op_2~1 ) # 
// (!\Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~1 ),
	.combout(\Mult0|auto_generated|op_2~2_combout ),
	.cout(\Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~2 (
// Equation(s):
// \Mult0|auto_generated|op_1~2_combout  = (\Mult0|auto_generated|op_2~2_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & (\Mult0|auto_generated|op_1~1  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Mult0|auto_generated|op_1~1 )))) # 
// (!\Mult0|auto_generated|op_2~2_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Mult0|auto_generated|op_1~1 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|op_1~1 ) # (GND)))))
// \Mult0|auto_generated|op_1~3  = CARRY((\Mult0|auto_generated|op_2~2_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT19  & !\Mult0|auto_generated|op_1~1 )) # (!\Mult0|auto_generated|op_2~2_combout  & ((!\Mult0|auto_generated|op_1~1 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|op_2~2_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~1 ),
	.combout(\Mult0|auto_generated|op_1~2_combout ),
	.cout(\Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~4 (
// Equation(s):
// \Mult0|auto_generated|op_2~4_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT2  $ (\Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\Mult0|auto_generated|op_2~3 )))) # (GND)
// \Mult0|auto_generated|op_2~5  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT2  & ((\Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\Mult0|auto_generated|op_2~3 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT2  & (\Mult0|auto_generated|mac_out6~DATAOUT2  & 
// !\Mult0|auto_generated|op_2~3 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~3 ),
	.combout(\Mult0|auto_generated|op_2~4_combout ),
	.cout(\Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~4 (
// Equation(s):
// \Mult0|auto_generated|op_1~4_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT20  $ (\Mult0|auto_generated|op_2~4_combout  $ (!\Mult0|auto_generated|op_1~3 )))) # (GND)
// \Mult0|auto_generated|op_1~5  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT20  & ((\Mult0|auto_generated|op_2~4_combout ) # (!\Mult0|auto_generated|op_1~3 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT20  & (\Mult0|auto_generated|op_2~4_combout  & 
// !\Mult0|auto_generated|op_1~3 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\Mult0|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~3 ),
	.combout(\Mult0|auto_generated|op_1~4_combout ),
	.cout(\Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~6 (
// Equation(s):
// \Mult0|auto_generated|op_2~6_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT3  & ((\Mult0|auto_generated|mac_out4~DATAOUT3  & (\Mult0|auto_generated|op_2~5  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & (!\Mult0|auto_generated|op_2~5 )))) # 
// (!\Mult0|auto_generated|mac_out6~DATAOUT3  & ((\Mult0|auto_generated|mac_out4~DATAOUT3  & (!\Mult0|auto_generated|op_2~5 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & ((\Mult0|auto_generated|op_2~5 ) # (GND)))))
// \Mult0|auto_generated|op_2~7  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT3  & (!\Mult0|auto_generated|mac_out4~DATAOUT3  & !\Mult0|auto_generated|op_2~5 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\Mult0|auto_generated|op_2~5 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~5 ),
	.combout(\Mult0|auto_generated|op_2~6_combout ),
	.cout(\Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~6 (
// Equation(s):
// \Mult0|auto_generated|op_1~6_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Mult0|auto_generated|op_2~6_combout  & (\Mult0|auto_generated|op_1~5  & VCC)) # (!\Mult0|auto_generated|op_2~6_combout  & (!\Mult0|auto_generated|op_1~5 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Mult0|auto_generated|op_2~6_combout  & (!\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|op_2~6_combout  & ((\Mult0|auto_generated|op_1~5 ) # (GND)))))
// \Mult0|auto_generated|op_1~7  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Mult0|auto_generated|op_2~6_combout  & !\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Mult0|auto_generated|op_1~5 ) # 
// (!\Mult0|auto_generated|op_2~6_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Mult0|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~5 ),
	.combout(\Mult0|auto_generated|op_1~6_combout ),
	.cout(\Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~8 (
// Equation(s):
// \Mult0|auto_generated|op_2~8_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT4  $ (\Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\Mult0|auto_generated|op_2~7 )))) # (GND)
// \Mult0|auto_generated|op_2~9  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT4  & ((\Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\Mult0|auto_generated|op_2~7 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT4  & (\Mult0|auto_generated|mac_out6~DATAOUT4  & 
// !\Mult0|auto_generated|op_2~7 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~7 ),
	.combout(\Mult0|auto_generated|op_2~8_combout ),
	.cout(\Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~8 (
// Equation(s):
// \Mult0|auto_generated|op_1~8_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT22  $ (\Mult0|auto_generated|op_2~8_combout  $ (!\Mult0|auto_generated|op_1~7 )))) # (GND)
// \Mult0|auto_generated|op_1~9  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT22  & ((\Mult0|auto_generated|op_2~8_combout ) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT22  & (\Mult0|auto_generated|op_2~8_combout  & 
// !\Mult0|auto_generated|op_1~7 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.combout(\Mult0|auto_generated|op_1~8_combout ),
	.cout(\Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~10 (
// Equation(s):
// \Mult0|auto_generated|op_2~10_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT5  & (\Mult0|auto_generated|op_2~9  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT5  & (!\Mult0|auto_generated|op_2~9 )))) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT5  & (!\Mult0|auto_generated|op_2~9 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT5  & ((\Mult0|auto_generated|op_2~9 ) # (GND)))))
// \Mult0|auto_generated|op_2~11  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT5  & (!\Mult0|auto_generated|mac_out6~DATAOUT5  & !\Mult0|auto_generated|op_2~9 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT5  & ((!\Mult0|auto_generated|op_2~9 ) # 
// (!\Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~9 ),
	.combout(\Mult0|auto_generated|op_2~10_combout ),
	.cout(\Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = (\Mult0|auto_generated|op_2~10_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT23  & (\Mult0|auto_generated|op_1~9  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\Mult0|auto_generated|op_1~9 )))) # 
// (!\Mult0|auto_generated|op_2~10_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\Mult0|auto_generated|op_1~9 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\Mult0|auto_generated|op_1~9 ) # (GND)))))
// \Mult0|auto_generated|op_1~11  = CARRY((\Mult0|auto_generated|op_2~10_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT23  & !\Mult0|auto_generated|op_1~9 )) # (!\Mult0|auto_generated|op_2~10_combout  & ((!\Mult0|auto_generated|op_1~9 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|op_2~10_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~9 ),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.cout(\Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~12 (
// Equation(s):
// \Mult0|auto_generated|op_2~12_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT6  $ (\Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\Mult0|auto_generated|op_2~11 )))) # (GND)
// \Mult0|auto_generated|op_2~13  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT6  & ((\Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\Mult0|auto_generated|op_2~11 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT6  & (\Mult0|auto_generated|mac_out6~DATAOUT6  & 
// !\Mult0|auto_generated|op_2~11 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~11 ),
	.combout(\Mult0|auto_generated|op_2~12_combout ),
	.cout(\Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~12 (
// Equation(s):
// \Mult0|auto_generated|op_1~12_combout  = ((\Mult0|auto_generated|op_2~12_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\Mult0|auto_generated|op_1~11 )))) # (GND)
// \Mult0|auto_generated|op_1~13  = CARRY((\Mult0|auto_generated|op_2~12_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\Mult0|auto_generated|op_1~11 ))) # (!\Mult0|auto_generated|op_2~12_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT24  & 
// !\Mult0|auto_generated|op_1~11 )))

	.dataa(\Mult0|auto_generated|op_2~12_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~11 ),
	.combout(\Mult0|auto_generated|op_1~12_combout ),
	.cout(\Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~14 (
// Equation(s):
// \Mult0|auto_generated|op_2~14_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT7  & ((\Mult0|auto_generated|mac_out4~DATAOUT7  & (\Mult0|auto_generated|op_2~13  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & (!\Mult0|auto_generated|op_2~13 )))) # 
// (!\Mult0|auto_generated|mac_out6~DATAOUT7  & ((\Mult0|auto_generated|mac_out4~DATAOUT7  & (!\Mult0|auto_generated|op_2~13 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & ((\Mult0|auto_generated|op_2~13 ) # (GND)))))
// \Mult0|auto_generated|op_2~15  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT7  & (!\Mult0|auto_generated|mac_out4~DATAOUT7  & !\Mult0|auto_generated|op_2~13 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT7  & ((!\Mult0|auto_generated|op_2~13 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~13 ),
	.combout(\Mult0|auto_generated|op_2~14_combout ),
	.cout(\Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~14 (
// Equation(s):
// \Mult0|auto_generated|op_1~14_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\Mult0|auto_generated|op_2~14_combout  & (\Mult0|auto_generated|op_1~13  & VCC)) # (!\Mult0|auto_generated|op_2~14_combout  & (!\Mult0|auto_generated|op_1~13 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\Mult0|auto_generated|op_2~14_combout  & (!\Mult0|auto_generated|op_1~13 )) # (!\Mult0|auto_generated|op_2~14_combout  & ((\Mult0|auto_generated|op_1~13 ) # (GND)))))
// \Mult0|auto_generated|op_1~15  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\Mult0|auto_generated|op_2~14_combout  & !\Mult0|auto_generated|op_1~13 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\Mult0|auto_generated|op_1~13 ) # 
// (!\Mult0|auto_generated|op_2~14_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\Mult0|auto_generated|op_2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~13 ),
	.combout(\Mult0|auto_generated|op_1~14_combout ),
	.cout(\Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~16 (
// Equation(s):
// \Mult0|auto_generated|op_2~16_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT8  $ (\Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\Mult0|auto_generated|op_2~15 )))) # (GND)
// \Mult0|auto_generated|op_2~17  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT8  & ((\Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\Mult0|auto_generated|op_2~15 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT8  & (\Mult0|auto_generated|mac_out4~DATAOUT8  & 
// !\Mult0|auto_generated|op_2~15 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~15 ),
	.combout(\Mult0|auto_generated|op_2~16_combout ),
	.cout(\Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~16 (
// Equation(s):
// \Mult0|auto_generated|op_1~16_combout  = ((\Mult0|auto_generated|op_2~16_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\Mult0|auto_generated|op_1~15 )))) # (GND)
// \Mult0|auto_generated|op_1~17  = CARRY((\Mult0|auto_generated|op_2~16_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\Mult0|auto_generated|op_1~15 ))) # (!\Mult0|auto_generated|op_2~16_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT26  & 
// !\Mult0|auto_generated|op_1~15 )))

	.dataa(\Mult0|auto_generated|op_2~16_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~15 ),
	.combout(\Mult0|auto_generated|op_1~16_combout ),
	.cout(\Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~18 (
// Equation(s):
// \Mult0|auto_generated|op_2~18_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT9  & ((\Mult0|auto_generated|mac_out4~DATAOUT9  & (\Mult0|auto_generated|op_2~17  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & (!\Mult0|auto_generated|op_2~17 )))) # 
// (!\Mult0|auto_generated|mac_out6~DATAOUT9  & ((\Mult0|auto_generated|mac_out4~DATAOUT9  & (!\Mult0|auto_generated|op_2~17 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & ((\Mult0|auto_generated|op_2~17 ) # (GND)))))
// \Mult0|auto_generated|op_2~19  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT9  & (!\Mult0|auto_generated|mac_out4~DATAOUT9  & !\Mult0|auto_generated|op_2~17 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT9  & ((!\Mult0|auto_generated|op_2~17 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~17 ),
	.combout(\Mult0|auto_generated|op_2~18_combout ),
	.cout(\Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~18 (
// Equation(s):
// \Mult0|auto_generated|op_1~18_combout  = (\Mult0|auto_generated|op_2~18_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & (\Mult0|auto_generated|op_1~17  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Mult0|auto_generated|op_1~17 )))) # 
// (!\Mult0|auto_generated|op_2~18_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Mult0|auto_generated|op_1~17 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\Mult0|auto_generated|op_1~17 ) # (GND)))))
// \Mult0|auto_generated|op_1~19  = CARRY((\Mult0|auto_generated|op_2~18_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT27  & !\Mult0|auto_generated|op_1~17 )) # (!\Mult0|auto_generated|op_2~18_combout  & ((!\Mult0|auto_generated|op_1~17 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\Mult0|auto_generated|op_2~18_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~17 ),
	.combout(\Mult0|auto_generated|op_1~18_combout ),
	.cout(\Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~20 (
// Equation(s):
// \Mult0|auto_generated|op_2~20_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT10  $ (\Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\Mult0|auto_generated|op_2~19 )))) # (GND)
// \Mult0|auto_generated|op_2~21  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT10  & ((\Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\Mult0|auto_generated|op_2~19 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT10  & !\Mult0|auto_generated|op_2~19 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~19 ),
	.combout(\Mult0|auto_generated|op_2~20_combout ),
	.cout(\Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~20 (
// Equation(s):
// \Mult0|auto_generated|op_1~20_combout  = ((\Mult0|auto_generated|op_2~20_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\Mult0|auto_generated|op_1~19 )))) # (GND)
// \Mult0|auto_generated|op_1~21  = CARRY((\Mult0|auto_generated|op_2~20_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\Mult0|auto_generated|op_1~19 ))) # (!\Mult0|auto_generated|op_2~20_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT28  & 
// !\Mult0|auto_generated|op_1~19 )))

	.dataa(\Mult0|auto_generated|op_2~20_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~19 ),
	.combout(\Mult0|auto_generated|op_1~20_combout ),
	.cout(\Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~22 (
// Equation(s):
// \Mult0|auto_generated|op_2~22_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT11  & ((\Mult0|auto_generated|mac_out6~DATAOUT11  & (\Mult0|auto_generated|op_2~21  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT11  & (!\Mult0|auto_generated|op_2~21 
// )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT11  & ((\Mult0|auto_generated|mac_out6~DATAOUT11  & (!\Mult0|auto_generated|op_2~21 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT11  & ((\Mult0|auto_generated|op_2~21 ) # (GND)))))
// \Mult0|auto_generated|op_2~23  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT11  & (!\Mult0|auto_generated|mac_out6~DATAOUT11  & !\Mult0|auto_generated|op_2~21 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT11  & ((!\Mult0|auto_generated|op_2~21 ) # 
// (!\Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~21 ),
	.combout(\Mult0|auto_generated|op_2~22_combout ),
	.cout(\Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~22 (
// Equation(s):
// \Mult0|auto_generated|op_1~22_combout  = (\Mult0|auto_generated|op_2~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & (\Mult0|auto_generated|op_1~21  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\Mult0|auto_generated|op_1~21 )))) # 
// (!\Mult0|auto_generated|op_2~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\Mult0|auto_generated|op_1~21 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & ((\Mult0|auto_generated|op_1~21 ) # (GND)))))
// \Mult0|auto_generated|op_1~23  = CARRY((\Mult0|auto_generated|op_2~22_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT29  & !\Mult0|auto_generated|op_1~21 )) # (!\Mult0|auto_generated|op_2~22_combout  & ((!\Mult0|auto_generated|op_1~21 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|op_2~22_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~21 ),
	.combout(\Mult0|auto_generated|op_1~22_combout ),
	.cout(\Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~24 (
// Equation(s):
// \Mult0|auto_generated|op_2~24_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT12  $ (\Mult0|auto_generated|mac_out6~DATAOUT12  $ (!\Mult0|auto_generated|op_2~23 )))) # (GND)
// \Mult0|auto_generated|op_2~25  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT12  & ((\Mult0|auto_generated|mac_out6~DATAOUT12 ) # (!\Mult0|auto_generated|op_2~23 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT12  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT12  & !\Mult0|auto_generated|op_2~23 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_2~23 ),
	.combout(\Mult0|auto_generated|op_2~24_combout ),
	.cout(\Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~24 (
// Equation(s):
// \Mult0|auto_generated|op_1~24_combout  = ((\Mult0|auto_generated|op_2~24_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\Mult0|auto_generated|op_1~23 )))) # (GND)
// \Mult0|auto_generated|op_1~25  = CARRY((\Mult0|auto_generated|op_2~24_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\Mult0|auto_generated|op_1~23 ))) # (!\Mult0|auto_generated|op_2~24_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT30  & 
// !\Mult0|auto_generated|op_1~23 )))

	.dataa(\Mult0|auto_generated|op_2~24_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~23 ),
	.combout(\Mult0|auto_generated|op_1~24_combout ),
	.cout(\Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_2~26 (
// Equation(s):
// \Mult0|auto_generated|op_2~26_combout  = \Mult0|auto_generated|mac_out6~DATAOUT13  $ (\Mult0|auto_generated|op_2~25  $ (\Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.cin(\Mult0|auto_generated|op_2~25 ),
	.combout(\Mult0|auto_generated|op_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~26 .lut_mask = 16'hC33C;
defparam \Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|op_1~26 (
// Equation(s):
// \Mult0|auto_generated|op_1~26_combout  = \Mult0|auto_generated|mac_out2~DATAOUT31  $ (\Mult0|auto_generated|op_1~25  $ (\Mult0|auto_generated|op_2~26_combout ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|op_2~26_combout ),
	.cin(\Mult0|auto_generated|op_1~25 ),
	.combout(\Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~26 .lut_mask = 16'hC33C;
defparam \Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign s[0] = \s[0]~output_o ;

assign s[1] = \s[1]~output_o ;

assign s[2] = \s[2]~output_o ;

assign s[3] = \s[3]~output_o ;

assign s[4] = \s[4]~output_o ;

assign s[5] = \s[5]~output_o ;

assign s[6] = \s[6]~output_o ;

assign s[7] = \s[7]~output_o ;

assign s[8] = \s[8]~output_o ;

assign s[9] = \s[9]~output_o ;

assign s[10] = \s[10]~output_o ;

assign s[11] = \s[11]~output_o ;

assign s[12] = \s[12]~output_o ;

assign s[13] = \s[13]~output_o ;

assign s[14] = \s[14]~output_o ;

assign s[15] = \s[15]~output_o ;

assign s[16] = \s[16]~output_o ;

assign s[17] = \s[17]~output_o ;

assign s[18] = \s[18]~output_o ;

assign s[19] = \s[19]~output_o ;

assign s[20] = \s[20]~output_o ;

assign s[21] = \s[21]~output_o ;

assign s[22] = \s[22]~output_o ;

assign s[23] = \s[23]~output_o ;

assign s[24] = \s[24]~output_o ;

assign s[25] = \s[25]~output_o ;

assign s[26] = \s[26]~output_o ;

assign s[27] = \s[27]~output_o ;

assign s[28] = \s[28]~output_o ;

assign s[29] = \s[29]~output_o ;

assign s[30] = \s[30]~output_o ;

assign s[31] = \s[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
