Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mandelbrot.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mandelbrot.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mandelbrot"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : mandelbrot
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Shared.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package <FUNCTIONS>.
Parsing package body <FUNCTIONS>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\config_mandelbrot.vhd" into library work
Parsing package <CONFIG_MANDELBROT>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Calc.vhd" into library work
Parsing entity <Calc>.
Parsing architecture <Behavioral> of entity <calc>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\ADDR_calculator.vhd" into library work
Parsing entity <ADDR_calculator>.
Parsing architecture <Behavioral> of entity <addr_calculator>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\RAM_single_port.vhd" into library work
Parsing entity <RAM_single_port>.
Parsing architecture <Behavioral> of entity <ram_single_port>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd" into library work
Parsing entity <Zoom>.
Parsing architecture <Behavioral> of entity <zoom>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Iterator.vhd" into library work
Parsing entity <Iterator>.
Parsing architecture <Behavioral> of entity <iterator>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\increment.vhd" into library work
Parsing entity <increment>.
Parsing architecture <Behavioral> of entity <increment>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\cpt_iter.vhd" into library work
Parsing entity <cpt_iter>.
Parsing architecture <Behavioral> of entity <cpt_iter>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\ClockManager.vhd" into library work
Parsing entity <ClockManager>.
Parsing architecture <Behavioral> of entity <clockmanager>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\vga4ram.vhd" into library work
Parsing entity <VGA_bitmap_640x480>.
Parsing architecture <Behavioral> of entity <vga_bitmap_640x480>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\mux.vhd" into library work
Parsing entity <muxperso>.
Parsing architecture <Behavioral> of entity <muxperso>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\Colorgen.vhd" into library work
Parsing entity <Colorgen>.
Parsing architecture <Behavioral> of entity <colorgen>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd" into library work
Parsing entity <TOP_LEVEL>.
Parsing architecture <Behavioral> of entity <top_level>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\pulse_filter.vhd" into library work
Parsing entity <pulse_filter>.
Parsing architecture <Behavioral> of entity <pulse_filter>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\mandelbrot.vhd" into library work
Parsing entity <mandelbrot>.
Parsing architecture <Behavioral> of entity <mandelbrot>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mandelbrot> (architecture <Behavioral>) from library <work>.

Elaborating entity <muxperso> (architecture <Behavioral>) from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ADDR_calculator> (architecture <Behavioral>) from library <work>.

Elaborating entity <increment> (architecture <Behavioral>) from library <work>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.

Elaborating entity <Iterator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Calc> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpt_iter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ClockManager> (architecture <Behavioral>) from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TOP_LEVEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Colorgen> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_bitmap_640x480> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_single_port> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_filter> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mandelbrot>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\mandelbrot.vhd".
    Summary:
	no macro.
Unit <mandelbrot> synthesized.

Synthesizing Unit <muxperso>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\mux.vhd".
    Found 18-bit adder for signal <GND_6_o_GND_6_o_add_0_OUT> created at line 52.
    Found 18-bit adder for signal <GND_6_o_GND_6_o_add_1_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <muxperso> synthesized.

Synthesizing Unit <TOP_LEVEL_1>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "11110000000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_1> synthesized.

Synthesizing Unit <ADDR_calculator>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\test\ADDR_calculator.vhd".
    Found 16-bit register for signal <ADDR>.
    Found 16-bit adder for signal <ADDR[15]_GND_8_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ADDR_calculator> synthesized.

Synthesizing Unit <increment>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\increment.vhd".
    Found 9-bit register for signal <ycount>.
    Found 10-bit register for signal <xcount>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <xs<31>>.
    Found 1-bit register for signal <xs<30>>.
    Found 1-bit register for signal <xs<29>>.
    Found 1-bit register for signal <xs<28>>.
    Found 1-bit register for signal <xs<27>>.
    Found 1-bit register for signal <xs<26>>.
    Found 1-bit register for signal <xs<25>>.
    Found 1-bit register for signal <xs<24>>.
    Found 1-bit register for signal <xs<23>>.
    Found 1-bit register for signal <xs<22>>.
    Found 1-bit register for signal <xs<21>>.
    Found 1-bit register for signal <xs<20>>.
    Found 1-bit register for signal <xs<19>>.
    Found 1-bit register for signal <xs<18>>.
    Found 1-bit register for signal <xs<17>>.
    Found 1-bit register for signal <xs<16>>.
    Found 1-bit register for signal <xs<15>>.
    Found 1-bit register for signal <xs<14>>.
    Found 1-bit register for signal <xs<13>>.
    Found 1-bit register for signal <xs<12>>.
    Found 1-bit register for signal <xs<11>>.
    Found 1-bit register for signal <xs<10>>.
    Found 1-bit register for signal <xs<9>>.
    Found 1-bit register for signal <xs<8>>.
    Found 1-bit register for signal <xs<7>>.
    Found 1-bit register for signal <xs<6>>.
    Found 1-bit register for signal <xs<5>>.
    Found 1-bit register for signal <xs<4>>.
    Found 1-bit register for signal <xs<3>>.
    Found 1-bit register for signal <xs<2>>.
    Found 1-bit register for signal <xs<1>>.
    Found 1-bit register for signal <xs<0>>.
    Found 1-bit register for signal <ys<31>>.
    Found 1-bit register for signal <ys<30>>.
    Found 1-bit register for signal <ys<29>>.
    Found 1-bit register for signal <ys<28>>.
    Found 1-bit register for signal <ys<27>>.
    Found 1-bit register for signal <ys<26>>.
    Found 1-bit register for signal <ys<25>>.
    Found 1-bit register for signal <ys<24>>.
    Found 1-bit register for signal <ys<23>>.
    Found 1-bit register for signal <ys<22>>.
    Found 1-bit register for signal <ys<21>>.
    Found 1-bit register for signal <ys<20>>.
    Found 1-bit register for signal <ys<19>>.
    Found 1-bit register for signal <ys<18>>.
    Found 1-bit register for signal <ys<17>>.
    Found 1-bit register for signal <ys<16>>.
    Found 1-bit register for signal <ys<15>>.
    Found 1-bit register for signal <ys<14>>.
    Found 1-bit register for signal <ys<13>>.
    Found 1-bit register for signal <ys<12>>.
    Found 1-bit register for signal <ys<11>>.
    Found 1-bit register for signal <ys<10>>.
    Found 1-bit register for signal <ys<9>>.
    Found 1-bit register for signal <ys<8>>.
    Found 1-bit register for signal <ys<7>>.
    Found 1-bit register for signal <ys<6>>.
    Found 1-bit register for signal <ys<5>>.
    Found 1-bit register for signal <ys<4>>.
    Found 1-bit register for signal <ys<3>>.
    Found 1-bit register for signal <ys<2>>.
    Found 1-bit register for signal <ys<1>>.
    Found 1-bit register for signal <ys<0>>.
    Found 9-bit adder for signal <ycount[8]_GND_11_o_add_2_OUT> created at line 53.
    Found 32-bit adder for signal <ys[31]_step[31]_add_3_OUT> created at line 54.
    Found 32-bit adder for signal <xs[31]_step[31]_add_6_OUT> created at line 60.
    Found 10-bit adder for signal <xcount[9]_GND_11_o_add_7_OUT> created at line 61.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <increment> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\FSM.vhd".
    Found 2-bit register for signal <etat_present>.
    Found finite state machine <FSM_0> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <Iterator>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Iterator.vhd".
    Found 1-bit register for signal <donestate>.
    Found 32-bit register for signal <xi>.
    Found 32-bit register for signal <yi>.
    Found 8-bit register for signal <cptiters>.
    Found 32-bit adder for signal <xi[31]_yi[31]_add_3_OUT> created at line 57.
    Found 8-bit adder for signal <cptiters[7]_GND_13_o_add_5_OUT> created at line 1241.
    Found 32x32-bit multiplier for signal <n0031> created at line 42.
    Found 32x32-bit multiplier for signal <n0032> created at line 42.
    Found 8-bit comparator greater for signal <cptiters[7]_itermax[7]_LessThan_1_o> created at line 57
    Found 32-bit comparator greater for signal <GND_13_o_xi[31]_LessThan_5_o> created at line 57
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Iterator> synthesized.

Synthesizing Unit <Calc>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Calc.vhd".
    Found 32-bit adder for signal <yi1> created at line 24.
    Found 32-bit adder for signal <xi1> created at line 25.
    Found 32-bit subtractor for signal <n0022> created at line 0.
    Found 32x32-bit multiplier for signal <n0012> created at line 42.
    Found 32x32-bit multiplier for signal <n0013> created at line 42.
    Found 32x32-bit multiplier for signal <n0014> created at line 42.
    Summary:
	inferred   3 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
Unit <Calc> synthesized.

Synthesizing Unit <cpt_iter>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\cpt_iter.vhd".
    Found 8-bit register for signal <iterS>.
    Found 8-bit adder for signal <iterS[7]_GND_17_o_add_1_OUT> created at line 1241.
    Found 8-bit comparator greater for signal <iterS[7]_PWR_17_o_LessThan_1_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cpt_iter> synthesized.

Synthesizing Unit <Zoom_1>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "11110000000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_19_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_19_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_1> synthesized.

Synthesizing Unit <ClockManager>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\ClockManager.vhd".
    Found 32-bit register for signal <cpt>.
    Found 1-bit register for signal <ce_param>.
    Found 32-bit adder for signal <cpt[31]_GND_23_o_add_1_OUT> created at line 25.
    Found 32-bit comparator greater for signal <GND_23_o_cpt[31]_LessThan_1_o> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ClockManager> synthesized.

Synthesizing Unit <TOP_LEVEL_2>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "11110100000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_2> synthesized.

Synthesizing Unit <Zoom_2>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "11110100000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_25_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_25_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_2> synthesized.

Synthesizing Unit <TOP_LEVEL_3>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "11111000000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_3> synthesized.

Synthesizing Unit <Zoom_3>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "11111000000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_28_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_28_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_3> synthesized.

Synthesizing Unit <TOP_LEVEL_4>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "11111100000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_4> synthesized.

Synthesizing Unit <Zoom_4>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "11111100000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_31_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_31_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_4> synthesized.

Synthesizing Unit <TOP_LEVEL_5>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "00000000000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_5> synthesized.

Synthesizing Unit <Zoom_5>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "00000000000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_34_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_34_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_5> synthesized.

Synthesizing Unit <TOP_LEVEL_6>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "00000100000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_6> synthesized.

Synthesizing Unit <Zoom_6>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "00000100000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_37_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_37_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_6> synthesized.

Synthesizing Unit <TOP_LEVEL_7>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "00001000000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_7> synthesized.

Synthesizing Unit <Zoom_7>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "00001000000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_40_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_40_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_7> synthesized.

Synthesizing Unit <TOP_LEVEL_8>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\TOP_LEVEL.vhd".
        ystart = "00001100000000000000000000000000"
    Summary:
	no macro.
Unit <TOP_LEVEL_8> synthesized.

Synthesizing Unit <Zoom_8>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "00001100000000000000000000000000"
    Found 32-bit register for signal <s_ystart>.
    Found 32-bit register for signal <s_step>.
    Found 32-bit register for signal <s_xstart>.
    Found 32-bit adder for signal <s_xstart[31]_GND_43_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_43_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom_8> synthesized.

Synthesizing Unit <Colorgen>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\Colorgen.vhd".
    Found 256x12-bit Read Only RAM for signal <n0002>
    Summary:
	inferred   1 RAM(s).
Unit <Colorgen> synthesized.

Synthesizing Unit <VGA_bitmap_640x480>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\vga4ram.vhd".
    Found 19-bit register for signal <pix_read_addr>.
    Found 17-bit register for signal <pix_read1>.
    Found 1-bit register for signal <VGA_vs>.
    Found 1-bit register for signal <TOP_display>.
    Found 8-bit register for signal <iter>.
    Found 1-bit register for signal <VGA_hs>.
    Found 1-bit register for signal <TOP_line>.
    Found 12-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 8-bit register for signal <next_pixel>.
    Found 19-bit adder for signal <pix_read_addr[18]_GND_47_o_add_12_OUT> created at line 226.
    Found 17-bit adder for signal <pix_read1[16]_GND_47_o_add_19_OUT> created at line 239.
    Found 10-bit adder for signal <v_counter[9]_GND_47_o_add_47_OUT> created at line 351.
    Found 12-bit adder for signal <h_counter[11]_GND_47_o_add_49_OUT> created at line 354.
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_47_o_LessThan_5_o> created at line 168
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_47_o_LessThan_6_o> created at line 170
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_47_o_LessThan_7_o> created at line 172
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <VGA_bitmap_640x480> synthesized.

Synthesizing Unit <RAM_single_port>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\RAM_single_port.vhd".
WARNING:Xst:647 - Input <ADDR<17:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <screen>, simulation mismatch.
    Found 76800x8-bit single-port RAM <Mram_screen> for signal <screen>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RAM_single_port> synthesized.

Synthesizing Unit <pulse_filter>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\pulse_filter.vhd".
        DEBNC_CLOCKS = 65536
    Found 16-bit register for signal <sig_cntrs_ary>.
    Found 1-bit register for signal <sig_out_reg>.
    Found 16-bit adder for signal <sig_cntrs_ary[15]_GND_52_o_add_2_OUT> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <pulse_filter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x12-bit single-port Read Only RAM                  : 1
 76800x8-bit single-port RAM                           : 4
# Multipliers                                          : 56
 31x30-bit multiplier                                  : 8
 31x31-bit multiplier                                  : 8
 32x32-bit multiplier                                  : 40
# Adders/Subtractors                                   : 125
 10-bit adder                                          : 9
 12-bit adder                                          : 1
 16-bit adder                                          : 13
 17-bit adder                                          : 1
 18-bit adder                                          : 4
 19-bit adder                                          : 1
 32-bit adder                                          : 48
 32-bit addsub                                         : 16
 32-bit subtractor                                     : 8
 8-bit adder                                           : 16
 9-bit adder                                           : 8
# Registers                                            : 648
 1-bit register                                        : 545
 10-bit register                                       : 9
 12-bit register                                       : 1
 16-bit register                                       : 13
 17-bit register                                       : 1
 19-bit register                                       : 1
 32-bit register                                       : 48
 8-bit register                                        : 22
 9-bit register                                        : 8
# Comparators                                          : 35
 19-bit comparator greater                             : 3
 32-bit comparator greater                             : 16
 8-bit comparator greater                              : 16
# Multiplexers                                         : 175
 1-bit 2-to-1 multiplexer                              : 20
 10-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 16
 18-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 88
 8-bit 2-to-1 multiplexer                              : 27
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 8
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <inst_zoom>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ClockManager>.
The following registers are absorbed into counter <cpt>: 1 register on signal <cpt>.
Unit <ClockManager> synthesized (advanced).

Synthesizing (advanced) Unit <Iterator>.
The following registers are absorbed into counter <cptiters>: 1 register on signal <cptiters>.
Unit <Iterator> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_single_port>.
INFO:Xst:3226 - The RAM <Mram_screen> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 76800-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_write>    | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_single_port> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_bitmap_640x480>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <pix_read_addr>: 1 register on signal <pix_read_addr>.
The following registers are absorbed into counter <pix_read1>: 1 register on signal <pix_read1>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <VGA_bitmap_640x480> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_1>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_1> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_2>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_2> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_3>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_3> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_4>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_4> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_5>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_5> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_6>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_6> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_7>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_7> synthesized (advanced).

Synthesizing (advanced) Unit <Zoom_8>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom_8> synthesized (advanced).

Synthesizing (advanced) Unit <cpt_iter>.
The following registers are absorbed into counter <iterS>: 1 register on signal <iterS>.
Unit <cpt_iter> synthesized (advanced).

Synthesizing (advanced) Unit <increment>.
The following registers are absorbed into counter <ycount>: 1 register on signal <ycount>.
The following registers are absorbed into counter <xcount>: 1 register on signal <xcount>.
Unit <increment> synthesized (advanced).

Synthesizing (advanced) Unit <mandelbrot>.
INFO:Xst:3226 - The RAM <InstColorgen/Mram_n0002> will be implemented as a BLOCK RAM, absorbing the following register(s): <InstVGA/iter>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <InstVGA/next_pixel> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VGA_blue>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mandelbrot> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_filter>.
The following registers are absorbed into counter <sig_cntrs_ary>: 1 register on signal <sig_cntrs_ary>.
Unit <pulse_filter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x12-bit single-port block Read Only RAM            : 1
 76800x8-bit single-port block RAM                     : 4
# Multipliers                                          : 56
 31x30-bit multiplier                                  : 8
 31x31-bit multiplier                                  : 8
 32x32-bit multiplier                                  : 40
# Adders/Subtractors                                   : 60
 16-bit adder                                          : 8
 18-bit adder                                          : 4
 32-bit adder                                          : 40
 32-bit subtractor                                     : 8
# Counters                                             : 49
 10-bit up counter                                     : 9
 12-bit up counter                                     : 1
 16-bit up counter                                     : 5
 17-bit up counter                                     : 1
 19-bit up counter                                     : 1
 32-bit up counter                                     : 8
 8-bit up counter                                      : 16
 9-bit up counter                                      : 8
# Accumulators                                         : 16
 32-bit updown accumulator                             : 16
# Registers                                            : 1449
 Flip-Flops                                            : 1449
# Comparators                                          : 35
 19-bit comparator greater                             : 3
 32-bit comparator greater                             : 16
 8-bit comparator greater                              : 16
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 20
 16-bit 2-to-1 multiplexer                             : 16
 18-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 80
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 8
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom_8>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 init   | 00
 inc    | 01
 finish | 10
 calcul | 11
--------------------
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    I8/Instincrment/ys_0 in unit <mandelbrot>
    I8/Instincrment/xs_0 in unit <mandelbrot>
    I8/Instincrment/ys_1 in unit <mandelbrot>
    I8/Instincrment/ys_2 in unit <mandelbrot>
    I8/Instincrment/ys_3 in unit <mandelbrot>
    I8/Instincrment/ys_4 in unit <mandelbrot>
    I8/Instincrment/ys_5 in unit <mandelbrot>
    I8/Instincrment/ys_6 in unit <mandelbrot>
    I8/Instincrment/ys_7 in unit <mandelbrot>
    I8/Instincrment/ys_9 in unit <mandelbrot>
    I8/Instincrment/ys_10 in unit <mandelbrot>
    I8/Instincrment/ys_8 in unit <mandelbrot>
    I8/Instincrment/ys_11 in unit <mandelbrot>
    I8/Instincrment/ys_12 in unit <mandelbrot>
    I8/Instincrment/ys_13 in unit <mandelbrot>
    I8/Instincrment/ys_14 in unit <mandelbrot>
    I8/Instincrment/ys_15 in unit <mandelbrot>
    I8/Instincrment/ys_16 in unit <mandelbrot>
    I8/Instincrment/ys_18 in unit <mandelbrot>
    I8/Instincrment/ys_19 in unit <mandelbrot>
    I8/Instincrment/ys_17 in unit <mandelbrot>
    I8/Instincrment/ys_20 in unit <mandelbrot>
    I8/Instincrment/ys_21 in unit <mandelbrot>
    I8/Instincrment/ys_23 in unit <mandelbrot>
    I8/Instincrment/ys_24 in unit <mandelbrot>
    I8/Instincrment/ys_22 in unit <mandelbrot>
    I8/Instincrment/ys_25 in unit <mandelbrot>
    I8/Instincrment/ys_26 in unit <mandelbrot>
    I8/Instincrment/ys_28 in unit <mandelbrot>
    I8/Instincrment/ys_29 in unit <mandelbrot>
    I8/Instincrment/ys_27 in unit <mandelbrot>
    I8/Instincrment/ys_30 in unit <mandelbrot>
    I8/Instincrment/ys_31 in unit <mandelbrot>
    I8/Instincrment/xs_1 in unit <mandelbrot>
    I8/Instincrment/xs_2 in unit <mandelbrot>
    I8/Instincrment/xs_3 in unit <mandelbrot>
    I8/Instincrment/xs_5 in unit <mandelbrot>
    I8/Instincrment/xs_6 in unit <mandelbrot>
    I8/Instincrment/xs_4 in unit <mandelbrot>
    I8/Instincrment/xs_7 in unit <mandelbrot>
    I8/Instincrment/xs_8 in unit <mandelbrot>
    I8/Instincrment/xs_10 in unit <mandelbrot>
    I8/Instincrment/xs_11 in unit <mandelbrot>
    I8/Instincrment/xs_9 in unit <mandelbrot>
    I8/Instincrment/xs_12 in unit <mandelbrot>
    I8/Instincrment/xs_13 in unit <mandelbrot>
    I8/Instincrment/xs_15 in unit <mandelbrot>
    I8/Instincrment/xs_16 in unit <mandelbrot>
    I8/Instincrment/xs_14 in unit <mandelbrot>
    I8/Instincrment/xs_17 in unit <mandelbrot>
    I8/Instincrment/xs_18 in unit <mandelbrot>
    I8/Instincrment/xs_19 in unit <mandelbrot>
    I8/Instincrment/xs_20 in unit <mandelbrot>
    I8/Instincrment/xs_21 in unit <mandelbrot>
    I8/Instincrment/xs_22 in unit <mandelbrot>
    I8/Instincrment/xs_24 in unit <mandelbrot>
    I8/Instincrment/xs_25 in unit <mandelbrot>
    I8/Instincrment/xs_23 in unit <mandelbrot>
    I8/Instincrment/xs_26 in unit <mandelbrot>
    I8/Instincrment/xs_27 in unit <mandelbrot>
    I8/Instincrment/xs_29 in unit <mandelbrot>
    I8/Instincrment/xs_30 in unit <mandelbrot>
    I8/Instincrment/xs_28 in unit <mandelbrot>
    I8/Instincrment/xs_31 in unit <mandelbrot>
    I7/Instincrment/ys_0 in unit <mandelbrot>
    I7/Instincrment/xs_0 in unit <mandelbrot>
    I7/Instincrment/ys_1 in unit <mandelbrot>
    I7/Instincrment/ys_2 in unit <mandelbrot>
    I7/Instincrment/ys_3 in unit <mandelbrot>
    I7/Instincrment/ys_4 in unit <mandelbrot>
    I7/Instincrment/ys_5 in unit <mandelbrot>
    I7/Instincrment/ys_6 in unit <mandelbrot>
    I7/Instincrment/ys_7 in unit <mandelbrot>
    I7/Instincrment/ys_9 in unit <mandelbrot>
    I7/Instincrment/ys_10 in unit <mandelbrot>
    I7/Instincrment/ys_8 in unit <mandelbrot>
    I7/Instincrment/ys_11 in unit <mandelbrot>
    I7/Instincrment/ys_12 in unit <mandelbrot>
    I7/Instincrment/ys_13 in unit <mandelbrot>
    I7/Instincrment/ys_14 in unit <mandelbrot>
    I7/Instincrment/ys_15 in unit <mandelbrot>
    I7/Instincrment/ys_16 in unit <mandelbrot>
    I7/Instincrment/ys_18 in unit <mandelbrot>
    I7/Instincrment/ys_19 in unit <mandelbrot>
    I7/Instincrment/ys_17 in unit <mandelbrot>
    I7/Instincrment/ys_20 in unit <mandelbrot>
    I7/Instincrment/ys_21 in unit <mandelbrot>
    I7/Instincrment/ys_23 in unit <mandelbrot>
    I7/Instincrment/ys_24 in unit <mandelbrot>
    I7/Instincrment/ys_22 in unit <mandelbrot>
    I7/Instincrment/ys_25 in unit <mandelbrot>
    I7/Instincrment/ys_26 in unit <mandelbrot>
    I7/Instincrment/ys_28 in unit <mandelbrot>
    I7/Instincrment/ys_29 in unit <mandelbrot>
    I7/Instincrment/ys_27 in unit <mandelbrot>
    I7/Instincrment/ys_30 in unit <mandelbrot>
    I7/Instincrment/ys_31 in unit <mandelbrot>
    I7/Instincrment/xs_1 in unit <mandelbrot>
    I7/Instincrment/xs_2 in unit <mandelbrot>
    I7/Instincrment/xs_3 in unit <mandelbrot>
    I7/Instincrment/xs_5 in unit <mandelbrot>
    I7/Instincrment/xs_6 in unit <mandelbrot>
    I7/Instincrment/xs_4 in unit <mandelbrot>
    I7/Instincrment/xs_7 in unit <mandelbrot>
    I7/Instincrment/xs_8 in unit <mandelbrot>
    I7/Instincrment/xs_10 in unit <mandelbrot>
    I7/Instincrment/xs_11 in unit <mandelbrot>
    I7/Instincrment/xs_9 in unit <mandelbrot>
    I7/Instincrment/xs_12 in unit <mandelbrot>
    I7/Instincrment/xs_13 in unit <mandelbrot>
    I7/Instincrment/xs_15 in unit <mandelbrot>
    I7/Instincrment/xs_16 in unit <mandelbrot>
    I7/Instincrment/xs_14 in unit <mandelbrot>
    I7/Instincrment/xs_17 in unit <mandelbrot>
    I7/Instincrment/xs_18 in unit <mandelbrot>
    I7/Instincrment/xs_19 in unit <mandelbrot>
    I7/Instincrment/xs_20 in unit <mandelbrot>
    I7/Instincrment/xs_21 in unit <mandelbrot>
    I7/Instincrment/xs_22 in unit <mandelbrot>
    I7/Instincrment/xs_24 in unit <mandelbrot>
    I7/Instincrment/xs_25 in unit <mandelbrot>
    I7/Instincrment/xs_23 in unit <mandelbrot>
    I7/Instincrment/xs_26 in unit <mandelbrot>
    I7/Instincrment/xs_27 in unit <mandelbrot>
    I7/Instincrment/xs_29 in unit <mandelbrot>
    I7/Instincrment/xs_30 in unit <mandelbrot>
    I7/Instincrment/xs_28 in unit <mandelbrot>
    I7/Instincrment/xs_31 in unit <mandelbrot>
    I6/Instincrment/ys_0 in unit <mandelbrot>
    I6/Instincrment/xs_0 in unit <mandelbrot>
    I6/Instincrment/ys_1 in unit <mandelbrot>
    I6/Instincrment/ys_2 in unit <mandelbrot>
    I6/Instincrment/ys_3 in unit <mandelbrot>
    I6/Instincrment/ys_4 in unit <mandelbrot>
    I6/Instincrment/ys_5 in unit <mandelbrot>
    I6/Instincrment/ys_6 in unit <mandelbrot>
    I6/Instincrment/ys_7 in unit <mandelbrot>
    I6/Instincrment/ys_9 in unit <mandelbrot>
    I6/Instincrment/ys_10 in unit <mandelbrot>
    I6/Instincrment/ys_8 in unit <mandelbrot>
    I6/Instincrment/ys_11 in unit <mandelbrot>
    I6/Instincrment/ys_12 in unit <mandelbrot>
    I6/Instincrment/ys_13 in unit <mandelbrot>
    I6/Instincrment/ys_14 in unit <mandelbrot>
    I6/Instincrment/ys_15 in unit <mandelbrot>
    I6/Instincrment/ys_16 in unit <mandelbrot>
    I6/Instincrment/ys_18 in unit <mandelbrot>
    I6/Instincrment/ys_19 in unit <mandelbrot>
    I6/Instincrment/ys_17 in unit <mandelbrot>
    I6/Instincrment/ys_20 in unit <mandelbrot>
    I6/Instincrment/ys_21 in unit <mandelbrot>
    I6/Instincrment/ys_23 in unit <mandelbrot>
    I6/Instincrment/ys_24 in unit <mandelbrot>
    I6/Instincrment/ys_22 in unit <mandelbrot>
    I6/Instincrment/ys_25 in unit <mandelbrot>
    I6/Instincrment/ys_26 in unit <mandelbrot>
    I6/Instincrment/ys_28 in unit <mandelbrot>
    I6/Instincrment/ys_29 in unit <mandelbrot>
    I6/Instincrment/ys_27 in unit <mandelbrot>
    I6/Instincrment/ys_30 in unit <mandelbrot>
    I6/Instincrment/ys_31 in unit <mandelbrot>
    I6/Instincrment/xs_1 in unit <mandelbrot>
    I6/Instincrment/xs_2 in unit <mandelbrot>
    I6/Instincrment/xs_3 in unit <mandelbrot>
    I6/Instincrment/xs_5 in unit <mandelbrot>
    I6/Instincrment/xs_6 in unit <mandelbrot>
    I6/Instincrment/xs_4 in unit <mandelbrot>
    I6/Instincrment/xs_7 in unit <mandelbrot>
    I6/Instincrment/xs_8 in unit <mandelbrot>
    I6/Instincrment/xs_10 in unit <mandelbrot>
    I6/Instincrment/xs_11 in unit <mandelbrot>
    I6/Instincrment/xs_9 in unit <mandelbrot>
    I6/Instincrment/xs_12 in unit <mandelbrot>
    I6/Instincrment/xs_13 in unit <mandelbrot>
    I6/Instincrment/xs_15 in unit <mandelbrot>
    I6/Instincrment/xs_16 in unit <mandelbrot>
    I6/Instincrment/xs_14 in unit <mandelbrot>
    I6/Instincrment/xs_17 in unit <mandelbrot>
    I6/Instincrment/xs_18 in unit <mandelbrot>
    I6/Instincrment/xs_19 in unit <mandelbrot>
    I6/Instincrment/xs_20 in unit <mandelbrot>
    I6/Instincrment/xs_21 in unit <mandelbrot>
    I6/Instincrment/xs_22 in unit <mandelbrot>
    I6/Instincrment/xs_24 in unit <mandelbrot>
    I6/Instincrment/xs_25 in unit <mandelbrot>
    I6/Instincrment/xs_23 in unit <mandelbrot>
    I6/Instincrment/xs_26 in unit <mandelbrot>
    I6/Instincrment/xs_27 in unit <mandelbrot>
    I6/Instincrment/xs_29 in unit <mandelbrot>
    I6/Instincrment/xs_30 in unit <mandelbrot>
    I6/Instincrment/xs_28 in unit <mandelbrot>
    I6/Instincrment/xs_31 in unit <mandelbrot>
    I5/Instincrment/ys_0 in unit <mandelbrot>
    I5/Instincrment/xs_0 in unit <mandelbrot>
    I5/Instincrment/ys_1 in unit <mandelbrot>
    I5/Instincrment/ys_2 in unit <mandelbrot>
    I5/Instincrment/ys_3 in unit <mandelbrot>
    I5/Instincrment/ys_4 in unit <mandelbrot>
    I5/Instincrment/ys_5 in unit <mandelbrot>
    I5/Instincrment/ys_6 in unit <mandelbrot>
    I5/Instincrment/ys_7 in unit <mandelbrot>
    I5/Instincrment/ys_9 in unit <mandelbrot>
    I5/Instincrment/ys_10 in unit <mandelbrot>
    I5/Instincrment/ys_8 in unit <mandelbrot>
    I5/Instincrment/ys_11 in unit <mandelbrot>
    I5/Instincrment/ys_12 in unit <mandelbrot>
    I5/Instincrment/ys_13 in unit <mandelbrot>
    I5/Instincrment/ys_14 in unit <mandelbrot>
    I5/Instincrment/ys_15 in unit <mandelbrot>
    I5/Instincrment/ys_16 in unit <mandelbrot>
    I5/Instincrment/ys_18 in unit <mandelbrot>
    I5/Instincrment/ys_19 in unit <mandelbrot>
    I5/Instincrment/ys_17 in unit <mandelbrot>
    I5/Instincrment/ys_20 in unit <mandelbrot>
    I5/Instincrment/ys_21 in unit <mandelbrot>
    I5/Instincrment/ys_23 in unit <mandelbrot>
    I5/Instincrment/ys_24 in unit <mandelbrot>
    I5/Instincrment/ys_22 in unit <mandelbrot>
    I5/Instincrment/ys_25 in unit <mandelbrot>
    I5/Instincrment/ys_26 in unit <mandelbrot>
    I5/Instincrment/ys_28 in unit <mandelbrot>
    I5/Instincrment/ys_29 in unit <mandelbrot>
    I5/Instincrment/ys_27 in unit <mandelbrot>
    I5/Instincrment/ys_30 in unit <mandelbrot>
    I5/Instincrment/ys_31 in unit <mandelbrot>
    I5/Instincrment/xs_1 in unit <mandelbrot>
    I5/Instincrment/xs_2 in unit <mandelbrot>
    I5/Instincrment/xs_3 in unit <mandelbrot>
    I5/Instincrment/xs_5 in unit <mandelbrot>
    I5/Instincrment/xs_6 in unit <mandelbrot>
    I5/Instincrment/xs_4 in unit <mandelbrot>
    I5/Instincrment/xs_7 in unit <mandelbrot>
    I5/Instincrment/xs_8 in unit <mandelbrot>
    I5/Instincrment/xs_10 in unit <mandelbrot>
    I5/Instincrment/xs_11 in unit <mandelbrot>
    I5/Instincrment/xs_9 in unit <mandelbrot>
    I5/Instincrment/xs_12 in unit <mandelbrot>
    I5/Instincrment/xs_13 in unit <mandelbrot>
    I5/Instincrment/xs_15 in unit <mandelbrot>
    I5/Instincrment/xs_16 in unit <mandelbrot>
    I5/Instincrment/xs_14 in unit <mandelbrot>
    I5/Instincrment/xs_17 in unit <mandelbrot>
    I5/Instincrment/xs_18 in unit <mandelbrot>
    I5/Instincrment/xs_19 in unit <mandelbrot>
    I5/Instincrment/xs_20 in unit <mandelbrot>
    I5/Instincrment/xs_21 in unit <mandelbrot>
    I5/Instincrment/xs_22 in unit <mandelbrot>
    I5/Instincrment/xs_24 in unit <mandelbrot>
    I5/Instincrment/xs_25 in unit <mandelbrot>
    I5/Instincrment/xs_23 in unit <mandelbrot>
    I5/Instincrment/xs_26 in unit <mandelbrot>
    I5/Instincrment/xs_27 in unit <mandelbrot>
    I5/Instincrment/xs_29 in unit <mandelbrot>
    I5/Instincrment/xs_30 in unit <mandelbrot>
    I5/Instincrment/xs_28 in unit <mandelbrot>
    I5/Instincrment/xs_31 in unit <mandelbrot>
    I4/Instincrment/ys_0 in unit <mandelbrot>
    I4/Instincrment/xs_0 in unit <mandelbrot>
    I4/Instincrment/ys_1 in unit <mandelbrot>
    I4/Instincrment/ys_2 in unit <mandelbrot>
    I4/Instincrment/ys_3 in unit <mandelbrot>
    I4/Instincrment/ys_4 in unit <mandelbrot>
    I4/Instincrment/ys_5 in unit <mandelbrot>
    I4/Instincrment/ys_6 in unit <mandelbrot>
    I4/Instincrment/ys_7 in unit <mandelbrot>
    I4/Instincrment/ys_9 in unit <mandelbrot>
    I4/Instincrment/ys_10 in unit <mandelbrot>
    I4/Instincrment/ys_8 in unit <mandelbrot>
    I4/Instincrment/ys_11 in unit <mandelbrot>
    I4/Instincrment/ys_12 in unit <mandelbrot>
    I4/Instincrment/ys_13 in unit <mandelbrot>
    I4/Instincrment/ys_14 in unit <mandelbrot>
    I4/Instincrment/ys_15 in unit <mandelbrot>
    I4/Instincrment/ys_16 in unit <mandelbrot>
    I4/Instincrment/ys_18 in unit <mandelbrot>
    I4/Instincrment/ys_19 in unit <mandelbrot>
    I4/Instincrment/ys_17 in unit <mandelbrot>
    I4/Instincrment/ys_20 in unit <mandelbrot>
    I4/Instincrment/ys_21 in unit <mandelbrot>
    I4/Instincrment/ys_23 in unit <mandelbrot>
    I4/Instincrment/ys_24 in unit <mandelbrot>
    I4/Instincrment/ys_22 in unit <mandelbrot>
    I4/Instincrment/ys_25 in unit <mandelbrot>
    I4/Instincrment/ys_26 in unit <mandelbrot>
    I4/Instincrment/ys_28 in unit <mandelbrot>
    I4/Instincrment/ys_29 in unit <mandelbrot>
    I4/Instincrment/ys_27 in unit <mandelbrot>
    I4/Instincrment/ys_30 in unit <mandelbrot>
    I4/Instincrment/ys_31 in unit <mandelbrot>
    I4/Instincrment/xs_1 in unit <mandelbrot>
    I4/Instincrment/xs_2 in unit <mandelbrot>
    I4/Instincrment/xs_3 in unit <mandelbrot>
    I4/Instincrment/xs_5 in unit <mandelbrot>
    I4/Instincrment/xs_6 in unit <mandelbrot>
    I4/Instincrment/xs_4 in unit <mandelbrot>
    I4/Instincrment/xs_7 in unit <mandelbrot>
    I4/Instincrment/xs_8 in unit <mandelbrot>
    I4/Instincrment/xs_10 in unit <mandelbrot>
    I4/Instincrment/xs_11 in unit <mandelbrot>
    I4/Instincrment/xs_9 in unit <mandelbrot>
    I4/Instincrment/xs_12 in unit <mandelbrot>
    I4/Instincrment/xs_13 in unit <mandelbrot>
    I4/Instincrment/xs_15 in unit <mandelbrot>
    I4/Instincrment/xs_16 in unit <mandelbrot>
    I4/Instincrment/xs_14 in unit <mandelbrot>
    I4/Instincrment/xs_17 in unit <mandelbrot>
    I4/Instincrment/xs_18 in unit <mandelbrot>
    I4/Instincrment/xs_19 in unit <mandelbrot>
    I4/Instincrment/xs_20 in unit <mandelbrot>
    I4/Instincrment/xs_21 in unit <mandelbrot>
    I4/Instincrment/xs_22 in unit <mandelbrot>
    I4/Instincrment/xs_24 in unit <mandelbrot>
    I4/Instincrment/xs_25 in unit <mandelbrot>
    I4/Instincrment/xs_23 in unit <mandelbrot>
    I4/Instincrment/xs_26 in unit <mandelbrot>
    I4/Instincrment/xs_27 in unit <mandelbrot>
    I4/Instincrment/xs_29 in unit <mandelbrot>
    I4/Instincrment/xs_30 in unit <mandelbrot>
    I4/Instincrment/xs_28 in unit <mandelbrot>
    I4/Instincrment/xs_31 in unit <mandelbrot>
    I3/Instincrment/ys_0 in unit <mandelbrot>
    I3/Instincrment/xs_0 in unit <mandelbrot>
    I3/Instincrment/ys_1 in unit <mandelbrot>
    I3/Instincrment/ys_2 in unit <mandelbrot>
    I3/Instincrment/ys_3 in unit <mandelbrot>
    I3/Instincrment/ys_4 in unit <mandelbrot>
    I3/Instincrment/ys_5 in unit <mandelbrot>
    I3/Instincrment/ys_6 in unit <mandelbrot>
    I3/Instincrment/ys_7 in unit <mandelbrot>
    I3/Instincrment/ys_9 in unit <mandelbrot>
    I3/Instincrment/ys_10 in unit <mandelbrot>
    I3/Instincrment/ys_8 in unit <mandelbrot>
    I3/Instincrment/ys_11 in unit <mandelbrot>
    I3/Instincrment/ys_12 in unit <mandelbrot>
    I3/Instincrment/ys_13 in unit <mandelbrot>
    I3/Instincrment/ys_14 in unit <mandelbrot>
    I3/Instincrment/ys_15 in unit <mandelbrot>
    I3/Instincrment/ys_16 in unit <mandelbrot>
    I3/Instincrment/ys_18 in unit <mandelbrot>
    I3/Instincrment/ys_19 in unit <mandelbrot>
    I3/Instincrment/ys_17 in unit <mandelbrot>
    I3/Instincrment/ys_20 in unit <mandelbrot>
    I3/Instincrment/ys_21 in unit <mandelbrot>
    I3/Instincrment/ys_23 in unit <mandelbrot>
    I3/Instincrment/ys_24 in unit <mandelbrot>
    I3/Instincrment/ys_22 in unit <mandelbrot>
    I3/Instincrment/ys_25 in unit <mandelbrot>
    I3/Instincrment/ys_26 in unit <mandelbrot>
    I3/Instincrment/ys_28 in unit <mandelbrot>
    I3/Instincrment/ys_29 in unit <mandelbrot>
    I3/Instincrment/ys_27 in unit <mandelbrot>
    I3/Instincrment/ys_30 in unit <mandelbrot>
    I3/Instincrment/ys_31 in unit <mandelbrot>
    I3/Instincrment/xs_1 in unit <mandelbrot>
    I3/Instincrment/xs_2 in unit <mandelbrot>
    I3/Instincrment/xs_3 in unit <mandelbrot>
    I3/Instincrment/xs_5 in unit <mandelbrot>
    I3/Instincrment/xs_6 in unit <mandelbrot>
    I3/Instincrment/xs_4 in unit <mandelbrot>
    I3/Instincrment/xs_7 in unit <mandelbrot>
    I3/Instincrment/xs_8 in unit <mandelbrot>
    I3/Instincrment/xs_10 in unit <mandelbrot>
    I3/Instincrment/xs_11 in unit <mandelbrot>
    I3/Instincrment/xs_9 in unit <mandelbrot>
    I3/Instincrment/xs_12 in unit <mandelbrot>
    I3/Instincrment/xs_13 in unit <mandelbrot>
    I3/Instincrment/xs_15 in unit <mandelbrot>
    I3/Instincrment/xs_16 in unit <mandelbrot>
    I3/Instincrment/xs_14 in unit <mandelbrot>
    I3/Instincrment/xs_17 in unit <mandelbrot>
    I3/Instincrment/xs_18 in unit <mandelbrot>
    I3/Instincrment/xs_19 in unit <mandelbrot>
    I3/Instincrment/xs_20 in unit <mandelbrot>
    I3/Instincrment/xs_21 in unit <mandelbrot>
    I3/Instincrment/xs_22 in unit <mandelbrot>
    I3/Instincrment/xs_24 in unit <mandelbrot>
    I3/Instincrment/xs_25 in unit <mandelbrot>
    I3/Instincrment/xs_23 in unit <mandelbrot>
    I3/Instincrment/xs_26 in unit <mandelbrot>
    I3/Instincrment/xs_27 in unit <mandelbrot>
    I3/Instincrment/xs_29 in unit <mandelbrot>
    I3/Instincrment/xs_30 in unit <mandelbrot>
    I3/Instincrment/xs_28 in unit <mandelbrot>
    I3/Instincrment/xs_31 in unit <mandelbrot>
    I2/Instincrment/ys_0 in unit <mandelbrot>
    I2/Instincrment/xs_0 in unit <mandelbrot>
    I2/Instincrment/ys_1 in unit <mandelbrot>
    I2/Instincrment/ys_2 in unit <mandelbrot>
    I2/Instincrment/ys_3 in unit <mandelbrot>
    I2/Instincrment/ys_4 in unit <mandelbrot>
    I2/Instincrment/ys_5 in unit <mandelbrot>
    I2/Instincrment/ys_6 in unit <mandelbrot>
    I2/Instincrment/ys_7 in unit <mandelbrot>
    I2/Instincrment/ys_9 in unit <mandelbrot>
    I2/Instincrment/ys_10 in unit <mandelbrot>
    I2/Instincrment/ys_8 in unit <mandelbrot>
    I2/Instincrment/ys_11 in unit <mandelbrot>
    I2/Instincrment/ys_12 in unit <mandelbrot>
    I2/Instincrment/ys_13 in unit <mandelbrot>
    I2/Instincrment/ys_14 in unit <mandelbrot>
    I2/Instincrment/ys_15 in unit <mandelbrot>
    I2/Instincrment/ys_16 in unit <mandelbrot>
    I2/Instincrment/ys_18 in unit <mandelbrot>
    I2/Instincrment/ys_19 in unit <mandelbrot>
    I2/Instincrment/ys_17 in unit <mandelbrot>
    I2/Instincrment/ys_20 in unit <mandelbrot>
    I2/Instincrment/ys_21 in unit <mandelbrot>
    I2/Instincrment/ys_23 in unit <mandelbrot>
    I2/Instincrment/ys_24 in unit <mandelbrot>
    I2/Instincrment/ys_22 in unit <mandelbrot>
    I2/Instincrment/ys_25 in unit <mandelbrot>
    I2/Instincrment/ys_26 in unit <mandelbrot>
    I2/Instincrment/ys_28 in unit <mandelbrot>
    I2/Instincrment/ys_29 in unit <mandelbrot>
    I2/Instincrment/ys_27 in unit <mandelbrot>
    I2/Instincrment/ys_30 in unit <mandelbrot>
    I2/Instincrment/ys_31 in unit <mandelbrot>
    I2/Instincrment/xs_1 in unit <mandelbrot>
    I2/Instincrment/xs_2 in unit <mandelbrot>
    I2/Instincrment/xs_3 in unit <mandelbrot>
    I2/Instincrment/xs_5 in unit <mandelbrot>
    I2/Instincrment/xs_6 in unit <mandelbrot>
    I2/Instincrment/xs_4 in unit <mandelbrot>
    I2/Instincrment/xs_7 in unit <mandelbrot>
    I2/Instincrment/xs_8 in unit <mandelbrot>
    I2/Instincrment/xs_10 in unit <mandelbrot>
    I2/Instincrment/xs_11 in unit <mandelbrot>
    I2/Instincrment/xs_9 in unit <mandelbrot>
    I2/Instincrment/xs_12 in unit <mandelbrot>
    I2/Instincrment/xs_13 in unit <mandelbrot>
    I2/Instincrment/xs_15 in unit <mandelbrot>
    I2/Instincrment/xs_16 in unit <mandelbrot>
    I2/Instincrment/xs_14 in unit <mandelbrot>
    I2/Instincrment/xs_17 in unit <mandelbrot>
    I2/Instincrment/xs_18 in unit <mandelbrot>
    I2/Instincrment/xs_19 in unit <mandelbrot>
    I2/Instincrment/xs_20 in unit <mandelbrot>
    I2/Instincrment/xs_21 in unit <mandelbrot>
    I2/Instincrment/xs_22 in unit <mandelbrot>
    I2/Instincrment/xs_24 in unit <mandelbrot>
    I2/Instincrment/xs_25 in unit <mandelbrot>
    I2/Instincrment/xs_23 in unit <mandelbrot>
    I2/Instincrment/xs_26 in unit <mandelbrot>
    I2/Instincrment/xs_27 in unit <mandelbrot>
    I2/Instincrment/xs_29 in unit <mandelbrot>
    I2/Instincrment/xs_30 in unit <mandelbrot>
    I2/Instincrment/xs_28 in unit <mandelbrot>
    I2/Instincrment/xs_31 in unit <mandelbrot>
    I1/Instincrment/xs_31 in unit <mandelbrot>
    I1/Instincrment/xs_28 in unit <mandelbrot>
    I1/Instincrment/xs_30 in unit <mandelbrot>
    I1/Instincrment/xs_29 in unit <mandelbrot>
    I1/Instincrment/xs_27 in unit <mandelbrot>
    I1/Instincrment/xs_26 in unit <mandelbrot>
    I1/Instincrment/xs_23 in unit <mandelbrot>
    I1/Instincrment/xs_25 in unit <mandelbrot>
    I1/Instincrment/xs_24 in unit <mandelbrot>
    I1/Instincrment/xs_22 in unit <mandelbrot>
    I1/Instincrment/xs_21 in unit <mandelbrot>
    I1/Instincrment/xs_20 in unit <mandelbrot>
    I1/Instincrment/xs_19 in unit <mandelbrot>
    I1/Instincrment/xs_18 in unit <mandelbrot>
    I1/Instincrment/xs_17 in unit <mandelbrot>
    I1/Instincrment/xs_14 in unit <mandelbrot>
    I1/Instincrment/xs_16 in unit <mandelbrot>
    I1/Instincrment/xs_15 in unit <mandelbrot>
    I1/Instincrment/xs_13 in unit <mandelbrot>
    I1/Instincrment/xs_12 in unit <mandelbrot>
    I1/Instincrment/xs_9 in unit <mandelbrot>
    I1/Instincrment/xs_11 in unit <mandelbrot>
    I1/Instincrment/xs_10 in unit <mandelbrot>
    I1/Instincrment/xs_8 in unit <mandelbrot>
    I1/Instincrment/xs_7 in unit <mandelbrot>
    I1/Instincrment/xs_4 in unit <mandelbrot>
    I1/Instincrment/xs_6 in unit <mandelbrot>
    I1/Instincrment/xs_5 in unit <mandelbrot>
    I1/Instincrment/xs_3 in unit <mandelbrot>
    I1/Instincrment/xs_2 in unit <mandelbrot>
    I1/Instincrment/xs_1 in unit <mandelbrot>
    I1/Instincrment/ys_31 in unit <mandelbrot>
    I1/Instincrment/ys_30 in unit <mandelbrot>
    I1/Instincrment/ys_27 in unit <mandelbrot>
    I1/Instincrment/ys_29 in unit <mandelbrot>
    I1/Instincrment/ys_28 in unit <mandelbrot>
    I1/Instincrment/ys_26 in unit <mandelbrot>
    I1/Instincrment/ys_25 in unit <mandelbrot>
    I1/Instincrment/ys_22 in unit <mandelbrot>
    I1/Instincrment/ys_24 in unit <mandelbrot>
    I1/Instincrment/ys_23 in unit <mandelbrot>
    I1/Instincrment/ys_21 in unit <mandelbrot>
    I1/Instincrment/ys_20 in unit <mandelbrot>
    I1/Instincrment/ys_17 in unit <mandelbrot>
    I1/Instincrment/ys_19 in unit <mandelbrot>
    I1/Instincrment/ys_18 in unit <mandelbrot>
    I1/Instincrment/ys_16 in unit <mandelbrot>
    I1/Instincrment/ys_15 in unit <mandelbrot>
    I1/Instincrment/ys_14 in unit <mandelbrot>
    I1/Instincrment/ys_13 in unit <mandelbrot>
    I1/Instincrment/ys_12 in unit <mandelbrot>
    I1/Instincrment/ys_11 in unit <mandelbrot>
    I1/Instincrment/ys_8 in unit <mandelbrot>
    I1/Instincrment/ys_10 in unit <mandelbrot>
    I1/Instincrment/ys_9 in unit <mandelbrot>
    I1/Instincrment/ys_7 in unit <mandelbrot>
    I1/Instincrment/ys_6 in unit <mandelbrot>
    I1/Instincrment/ys_5 in unit <mandelbrot>
    I1/Instincrment/ys_4 in unit <mandelbrot>
    I1/Instincrment/ys_3 in unit <mandelbrot>
    I1/Instincrment/ys_2 in unit <mandelbrot>
    I1/Instincrment/ys_1 in unit <mandelbrot>
    I1/Instincrment/xs_0 in unit <mandelbrot>
    I1/Instincrment/ys_0 in unit <mandelbrot>


Optimizing unit <mandelbrot> ...

Optimizing unit <Zoom_1> ...

Optimizing unit <Zoom_2> ...

Optimizing unit <Zoom_3> ...

Optimizing unit <Zoom_4> ...

Optimizing unit <Zoom_5> ...

Optimizing unit <Zoom_6> ...

Optimizing unit <Zoom_7> ...

Optimizing unit <Zoom_8> ...
WARNING:Xst:1710 - FF/Latch <I4/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I5/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I4/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I8/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I6/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I7/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I5/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I5/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I5/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I5/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I6/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I6/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I6/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I6/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I6/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I6/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I7/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I7/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I7/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I7/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I7/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I7/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I8/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I8/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I8/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I8/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I2/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I2/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I2/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I2/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I2/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I2/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I3/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I3/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I3/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I3/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I3/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I3/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I4/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I4/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I4/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I4/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I4/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I4/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I5/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I5/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_ystart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I2/inst_zoom/s_ystart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I3/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I8/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I8/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I1/inst_clock_manager/cpt_26> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I1/inst_clock_manager/cpt_27> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I1/inst_clock_manager/cpt_28> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I1/inst_clock_manager/cpt_29> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I1/inst_clock_manager/cpt_30> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I1/inst_clock_manager/cpt_31> has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_xstart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_xstart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_xstart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_xstart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_xstart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_xstart_1> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_xstart_0> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_ystart_5> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_ystart_4> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_ystart_6> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_ystart_3> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I1/inst_zoom/s_ystart_2> (without init value) has a constant value of 0 in block <mandelbrot>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_10> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_10> <I3/inst_zoom/s_step_10> <I4/inst_zoom/s_step_10> <I5/inst_zoom/s_step_10> <I6/inst_zoom/s_step_10> <I7/inst_zoom/s_step_10> <I8/inst_zoom/s_step_10> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_11> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_11> <I3/inst_zoom/s_step_11> <I4/inst_zoom/s_step_11> <I5/inst_zoom/s_step_11> <I6/inst_zoom/s_step_11> <I7/inst_zoom/s_step_11> <I8/inst_zoom/s_step_11> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_12> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_12> <I3/inst_zoom/s_step_12> <I4/inst_zoom/s_step_12> <I5/inst_zoom/s_step_12> <I6/inst_zoom/s_step_12> <I7/inst_zoom/s_step_12> <I8/inst_zoom/s_step_12> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_13> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_13> <I3/inst_zoom/s_step_13> <I4/inst_zoom/s_step_13> <I5/inst_zoom/s_step_13> <I6/inst_zoom/s_step_13> <I7/inst_zoom/s_step_13> <I8/inst_zoom/s_step_13> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_14> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_14> <I3/inst_zoom/s_step_14> <I4/inst_zoom/s_step_14> <I5/inst_zoom/s_step_14> <I6/inst_zoom/s_step_14> <I7/inst_zoom/s_step_14> <I8/inst_zoom/s_step_14> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_20> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_20> <I3/inst_zoom/s_step_20> <I4/inst_zoom/s_step_20> <I5/inst_zoom/s_step_20> <I6/inst_zoom/s_step_20> <I7/inst_zoom/s_step_20> <I8/inst_zoom/s_step_20> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_15> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_15> <I3/inst_zoom/s_step_15> <I4/inst_zoom/s_step_15> <I5/inst_zoom/s_step_15> <I6/inst_zoom/s_step_15> <I7/inst_zoom/s_step_15> <I8/inst_zoom/s_step_15> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_16> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_16> <I3/inst_zoom/s_step_16> <I4/inst_zoom/s_step_16> <I5/inst_zoom/s_step_16> <I6/inst_zoom/s_step_16> <I7/inst_zoom/s_step_16> <I8/inst_zoom/s_step_16> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_17> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_17> <I3/inst_zoom/s_step_17> <I4/inst_zoom/s_step_17> <I5/inst_zoom/s_step_17> <I6/inst_zoom/s_step_17> <I7/inst_zoom/s_step_17> <I8/inst_zoom/s_step_17> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_18> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_18> <I3/inst_zoom/s_step_18> <I4/inst_zoom/s_step_18> <I5/inst_zoom/s_step_18> <I6/inst_zoom/s_step_18> <I7/inst_zoom/s_step_18> <I8/inst_zoom/s_step_18> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_19> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_19> <I3/inst_zoom/s_step_19> <I4/inst_zoom/s_step_19> <I5/inst_zoom/s_step_19> <I6/inst_zoom/s_step_19> <I7/inst_zoom/s_step_19> <I8/inst_zoom/s_step_19> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_7> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_7> <I3/inst_clock_manager/cpt_7> <I4/inst_clock_manager/cpt_7> <I5/inst_clock_manager/cpt_7> <I6/inst_clock_manager/cpt_7> <I7/inst_clock_manager/cpt_7> <I8/inst_clock_manager/cpt_7> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_8> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_8> <I3/inst_clock_manager/cpt_8> <I4/inst_clock_manager/cpt_8> <I5/inst_clock_manager/cpt_8> <I6/inst_clock_manager/cpt_8> <I7/inst_clock_manager/cpt_8> <I8/inst_clock_manager/cpt_8> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_9> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_9> <I3/inst_clock_manager/cpt_9> <I4/inst_clock_manager/cpt_9> <I5/inst_clock_manager/cpt_9> <I6/inst_clock_manager/cpt_9> <I7/inst_clock_manager/cpt_9> <I8/inst_clock_manager/cpt_9> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_ystart_7> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_ystart_7> <I3/inst_zoom/s_ystart_7> <I4/inst_zoom/s_ystart_7> <I5/inst_zoom/s_ystart_7> <I6/inst_zoom/s_ystart_7> <I7/inst_zoom/s_ystart_7> <I8/inst_zoom/s_ystart_7> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_10> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_10> <I3/inst_clock_manager/cpt_10> <I4/inst_clock_manager/cpt_10> <I5/inst_clock_manager/cpt_10> <I6/inst_clock_manager/cpt_10> <I7/inst_clock_manager/cpt_10> <I8/inst_clock_manager/cpt_10> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_11> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_11> <I3/inst_clock_manager/cpt_11> <I4/inst_clock_manager/cpt_11> <I5/inst_clock_manager/cpt_11> <I6/inst_clock_manager/cpt_11> <I7/inst_clock_manager/cpt_11> <I8/inst_clock_manager/cpt_11> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_12> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_12> <I3/inst_clock_manager/cpt_12> <I4/inst_clock_manager/cpt_12> <I5/inst_clock_manager/cpt_12> <I6/inst_clock_manager/cpt_12> <I7/inst_clock_manager/cpt_12> <I8/inst_clock_manager/cpt_12> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_13> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_13> <I3/inst_clock_manager/cpt_13> <I4/inst_clock_manager/cpt_13> <I5/inst_clock_manager/cpt_13> <I6/inst_clock_manager/cpt_13> <I7/inst_clock_manager/cpt_13> <I8/inst_clock_manager/cpt_13> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_14> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_14> <I3/inst_clock_manager/cpt_14> <I4/inst_clock_manager/cpt_14> <I5/inst_clock_manager/cpt_14> <I6/inst_clock_manager/cpt_14> <I7/inst_clock_manager/cpt_14> <I8/inst_clock_manager/cpt_14> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_15> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_15> <I3/inst_clock_manager/cpt_15> <I4/inst_clock_manager/cpt_15> <I5/inst_clock_manager/cpt_15> <I6/inst_clock_manager/cpt_15> <I7/inst_clock_manager/cpt_15> <I8/inst_clock_manager/cpt_15> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_20> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_20> <I3/inst_clock_manager/cpt_20> <I4/inst_clock_manager/cpt_20> <I5/inst_clock_manager/cpt_20> <I6/inst_clock_manager/cpt_20> <I7/inst_clock_manager/cpt_20> <I8/inst_clock_manager/cpt_20> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_16> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_16> <I3/inst_clock_manager/cpt_16> <I4/inst_clock_manager/cpt_16> <I5/inst_clock_manager/cpt_16> <I6/inst_clock_manager/cpt_16> <I7/inst_clock_manager/cpt_16> <I8/inst_clock_manager/cpt_16> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_21> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_21> <I3/inst_clock_manager/cpt_21> <I4/inst_clock_manager/cpt_21> <I5/inst_clock_manager/cpt_21> <I6/inst_clock_manager/cpt_21> <I7/inst_clock_manager/cpt_21> <I8/inst_clock_manager/cpt_21> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_17> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_17> <I3/inst_clock_manager/cpt_17> <I4/inst_clock_manager/cpt_17> <I5/inst_clock_manager/cpt_17> <I6/inst_clock_manager/cpt_17> <I7/inst_clock_manager/cpt_17> <I8/inst_clock_manager/cpt_17> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_22> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_22> <I3/inst_clock_manager/cpt_22> <I4/inst_clock_manager/cpt_22> <I5/inst_clock_manager/cpt_22> <I6/inst_clock_manager/cpt_22> <I7/inst_clock_manager/cpt_22> <I8/inst_clock_manager/cpt_22> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_18> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_18> <I3/inst_clock_manager/cpt_18> <I4/inst_clock_manager/cpt_18> <I5/inst_clock_manager/cpt_18> <I6/inst_clock_manager/cpt_18> <I7/inst_clock_manager/cpt_18> <I8/inst_clock_manager/cpt_18> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_23> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_23> <I3/inst_clock_manager/cpt_23> <I4/inst_clock_manager/cpt_23> <I5/inst_clock_manager/cpt_23> <I6/inst_clock_manager/cpt_23> <I7/inst_clock_manager/cpt_23> <I8/inst_clock_manager/cpt_23> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_19> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_19> <I3/inst_clock_manager/cpt_19> <I4/inst_clock_manager/cpt_19> <I5/inst_clock_manager/cpt_19> <I6/inst_clock_manager/cpt_19> <I7/inst_clock_manager/cpt_19> <I8/inst_clock_manager/cpt_19> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_24> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_24> <I3/inst_clock_manager/cpt_24> <I4/inst_clock_manager/cpt_24> <I5/inst_clock_manager/cpt_24> <I6/inst_clock_manager/cpt_24> <I7/inst_clock_manager/cpt_24> <I8/inst_clock_manager/cpt_24> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/cpt_25> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/cpt_25> <I3/inst_clock_manager/cpt_25> <I4/inst_clock_manager/cpt_25> <I5/inst_clock_manager/cpt_25> <I6/inst_clock_manager/cpt_25> <I7/inst_clock_manager/cpt_25> <I8/inst_clock_manager/cpt_25> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_0> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_0> <I3/inst_zoom/s_step_0> <I4/inst_zoom/s_step_0> <I5/inst_zoom/s_step_0> <I6/inst_zoom/s_step_0> <I7/inst_zoom/s_step_0> <I8/inst_zoom/s_step_0> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_1> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_1> <I3/inst_zoom/s_step_1> <I4/inst_zoom/s_step_1> <I5/inst_zoom/s_step_1> <I6/inst_zoom/s_step_1> <I7/inst_zoom/s_step_1> <I8/inst_zoom/s_step_1> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_xstart_7> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_xstart_7> <I3/inst_zoom/s_xstart_7> <I4/inst_zoom/s_xstart_7> <I5/inst_zoom/s_xstart_7> <I6/inst_zoom/s_xstart_7> <I7/inst_zoom/s_xstart_7> <I8/inst_zoom/s_xstart_7> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_2> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_2> <I3/inst_zoom/s_step_2> <I4/inst_zoom/s_step_2> <I5/inst_zoom/s_step_2> <I6/inst_zoom/s_step_2> <I7/inst_zoom/s_step_2> <I8/inst_zoom/s_step_2> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_3> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_3> <I3/inst_zoom/s_step_3> <I4/inst_zoom/s_step_3> <I5/inst_zoom/s_step_3> <I6/inst_zoom/s_step_3> <I7/inst_zoom/s_step_3> <I8/inst_zoom/s_step_3> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_4> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_4> <I3/inst_zoom/s_step_4> <I4/inst_zoom/s_step_4> <I5/inst_zoom/s_step_4> <I6/inst_zoom/s_step_4> <I7/inst_zoom/s_step_4> <I8/inst_zoom/s_step_4> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_5> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_5> <I3/inst_zoom/s_step_5> <I4/inst_zoom/s_step_5> <I5/inst_zoom/s_step_5> <I6/inst_zoom/s_step_5> <I7/inst_zoom/s_step_5> <I8/inst_zoom/s_step_5> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_6> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_6> <I3/inst_zoom/s_step_6> <I4/inst_zoom/s_step_6> <I5/inst_zoom/s_step_6> <I6/inst_zoom/s_step_6> <I7/inst_zoom/s_step_6> <I8/inst_zoom/s_step_6> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_7> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_7> <I3/inst_zoom/s_step_7> <I4/inst_zoom/s_step_7> <I5/inst_zoom/s_step_7> <I6/inst_zoom/s_step_7> <I7/inst_zoom/s_step_7> <I8/inst_zoom/s_step_7> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_8> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_8> <I3/inst_zoom/s_step_8> <I4/inst_zoom/s_step_8> <I5/inst_zoom/s_step_8> <I6/inst_zoom/s_step_8> <I7/inst_zoom/s_step_8> <I8/inst_zoom/s_step_8> 
INFO:Xst:2261 - The FF/Latch <I1/inst_zoom/s_step_9> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_zoom/s_step_9> <I3/inst_zoom/s_step_9> <I4/inst_zoom/s_step_9> <I5/inst_zoom/s_step_9> <I6/inst_zoom/s_step_9> <I7/inst_zoom/s_step_9> <I8/inst_zoom/s_step_9> 
INFO:Xst:2261 - The FF/Latch <I2/inst_clock_manager/cpt_0> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I3/inst_clock_manager/cpt_0> <I4/inst_clock_manager/cpt_0> <I5/inst_clock_manager/cpt_0> <I6/inst_clock_manager/cpt_0> <I7/inst_clock_manager/cpt_0> <I8/inst_clock_manager/cpt_0> <I1/inst_clock_manager/cpt_0> 
INFO:Xst:2261 - The FF/Latch <I2/inst_clock_manager/cpt_1> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I3/inst_clock_manager/cpt_1> <I4/inst_clock_manager/cpt_1> <I5/inst_clock_manager/cpt_1> <I6/inst_clock_manager/cpt_1> <I7/inst_clock_manager/cpt_1> <I8/inst_clock_manager/cpt_1> <I1/inst_clock_manager/cpt_1> 
INFO:Xst:2261 - The FF/Latch <I2/inst_clock_manager/cpt_2> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I3/inst_clock_manager/cpt_2> <I4/inst_clock_manager/cpt_2> <I5/inst_clock_manager/cpt_2> <I6/inst_clock_manager/cpt_2> <I7/inst_clock_manager/cpt_2> <I8/inst_clock_manager/cpt_2> <I1/inst_clock_manager/cpt_2> 
INFO:Xst:2261 - The FF/Latch <I2/inst_clock_manager/cpt_3> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I3/inst_clock_manager/cpt_3> <I4/inst_clock_manager/cpt_3> <I5/inst_clock_manager/cpt_3> <I6/inst_clock_manager/cpt_3> <I7/inst_clock_manager/cpt_3> <I8/inst_clock_manager/cpt_3> <I1/inst_clock_manager/cpt_3> 
INFO:Xst:2261 - The FF/Latch <I2/inst_clock_manager/cpt_4> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I3/inst_clock_manager/cpt_4> <I4/inst_clock_manager/cpt_4> <I5/inst_clock_manager/cpt_4> <I6/inst_clock_manager/cpt_4> <I7/inst_clock_manager/cpt_4> <I8/inst_clock_manager/cpt_4> <I1/inst_clock_manager/cpt_4> 
INFO:Xst:2261 - The FF/Latch <I2/inst_clock_manager/cpt_5> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I3/inst_clock_manager/cpt_5> <I4/inst_clock_manager/cpt_5> <I5/inst_clock_manager/cpt_5> <I6/inst_clock_manager/cpt_5> <I7/inst_clock_manager/cpt_5> <I8/inst_clock_manager/cpt_5> <I1/inst_clock_manager/cpt_5> 
INFO:Xst:2261 - The FF/Latch <I2/inst_clock_manager/cpt_6> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I3/inst_clock_manager/cpt_6> <I4/inst_clock_manager/cpt_6> <I5/inst_clock_manager/cpt_6> <I6/inst_clock_manager/cpt_6> <I7/inst_clock_manager/cpt_6> <I8/inst_clock_manager/cpt_6> <I1/inst_clock_manager/cpt_6> 
INFO:Xst:2261 - The FF/Latch <I1/inst_clock_manager/ce_param> in Unit <mandelbrot> is equivalent to the following 7 FFs/Latches, which will be removed : <I2/inst_clock_manager/ce_param> <I3/inst_clock_manager/ce_param> <I4/inst_clock_manager/ce_param> <I5/inst_clock_manager/ce_param> <I6/inst_clock_manager/ce_param> <I7/inst_clock_manager/ce_param> <I8/inst_clock_manager/ce_param> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mandelbrot, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2457
 Flip-Flops                                            : 2457

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mandelbrot.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9742
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 481
#      LUT2                        : 1333
#      LUT3                        : 1101
#      LUT4                        : 1166
#      LUT5                        : 453
#      LUT6                        : 924
#      MUXCY                       : 2266
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 1990
# FlipFlops/Latches                : 2843
#      FD                          : 18
#      FDC                         : 884
#      FDCE                        : 935
#      FDP                         : 408
#      FDPE                        : 70
#      FDR                         : 96
#      FDRE                        : 46
#      LDC                         : 386
# RAMS                             : 81
#      RAMB18E1                    : 1
#      RAMB36E1                    : 80
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 7
#      OBUF                        : 14
# DSPs                             : 192
#      DSP48E1                     : 192

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2843  out of  126800     2%  
 Number of Slice LUTs:                 5483  out of  63400     8%  
    Number used as Logic:              5483  out of  63400     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6314
   Number with an unused Flip Flop:    3471  out of   6314    54%  
   Number with an unused LUT:           831  out of   6314    13%  
   Number of fully used LUT-FF pairs:  2012  out of   6314    31%  
   Number of unique control sets:      1211

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    210    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               81  out of    135    60%  
    Number using Block RAM only:         81
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                    192  out of    240    80%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)             | Load  |
-------------------------------------------------------------------------------------------+-----------------------------------+-------+
clk                                                                                        | BUFGP                             | 2538  |
I1/Instincrment/reset_y_start[7]_AND_115_o(I1/Instincrment/reset_y_start[7]_AND_115_o1:O)  | NONE(*)(I1/Instincrment/ys_7_LDC) | 1     |
I1/Instincrment/reset_y_start[9]_AND_111_o(I1/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I1/Instincrment/ys_9_LDC) | 1     |
I1/Instincrment/reset_y_start[10]_AND_109_o(I1/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I1/Instincrment/ys_10_LDC)| 1     |
I1/Instincrment/reset_y_start[8]_AND_113_o(I1/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I1/Instincrment/ys_8_LDC) | 1     |
I1/Instincrment/reset_y_start[11]_AND_107_o(I1/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I1/Instincrment/ys_11_LDC)| 1     |
I1/Instincrment/reset_y_start[12]_AND_105_o(I1/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I1/Instincrment/ys_12_LDC)| 1     |
I1/Instincrment/reset_y_start[13]_AND_103_o(I1/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I1/Instincrment/ys_13_LDC)| 1     |
I1/Instincrment/reset_y_start[14]_AND_101_o(I1/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I1/Instincrment/ys_14_LDC)| 1     |
I1/Instincrment/reset_y_start[15]_AND_99_o(I1/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I1/Instincrment/ys_15_LDC)| 1     |
I1/Instincrment/reset_y_start[16]_AND_97_o(I1/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I1/Instincrment/ys_16_LDC)| 1     |
I1/Instincrment/reset_y_start[18]_AND_93_o(I1/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I1/Instincrment/ys_18_LDC)| 1     |
I1/Instincrment/reset_y_start[19]_AND_91_o(I1/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I1/Instincrment/ys_19_LDC)| 1     |
I1/Instincrment/reset_y_start[17]_AND_95_o(I1/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I1/Instincrment/ys_17_LDC)| 1     |
I1/Instincrment/reset_y_start[20]_AND_89_o(I1/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I1/Instincrment/ys_20_LDC)| 1     |
I1/Instincrment/reset_y_start[21]_AND_87_o(I1/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I1/Instincrment/ys_21_LDC)| 1     |
I1/Instincrment/reset_y_start[23]_AND_83_o(I1/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I1/Instincrment/ys_23_LDC)| 1     |
I1/Instincrment/reset_y_start[24]_AND_81_o(I1/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I1/Instincrment/ys_24_LDC)| 1     |
I1/Instincrment/reset_y_start[22]_AND_85_o(I1/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I1/Instincrment/ys_22_LDC)| 1     |
I1/Instincrment/reset_y_start[25]_AND_79_o(I1/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I1/Instincrment/ys_25_LDC)| 1     |
I1/Instincrment/reset_y_start[26]_AND_77_o(I1/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I1/Instincrment/ys_26_LDC)| 1     |
I1/Instincrment/reset_y_start[28]_AND_73_o(I1/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I1/Instincrment/ys_28_LDC)| 1     |
I1/Instincrment/reset_y_start[29]_AND_71_o(I1/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I1/Instincrment/ys_29_LDC)| 1     |
I1/Instincrment/reset_y_start[27]_AND_75_o(I1/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I1/Instincrment/ys_27_LDC)| 1     |
I1/Instincrment/reset_y_start[30]_AND_69_o(I1/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I1/Instincrment/ys_30_LDC)| 1     |
I1/Instincrment/reset_y_start[31]_AND_67_o(I1/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I1/Instincrment/ys_31_LDC)| 1     |
I1/Instincrment/reset_x_start[7]_AND_51_o(I1/Instincrment/reset_x_start[7]_AND_51_o1:O)    | NONE(*)(I1/Instincrment/xs_7_LDC) | 1     |
I1/Instincrment/reset_x_start[8]_AND_49_o(I1/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I1/Instincrment/xs_8_LDC) | 1     |
I1/Instincrment/reset_x_start[10]_AND_45_o(I1/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I1/Instincrment/xs_10_LDC)| 1     |
I1/Instincrment/reset_x_start[11]_AND_43_o(I1/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I1/Instincrment/xs_11_LDC)| 1     |
I1/Instincrment/reset_x_start[9]_AND_47_o(I1/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I1/Instincrment/xs_9_LDC) | 1     |
I1/Instincrment/reset_x_start[12]_AND_41_o(I1/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I1/Instincrment/xs_12_LDC)| 1     |
I1/Instincrment/reset_x_start[13]_AND_39_o(I1/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I1/Instincrment/xs_13_LDC)| 1     |
I1/Instincrment/reset_x_start[15]_AND_35_o(I1/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I1/Instincrment/xs_15_LDC)| 1     |
I1/Instincrment/reset_x_start[16]_AND_33_o(I1/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I1/Instincrment/xs_16_LDC)| 1     |
I1/Instincrment/reset_x_start[14]_AND_37_o(I1/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I1/Instincrment/xs_14_LDC)| 1     |
I1/Instincrment/reset_x_start[17]_AND_31_o(I1/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I1/Instincrment/xs_17_LDC)| 1     |
I1/Instincrment/reset_x_start[18]_AND_29_o(I1/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I1/Instincrment/xs_18_LDC)| 1     |
I1/Instincrment/reset_x_start[19]_AND_27_o(I1/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I1/Instincrment/xs_19_LDC)| 1     |
I1/Instincrment/reset_x_start[20]_AND_25_o(I1/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I1/Instincrment/xs_20_LDC)| 1     |
I1/Instincrment/reset_x_start[21]_AND_23_o(I1/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I1/Instincrment/xs_21_LDC)| 1     |
I1/Instincrment/reset_x_start[22]_AND_21_o(I1/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I1/Instincrment/xs_22_LDC)| 1     |
I1/Instincrment/reset_x_start[24]_AND_17_o(I1/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I1/Instincrment/xs_24_LDC)| 1     |
I1/Instincrment/reset_x_start[25]_AND_15_o(I1/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I1/Instincrment/xs_25_LDC)| 1     |
I1/Instincrment/reset_x_start[23]_AND_19_o(I1/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I1/Instincrment/xs_23_LDC)| 1     |
I1/Instincrment/reset_x_start[26]_AND_13_o(I1/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I1/Instincrment/xs_26_LDC)| 1     |
I1/Instincrment/reset_x_start[27]_AND_11_o(I1/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I1/Instincrment/xs_27_LDC)| 1     |
I1/Instincrment/reset_x_start[29]_AND_7_o(I1/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I1/Instincrment/xs_29_LDC)| 1     |
I1/Instincrment/reset_x_start[30]_AND_5_o(I1/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I1/Instincrment/xs_30_LDC)| 1     |
I1/Instincrment/reset_x_start[28]_AND_9_o(I1/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I1/Instincrment/xs_28_LDC)| 1     |
I1/Instincrment/reset_x_start[31]_AND_3_o(I1/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I1/Instincrment/xs_31_LDC)| 1     |
I2/Instincrment/reset_x_start[31]_AND_3_o(I2/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I2/Instincrment/xs_31_LDC)| 1     |
I2/Instincrment/reset_x_start[28]_AND_9_o(I2/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I2/Instincrment/xs_28_LDC)| 1     |
I2/Instincrment/reset_x_start[30]_AND_5_o(I2/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I2/Instincrment/xs_30_LDC)| 1     |
I2/Instincrment/reset_x_start[29]_AND_7_o(I2/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I2/Instincrment/xs_29_LDC)| 1     |
I2/Instincrment/reset_x_start[27]_AND_11_o(I2/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I2/Instincrment/xs_27_LDC)| 1     |
I2/Instincrment/reset_x_start[26]_AND_13_o(I2/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I2/Instincrment/xs_26_LDC)| 1     |
I2/Instincrment/reset_x_start[23]_AND_19_o(I2/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I2/Instincrment/xs_23_LDC)| 1     |
I2/Instincrment/reset_x_start[25]_AND_15_o(I2/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I2/Instincrment/xs_25_LDC)| 1     |
I2/Instincrment/reset_x_start[24]_AND_17_o(I2/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I2/Instincrment/xs_24_LDC)| 1     |
I2/Instincrment/reset_x_start[22]_AND_21_o(I2/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I2/Instincrment/xs_22_LDC)| 1     |
I2/Instincrment/reset_x_start[21]_AND_23_o(I2/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I2/Instincrment/xs_21_LDC)| 1     |
I2/Instincrment/reset_x_start[20]_AND_25_o(I2/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I2/Instincrment/xs_20_LDC)| 1     |
I2/Instincrment/reset_x_start[19]_AND_27_o(I2/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I2/Instincrment/xs_19_LDC)| 1     |
I2/Instincrment/reset_x_start[18]_AND_29_o(I2/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I2/Instincrment/xs_18_LDC)| 1     |
I2/Instincrment/reset_x_start[17]_AND_31_o(I2/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I2/Instincrment/xs_17_LDC)| 1     |
I2/Instincrment/reset_x_start[14]_AND_37_o(I2/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I2/Instincrment/xs_14_LDC)| 1     |
I2/Instincrment/reset_x_start[16]_AND_33_o(I2/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I2/Instincrment/xs_16_LDC)| 1     |
I2/Instincrment/reset_x_start[15]_AND_35_o(I2/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I2/Instincrment/xs_15_LDC)| 1     |
I2/Instincrment/reset_x_start[13]_AND_39_o(I2/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I2/Instincrment/xs_13_LDC)| 1     |
I2/Instincrment/reset_x_start[12]_AND_41_o(I2/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I2/Instincrment/xs_12_LDC)| 1     |
I2/Instincrment/reset_x_start[9]_AND_47_o(I2/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I2/Instincrment/xs_9_LDC) | 1     |
I2/Instincrment/reset_x_start[11]_AND_43_o(I2/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I2/Instincrment/xs_11_LDC)| 1     |
I2/Instincrment/reset_x_start[10]_AND_45_o(I2/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I2/Instincrment/xs_10_LDC)| 1     |
I2/Instincrment/reset_x_start[8]_AND_49_o(I2/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I2/Instincrment/xs_8_LDC) | 1     |
I2/Instincrment/reset_y_start[31]_AND_67_o(I2/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I2/Instincrment/ys_31_LDC)| 1     |
I2/Instincrment/reset_y_start[30]_AND_69_o(I2/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I2/Instincrment/ys_30_LDC)| 1     |
I2/Instincrment/reset_y_start[27]_AND_75_o(I2/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I2/Instincrment/ys_27_LDC)| 1     |
I2/Instincrment/reset_y_start[29]_AND_71_o(I2/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I2/Instincrment/ys_29_LDC)| 1     |
I2/Instincrment/reset_y_start[28]_AND_73_o(I2/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I2/Instincrment/ys_28_LDC)| 1     |
I2/Instincrment/reset_y_start[26]_AND_77_o(I2/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I2/Instincrment/ys_26_LDC)| 1     |
I2/Instincrment/reset_y_start[25]_AND_79_o(I2/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I2/Instincrment/ys_25_LDC)| 1     |
I2/Instincrment/reset_y_start[22]_AND_85_o(I2/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I2/Instincrment/ys_22_LDC)| 1     |
I2/Instincrment/reset_y_start[24]_AND_81_o(I2/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I2/Instincrment/ys_24_LDC)| 1     |
I2/Instincrment/reset_y_start[23]_AND_83_o(I2/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I2/Instincrment/ys_23_LDC)| 1     |
I2/Instincrment/reset_y_start[21]_AND_87_o(I2/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I2/Instincrment/ys_21_LDC)| 1     |
I2/Instincrment/reset_y_start[20]_AND_89_o(I2/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I2/Instincrment/ys_20_LDC)| 1     |
I2/Instincrment/reset_y_start[17]_AND_95_o(I2/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I2/Instincrment/ys_17_LDC)| 1     |
I2/Instincrment/reset_y_start[19]_AND_91_o(I2/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I2/Instincrment/ys_19_LDC)| 1     |
I2/Instincrment/reset_y_start[18]_AND_93_o(I2/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I2/Instincrment/ys_18_LDC)| 1     |
I2/Instincrment/reset_y_start[16]_AND_97_o(I2/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I2/Instincrment/ys_16_LDC)| 1     |
I2/Instincrment/reset_y_start[15]_AND_99_o(I2/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I2/Instincrment/ys_15_LDC)| 1     |
I2/Instincrment/reset_y_start[14]_AND_101_o(I2/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I2/Instincrment/ys_14_LDC)| 1     |
I2/Instincrment/reset_y_start[13]_AND_103_o(I2/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I2/Instincrment/ys_13_LDC)| 1     |
I2/Instincrment/reset_y_start[12]_AND_105_o(I2/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I2/Instincrment/ys_12_LDC)| 1     |
I2/Instincrment/reset_y_start[11]_AND_107_o(I2/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I2/Instincrment/ys_11_LDC)| 1     |
I2/Instincrment/reset_y_start[8]_AND_113_o(I2/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I2/Instincrment/ys_8_LDC) | 1     |
I2/Instincrment/reset_y_start[10]_AND_109_o(I2/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I2/Instincrment/ys_10_LDC)| 1     |
I2/Instincrment/reset_y_start[9]_AND_111_o(I2/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I2/Instincrment/ys_9_LDC) | 1     |
I3/Instincrment/reset_x_start[31]_AND_3_o(I3/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I3/Instincrment/xs_31_LDC)| 1     |
I3/Instincrment/reset_x_start[28]_AND_9_o(I3/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I3/Instincrment/xs_28_LDC)| 1     |
I3/Instincrment/reset_x_start[30]_AND_5_o(I3/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I3/Instincrment/xs_30_LDC)| 1     |
I3/Instincrment/reset_x_start[29]_AND_7_o(I3/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I3/Instincrment/xs_29_LDC)| 1     |
I3/Instincrment/reset_x_start[27]_AND_11_o(I3/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I3/Instincrment/xs_27_LDC)| 1     |
I3/Instincrment/reset_x_start[26]_AND_13_o(I3/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I3/Instincrment/xs_26_LDC)| 1     |
I3/Instincrment/reset_x_start[23]_AND_19_o(I3/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I3/Instincrment/xs_23_LDC)| 1     |
I3/Instincrment/reset_x_start[25]_AND_15_o(I3/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I3/Instincrment/xs_25_LDC)| 1     |
I3/Instincrment/reset_x_start[24]_AND_17_o(I3/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I3/Instincrment/xs_24_LDC)| 1     |
I3/Instincrment/reset_x_start[22]_AND_21_o(I3/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I3/Instincrment/xs_22_LDC)| 1     |
I3/Instincrment/reset_x_start[21]_AND_23_o(I3/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I3/Instincrment/xs_21_LDC)| 1     |
I3/Instincrment/reset_x_start[20]_AND_25_o(I3/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I3/Instincrment/xs_20_LDC)| 1     |
I3/Instincrment/reset_x_start[19]_AND_27_o(I3/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I3/Instincrment/xs_19_LDC)| 1     |
I3/Instincrment/reset_x_start[18]_AND_29_o(I3/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I3/Instincrment/xs_18_LDC)| 1     |
I3/Instincrment/reset_x_start[17]_AND_31_o(I3/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I3/Instincrment/xs_17_LDC)| 1     |
I3/Instincrment/reset_x_start[14]_AND_37_o(I3/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I3/Instincrment/xs_14_LDC)| 1     |
I3/Instincrment/reset_x_start[16]_AND_33_o(I3/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I3/Instincrment/xs_16_LDC)| 1     |
I3/Instincrment/reset_x_start[15]_AND_35_o(I3/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I3/Instincrment/xs_15_LDC)| 1     |
I3/Instincrment/reset_x_start[13]_AND_39_o(I3/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I3/Instincrment/xs_13_LDC)| 1     |
I3/Instincrment/reset_x_start[12]_AND_41_o(I3/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I3/Instincrment/xs_12_LDC)| 1     |
I3/Instincrment/reset_x_start[9]_AND_47_o(I3/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I3/Instincrment/xs_9_LDC) | 1     |
I3/Instincrment/reset_x_start[11]_AND_43_o(I3/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I3/Instincrment/xs_11_LDC)| 1     |
I3/Instincrment/reset_x_start[10]_AND_45_o(I3/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I3/Instincrment/xs_10_LDC)| 1     |
I3/Instincrment/reset_x_start[8]_AND_49_o(I3/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I3/Instincrment/xs_8_LDC) | 1     |
I3/Instincrment/reset_y_start[31]_AND_67_o(I3/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I3/Instincrment/ys_31_LDC)| 1     |
I3/Instincrment/reset_y_start[30]_AND_69_o(I3/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I3/Instincrment/ys_30_LDC)| 1     |
I3/Instincrment/reset_y_start[27]_AND_75_o(I3/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I3/Instincrment/ys_27_LDC)| 1     |
I3/Instincrment/reset_y_start[29]_AND_71_o(I3/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I3/Instincrment/ys_29_LDC)| 1     |
I3/Instincrment/reset_y_start[28]_AND_73_o(I3/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I3/Instincrment/ys_28_LDC)| 1     |
I3/Instincrment/reset_y_start[26]_AND_77_o(I3/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I3/Instincrment/ys_26_LDC)| 1     |
I3/Instincrment/reset_y_start[25]_AND_79_o(I3/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I3/Instincrment/ys_25_LDC)| 1     |
I3/Instincrment/reset_y_start[22]_AND_85_o(I3/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I3/Instincrment/ys_22_LDC)| 1     |
I3/Instincrment/reset_y_start[24]_AND_81_o(I3/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I3/Instincrment/ys_24_LDC)| 1     |
I3/Instincrment/reset_y_start[23]_AND_83_o(I3/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I3/Instincrment/ys_23_LDC)| 1     |
I3/Instincrment/reset_y_start[21]_AND_87_o(I3/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I3/Instincrment/ys_21_LDC)| 1     |
I3/Instincrment/reset_y_start[20]_AND_89_o(I3/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I3/Instincrment/ys_20_LDC)| 1     |
I3/Instincrment/reset_y_start[17]_AND_95_o(I3/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I3/Instincrment/ys_17_LDC)| 1     |
I3/Instincrment/reset_y_start[19]_AND_91_o(I3/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I3/Instincrment/ys_19_LDC)| 1     |
I3/Instincrment/reset_y_start[18]_AND_93_o(I3/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I3/Instincrment/ys_18_LDC)| 1     |
I3/Instincrment/reset_y_start[16]_AND_97_o(I3/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I3/Instincrment/ys_16_LDC)| 1     |
I3/Instincrment/reset_y_start[15]_AND_99_o(I3/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I3/Instincrment/ys_15_LDC)| 1     |
I3/Instincrment/reset_y_start[14]_AND_101_o(I3/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I3/Instincrment/ys_14_LDC)| 1     |
I3/Instincrment/reset_y_start[13]_AND_103_o(I3/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I3/Instincrment/ys_13_LDC)| 1     |
I3/Instincrment/reset_y_start[12]_AND_105_o(I3/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I3/Instincrment/ys_12_LDC)| 1     |
I3/Instincrment/reset_y_start[11]_AND_107_o(I3/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I3/Instincrment/ys_11_LDC)| 1     |
I3/Instincrment/reset_y_start[8]_AND_113_o(I3/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I3/Instincrment/ys_8_LDC) | 1     |
I3/Instincrment/reset_y_start[10]_AND_109_o(I3/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I3/Instincrment/ys_10_LDC)| 1     |
I3/Instincrment/reset_y_start[9]_AND_111_o(I3/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I3/Instincrment/ys_9_LDC) | 1     |
I4/Instincrment/reset_x_start[31]_AND_3_o(I4/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I4/Instincrment/xs_31_LDC)| 1     |
I4/Instincrment/reset_x_start[28]_AND_9_o(I4/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I4/Instincrment/xs_28_LDC)| 1     |
I4/Instincrment/reset_x_start[30]_AND_5_o(I4/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I4/Instincrment/xs_30_LDC)| 1     |
I4/Instincrment/reset_x_start[29]_AND_7_o(I4/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I4/Instincrment/xs_29_LDC)| 1     |
I4/Instincrment/reset_x_start[27]_AND_11_o(I4/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I4/Instincrment/xs_27_LDC)| 1     |
I4/Instincrment/reset_x_start[26]_AND_13_o(I4/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I4/Instincrment/xs_26_LDC)| 1     |
I4/Instincrment/reset_x_start[23]_AND_19_o(I4/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I4/Instincrment/xs_23_LDC)| 1     |
I4/Instincrment/reset_x_start[25]_AND_15_o(I4/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I4/Instincrment/xs_25_LDC)| 1     |
I4/Instincrment/reset_x_start[24]_AND_17_o(I4/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I4/Instincrment/xs_24_LDC)| 1     |
I4/Instincrment/reset_x_start[22]_AND_21_o(I4/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I4/Instincrment/xs_22_LDC)| 1     |
I4/Instincrment/reset_x_start[21]_AND_23_o(I4/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I4/Instincrment/xs_21_LDC)| 1     |
I4/Instincrment/reset_x_start[20]_AND_25_o(I4/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I4/Instincrment/xs_20_LDC)| 1     |
I4/Instincrment/reset_x_start[19]_AND_27_o(I4/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I4/Instincrment/xs_19_LDC)| 1     |
I4/Instincrment/reset_x_start[18]_AND_29_o(I4/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I4/Instincrment/xs_18_LDC)| 1     |
I4/Instincrment/reset_x_start[17]_AND_31_o(I4/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I4/Instincrment/xs_17_LDC)| 1     |
I4/Instincrment/reset_x_start[14]_AND_37_o(I4/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I4/Instincrment/xs_14_LDC)| 1     |
I4/Instincrment/reset_x_start[16]_AND_33_o(I4/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I4/Instincrment/xs_16_LDC)| 1     |
I4/Instincrment/reset_x_start[15]_AND_35_o(I4/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I4/Instincrment/xs_15_LDC)| 1     |
I4/Instincrment/reset_x_start[13]_AND_39_o(I4/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I4/Instincrment/xs_13_LDC)| 1     |
I4/Instincrment/reset_x_start[12]_AND_41_o(I4/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I4/Instincrment/xs_12_LDC)| 1     |
I4/Instincrment/reset_x_start[9]_AND_47_o(I4/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I4/Instincrment/xs_9_LDC) | 1     |
I4/Instincrment/reset_x_start[11]_AND_43_o(I4/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I4/Instincrment/xs_11_LDC)| 1     |
I4/Instincrment/reset_x_start[10]_AND_45_o(I4/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I4/Instincrment/xs_10_LDC)| 1     |
I4/Instincrment/reset_x_start[8]_AND_49_o(I4/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I4/Instincrment/xs_8_LDC) | 1     |
I4/Instincrment/reset_y_start[31]_AND_67_o(I4/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I4/Instincrment/ys_31_LDC)| 1     |
I4/Instincrment/reset_y_start[30]_AND_69_o(I4/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I4/Instincrment/ys_30_LDC)| 1     |
I4/Instincrment/reset_y_start[27]_AND_75_o(I4/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I4/Instincrment/ys_27_LDC)| 1     |
I4/Instincrment/reset_y_start[29]_AND_71_o(I4/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I4/Instincrment/ys_29_LDC)| 1     |
I4/Instincrment/reset_y_start[28]_AND_73_o(I4/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I4/Instincrment/ys_28_LDC)| 1     |
I4/Instincrment/reset_y_start[26]_AND_77_o(I4/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I4/Instincrment/ys_26_LDC)| 1     |
I4/Instincrment/reset_y_start[25]_AND_79_o(I4/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I4/Instincrment/ys_25_LDC)| 1     |
I4/Instincrment/reset_y_start[22]_AND_85_o(I4/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I4/Instincrment/ys_22_LDC)| 1     |
I4/Instincrment/reset_y_start[24]_AND_81_o(I4/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I4/Instincrment/ys_24_LDC)| 1     |
I4/Instincrment/reset_y_start[23]_AND_83_o(I4/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I4/Instincrment/ys_23_LDC)| 1     |
I4/Instincrment/reset_y_start[21]_AND_87_o(I4/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I4/Instincrment/ys_21_LDC)| 1     |
I4/Instincrment/reset_y_start[20]_AND_89_o(I4/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I4/Instincrment/ys_20_LDC)| 1     |
I4/Instincrment/reset_y_start[17]_AND_95_o(I4/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I4/Instincrment/ys_17_LDC)| 1     |
I4/Instincrment/reset_y_start[19]_AND_91_o(I4/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I4/Instincrment/ys_19_LDC)| 1     |
I4/Instincrment/reset_y_start[18]_AND_93_o(I4/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I4/Instincrment/ys_18_LDC)| 1     |
I4/Instincrment/reset_y_start[16]_AND_97_o(I4/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I4/Instincrment/ys_16_LDC)| 1     |
I4/Instincrment/reset_y_start[15]_AND_99_o(I4/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I4/Instincrment/ys_15_LDC)| 1     |
I4/Instincrment/reset_y_start[14]_AND_101_o(I4/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I4/Instincrment/ys_14_LDC)| 1     |
I4/Instincrment/reset_y_start[13]_AND_103_o(I4/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I4/Instincrment/ys_13_LDC)| 1     |
I4/Instincrment/reset_y_start[12]_AND_105_o(I4/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I4/Instincrment/ys_12_LDC)| 1     |
I4/Instincrment/reset_y_start[11]_AND_107_o(I4/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I4/Instincrment/ys_11_LDC)| 1     |
I4/Instincrment/reset_y_start[8]_AND_113_o(I4/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I4/Instincrment/ys_8_LDC) | 1     |
I4/Instincrment/reset_y_start[10]_AND_109_o(I4/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I4/Instincrment/ys_10_LDC)| 1     |
I4/Instincrment/reset_y_start[9]_AND_111_o(I4/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I4/Instincrment/ys_9_LDC) | 1     |
I5/Instincrment/reset_x_start[31]_AND_3_o(I5/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I5/Instincrment/xs_31_LDC)| 1     |
I5/Instincrment/reset_x_start[28]_AND_9_o(I5/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I5/Instincrment/xs_28_LDC)| 1     |
I5/Instincrment/reset_x_start[30]_AND_5_o(I5/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I5/Instincrment/xs_30_LDC)| 1     |
I5/Instincrment/reset_x_start[29]_AND_7_o(I5/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I5/Instincrment/xs_29_LDC)| 1     |
I5/Instincrment/reset_x_start[27]_AND_11_o(I5/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I5/Instincrment/xs_27_LDC)| 1     |
I5/Instincrment/reset_x_start[26]_AND_13_o(I5/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I5/Instincrment/xs_26_LDC)| 1     |
I5/Instincrment/reset_x_start[23]_AND_19_o(I5/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I5/Instincrment/xs_23_LDC)| 1     |
I5/Instincrment/reset_x_start[25]_AND_15_o(I5/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I5/Instincrment/xs_25_LDC)| 1     |
I5/Instincrment/reset_x_start[24]_AND_17_o(I5/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I5/Instincrment/xs_24_LDC)| 1     |
I5/Instincrment/reset_x_start[22]_AND_21_o(I5/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I5/Instincrment/xs_22_LDC)| 1     |
I5/Instincrment/reset_x_start[21]_AND_23_o(I5/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I5/Instincrment/xs_21_LDC)| 1     |
I5/Instincrment/reset_x_start[20]_AND_25_o(I5/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I5/Instincrment/xs_20_LDC)| 1     |
I5/Instincrment/reset_x_start[19]_AND_27_o(I5/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I5/Instincrment/xs_19_LDC)| 1     |
I5/Instincrment/reset_x_start[18]_AND_29_o(I5/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I5/Instincrment/xs_18_LDC)| 1     |
I5/Instincrment/reset_x_start[17]_AND_31_o(I5/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I5/Instincrment/xs_17_LDC)| 1     |
I5/Instincrment/reset_x_start[14]_AND_37_o(I5/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I5/Instincrment/xs_14_LDC)| 1     |
I5/Instincrment/reset_x_start[16]_AND_33_o(I5/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I5/Instincrment/xs_16_LDC)| 1     |
I5/Instincrment/reset_x_start[15]_AND_35_o(I5/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I5/Instincrment/xs_15_LDC)| 1     |
I5/Instincrment/reset_x_start[13]_AND_39_o(I5/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I5/Instincrment/xs_13_LDC)| 1     |
I5/Instincrment/reset_x_start[12]_AND_41_o(I5/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I5/Instincrment/xs_12_LDC)| 1     |
I5/Instincrment/reset_x_start[9]_AND_47_o(I5/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I5/Instincrment/xs_9_LDC) | 1     |
I5/Instincrment/reset_x_start[11]_AND_43_o(I5/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I5/Instincrment/xs_11_LDC)| 1     |
I5/Instincrment/reset_x_start[10]_AND_45_o(I5/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I5/Instincrment/xs_10_LDC)| 1     |
I5/Instincrment/reset_x_start[8]_AND_49_o(I5/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I5/Instincrment/xs_8_LDC) | 1     |
I5/Instincrment/reset_y_start[31]_AND_67_o(I5/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I5/Instincrment/ys_31_LDC)| 1     |
I5/Instincrment/reset_y_start[30]_AND_69_o(I5/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I5/Instincrment/ys_30_LDC)| 1     |
I5/Instincrment/reset_y_start[27]_AND_75_o(I5/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I5/Instincrment/ys_27_LDC)| 1     |
I5/Instincrment/reset_y_start[29]_AND_71_o(I5/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I5/Instincrment/ys_29_LDC)| 1     |
I5/Instincrment/reset_y_start[28]_AND_73_o(I5/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I5/Instincrment/ys_28_LDC)| 1     |
I5/Instincrment/reset_y_start[26]_AND_77_o(I5/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I5/Instincrment/ys_26_LDC)| 1     |
I5/Instincrment/reset_y_start[25]_AND_79_o(I5/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I5/Instincrment/ys_25_LDC)| 1     |
I5/Instincrment/reset_y_start[22]_AND_85_o(I5/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I5/Instincrment/ys_22_LDC)| 1     |
I5/Instincrment/reset_y_start[24]_AND_81_o(I5/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I5/Instincrment/ys_24_LDC)| 1     |
I5/Instincrment/reset_y_start[23]_AND_83_o(I5/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I5/Instincrment/ys_23_LDC)| 1     |
I5/Instincrment/reset_y_start[21]_AND_87_o(I5/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I5/Instincrment/ys_21_LDC)| 1     |
I5/Instincrment/reset_y_start[20]_AND_89_o(I5/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I5/Instincrment/ys_20_LDC)| 1     |
I5/Instincrment/reset_y_start[17]_AND_95_o(I5/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I5/Instincrment/ys_17_LDC)| 1     |
I5/Instincrment/reset_y_start[19]_AND_91_o(I5/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I5/Instincrment/ys_19_LDC)| 1     |
I5/Instincrment/reset_y_start[18]_AND_93_o(I5/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I5/Instincrment/ys_18_LDC)| 1     |
I5/Instincrment/reset_y_start[16]_AND_97_o(I5/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I5/Instincrment/ys_16_LDC)| 1     |
I5/Instincrment/reset_y_start[15]_AND_99_o(I5/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I5/Instincrment/ys_15_LDC)| 1     |
I5/Instincrment/reset_y_start[14]_AND_101_o(I5/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I5/Instincrment/ys_14_LDC)| 1     |
I5/Instincrment/reset_y_start[13]_AND_103_o(I5/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I5/Instincrment/ys_13_LDC)| 1     |
I5/Instincrment/reset_y_start[12]_AND_105_o(I5/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I5/Instincrment/ys_12_LDC)| 1     |
I5/Instincrment/reset_y_start[11]_AND_107_o(I5/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I5/Instincrment/ys_11_LDC)| 1     |
I5/Instincrment/reset_y_start[8]_AND_113_o(I5/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I5/Instincrment/ys_8_LDC) | 1     |
I5/Instincrment/reset_y_start[10]_AND_109_o(I5/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I5/Instincrment/ys_10_LDC)| 1     |
I5/Instincrment/reset_y_start[9]_AND_111_o(I5/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I5/Instincrment/ys_9_LDC) | 1     |
I6/Instincrment/reset_x_start[31]_AND_3_o(I6/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I6/Instincrment/xs_31_LDC)| 1     |
I6/Instincrment/reset_x_start[28]_AND_9_o(I6/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I6/Instincrment/xs_28_LDC)| 1     |
I6/Instincrment/reset_x_start[30]_AND_5_o(I6/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I6/Instincrment/xs_30_LDC)| 1     |
I6/Instincrment/reset_x_start[29]_AND_7_o(I6/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I6/Instincrment/xs_29_LDC)| 1     |
I6/Instincrment/reset_x_start[27]_AND_11_o(I6/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I6/Instincrment/xs_27_LDC)| 1     |
I6/Instincrment/reset_x_start[26]_AND_13_o(I6/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I6/Instincrment/xs_26_LDC)| 1     |
I6/Instincrment/reset_x_start[23]_AND_19_o(I6/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I6/Instincrment/xs_23_LDC)| 1     |
I6/Instincrment/reset_x_start[25]_AND_15_o(I6/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I6/Instincrment/xs_25_LDC)| 1     |
I6/Instincrment/reset_x_start[24]_AND_17_o(I6/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I6/Instincrment/xs_24_LDC)| 1     |
I6/Instincrment/reset_x_start[22]_AND_21_o(I6/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I6/Instincrment/xs_22_LDC)| 1     |
I6/Instincrment/reset_x_start[21]_AND_23_o(I6/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I6/Instincrment/xs_21_LDC)| 1     |
I6/Instincrment/reset_x_start[20]_AND_25_o(I6/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I6/Instincrment/xs_20_LDC)| 1     |
I6/Instincrment/reset_x_start[19]_AND_27_o(I6/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I6/Instincrment/xs_19_LDC)| 1     |
I6/Instincrment/reset_x_start[18]_AND_29_o(I6/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I6/Instincrment/xs_18_LDC)| 1     |
I6/Instincrment/reset_x_start[17]_AND_31_o(I6/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I6/Instincrment/xs_17_LDC)| 1     |
I6/Instincrment/reset_x_start[14]_AND_37_o(I6/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I6/Instincrment/xs_14_LDC)| 1     |
I6/Instincrment/reset_x_start[16]_AND_33_o(I6/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I6/Instincrment/xs_16_LDC)| 1     |
I6/Instincrment/reset_x_start[15]_AND_35_o(I6/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I6/Instincrment/xs_15_LDC)| 1     |
I6/Instincrment/reset_x_start[13]_AND_39_o(I6/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I6/Instincrment/xs_13_LDC)| 1     |
I6/Instincrment/reset_x_start[12]_AND_41_o(I6/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I6/Instincrment/xs_12_LDC)| 1     |
I6/Instincrment/reset_x_start[9]_AND_47_o(I6/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I6/Instincrment/xs_9_LDC) | 1     |
I6/Instincrment/reset_x_start[11]_AND_43_o(I6/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I6/Instincrment/xs_11_LDC)| 1     |
I6/Instincrment/reset_x_start[10]_AND_45_o(I6/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I6/Instincrment/xs_10_LDC)| 1     |
I6/Instincrment/reset_x_start[8]_AND_49_o(I6/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I6/Instincrment/xs_8_LDC) | 1     |
I6/Instincrment/reset_y_start[31]_AND_67_o(I6/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I6/Instincrment/ys_31_LDC)| 1     |
I6/Instincrment/reset_y_start[30]_AND_69_o(I6/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I6/Instincrment/ys_30_LDC)| 1     |
I6/Instincrment/reset_y_start[27]_AND_75_o(I6/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I6/Instincrment/ys_27_LDC)| 1     |
I6/Instincrment/reset_y_start[29]_AND_71_o(I6/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I6/Instincrment/ys_29_LDC)| 1     |
I6/Instincrment/reset_y_start[28]_AND_73_o(I6/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I6/Instincrment/ys_28_LDC)| 1     |
I6/Instincrment/reset_y_start[26]_AND_77_o(I6/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I6/Instincrment/ys_26_LDC)| 1     |
I6/Instincrment/reset_y_start[25]_AND_79_o(I6/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I6/Instincrment/ys_25_LDC)| 1     |
I6/Instincrment/reset_y_start[22]_AND_85_o(I6/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I6/Instincrment/ys_22_LDC)| 1     |
I6/Instincrment/reset_y_start[24]_AND_81_o(I6/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I6/Instincrment/ys_24_LDC)| 1     |
I6/Instincrment/reset_y_start[23]_AND_83_o(I6/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I6/Instincrment/ys_23_LDC)| 1     |
I6/Instincrment/reset_y_start[21]_AND_87_o(I6/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I6/Instincrment/ys_21_LDC)| 1     |
I6/Instincrment/reset_y_start[20]_AND_89_o(I6/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I6/Instincrment/ys_20_LDC)| 1     |
I6/Instincrment/reset_y_start[17]_AND_95_o(I6/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I6/Instincrment/ys_17_LDC)| 1     |
I6/Instincrment/reset_y_start[19]_AND_91_o(I6/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I6/Instincrment/ys_19_LDC)| 1     |
I6/Instincrment/reset_y_start[18]_AND_93_o(I6/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I6/Instincrment/ys_18_LDC)| 1     |
I6/Instincrment/reset_y_start[16]_AND_97_o(I6/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I6/Instincrment/ys_16_LDC)| 1     |
I6/Instincrment/reset_y_start[15]_AND_99_o(I6/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I6/Instincrment/ys_15_LDC)| 1     |
I6/Instincrment/reset_y_start[14]_AND_101_o(I6/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I6/Instincrment/ys_14_LDC)| 1     |
I6/Instincrment/reset_y_start[13]_AND_103_o(I6/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I6/Instincrment/ys_13_LDC)| 1     |
I6/Instincrment/reset_y_start[12]_AND_105_o(I6/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I6/Instincrment/ys_12_LDC)| 1     |
I6/Instincrment/reset_y_start[11]_AND_107_o(I6/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I6/Instincrment/ys_11_LDC)| 1     |
I6/Instincrment/reset_y_start[8]_AND_113_o(I6/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I6/Instincrment/ys_8_LDC) | 1     |
I6/Instincrment/reset_y_start[10]_AND_109_o(I6/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I6/Instincrment/ys_10_LDC)| 1     |
I6/Instincrment/reset_y_start[9]_AND_111_o(I6/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I6/Instincrment/ys_9_LDC) | 1     |
I7/Instincrment/reset_x_start[31]_AND_3_o(I7/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I7/Instincrment/xs_31_LDC)| 1     |
I7/Instincrment/reset_x_start[28]_AND_9_o(I7/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I7/Instincrment/xs_28_LDC)| 1     |
I7/Instincrment/reset_x_start[30]_AND_5_o(I7/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I7/Instincrment/xs_30_LDC)| 1     |
I7/Instincrment/reset_x_start[29]_AND_7_o(I7/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I7/Instincrment/xs_29_LDC)| 1     |
I7/Instincrment/reset_x_start[27]_AND_11_o(I7/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I7/Instincrment/xs_27_LDC)| 1     |
I7/Instincrment/reset_x_start[26]_AND_13_o(I7/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I7/Instincrment/xs_26_LDC)| 1     |
I7/Instincrment/reset_x_start[23]_AND_19_o(I7/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I7/Instincrment/xs_23_LDC)| 1     |
I7/Instincrment/reset_x_start[25]_AND_15_o(I7/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I7/Instincrment/xs_25_LDC)| 1     |
I7/Instincrment/reset_x_start[24]_AND_17_o(I7/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I7/Instincrment/xs_24_LDC)| 1     |
I7/Instincrment/reset_x_start[22]_AND_21_o(I7/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I7/Instincrment/xs_22_LDC)| 1     |
I7/Instincrment/reset_x_start[21]_AND_23_o(I7/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I7/Instincrment/xs_21_LDC)| 1     |
I7/Instincrment/reset_x_start[20]_AND_25_o(I7/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I7/Instincrment/xs_20_LDC)| 1     |
I7/Instincrment/reset_x_start[19]_AND_27_o(I7/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I7/Instincrment/xs_19_LDC)| 1     |
I7/Instincrment/reset_x_start[18]_AND_29_o(I7/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I7/Instincrment/xs_18_LDC)| 1     |
I7/Instincrment/reset_x_start[17]_AND_31_o(I7/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I7/Instincrment/xs_17_LDC)| 1     |
I7/Instincrment/reset_x_start[14]_AND_37_o(I7/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I7/Instincrment/xs_14_LDC)| 1     |
I7/Instincrment/reset_x_start[16]_AND_33_o(I7/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I7/Instincrment/xs_16_LDC)| 1     |
I7/Instincrment/reset_x_start[15]_AND_35_o(I7/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I7/Instincrment/xs_15_LDC)| 1     |
I7/Instincrment/reset_x_start[13]_AND_39_o(I7/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I7/Instincrment/xs_13_LDC)| 1     |
I7/Instincrment/reset_x_start[12]_AND_41_o(I7/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I7/Instincrment/xs_12_LDC)| 1     |
I7/Instincrment/reset_x_start[9]_AND_47_o(I7/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I7/Instincrment/xs_9_LDC) | 1     |
I7/Instincrment/reset_x_start[11]_AND_43_o(I7/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I7/Instincrment/xs_11_LDC)| 1     |
I7/Instincrment/reset_x_start[10]_AND_45_o(I7/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I7/Instincrment/xs_10_LDC)| 1     |
I7/Instincrment/reset_x_start[8]_AND_49_o(I7/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I7/Instincrment/xs_8_LDC) | 1     |
I7/Instincrment/reset_y_start[31]_AND_67_o(I7/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I7/Instincrment/ys_31_LDC)| 1     |
I7/Instincrment/reset_y_start[30]_AND_69_o(I7/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I7/Instincrment/ys_30_LDC)| 1     |
I7/Instincrment/reset_y_start[27]_AND_75_o(I7/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I7/Instincrment/ys_27_LDC)| 1     |
I7/Instincrment/reset_y_start[29]_AND_71_o(I7/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I7/Instincrment/ys_29_LDC)| 1     |
I7/Instincrment/reset_y_start[28]_AND_73_o(I7/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I7/Instincrment/ys_28_LDC)| 1     |
I7/Instincrment/reset_y_start[26]_AND_77_o(I7/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I7/Instincrment/ys_26_LDC)| 1     |
I7/Instincrment/reset_y_start[25]_AND_79_o(I7/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I7/Instincrment/ys_25_LDC)| 1     |
I7/Instincrment/reset_y_start[22]_AND_85_o(I7/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I7/Instincrment/ys_22_LDC)| 1     |
I7/Instincrment/reset_y_start[24]_AND_81_o(I7/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I7/Instincrment/ys_24_LDC)| 1     |
I7/Instincrment/reset_y_start[23]_AND_83_o(I7/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I7/Instincrment/ys_23_LDC)| 1     |
I7/Instincrment/reset_y_start[21]_AND_87_o(I7/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I7/Instincrment/ys_21_LDC)| 1     |
I7/Instincrment/reset_y_start[20]_AND_89_o(I7/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I7/Instincrment/ys_20_LDC)| 1     |
I7/Instincrment/reset_y_start[17]_AND_95_o(I7/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I7/Instincrment/ys_17_LDC)| 1     |
I7/Instincrment/reset_y_start[19]_AND_91_o(I7/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I7/Instincrment/ys_19_LDC)| 1     |
I7/Instincrment/reset_y_start[18]_AND_93_o(I7/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I7/Instincrment/ys_18_LDC)| 1     |
I7/Instincrment/reset_y_start[16]_AND_97_o(I7/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I7/Instincrment/ys_16_LDC)| 1     |
I7/Instincrment/reset_y_start[15]_AND_99_o(I7/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I7/Instincrment/ys_15_LDC)| 1     |
I7/Instincrment/reset_y_start[14]_AND_101_o(I7/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I7/Instincrment/ys_14_LDC)| 1     |
I7/Instincrment/reset_y_start[13]_AND_103_o(I7/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I7/Instincrment/ys_13_LDC)| 1     |
I7/Instincrment/reset_y_start[12]_AND_105_o(I7/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I7/Instincrment/ys_12_LDC)| 1     |
I7/Instincrment/reset_y_start[11]_AND_107_o(I7/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I7/Instincrment/ys_11_LDC)| 1     |
I7/Instincrment/reset_y_start[8]_AND_113_o(I7/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I7/Instincrment/ys_8_LDC) | 1     |
I7/Instincrment/reset_y_start[10]_AND_109_o(I7/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I7/Instincrment/ys_10_LDC)| 1     |
I7/Instincrment/reset_y_start[9]_AND_111_o(I7/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I7/Instincrment/ys_9_LDC) | 1     |
I8/Instincrment/reset_x_start[31]_AND_3_o(I8/Instincrment/reset_x_start[31]_AND_3_o1:O)    | NONE(*)(I8/Instincrment/xs_31_LDC)| 1     |
I8/Instincrment/reset_x_start[28]_AND_9_o(I8/Instincrment/reset_x_start[28]_AND_9_o1:O)    | NONE(*)(I8/Instincrment/xs_28_LDC)| 1     |
I8/Instincrment/reset_x_start[30]_AND_5_o(I8/Instincrment/reset_x_start[30]_AND_5_o1:O)    | NONE(*)(I8/Instincrment/xs_30_LDC)| 1     |
I8/Instincrment/reset_x_start[29]_AND_7_o(I8/Instincrment/reset_x_start[29]_AND_7_o1:O)    | NONE(*)(I8/Instincrment/xs_29_LDC)| 1     |
I8/Instincrment/reset_x_start[27]_AND_11_o(I8/Instincrment/reset_x_start[27]_AND_11_o1:O)  | NONE(*)(I8/Instincrment/xs_27_LDC)| 1     |
I8/Instincrment/reset_x_start[26]_AND_13_o(I8/Instincrment/reset_x_start[26]_AND_13_o1:O)  | NONE(*)(I8/Instincrment/xs_26_LDC)| 1     |
I8/Instincrment/reset_x_start[23]_AND_19_o(I8/Instincrment/reset_x_start[23]_AND_19_o1:O)  | NONE(*)(I8/Instincrment/xs_23_LDC)| 1     |
I8/Instincrment/reset_x_start[25]_AND_15_o(I8/Instincrment/reset_x_start[25]_AND_15_o1:O)  | NONE(*)(I8/Instincrment/xs_25_LDC)| 1     |
I8/Instincrment/reset_x_start[24]_AND_17_o(I8/Instincrment/reset_x_start[24]_AND_17_o1:O)  | NONE(*)(I8/Instincrment/xs_24_LDC)| 1     |
I8/Instincrment/reset_x_start[22]_AND_21_o(I8/Instincrment/reset_x_start[22]_AND_21_o1:O)  | NONE(*)(I8/Instincrment/xs_22_LDC)| 1     |
I8/Instincrment/reset_x_start[21]_AND_23_o(I8/Instincrment/reset_x_start[21]_AND_23_o1:O)  | NONE(*)(I8/Instincrment/xs_21_LDC)| 1     |
I8/Instincrment/reset_x_start[20]_AND_25_o(I8/Instincrment/reset_x_start[20]_AND_25_o1:O)  | NONE(*)(I8/Instincrment/xs_20_LDC)| 1     |
I8/Instincrment/reset_x_start[19]_AND_27_o(I8/Instincrment/reset_x_start[19]_AND_27_o1:O)  | NONE(*)(I8/Instincrment/xs_19_LDC)| 1     |
I8/Instincrment/reset_x_start[18]_AND_29_o(I8/Instincrment/reset_x_start[18]_AND_29_o1:O)  | NONE(*)(I8/Instincrment/xs_18_LDC)| 1     |
I8/Instincrment/reset_x_start[17]_AND_31_o(I8/Instincrment/reset_x_start[17]_AND_31_o1:O)  | NONE(*)(I8/Instincrment/xs_17_LDC)| 1     |
I8/Instincrment/reset_x_start[14]_AND_37_o(I8/Instincrment/reset_x_start[14]_AND_37_o1:O)  | NONE(*)(I8/Instincrment/xs_14_LDC)| 1     |
I8/Instincrment/reset_x_start[16]_AND_33_o(I8/Instincrment/reset_x_start[16]_AND_33_o1:O)  | NONE(*)(I8/Instincrment/xs_16_LDC)| 1     |
I8/Instincrment/reset_x_start[15]_AND_35_o(I8/Instincrment/reset_x_start[15]_AND_35_o1:O)  | NONE(*)(I8/Instincrment/xs_15_LDC)| 1     |
I8/Instincrment/reset_x_start[13]_AND_39_o(I8/Instincrment/reset_x_start[13]_AND_39_o1:O)  | NONE(*)(I8/Instincrment/xs_13_LDC)| 1     |
I8/Instincrment/reset_x_start[12]_AND_41_o(I8/Instincrment/reset_x_start[12]_AND_41_o1:O)  | NONE(*)(I8/Instincrment/xs_12_LDC)| 1     |
I8/Instincrment/reset_x_start[9]_AND_47_o(I8/Instincrment/reset_x_start[9]_AND_47_o1:O)    | NONE(*)(I8/Instincrment/xs_9_LDC) | 1     |
I8/Instincrment/reset_x_start[11]_AND_43_o(I8/Instincrment/reset_x_start[11]_AND_43_o1:O)  | NONE(*)(I8/Instincrment/xs_11_LDC)| 1     |
I8/Instincrment/reset_x_start[10]_AND_45_o(I8/Instincrment/reset_x_start[10]_AND_45_o1:O)  | NONE(*)(I8/Instincrment/xs_10_LDC)| 1     |
I8/Instincrment/reset_x_start[8]_AND_49_o(I8/Instincrment/reset_x_start[8]_AND_49_o1:O)    | NONE(*)(I8/Instincrment/xs_8_LDC) | 1     |
I8/Instincrment/reset_y_start[31]_AND_67_o(I8/Instincrment/reset_y_start[31]_AND_67_o1:O)  | NONE(*)(I8/Instincrment/ys_31_LDC)| 1     |
I8/Instincrment/reset_y_start[30]_AND_69_o(I8/Instincrment/reset_y_start[30]_AND_69_o1:O)  | NONE(*)(I8/Instincrment/ys_30_LDC)| 1     |
I8/Instincrment/reset_y_start[27]_AND_75_o(I8/Instincrment/reset_y_start[27]_AND_75_o1:O)  | NONE(*)(I8/Instincrment/ys_27_LDC)| 1     |
I8/Instincrment/reset_y_start[29]_AND_71_o(I8/Instincrment/reset_y_start[29]_AND_71_o1:O)  | NONE(*)(I8/Instincrment/ys_29_LDC)| 1     |
I8/Instincrment/reset_y_start[28]_AND_73_o(I8/Instincrment/reset_y_start[28]_AND_73_o1:O)  | NONE(*)(I8/Instincrment/ys_28_LDC)| 1     |
I8/Instincrment/reset_y_start[26]_AND_77_o(I8/Instincrment/reset_y_start[26]_AND_77_o1:O)  | NONE(*)(I8/Instincrment/ys_26_LDC)| 1     |
I8/Instincrment/reset_y_start[25]_AND_79_o(I8/Instincrment/reset_y_start[25]_AND_79_o1:O)  | NONE(*)(I8/Instincrment/ys_25_LDC)| 1     |
I8/Instincrment/reset_y_start[22]_AND_85_o(I8/Instincrment/reset_y_start[22]_AND_85_o1:O)  | NONE(*)(I8/Instincrment/ys_22_LDC)| 1     |
I8/Instincrment/reset_y_start[24]_AND_81_o(I8/Instincrment/reset_y_start[24]_AND_81_o1:O)  | NONE(*)(I8/Instincrment/ys_24_LDC)| 1     |
I8/Instincrment/reset_y_start[23]_AND_83_o(I8/Instincrment/reset_y_start[23]_AND_83_o1:O)  | NONE(*)(I8/Instincrment/ys_23_LDC)| 1     |
I8/Instincrment/reset_y_start[21]_AND_87_o(I8/Instincrment/reset_y_start[21]_AND_87_o1:O)  | NONE(*)(I8/Instincrment/ys_21_LDC)| 1     |
I8/Instincrment/reset_y_start[20]_AND_89_o(I8/Instincrment/reset_y_start[20]_AND_89_o1:O)  | NONE(*)(I8/Instincrment/ys_20_LDC)| 1     |
I8/Instincrment/reset_y_start[17]_AND_95_o(I8/Instincrment/reset_y_start[17]_AND_95_o1:O)  | NONE(*)(I8/Instincrment/ys_17_LDC)| 1     |
I8/Instincrment/reset_y_start[19]_AND_91_o(I8/Instincrment/reset_y_start[19]_AND_91_o1:O)  | NONE(*)(I8/Instincrment/ys_19_LDC)| 1     |
I8/Instincrment/reset_y_start[18]_AND_93_o(I8/Instincrment/reset_y_start[18]_AND_93_o1:O)  | NONE(*)(I8/Instincrment/ys_18_LDC)| 1     |
I8/Instincrment/reset_y_start[16]_AND_97_o(I8/Instincrment/reset_y_start[16]_AND_97_o1:O)  | NONE(*)(I8/Instincrment/ys_16_LDC)| 1     |
I8/Instincrment/reset_y_start[15]_AND_99_o(I8/Instincrment/reset_y_start[15]_AND_99_o1:O)  | NONE(*)(I8/Instincrment/ys_15_LDC)| 1     |
I8/Instincrment/reset_y_start[14]_AND_101_o(I8/Instincrment/reset_y_start[14]_AND_101_o1:O)| NONE(*)(I8/Instincrment/ys_14_LDC)| 1     |
I8/Instincrment/reset_y_start[13]_AND_103_o(I8/Instincrment/reset_y_start[13]_AND_103_o1:O)| NONE(*)(I8/Instincrment/ys_13_LDC)| 1     |
I8/Instincrment/reset_y_start[12]_AND_105_o(I8/Instincrment/reset_y_start[12]_AND_105_o1:O)| NONE(*)(I8/Instincrment/ys_12_LDC)| 1     |
I8/Instincrment/reset_y_start[11]_AND_107_o(I8/Instincrment/reset_y_start[11]_AND_107_o1:O)| NONE(*)(I8/Instincrment/ys_11_LDC)| 1     |
I8/Instincrment/reset_y_start[8]_AND_113_o(I8/Instincrment/reset_y_start[8]_AND_113_o1:O)  | NONE(*)(I8/Instincrment/ys_8_LDC) | 1     |
I8/Instincrment/reset_y_start[10]_AND_109_o(I8/Instincrment/reset_y_start[10]_AND_109_o1:O)| NONE(*)(I8/Instincrment/ys_10_LDC)| 1     |
I8/Instincrment/reset_y_start[9]_AND_111_o(I8/Instincrment/reset_y_start[9]_AND_111_o1:O)  | NONE(*)(I8/Instincrment/ys_9_LDC) | 1     |
-------------------------------------------------------------------------------------------+-----------------------------------+-------+
(*) These 386 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------+--------------------------------+-------+
Control Signal                                                               | Buffer(FF name)                | Load  |
-----------------------------------------------------------------------------+--------------------------------+-------+
I1/inst_clock_manager/Mcompar_GND_23_o_cpt[31]_LessThan_1_o_lutdi3(XST_GND:G)| NONE(InstColorgen/Mram_n0002)  | 2     |
N143(InstVGA/RAM4/Mram_screen13:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen1)| 1     |
N145(InstVGA/RAM4/Mram_screen21:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen2)| 1     |
N147(InstVGA/RAM4/Mram_screen31:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen3)| 1     |
N149(InstVGA/RAM4/Mram_screen41:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen4)| 1     |
N151(InstVGA/RAM4/Mram_screen51:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen5)| 1     |
N153(InstVGA/RAM4/Mram_screen61:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen6)| 1     |
N155(InstVGA/RAM4/Mram_screen71:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen7)| 1     |
N157(InstVGA/RAM4/Mram_screen81:CASCADEOUTA)                                 | NONE(InstVGA/RAM4/Mram_screen8)| 1     |
N159(InstVGA/RAM3/Mram_screen13:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen1)| 1     |
N161(InstVGA/RAM3/Mram_screen21:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen2)| 1     |
N163(InstVGA/RAM3/Mram_screen31:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen3)| 1     |
N165(InstVGA/RAM3/Mram_screen41:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen4)| 1     |
N167(InstVGA/RAM3/Mram_screen51:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen5)| 1     |
N169(InstVGA/RAM3/Mram_screen61:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen6)| 1     |
N171(InstVGA/RAM3/Mram_screen71:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen7)| 1     |
N173(InstVGA/RAM3/Mram_screen81:CASCADEOUTA)                                 | NONE(InstVGA/RAM3/Mram_screen8)| 1     |
N175(InstVGA/RAM2/Mram_screen13:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen1)| 1     |
N177(InstVGA/RAM2/Mram_screen21:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen2)| 1     |
N179(InstVGA/RAM2/Mram_screen31:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen3)| 1     |
N181(InstVGA/RAM2/Mram_screen41:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen4)| 1     |
N183(InstVGA/RAM2/Mram_screen51:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen5)| 1     |
N185(InstVGA/RAM2/Mram_screen61:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen6)| 1     |
N187(InstVGA/RAM2/Mram_screen71:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen7)| 1     |
N189(InstVGA/RAM2/Mram_screen81:CASCADEOUTA)                                 | NONE(InstVGA/RAM2/Mram_screen8)| 1     |
N191(InstVGA/RAM1/Mram_screen13:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen1)| 1     |
N193(InstVGA/RAM1/Mram_screen21:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen2)| 1     |
N195(InstVGA/RAM1/Mram_screen31:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen3)| 1     |
N197(InstVGA/RAM1/Mram_screen41:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen4)| 1     |
N199(InstVGA/RAM1/Mram_screen51:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen5)| 1     |
N201(InstVGA/RAM1/Mram_screen61:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen6)| 1     |
N203(InstVGA/RAM1/Mram_screen71:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen7)| 1     |
N205(InstVGA/RAM1/Mram_screen81:CASCADEOUTA)                                 | NONE(InstVGA/RAM1/Mram_screen8)| 1     |
-----------------------------------------------------------------------------+--------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 13.639ns (Maximum Frequency: 73.320MHz)
   Minimum input arrival time before clock: 2.186ns
   Maximum output required time after clock: 2.853ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.639ns (frequency: 73.320MHz)
  Total number of paths / destination ports: 420659688784 / 4549
-------------------------------------------------------------------------
Delay:               13.639ns (Levels of Logic = 32)
  Source:            I1/instIterator/yi_16 (FF)
  Destination:       I1/instIterator/xi_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: I1/instIterator/yi_16 to I1/instIterator/xi_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.478   0.445  I1/instIterator/yi_16 (I1/instIterator/yi_16)
     DSP48E1:A16->PCOUT47    1   4.036   0.000  I1/instIterator/fCalc/Mmult_n0014 (I1/instIterator/fCalc/Mmult_n0014_PCOUT_to_I1/instIterator/fCalc/Mmult_n00141_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  I1/instIterator/fCalc/Mmult_n00141 (I1/instIterator/fCalc/Mmult_n00141_PCOUT_to_I1/instIterator/fCalc/Mmult_n00142_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  I1/instIterator/fCalc/Mmult_n00142 (I1/instIterator/fCalc/Mmult_n00142_PCOUT_to_I1/instIterator/fCalc/Mmult_n00143_PCIN_47)
     DSP48E1:PCIN47->P0    2   1.518   0.722  I1/instIterator/fCalc/Mmult_n00143 (I1/instIterator/fCalc/n0014<34>)
     LUT3:I0->O            1   0.124   0.421  I1/instIterator/fCalc/Madd_xi16 (I1/instIterator/fCalc/Madd_xi16)
     LUT4:I3->O            1   0.124   0.000  I1/instIterator/fCalc/Madd_xi1_lut<0>7 (I1/instIterator/fCalc/Madd_xi1_lut<0>7)
     MUXCY:S->O            1   0.472   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_6 (I1/instIterator/fCalc/Madd_xi1_cy<0>7)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_7 (I1/instIterator/fCalc/Madd_xi1_cy<0>8)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_8 (I1/instIterator/fCalc/Madd_xi1_cy<0>9)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_9 (I1/instIterator/fCalc/Madd_xi1_cy<0>10)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_10 (I1/instIterator/fCalc/Madd_xi1_cy<0>11)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_11 (I1/instIterator/fCalc/Madd_xi1_cy<0>12)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_12 (I1/instIterator/fCalc/Madd_xi1_cy<0>13)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_13 (I1/instIterator/fCalc/Madd_xi1_cy<0>14)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_14 (I1/instIterator/fCalc/Madd_xi1_cy<0>15)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_15 (I1/instIterator/fCalc/Madd_xi1_cy<0>16)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_16 (I1/instIterator/fCalc/Madd_xi1_cy<0>17)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_17 (I1/instIterator/fCalc/Madd_xi1_cy<0>18)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_18 (I1/instIterator/fCalc/Madd_xi1_cy<0>19)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_19 (I1/instIterator/fCalc/Madd_xi1_cy<0>20)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_20 (I1/instIterator/fCalc/Madd_xi1_cy<0>21)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_21 (I1/instIterator/fCalc/Madd_xi1_cy<0>22)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_22 (I1/instIterator/fCalc/Madd_xi1_cy<0>23)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_23 (I1/instIterator/fCalc/Madd_xi1_cy<0>24)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_24 (I1/instIterator/fCalc/Madd_xi1_cy<0>25)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_25 (I1/instIterator/fCalc/Madd_xi1_cy<0>26)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_26 (I1/instIterator/fCalc/Madd_xi1_cy<0>27)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_27 (I1/instIterator/fCalc/Madd_xi1_cy<0>28)
     MUXCY:CI->O           1   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_28 (I1/instIterator/fCalc/Madd_xi1_cy<0>29)
     MUXCY:CI->O           0   0.029   0.000  I1/instIterator/fCalc/Madd_xi1_cy<0>_29 (I1/instIterator/fCalc/Madd_xi1_cy<0>30)
     XORCY:CI->O           1   0.510   0.536  I1/instIterator/fCalc/Madd_xi1_xor<0>_30 (I1/instIterator/xi1<31>)
     LUT6:I4->O            1   0.124   0.000  I1/instIterator/xi_31_rstpot (I1/instIterator/xi_31_rstpot)
     FDC:D                     0.030          I1/instIterator/xi_31
    ----------------------------------------
    Total                     13.639ns (11.515ns logic, 2.124ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2504 / 2504
-------------------------------------------------------------------------
Offset:              2.186ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       InstVGA/pix_read_addr_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to InstVGA/pix_read_addr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   1.049  reset_IBUF (reset_IBUF)
     LUT3:I0->O           19   0.124   0.518  InstVGA/Mcount_pix_read_addr_val5 (InstVGA/Mcount_pix_read_addr_val)
     FDRE:R                    0.494          InstVGA/pix_read_addr_0
    ----------------------------------------
    Total                      2.186ns (0.619ns logic, 1.567ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[7]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_7_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[7]_AND_115_o falling

  Data Path: reset to I1/Instincrment/ys_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            9   0.124   0.452  I1/Instincrment/reset_y_start[7]_AND_116_o1 (I1/Instincrment/reset_y_start[7]_AND_116_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_7_LDC
    ----------------------------------------
    Total                      1.940ns (0.619ns logic, 1.321ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I1/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[9]_AND_112_o1 (I1/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I1/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[10]_AND_110_o1 (I1/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I1/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[8]_AND_114_o1 (I1/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I1/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[11]_AND_108_o1 (I1/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I1/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[12]_AND_106_o1 (I1/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I1/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[13]_AND_104_o1 (I1/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I1/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[14]_AND_102_o1 (I1/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I1/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[15]_AND_100_o1 (I1/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I1/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[16]_AND_98_o1 (I1/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I1/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[18]_AND_94_o1 (I1/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I1/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[19]_AND_92_o1 (I1/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I1/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[17]_AND_96_o1 (I1/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I1/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[20]_AND_90_o1 (I1/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I1/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[21]_AND_88_o1 (I1/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I1/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[23]_AND_84_o1 (I1/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I1/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[24]_AND_82_o1 (I1/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I1/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[22]_AND_86_o1 (I1/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I1/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[25]_AND_80_o1 (I1/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I1/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[26]_AND_78_o1 (I1/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I1/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[28]_AND_74_o1 (I1/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I1/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[29]_AND_72_o1 (I1/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I1/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[27]_AND_76_o1 (I1/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I1/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[30]_AND_70_o1 (I1/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I1/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_y_start[31]_AND_68_o1 (I1/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I1/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[7]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_7_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[7]_AND_51_o falling

  Data Path: reset to I1/Instincrment/xs_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            9   0.124   0.452  I1/Instincrment/reset_x_start[7]_AND_52_o1 (I1/Instincrment/reset_x_start[7]_AND_52_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_7_LDC
    ----------------------------------------
    Total                      1.940ns (0.619ns logic, 1.321ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I1/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[8]_AND_50_o1 (I1/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I1/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[10]_AND_46_o1 (I1/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I1/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[11]_AND_44_o1 (I1/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I1/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[9]_AND_48_o1 (I1/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I1/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[12]_AND_42_o1 (I1/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I1/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[13]_AND_40_o1 (I1/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I1/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[15]_AND_36_o1 (I1/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I1/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[16]_AND_34_o1 (I1/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I1/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[14]_AND_38_o1 (I1/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I1/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[17]_AND_32_o1 (I1/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I1/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[18]_AND_30_o1 (I1/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I1/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[19]_AND_28_o1 (I1/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I1/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[20]_AND_26_o1 (I1/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I1/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[21]_AND_24_o1 (I1/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I1/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[22]_AND_22_o1 (I1/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I1/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[24]_AND_18_o1 (I1/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I1/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[25]_AND_16_o1 (I1/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I1/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[23]_AND_20_o1 (I1/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I1/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[26]_AND_14_o1 (I1/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I1/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[27]_AND_12_o1 (I1/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I1/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[29]_AND_8_o1 (I1/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I1/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[30]_AND_6_o1 (I1/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I1/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[28]_AND_10_o1 (I1/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I1/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I1/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I1/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I1/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I1/Instincrment/reset_x_start[31]_AND_4_o1 (I1/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I1/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I2/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[31]_AND_4_o1 (I2/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I2/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[28]_AND_10_o1 (I2/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I2/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[30]_AND_6_o1 (I2/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I2/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[29]_AND_8_o1 (I2/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I2/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[27]_AND_12_o1 (I2/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I2/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[26]_AND_14_o1 (I2/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I2/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[23]_AND_20_o1 (I2/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I2/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[25]_AND_16_o1 (I2/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I2/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[24]_AND_18_o1 (I2/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I2/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[22]_AND_22_o1 (I2/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I2/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[21]_AND_24_o1 (I2/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I2/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[20]_AND_26_o1 (I2/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I2/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[19]_AND_28_o1 (I2/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I2/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[18]_AND_30_o1 (I2/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I2/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[17]_AND_32_o1 (I2/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I2/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[14]_AND_38_o1 (I2/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I2/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[16]_AND_34_o1 (I2/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I2/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[15]_AND_36_o1 (I2/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I2/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[13]_AND_40_o1 (I2/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I2/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[12]_AND_42_o1 (I2/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I2/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[9]_AND_48_o1 (I2/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I2/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[11]_AND_44_o1 (I2/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I2/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[10]_AND_46_o1 (I2/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I2/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_x_start[8]_AND_50_o1 (I2/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I2/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I2/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[31]_AND_68_o1 (I2/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I2/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[30]_AND_70_o1 (I2/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I2/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[27]_AND_76_o1 (I2/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I2/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[29]_AND_72_o1 (I2/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I2/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[28]_AND_74_o1 (I2/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I2/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[26]_AND_78_o1 (I2/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I2/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[25]_AND_80_o1 (I2/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I2/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[22]_AND_86_o1 (I2/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I2/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[24]_AND_82_o1 (I2/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I2/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[23]_AND_84_o1 (I2/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I2/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[21]_AND_88_o1 (I2/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I2/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[20]_AND_90_o1 (I2/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I2/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[17]_AND_96_o1 (I2/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I2/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[19]_AND_92_o1 (I2/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I2/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[18]_AND_94_o1 (I2/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I2/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[16]_AND_98_o1 (I2/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I2/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[15]_AND_100_o1 (I2/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I2/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[14]_AND_102_o1 (I2/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I2/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[13]_AND_104_o1 (I2/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I2/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[12]_AND_106_o1 (I2/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I2/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[11]_AND_108_o1 (I2/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I2/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[8]_AND_114_o1 (I2/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I2/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[10]_AND_110_o1 (I2/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I2/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I2/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I2/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I2/Instincrment/reset_y_start[9]_AND_112_o1 (I2/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I2/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I3/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[31]_AND_4_o1 (I3/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I3/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[28]_AND_10_o1 (I3/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I3/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[30]_AND_6_o1 (I3/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I3/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[29]_AND_8_o1 (I3/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I3/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[27]_AND_12_o1 (I3/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I3/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[26]_AND_14_o1 (I3/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I3/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[23]_AND_20_o1 (I3/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I3/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[25]_AND_16_o1 (I3/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I3/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[24]_AND_18_o1 (I3/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I3/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[22]_AND_22_o1 (I3/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I3/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[21]_AND_24_o1 (I3/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I3/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[20]_AND_26_o1 (I3/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I3/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[19]_AND_28_o1 (I3/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I3/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[18]_AND_30_o1 (I3/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I3/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[17]_AND_32_o1 (I3/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I3/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[14]_AND_38_o1 (I3/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I3/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[16]_AND_34_o1 (I3/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I3/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[15]_AND_36_o1 (I3/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I3/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[13]_AND_40_o1 (I3/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I3/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[12]_AND_42_o1 (I3/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I3/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[9]_AND_48_o1 (I3/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I3/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[11]_AND_44_o1 (I3/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I3/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[10]_AND_46_o1 (I3/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I3/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_x_start[8]_AND_50_o1 (I3/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I3/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I3/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[31]_AND_68_o1 (I3/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I3/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[30]_AND_70_o1 (I3/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I3/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[27]_AND_76_o1 (I3/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I3/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[29]_AND_72_o1 (I3/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I3/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[28]_AND_74_o1 (I3/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I3/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[26]_AND_78_o1 (I3/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I3/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[25]_AND_80_o1 (I3/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I3/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[22]_AND_86_o1 (I3/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I3/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[24]_AND_82_o1 (I3/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I3/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[23]_AND_84_o1 (I3/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I3/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[21]_AND_88_o1 (I3/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I3/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[20]_AND_90_o1 (I3/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I3/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[17]_AND_96_o1 (I3/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I3/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[19]_AND_92_o1 (I3/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I3/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[18]_AND_94_o1 (I3/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I3/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[16]_AND_98_o1 (I3/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I3/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[15]_AND_100_o1 (I3/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I3/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[14]_AND_102_o1 (I3/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I3/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[13]_AND_104_o1 (I3/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I3/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[12]_AND_106_o1 (I3/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I3/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[11]_AND_108_o1 (I3/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I3/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[8]_AND_114_o1 (I3/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I3/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[10]_AND_110_o1 (I3/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I3/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I3/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I3/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I3/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I3/Instincrment/reset_y_start[9]_AND_112_o1 (I3/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I3/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I4/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[31]_AND_4_o1 (I4/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I4/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[28]_AND_10_o1 (I4/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I4/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[30]_AND_6_o1 (I4/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I4/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[29]_AND_8_o1 (I4/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I4/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[27]_AND_12_o1 (I4/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I4/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[26]_AND_14_o1 (I4/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I4/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[23]_AND_20_o1 (I4/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I4/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[25]_AND_16_o1 (I4/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I4/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[24]_AND_18_o1 (I4/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I4/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[22]_AND_22_o1 (I4/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I4/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[21]_AND_24_o1 (I4/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I4/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[20]_AND_26_o1 (I4/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I4/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[19]_AND_28_o1 (I4/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I4/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[18]_AND_30_o1 (I4/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I4/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[17]_AND_32_o1 (I4/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I4/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[14]_AND_38_o1 (I4/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I4/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[16]_AND_34_o1 (I4/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I4/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[15]_AND_36_o1 (I4/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I4/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[13]_AND_40_o1 (I4/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I4/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[12]_AND_42_o1 (I4/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I4/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[9]_AND_48_o1 (I4/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I4/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[11]_AND_44_o1 (I4/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I4/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[10]_AND_46_o1 (I4/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I4/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_x_start[8]_AND_50_o1 (I4/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I4/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I4/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[31]_AND_68_o1 (I4/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I4/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[30]_AND_70_o1 (I4/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I4/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[27]_AND_76_o1 (I4/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I4/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[29]_AND_72_o1 (I4/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I4/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[28]_AND_74_o1 (I4/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I4/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[26]_AND_78_o1 (I4/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I4/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[25]_AND_80_o1 (I4/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I4/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[22]_AND_86_o1 (I4/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I4/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[24]_AND_82_o1 (I4/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I4/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[23]_AND_84_o1 (I4/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I4/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[21]_AND_88_o1 (I4/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I4/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[20]_AND_90_o1 (I4/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I4/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[17]_AND_96_o1 (I4/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I4/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[19]_AND_92_o1 (I4/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I4/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[18]_AND_94_o1 (I4/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I4/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[16]_AND_98_o1 (I4/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I4/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[15]_AND_100_o1 (I4/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I4/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[14]_AND_102_o1 (I4/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I4/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[13]_AND_104_o1 (I4/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I4/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[12]_AND_106_o1 (I4/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I4/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[11]_AND_108_o1 (I4/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I4/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[8]_AND_114_o1 (I4/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I4/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[10]_AND_110_o1 (I4/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I4/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I4/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I4/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I4/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I4/Instincrment/reset_y_start[9]_AND_112_o1 (I4/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I4/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I5/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[31]_AND_4_o1 (I5/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I5/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[28]_AND_10_o1 (I5/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I5/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[30]_AND_6_o1 (I5/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I5/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[29]_AND_8_o1 (I5/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I5/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[27]_AND_12_o1 (I5/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I5/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[26]_AND_14_o1 (I5/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I5/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[23]_AND_20_o1 (I5/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I5/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[25]_AND_16_o1 (I5/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I5/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[24]_AND_18_o1 (I5/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I5/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[22]_AND_22_o1 (I5/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I5/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[21]_AND_24_o1 (I5/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I5/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[20]_AND_26_o1 (I5/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I5/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[19]_AND_28_o1 (I5/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I5/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[18]_AND_30_o1 (I5/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I5/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[17]_AND_32_o1 (I5/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I5/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[14]_AND_38_o1 (I5/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I5/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[16]_AND_34_o1 (I5/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I5/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[15]_AND_36_o1 (I5/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I5/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[13]_AND_40_o1 (I5/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I5/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[12]_AND_42_o1 (I5/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I5/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[9]_AND_48_o1 (I5/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I5/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[11]_AND_44_o1 (I5/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I5/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[10]_AND_46_o1 (I5/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I5/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_x_start[8]_AND_50_o1 (I5/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I5/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I5/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[31]_AND_68_o1 (I5/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I5/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[30]_AND_70_o1 (I5/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I5/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[27]_AND_76_o1 (I5/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I5/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[29]_AND_72_o1 (I5/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I5/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[28]_AND_74_o1 (I5/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I5/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[26]_AND_78_o1 (I5/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I5/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[25]_AND_80_o1 (I5/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I5/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[22]_AND_86_o1 (I5/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I5/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[24]_AND_82_o1 (I5/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I5/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[23]_AND_84_o1 (I5/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I5/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[21]_AND_88_o1 (I5/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I5/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[20]_AND_90_o1 (I5/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I5/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[17]_AND_96_o1 (I5/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I5/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[19]_AND_92_o1 (I5/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I5/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[18]_AND_94_o1 (I5/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I5/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[16]_AND_98_o1 (I5/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I5/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[15]_AND_100_o1 (I5/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I5/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[14]_AND_102_o1 (I5/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I5/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[13]_AND_104_o1 (I5/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I5/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[12]_AND_106_o1 (I5/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I5/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[11]_AND_108_o1 (I5/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I5/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[8]_AND_114_o1 (I5/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I5/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[10]_AND_110_o1 (I5/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I5/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I5/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I5/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I5/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I5/Instincrment/reset_y_start[9]_AND_112_o1 (I5/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I5/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I6/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[31]_AND_4_o1 (I6/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I6/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[28]_AND_10_o1 (I6/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I6/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[30]_AND_6_o1 (I6/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I6/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[29]_AND_8_o1 (I6/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I6/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[27]_AND_12_o1 (I6/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I6/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[26]_AND_14_o1 (I6/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I6/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[23]_AND_20_o1 (I6/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I6/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[25]_AND_16_o1 (I6/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I6/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[24]_AND_18_o1 (I6/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I6/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[22]_AND_22_o1 (I6/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I6/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[21]_AND_24_o1 (I6/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I6/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[20]_AND_26_o1 (I6/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I6/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[19]_AND_28_o1 (I6/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I6/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[18]_AND_30_o1 (I6/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I6/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[17]_AND_32_o1 (I6/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I6/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[14]_AND_38_o1 (I6/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I6/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[16]_AND_34_o1 (I6/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I6/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[15]_AND_36_o1 (I6/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I6/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[13]_AND_40_o1 (I6/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I6/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[12]_AND_42_o1 (I6/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I6/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[9]_AND_48_o1 (I6/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I6/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[11]_AND_44_o1 (I6/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I6/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[10]_AND_46_o1 (I6/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I6/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_x_start[8]_AND_50_o1 (I6/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I6/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I6/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[31]_AND_68_o1 (I6/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I6/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[30]_AND_70_o1 (I6/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I6/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[27]_AND_76_o1 (I6/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I6/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[29]_AND_72_o1 (I6/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I6/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[28]_AND_74_o1 (I6/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I6/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[26]_AND_78_o1 (I6/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I6/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[25]_AND_80_o1 (I6/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I6/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[22]_AND_86_o1 (I6/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I6/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[24]_AND_82_o1 (I6/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I6/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[23]_AND_84_o1 (I6/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I6/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[21]_AND_88_o1 (I6/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I6/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[20]_AND_90_o1 (I6/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I6/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[17]_AND_96_o1 (I6/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I6/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[19]_AND_92_o1 (I6/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I6/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[18]_AND_94_o1 (I6/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I6/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[16]_AND_98_o1 (I6/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I6/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[15]_AND_100_o1 (I6/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I6/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[14]_AND_102_o1 (I6/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I6/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[13]_AND_104_o1 (I6/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I6/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[12]_AND_106_o1 (I6/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I6/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[11]_AND_108_o1 (I6/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I6/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[8]_AND_114_o1 (I6/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I6/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[10]_AND_110_o1 (I6/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I6/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I6/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I6/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I6/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I6/Instincrment/reset_y_start[9]_AND_112_o1 (I6/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I6/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I7/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[31]_AND_4_o1 (I7/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I7/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[28]_AND_10_o1 (I7/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I7/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[30]_AND_6_o1 (I7/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I7/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[29]_AND_8_o1 (I7/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I7/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[27]_AND_12_o1 (I7/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I7/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[26]_AND_14_o1 (I7/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I7/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[23]_AND_20_o1 (I7/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I7/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[25]_AND_16_o1 (I7/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I7/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[24]_AND_18_o1 (I7/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I7/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[22]_AND_22_o1 (I7/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I7/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[21]_AND_24_o1 (I7/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I7/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[20]_AND_26_o1 (I7/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I7/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[19]_AND_28_o1 (I7/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I7/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[18]_AND_30_o1 (I7/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I7/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[17]_AND_32_o1 (I7/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I7/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[14]_AND_38_o1 (I7/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I7/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[16]_AND_34_o1 (I7/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I7/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[15]_AND_36_o1 (I7/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I7/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[13]_AND_40_o1 (I7/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I7/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[12]_AND_42_o1 (I7/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I7/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[9]_AND_48_o1 (I7/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I7/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[11]_AND_44_o1 (I7/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I7/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[10]_AND_46_o1 (I7/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I7/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_x_start[8]_AND_50_o1 (I7/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I7/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I7/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[31]_AND_68_o1 (I7/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I7/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[30]_AND_70_o1 (I7/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I7/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[27]_AND_76_o1 (I7/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I7/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[29]_AND_72_o1 (I7/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I7/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[28]_AND_74_o1 (I7/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I7/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[26]_AND_78_o1 (I7/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I7/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[25]_AND_80_o1 (I7/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I7/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[22]_AND_86_o1 (I7/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I7/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[24]_AND_82_o1 (I7/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I7/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[23]_AND_84_o1 (I7/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I7/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[21]_AND_88_o1 (I7/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I7/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[20]_AND_90_o1 (I7/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I7/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[17]_AND_96_o1 (I7/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I7/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[19]_AND_92_o1 (I7/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I7/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[18]_AND_94_o1 (I7/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I7/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[16]_AND_98_o1 (I7/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I7/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[15]_AND_100_o1 (I7/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I7/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[14]_AND_102_o1 (I7/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I7/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[13]_AND_104_o1 (I7/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I7/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[12]_AND_106_o1 (I7/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I7/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[11]_AND_108_o1 (I7/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I7/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[8]_AND_114_o1 (I7/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I7/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[10]_AND_110_o1 (I7/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I7/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I7/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I7/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I7/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I7/Instincrment/reset_y_start[9]_AND_112_o1 (I7/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I7/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_31_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[31]_AND_3_o falling

  Data Path: reset to I8/Instincrment/xs_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[31]_AND_4_o1 (I8/Instincrment/reset_x_start[31]_AND_4_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[28]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_28_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[28]_AND_9_o falling

  Data Path: reset to I8/Instincrment/xs_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[28]_AND_10_o1 (I8/Instincrment/reset_x_start[28]_AND_10_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[30]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_30_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[30]_AND_5_o falling

  Data Path: reset to I8/Instincrment/xs_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[30]_AND_6_o1 (I8/Instincrment/reset_x_start[30]_AND_6_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[29]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_29_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[29]_AND_7_o falling

  Data Path: reset to I8/Instincrment/xs_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[29]_AND_8_o1 (I8/Instincrment/reset_x_start[29]_AND_8_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[27]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_27_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[27]_AND_11_o falling

  Data Path: reset to I8/Instincrment/xs_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[27]_AND_12_o1 (I8/Instincrment/reset_x_start[27]_AND_12_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[26]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_26_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[26]_AND_13_o falling

  Data Path: reset to I8/Instincrment/xs_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[26]_AND_14_o1 (I8/Instincrment/reset_x_start[26]_AND_14_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[23]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_23_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[23]_AND_19_o falling

  Data Path: reset to I8/Instincrment/xs_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[23]_AND_20_o1 (I8/Instincrment/reset_x_start[23]_AND_20_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[25]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_25_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[25]_AND_15_o falling

  Data Path: reset to I8/Instincrment/xs_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[25]_AND_16_o1 (I8/Instincrment/reset_x_start[25]_AND_16_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[24]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_24_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[24]_AND_17_o falling

  Data Path: reset to I8/Instincrment/xs_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[24]_AND_18_o1 (I8/Instincrment/reset_x_start[24]_AND_18_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[22]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_22_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[22]_AND_21_o falling

  Data Path: reset to I8/Instincrment/xs_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[22]_AND_22_o1 (I8/Instincrment/reset_x_start[22]_AND_22_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[21]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_21_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[21]_AND_23_o falling

  Data Path: reset to I8/Instincrment/xs_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[21]_AND_24_o1 (I8/Instincrment/reset_x_start[21]_AND_24_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[20]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_20_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[20]_AND_25_o falling

  Data Path: reset to I8/Instincrment/xs_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[20]_AND_26_o1 (I8/Instincrment/reset_x_start[20]_AND_26_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[19]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_19_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[19]_AND_27_o falling

  Data Path: reset to I8/Instincrment/xs_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[19]_AND_28_o1 (I8/Instincrment/reset_x_start[19]_AND_28_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[18]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_18_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[18]_AND_29_o falling

  Data Path: reset to I8/Instincrment/xs_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[18]_AND_30_o1 (I8/Instincrment/reset_x_start[18]_AND_30_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[17]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_17_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[17]_AND_31_o falling

  Data Path: reset to I8/Instincrment/xs_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[17]_AND_32_o1 (I8/Instincrment/reset_x_start[17]_AND_32_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[14]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_14_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[14]_AND_37_o falling

  Data Path: reset to I8/Instincrment/xs_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[14]_AND_38_o1 (I8/Instincrment/reset_x_start[14]_AND_38_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[16]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_16_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[16]_AND_33_o falling

  Data Path: reset to I8/Instincrment/xs_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[16]_AND_34_o1 (I8/Instincrment/reset_x_start[16]_AND_34_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[15]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_15_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[15]_AND_35_o falling

  Data Path: reset to I8/Instincrment/xs_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[15]_AND_36_o1 (I8/Instincrment/reset_x_start[15]_AND_36_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[13]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_13_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[13]_AND_39_o falling

  Data Path: reset to I8/Instincrment/xs_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[13]_AND_40_o1 (I8/Instincrment/reset_x_start[13]_AND_40_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[12]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_12_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[12]_AND_41_o falling

  Data Path: reset to I8/Instincrment/xs_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[12]_AND_42_o1 (I8/Instincrment/reset_x_start[12]_AND_42_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[9]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_9_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[9]_AND_47_o falling

  Data Path: reset to I8/Instincrment/xs_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[9]_AND_48_o1 (I8/Instincrment/reset_x_start[9]_AND_48_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[11]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_11_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[11]_AND_43_o falling

  Data Path: reset to I8/Instincrment/xs_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[11]_AND_44_o1 (I8/Instincrment/reset_x_start[11]_AND_44_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[10]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_10_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[10]_AND_45_o falling

  Data Path: reset to I8/Instincrment/xs_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[10]_AND_46_o1 (I8/Instincrment/reset_x_start[10]_AND_46_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_x_start[8]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/xs_8_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_x_start[8]_AND_49_o falling

  Data Path: reset to I8/Instincrment/xs_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_x_start[8]_AND_50_o1 (I8/Instincrment/reset_x_start[8]_AND_50_o)
     LDC:CLR                   0.494          I8/Instincrment/xs_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_31_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[31]_AND_67_o falling

  Data Path: reset to I8/Instincrment/ys_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[31]_AND_68_o1 (I8/Instincrment/reset_y_start[31]_AND_68_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_31_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[30]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_30_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[30]_AND_69_o falling

  Data Path: reset to I8/Instincrment/ys_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[30]_AND_70_o1 (I8/Instincrment/reset_y_start[30]_AND_70_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_30_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[27]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_27_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[27]_AND_75_o falling

  Data Path: reset to I8/Instincrment/ys_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[27]_AND_76_o1 (I8/Instincrment/reset_y_start[27]_AND_76_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_27_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[29]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_29_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[29]_AND_71_o falling

  Data Path: reset to I8/Instincrment/ys_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[29]_AND_72_o1 (I8/Instincrment/reset_y_start[29]_AND_72_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_29_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[28]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_28_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[28]_AND_73_o falling

  Data Path: reset to I8/Instincrment/ys_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[28]_AND_74_o1 (I8/Instincrment/reset_y_start[28]_AND_74_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_28_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[26]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_26_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[26]_AND_77_o falling

  Data Path: reset to I8/Instincrment/ys_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[26]_AND_78_o1 (I8/Instincrment/reset_y_start[26]_AND_78_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_26_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[25]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_25_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[25]_AND_79_o falling

  Data Path: reset to I8/Instincrment/ys_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[25]_AND_80_o1 (I8/Instincrment/reset_y_start[25]_AND_80_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_25_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[22]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_22_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[22]_AND_85_o falling

  Data Path: reset to I8/Instincrment/ys_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[22]_AND_86_o1 (I8/Instincrment/reset_y_start[22]_AND_86_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_22_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[24]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_24_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[24]_AND_81_o falling

  Data Path: reset to I8/Instincrment/ys_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[24]_AND_82_o1 (I8/Instincrment/reset_y_start[24]_AND_82_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_24_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[23]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_23_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[23]_AND_83_o falling

  Data Path: reset to I8/Instincrment/ys_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[23]_AND_84_o1 (I8/Instincrment/reset_y_start[23]_AND_84_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_23_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[21]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_21_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[21]_AND_87_o falling

  Data Path: reset to I8/Instincrment/ys_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[21]_AND_88_o1 (I8/Instincrment/reset_y_start[21]_AND_88_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_21_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[20]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_20_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[20]_AND_89_o falling

  Data Path: reset to I8/Instincrment/ys_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[20]_AND_90_o1 (I8/Instincrment/reset_y_start[20]_AND_90_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_20_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[17]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_17_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[17]_AND_95_o falling

  Data Path: reset to I8/Instincrment/ys_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[17]_AND_96_o1 (I8/Instincrment/reset_y_start[17]_AND_96_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_17_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[19]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_19_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[19]_AND_91_o falling

  Data Path: reset to I8/Instincrment/ys_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[19]_AND_92_o1 (I8/Instincrment/reset_y_start[19]_AND_92_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_19_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[18]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_18_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[18]_AND_93_o falling

  Data Path: reset to I8/Instincrment/ys_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[18]_AND_94_o1 (I8/Instincrment/reset_y_start[18]_AND_94_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_18_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[16]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_16_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[16]_AND_97_o falling

  Data Path: reset to I8/Instincrment/ys_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[16]_AND_98_o1 (I8/Instincrment/reset_y_start[16]_AND_98_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_16_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[15]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_15_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[15]_AND_99_o falling

  Data Path: reset to I8/Instincrment/ys_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[15]_AND_100_o1 (I8/Instincrment/reset_y_start[15]_AND_100_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_15_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[14]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_14_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[14]_AND_101_o falling

  Data Path: reset to I8/Instincrment/ys_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[14]_AND_102_o1 (I8/Instincrment/reset_y_start[14]_AND_102_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_14_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[13]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_13_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[13]_AND_103_o falling

  Data Path: reset to I8/Instincrment/ys_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[13]_AND_104_o1 (I8/Instincrment/reset_y_start[13]_AND_104_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_13_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[12]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_12_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[12]_AND_105_o falling

  Data Path: reset to I8/Instincrment/ys_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[12]_AND_106_o1 (I8/Instincrment/reset_y_start[12]_AND_106_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_12_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[11]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_11_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[11]_AND_107_o falling

  Data Path: reset to I8/Instincrment/ys_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[11]_AND_108_o1 (I8/Instincrment/reset_y_start[11]_AND_108_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_11_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[8]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_8_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[8]_AND_113_o falling

  Data Path: reset to I8/Instincrment/ys_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[8]_AND_114_o1 (I8/Instincrment/reset_y_start[8]_AND_114_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_8_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[10]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_10_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[10]_AND_109_o falling

  Data Path: reset to I8/Instincrment/ys_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[10]_AND_110_o1 (I8/Instincrment/reset_y_start[10]_AND_110_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_10_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I8/Instincrment/reset_y_start[9]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.893ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       I8/Instincrment/ys_9_LDC (LATCH)
  Destination Clock: I8/Instincrment/reset_y_start[9]_AND_111_o falling

  Data Path: reset to I8/Instincrment/ys_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2278   0.001   0.869  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.124   0.405  I8/Instincrment/reset_y_start[9]_AND_112_o1 (I8/Instincrment/reset_y_start[9]_AND_112_o)
     LDC:CLR                   0.494          I8/Instincrment/ys_9_LDC
    ----------------------------------------
    Total                      1.893ns (0.619ns logic, 1.274ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.853ns (Levels of Logic = 1)
  Source:            InstColorgen/Mram_n0002 (RAM)
  Destination:       VGA_red<3> (PAD)
  Source Clock:      clk rising

  Data Path: InstColorgen/Mram_n0002 to VGA_red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO11    1   2.454   0.399  InstColorgen/Mram_n0002 (VGA_red_3_OBUF)
     OBUF:I->O                 0.000          VGA_red_3_OBUF (VGA_red<3>)
    ----------------------------------------
    Total                      2.853ns (2.454ns logic, 0.399ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock I1/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[7]_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.081|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[7]_AND_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.081|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I1/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I3/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I4/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I5/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I6/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I7/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[10]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[11]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[12]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[13]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[14]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[15]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[16]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[17]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[18]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[19]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[20]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[21]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[22]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[23]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[24]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[25]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[26]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[27]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[28]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[29]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[30]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[8]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_x_start[9]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[10]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[11]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[12]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[13]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[14]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[15]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[16]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[17]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[18]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[19]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[20]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[21]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[22]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[23]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[24]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[25]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[26]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[27]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[28]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[29]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[30]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[8]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I8/Instincrment/reset_y_start[9]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
I1/Instincrment/reset_x_start[10]_AND_45_o |         |    4.803|         |         |
I1/Instincrment/reset_x_start[11]_AND_43_o |         |    4.773|         |         |
I1/Instincrment/reset_x_start[12]_AND_41_o |         |    4.744|         |         |
I1/Instincrment/reset_x_start[13]_AND_39_o |         |    4.715|         |         |
I1/Instincrment/reset_x_start[14]_AND_37_o |         |    4.686|         |         |
I1/Instincrment/reset_x_start[15]_AND_35_o |         |    4.656|         |         |
I1/Instincrment/reset_x_start[16]_AND_33_o |         |    4.627|         |         |
I1/Instincrment/reset_x_start[17]_AND_31_o |         |    4.598|         |         |
I1/Instincrment/reset_x_start[18]_AND_29_o |         |    4.569|         |         |
I1/Instincrment/reset_x_start[19]_AND_27_o |         |    4.539|         |         |
I1/Instincrment/reset_x_start[20]_AND_25_o |         |    4.510|         |         |
I1/Instincrment/reset_x_start[21]_AND_23_o |         |    4.481|         |         |
I1/Instincrment/reset_x_start[22]_AND_21_o |         |    4.452|         |         |
I1/Instincrment/reset_x_start[23]_AND_19_o |         |    4.422|         |         |
I1/Instincrment/reset_x_start[24]_AND_17_o |         |    4.393|         |         |
I1/Instincrment/reset_x_start[25]_AND_15_o |         |    4.364|         |         |
I1/Instincrment/reset_x_start[26]_AND_13_o |         |    4.335|         |         |
I1/Instincrment/reset_x_start[27]_AND_11_o |         |    4.306|         |         |
I1/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.276|         |         |
I1/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.247|         |         |
I1/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I1/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I1/Instincrment/reset_x_start[7]_AND_51_o  |         |    4.982|         |         |
I1/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.861|         |         |
I1/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.832|         |         |
I1/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I1/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I1/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I1/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I1/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I1/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I1/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I1/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I1/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I1/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I1/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I1/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I1/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I1/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I1/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I1/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I1/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I1/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I1/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I1/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I1/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I1/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I1/Instincrment/reset_y_start[7]_AND_115_o |         |    4.519|         |         |
I1/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I1/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
I2/Instincrment/reset_x_start[10]_AND_45_o |         |    4.803|         |         |
I2/Instincrment/reset_x_start[11]_AND_43_o |         |    4.773|         |         |
I2/Instincrment/reset_x_start[12]_AND_41_o |         |    4.744|         |         |
I2/Instincrment/reset_x_start[13]_AND_39_o |         |    4.715|         |         |
I2/Instincrment/reset_x_start[14]_AND_37_o |         |    4.686|         |         |
I2/Instincrment/reset_x_start[15]_AND_35_o |         |    4.656|         |         |
I2/Instincrment/reset_x_start[16]_AND_33_o |         |    4.627|         |         |
I2/Instincrment/reset_x_start[17]_AND_31_o |         |    4.598|         |         |
I2/Instincrment/reset_x_start[18]_AND_29_o |         |    4.569|         |         |
I2/Instincrment/reset_x_start[19]_AND_27_o |         |    4.539|         |         |
I2/Instincrment/reset_x_start[20]_AND_25_o |         |    4.510|         |         |
I2/Instincrment/reset_x_start[21]_AND_23_o |         |    4.481|         |         |
I2/Instincrment/reset_x_start[22]_AND_21_o |         |    4.452|         |         |
I2/Instincrment/reset_x_start[23]_AND_19_o |         |    4.422|         |         |
I2/Instincrment/reset_x_start[24]_AND_17_o |         |    4.393|         |         |
I2/Instincrment/reset_x_start[25]_AND_15_o |         |    4.364|         |         |
I2/Instincrment/reset_x_start[26]_AND_13_o |         |    4.335|         |         |
I2/Instincrment/reset_x_start[27]_AND_11_o |         |    4.306|         |         |
I2/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.276|         |         |
I2/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.247|         |         |
I2/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I2/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I2/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.861|         |         |
I2/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.832|         |         |
I2/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I2/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I2/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I2/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I2/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I2/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I2/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I2/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I2/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I2/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I2/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I2/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I2/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I2/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I2/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I2/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I2/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I2/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I2/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I2/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I2/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I2/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I2/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I2/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
I3/Instincrment/reset_x_start[10]_AND_45_o |         |    4.688|         |         |
I3/Instincrment/reset_x_start[11]_AND_43_o |         |    4.658|         |         |
I3/Instincrment/reset_x_start[12]_AND_41_o |         |    4.629|         |         |
I3/Instincrment/reset_x_start[13]_AND_39_o |         |    4.600|         |         |
I3/Instincrment/reset_x_start[14]_AND_37_o |         |    4.571|         |         |
I3/Instincrment/reset_x_start[15]_AND_35_o |         |    4.541|         |         |
I3/Instincrment/reset_x_start[16]_AND_33_o |         |    4.512|         |         |
I3/Instincrment/reset_x_start[17]_AND_31_o |         |    4.483|         |         |
I3/Instincrment/reset_x_start[18]_AND_29_o |         |    4.454|         |         |
I3/Instincrment/reset_x_start[19]_AND_27_o |         |    4.424|         |         |
I3/Instincrment/reset_x_start[20]_AND_25_o |         |    4.395|         |         |
I3/Instincrment/reset_x_start[21]_AND_23_o |         |    4.366|         |         |
I3/Instincrment/reset_x_start[22]_AND_21_o |         |    4.337|         |         |
I3/Instincrment/reset_x_start[23]_AND_19_o |         |    4.307|         |         |
I3/Instincrment/reset_x_start[24]_AND_17_o |         |    4.278|         |         |
I3/Instincrment/reset_x_start[25]_AND_15_o |         |    4.249|         |         |
I3/Instincrment/reset_x_start[26]_AND_13_o |         |    4.220|         |         |
I3/Instincrment/reset_x_start[27]_AND_11_o |         |    4.191|         |         |
I3/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.161|         |         |
I3/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.132|         |         |
I3/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I3/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I3/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.746|         |         |
I3/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.717|         |         |
I3/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I3/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I3/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I3/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I3/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I3/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I3/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I3/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I3/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I3/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I3/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I3/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I3/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I3/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I3/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I3/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I3/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I3/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I3/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I3/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I3/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I3/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I3/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I3/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
I4/Instincrment/reset_x_start[10]_AND_45_o |         |    4.688|         |         |
I4/Instincrment/reset_x_start[11]_AND_43_o |         |    4.658|         |         |
I4/Instincrment/reset_x_start[12]_AND_41_o |         |    4.629|         |         |
I4/Instincrment/reset_x_start[13]_AND_39_o |         |    4.600|         |         |
I4/Instincrment/reset_x_start[14]_AND_37_o |         |    4.571|         |         |
I4/Instincrment/reset_x_start[15]_AND_35_o |         |    4.541|         |         |
I4/Instincrment/reset_x_start[16]_AND_33_o |         |    4.512|         |         |
I4/Instincrment/reset_x_start[17]_AND_31_o |         |    4.483|         |         |
I4/Instincrment/reset_x_start[18]_AND_29_o |         |    4.454|         |         |
I4/Instincrment/reset_x_start[19]_AND_27_o |         |    4.424|         |         |
I4/Instincrment/reset_x_start[20]_AND_25_o |         |    4.395|         |         |
I4/Instincrment/reset_x_start[21]_AND_23_o |         |    4.366|         |         |
I4/Instincrment/reset_x_start[22]_AND_21_o |         |    4.337|         |         |
I4/Instincrment/reset_x_start[23]_AND_19_o |         |    4.307|         |         |
I4/Instincrment/reset_x_start[24]_AND_17_o |         |    4.278|         |         |
I4/Instincrment/reset_x_start[25]_AND_15_o |         |    4.249|         |         |
I4/Instincrment/reset_x_start[26]_AND_13_o |         |    4.220|         |         |
I4/Instincrment/reset_x_start[27]_AND_11_o |         |    4.191|         |         |
I4/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.161|         |         |
I4/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.132|         |         |
I4/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I4/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I4/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.746|         |         |
I4/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.717|         |         |
I4/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I4/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I4/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I4/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I4/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I4/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I4/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I4/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I4/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I4/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I4/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I4/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I4/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I4/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I4/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I4/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I4/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I4/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I4/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I4/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I4/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I4/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I4/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I4/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
I5/Instincrment/reset_x_start[10]_AND_45_o |         |    4.688|         |         |
I5/Instincrment/reset_x_start[11]_AND_43_o |         |    4.658|         |         |
I5/Instincrment/reset_x_start[12]_AND_41_o |         |    4.629|         |         |
I5/Instincrment/reset_x_start[13]_AND_39_o |         |    4.600|         |         |
I5/Instincrment/reset_x_start[14]_AND_37_o |         |    4.571|         |         |
I5/Instincrment/reset_x_start[15]_AND_35_o |         |    4.541|         |         |
I5/Instincrment/reset_x_start[16]_AND_33_o |         |    4.512|         |         |
I5/Instincrment/reset_x_start[17]_AND_31_o |         |    4.483|         |         |
I5/Instincrment/reset_x_start[18]_AND_29_o |         |    4.454|         |         |
I5/Instincrment/reset_x_start[19]_AND_27_o |         |    4.424|         |         |
I5/Instincrment/reset_x_start[20]_AND_25_o |         |    4.395|         |         |
I5/Instincrment/reset_x_start[21]_AND_23_o |         |    4.366|         |         |
I5/Instincrment/reset_x_start[22]_AND_21_o |         |    4.337|         |         |
I5/Instincrment/reset_x_start[23]_AND_19_o |         |    4.307|         |         |
I5/Instincrment/reset_x_start[24]_AND_17_o |         |    4.278|         |         |
I5/Instincrment/reset_x_start[25]_AND_15_o |         |    4.249|         |         |
I5/Instincrment/reset_x_start[26]_AND_13_o |         |    4.220|         |         |
I5/Instincrment/reset_x_start[27]_AND_11_o |         |    4.191|         |         |
I5/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.161|         |         |
I5/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.132|         |         |
I5/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I5/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I5/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.746|         |         |
I5/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.717|         |         |
I5/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I5/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I5/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I5/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I5/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I5/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I5/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I5/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I5/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I5/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I5/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I5/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I5/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I5/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I5/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I5/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I5/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I5/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I5/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I5/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I5/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I5/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I5/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I5/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
I6/Instincrment/reset_x_start[10]_AND_45_o |         |    4.688|         |         |
I6/Instincrment/reset_x_start[11]_AND_43_o |         |    4.658|         |         |
I6/Instincrment/reset_x_start[12]_AND_41_o |         |    4.629|         |         |
I6/Instincrment/reset_x_start[13]_AND_39_o |         |    4.600|         |         |
I6/Instincrment/reset_x_start[14]_AND_37_o |         |    4.571|         |         |
I6/Instincrment/reset_x_start[15]_AND_35_o |         |    4.541|         |         |
I6/Instincrment/reset_x_start[16]_AND_33_o |         |    4.512|         |         |
I6/Instincrment/reset_x_start[17]_AND_31_o |         |    4.483|         |         |
I6/Instincrment/reset_x_start[18]_AND_29_o |         |    4.454|         |         |
I6/Instincrment/reset_x_start[19]_AND_27_o |         |    4.424|         |         |
I6/Instincrment/reset_x_start[20]_AND_25_o |         |    4.395|         |         |
I6/Instincrment/reset_x_start[21]_AND_23_o |         |    4.366|         |         |
I6/Instincrment/reset_x_start[22]_AND_21_o |         |    4.337|         |         |
I6/Instincrment/reset_x_start[23]_AND_19_o |         |    4.307|         |         |
I6/Instincrment/reset_x_start[24]_AND_17_o |         |    4.278|         |         |
I6/Instincrment/reset_x_start[25]_AND_15_o |         |    4.249|         |         |
I6/Instincrment/reset_x_start[26]_AND_13_o |         |    4.220|         |         |
I6/Instincrment/reset_x_start[27]_AND_11_o |         |    4.191|         |         |
I6/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.161|         |         |
I6/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.132|         |         |
I6/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I6/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I6/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.746|         |         |
I6/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.717|         |         |
I6/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I6/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I6/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I6/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I6/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I6/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I6/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I6/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I6/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I6/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I6/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I6/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I6/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I6/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I6/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I6/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I6/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I6/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I6/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I6/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I6/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I6/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I6/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I6/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
I7/Instincrment/reset_x_start[10]_AND_45_o |         |    4.688|         |         |
I7/Instincrment/reset_x_start[11]_AND_43_o |         |    4.658|         |         |
I7/Instincrment/reset_x_start[12]_AND_41_o |         |    4.629|         |         |
I7/Instincrment/reset_x_start[13]_AND_39_o |         |    4.600|         |         |
I7/Instincrment/reset_x_start[14]_AND_37_o |         |    4.571|         |         |
I7/Instincrment/reset_x_start[15]_AND_35_o |         |    4.541|         |         |
I7/Instincrment/reset_x_start[16]_AND_33_o |         |    4.512|         |         |
I7/Instincrment/reset_x_start[17]_AND_31_o |         |    4.483|         |         |
I7/Instincrment/reset_x_start[18]_AND_29_o |         |    4.454|         |         |
I7/Instincrment/reset_x_start[19]_AND_27_o |         |    4.424|         |         |
I7/Instincrment/reset_x_start[20]_AND_25_o |         |    4.395|         |         |
I7/Instincrment/reset_x_start[21]_AND_23_o |         |    4.366|         |         |
I7/Instincrment/reset_x_start[22]_AND_21_o |         |    4.337|         |         |
I7/Instincrment/reset_x_start[23]_AND_19_o |         |    4.307|         |         |
I7/Instincrment/reset_x_start[24]_AND_17_o |         |    4.278|         |         |
I7/Instincrment/reset_x_start[25]_AND_15_o |         |    4.249|         |         |
I7/Instincrment/reset_x_start[26]_AND_13_o |         |    4.220|         |         |
I7/Instincrment/reset_x_start[27]_AND_11_o |         |    4.191|         |         |
I7/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.161|         |         |
I7/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.132|         |         |
I7/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I7/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I7/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.746|         |         |
I7/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.717|         |         |
I7/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I7/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I7/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I7/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I7/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I7/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I7/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I7/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I7/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I7/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I7/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I7/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I7/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I7/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I7/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I7/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I7/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I7/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I7/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I7/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I7/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I7/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I7/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I7/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
I8/Instincrment/reset_x_start[10]_AND_45_o |         |    4.688|         |         |
I8/Instincrment/reset_x_start[11]_AND_43_o |         |    4.658|         |         |
I8/Instincrment/reset_x_start[12]_AND_41_o |         |    4.629|         |         |
I8/Instincrment/reset_x_start[13]_AND_39_o |         |    4.600|         |         |
I8/Instincrment/reset_x_start[14]_AND_37_o |         |    4.571|         |         |
I8/Instincrment/reset_x_start[15]_AND_35_o |         |    4.541|         |         |
I8/Instincrment/reset_x_start[16]_AND_33_o |         |    4.512|         |         |
I8/Instincrment/reset_x_start[17]_AND_31_o |         |    4.483|         |         |
I8/Instincrment/reset_x_start[18]_AND_29_o |         |    4.454|         |         |
I8/Instincrment/reset_x_start[19]_AND_27_o |         |    4.424|         |         |
I8/Instincrment/reset_x_start[20]_AND_25_o |         |    4.395|         |         |
I8/Instincrment/reset_x_start[21]_AND_23_o |         |    4.366|         |         |
I8/Instincrment/reset_x_start[22]_AND_21_o |         |    4.337|         |         |
I8/Instincrment/reset_x_start[23]_AND_19_o |         |    4.307|         |         |
I8/Instincrment/reset_x_start[24]_AND_17_o |         |    4.278|         |         |
I8/Instincrment/reset_x_start[25]_AND_15_o |         |    4.249|         |         |
I8/Instincrment/reset_x_start[26]_AND_13_o |         |    4.220|         |         |
I8/Instincrment/reset_x_start[27]_AND_11_o |         |    4.191|         |         |
I8/Instincrment/reset_x_start[28]_AND_9_o  |         |    4.161|         |         |
I8/Instincrment/reset_x_start[29]_AND_7_o  |         |    4.132|         |         |
I8/Instincrment/reset_x_start[30]_AND_5_o  |         |    3.882|         |         |
I8/Instincrment/reset_x_start[31]_AND_3_o  |         |    3.133|         |         |
I8/Instincrment/reset_x_start[8]_AND_49_o  |         |    4.746|         |         |
I8/Instincrment/reset_x_start[9]_AND_47_o  |         |    4.717|         |         |
I8/Instincrment/reset_y_start[10]_AND_109_o|         |    4.299|         |         |
I8/Instincrment/reset_y_start[11]_AND_107_o|         |    4.270|         |         |
I8/Instincrment/reset_y_start[12]_AND_105_o|         |    4.240|         |         |
I8/Instincrment/reset_y_start[13]_AND_103_o|         |    4.211|         |         |
I8/Instincrment/reset_y_start[14]_AND_101_o|         |    4.182|         |         |
I8/Instincrment/reset_y_start[15]_AND_99_o |         |    4.153|         |         |
I8/Instincrment/reset_y_start[16]_AND_97_o |         |    4.123|         |         |
I8/Instincrment/reset_y_start[17]_AND_95_o |         |    4.094|         |         |
I8/Instincrment/reset_y_start[18]_AND_93_o |         |    4.065|         |         |
I8/Instincrment/reset_y_start[19]_AND_91_o |         |    4.036|         |         |
I8/Instincrment/reset_y_start[20]_AND_89_o |         |    4.006|         |         |
I8/Instincrment/reset_y_start[21]_AND_87_o |         |    4.137|         |         |
I8/Instincrment/reset_y_start[22]_AND_85_o |         |    4.108|         |         |
I8/Instincrment/reset_y_start[23]_AND_83_o |         |    4.079|         |         |
I8/Instincrment/reset_y_start[24]_AND_81_o |         |    4.049|         |         |
I8/Instincrment/reset_y_start[25]_AND_79_o |         |    4.020|         |         |
I8/Instincrment/reset_y_start[26]_AND_77_o |         |    3.991|         |         |
I8/Instincrment/reset_y_start[27]_AND_75_o |         |    3.962|         |         |
I8/Instincrment/reset_y_start[28]_AND_73_o |         |    3.932|         |         |
I8/Instincrment/reset_y_start[29]_AND_71_o |         |    3.903|         |         |
I8/Instincrment/reset_y_start[30]_AND_69_o |         |    3.874|         |         |
I8/Instincrment/reset_y_start[31]_AND_67_o |         |    3.125|         |         |
I8/Instincrment/reset_y_start[8]_AND_113_o |         |    4.357|         |         |
I8/Instincrment/reset_y_start[9]_AND_111_o |         |    4.328|         |         |
clk                                        |   13.639|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 60.78 secs
 
--> 

Total memory usage is 804552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  339 (   0 filtered)
Number of infos    :   54 (   0 filtered)

