cocci_test_suite() {
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 83 */;
	struct dwbc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 83 */;
	struct dc_dwb_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 66 */;
	struct dwb_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 47 */;
	struct dcn10_dwbc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 45 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 123 */;
	const struct dcn10_dwbc_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 122 */;
	const struct dcn10_dwbc_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 121 */;
	const struct dcn10_dwbc_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 120 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 119 */;
	struct dcn10_dwbc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 118 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 118 */;
	const struct dwbc_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dwb.c 105 */;
}
