// Seed: 1474893438
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4
    , id_7,
    input tri id_5
);
  assign id_7 = 1'h0;
  wire [1 : 1 'h0] id_8;
  assign id_8 = id_8;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd54
) (
    input supply0 _id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output supply0 id_11
);
  byte id_13;
  assign id_13[1'b0] = -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_11,
      id_6,
      id_5
  );
  logic [-1 : id_0] id_14, id_15;
  assign id_14 = id_2;
endmodule
