# GLS,Blocking vs Non-Blocking and Synthesis Simulation Mismatch

## Gate-level Simulastion

 * Running the test-bench with netlist as design under test.
 * Netlsit is logically same as RTL code
 * 
### Why GLS ?

 To Verify the logical correctness of the design after synthesis.
 
### GLS using IVERILOG

 ![tool]()
