L2 InclusiveCache Client Map:
	0 <= serial_tl_0
	1 <= Core 0 DCache
	2 <= Core 0 ICache
	3 <= Core 1 DCache
	4 <= Core 1 ICache

[C1] ======BOOM Tile 1 Params======

[C1] ====Overall Frontend Params====

[C1] ==L1-ICache==
[C1] Fetch bytes   : 16
[C1] Block bytes   : 64
[C1] Row bytes     : 16
[C1] Word bits     : 128
[C1] Sets          : 64
[C1] Ways          : 8
[C1] Refill cycles : 4
[C1] RAMs          : (64 x 256) using 2 banks
[C1] Dual-banked
[C1] I-TLB ways    : 32

[C1] ==Branch Predictor Memory Sizes==

[C1] bank0 tage_l2: 128 x 44 = 704
[C1] bank0 tage_l4: 128 x 44 = 704
[C1] bank0 tage_l8: 256 x 48 = 1536
[C1] bank0 tage_l16: 256 x 48 = 1536
[C1] bank0 tage_l32: 128 x 52 = 832
[C1] bank0 tage_l64: 128 x 52 = 832
[C1] bank0 btb_meta_way0: 128 x 120 = 1920
[C1] bank0 btb_data_way0: 128 x 56 = 896
[C1] bank0 btb_meta_way1: 128 x 120 = 1920
[C1] bank0 btb_data_way1: 128 x 56 = 896
[C1] bank0 ebtb: 128 x 40 = 640
[C1] bank0 bim: 2048 x 8 = 2048
[C1] bank1 tage_l2: 128 x 44 = 704
[C1] bank1 tage_l4: 128 x 44 = 704
[C1] bank1 tage_l8: 256 x 48 = 1536
[C1] bank1 tage_l16: 256 x 48 = 1536
[C1] bank1 tage_l32: 128 x 52 = 832
[C1] bank1 tage_l64: 128 x 52 = 832
[C1] bank1 btb_meta_way0: 128 x 120 = 1920
[C1] bank1 btb_data_way0: 128 x 56 = 896
[C1] bank1 btb_meta_way1: 128 x 120 = 1920
[C1] bank1 btb_data_way1: 128 x 56 = 896
[C1] bank1 ebtb: 128 x 40 = 640
[C1] bank1 bim: 2048 x 8 = 2048
[C1] Total bpd size: 28 KB

[C1] ====Overall Core Params====

[C1] ===ExecutionUnits===

[C1] ==3-wide Machine==
[C1] ==5 Issue==

[C1] ==ExeUnit==
[C1]  - Mem
[C1] ==ExeUnit==
[C1]  - ALU
[C1]  - Div
[C1] ==ExeUnit==
[C1]  - ALU
[C1]  - IFPU
[C1] ==ExeUnit==
[C1]  - ALU
[C1]  - Mul

[C1] ===FP Pipeline===

[C1] ==Floating Point Regfile==
[C1] Num RF Read Ports     : 3
[C1] Num RF Write Ports    : 2
[C1] RF Cost (R+W)*(R+2W)  : 35
[C1] Bypassable Units      : List(false, false)
[C1] Num Wakeup Ports      : 2
[C1] Num Bypass Ports      : 0

[C1] ==ROB==
[C1] Machine Width      : 3
[C1] Rob Entries        : 96
[C1] Rob Rows           : 32
[C1] Rob Row size       : 5
[C1] log2Ceil(coreWidth): 2
[C1] FPU FFlag Ports    : 2

[C1] ===Other Core Params===
[C1] Fetch Width           : 8
[C1] Decode Width          : 3
[C1] Issue Width           : 5
[C1] ROB Size              : 96
[C1] Issue Window Size     : List(16, 32, 24) (Age-based Priority)
[C1] Load/Store Unit Size  : 24/24
[C1] Num Int Phys Registers: 100
[C1] Num FP  Phys Registers: 96
[C1] Max Branch Count      : 16
[C1] ==Integer Regfile==
[C1] Num RF Read Ports     : 8
[C1] Num RF Write Ports    : 4
[C1] RF Cost (R+W)*(R+2W)  : 192
[C1] Bypassable Units      : List(true, true, true, true)

[C1] Num Slow Wakeup Ports : 4
[C1] Num Fast Wakeup Ports : 3
[C1] Num Bypass Ports      : 5

[C1] DCache Ways           : 8
[C1] DCache Sets           : 64
[C1] DCache nMSHRs         : 4
[C1] ICache Ways           : 8
[C1] ICache Sets           : 64
[C1] D-TLB Ways            : 16
[C1] I-TLB Ways            : 32
[C1] Paddr Bits            : 32
[C1] Vaddr Bits            : 39

[C1] Using FPU Unit?       : true
[C1] Using FDivSqrt?       : true
[C1] Using VM?             : true


Interrupt map (3 harts 1 interrupts):
  [1, 1] => uart_0

Clock sbus_0: using diplomatically specified frequency of 500.0.
Clock pbus_0: using diplomatically specified frequency of 500.0.
Clock fbus_0: using diplomatically specified frequency of 500.0.
Clock mbus_0: using diplomatically specified frequency of 500.0.
Clock cbus_0: using diplomatically specified frequency of 500.0.
/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "ucb-bar,chipyard-dev";
	model = "ucb-bar,chipyard";
	L30: aliases {
		serial0 = &L24;
	};
	L16: chosen {
		stdout-path = &L24;
	};
	L29: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L9: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <4096>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <1>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <4096>;
			next-level-cache = <&L6>;
			reg = <0x0>;
			riscv,isa = "rv64imaczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			L7: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L11: cpu@1 {
			clock-frequency = <0>;
			compatible = "ucb-bar,boom0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <16>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <0>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L6>;
			reg = <0x1>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L10: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L31: htif {
		compatible = "ucb,htif0";
	};
	L23: memory@8000000 {
		device_type = "memory";
		reg = <0x8000000 0x10000>;
	};
	L19: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x10000000>;
	};
	L28: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "ucb-bar,chipyard-soc", "simple-bus";
		ranges;
		L22: boot-address-reg@1000 {
			reg = <0x1000 0x1000>;
			reg-names = "control";
		};
		L6: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <1024>;
			cache-size = <524288>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L19 &L23>;
			reg = <0x2010000 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <7>;
		};
		L3: cbus_clock {
			#clock-cells = <0>;
			clock-frequency = <500000000>;
			clock-output-names = "cbus_clock";
			compatible = "fixed-clock";
		};
		L12: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L7 3 &L7 7 &L10 3 &L10 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L25: clock-gater@100000 {
			reg = <0x100000 0x1000>;
			reg-names = "control";
		};
		L14: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "jtag";
			interrupts-extended = <&L7 65535 &L10 65535>;
			reg = <0x0 0x1000>;
			reg-names = "control";
		};
		L4: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L2: fbus_clock {
			#clock-cells = <0>;
			clock-frequency = <500000000>;
			clock-output-names = "fbus_clock";
			compatible = "fixed-clock";
		};
		L13: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L7 11 &L10 11 &L10 9>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <1>;
			riscv,ndev = <1>;
		};
		L5: mbus_clock {
			#clock-cells = <0>;
			clock-frequency = <500000000>;
			clock-output-names = "mbus_clock";
			compatible = "fixed-clock";
		};
		L1: pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <500000000>;
			clock-output-names = "pbus_clock";
			compatible = "fixed-clock";
		};
		L21: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x10000 0x10000>;
			reg-names = "mem";
		};
		L0: sbus_clock {
			#clock-cells = <0>;
			clock-frequency = <500000000>;
			clock-output-names = "sbus_clock";
			compatible = "fixed-clock";
		};
		L24: serial@10020000 {
			clocks = <&L1>;
			compatible = "sifive,uart0";
			interrupt-parent = <&L13>;
			interrupts = <1>;
			reg = <0x10020000 0x1000>;
			reg-names = "control";
		};
		L26: tile-reset-setter@110000 {
			reg = <0x110000 0x1000>;
			reg-names = "control";
		};
	};
};

Generated Address Map
	       0 -     1000 ARWX  debug-controller@0
	    1000 -     2000 ARW   boot-address-reg@1000
	    3000 -     4000 ARWX  error-device@3000
	   10000 -    20000  R X  rom@10000
	  100000 -   101000 ARW   clock-gater@100000
	  110000 -   111000 ARW   tile-reset-setter@110000
	 2000000 -  2010000 ARW   clint@2000000
	 2010000 -  2011000 ARW   cache-controller@2010000
	 8000000 -  8010000 ARWXC memory@8000000
	 c000000 - 10000000 ARW   interrupt-controller@c000000
	10020000 - 10021000 ARW   serial@10020000
	80000000 - 90000000 ARWXC memory@80000000

IOCells generated by IOBinders:
  IOBinder for interface sifive.blocks.devices.uart.HasPeripheryUARTModuleImp generated:
    1 X GenericDigitalInIOCell
    1 X GenericDigitalOutIOCell
  IOBinder for interface testchipip.boot.CanHavePeripheryCustomBootPin generated:
    1 X GenericDigitalInIOCell
  IOBinder for interface freechips.rocketchip.devices.debug.HasPeripheryDebug generated:
    3 X GenericDigitalInIOCell
    1 X GenericDigitalOutIOCell
  IOBinder for interface chipyard.clocking.CanHaveClockTap generated:
    1 X GenericDigitalOutIOCell
  IOBinder for interface testchipip.serdes.CanHavePeripheryTLSerial generated:
    35 X GenericDigitalInIOCell
    34 X GenericDigitalOutIOCell

  Total generated 77 IOCells:
    40 X GenericDigitalInIOCell
    37 X GenericDigitalOutIOCell
Harness binder clock is 100.0
[[33mwarn[0m] generators/rocket-chip/src/main/scala/tilelink/Monitor.scala:658:26: Dynamic index with width 1 is too large for extractee of width 1
[[33mwarn[0m]       monAssert(!inflight(bundle.a.bits.source), "'A' channel re-used a source ID" + extra)
[[33mwarn[0m]                          ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/tilelink/Monitor.scala:682:25: Dynamic index with width 1 is too large for extractee of width 1
[[33mwarn[0m]       assume(((inflight)(bundle.d.bits.source)) || same_cycle_resp, "'D' channel acknowledged for nothing inflight" + extra)
[[33mwarn[0m]                         ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/tilelink/Monitor.scala:766:26: Dynamic index with width 1 is too large for extractee of width 1
[[33mwarn[0m]       monAssert(!inflight(bundle.c.bits.source), "'C' channel re-used a source ID" + extra)
[[33mwarn[0m]                          ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/tilelink/Monitor.scala:793:25: Dynamic index with width 1 is too large for extractee of width 1
[[33mwarn[0m]       assume(((inflight)(bundle.d.bits.source)) || same_cycle_resp, "'D' channel acknowledged for nothing inflight" + extra)
[[33mwarn[0m]                         ^
[[33mwarn[0m] generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[[33mwarn[0m]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[[33mwarn[0m]                                           ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too large for extractee of width 64
[[33mwarn[0m]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[[33mwarn[0m]                         ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/rocket/CSR.scala:953:100: Dynamic index with width 8 is too large for extractee of width 64
[[33mwarn[0m]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[[33mwarn[0m]                                                                                                    ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/rocket/CSR.scala:953:126: Dynamic index with width 8 is too large for extractee of width 64
[[33mwarn[0m]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[[33mwarn[0m]                                                                                                                              ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/rocket/CSR.scala:954:80: Dynamic index with width 8 is too large for extractee of width 64
[[33mwarn[0m]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[[33mwarn[0m]                                                                                ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/rocket/CSR.scala:954:106: Dynamic index with width 8 is too large for extractee of width 64
[[33mwarn[0m]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[[33mwarn[0m]                                                                                                          ^
[[33mwarn[0m] generators/boom/src/main/scala/ifu/icache.scala:176:25: Dynamic index with width 7 is too small for extractee of width 512
[[33mwarn[0m]     val s1_vb = vb_array(Cat(i.U, s1_idx))
[[33mwarn[0m]                         ^
[[33mwarn[0m] generators/boom/src/main/scala/ifu/icache.scala:176:25: Dynamic index with width 8 is too small for extractee of width 512
[[33mwarn[0m]     val s1_vb = vb_array(Cat(i.U, s1_idx))
[[33mwarn[0m]                         ^
[[33mwarn[0m] generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1123:60: Dynamic index with width 10 is too large for extractee of width 2
[[33mwarn[0m]         hgHartFiring(hg) := hartHaltedWrEn & ~haltedBitRegs(hartHaltedId) & (hgParticipateHart(hartSelFuncs.hartIdToHartSel(hartHaltedId)) === hg.U)
[[33mwarn[0m]                                                            ^
[[33mwarn[0m] There were [33m13 warning(s)[0m during hardware elaboration.
