
X-NUCLEO-IKS02A1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb98  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000688  0800ec58  0800ec58  0000fc58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f2e0  0800f2e0  00011170  2**0
                  CONTENTS
  4 .ARM          00000008  0800f2e0  0800f2e0  000102e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f2e8  0800f2e8  00011170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f2e8  0800f2e8  000102e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f2ec  0800f2ec  000102ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  0800f2f0  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ac  20000170  0800f460  00011170  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000061c  0800f460  0001161c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00011170  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029dae  00000000  00000000  00011198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e07  00000000  00000000  0003af46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002360  00000000  00000000  0003ed50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b49  00000000  00000000  000410b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bcd3  00000000  00000000  00042bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fdac  00000000  00000000  0005e8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa43e  00000000  00000000  0007e678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00128ab6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000093e8  00000000  00000000  00128afc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00131ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000170 	.word	0x20000170
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800ec3c 	.word	0x0800ec3c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000174 	.word	0x20000174
 8000100:	0800ec3c 	.word	0x0800ec3c

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	0010      	movs	r0, r2
 8000408:	4662      	mov	r2, ip
 800040a:	468c      	mov	ip, r1
 800040c:	0019      	movs	r1, r3
 800040e:	4663      	mov	r3, ip
 8000410:	e000      	b.n	8000414 <__aeabi_cdcmpeq>
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_cdcmpeq>:
 8000414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000416:	f001 fce5 	bl	8001de4 <__ledf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	d401      	bmi.n	8000422 <__aeabi_cdcmpeq+0xe>
 800041e:	2100      	movs	r1, #0
 8000420:	42c8      	cmn	r0, r1
 8000422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000424 <__aeabi_dcmpeq>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f001 fc25 	bl	8001c74 <__eqdf2>
 800042a:	4240      	negs	r0, r0
 800042c:	3001      	adds	r0, #1
 800042e:	bd10      	pop	{r4, pc}

08000430 <__aeabi_dcmplt>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f001 fcd7 	bl	8001de4 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	db01      	blt.n	800043e <__aeabi_dcmplt+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__aeabi_dcmple>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fccd 	bl	8001de4 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dd01      	ble.n	8000452 <__aeabi_dcmple+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmpgt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fc4f 	bl	8001cfc <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dc01      	bgt.n	8000466 <__aeabi_dcmpgt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpge>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fc45 	bl	8001cfc <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	da01      	bge.n	800047a <__aeabi_dcmpge+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_cfrcmple>:
 8000480:	4684      	mov	ip, r0
 8000482:	0008      	movs	r0, r1
 8000484:	4661      	mov	r1, ip
 8000486:	e7ff      	b.n	8000488 <__aeabi_cfcmpeq>

08000488 <__aeabi_cfcmpeq>:
 8000488:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800048a:	f000 f997 	bl	80007bc <__lesf2>
 800048e:	2800      	cmp	r0, #0
 8000490:	d401      	bmi.n	8000496 <__aeabi_cfcmpeq+0xe>
 8000492:	2100      	movs	r1, #0
 8000494:	42c8      	cmn	r0, r1
 8000496:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000498 <__aeabi_fcmpeq>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f000 f917 	bl	80006cc <__eqsf2>
 800049e:	4240      	negs	r0, r0
 80004a0:	3001      	adds	r0, #1
 80004a2:	bd10      	pop	{r4, pc}

080004a4 <__aeabi_fcmplt>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f000 f989 	bl	80007bc <__lesf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	db01      	blt.n	80004b2 <__aeabi_fcmplt+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_fcmple>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 f97f 	bl	80007bc <__lesf2>
 80004be:	2800      	cmp	r0, #0
 80004c0:	dd01      	ble.n	80004c6 <__aeabi_fcmple+0xe>
 80004c2:	2000      	movs	r0, #0
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	2001      	movs	r0, #1
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)

080004cc <__aeabi_fcmpgt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 f925 	bl	800071c <__gesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	dc01      	bgt.n	80004da <__aeabi_fcmpgt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmpge>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 f91b 	bl	800071c <__gesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	da01      	bge.n	80004ee <__aeabi_fcmpge+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_uldivmod>:
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d111      	bne.n	800051c <__aeabi_uldivmod+0x28>
 80004f8:	2a00      	cmp	r2, #0
 80004fa:	d10f      	bne.n	800051c <__aeabi_uldivmod+0x28>
 80004fc:	2900      	cmp	r1, #0
 80004fe:	d100      	bne.n	8000502 <__aeabi_uldivmod+0xe>
 8000500:	2800      	cmp	r0, #0
 8000502:	d002      	beq.n	800050a <__aeabi_uldivmod+0x16>
 8000504:	2100      	movs	r1, #0
 8000506:	43c9      	mvns	r1, r1
 8000508:	0008      	movs	r0, r1
 800050a:	b407      	push	{r0, r1, r2}
 800050c:	4802      	ldr	r0, [pc, #8]	@ (8000518 <__aeabi_uldivmod+0x24>)
 800050e:	a102      	add	r1, pc, #8	@ (adr r1, 8000518 <__aeabi_uldivmod+0x24>)
 8000510:	1840      	adds	r0, r0, r1
 8000512:	9002      	str	r0, [sp, #8]
 8000514:	bd03      	pop	{r0, r1, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	fffffee9 	.word	0xfffffee9
 800051c:	b403      	push	{r0, r1}
 800051e:	4668      	mov	r0, sp
 8000520:	b501      	push	{r0, lr}
 8000522:	9802      	ldr	r0, [sp, #8]
 8000524:	f000 f806 	bl	8000534 <__udivmoddi4>
 8000528:	9b01      	ldr	r3, [sp, #4]
 800052a:	469e      	mov	lr, r3
 800052c:	b002      	add	sp, #8
 800052e:	bc0c      	pop	{r2, r3}
 8000530:	4770      	bx	lr
 8000532:	46c0      	nop			@ (mov r8, r8)

08000534 <__udivmoddi4>:
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000536:	4657      	mov	r7, sl
 8000538:	464e      	mov	r6, r9
 800053a:	4645      	mov	r5, r8
 800053c:	46de      	mov	lr, fp
 800053e:	b5e0      	push	{r5, r6, r7, lr}
 8000540:	0004      	movs	r4, r0
 8000542:	000d      	movs	r5, r1
 8000544:	4692      	mov	sl, r2
 8000546:	4699      	mov	r9, r3
 8000548:	b083      	sub	sp, #12
 800054a:	428b      	cmp	r3, r1
 800054c:	d830      	bhi.n	80005b0 <__udivmoddi4+0x7c>
 800054e:	d02d      	beq.n	80005ac <__udivmoddi4+0x78>
 8000550:	4649      	mov	r1, r9
 8000552:	4650      	mov	r0, sl
 8000554:	f002 fc92 	bl	8002e7c <__clzdi2>
 8000558:	0029      	movs	r1, r5
 800055a:	0006      	movs	r6, r0
 800055c:	0020      	movs	r0, r4
 800055e:	f002 fc8d 	bl	8002e7c <__clzdi2>
 8000562:	1a33      	subs	r3, r6, r0
 8000564:	4698      	mov	r8, r3
 8000566:	3b20      	subs	r3, #32
 8000568:	d434      	bmi.n	80005d4 <__udivmoddi4+0xa0>
 800056a:	469b      	mov	fp, r3
 800056c:	4653      	mov	r3, sl
 800056e:	465a      	mov	r2, fp
 8000570:	4093      	lsls	r3, r2
 8000572:	4642      	mov	r2, r8
 8000574:	001f      	movs	r7, r3
 8000576:	4653      	mov	r3, sl
 8000578:	4093      	lsls	r3, r2
 800057a:	001e      	movs	r6, r3
 800057c:	42af      	cmp	r7, r5
 800057e:	d83b      	bhi.n	80005f8 <__udivmoddi4+0xc4>
 8000580:	42af      	cmp	r7, r5
 8000582:	d100      	bne.n	8000586 <__udivmoddi4+0x52>
 8000584:	e079      	b.n	800067a <__udivmoddi4+0x146>
 8000586:	465b      	mov	r3, fp
 8000588:	1ba4      	subs	r4, r4, r6
 800058a:	41bd      	sbcs	r5, r7
 800058c:	2b00      	cmp	r3, #0
 800058e:	da00      	bge.n	8000592 <__udivmoddi4+0x5e>
 8000590:	e076      	b.n	8000680 <__udivmoddi4+0x14c>
 8000592:	2200      	movs	r2, #0
 8000594:	2300      	movs	r3, #0
 8000596:	9200      	str	r2, [sp, #0]
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	2301      	movs	r3, #1
 800059c:	465a      	mov	r2, fp
 800059e:	4093      	lsls	r3, r2
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	4642      	mov	r2, r8
 80005a6:	4093      	lsls	r3, r2
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	e029      	b.n	8000600 <__udivmoddi4+0xcc>
 80005ac:	4282      	cmp	r2, r0
 80005ae:	d9cf      	bls.n	8000550 <__udivmoddi4+0x1c>
 80005b0:	2200      	movs	r2, #0
 80005b2:	2300      	movs	r3, #0
 80005b4:	9200      	str	r2, [sp, #0]
 80005b6:	9301      	str	r3, [sp, #4]
 80005b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <__udivmoddi4+0x8e>
 80005be:	601c      	str	r4, [r3, #0]
 80005c0:	605d      	str	r5, [r3, #4]
 80005c2:	9800      	ldr	r0, [sp, #0]
 80005c4:	9901      	ldr	r1, [sp, #4]
 80005c6:	b003      	add	sp, #12
 80005c8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ca:	46bb      	mov	fp, r7
 80005cc:	46b2      	mov	sl, r6
 80005ce:	46a9      	mov	r9, r5
 80005d0:	46a0      	mov	r8, r4
 80005d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d4:	4642      	mov	r2, r8
 80005d6:	469b      	mov	fp, r3
 80005d8:	2320      	movs	r3, #32
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	4652      	mov	r2, sl
 80005de:	40da      	lsrs	r2, r3
 80005e0:	4641      	mov	r1, r8
 80005e2:	0013      	movs	r3, r2
 80005e4:	464a      	mov	r2, r9
 80005e6:	408a      	lsls	r2, r1
 80005e8:	0017      	movs	r7, r2
 80005ea:	4642      	mov	r2, r8
 80005ec:	431f      	orrs	r7, r3
 80005ee:	4653      	mov	r3, sl
 80005f0:	4093      	lsls	r3, r2
 80005f2:	001e      	movs	r6, r3
 80005f4:	42af      	cmp	r7, r5
 80005f6:	d9c3      	bls.n	8000580 <__udivmoddi4+0x4c>
 80005f8:	2200      	movs	r2, #0
 80005fa:	2300      	movs	r3, #0
 80005fc:	9200      	str	r2, [sp, #0]
 80005fe:	9301      	str	r3, [sp, #4]
 8000600:	4643      	mov	r3, r8
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0d8      	beq.n	80005b8 <__udivmoddi4+0x84>
 8000606:	07fb      	lsls	r3, r7, #31
 8000608:	0872      	lsrs	r2, r6, #1
 800060a:	431a      	orrs	r2, r3
 800060c:	4646      	mov	r6, r8
 800060e:	087b      	lsrs	r3, r7, #1
 8000610:	e00e      	b.n	8000630 <__udivmoddi4+0xfc>
 8000612:	42ab      	cmp	r3, r5
 8000614:	d101      	bne.n	800061a <__udivmoddi4+0xe6>
 8000616:	42a2      	cmp	r2, r4
 8000618:	d80c      	bhi.n	8000634 <__udivmoddi4+0x100>
 800061a:	1aa4      	subs	r4, r4, r2
 800061c:	419d      	sbcs	r5, r3
 800061e:	2001      	movs	r0, #1
 8000620:	1924      	adds	r4, r4, r4
 8000622:	416d      	adcs	r5, r5
 8000624:	2100      	movs	r1, #0
 8000626:	3e01      	subs	r6, #1
 8000628:	1824      	adds	r4, r4, r0
 800062a:	414d      	adcs	r5, r1
 800062c:	2e00      	cmp	r6, #0
 800062e:	d006      	beq.n	800063e <__udivmoddi4+0x10a>
 8000630:	42ab      	cmp	r3, r5
 8000632:	d9ee      	bls.n	8000612 <__udivmoddi4+0xde>
 8000634:	3e01      	subs	r6, #1
 8000636:	1924      	adds	r4, r4, r4
 8000638:	416d      	adcs	r5, r5
 800063a:	2e00      	cmp	r6, #0
 800063c:	d1f8      	bne.n	8000630 <__udivmoddi4+0xfc>
 800063e:	9800      	ldr	r0, [sp, #0]
 8000640:	9901      	ldr	r1, [sp, #4]
 8000642:	465b      	mov	r3, fp
 8000644:	1900      	adds	r0, r0, r4
 8000646:	4169      	adcs	r1, r5
 8000648:	2b00      	cmp	r3, #0
 800064a:	db24      	blt.n	8000696 <__udivmoddi4+0x162>
 800064c:	002b      	movs	r3, r5
 800064e:	465a      	mov	r2, fp
 8000650:	4644      	mov	r4, r8
 8000652:	40d3      	lsrs	r3, r2
 8000654:	002a      	movs	r2, r5
 8000656:	40e2      	lsrs	r2, r4
 8000658:	001c      	movs	r4, r3
 800065a:	465b      	mov	r3, fp
 800065c:	0015      	movs	r5, r2
 800065e:	2b00      	cmp	r3, #0
 8000660:	db2a      	blt.n	80006b8 <__udivmoddi4+0x184>
 8000662:	0026      	movs	r6, r4
 8000664:	409e      	lsls	r6, r3
 8000666:	0033      	movs	r3, r6
 8000668:	0026      	movs	r6, r4
 800066a:	4647      	mov	r7, r8
 800066c:	40be      	lsls	r6, r7
 800066e:	0032      	movs	r2, r6
 8000670:	1a80      	subs	r0, r0, r2
 8000672:	4199      	sbcs	r1, r3
 8000674:	9000      	str	r0, [sp, #0]
 8000676:	9101      	str	r1, [sp, #4]
 8000678:	e79e      	b.n	80005b8 <__udivmoddi4+0x84>
 800067a:	42a3      	cmp	r3, r4
 800067c:	d8bc      	bhi.n	80005f8 <__udivmoddi4+0xc4>
 800067e:	e782      	b.n	8000586 <__udivmoddi4+0x52>
 8000680:	4642      	mov	r2, r8
 8000682:	2320      	movs	r3, #32
 8000684:	2100      	movs	r1, #0
 8000686:	1a9b      	subs	r3, r3, r2
 8000688:	2200      	movs	r2, #0
 800068a:	9100      	str	r1, [sp, #0]
 800068c:	9201      	str	r2, [sp, #4]
 800068e:	2201      	movs	r2, #1
 8000690:	40da      	lsrs	r2, r3
 8000692:	9201      	str	r2, [sp, #4]
 8000694:	e785      	b.n	80005a2 <__udivmoddi4+0x6e>
 8000696:	4642      	mov	r2, r8
 8000698:	2320      	movs	r3, #32
 800069a:	1a9b      	subs	r3, r3, r2
 800069c:	002a      	movs	r2, r5
 800069e:	4646      	mov	r6, r8
 80006a0:	409a      	lsls	r2, r3
 80006a2:	0023      	movs	r3, r4
 80006a4:	40f3      	lsrs	r3, r6
 80006a6:	4644      	mov	r4, r8
 80006a8:	4313      	orrs	r3, r2
 80006aa:	002a      	movs	r2, r5
 80006ac:	40e2      	lsrs	r2, r4
 80006ae:	001c      	movs	r4, r3
 80006b0:	465b      	mov	r3, fp
 80006b2:	0015      	movs	r5, r2
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	dad4      	bge.n	8000662 <__udivmoddi4+0x12e>
 80006b8:	4642      	mov	r2, r8
 80006ba:	002f      	movs	r7, r5
 80006bc:	2320      	movs	r3, #32
 80006be:	0026      	movs	r6, r4
 80006c0:	4097      	lsls	r7, r2
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	40de      	lsrs	r6, r3
 80006c6:	003b      	movs	r3, r7
 80006c8:	4333      	orrs	r3, r6
 80006ca:	e7cd      	b.n	8000668 <__udivmoddi4+0x134>

080006cc <__eqsf2>:
 80006cc:	b570      	push	{r4, r5, r6, lr}
 80006ce:	0042      	lsls	r2, r0, #1
 80006d0:	024e      	lsls	r6, r1, #9
 80006d2:	004c      	lsls	r4, r1, #1
 80006d4:	0245      	lsls	r5, r0, #9
 80006d6:	0a6d      	lsrs	r5, r5, #9
 80006d8:	0e12      	lsrs	r2, r2, #24
 80006da:	0fc3      	lsrs	r3, r0, #31
 80006dc:	0a76      	lsrs	r6, r6, #9
 80006de:	0e24      	lsrs	r4, r4, #24
 80006e0:	0fc9      	lsrs	r1, r1, #31
 80006e2:	2aff      	cmp	r2, #255	@ 0xff
 80006e4:	d010      	beq.n	8000708 <__eqsf2+0x3c>
 80006e6:	2cff      	cmp	r4, #255	@ 0xff
 80006e8:	d00c      	beq.n	8000704 <__eqsf2+0x38>
 80006ea:	2001      	movs	r0, #1
 80006ec:	42a2      	cmp	r2, r4
 80006ee:	d10a      	bne.n	8000706 <__eqsf2+0x3a>
 80006f0:	42b5      	cmp	r5, r6
 80006f2:	d108      	bne.n	8000706 <__eqsf2+0x3a>
 80006f4:	428b      	cmp	r3, r1
 80006f6:	d00f      	beq.n	8000718 <__eqsf2+0x4c>
 80006f8:	2a00      	cmp	r2, #0
 80006fa:	d104      	bne.n	8000706 <__eqsf2+0x3a>
 80006fc:	0028      	movs	r0, r5
 80006fe:	1e43      	subs	r3, r0, #1
 8000700:	4198      	sbcs	r0, r3
 8000702:	e000      	b.n	8000706 <__eqsf2+0x3a>
 8000704:	2001      	movs	r0, #1
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	2001      	movs	r0, #1
 800070a:	2cff      	cmp	r4, #255	@ 0xff
 800070c:	d1fb      	bne.n	8000706 <__eqsf2+0x3a>
 800070e:	4335      	orrs	r5, r6
 8000710:	d1f9      	bne.n	8000706 <__eqsf2+0x3a>
 8000712:	404b      	eors	r3, r1
 8000714:	0018      	movs	r0, r3
 8000716:	e7f6      	b.n	8000706 <__eqsf2+0x3a>
 8000718:	2000      	movs	r0, #0
 800071a:	e7f4      	b.n	8000706 <__eqsf2+0x3a>

0800071c <__gesf2>:
 800071c:	b530      	push	{r4, r5, lr}
 800071e:	0042      	lsls	r2, r0, #1
 8000720:	0244      	lsls	r4, r0, #9
 8000722:	024d      	lsls	r5, r1, #9
 8000724:	0fc3      	lsrs	r3, r0, #31
 8000726:	0048      	lsls	r0, r1, #1
 8000728:	0a64      	lsrs	r4, r4, #9
 800072a:	0e12      	lsrs	r2, r2, #24
 800072c:	0a6d      	lsrs	r5, r5, #9
 800072e:	0e00      	lsrs	r0, r0, #24
 8000730:	0fc9      	lsrs	r1, r1, #31
 8000732:	2aff      	cmp	r2, #255	@ 0xff
 8000734:	d019      	beq.n	800076a <__gesf2+0x4e>
 8000736:	28ff      	cmp	r0, #255	@ 0xff
 8000738:	d00b      	beq.n	8000752 <__gesf2+0x36>
 800073a:	2a00      	cmp	r2, #0
 800073c:	d11e      	bne.n	800077c <__gesf2+0x60>
 800073e:	2800      	cmp	r0, #0
 8000740:	d10b      	bne.n	800075a <__gesf2+0x3e>
 8000742:	2d00      	cmp	r5, #0
 8000744:	d027      	beq.n	8000796 <__gesf2+0x7a>
 8000746:	2c00      	cmp	r4, #0
 8000748:	d134      	bne.n	80007b4 <__gesf2+0x98>
 800074a:	2900      	cmp	r1, #0
 800074c:	d02f      	beq.n	80007ae <__gesf2+0x92>
 800074e:	0008      	movs	r0, r1
 8000750:	bd30      	pop	{r4, r5, pc}
 8000752:	2d00      	cmp	r5, #0
 8000754:	d128      	bne.n	80007a8 <__gesf2+0x8c>
 8000756:	2a00      	cmp	r2, #0
 8000758:	d101      	bne.n	800075e <__gesf2+0x42>
 800075a:	2c00      	cmp	r4, #0
 800075c:	d0f5      	beq.n	800074a <__gesf2+0x2e>
 800075e:	428b      	cmp	r3, r1
 8000760:	d107      	bne.n	8000772 <__gesf2+0x56>
 8000762:	2b00      	cmp	r3, #0
 8000764:	d023      	beq.n	80007ae <__gesf2+0x92>
 8000766:	0018      	movs	r0, r3
 8000768:	e7f2      	b.n	8000750 <__gesf2+0x34>
 800076a:	2c00      	cmp	r4, #0
 800076c:	d11c      	bne.n	80007a8 <__gesf2+0x8c>
 800076e:	28ff      	cmp	r0, #255	@ 0xff
 8000770:	d014      	beq.n	800079c <__gesf2+0x80>
 8000772:	1e58      	subs	r0, r3, #1
 8000774:	2302      	movs	r3, #2
 8000776:	4018      	ands	r0, r3
 8000778:	3801      	subs	r0, #1
 800077a:	e7e9      	b.n	8000750 <__gesf2+0x34>
 800077c:	2800      	cmp	r0, #0
 800077e:	d0f8      	beq.n	8000772 <__gesf2+0x56>
 8000780:	428b      	cmp	r3, r1
 8000782:	d1f6      	bne.n	8000772 <__gesf2+0x56>
 8000784:	4282      	cmp	r2, r0
 8000786:	dcf4      	bgt.n	8000772 <__gesf2+0x56>
 8000788:	dbeb      	blt.n	8000762 <__gesf2+0x46>
 800078a:	42ac      	cmp	r4, r5
 800078c:	d8f1      	bhi.n	8000772 <__gesf2+0x56>
 800078e:	2000      	movs	r0, #0
 8000790:	42ac      	cmp	r4, r5
 8000792:	d2dd      	bcs.n	8000750 <__gesf2+0x34>
 8000794:	e7e5      	b.n	8000762 <__gesf2+0x46>
 8000796:	2c00      	cmp	r4, #0
 8000798:	d0da      	beq.n	8000750 <__gesf2+0x34>
 800079a:	e7ea      	b.n	8000772 <__gesf2+0x56>
 800079c:	2d00      	cmp	r5, #0
 800079e:	d103      	bne.n	80007a8 <__gesf2+0x8c>
 80007a0:	428b      	cmp	r3, r1
 80007a2:	d1e6      	bne.n	8000772 <__gesf2+0x56>
 80007a4:	2000      	movs	r0, #0
 80007a6:	e7d3      	b.n	8000750 <__gesf2+0x34>
 80007a8:	2002      	movs	r0, #2
 80007aa:	4240      	negs	r0, r0
 80007ac:	e7d0      	b.n	8000750 <__gesf2+0x34>
 80007ae:	2001      	movs	r0, #1
 80007b0:	4240      	negs	r0, r0
 80007b2:	e7cd      	b.n	8000750 <__gesf2+0x34>
 80007b4:	428b      	cmp	r3, r1
 80007b6:	d0e8      	beq.n	800078a <__gesf2+0x6e>
 80007b8:	e7db      	b.n	8000772 <__gesf2+0x56>
 80007ba:	46c0      	nop			@ (mov r8, r8)

080007bc <__lesf2>:
 80007bc:	b530      	push	{r4, r5, lr}
 80007be:	0042      	lsls	r2, r0, #1
 80007c0:	0244      	lsls	r4, r0, #9
 80007c2:	024d      	lsls	r5, r1, #9
 80007c4:	0fc3      	lsrs	r3, r0, #31
 80007c6:	0048      	lsls	r0, r1, #1
 80007c8:	0a64      	lsrs	r4, r4, #9
 80007ca:	0e12      	lsrs	r2, r2, #24
 80007cc:	0a6d      	lsrs	r5, r5, #9
 80007ce:	0e00      	lsrs	r0, r0, #24
 80007d0:	0fc9      	lsrs	r1, r1, #31
 80007d2:	2aff      	cmp	r2, #255	@ 0xff
 80007d4:	d01a      	beq.n	800080c <__lesf2+0x50>
 80007d6:	28ff      	cmp	r0, #255	@ 0xff
 80007d8:	d00e      	beq.n	80007f8 <__lesf2+0x3c>
 80007da:	2a00      	cmp	r2, #0
 80007dc:	d11e      	bne.n	800081c <__lesf2+0x60>
 80007de:	2800      	cmp	r0, #0
 80007e0:	d10e      	bne.n	8000800 <__lesf2+0x44>
 80007e2:	2d00      	cmp	r5, #0
 80007e4:	d02a      	beq.n	800083c <__lesf2+0x80>
 80007e6:	2c00      	cmp	r4, #0
 80007e8:	d00c      	beq.n	8000804 <__lesf2+0x48>
 80007ea:	428b      	cmp	r3, r1
 80007ec:	d01d      	beq.n	800082a <__lesf2+0x6e>
 80007ee:	1e58      	subs	r0, r3, #1
 80007f0:	2302      	movs	r3, #2
 80007f2:	4018      	ands	r0, r3
 80007f4:	3801      	subs	r0, #1
 80007f6:	e010      	b.n	800081a <__lesf2+0x5e>
 80007f8:	2d00      	cmp	r5, #0
 80007fa:	d10d      	bne.n	8000818 <__lesf2+0x5c>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d120      	bne.n	8000842 <__lesf2+0x86>
 8000800:	2c00      	cmp	r4, #0
 8000802:	d11e      	bne.n	8000842 <__lesf2+0x86>
 8000804:	2900      	cmp	r1, #0
 8000806:	d023      	beq.n	8000850 <__lesf2+0x94>
 8000808:	0008      	movs	r0, r1
 800080a:	e006      	b.n	800081a <__lesf2+0x5e>
 800080c:	2c00      	cmp	r4, #0
 800080e:	d103      	bne.n	8000818 <__lesf2+0x5c>
 8000810:	28ff      	cmp	r0, #255	@ 0xff
 8000812:	d1ec      	bne.n	80007ee <__lesf2+0x32>
 8000814:	2d00      	cmp	r5, #0
 8000816:	d017      	beq.n	8000848 <__lesf2+0x8c>
 8000818:	2002      	movs	r0, #2
 800081a:	bd30      	pop	{r4, r5, pc}
 800081c:	2800      	cmp	r0, #0
 800081e:	d0e6      	beq.n	80007ee <__lesf2+0x32>
 8000820:	428b      	cmp	r3, r1
 8000822:	d1e4      	bne.n	80007ee <__lesf2+0x32>
 8000824:	4282      	cmp	r2, r0
 8000826:	dce2      	bgt.n	80007ee <__lesf2+0x32>
 8000828:	db04      	blt.n	8000834 <__lesf2+0x78>
 800082a:	42ac      	cmp	r4, r5
 800082c:	d8df      	bhi.n	80007ee <__lesf2+0x32>
 800082e:	2000      	movs	r0, #0
 8000830:	42ac      	cmp	r4, r5
 8000832:	d2f2      	bcs.n	800081a <__lesf2+0x5e>
 8000834:	2b00      	cmp	r3, #0
 8000836:	d00b      	beq.n	8000850 <__lesf2+0x94>
 8000838:	0018      	movs	r0, r3
 800083a:	e7ee      	b.n	800081a <__lesf2+0x5e>
 800083c:	2c00      	cmp	r4, #0
 800083e:	d0ec      	beq.n	800081a <__lesf2+0x5e>
 8000840:	e7d5      	b.n	80007ee <__lesf2+0x32>
 8000842:	428b      	cmp	r3, r1
 8000844:	d1d3      	bne.n	80007ee <__lesf2+0x32>
 8000846:	e7f5      	b.n	8000834 <__lesf2+0x78>
 8000848:	2000      	movs	r0, #0
 800084a:	428b      	cmp	r3, r1
 800084c:	d0e5      	beq.n	800081a <__lesf2+0x5e>
 800084e:	e7ce      	b.n	80007ee <__lesf2+0x32>
 8000850:	2001      	movs	r0, #1
 8000852:	4240      	negs	r0, r0
 8000854:	e7e1      	b.n	800081a <__lesf2+0x5e>
 8000856:	46c0      	nop			@ (mov r8, r8)

08000858 <__aeabi_fmul>:
 8000858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085a:	464f      	mov	r7, r9
 800085c:	4646      	mov	r6, r8
 800085e:	46d6      	mov	lr, sl
 8000860:	0243      	lsls	r3, r0, #9
 8000862:	0a5b      	lsrs	r3, r3, #9
 8000864:	0045      	lsls	r5, r0, #1
 8000866:	b5c0      	push	{r6, r7, lr}
 8000868:	4699      	mov	r9, r3
 800086a:	1c0f      	adds	r7, r1, #0
 800086c:	0e2d      	lsrs	r5, r5, #24
 800086e:	0fc6      	lsrs	r6, r0, #31
 8000870:	2d00      	cmp	r5, #0
 8000872:	d100      	bne.n	8000876 <__aeabi_fmul+0x1e>
 8000874:	e088      	b.n	8000988 <__aeabi_fmul+0x130>
 8000876:	2dff      	cmp	r5, #255	@ 0xff
 8000878:	d100      	bne.n	800087c <__aeabi_fmul+0x24>
 800087a:	e08d      	b.n	8000998 <__aeabi_fmul+0x140>
 800087c:	2280      	movs	r2, #128	@ 0x80
 800087e:	00db      	lsls	r3, r3, #3
 8000880:	04d2      	lsls	r2, r2, #19
 8000882:	431a      	orrs	r2, r3
 8000884:	2300      	movs	r3, #0
 8000886:	4691      	mov	r9, r2
 8000888:	4698      	mov	r8, r3
 800088a:	469a      	mov	sl, r3
 800088c:	3d7f      	subs	r5, #127	@ 0x7f
 800088e:	027c      	lsls	r4, r7, #9
 8000890:	007b      	lsls	r3, r7, #1
 8000892:	0a64      	lsrs	r4, r4, #9
 8000894:	0e1b      	lsrs	r3, r3, #24
 8000896:	0fff      	lsrs	r7, r7, #31
 8000898:	2b00      	cmp	r3, #0
 800089a:	d068      	beq.n	800096e <__aeabi_fmul+0x116>
 800089c:	2bff      	cmp	r3, #255	@ 0xff
 800089e:	d021      	beq.n	80008e4 <__aeabi_fmul+0x8c>
 80008a0:	2280      	movs	r2, #128	@ 0x80
 80008a2:	00e4      	lsls	r4, r4, #3
 80008a4:	04d2      	lsls	r2, r2, #19
 80008a6:	4314      	orrs	r4, r2
 80008a8:	4642      	mov	r2, r8
 80008aa:	3b7f      	subs	r3, #127	@ 0x7f
 80008ac:	195b      	adds	r3, r3, r5
 80008ae:	2100      	movs	r1, #0
 80008b0:	1c5d      	adds	r5, r3, #1
 80008b2:	2a0a      	cmp	r2, #10
 80008b4:	dc2e      	bgt.n	8000914 <__aeabi_fmul+0xbc>
 80008b6:	407e      	eors	r6, r7
 80008b8:	4642      	mov	r2, r8
 80008ba:	2a02      	cmp	r2, #2
 80008bc:	dc23      	bgt.n	8000906 <__aeabi_fmul+0xae>
 80008be:	3a01      	subs	r2, #1
 80008c0:	2a01      	cmp	r2, #1
 80008c2:	d900      	bls.n	80008c6 <__aeabi_fmul+0x6e>
 80008c4:	e0bd      	b.n	8000a42 <__aeabi_fmul+0x1ea>
 80008c6:	2902      	cmp	r1, #2
 80008c8:	d06e      	beq.n	80009a8 <__aeabi_fmul+0x150>
 80008ca:	2901      	cmp	r1, #1
 80008cc:	d12c      	bne.n	8000928 <__aeabi_fmul+0xd0>
 80008ce:	2000      	movs	r0, #0
 80008d0:	2200      	movs	r2, #0
 80008d2:	05c0      	lsls	r0, r0, #23
 80008d4:	07f6      	lsls	r6, r6, #31
 80008d6:	4310      	orrs	r0, r2
 80008d8:	4330      	orrs	r0, r6
 80008da:	bce0      	pop	{r5, r6, r7}
 80008dc:	46ba      	mov	sl, r7
 80008de:	46b1      	mov	r9, r6
 80008e0:	46a8      	mov	r8, r5
 80008e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008e4:	002b      	movs	r3, r5
 80008e6:	33ff      	adds	r3, #255	@ 0xff
 80008e8:	2c00      	cmp	r4, #0
 80008ea:	d065      	beq.n	80009b8 <__aeabi_fmul+0x160>
 80008ec:	2203      	movs	r2, #3
 80008ee:	4641      	mov	r1, r8
 80008f0:	4311      	orrs	r1, r2
 80008f2:	0032      	movs	r2, r6
 80008f4:	3501      	adds	r5, #1
 80008f6:	4688      	mov	r8, r1
 80008f8:	407a      	eors	r2, r7
 80008fa:	35ff      	adds	r5, #255	@ 0xff
 80008fc:	290a      	cmp	r1, #10
 80008fe:	dd00      	ble.n	8000902 <__aeabi_fmul+0xaa>
 8000900:	e0d8      	b.n	8000ab4 <__aeabi_fmul+0x25c>
 8000902:	0016      	movs	r6, r2
 8000904:	2103      	movs	r1, #3
 8000906:	4640      	mov	r0, r8
 8000908:	2201      	movs	r2, #1
 800090a:	4082      	lsls	r2, r0
 800090c:	20a6      	movs	r0, #166	@ 0xa6
 800090e:	00c0      	lsls	r0, r0, #3
 8000910:	4202      	tst	r2, r0
 8000912:	d020      	beq.n	8000956 <__aeabi_fmul+0xfe>
 8000914:	4653      	mov	r3, sl
 8000916:	2b02      	cmp	r3, #2
 8000918:	d046      	beq.n	80009a8 <__aeabi_fmul+0x150>
 800091a:	2b03      	cmp	r3, #3
 800091c:	d100      	bne.n	8000920 <__aeabi_fmul+0xc8>
 800091e:	e0bb      	b.n	8000a98 <__aeabi_fmul+0x240>
 8000920:	4651      	mov	r1, sl
 8000922:	464c      	mov	r4, r9
 8000924:	2901      	cmp	r1, #1
 8000926:	d0d2      	beq.n	80008ce <__aeabi_fmul+0x76>
 8000928:	002b      	movs	r3, r5
 800092a:	337f      	adds	r3, #127	@ 0x7f
 800092c:	2b00      	cmp	r3, #0
 800092e:	dd70      	ble.n	8000a12 <__aeabi_fmul+0x1ba>
 8000930:	0762      	lsls	r2, r4, #29
 8000932:	d004      	beq.n	800093e <__aeabi_fmul+0xe6>
 8000934:	220f      	movs	r2, #15
 8000936:	4022      	ands	r2, r4
 8000938:	2a04      	cmp	r2, #4
 800093a:	d000      	beq.n	800093e <__aeabi_fmul+0xe6>
 800093c:	3404      	adds	r4, #4
 800093e:	0122      	lsls	r2, r4, #4
 8000940:	d503      	bpl.n	800094a <__aeabi_fmul+0xf2>
 8000942:	4b63      	ldr	r3, [pc, #396]	@ (8000ad0 <__aeabi_fmul+0x278>)
 8000944:	401c      	ands	r4, r3
 8000946:	002b      	movs	r3, r5
 8000948:	3380      	adds	r3, #128	@ 0x80
 800094a:	2bfe      	cmp	r3, #254	@ 0xfe
 800094c:	dc2c      	bgt.n	80009a8 <__aeabi_fmul+0x150>
 800094e:	01a2      	lsls	r2, r4, #6
 8000950:	0a52      	lsrs	r2, r2, #9
 8000952:	b2d8      	uxtb	r0, r3
 8000954:	e7bd      	b.n	80008d2 <__aeabi_fmul+0x7a>
 8000956:	2090      	movs	r0, #144	@ 0x90
 8000958:	0080      	lsls	r0, r0, #2
 800095a:	4202      	tst	r2, r0
 800095c:	d127      	bne.n	80009ae <__aeabi_fmul+0x156>
 800095e:	38b9      	subs	r0, #185	@ 0xb9
 8000960:	38ff      	subs	r0, #255	@ 0xff
 8000962:	4210      	tst	r0, r2
 8000964:	d06d      	beq.n	8000a42 <__aeabi_fmul+0x1ea>
 8000966:	003e      	movs	r6, r7
 8000968:	46a1      	mov	r9, r4
 800096a:	468a      	mov	sl, r1
 800096c:	e7d2      	b.n	8000914 <__aeabi_fmul+0xbc>
 800096e:	2c00      	cmp	r4, #0
 8000970:	d141      	bne.n	80009f6 <__aeabi_fmul+0x19e>
 8000972:	2301      	movs	r3, #1
 8000974:	4642      	mov	r2, r8
 8000976:	431a      	orrs	r2, r3
 8000978:	4690      	mov	r8, r2
 800097a:	002b      	movs	r3, r5
 800097c:	4642      	mov	r2, r8
 800097e:	2101      	movs	r1, #1
 8000980:	1c5d      	adds	r5, r3, #1
 8000982:	2a0a      	cmp	r2, #10
 8000984:	dd97      	ble.n	80008b6 <__aeabi_fmul+0x5e>
 8000986:	e7c5      	b.n	8000914 <__aeabi_fmul+0xbc>
 8000988:	2b00      	cmp	r3, #0
 800098a:	d126      	bne.n	80009da <__aeabi_fmul+0x182>
 800098c:	2304      	movs	r3, #4
 800098e:	4698      	mov	r8, r3
 8000990:	3b03      	subs	r3, #3
 8000992:	2500      	movs	r5, #0
 8000994:	469a      	mov	sl, r3
 8000996:	e77a      	b.n	800088e <__aeabi_fmul+0x36>
 8000998:	2b00      	cmp	r3, #0
 800099a:	d118      	bne.n	80009ce <__aeabi_fmul+0x176>
 800099c:	2308      	movs	r3, #8
 800099e:	4698      	mov	r8, r3
 80009a0:	3b06      	subs	r3, #6
 80009a2:	25ff      	movs	r5, #255	@ 0xff
 80009a4:	469a      	mov	sl, r3
 80009a6:	e772      	b.n	800088e <__aeabi_fmul+0x36>
 80009a8:	20ff      	movs	r0, #255	@ 0xff
 80009aa:	2200      	movs	r2, #0
 80009ac:	e791      	b.n	80008d2 <__aeabi_fmul+0x7a>
 80009ae:	2280      	movs	r2, #128	@ 0x80
 80009b0:	2600      	movs	r6, #0
 80009b2:	20ff      	movs	r0, #255	@ 0xff
 80009b4:	03d2      	lsls	r2, r2, #15
 80009b6:	e78c      	b.n	80008d2 <__aeabi_fmul+0x7a>
 80009b8:	4641      	mov	r1, r8
 80009ba:	2202      	movs	r2, #2
 80009bc:	3501      	adds	r5, #1
 80009be:	4311      	orrs	r1, r2
 80009c0:	4688      	mov	r8, r1
 80009c2:	35ff      	adds	r5, #255	@ 0xff
 80009c4:	290a      	cmp	r1, #10
 80009c6:	dca5      	bgt.n	8000914 <__aeabi_fmul+0xbc>
 80009c8:	2102      	movs	r1, #2
 80009ca:	407e      	eors	r6, r7
 80009cc:	e774      	b.n	80008b8 <__aeabi_fmul+0x60>
 80009ce:	230c      	movs	r3, #12
 80009d0:	4698      	mov	r8, r3
 80009d2:	3b09      	subs	r3, #9
 80009d4:	25ff      	movs	r5, #255	@ 0xff
 80009d6:	469a      	mov	sl, r3
 80009d8:	e759      	b.n	800088e <__aeabi_fmul+0x36>
 80009da:	0018      	movs	r0, r3
 80009dc:	f002 fa30 	bl	8002e40 <__clzsi2>
 80009e0:	464a      	mov	r2, r9
 80009e2:	1f43      	subs	r3, r0, #5
 80009e4:	2576      	movs	r5, #118	@ 0x76
 80009e6:	409a      	lsls	r2, r3
 80009e8:	2300      	movs	r3, #0
 80009ea:	426d      	negs	r5, r5
 80009ec:	4691      	mov	r9, r2
 80009ee:	4698      	mov	r8, r3
 80009f0:	469a      	mov	sl, r3
 80009f2:	1a2d      	subs	r5, r5, r0
 80009f4:	e74b      	b.n	800088e <__aeabi_fmul+0x36>
 80009f6:	0020      	movs	r0, r4
 80009f8:	f002 fa22 	bl	8002e40 <__clzsi2>
 80009fc:	4642      	mov	r2, r8
 80009fe:	1f43      	subs	r3, r0, #5
 8000a00:	409c      	lsls	r4, r3
 8000a02:	1a2b      	subs	r3, r5, r0
 8000a04:	3b76      	subs	r3, #118	@ 0x76
 8000a06:	2100      	movs	r1, #0
 8000a08:	1c5d      	adds	r5, r3, #1
 8000a0a:	2a0a      	cmp	r2, #10
 8000a0c:	dc00      	bgt.n	8000a10 <__aeabi_fmul+0x1b8>
 8000a0e:	e752      	b.n	80008b6 <__aeabi_fmul+0x5e>
 8000a10:	e780      	b.n	8000914 <__aeabi_fmul+0xbc>
 8000a12:	2201      	movs	r2, #1
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	2b1b      	cmp	r3, #27
 8000a18:	dd00      	ble.n	8000a1c <__aeabi_fmul+0x1c4>
 8000a1a:	e758      	b.n	80008ce <__aeabi_fmul+0x76>
 8000a1c:	359e      	adds	r5, #158	@ 0x9e
 8000a1e:	0022      	movs	r2, r4
 8000a20:	40ac      	lsls	r4, r5
 8000a22:	40da      	lsrs	r2, r3
 8000a24:	1e63      	subs	r3, r4, #1
 8000a26:	419c      	sbcs	r4, r3
 8000a28:	4322      	orrs	r2, r4
 8000a2a:	0753      	lsls	r3, r2, #29
 8000a2c:	d004      	beq.n	8000a38 <__aeabi_fmul+0x1e0>
 8000a2e:	230f      	movs	r3, #15
 8000a30:	4013      	ands	r3, r2
 8000a32:	2b04      	cmp	r3, #4
 8000a34:	d000      	beq.n	8000a38 <__aeabi_fmul+0x1e0>
 8000a36:	3204      	adds	r2, #4
 8000a38:	0153      	lsls	r3, r2, #5
 8000a3a:	d537      	bpl.n	8000aac <__aeabi_fmul+0x254>
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	2200      	movs	r2, #0
 8000a40:	e747      	b.n	80008d2 <__aeabi_fmul+0x7a>
 8000a42:	0c21      	lsrs	r1, r4, #16
 8000a44:	464a      	mov	r2, r9
 8000a46:	0424      	lsls	r4, r4, #16
 8000a48:	0c24      	lsrs	r4, r4, #16
 8000a4a:	0027      	movs	r7, r4
 8000a4c:	0c10      	lsrs	r0, r2, #16
 8000a4e:	0412      	lsls	r2, r2, #16
 8000a50:	0c12      	lsrs	r2, r2, #16
 8000a52:	4344      	muls	r4, r0
 8000a54:	4357      	muls	r7, r2
 8000a56:	4348      	muls	r0, r1
 8000a58:	4351      	muls	r1, r2
 8000a5a:	0c3a      	lsrs	r2, r7, #16
 8000a5c:	1909      	adds	r1, r1, r4
 8000a5e:	1852      	adds	r2, r2, r1
 8000a60:	4294      	cmp	r4, r2
 8000a62:	d903      	bls.n	8000a6c <__aeabi_fmul+0x214>
 8000a64:	2180      	movs	r1, #128	@ 0x80
 8000a66:	0249      	lsls	r1, r1, #9
 8000a68:	468c      	mov	ip, r1
 8000a6a:	4460      	add	r0, ip
 8000a6c:	043f      	lsls	r7, r7, #16
 8000a6e:	0411      	lsls	r1, r2, #16
 8000a70:	0c3f      	lsrs	r7, r7, #16
 8000a72:	19c9      	adds	r1, r1, r7
 8000a74:	018c      	lsls	r4, r1, #6
 8000a76:	1e67      	subs	r7, r4, #1
 8000a78:	41bc      	sbcs	r4, r7
 8000a7a:	0c12      	lsrs	r2, r2, #16
 8000a7c:	0e89      	lsrs	r1, r1, #26
 8000a7e:	1812      	adds	r2, r2, r0
 8000a80:	430c      	orrs	r4, r1
 8000a82:	0192      	lsls	r2, r2, #6
 8000a84:	4314      	orrs	r4, r2
 8000a86:	0112      	lsls	r2, r2, #4
 8000a88:	d50e      	bpl.n	8000aa8 <__aeabi_fmul+0x250>
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	0862      	lsrs	r2, r4, #1
 8000a8e:	401c      	ands	r4, r3
 8000a90:	4314      	orrs	r4, r2
 8000a92:	e749      	b.n	8000928 <__aeabi_fmul+0xd0>
 8000a94:	003e      	movs	r6, r7
 8000a96:	46a1      	mov	r9, r4
 8000a98:	2280      	movs	r2, #128	@ 0x80
 8000a9a:	464b      	mov	r3, r9
 8000a9c:	03d2      	lsls	r2, r2, #15
 8000a9e:	431a      	orrs	r2, r3
 8000aa0:	0252      	lsls	r2, r2, #9
 8000aa2:	20ff      	movs	r0, #255	@ 0xff
 8000aa4:	0a52      	lsrs	r2, r2, #9
 8000aa6:	e714      	b.n	80008d2 <__aeabi_fmul+0x7a>
 8000aa8:	001d      	movs	r5, r3
 8000aaa:	e73d      	b.n	8000928 <__aeabi_fmul+0xd0>
 8000aac:	0192      	lsls	r2, r2, #6
 8000aae:	2000      	movs	r0, #0
 8000ab0:	0a52      	lsrs	r2, r2, #9
 8000ab2:	e70e      	b.n	80008d2 <__aeabi_fmul+0x7a>
 8000ab4:	290f      	cmp	r1, #15
 8000ab6:	d1ed      	bne.n	8000a94 <__aeabi_fmul+0x23c>
 8000ab8:	2280      	movs	r2, #128	@ 0x80
 8000aba:	464b      	mov	r3, r9
 8000abc:	03d2      	lsls	r2, r2, #15
 8000abe:	4213      	tst	r3, r2
 8000ac0:	d0ea      	beq.n	8000a98 <__aeabi_fmul+0x240>
 8000ac2:	4214      	tst	r4, r2
 8000ac4:	d1e8      	bne.n	8000a98 <__aeabi_fmul+0x240>
 8000ac6:	003e      	movs	r6, r7
 8000ac8:	20ff      	movs	r0, #255	@ 0xff
 8000aca:	4322      	orrs	r2, r4
 8000acc:	e701      	b.n	80008d2 <__aeabi_fmul+0x7a>
 8000ace:	46c0      	nop			@ (mov r8, r8)
 8000ad0:	f7ffffff 	.word	0xf7ffffff

08000ad4 <__aeabi_fsub>:
 8000ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ad6:	4647      	mov	r7, r8
 8000ad8:	46ce      	mov	lr, r9
 8000ada:	024e      	lsls	r6, r1, #9
 8000adc:	0243      	lsls	r3, r0, #9
 8000ade:	0045      	lsls	r5, r0, #1
 8000ae0:	0a72      	lsrs	r2, r6, #9
 8000ae2:	0fc4      	lsrs	r4, r0, #31
 8000ae4:	0048      	lsls	r0, r1, #1
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	4694      	mov	ip, r2
 8000aea:	0a5f      	lsrs	r7, r3, #9
 8000aec:	0e2d      	lsrs	r5, r5, #24
 8000aee:	099b      	lsrs	r3, r3, #6
 8000af0:	0e00      	lsrs	r0, r0, #24
 8000af2:	0fc9      	lsrs	r1, r1, #31
 8000af4:	09b6      	lsrs	r6, r6, #6
 8000af6:	28ff      	cmp	r0, #255	@ 0xff
 8000af8:	d024      	beq.n	8000b44 <__aeabi_fsub+0x70>
 8000afa:	2201      	movs	r2, #1
 8000afc:	4051      	eors	r1, r2
 8000afe:	1a2a      	subs	r2, r5, r0
 8000b00:	428c      	cmp	r4, r1
 8000b02:	d00f      	beq.n	8000b24 <__aeabi_fsub+0x50>
 8000b04:	2a00      	cmp	r2, #0
 8000b06:	dc00      	bgt.n	8000b0a <__aeabi_fsub+0x36>
 8000b08:	e16a      	b.n	8000de0 <__aeabi_fsub+0x30c>
 8000b0a:	2800      	cmp	r0, #0
 8000b0c:	d135      	bne.n	8000b7a <__aeabi_fsub+0xa6>
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fsub+0x40>
 8000b12:	e0a2      	b.n	8000c5a <__aeabi_fsub+0x186>
 8000b14:	1e51      	subs	r1, r2, #1
 8000b16:	2a01      	cmp	r2, #1
 8000b18:	d100      	bne.n	8000b1c <__aeabi_fsub+0x48>
 8000b1a:	e124      	b.n	8000d66 <__aeabi_fsub+0x292>
 8000b1c:	2aff      	cmp	r2, #255	@ 0xff
 8000b1e:	d021      	beq.n	8000b64 <__aeabi_fsub+0x90>
 8000b20:	000a      	movs	r2, r1
 8000b22:	e02f      	b.n	8000b84 <__aeabi_fsub+0xb0>
 8000b24:	2a00      	cmp	r2, #0
 8000b26:	dc00      	bgt.n	8000b2a <__aeabi_fsub+0x56>
 8000b28:	e167      	b.n	8000dfa <__aeabi_fsub+0x326>
 8000b2a:	2800      	cmp	r0, #0
 8000b2c:	d05e      	beq.n	8000bec <__aeabi_fsub+0x118>
 8000b2e:	2dff      	cmp	r5, #255	@ 0xff
 8000b30:	d018      	beq.n	8000b64 <__aeabi_fsub+0x90>
 8000b32:	2180      	movs	r1, #128	@ 0x80
 8000b34:	04c9      	lsls	r1, r1, #19
 8000b36:	430e      	orrs	r6, r1
 8000b38:	2a1b      	cmp	r2, #27
 8000b3a:	dc00      	bgt.n	8000b3e <__aeabi_fsub+0x6a>
 8000b3c:	e076      	b.n	8000c2c <__aeabi_fsub+0x158>
 8000b3e:	002a      	movs	r2, r5
 8000b40:	3301      	adds	r3, #1
 8000b42:	e032      	b.n	8000baa <__aeabi_fsub+0xd6>
 8000b44:	002a      	movs	r2, r5
 8000b46:	3aff      	subs	r2, #255	@ 0xff
 8000b48:	4691      	mov	r9, r2
 8000b4a:	2e00      	cmp	r6, #0
 8000b4c:	d042      	beq.n	8000bd4 <__aeabi_fsub+0x100>
 8000b4e:	428c      	cmp	r4, r1
 8000b50:	d055      	beq.n	8000bfe <__aeabi_fsub+0x12a>
 8000b52:	464a      	mov	r2, r9
 8000b54:	2a00      	cmp	r2, #0
 8000b56:	d100      	bne.n	8000b5a <__aeabi_fsub+0x86>
 8000b58:	e09c      	b.n	8000c94 <__aeabi_fsub+0x1c0>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d100      	bne.n	8000b60 <__aeabi_fsub+0x8c>
 8000b5e:	e077      	b.n	8000c50 <__aeabi_fsub+0x17c>
 8000b60:	000c      	movs	r4, r1
 8000b62:	0033      	movs	r3, r6
 8000b64:	08db      	lsrs	r3, r3, #3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fsub+0x98>
 8000b6a:	e06e      	b.n	8000c4a <__aeabi_fsub+0x176>
 8000b6c:	2280      	movs	r2, #128	@ 0x80
 8000b6e:	03d2      	lsls	r2, r2, #15
 8000b70:	4313      	orrs	r3, r2
 8000b72:	025b      	lsls	r3, r3, #9
 8000b74:	20ff      	movs	r0, #255	@ 0xff
 8000b76:	0a5b      	lsrs	r3, r3, #9
 8000b78:	e024      	b.n	8000bc4 <__aeabi_fsub+0xf0>
 8000b7a:	2dff      	cmp	r5, #255	@ 0xff
 8000b7c:	d0f2      	beq.n	8000b64 <__aeabi_fsub+0x90>
 8000b7e:	2180      	movs	r1, #128	@ 0x80
 8000b80:	04c9      	lsls	r1, r1, #19
 8000b82:	430e      	orrs	r6, r1
 8000b84:	2101      	movs	r1, #1
 8000b86:	2a1b      	cmp	r2, #27
 8000b88:	dc08      	bgt.n	8000b9c <__aeabi_fsub+0xc8>
 8000b8a:	0031      	movs	r1, r6
 8000b8c:	2020      	movs	r0, #32
 8000b8e:	40d1      	lsrs	r1, r2
 8000b90:	1a82      	subs	r2, r0, r2
 8000b92:	4096      	lsls	r6, r2
 8000b94:	0032      	movs	r2, r6
 8000b96:	1e50      	subs	r0, r2, #1
 8000b98:	4182      	sbcs	r2, r0
 8000b9a:	4311      	orrs	r1, r2
 8000b9c:	1a5b      	subs	r3, r3, r1
 8000b9e:	015a      	lsls	r2, r3, #5
 8000ba0:	d460      	bmi.n	8000c64 <__aeabi_fsub+0x190>
 8000ba2:	2107      	movs	r1, #7
 8000ba4:	002a      	movs	r2, r5
 8000ba6:	4019      	ands	r1, r3
 8000ba8:	d057      	beq.n	8000c5a <__aeabi_fsub+0x186>
 8000baa:	210f      	movs	r1, #15
 8000bac:	4019      	ands	r1, r3
 8000bae:	2904      	cmp	r1, #4
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fsub+0xe0>
 8000bb2:	3304      	adds	r3, #4
 8000bb4:	0159      	lsls	r1, r3, #5
 8000bb6:	d550      	bpl.n	8000c5a <__aeabi_fsub+0x186>
 8000bb8:	1c50      	adds	r0, r2, #1
 8000bba:	2afe      	cmp	r2, #254	@ 0xfe
 8000bbc:	d045      	beq.n	8000c4a <__aeabi_fsub+0x176>
 8000bbe:	019b      	lsls	r3, r3, #6
 8000bc0:	b2c0      	uxtb	r0, r0
 8000bc2:	0a5b      	lsrs	r3, r3, #9
 8000bc4:	05c0      	lsls	r0, r0, #23
 8000bc6:	4318      	orrs	r0, r3
 8000bc8:	07e4      	lsls	r4, r4, #31
 8000bca:	4320      	orrs	r0, r4
 8000bcc:	bcc0      	pop	{r6, r7}
 8000bce:	46b9      	mov	r9, r7
 8000bd0:	46b0      	mov	r8, r6
 8000bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	4051      	eors	r1, r2
 8000bd8:	428c      	cmp	r4, r1
 8000bda:	d1ba      	bne.n	8000b52 <__aeabi_fsub+0x7e>
 8000bdc:	464a      	mov	r2, r9
 8000bde:	2a00      	cmp	r2, #0
 8000be0:	d010      	beq.n	8000c04 <__aeabi_fsub+0x130>
 8000be2:	2d00      	cmp	r5, #0
 8000be4:	d100      	bne.n	8000be8 <__aeabi_fsub+0x114>
 8000be6:	e098      	b.n	8000d1a <__aeabi_fsub+0x246>
 8000be8:	2300      	movs	r3, #0
 8000bea:	e7bb      	b.n	8000b64 <__aeabi_fsub+0x90>
 8000bec:	2e00      	cmp	r6, #0
 8000bee:	d034      	beq.n	8000c5a <__aeabi_fsub+0x186>
 8000bf0:	1e51      	subs	r1, r2, #1
 8000bf2:	2a01      	cmp	r2, #1
 8000bf4:	d06e      	beq.n	8000cd4 <__aeabi_fsub+0x200>
 8000bf6:	2aff      	cmp	r2, #255	@ 0xff
 8000bf8:	d0b4      	beq.n	8000b64 <__aeabi_fsub+0x90>
 8000bfa:	000a      	movs	r2, r1
 8000bfc:	e79c      	b.n	8000b38 <__aeabi_fsub+0x64>
 8000bfe:	2a00      	cmp	r2, #0
 8000c00:	d000      	beq.n	8000c04 <__aeabi_fsub+0x130>
 8000c02:	e088      	b.n	8000d16 <__aeabi_fsub+0x242>
 8000c04:	20fe      	movs	r0, #254	@ 0xfe
 8000c06:	1c6a      	adds	r2, r5, #1
 8000c08:	4210      	tst	r0, r2
 8000c0a:	d000      	beq.n	8000c0e <__aeabi_fsub+0x13a>
 8000c0c:	e092      	b.n	8000d34 <__aeabi_fsub+0x260>
 8000c0e:	2d00      	cmp	r5, #0
 8000c10:	d000      	beq.n	8000c14 <__aeabi_fsub+0x140>
 8000c12:	e0a4      	b.n	8000d5e <__aeabi_fsub+0x28a>
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d100      	bne.n	8000c1a <__aeabi_fsub+0x146>
 8000c18:	e0cb      	b.n	8000db2 <__aeabi_fsub+0x2de>
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d000      	beq.n	8000c20 <__aeabi_fsub+0x14c>
 8000c1e:	e0ca      	b.n	8000db6 <__aeabi_fsub+0x2e2>
 8000c20:	2200      	movs	r2, #0
 8000c22:	08db      	lsrs	r3, r3, #3
 8000c24:	025b      	lsls	r3, r3, #9
 8000c26:	0a5b      	lsrs	r3, r3, #9
 8000c28:	b2d0      	uxtb	r0, r2
 8000c2a:	e7cb      	b.n	8000bc4 <__aeabi_fsub+0xf0>
 8000c2c:	0031      	movs	r1, r6
 8000c2e:	2020      	movs	r0, #32
 8000c30:	40d1      	lsrs	r1, r2
 8000c32:	1a82      	subs	r2, r0, r2
 8000c34:	4096      	lsls	r6, r2
 8000c36:	0032      	movs	r2, r6
 8000c38:	1e50      	subs	r0, r2, #1
 8000c3a:	4182      	sbcs	r2, r0
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	189b      	adds	r3, r3, r2
 8000c40:	015a      	lsls	r2, r3, #5
 8000c42:	d5ae      	bpl.n	8000ba2 <__aeabi_fsub+0xce>
 8000c44:	1c6a      	adds	r2, r5, #1
 8000c46:	2dfe      	cmp	r5, #254	@ 0xfe
 8000c48:	d14a      	bne.n	8000ce0 <__aeabi_fsub+0x20c>
 8000c4a:	20ff      	movs	r0, #255	@ 0xff
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	e7b9      	b.n	8000bc4 <__aeabi_fsub+0xf0>
 8000c50:	22ff      	movs	r2, #255	@ 0xff
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d14b      	bne.n	8000cee <__aeabi_fsub+0x21a>
 8000c56:	000c      	movs	r4, r1
 8000c58:	0033      	movs	r3, r6
 8000c5a:	08db      	lsrs	r3, r3, #3
 8000c5c:	2aff      	cmp	r2, #255	@ 0xff
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_fsub+0x18e>
 8000c60:	e781      	b.n	8000b66 <__aeabi_fsub+0x92>
 8000c62:	e7df      	b.n	8000c24 <__aeabi_fsub+0x150>
 8000c64:	019f      	lsls	r7, r3, #6
 8000c66:	09bf      	lsrs	r7, r7, #6
 8000c68:	0038      	movs	r0, r7
 8000c6a:	f002 f8e9 	bl	8002e40 <__clzsi2>
 8000c6e:	3805      	subs	r0, #5
 8000c70:	4087      	lsls	r7, r0
 8000c72:	4285      	cmp	r5, r0
 8000c74:	dc21      	bgt.n	8000cba <__aeabi_fsub+0x1e6>
 8000c76:	003b      	movs	r3, r7
 8000c78:	2120      	movs	r1, #32
 8000c7a:	1b42      	subs	r2, r0, r5
 8000c7c:	3201      	adds	r2, #1
 8000c7e:	40d3      	lsrs	r3, r2
 8000c80:	1a8a      	subs	r2, r1, r2
 8000c82:	4097      	lsls	r7, r2
 8000c84:	1e7a      	subs	r2, r7, #1
 8000c86:	4197      	sbcs	r7, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	433b      	orrs	r3, r7
 8000c8c:	0759      	lsls	r1, r3, #29
 8000c8e:	d000      	beq.n	8000c92 <__aeabi_fsub+0x1be>
 8000c90:	e78b      	b.n	8000baa <__aeabi_fsub+0xd6>
 8000c92:	e78f      	b.n	8000bb4 <__aeabi_fsub+0xe0>
 8000c94:	20fe      	movs	r0, #254	@ 0xfe
 8000c96:	1c6a      	adds	r2, r5, #1
 8000c98:	4210      	tst	r0, r2
 8000c9a:	d112      	bne.n	8000cc2 <__aeabi_fsub+0x1ee>
 8000c9c:	2d00      	cmp	r5, #0
 8000c9e:	d152      	bne.n	8000d46 <__aeabi_fsub+0x272>
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d07c      	beq.n	8000d9e <__aeabi_fsub+0x2ca>
 8000ca4:	2e00      	cmp	r6, #0
 8000ca6:	d0bb      	beq.n	8000c20 <__aeabi_fsub+0x14c>
 8000ca8:	1b9a      	subs	r2, r3, r6
 8000caa:	0150      	lsls	r0, r2, #5
 8000cac:	d400      	bmi.n	8000cb0 <__aeabi_fsub+0x1dc>
 8000cae:	e08b      	b.n	8000dc8 <__aeabi_fsub+0x2f4>
 8000cb0:	2401      	movs	r4, #1
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	1af3      	subs	r3, r6, r3
 8000cb6:	400c      	ands	r4, r1
 8000cb8:	e7e8      	b.n	8000c8c <__aeabi_fsub+0x1b8>
 8000cba:	4b56      	ldr	r3, [pc, #344]	@ (8000e14 <__aeabi_fsub+0x340>)
 8000cbc:	1a2a      	subs	r2, r5, r0
 8000cbe:	403b      	ands	r3, r7
 8000cc0:	e7e4      	b.n	8000c8c <__aeabi_fsub+0x1b8>
 8000cc2:	1b9f      	subs	r7, r3, r6
 8000cc4:	017a      	lsls	r2, r7, #5
 8000cc6:	d446      	bmi.n	8000d56 <__aeabi_fsub+0x282>
 8000cc8:	2f00      	cmp	r7, #0
 8000cca:	d1cd      	bne.n	8000c68 <__aeabi_fsub+0x194>
 8000ccc:	2400      	movs	r4, #0
 8000cce:	2000      	movs	r0, #0
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	e777      	b.n	8000bc4 <__aeabi_fsub+0xf0>
 8000cd4:	199b      	adds	r3, r3, r6
 8000cd6:	2501      	movs	r5, #1
 8000cd8:	3201      	adds	r2, #1
 8000cda:	0159      	lsls	r1, r3, #5
 8000cdc:	d400      	bmi.n	8000ce0 <__aeabi_fsub+0x20c>
 8000cde:	e760      	b.n	8000ba2 <__aeabi_fsub+0xce>
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	484d      	ldr	r0, [pc, #308]	@ (8000e18 <__aeabi_fsub+0x344>)
 8000ce4:	4019      	ands	r1, r3
 8000ce6:	085b      	lsrs	r3, r3, #1
 8000ce8:	4003      	ands	r3, r0
 8000cea:	430b      	orrs	r3, r1
 8000cec:	e7ce      	b.n	8000c8c <__aeabi_fsub+0x1b8>
 8000cee:	1e57      	subs	r7, r2, #1
 8000cf0:	2a01      	cmp	r2, #1
 8000cf2:	d05a      	beq.n	8000daa <__aeabi_fsub+0x2d6>
 8000cf4:	000c      	movs	r4, r1
 8000cf6:	2aff      	cmp	r2, #255	@ 0xff
 8000cf8:	d033      	beq.n	8000d62 <__aeabi_fsub+0x28e>
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2f1b      	cmp	r7, #27
 8000cfe:	dc07      	bgt.n	8000d10 <__aeabi_fsub+0x23c>
 8000d00:	2120      	movs	r1, #32
 8000d02:	1bc9      	subs	r1, r1, r7
 8000d04:	001a      	movs	r2, r3
 8000d06:	408b      	lsls	r3, r1
 8000d08:	40fa      	lsrs	r2, r7
 8000d0a:	1e59      	subs	r1, r3, #1
 8000d0c:	418b      	sbcs	r3, r1
 8000d0e:	431a      	orrs	r2, r3
 8000d10:	0005      	movs	r5, r0
 8000d12:	1ab3      	subs	r3, r6, r2
 8000d14:	e743      	b.n	8000b9e <__aeabi_fsub+0xca>
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d123      	bne.n	8000d62 <__aeabi_fsub+0x28e>
 8000d1a:	22ff      	movs	r2, #255	@ 0xff
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d09b      	beq.n	8000c58 <__aeabi_fsub+0x184>
 8000d20:	1e51      	subs	r1, r2, #1
 8000d22:	2a01      	cmp	r2, #1
 8000d24:	d0d6      	beq.n	8000cd4 <__aeabi_fsub+0x200>
 8000d26:	2aff      	cmp	r2, #255	@ 0xff
 8000d28:	d01b      	beq.n	8000d62 <__aeabi_fsub+0x28e>
 8000d2a:	291b      	cmp	r1, #27
 8000d2c:	dd2c      	ble.n	8000d88 <__aeabi_fsub+0x2b4>
 8000d2e:	0002      	movs	r2, r0
 8000d30:	1c73      	adds	r3, r6, #1
 8000d32:	e73a      	b.n	8000baa <__aeabi_fsub+0xd6>
 8000d34:	2aff      	cmp	r2, #255	@ 0xff
 8000d36:	d088      	beq.n	8000c4a <__aeabi_fsub+0x176>
 8000d38:	199b      	adds	r3, r3, r6
 8000d3a:	085b      	lsrs	r3, r3, #1
 8000d3c:	0759      	lsls	r1, r3, #29
 8000d3e:	d000      	beq.n	8000d42 <__aeabi_fsub+0x26e>
 8000d40:	e733      	b.n	8000baa <__aeabi_fsub+0xd6>
 8000d42:	08db      	lsrs	r3, r3, #3
 8000d44:	e76e      	b.n	8000c24 <__aeabi_fsub+0x150>
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d110      	bne.n	8000d6c <__aeabi_fsub+0x298>
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d043      	beq.n	8000dd6 <__aeabi_fsub+0x302>
 8000d4e:	2401      	movs	r4, #1
 8000d50:	0033      	movs	r3, r6
 8000d52:	400c      	ands	r4, r1
 8000d54:	e706      	b.n	8000b64 <__aeabi_fsub+0x90>
 8000d56:	2401      	movs	r4, #1
 8000d58:	1af7      	subs	r7, r6, r3
 8000d5a:	400c      	ands	r4, r1
 8000d5c:	e784      	b.n	8000c68 <__aeabi_fsub+0x194>
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d104      	bne.n	8000d6c <__aeabi_fsub+0x298>
 8000d62:	0033      	movs	r3, r6
 8000d64:	e6fe      	b.n	8000b64 <__aeabi_fsub+0x90>
 8000d66:	2501      	movs	r5, #1
 8000d68:	1b9b      	subs	r3, r3, r6
 8000d6a:	e718      	b.n	8000b9e <__aeabi_fsub+0xca>
 8000d6c:	2e00      	cmp	r6, #0
 8000d6e:	d100      	bne.n	8000d72 <__aeabi_fsub+0x29e>
 8000d70:	e6f8      	b.n	8000b64 <__aeabi_fsub+0x90>
 8000d72:	2280      	movs	r2, #128	@ 0x80
 8000d74:	03d2      	lsls	r2, r2, #15
 8000d76:	4297      	cmp	r7, r2
 8000d78:	d304      	bcc.n	8000d84 <__aeabi_fsub+0x2b0>
 8000d7a:	4594      	cmp	ip, r2
 8000d7c:	d202      	bcs.n	8000d84 <__aeabi_fsub+0x2b0>
 8000d7e:	2401      	movs	r4, #1
 8000d80:	0033      	movs	r3, r6
 8000d82:	400c      	ands	r4, r1
 8000d84:	08db      	lsrs	r3, r3, #3
 8000d86:	e6f1      	b.n	8000b6c <__aeabi_fsub+0x98>
 8000d88:	001a      	movs	r2, r3
 8000d8a:	2520      	movs	r5, #32
 8000d8c:	40ca      	lsrs	r2, r1
 8000d8e:	1a69      	subs	r1, r5, r1
 8000d90:	408b      	lsls	r3, r1
 8000d92:	1e59      	subs	r1, r3, #1
 8000d94:	418b      	sbcs	r3, r1
 8000d96:	4313      	orrs	r3, r2
 8000d98:	0005      	movs	r5, r0
 8000d9a:	199b      	adds	r3, r3, r6
 8000d9c:	e750      	b.n	8000c40 <__aeabi_fsub+0x16c>
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	d094      	beq.n	8000ccc <__aeabi_fsub+0x1f8>
 8000da2:	2401      	movs	r4, #1
 8000da4:	0033      	movs	r3, r6
 8000da6:	400c      	ands	r4, r1
 8000da8:	e73a      	b.n	8000c20 <__aeabi_fsub+0x14c>
 8000daa:	000c      	movs	r4, r1
 8000dac:	2501      	movs	r5, #1
 8000dae:	1af3      	subs	r3, r6, r3
 8000db0:	e6f5      	b.n	8000b9e <__aeabi_fsub+0xca>
 8000db2:	0033      	movs	r3, r6
 8000db4:	e734      	b.n	8000c20 <__aeabi_fsub+0x14c>
 8000db6:	199b      	adds	r3, r3, r6
 8000db8:	2200      	movs	r2, #0
 8000dba:	0159      	lsls	r1, r3, #5
 8000dbc:	d5c1      	bpl.n	8000d42 <__aeabi_fsub+0x26e>
 8000dbe:	4a15      	ldr	r2, [pc, #84]	@ (8000e14 <__aeabi_fsub+0x340>)
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	08db      	lsrs	r3, r3, #3
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	e72d      	b.n	8000c24 <__aeabi_fsub+0x150>
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	d100      	bne.n	8000dce <__aeabi_fsub+0x2fa>
 8000dcc:	e77e      	b.n	8000ccc <__aeabi_fsub+0x1f8>
 8000dce:	0013      	movs	r3, r2
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	08db      	lsrs	r3, r3, #3
 8000dd4:	e726      	b.n	8000c24 <__aeabi_fsub+0x150>
 8000dd6:	2380      	movs	r3, #128	@ 0x80
 8000dd8:	2400      	movs	r4, #0
 8000dda:	20ff      	movs	r0, #255	@ 0xff
 8000ddc:	03db      	lsls	r3, r3, #15
 8000dde:	e6f1      	b.n	8000bc4 <__aeabi_fsub+0xf0>
 8000de0:	2a00      	cmp	r2, #0
 8000de2:	d100      	bne.n	8000de6 <__aeabi_fsub+0x312>
 8000de4:	e756      	b.n	8000c94 <__aeabi_fsub+0x1c0>
 8000de6:	1b47      	subs	r7, r0, r5
 8000de8:	003a      	movs	r2, r7
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_fsub+0x31c>
 8000dee:	e730      	b.n	8000c52 <__aeabi_fsub+0x17e>
 8000df0:	2280      	movs	r2, #128	@ 0x80
 8000df2:	04d2      	lsls	r2, r2, #19
 8000df4:	000c      	movs	r4, r1
 8000df6:	4313      	orrs	r3, r2
 8000df8:	e77f      	b.n	8000cfa <__aeabi_fsub+0x226>
 8000dfa:	2a00      	cmp	r2, #0
 8000dfc:	d100      	bne.n	8000e00 <__aeabi_fsub+0x32c>
 8000dfe:	e701      	b.n	8000c04 <__aeabi_fsub+0x130>
 8000e00:	1b41      	subs	r1, r0, r5
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d101      	bne.n	8000e0a <__aeabi_fsub+0x336>
 8000e06:	000a      	movs	r2, r1
 8000e08:	e788      	b.n	8000d1c <__aeabi_fsub+0x248>
 8000e0a:	2280      	movs	r2, #128	@ 0x80
 8000e0c:	04d2      	lsls	r2, r2, #19
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	e78b      	b.n	8000d2a <__aeabi_fsub+0x256>
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	fbffffff 	.word	0xfbffffff
 8000e18:	7dffffff 	.word	0x7dffffff

08000e1c <__aeabi_f2iz>:
 8000e1c:	0241      	lsls	r1, r0, #9
 8000e1e:	0042      	lsls	r2, r0, #1
 8000e20:	0fc3      	lsrs	r3, r0, #31
 8000e22:	0a49      	lsrs	r1, r1, #9
 8000e24:	2000      	movs	r0, #0
 8000e26:	0e12      	lsrs	r2, r2, #24
 8000e28:	2a7e      	cmp	r2, #126	@ 0x7e
 8000e2a:	dd03      	ble.n	8000e34 <__aeabi_f2iz+0x18>
 8000e2c:	2a9d      	cmp	r2, #157	@ 0x9d
 8000e2e:	dd02      	ble.n	8000e36 <__aeabi_f2iz+0x1a>
 8000e30:	4a09      	ldr	r2, [pc, #36]	@ (8000e58 <__aeabi_f2iz+0x3c>)
 8000e32:	1898      	adds	r0, r3, r2
 8000e34:	4770      	bx	lr
 8000e36:	2080      	movs	r0, #128	@ 0x80
 8000e38:	0400      	lsls	r0, r0, #16
 8000e3a:	4301      	orrs	r1, r0
 8000e3c:	2a95      	cmp	r2, #149	@ 0x95
 8000e3e:	dc07      	bgt.n	8000e50 <__aeabi_f2iz+0x34>
 8000e40:	2096      	movs	r0, #150	@ 0x96
 8000e42:	1a82      	subs	r2, r0, r2
 8000e44:	40d1      	lsrs	r1, r2
 8000e46:	4248      	negs	r0, r1
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1f3      	bne.n	8000e34 <__aeabi_f2iz+0x18>
 8000e4c:	0008      	movs	r0, r1
 8000e4e:	e7f1      	b.n	8000e34 <__aeabi_f2iz+0x18>
 8000e50:	3a96      	subs	r2, #150	@ 0x96
 8000e52:	4091      	lsls	r1, r2
 8000e54:	e7f7      	b.n	8000e46 <__aeabi_f2iz+0x2a>
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	7fffffff 	.word	0x7fffffff

08000e5c <__aeabi_i2f>:
 8000e5c:	b570      	push	{r4, r5, r6, lr}
 8000e5e:	2800      	cmp	r0, #0
 8000e60:	d013      	beq.n	8000e8a <__aeabi_i2f+0x2e>
 8000e62:	17c3      	asrs	r3, r0, #31
 8000e64:	18c5      	adds	r5, r0, r3
 8000e66:	405d      	eors	r5, r3
 8000e68:	0fc4      	lsrs	r4, r0, #31
 8000e6a:	0028      	movs	r0, r5
 8000e6c:	f001 ffe8 	bl	8002e40 <__clzsi2>
 8000e70:	239e      	movs	r3, #158	@ 0x9e
 8000e72:	0001      	movs	r1, r0
 8000e74:	1a1b      	subs	r3, r3, r0
 8000e76:	2b96      	cmp	r3, #150	@ 0x96
 8000e78:	dc0f      	bgt.n	8000e9a <__aeabi_i2f+0x3e>
 8000e7a:	2808      	cmp	r0, #8
 8000e7c:	d034      	beq.n	8000ee8 <__aeabi_i2f+0x8c>
 8000e7e:	3908      	subs	r1, #8
 8000e80:	408d      	lsls	r5, r1
 8000e82:	026d      	lsls	r5, r5, #9
 8000e84:	0a6d      	lsrs	r5, r5, #9
 8000e86:	b2d8      	uxtb	r0, r3
 8000e88:	e002      	b.n	8000e90 <__aeabi_i2f+0x34>
 8000e8a:	2400      	movs	r4, #0
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	2500      	movs	r5, #0
 8000e90:	05c0      	lsls	r0, r0, #23
 8000e92:	4328      	orrs	r0, r5
 8000e94:	07e4      	lsls	r4, r4, #31
 8000e96:	4320      	orrs	r0, r4
 8000e98:	bd70      	pop	{r4, r5, r6, pc}
 8000e9a:	2b99      	cmp	r3, #153	@ 0x99
 8000e9c:	dc16      	bgt.n	8000ecc <__aeabi_i2f+0x70>
 8000e9e:	1f42      	subs	r2, r0, #5
 8000ea0:	2805      	cmp	r0, #5
 8000ea2:	d000      	beq.n	8000ea6 <__aeabi_i2f+0x4a>
 8000ea4:	4095      	lsls	r5, r2
 8000ea6:	002a      	movs	r2, r5
 8000ea8:	4811      	ldr	r0, [pc, #68]	@ (8000ef0 <__aeabi_i2f+0x94>)
 8000eaa:	4002      	ands	r2, r0
 8000eac:	076e      	lsls	r6, r5, #29
 8000eae:	d009      	beq.n	8000ec4 <__aeabi_i2f+0x68>
 8000eb0:	260f      	movs	r6, #15
 8000eb2:	4035      	ands	r5, r6
 8000eb4:	2d04      	cmp	r5, #4
 8000eb6:	d005      	beq.n	8000ec4 <__aeabi_i2f+0x68>
 8000eb8:	3204      	adds	r2, #4
 8000eba:	0155      	lsls	r5, r2, #5
 8000ebc:	d502      	bpl.n	8000ec4 <__aeabi_i2f+0x68>
 8000ebe:	239f      	movs	r3, #159	@ 0x9f
 8000ec0:	4002      	ands	r2, r0
 8000ec2:	1a5b      	subs	r3, r3, r1
 8000ec4:	0192      	lsls	r2, r2, #6
 8000ec6:	0a55      	lsrs	r5, r2, #9
 8000ec8:	b2d8      	uxtb	r0, r3
 8000eca:	e7e1      	b.n	8000e90 <__aeabi_i2f+0x34>
 8000ecc:	2205      	movs	r2, #5
 8000ece:	1a12      	subs	r2, r2, r0
 8000ed0:	0028      	movs	r0, r5
 8000ed2:	40d0      	lsrs	r0, r2
 8000ed4:	0002      	movs	r2, r0
 8000ed6:	0008      	movs	r0, r1
 8000ed8:	301b      	adds	r0, #27
 8000eda:	4085      	lsls	r5, r0
 8000edc:	0028      	movs	r0, r5
 8000ede:	1e45      	subs	r5, r0, #1
 8000ee0:	41a8      	sbcs	r0, r5
 8000ee2:	4302      	orrs	r2, r0
 8000ee4:	0015      	movs	r5, r2
 8000ee6:	e7de      	b.n	8000ea6 <__aeabi_i2f+0x4a>
 8000ee8:	026d      	lsls	r5, r5, #9
 8000eea:	2096      	movs	r0, #150	@ 0x96
 8000eec:	0a6d      	lsrs	r5, r5, #9
 8000eee:	e7cf      	b.n	8000e90 <__aeabi_i2f+0x34>
 8000ef0:	fbffffff 	.word	0xfbffffff

08000ef4 <__aeabi_ui2f>:
 8000ef4:	b570      	push	{r4, r5, r6, lr}
 8000ef6:	1e04      	subs	r4, r0, #0
 8000ef8:	d00e      	beq.n	8000f18 <__aeabi_ui2f+0x24>
 8000efa:	f001 ffa1 	bl	8002e40 <__clzsi2>
 8000efe:	239e      	movs	r3, #158	@ 0x9e
 8000f00:	0001      	movs	r1, r0
 8000f02:	1a1b      	subs	r3, r3, r0
 8000f04:	2b96      	cmp	r3, #150	@ 0x96
 8000f06:	dc0c      	bgt.n	8000f22 <__aeabi_ui2f+0x2e>
 8000f08:	2808      	cmp	r0, #8
 8000f0a:	d02f      	beq.n	8000f6c <__aeabi_ui2f+0x78>
 8000f0c:	3908      	subs	r1, #8
 8000f0e:	408c      	lsls	r4, r1
 8000f10:	0264      	lsls	r4, r4, #9
 8000f12:	0a64      	lsrs	r4, r4, #9
 8000f14:	b2d8      	uxtb	r0, r3
 8000f16:	e001      	b.n	8000f1c <__aeabi_ui2f+0x28>
 8000f18:	2000      	movs	r0, #0
 8000f1a:	2400      	movs	r4, #0
 8000f1c:	05c0      	lsls	r0, r0, #23
 8000f1e:	4320      	orrs	r0, r4
 8000f20:	bd70      	pop	{r4, r5, r6, pc}
 8000f22:	2b99      	cmp	r3, #153	@ 0x99
 8000f24:	dc16      	bgt.n	8000f54 <__aeabi_ui2f+0x60>
 8000f26:	1f42      	subs	r2, r0, #5
 8000f28:	2805      	cmp	r0, #5
 8000f2a:	d000      	beq.n	8000f2e <__aeabi_ui2f+0x3a>
 8000f2c:	4094      	lsls	r4, r2
 8000f2e:	0022      	movs	r2, r4
 8000f30:	4810      	ldr	r0, [pc, #64]	@ (8000f74 <__aeabi_ui2f+0x80>)
 8000f32:	4002      	ands	r2, r0
 8000f34:	0765      	lsls	r5, r4, #29
 8000f36:	d009      	beq.n	8000f4c <__aeabi_ui2f+0x58>
 8000f38:	250f      	movs	r5, #15
 8000f3a:	402c      	ands	r4, r5
 8000f3c:	2c04      	cmp	r4, #4
 8000f3e:	d005      	beq.n	8000f4c <__aeabi_ui2f+0x58>
 8000f40:	3204      	adds	r2, #4
 8000f42:	0154      	lsls	r4, r2, #5
 8000f44:	d502      	bpl.n	8000f4c <__aeabi_ui2f+0x58>
 8000f46:	239f      	movs	r3, #159	@ 0x9f
 8000f48:	4002      	ands	r2, r0
 8000f4a:	1a5b      	subs	r3, r3, r1
 8000f4c:	0192      	lsls	r2, r2, #6
 8000f4e:	0a54      	lsrs	r4, r2, #9
 8000f50:	b2d8      	uxtb	r0, r3
 8000f52:	e7e3      	b.n	8000f1c <__aeabi_ui2f+0x28>
 8000f54:	0002      	movs	r2, r0
 8000f56:	0020      	movs	r0, r4
 8000f58:	321b      	adds	r2, #27
 8000f5a:	4090      	lsls	r0, r2
 8000f5c:	0002      	movs	r2, r0
 8000f5e:	1e50      	subs	r0, r2, #1
 8000f60:	4182      	sbcs	r2, r0
 8000f62:	2005      	movs	r0, #5
 8000f64:	1a40      	subs	r0, r0, r1
 8000f66:	40c4      	lsrs	r4, r0
 8000f68:	4314      	orrs	r4, r2
 8000f6a:	e7e0      	b.n	8000f2e <__aeabi_ui2f+0x3a>
 8000f6c:	0264      	lsls	r4, r4, #9
 8000f6e:	2096      	movs	r0, #150	@ 0x96
 8000f70:	0a64      	lsrs	r4, r4, #9
 8000f72:	e7d3      	b.n	8000f1c <__aeabi_ui2f+0x28>
 8000f74:	fbffffff 	.word	0xfbffffff

08000f78 <__aeabi_dadd>:
 8000f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f7a:	4657      	mov	r7, sl
 8000f7c:	464e      	mov	r6, r9
 8000f7e:	4645      	mov	r5, r8
 8000f80:	46de      	mov	lr, fp
 8000f82:	b5e0      	push	{r5, r6, r7, lr}
 8000f84:	b083      	sub	sp, #12
 8000f86:	9000      	str	r0, [sp, #0]
 8000f88:	9101      	str	r1, [sp, #4]
 8000f8a:	030c      	lsls	r4, r1, #12
 8000f8c:	004f      	lsls	r7, r1, #1
 8000f8e:	0fce      	lsrs	r6, r1, #31
 8000f90:	0a61      	lsrs	r1, r4, #9
 8000f92:	9c00      	ldr	r4, [sp, #0]
 8000f94:	031d      	lsls	r5, r3, #12
 8000f96:	0f64      	lsrs	r4, r4, #29
 8000f98:	430c      	orrs	r4, r1
 8000f9a:	9900      	ldr	r1, [sp, #0]
 8000f9c:	9200      	str	r2, [sp, #0]
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	00c8      	lsls	r0, r1, #3
 8000fa2:	0059      	lsls	r1, r3, #1
 8000fa4:	0d4b      	lsrs	r3, r1, #21
 8000fa6:	4699      	mov	r9, r3
 8000fa8:	9a00      	ldr	r2, [sp, #0]
 8000faa:	9b01      	ldr	r3, [sp, #4]
 8000fac:	0a6d      	lsrs	r5, r5, #9
 8000fae:	0fd9      	lsrs	r1, r3, #31
 8000fb0:	0f53      	lsrs	r3, r2, #29
 8000fb2:	432b      	orrs	r3, r5
 8000fb4:	469a      	mov	sl, r3
 8000fb6:	9b00      	ldr	r3, [sp, #0]
 8000fb8:	0d7f      	lsrs	r7, r7, #21
 8000fba:	00da      	lsls	r2, r3, #3
 8000fbc:	4694      	mov	ip, r2
 8000fbe:	464a      	mov	r2, r9
 8000fc0:	46b0      	mov	r8, r6
 8000fc2:	1aba      	subs	r2, r7, r2
 8000fc4:	428e      	cmp	r6, r1
 8000fc6:	d100      	bne.n	8000fca <__aeabi_dadd+0x52>
 8000fc8:	e0b0      	b.n	800112c <__aeabi_dadd+0x1b4>
 8000fca:	2a00      	cmp	r2, #0
 8000fcc:	dc00      	bgt.n	8000fd0 <__aeabi_dadd+0x58>
 8000fce:	e078      	b.n	80010c2 <__aeabi_dadd+0x14a>
 8000fd0:	4649      	mov	r1, r9
 8000fd2:	2900      	cmp	r1, #0
 8000fd4:	d100      	bne.n	8000fd8 <__aeabi_dadd+0x60>
 8000fd6:	e0e9      	b.n	80011ac <__aeabi_dadd+0x234>
 8000fd8:	49c9      	ldr	r1, [pc, #804]	@ (8001300 <__aeabi_dadd+0x388>)
 8000fda:	428f      	cmp	r7, r1
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_dadd+0x68>
 8000fde:	e195      	b.n	800130c <__aeabi_dadd+0x394>
 8000fe0:	2501      	movs	r5, #1
 8000fe2:	2a38      	cmp	r2, #56	@ 0x38
 8000fe4:	dc16      	bgt.n	8001014 <__aeabi_dadd+0x9c>
 8000fe6:	2180      	movs	r1, #128	@ 0x80
 8000fe8:	4653      	mov	r3, sl
 8000fea:	0409      	lsls	r1, r1, #16
 8000fec:	430b      	orrs	r3, r1
 8000fee:	469a      	mov	sl, r3
 8000ff0:	2a1f      	cmp	r2, #31
 8000ff2:	dd00      	ble.n	8000ff6 <__aeabi_dadd+0x7e>
 8000ff4:	e1e7      	b.n	80013c6 <__aeabi_dadd+0x44e>
 8000ff6:	2120      	movs	r1, #32
 8000ff8:	4655      	mov	r5, sl
 8000ffa:	1a8b      	subs	r3, r1, r2
 8000ffc:	4661      	mov	r1, ip
 8000ffe:	409d      	lsls	r5, r3
 8001000:	40d1      	lsrs	r1, r2
 8001002:	430d      	orrs	r5, r1
 8001004:	4661      	mov	r1, ip
 8001006:	4099      	lsls	r1, r3
 8001008:	1e4b      	subs	r3, r1, #1
 800100a:	4199      	sbcs	r1, r3
 800100c:	4653      	mov	r3, sl
 800100e:	40d3      	lsrs	r3, r2
 8001010:	430d      	orrs	r5, r1
 8001012:	1ae4      	subs	r4, r4, r3
 8001014:	1b45      	subs	r5, r0, r5
 8001016:	42a8      	cmp	r0, r5
 8001018:	4180      	sbcs	r0, r0
 800101a:	4240      	negs	r0, r0
 800101c:	1a24      	subs	r4, r4, r0
 800101e:	0223      	lsls	r3, r4, #8
 8001020:	d400      	bmi.n	8001024 <__aeabi_dadd+0xac>
 8001022:	e10f      	b.n	8001244 <__aeabi_dadd+0x2cc>
 8001024:	0264      	lsls	r4, r4, #9
 8001026:	0a64      	lsrs	r4, r4, #9
 8001028:	2c00      	cmp	r4, #0
 800102a:	d100      	bne.n	800102e <__aeabi_dadd+0xb6>
 800102c:	e139      	b.n	80012a2 <__aeabi_dadd+0x32a>
 800102e:	0020      	movs	r0, r4
 8001030:	f001 ff06 	bl	8002e40 <__clzsi2>
 8001034:	0003      	movs	r3, r0
 8001036:	3b08      	subs	r3, #8
 8001038:	2120      	movs	r1, #32
 800103a:	0028      	movs	r0, r5
 800103c:	1aca      	subs	r2, r1, r3
 800103e:	40d0      	lsrs	r0, r2
 8001040:	409c      	lsls	r4, r3
 8001042:	0002      	movs	r2, r0
 8001044:	409d      	lsls	r5, r3
 8001046:	4322      	orrs	r2, r4
 8001048:	429f      	cmp	r7, r3
 800104a:	dd00      	ble.n	800104e <__aeabi_dadd+0xd6>
 800104c:	e173      	b.n	8001336 <__aeabi_dadd+0x3be>
 800104e:	1bd8      	subs	r0, r3, r7
 8001050:	3001      	adds	r0, #1
 8001052:	1a09      	subs	r1, r1, r0
 8001054:	002c      	movs	r4, r5
 8001056:	408d      	lsls	r5, r1
 8001058:	40c4      	lsrs	r4, r0
 800105a:	1e6b      	subs	r3, r5, #1
 800105c:	419d      	sbcs	r5, r3
 800105e:	0013      	movs	r3, r2
 8001060:	40c2      	lsrs	r2, r0
 8001062:	408b      	lsls	r3, r1
 8001064:	4325      	orrs	r5, r4
 8001066:	2700      	movs	r7, #0
 8001068:	0014      	movs	r4, r2
 800106a:	431d      	orrs	r5, r3
 800106c:	076b      	lsls	r3, r5, #29
 800106e:	d009      	beq.n	8001084 <__aeabi_dadd+0x10c>
 8001070:	230f      	movs	r3, #15
 8001072:	402b      	ands	r3, r5
 8001074:	2b04      	cmp	r3, #4
 8001076:	d005      	beq.n	8001084 <__aeabi_dadd+0x10c>
 8001078:	1d2b      	adds	r3, r5, #4
 800107a:	42ab      	cmp	r3, r5
 800107c:	41ad      	sbcs	r5, r5
 800107e:	426d      	negs	r5, r5
 8001080:	1964      	adds	r4, r4, r5
 8001082:	001d      	movs	r5, r3
 8001084:	0223      	lsls	r3, r4, #8
 8001086:	d400      	bmi.n	800108a <__aeabi_dadd+0x112>
 8001088:	e12d      	b.n	80012e6 <__aeabi_dadd+0x36e>
 800108a:	4a9d      	ldr	r2, [pc, #628]	@ (8001300 <__aeabi_dadd+0x388>)
 800108c:	3701      	adds	r7, #1
 800108e:	4297      	cmp	r7, r2
 8001090:	d100      	bne.n	8001094 <__aeabi_dadd+0x11c>
 8001092:	e0d3      	b.n	800123c <__aeabi_dadd+0x2c4>
 8001094:	4646      	mov	r6, r8
 8001096:	499b      	ldr	r1, [pc, #620]	@ (8001304 <__aeabi_dadd+0x38c>)
 8001098:	08ed      	lsrs	r5, r5, #3
 800109a:	4021      	ands	r1, r4
 800109c:	074a      	lsls	r2, r1, #29
 800109e:	432a      	orrs	r2, r5
 80010a0:	057c      	lsls	r4, r7, #21
 80010a2:	024d      	lsls	r5, r1, #9
 80010a4:	0b2d      	lsrs	r5, r5, #12
 80010a6:	0d64      	lsrs	r4, r4, #21
 80010a8:	0524      	lsls	r4, r4, #20
 80010aa:	432c      	orrs	r4, r5
 80010ac:	07f6      	lsls	r6, r6, #31
 80010ae:	4334      	orrs	r4, r6
 80010b0:	0010      	movs	r0, r2
 80010b2:	0021      	movs	r1, r4
 80010b4:	b003      	add	sp, #12
 80010b6:	bcf0      	pop	{r4, r5, r6, r7}
 80010b8:	46bb      	mov	fp, r7
 80010ba:	46b2      	mov	sl, r6
 80010bc:	46a9      	mov	r9, r5
 80010be:	46a0      	mov	r8, r4
 80010c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010c2:	2a00      	cmp	r2, #0
 80010c4:	d100      	bne.n	80010c8 <__aeabi_dadd+0x150>
 80010c6:	e084      	b.n	80011d2 <__aeabi_dadd+0x25a>
 80010c8:	464a      	mov	r2, r9
 80010ca:	1bd2      	subs	r2, r2, r7
 80010cc:	2f00      	cmp	r7, #0
 80010ce:	d000      	beq.n	80010d2 <__aeabi_dadd+0x15a>
 80010d0:	e16d      	b.n	80013ae <__aeabi_dadd+0x436>
 80010d2:	0025      	movs	r5, r4
 80010d4:	4305      	orrs	r5, r0
 80010d6:	d100      	bne.n	80010da <__aeabi_dadd+0x162>
 80010d8:	e127      	b.n	800132a <__aeabi_dadd+0x3b2>
 80010da:	1e56      	subs	r6, r2, #1
 80010dc:	2a01      	cmp	r2, #1
 80010de:	d100      	bne.n	80010e2 <__aeabi_dadd+0x16a>
 80010e0:	e23b      	b.n	800155a <__aeabi_dadd+0x5e2>
 80010e2:	4d87      	ldr	r5, [pc, #540]	@ (8001300 <__aeabi_dadd+0x388>)
 80010e4:	42aa      	cmp	r2, r5
 80010e6:	d100      	bne.n	80010ea <__aeabi_dadd+0x172>
 80010e8:	e26a      	b.n	80015c0 <__aeabi_dadd+0x648>
 80010ea:	2501      	movs	r5, #1
 80010ec:	2e38      	cmp	r6, #56	@ 0x38
 80010ee:	dc12      	bgt.n	8001116 <__aeabi_dadd+0x19e>
 80010f0:	0032      	movs	r2, r6
 80010f2:	2a1f      	cmp	r2, #31
 80010f4:	dd00      	ble.n	80010f8 <__aeabi_dadd+0x180>
 80010f6:	e1f8      	b.n	80014ea <__aeabi_dadd+0x572>
 80010f8:	2620      	movs	r6, #32
 80010fa:	0025      	movs	r5, r4
 80010fc:	1ab6      	subs	r6, r6, r2
 80010fe:	0007      	movs	r7, r0
 8001100:	4653      	mov	r3, sl
 8001102:	40b0      	lsls	r0, r6
 8001104:	40d4      	lsrs	r4, r2
 8001106:	40b5      	lsls	r5, r6
 8001108:	40d7      	lsrs	r7, r2
 800110a:	1e46      	subs	r6, r0, #1
 800110c:	41b0      	sbcs	r0, r6
 800110e:	1b1b      	subs	r3, r3, r4
 8001110:	469a      	mov	sl, r3
 8001112:	433d      	orrs	r5, r7
 8001114:	4305      	orrs	r5, r0
 8001116:	4662      	mov	r2, ip
 8001118:	1b55      	subs	r5, r2, r5
 800111a:	45ac      	cmp	ip, r5
 800111c:	4192      	sbcs	r2, r2
 800111e:	4653      	mov	r3, sl
 8001120:	4252      	negs	r2, r2
 8001122:	000e      	movs	r6, r1
 8001124:	464f      	mov	r7, r9
 8001126:	4688      	mov	r8, r1
 8001128:	1a9c      	subs	r4, r3, r2
 800112a:	e778      	b.n	800101e <__aeabi_dadd+0xa6>
 800112c:	2a00      	cmp	r2, #0
 800112e:	dc00      	bgt.n	8001132 <__aeabi_dadd+0x1ba>
 8001130:	e08e      	b.n	8001250 <__aeabi_dadd+0x2d8>
 8001132:	4649      	mov	r1, r9
 8001134:	2900      	cmp	r1, #0
 8001136:	d175      	bne.n	8001224 <__aeabi_dadd+0x2ac>
 8001138:	4661      	mov	r1, ip
 800113a:	4653      	mov	r3, sl
 800113c:	4319      	orrs	r1, r3
 800113e:	d100      	bne.n	8001142 <__aeabi_dadd+0x1ca>
 8001140:	e0f6      	b.n	8001330 <__aeabi_dadd+0x3b8>
 8001142:	1e51      	subs	r1, r2, #1
 8001144:	2a01      	cmp	r2, #1
 8001146:	d100      	bne.n	800114a <__aeabi_dadd+0x1d2>
 8001148:	e191      	b.n	800146e <__aeabi_dadd+0x4f6>
 800114a:	4d6d      	ldr	r5, [pc, #436]	@ (8001300 <__aeabi_dadd+0x388>)
 800114c:	42aa      	cmp	r2, r5
 800114e:	d100      	bne.n	8001152 <__aeabi_dadd+0x1da>
 8001150:	e0dc      	b.n	800130c <__aeabi_dadd+0x394>
 8001152:	2501      	movs	r5, #1
 8001154:	2938      	cmp	r1, #56	@ 0x38
 8001156:	dc14      	bgt.n	8001182 <__aeabi_dadd+0x20a>
 8001158:	000a      	movs	r2, r1
 800115a:	2a1f      	cmp	r2, #31
 800115c:	dd00      	ble.n	8001160 <__aeabi_dadd+0x1e8>
 800115e:	e1a2      	b.n	80014a6 <__aeabi_dadd+0x52e>
 8001160:	2120      	movs	r1, #32
 8001162:	4653      	mov	r3, sl
 8001164:	1a89      	subs	r1, r1, r2
 8001166:	408b      	lsls	r3, r1
 8001168:	001d      	movs	r5, r3
 800116a:	4663      	mov	r3, ip
 800116c:	40d3      	lsrs	r3, r2
 800116e:	431d      	orrs	r5, r3
 8001170:	4663      	mov	r3, ip
 8001172:	408b      	lsls	r3, r1
 8001174:	0019      	movs	r1, r3
 8001176:	1e4b      	subs	r3, r1, #1
 8001178:	4199      	sbcs	r1, r3
 800117a:	4653      	mov	r3, sl
 800117c:	40d3      	lsrs	r3, r2
 800117e:	430d      	orrs	r5, r1
 8001180:	18e4      	adds	r4, r4, r3
 8001182:	182d      	adds	r5, r5, r0
 8001184:	4285      	cmp	r5, r0
 8001186:	4180      	sbcs	r0, r0
 8001188:	4240      	negs	r0, r0
 800118a:	1824      	adds	r4, r4, r0
 800118c:	0223      	lsls	r3, r4, #8
 800118e:	d559      	bpl.n	8001244 <__aeabi_dadd+0x2cc>
 8001190:	4b5b      	ldr	r3, [pc, #364]	@ (8001300 <__aeabi_dadd+0x388>)
 8001192:	3701      	adds	r7, #1
 8001194:	429f      	cmp	r7, r3
 8001196:	d051      	beq.n	800123c <__aeabi_dadd+0x2c4>
 8001198:	2101      	movs	r1, #1
 800119a:	4b5a      	ldr	r3, [pc, #360]	@ (8001304 <__aeabi_dadd+0x38c>)
 800119c:	086a      	lsrs	r2, r5, #1
 800119e:	401c      	ands	r4, r3
 80011a0:	4029      	ands	r1, r5
 80011a2:	430a      	orrs	r2, r1
 80011a4:	07e5      	lsls	r5, r4, #31
 80011a6:	4315      	orrs	r5, r2
 80011a8:	0864      	lsrs	r4, r4, #1
 80011aa:	e75f      	b.n	800106c <__aeabi_dadd+0xf4>
 80011ac:	4661      	mov	r1, ip
 80011ae:	4653      	mov	r3, sl
 80011b0:	4319      	orrs	r1, r3
 80011b2:	d100      	bne.n	80011b6 <__aeabi_dadd+0x23e>
 80011b4:	e0bc      	b.n	8001330 <__aeabi_dadd+0x3b8>
 80011b6:	1e51      	subs	r1, r2, #1
 80011b8:	2a01      	cmp	r2, #1
 80011ba:	d100      	bne.n	80011be <__aeabi_dadd+0x246>
 80011bc:	e164      	b.n	8001488 <__aeabi_dadd+0x510>
 80011be:	4d50      	ldr	r5, [pc, #320]	@ (8001300 <__aeabi_dadd+0x388>)
 80011c0:	42aa      	cmp	r2, r5
 80011c2:	d100      	bne.n	80011c6 <__aeabi_dadd+0x24e>
 80011c4:	e16a      	b.n	800149c <__aeabi_dadd+0x524>
 80011c6:	2501      	movs	r5, #1
 80011c8:	2938      	cmp	r1, #56	@ 0x38
 80011ca:	dd00      	ble.n	80011ce <__aeabi_dadd+0x256>
 80011cc:	e722      	b.n	8001014 <__aeabi_dadd+0x9c>
 80011ce:	000a      	movs	r2, r1
 80011d0:	e70e      	b.n	8000ff0 <__aeabi_dadd+0x78>
 80011d2:	4a4d      	ldr	r2, [pc, #308]	@ (8001308 <__aeabi_dadd+0x390>)
 80011d4:	1c7d      	adds	r5, r7, #1
 80011d6:	4215      	tst	r5, r2
 80011d8:	d000      	beq.n	80011dc <__aeabi_dadd+0x264>
 80011da:	e0d0      	b.n	800137e <__aeabi_dadd+0x406>
 80011dc:	0025      	movs	r5, r4
 80011de:	4662      	mov	r2, ip
 80011e0:	4653      	mov	r3, sl
 80011e2:	4305      	orrs	r5, r0
 80011e4:	431a      	orrs	r2, r3
 80011e6:	2f00      	cmp	r7, #0
 80011e8:	d000      	beq.n	80011ec <__aeabi_dadd+0x274>
 80011ea:	e137      	b.n	800145c <__aeabi_dadd+0x4e4>
 80011ec:	2d00      	cmp	r5, #0
 80011ee:	d100      	bne.n	80011f2 <__aeabi_dadd+0x27a>
 80011f0:	e1a8      	b.n	8001544 <__aeabi_dadd+0x5cc>
 80011f2:	2a00      	cmp	r2, #0
 80011f4:	d100      	bne.n	80011f8 <__aeabi_dadd+0x280>
 80011f6:	e16a      	b.n	80014ce <__aeabi_dadd+0x556>
 80011f8:	4663      	mov	r3, ip
 80011fa:	1ac5      	subs	r5, r0, r3
 80011fc:	4653      	mov	r3, sl
 80011fe:	1ae2      	subs	r2, r4, r3
 8001200:	42a8      	cmp	r0, r5
 8001202:	419b      	sbcs	r3, r3
 8001204:	425b      	negs	r3, r3
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	021a      	lsls	r2, r3, #8
 800120a:	d400      	bmi.n	800120e <__aeabi_dadd+0x296>
 800120c:	e203      	b.n	8001616 <__aeabi_dadd+0x69e>
 800120e:	4663      	mov	r3, ip
 8001210:	1a1d      	subs	r5, r3, r0
 8001212:	45ac      	cmp	ip, r5
 8001214:	4192      	sbcs	r2, r2
 8001216:	4653      	mov	r3, sl
 8001218:	4252      	negs	r2, r2
 800121a:	1b1c      	subs	r4, r3, r4
 800121c:	000e      	movs	r6, r1
 800121e:	4688      	mov	r8, r1
 8001220:	1aa4      	subs	r4, r4, r2
 8001222:	e723      	b.n	800106c <__aeabi_dadd+0xf4>
 8001224:	4936      	ldr	r1, [pc, #216]	@ (8001300 <__aeabi_dadd+0x388>)
 8001226:	428f      	cmp	r7, r1
 8001228:	d070      	beq.n	800130c <__aeabi_dadd+0x394>
 800122a:	2501      	movs	r5, #1
 800122c:	2a38      	cmp	r2, #56	@ 0x38
 800122e:	dca8      	bgt.n	8001182 <__aeabi_dadd+0x20a>
 8001230:	2180      	movs	r1, #128	@ 0x80
 8001232:	4653      	mov	r3, sl
 8001234:	0409      	lsls	r1, r1, #16
 8001236:	430b      	orrs	r3, r1
 8001238:	469a      	mov	sl, r3
 800123a:	e78e      	b.n	800115a <__aeabi_dadd+0x1e2>
 800123c:	003c      	movs	r4, r7
 800123e:	2500      	movs	r5, #0
 8001240:	2200      	movs	r2, #0
 8001242:	e731      	b.n	80010a8 <__aeabi_dadd+0x130>
 8001244:	2307      	movs	r3, #7
 8001246:	402b      	ands	r3, r5
 8001248:	2b00      	cmp	r3, #0
 800124a:	d000      	beq.n	800124e <__aeabi_dadd+0x2d6>
 800124c:	e710      	b.n	8001070 <__aeabi_dadd+0xf8>
 800124e:	e093      	b.n	8001378 <__aeabi_dadd+0x400>
 8001250:	2a00      	cmp	r2, #0
 8001252:	d074      	beq.n	800133e <__aeabi_dadd+0x3c6>
 8001254:	464a      	mov	r2, r9
 8001256:	1bd2      	subs	r2, r2, r7
 8001258:	2f00      	cmp	r7, #0
 800125a:	d100      	bne.n	800125e <__aeabi_dadd+0x2e6>
 800125c:	e0c7      	b.n	80013ee <__aeabi_dadd+0x476>
 800125e:	4928      	ldr	r1, [pc, #160]	@ (8001300 <__aeabi_dadd+0x388>)
 8001260:	4589      	cmp	r9, r1
 8001262:	d100      	bne.n	8001266 <__aeabi_dadd+0x2ee>
 8001264:	e185      	b.n	8001572 <__aeabi_dadd+0x5fa>
 8001266:	2501      	movs	r5, #1
 8001268:	2a38      	cmp	r2, #56	@ 0x38
 800126a:	dc12      	bgt.n	8001292 <__aeabi_dadd+0x31a>
 800126c:	2180      	movs	r1, #128	@ 0x80
 800126e:	0409      	lsls	r1, r1, #16
 8001270:	430c      	orrs	r4, r1
 8001272:	2a1f      	cmp	r2, #31
 8001274:	dd00      	ble.n	8001278 <__aeabi_dadd+0x300>
 8001276:	e1ab      	b.n	80015d0 <__aeabi_dadd+0x658>
 8001278:	2120      	movs	r1, #32
 800127a:	0025      	movs	r5, r4
 800127c:	1a89      	subs	r1, r1, r2
 800127e:	0007      	movs	r7, r0
 8001280:	4088      	lsls	r0, r1
 8001282:	408d      	lsls	r5, r1
 8001284:	40d7      	lsrs	r7, r2
 8001286:	1e41      	subs	r1, r0, #1
 8001288:	4188      	sbcs	r0, r1
 800128a:	40d4      	lsrs	r4, r2
 800128c:	433d      	orrs	r5, r7
 800128e:	4305      	orrs	r5, r0
 8001290:	44a2      	add	sl, r4
 8001292:	4465      	add	r5, ip
 8001294:	4565      	cmp	r5, ip
 8001296:	4192      	sbcs	r2, r2
 8001298:	4252      	negs	r2, r2
 800129a:	4452      	add	r2, sl
 800129c:	0014      	movs	r4, r2
 800129e:	464f      	mov	r7, r9
 80012a0:	e774      	b.n	800118c <__aeabi_dadd+0x214>
 80012a2:	0028      	movs	r0, r5
 80012a4:	f001 fdcc 	bl	8002e40 <__clzsi2>
 80012a8:	0003      	movs	r3, r0
 80012aa:	3318      	adds	r3, #24
 80012ac:	2b1f      	cmp	r3, #31
 80012ae:	dc00      	bgt.n	80012b2 <__aeabi_dadd+0x33a>
 80012b0:	e6c2      	b.n	8001038 <__aeabi_dadd+0xc0>
 80012b2:	002a      	movs	r2, r5
 80012b4:	3808      	subs	r0, #8
 80012b6:	4082      	lsls	r2, r0
 80012b8:	429f      	cmp	r7, r3
 80012ba:	dd00      	ble.n	80012be <__aeabi_dadd+0x346>
 80012bc:	e0a9      	b.n	8001412 <__aeabi_dadd+0x49a>
 80012be:	1bdb      	subs	r3, r3, r7
 80012c0:	1c58      	adds	r0, r3, #1
 80012c2:	281f      	cmp	r0, #31
 80012c4:	dc00      	bgt.n	80012c8 <__aeabi_dadd+0x350>
 80012c6:	e1ac      	b.n	8001622 <__aeabi_dadd+0x6aa>
 80012c8:	0015      	movs	r5, r2
 80012ca:	3b1f      	subs	r3, #31
 80012cc:	40dd      	lsrs	r5, r3
 80012ce:	2820      	cmp	r0, #32
 80012d0:	d005      	beq.n	80012de <__aeabi_dadd+0x366>
 80012d2:	2340      	movs	r3, #64	@ 0x40
 80012d4:	1a1b      	subs	r3, r3, r0
 80012d6:	409a      	lsls	r2, r3
 80012d8:	1e53      	subs	r3, r2, #1
 80012da:	419a      	sbcs	r2, r3
 80012dc:	4315      	orrs	r5, r2
 80012de:	2307      	movs	r3, #7
 80012e0:	2700      	movs	r7, #0
 80012e2:	402b      	ands	r3, r5
 80012e4:	e7b0      	b.n	8001248 <__aeabi_dadd+0x2d0>
 80012e6:	08ed      	lsrs	r5, r5, #3
 80012e8:	4b05      	ldr	r3, [pc, #20]	@ (8001300 <__aeabi_dadd+0x388>)
 80012ea:	0762      	lsls	r2, r4, #29
 80012ec:	432a      	orrs	r2, r5
 80012ee:	08e4      	lsrs	r4, r4, #3
 80012f0:	429f      	cmp	r7, r3
 80012f2:	d00f      	beq.n	8001314 <__aeabi_dadd+0x39c>
 80012f4:	0324      	lsls	r4, r4, #12
 80012f6:	0b25      	lsrs	r5, r4, #12
 80012f8:	057c      	lsls	r4, r7, #21
 80012fa:	0d64      	lsrs	r4, r4, #21
 80012fc:	e6d4      	b.n	80010a8 <__aeabi_dadd+0x130>
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	000007ff 	.word	0x000007ff
 8001304:	ff7fffff 	.word	0xff7fffff
 8001308:	000007fe 	.word	0x000007fe
 800130c:	08c0      	lsrs	r0, r0, #3
 800130e:	0762      	lsls	r2, r4, #29
 8001310:	4302      	orrs	r2, r0
 8001312:	08e4      	lsrs	r4, r4, #3
 8001314:	0013      	movs	r3, r2
 8001316:	4323      	orrs	r3, r4
 8001318:	d100      	bne.n	800131c <__aeabi_dadd+0x3a4>
 800131a:	e186      	b.n	800162a <__aeabi_dadd+0x6b2>
 800131c:	2580      	movs	r5, #128	@ 0x80
 800131e:	032d      	lsls	r5, r5, #12
 8001320:	4325      	orrs	r5, r4
 8001322:	032d      	lsls	r5, r5, #12
 8001324:	4cc3      	ldr	r4, [pc, #780]	@ (8001634 <__aeabi_dadd+0x6bc>)
 8001326:	0b2d      	lsrs	r5, r5, #12
 8001328:	e6be      	b.n	80010a8 <__aeabi_dadd+0x130>
 800132a:	4660      	mov	r0, ip
 800132c:	4654      	mov	r4, sl
 800132e:	000e      	movs	r6, r1
 8001330:	0017      	movs	r7, r2
 8001332:	08c5      	lsrs	r5, r0, #3
 8001334:	e7d8      	b.n	80012e8 <__aeabi_dadd+0x370>
 8001336:	4cc0      	ldr	r4, [pc, #768]	@ (8001638 <__aeabi_dadd+0x6c0>)
 8001338:	1aff      	subs	r7, r7, r3
 800133a:	4014      	ands	r4, r2
 800133c:	e696      	b.n	800106c <__aeabi_dadd+0xf4>
 800133e:	4abf      	ldr	r2, [pc, #764]	@ (800163c <__aeabi_dadd+0x6c4>)
 8001340:	1c79      	adds	r1, r7, #1
 8001342:	4211      	tst	r1, r2
 8001344:	d16b      	bne.n	800141e <__aeabi_dadd+0x4a6>
 8001346:	0022      	movs	r2, r4
 8001348:	4302      	orrs	r2, r0
 800134a:	2f00      	cmp	r7, #0
 800134c:	d000      	beq.n	8001350 <__aeabi_dadd+0x3d8>
 800134e:	e0db      	b.n	8001508 <__aeabi_dadd+0x590>
 8001350:	2a00      	cmp	r2, #0
 8001352:	d100      	bne.n	8001356 <__aeabi_dadd+0x3de>
 8001354:	e12d      	b.n	80015b2 <__aeabi_dadd+0x63a>
 8001356:	4662      	mov	r2, ip
 8001358:	4653      	mov	r3, sl
 800135a:	431a      	orrs	r2, r3
 800135c:	d100      	bne.n	8001360 <__aeabi_dadd+0x3e8>
 800135e:	e0b6      	b.n	80014ce <__aeabi_dadd+0x556>
 8001360:	4663      	mov	r3, ip
 8001362:	18c5      	adds	r5, r0, r3
 8001364:	4285      	cmp	r5, r0
 8001366:	4180      	sbcs	r0, r0
 8001368:	4454      	add	r4, sl
 800136a:	4240      	negs	r0, r0
 800136c:	1824      	adds	r4, r4, r0
 800136e:	0223      	lsls	r3, r4, #8
 8001370:	d502      	bpl.n	8001378 <__aeabi_dadd+0x400>
 8001372:	000f      	movs	r7, r1
 8001374:	4bb0      	ldr	r3, [pc, #704]	@ (8001638 <__aeabi_dadd+0x6c0>)
 8001376:	401c      	ands	r4, r3
 8001378:	003a      	movs	r2, r7
 800137a:	0028      	movs	r0, r5
 800137c:	e7d8      	b.n	8001330 <__aeabi_dadd+0x3b8>
 800137e:	4662      	mov	r2, ip
 8001380:	1a85      	subs	r5, r0, r2
 8001382:	42a8      	cmp	r0, r5
 8001384:	4192      	sbcs	r2, r2
 8001386:	4653      	mov	r3, sl
 8001388:	4252      	negs	r2, r2
 800138a:	4691      	mov	r9, r2
 800138c:	1ae3      	subs	r3, r4, r3
 800138e:	001a      	movs	r2, r3
 8001390:	464b      	mov	r3, r9
 8001392:	1ad2      	subs	r2, r2, r3
 8001394:	0013      	movs	r3, r2
 8001396:	4691      	mov	r9, r2
 8001398:	021a      	lsls	r2, r3, #8
 800139a:	d454      	bmi.n	8001446 <__aeabi_dadd+0x4ce>
 800139c:	464a      	mov	r2, r9
 800139e:	464c      	mov	r4, r9
 80013a0:	432a      	orrs	r2, r5
 80013a2:	d000      	beq.n	80013a6 <__aeabi_dadd+0x42e>
 80013a4:	e640      	b.n	8001028 <__aeabi_dadd+0xb0>
 80013a6:	2600      	movs	r6, #0
 80013a8:	2400      	movs	r4, #0
 80013aa:	2500      	movs	r5, #0
 80013ac:	e67c      	b.n	80010a8 <__aeabi_dadd+0x130>
 80013ae:	4da1      	ldr	r5, [pc, #644]	@ (8001634 <__aeabi_dadd+0x6bc>)
 80013b0:	45a9      	cmp	r9, r5
 80013b2:	d100      	bne.n	80013b6 <__aeabi_dadd+0x43e>
 80013b4:	e090      	b.n	80014d8 <__aeabi_dadd+0x560>
 80013b6:	2501      	movs	r5, #1
 80013b8:	2a38      	cmp	r2, #56	@ 0x38
 80013ba:	dd00      	ble.n	80013be <__aeabi_dadd+0x446>
 80013bc:	e6ab      	b.n	8001116 <__aeabi_dadd+0x19e>
 80013be:	2580      	movs	r5, #128	@ 0x80
 80013c0:	042d      	lsls	r5, r5, #16
 80013c2:	432c      	orrs	r4, r5
 80013c4:	e695      	b.n	80010f2 <__aeabi_dadd+0x17a>
 80013c6:	0011      	movs	r1, r2
 80013c8:	4655      	mov	r5, sl
 80013ca:	3920      	subs	r1, #32
 80013cc:	40cd      	lsrs	r5, r1
 80013ce:	46a9      	mov	r9, r5
 80013d0:	2a20      	cmp	r2, #32
 80013d2:	d006      	beq.n	80013e2 <__aeabi_dadd+0x46a>
 80013d4:	2140      	movs	r1, #64	@ 0x40
 80013d6:	4653      	mov	r3, sl
 80013d8:	1a8a      	subs	r2, r1, r2
 80013da:	4093      	lsls	r3, r2
 80013dc:	4662      	mov	r2, ip
 80013de:	431a      	orrs	r2, r3
 80013e0:	4694      	mov	ip, r2
 80013e2:	4665      	mov	r5, ip
 80013e4:	1e6b      	subs	r3, r5, #1
 80013e6:	419d      	sbcs	r5, r3
 80013e8:	464b      	mov	r3, r9
 80013ea:	431d      	orrs	r5, r3
 80013ec:	e612      	b.n	8001014 <__aeabi_dadd+0x9c>
 80013ee:	0021      	movs	r1, r4
 80013f0:	4301      	orrs	r1, r0
 80013f2:	d100      	bne.n	80013f6 <__aeabi_dadd+0x47e>
 80013f4:	e0c4      	b.n	8001580 <__aeabi_dadd+0x608>
 80013f6:	1e51      	subs	r1, r2, #1
 80013f8:	2a01      	cmp	r2, #1
 80013fa:	d100      	bne.n	80013fe <__aeabi_dadd+0x486>
 80013fc:	e0fb      	b.n	80015f6 <__aeabi_dadd+0x67e>
 80013fe:	4d8d      	ldr	r5, [pc, #564]	@ (8001634 <__aeabi_dadd+0x6bc>)
 8001400:	42aa      	cmp	r2, r5
 8001402:	d100      	bne.n	8001406 <__aeabi_dadd+0x48e>
 8001404:	e0b5      	b.n	8001572 <__aeabi_dadd+0x5fa>
 8001406:	2501      	movs	r5, #1
 8001408:	2938      	cmp	r1, #56	@ 0x38
 800140a:	dd00      	ble.n	800140e <__aeabi_dadd+0x496>
 800140c:	e741      	b.n	8001292 <__aeabi_dadd+0x31a>
 800140e:	000a      	movs	r2, r1
 8001410:	e72f      	b.n	8001272 <__aeabi_dadd+0x2fa>
 8001412:	4c89      	ldr	r4, [pc, #548]	@ (8001638 <__aeabi_dadd+0x6c0>)
 8001414:	1aff      	subs	r7, r7, r3
 8001416:	4014      	ands	r4, r2
 8001418:	0762      	lsls	r2, r4, #29
 800141a:	08e4      	lsrs	r4, r4, #3
 800141c:	e76a      	b.n	80012f4 <__aeabi_dadd+0x37c>
 800141e:	4a85      	ldr	r2, [pc, #532]	@ (8001634 <__aeabi_dadd+0x6bc>)
 8001420:	4291      	cmp	r1, r2
 8001422:	d100      	bne.n	8001426 <__aeabi_dadd+0x4ae>
 8001424:	e0e3      	b.n	80015ee <__aeabi_dadd+0x676>
 8001426:	4663      	mov	r3, ip
 8001428:	18c2      	adds	r2, r0, r3
 800142a:	4282      	cmp	r2, r0
 800142c:	4180      	sbcs	r0, r0
 800142e:	0023      	movs	r3, r4
 8001430:	4240      	negs	r0, r0
 8001432:	4453      	add	r3, sl
 8001434:	181b      	adds	r3, r3, r0
 8001436:	07dd      	lsls	r5, r3, #31
 8001438:	085c      	lsrs	r4, r3, #1
 800143a:	2307      	movs	r3, #7
 800143c:	0852      	lsrs	r2, r2, #1
 800143e:	4315      	orrs	r5, r2
 8001440:	000f      	movs	r7, r1
 8001442:	402b      	ands	r3, r5
 8001444:	e700      	b.n	8001248 <__aeabi_dadd+0x2d0>
 8001446:	4663      	mov	r3, ip
 8001448:	1a1d      	subs	r5, r3, r0
 800144a:	45ac      	cmp	ip, r5
 800144c:	4192      	sbcs	r2, r2
 800144e:	4653      	mov	r3, sl
 8001450:	4252      	negs	r2, r2
 8001452:	1b1c      	subs	r4, r3, r4
 8001454:	000e      	movs	r6, r1
 8001456:	4688      	mov	r8, r1
 8001458:	1aa4      	subs	r4, r4, r2
 800145a:	e5e5      	b.n	8001028 <__aeabi_dadd+0xb0>
 800145c:	2d00      	cmp	r5, #0
 800145e:	d000      	beq.n	8001462 <__aeabi_dadd+0x4ea>
 8001460:	e091      	b.n	8001586 <__aeabi_dadd+0x60e>
 8001462:	2a00      	cmp	r2, #0
 8001464:	d138      	bne.n	80014d8 <__aeabi_dadd+0x560>
 8001466:	2480      	movs	r4, #128	@ 0x80
 8001468:	2600      	movs	r6, #0
 800146a:	0324      	lsls	r4, r4, #12
 800146c:	e756      	b.n	800131c <__aeabi_dadd+0x3a4>
 800146e:	4663      	mov	r3, ip
 8001470:	18c5      	adds	r5, r0, r3
 8001472:	4285      	cmp	r5, r0
 8001474:	4180      	sbcs	r0, r0
 8001476:	4454      	add	r4, sl
 8001478:	4240      	negs	r0, r0
 800147a:	1824      	adds	r4, r4, r0
 800147c:	2701      	movs	r7, #1
 800147e:	0223      	lsls	r3, r4, #8
 8001480:	d400      	bmi.n	8001484 <__aeabi_dadd+0x50c>
 8001482:	e6df      	b.n	8001244 <__aeabi_dadd+0x2cc>
 8001484:	2702      	movs	r7, #2
 8001486:	e687      	b.n	8001198 <__aeabi_dadd+0x220>
 8001488:	4663      	mov	r3, ip
 800148a:	1ac5      	subs	r5, r0, r3
 800148c:	42a8      	cmp	r0, r5
 800148e:	4180      	sbcs	r0, r0
 8001490:	4653      	mov	r3, sl
 8001492:	4240      	negs	r0, r0
 8001494:	1ae4      	subs	r4, r4, r3
 8001496:	2701      	movs	r7, #1
 8001498:	1a24      	subs	r4, r4, r0
 800149a:	e5c0      	b.n	800101e <__aeabi_dadd+0xa6>
 800149c:	0762      	lsls	r2, r4, #29
 800149e:	08c0      	lsrs	r0, r0, #3
 80014a0:	4302      	orrs	r2, r0
 80014a2:	08e4      	lsrs	r4, r4, #3
 80014a4:	e736      	b.n	8001314 <__aeabi_dadd+0x39c>
 80014a6:	0011      	movs	r1, r2
 80014a8:	4653      	mov	r3, sl
 80014aa:	3920      	subs	r1, #32
 80014ac:	40cb      	lsrs	r3, r1
 80014ae:	4699      	mov	r9, r3
 80014b0:	2a20      	cmp	r2, #32
 80014b2:	d006      	beq.n	80014c2 <__aeabi_dadd+0x54a>
 80014b4:	2140      	movs	r1, #64	@ 0x40
 80014b6:	4653      	mov	r3, sl
 80014b8:	1a8a      	subs	r2, r1, r2
 80014ba:	4093      	lsls	r3, r2
 80014bc:	4662      	mov	r2, ip
 80014be:	431a      	orrs	r2, r3
 80014c0:	4694      	mov	ip, r2
 80014c2:	4665      	mov	r5, ip
 80014c4:	1e6b      	subs	r3, r5, #1
 80014c6:	419d      	sbcs	r5, r3
 80014c8:	464b      	mov	r3, r9
 80014ca:	431d      	orrs	r5, r3
 80014cc:	e659      	b.n	8001182 <__aeabi_dadd+0x20a>
 80014ce:	0762      	lsls	r2, r4, #29
 80014d0:	08c0      	lsrs	r0, r0, #3
 80014d2:	4302      	orrs	r2, r0
 80014d4:	08e4      	lsrs	r4, r4, #3
 80014d6:	e70d      	b.n	80012f4 <__aeabi_dadd+0x37c>
 80014d8:	4653      	mov	r3, sl
 80014da:	075a      	lsls	r2, r3, #29
 80014dc:	4663      	mov	r3, ip
 80014de:	08d8      	lsrs	r0, r3, #3
 80014e0:	4653      	mov	r3, sl
 80014e2:	000e      	movs	r6, r1
 80014e4:	4302      	orrs	r2, r0
 80014e6:	08dc      	lsrs	r4, r3, #3
 80014e8:	e714      	b.n	8001314 <__aeabi_dadd+0x39c>
 80014ea:	0015      	movs	r5, r2
 80014ec:	0026      	movs	r6, r4
 80014ee:	3d20      	subs	r5, #32
 80014f0:	40ee      	lsrs	r6, r5
 80014f2:	2a20      	cmp	r2, #32
 80014f4:	d003      	beq.n	80014fe <__aeabi_dadd+0x586>
 80014f6:	2540      	movs	r5, #64	@ 0x40
 80014f8:	1aaa      	subs	r2, r5, r2
 80014fa:	4094      	lsls	r4, r2
 80014fc:	4320      	orrs	r0, r4
 80014fe:	1e42      	subs	r2, r0, #1
 8001500:	4190      	sbcs	r0, r2
 8001502:	0005      	movs	r5, r0
 8001504:	4335      	orrs	r5, r6
 8001506:	e606      	b.n	8001116 <__aeabi_dadd+0x19e>
 8001508:	2a00      	cmp	r2, #0
 800150a:	d07c      	beq.n	8001606 <__aeabi_dadd+0x68e>
 800150c:	4662      	mov	r2, ip
 800150e:	4653      	mov	r3, sl
 8001510:	08c0      	lsrs	r0, r0, #3
 8001512:	431a      	orrs	r2, r3
 8001514:	d100      	bne.n	8001518 <__aeabi_dadd+0x5a0>
 8001516:	e6fa      	b.n	800130e <__aeabi_dadd+0x396>
 8001518:	0762      	lsls	r2, r4, #29
 800151a:	4310      	orrs	r0, r2
 800151c:	2280      	movs	r2, #128	@ 0x80
 800151e:	08e4      	lsrs	r4, r4, #3
 8001520:	0312      	lsls	r2, r2, #12
 8001522:	4214      	tst	r4, r2
 8001524:	d008      	beq.n	8001538 <__aeabi_dadd+0x5c0>
 8001526:	08d9      	lsrs	r1, r3, #3
 8001528:	4211      	tst	r1, r2
 800152a:	d105      	bne.n	8001538 <__aeabi_dadd+0x5c0>
 800152c:	4663      	mov	r3, ip
 800152e:	08d8      	lsrs	r0, r3, #3
 8001530:	4653      	mov	r3, sl
 8001532:	000c      	movs	r4, r1
 8001534:	075b      	lsls	r3, r3, #29
 8001536:	4318      	orrs	r0, r3
 8001538:	0f42      	lsrs	r2, r0, #29
 800153a:	00c0      	lsls	r0, r0, #3
 800153c:	08c0      	lsrs	r0, r0, #3
 800153e:	0752      	lsls	r2, r2, #29
 8001540:	4302      	orrs	r2, r0
 8001542:	e6e7      	b.n	8001314 <__aeabi_dadd+0x39c>
 8001544:	2a00      	cmp	r2, #0
 8001546:	d100      	bne.n	800154a <__aeabi_dadd+0x5d2>
 8001548:	e72d      	b.n	80013a6 <__aeabi_dadd+0x42e>
 800154a:	4663      	mov	r3, ip
 800154c:	08d8      	lsrs	r0, r3, #3
 800154e:	4653      	mov	r3, sl
 8001550:	075a      	lsls	r2, r3, #29
 8001552:	000e      	movs	r6, r1
 8001554:	4302      	orrs	r2, r0
 8001556:	08dc      	lsrs	r4, r3, #3
 8001558:	e6cc      	b.n	80012f4 <__aeabi_dadd+0x37c>
 800155a:	4663      	mov	r3, ip
 800155c:	1a1d      	subs	r5, r3, r0
 800155e:	45ac      	cmp	ip, r5
 8001560:	4192      	sbcs	r2, r2
 8001562:	4653      	mov	r3, sl
 8001564:	4252      	negs	r2, r2
 8001566:	1b1c      	subs	r4, r3, r4
 8001568:	000e      	movs	r6, r1
 800156a:	4688      	mov	r8, r1
 800156c:	1aa4      	subs	r4, r4, r2
 800156e:	3701      	adds	r7, #1
 8001570:	e555      	b.n	800101e <__aeabi_dadd+0xa6>
 8001572:	4663      	mov	r3, ip
 8001574:	08d9      	lsrs	r1, r3, #3
 8001576:	4653      	mov	r3, sl
 8001578:	075a      	lsls	r2, r3, #29
 800157a:	430a      	orrs	r2, r1
 800157c:	08dc      	lsrs	r4, r3, #3
 800157e:	e6c9      	b.n	8001314 <__aeabi_dadd+0x39c>
 8001580:	4660      	mov	r0, ip
 8001582:	4654      	mov	r4, sl
 8001584:	e6d4      	b.n	8001330 <__aeabi_dadd+0x3b8>
 8001586:	08c0      	lsrs	r0, r0, #3
 8001588:	2a00      	cmp	r2, #0
 800158a:	d100      	bne.n	800158e <__aeabi_dadd+0x616>
 800158c:	e6bf      	b.n	800130e <__aeabi_dadd+0x396>
 800158e:	0762      	lsls	r2, r4, #29
 8001590:	4310      	orrs	r0, r2
 8001592:	2280      	movs	r2, #128	@ 0x80
 8001594:	08e4      	lsrs	r4, r4, #3
 8001596:	0312      	lsls	r2, r2, #12
 8001598:	4214      	tst	r4, r2
 800159a:	d0cd      	beq.n	8001538 <__aeabi_dadd+0x5c0>
 800159c:	08dd      	lsrs	r5, r3, #3
 800159e:	4215      	tst	r5, r2
 80015a0:	d1ca      	bne.n	8001538 <__aeabi_dadd+0x5c0>
 80015a2:	4663      	mov	r3, ip
 80015a4:	08d8      	lsrs	r0, r3, #3
 80015a6:	4653      	mov	r3, sl
 80015a8:	075b      	lsls	r3, r3, #29
 80015aa:	000e      	movs	r6, r1
 80015ac:	002c      	movs	r4, r5
 80015ae:	4318      	orrs	r0, r3
 80015b0:	e7c2      	b.n	8001538 <__aeabi_dadd+0x5c0>
 80015b2:	4663      	mov	r3, ip
 80015b4:	08d9      	lsrs	r1, r3, #3
 80015b6:	4653      	mov	r3, sl
 80015b8:	075a      	lsls	r2, r3, #29
 80015ba:	430a      	orrs	r2, r1
 80015bc:	08dc      	lsrs	r4, r3, #3
 80015be:	e699      	b.n	80012f4 <__aeabi_dadd+0x37c>
 80015c0:	4663      	mov	r3, ip
 80015c2:	08d8      	lsrs	r0, r3, #3
 80015c4:	4653      	mov	r3, sl
 80015c6:	075a      	lsls	r2, r3, #29
 80015c8:	000e      	movs	r6, r1
 80015ca:	4302      	orrs	r2, r0
 80015cc:	08dc      	lsrs	r4, r3, #3
 80015ce:	e6a1      	b.n	8001314 <__aeabi_dadd+0x39c>
 80015d0:	0011      	movs	r1, r2
 80015d2:	0027      	movs	r7, r4
 80015d4:	3920      	subs	r1, #32
 80015d6:	40cf      	lsrs	r7, r1
 80015d8:	2a20      	cmp	r2, #32
 80015da:	d003      	beq.n	80015e4 <__aeabi_dadd+0x66c>
 80015dc:	2140      	movs	r1, #64	@ 0x40
 80015de:	1a8a      	subs	r2, r1, r2
 80015e0:	4094      	lsls	r4, r2
 80015e2:	4320      	orrs	r0, r4
 80015e4:	1e42      	subs	r2, r0, #1
 80015e6:	4190      	sbcs	r0, r2
 80015e8:	0005      	movs	r5, r0
 80015ea:	433d      	orrs	r5, r7
 80015ec:	e651      	b.n	8001292 <__aeabi_dadd+0x31a>
 80015ee:	000c      	movs	r4, r1
 80015f0:	2500      	movs	r5, #0
 80015f2:	2200      	movs	r2, #0
 80015f4:	e558      	b.n	80010a8 <__aeabi_dadd+0x130>
 80015f6:	4460      	add	r0, ip
 80015f8:	4560      	cmp	r0, ip
 80015fa:	4192      	sbcs	r2, r2
 80015fc:	4454      	add	r4, sl
 80015fe:	4252      	negs	r2, r2
 8001600:	0005      	movs	r5, r0
 8001602:	18a4      	adds	r4, r4, r2
 8001604:	e73a      	b.n	800147c <__aeabi_dadd+0x504>
 8001606:	4653      	mov	r3, sl
 8001608:	075a      	lsls	r2, r3, #29
 800160a:	4663      	mov	r3, ip
 800160c:	08d9      	lsrs	r1, r3, #3
 800160e:	4653      	mov	r3, sl
 8001610:	430a      	orrs	r2, r1
 8001612:	08dc      	lsrs	r4, r3, #3
 8001614:	e67e      	b.n	8001314 <__aeabi_dadd+0x39c>
 8001616:	001a      	movs	r2, r3
 8001618:	001c      	movs	r4, r3
 800161a:	432a      	orrs	r2, r5
 800161c:	d000      	beq.n	8001620 <__aeabi_dadd+0x6a8>
 800161e:	e6ab      	b.n	8001378 <__aeabi_dadd+0x400>
 8001620:	e6c1      	b.n	80013a6 <__aeabi_dadd+0x42e>
 8001622:	2120      	movs	r1, #32
 8001624:	2500      	movs	r5, #0
 8001626:	1a09      	subs	r1, r1, r0
 8001628:	e519      	b.n	800105e <__aeabi_dadd+0xe6>
 800162a:	2200      	movs	r2, #0
 800162c:	2500      	movs	r5, #0
 800162e:	4c01      	ldr	r4, [pc, #4]	@ (8001634 <__aeabi_dadd+0x6bc>)
 8001630:	e53a      	b.n	80010a8 <__aeabi_dadd+0x130>
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	000007ff 	.word	0x000007ff
 8001638:	ff7fffff 	.word	0xff7fffff
 800163c:	000007fe 	.word	0x000007fe

08001640 <__aeabi_ddiv>:
 8001640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001642:	46de      	mov	lr, fp
 8001644:	4645      	mov	r5, r8
 8001646:	4657      	mov	r7, sl
 8001648:	464e      	mov	r6, r9
 800164a:	b5e0      	push	{r5, r6, r7, lr}
 800164c:	b087      	sub	sp, #28
 800164e:	9200      	str	r2, [sp, #0]
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	030b      	lsls	r3, r1, #12
 8001654:	0b1b      	lsrs	r3, r3, #12
 8001656:	469b      	mov	fp, r3
 8001658:	0fca      	lsrs	r2, r1, #31
 800165a:	004b      	lsls	r3, r1, #1
 800165c:	0004      	movs	r4, r0
 800165e:	4680      	mov	r8, r0
 8001660:	0d5b      	lsrs	r3, r3, #21
 8001662:	9202      	str	r2, [sp, #8]
 8001664:	d100      	bne.n	8001668 <__aeabi_ddiv+0x28>
 8001666:	e16a      	b.n	800193e <__aeabi_ddiv+0x2fe>
 8001668:	4ad4      	ldr	r2, [pc, #848]	@ (80019bc <__aeabi_ddiv+0x37c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d100      	bne.n	8001670 <__aeabi_ddiv+0x30>
 800166e:	e18c      	b.n	800198a <__aeabi_ddiv+0x34a>
 8001670:	4659      	mov	r1, fp
 8001672:	0f42      	lsrs	r2, r0, #29
 8001674:	00c9      	lsls	r1, r1, #3
 8001676:	430a      	orrs	r2, r1
 8001678:	2180      	movs	r1, #128	@ 0x80
 800167a:	0409      	lsls	r1, r1, #16
 800167c:	4311      	orrs	r1, r2
 800167e:	00c2      	lsls	r2, r0, #3
 8001680:	4690      	mov	r8, r2
 8001682:	4acf      	ldr	r2, [pc, #828]	@ (80019c0 <__aeabi_ddiv+0x380>)
 8001684:	4689      	mov	r9, r1
 8001686:	4692      	mov	sl, r2
 8001688:	449a      	add	sl, r3
 800168a:	2300      	movs	r3, #0
 800168c:	2400      	movs	r4, #0
 800168e:	9303      	str	r3, [sp, #12]
 8001690:	9e00      	ldr	r6, [sp, #0]
 8001692:	9f01      	ldr	r7, [sp, #4]
 8001694:	033b      	lsls	r3, r7, #12
 8001696:	0b1b      	lsrs	r3, r3, #12
 8001698:	469b      	mov	fp, r3
 800169a:	007b      	lsls	r3, r7, #1
 800169c:	0030      	movs	r0, r6
 800169e:	0d5b      	lsrs	r3, r3, #21
 80016a0:	0ffd      	lsrs	r5, r7, #31
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d100      	bne.n	80016a8 <__aeabi_ddiv+0x68>
 80016a6:	e128      	b.n	80018fa <__aeabi_ddiv+0x2ba>
 80016a8:	4ac4      	ldr	r2, [pc, #784]	@ (80019bc <__aeabi_ddiv+0x37c>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d100      	bne.n	80016b0 <__aeabi_ddiv+0x70>
 80016ae:	e177      	b.n	80019a0 <__aeabi_ddiv+0x360>
 80016b0:	4659      	mov	r1, fp
 80016b2:	0f72      	lsrs	r2, r6, #29
 80016b4:	00c9      	lsls	r1, r1, #3
 80016b6:	430a      	orrs	r2, r1
 80016b8:	2180      	movs	r1, #128	@ 0x80
 80016ba:	0409      	lsls	r1, r1, #16
 80016bc:	4311      	orrs	r1, r2
 80016be:	468b      	mov	fp, r1
 80016c0:	49bf      	ldr	r1, [pc, #764]	@ (80019c0 <__aeabi_ddiv+0x380>)
 80016c2:	00f2      	lsls	r2, r6, #3
 80016c4:	468c      	mov	ip, r1
 80016c6:	4651      	mov	r1, sl
 80016c8:	4463      	add	r3, ip
 80016ca:	1acb      	subs	r3, r1, r3
 80016cc:	469a      	mov	sl, r3
 80016ce:	2300      	movs	r3, #0
 80016d0:	9e02      	ldr	r6, [sp, #8]
 80016d2:	406e      	eors	r6, r5
 80016d4:	2c0f      	cmp	r4, #15
 80016d6:	d827      	bhi.n	8001728 <__aeabi_ddiv+0xe8>
 80016d8:	49ba      	ldr	r1, [pc, #744]	@ (80019c4 <__aeabi_ddiv+0x384>)
 80016da:	00a4      	lsls	r4, r4, #2
 80016dc:	5909      	ldr	r1, [r1, r4]
 80016de:	468f      	mov	pc, r1
 80016e0:	46cb      	mov	fp, r9
 80016e2:	4642      	mov	r2, r8
 80016e4:	9e02      	ldr	r6, [sp, #8]
 80016e6:	9b03      	ldr	r3, [sp, #12]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d016      	beq.n	800171a <__aeabi_ddiv+0xda>
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d100      	bne.n	80016f2 <__aeabi_ddiv+0xb2>
 80016f0:	e2a6      	b.n	8001c40 <__aeabi_ddiv+0x600>
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d000      	beq.n	80016f8 <__aeabi_ddiv+0xb8>
 80016f6:	e0df      	b.n	80018b8 <__aeabi_ddiv+0x278>
 80016f8:	2200      	movs	r2, #0
 80016fa:	2300      	movs	r3, #0
 80016fc:	2400      	movs	r4, #0
 80016fe:	4690      	mov	r8, r2
 8001700:	051b      	lsls	r3, r3, #20
 8001702:	4323      	orrs	r3, r4
 8001704:	07f6      	lsls	r6, r6, #31
 8001706:	4333      	orrs	r3, r6
 8001708:	4640      	mov	r0, r8
 800170a:	0019      	movs	r1, r3
 800170c:	b007      	add	sp, #28
 800170e:	bcf0      	pop	{r4, r5, r6, r7}
 8001710:	46bb      	mov	fp, r7
 8001712:	46b2      	mov	sl, r6
 8001714:	46a9      	mov	r9, r5
 8001716:	46a0      	mov	r8, r4
 8001718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800171a:	2200      	movs	r2, #0
 800171c:	2400      	movs	r4, #0
 800171e:	4690      	mov	r8, r2
 8001720:	4ba6      	ldr	r3, [pc, #664]	@ (80019bc <__aeabi_ddiv+0x37c>)
 8001722:	e7ed      	b.n	8001700 <__aeabi_ddiv+0xc0>
 8001724:	002e      	movs	r6, r5
 8001726:	e7df      	b.n	80016e8 <__aeabi_ddiv+0xa8>
 8001728:	45cb      	cmp	fp, r9
 800172a:	d200      	bcs.n	800172e <__aeabi_ddiv+0xee>
 800172c:	e1d4      	b.n	8001ad8 <__aeabi_ddiv+0x498>
 800172e:	d100      	bne.n	8001732 <__aeabi_ddiv+0xf2>
 8001730:	e1cf      	b.n	8001ad2 <__aeabi_ddiv+0x492>
 8001732:	2301      	movs	r3, #1
 8001734:	425b      	negs	r3, r3
 8001736:	469c      	mov	ip, r3
 8001738:	4644      	mov	r4, r8
 800173a:	4648      	mov	r0, r9
 800173c:	2700      	movs	r7, #0
 800173e:	44e2      	add	sl, ip
 8001740:	465b      	mov	r3, fp
 8001742:	0e15      	lsrs	r5, r2, #24
 8001744:	021b      	lsls	r3, r3, #8
 8001746:	431d      	orrs	r5, r3
 8001748:	0c19      	lsrs	r1, r3, #16
 800174a:	042b      	lsls	r3, r5, #16
 800174c:	0212      	lsls	r2, r2, #8
 800174e:	9500      	str	r5, [sp, #0]
 8001750:	0c1d      	lsrs	r5, r3, #16
 8001752:	4691      	mov	r9, r2
 8001754:	9102      	str	r1, [sp, #8]
 8001756:	9503      	str	r5, [sp, #12]
 8001758:	f7fe fd64 	bl	8000224 <__aeabi_uidivmod>
 800175c:	0002      	movs	r2, r0
 800175e:	436a      	muls	r2, r5
 8001760:	040b      	lsls	r3, r1, #16
 8001762:	0c21      	lsrs	r1, r4, #16
 8001764:	4680      	mov	r8, r0
 8001766:	4319      	orrs	r1, r3
 8001768:	428a      	cmp	r2, r1
 800176a:	d909      	bls.n	8001780 <__aeabi_ddiv+0x140>
 800176c:	9d00      	ldr	r5, [sp, #0]
 800176e:	2301      	movs	r3, #1
 8001770:	46ac      	mov	ip, r5
 8001772:	425b      	negs	r3, r3
 8001774:	4461      	add	r1, ip
 8001776:	469c      	mov	ip, r3
 8001778:	44e0      	add	r8, ip
 800177a:	428d      	cmp	r5, r1
 800177c:	d800      	bhi.n	8001780 <__aeabi_ddiv+0x140>
 800177e:	e1fb      	b.n	8001b78 <__aeabi_ddiv+0x538>
 8001780:	1a88      	subs	r0, r1, r2
 8001782:	9902      	ldr	r1, [sp, #8]
 8001784:	f7fe fd4e 	bl	8000224 <__aeabi_uidivmod>
 8001788:	9a03      	ldr	r2, [sp, #12]
 800178a:	0424      	lsls	r4, r4, #16
 800178c:	4342      	muls	r2, r0
 800178e:	0409      	lsls	r1, r1, #16
 8001790:	0c24      	lsrs	r4, r4, #16
 8001792:	0003      	movs	r3, r0
 8001794:	430c      	orrs	r4, r1
 8001796:	42a2      	cmp	r2, r4
 8001798:	d906      	bls.n	80017a8 <__aeabi_ddiv+0x168>
 800179a:	9900      	ldr	r1, [sp, #0]
 800179c:	3b01      	subs	r3, #1
 800179e:	468c      	mov	ip, r1
 80017a0:	4464      	add	r4, ip
 80017a2:	42a1      	cmp	r1, r4
 80017a4:	d800      	bhi.n	80017a8 <__aeabi_ddiv+0x168>
 80017a6:	e1e1      	b.n	8001b6c <__aeabi_ddiv+0x52c>
 80017a8:	1aa0      	subs	r0, r4, r2
 80017aa:	4642      	mov	r2, r8
 80017ac:	0412      	lsls	r2, r2, #16
 80017ae:	431a      	orrs	r2, r3
 80017b0:	4693      	mov	fp, r2
 80017b2:	464b      	mov	r3, r9
 80017b4:	4659      	mov	r1, fp
 80017b6:	0c1b      	lsrs	r3, r3, #16
 80017b8:	001d      	movs	r5, r3
 80017ba:	9304      	str	r3, [sp, #16]
 80017bc:	040b      	lsls	r3, r1, #16
 80017be:	4649      	mov	r1, r9
 80017c0:	0409      	lsls	r1, r1, #16
 80017c2:	0c09      	lsrs	r1, r1, #16
 80017c4:	000c      	movs	r4, r1
 80017c6:	0c1b      	lsrs	r3, r3, #16
 80017c8:	435c      	muls	r4, r3
 80017ca:	0c12      	lsrs	r2, r2, #16
 80017cc:	436b      	muls	r3, r5
 80017ce:	4688      	mov	r8, r1
 80017d0:	4351      	muls	r1, r2
 80017d2:	436a      	muls	r2, r5
 80017d4:	0c25      	lsrs	r5, r4, #16
 80017d6:	46ac      	mov	ip, r5
 80017d8:	185b      	adds	r3, r3, r1
 80017da:	4463      	add	r3, ip
 80017dc:	4299      	cmp	r1, r3
 80017de:	d903      	bls.n	80017e8 <__aeabi_ddiv+0x1a8>
 80017e0:	2180      	movs	r1, #128	@ 0x80
 80017e2:	0249      	lsls	r1, r1, #9
 80017e4:	468c      	mov	ip, r1
 80017e6:	4462      	add	r2, ip
 80017e8:	0c19      	lsrs	r1, r3, #16
 80017ea:	0424      	lsls	r4, r4, #16
 80017ec:	041b      	lsls	r3, r3, #16
 80017ee:	0c24      	lsrs	r4, r4, #16
 80017f0:	188a      	adds	r2, r1, r2
 80017f2:	191c      	adds	r4, r3, r4
 80017f4:	4290      	cmp	r0, r2
 80017f6:	d302      	bcc.n	80017fe <__aeabi_ddiv+0x1be>
 80017f8:	d116      	bne.n	8001828 <__aeabi_ddiv+0x1e8>
 80017fa:	42a7      	cmp	r7, r4
 80017fc:	d214      	bcs.n	8001828 <__aeabi_ddiv+0x1e8>
 80017fe:	465b      	mov	r3, fp
 8001800:	9d00      	ldr	r5, [sp, #0]
 8001802:	3b01      	subs	r3, #1
 8001804:	444f      	add	r7, r9
 8001806:	9305      	str	r3, [sp, #20]
 8001808:	454f      	cmp	r7, r9
 800180a:	419b      	sbcs	r3, r3
 800180c:	46ac      	mov	ip, r5
 800180e:	425b      	negs	r3, r3
 8001810:	4463      	add	r3, ip
 8001812:	18c0      	adds	r0, r0, r3
 8001814:	4285      	cmp	r5, r0
 8001816:	d300      	bcc.n	800181a <__aeabi_ddiv+0x1da>
 8001818:	e1a1      	b.n	8001b5e <__aeabi_ddiv+0x51e>
 800181a:	4282      	cmp	r2, r0
 800181c:	d900      	bls.n	8001820 <__aeabi_ddiv+0x1e0>
 800181e:	e1f6      	b.n	8001c0e <__aeabi_ddiv+0x5ce>
 8001820:	d100      	bne.n	8001824 <__aeabi_ddiv+0x1e4>
 8001822:	e1f1      	b.n	8001c08 <__aeabi_ddiv+0x5c8>
 8001824:	9b05      	ldr	r3, [sp, #20]
 8001826:	469b      	mov	fp, r3
 8001828:	1b3c      	subs	r4, r7, r4
 800182a:	42a7      	cmp	r7, r4
 800182c:	41bf      	sbcs	r7, r7
 800182e:	9d00      	ldr	r5, [sp, #0]
 8001830:	1a80      	subs	r0, r0, r2
 8001832:	427f      	negs	r7, r7
 8001834:	1bc0      	subs	r0, r0, r7
 8001836:	4285      	cmp	r5, r0
 8001838:	d100      	bne.n	800183c <__aeabi_ddiv+0x1fc>
 800183a:	e1d0      	b.n	8001bde <__aeabi_ddiv+0x59e>
 800183c:	9902      	ldr	r1, [sp, #8]
 800183e:	f7fe fcf1 	bl	8000224 <__aeabi_uidivmod>
 8001842:	9a03      	ldr	r2, [sp, #12]
 8001844:	040b      	lsls	r3, r1, #16
 8001846:	4342      	muls	r2, r0
 8001848:	0c21      	lsrs	r1, r4, #16
 800184a:	0007      	movs	r7, r0
 800184c:	4319      	orrs	r1, r3
 800184e:	428a      	cmp	r2, r1
 8001850:	d900      	bls.n	8001854 <__aeabi_ddiv+0x214>
 8001852:	e178      	b.n	8001b46 <__aeabi_ddiv+0x506>
 8001854:	1a88      	subs	r0, r1, r2
 8001856:	9902      	ldr	r1, [sp, #8]
 8001858:	f7fe fce4 	bl	8000224 <__aeabi_uidivmod>
 800185c:	9a03      	ldr	r2, [sp, #12]
 800185e:	0424      	lsls	r4, r4, #16
 8001860:	4342      	muls	r2, r0
 8001862:	0409      	lsls	r1, r1, #16
 8001864:	0c24      	lsrs	r4, r4, #16
 8001866:	0003      	movs	r3, r0
 8001868:	430c      	orrs	r4, r1
 800186a:	42a2      	cmp	r2, r4
 800186c:	d900      	bls.n	8001870 <__aeabi_ddiv+0x230>
 800186e:	e15d      	b.n	8001b2c <__aeabi_ddiv+0x4ec>
 8001870:	4641      	mov	r1, r8
 8001872:	1aa4      	subs	r4, r4, r2
 8001874:	043a      	lsls	r2, r7, #16
 8001876:	431a      	orrs	r2, r3
 8001878:	9d04      	ldr	r5, [sp, #16]
 800187a:	0413      	lsls	r3, r2, #16
 800187c:	0c1b      	lsrs	r3, r3, #16
 800187e:	4359      	muls	r1, r3
 8001880:	4647      	mov	r7, r8
 8001882:	436b      	muls	r3, r5
 8001884:	469c      	mov	ip, r3
 8001886:	0c10      	lsrs	r0, r2, #16
 8001888:	4347      	muls	r7, r0
 800188a:	0c0b      	lsrs	r3, r1, #16
 800188c:	44bc      	add	ip, r7
 800188e:	4463      	add	r3, ip
 8001890:	4368      	muls	r0, r5
 8001892:	429f      	cmp	r7, r3
 8001894:	d903      	bls.n	800189e <__aeabi_ddiv+0x25e>
 8001896:	2580      	movs	r5, #128	@ 0x80
 8001898:	026d      	lsls	r5, r5, #9
 800189a:	46ac      	mov	ip, r5
 800189c:	4460      	add	r0, ip
 800189e:	0c1f      	lsrs	r7, r3, #16
 80018a0:	0409      	lsls	r1, r1, #16
 80018a2:	041b      	lsls	r3, r3, #16
 80018a4:	0c09      	lsrs	r1, r1, #16
 80018a6:	183f      	adds	r7, r7, r0
 80018a8:	185b      	adds	r3, r3, r1
 80018aa:	42bc      	cmp	r4, r7
 80018ac:	d200      	bcs.n	80018b0 <__aeabi_ddiv+0x270>
 80018ae:	e102      	b.n	8001ab6 <__aeabi_ddiv+0x476>
 80018b0:	d100      	bne.n	80018b4 <__aeabi_ddiv+0x274>
 80018b2:	e0fd      	b.n	8001ab0 <__aeabi_ddiv+0x470>
 80018b4:	2301      	movs	r3, #1
 80018b6:	431a      	orrs	r2, r3
 80018b8:	4b43      	ldr	r3, [pc, #268]	@ (80019c8 <__aeabi_ddiv+0x388>)
 80018ba:	4453      	add	r3, sl
 80018bc:	2b00      	cmp	r3, #0
 80018be:	dc00      	bgt.n	80018c2 <__aeabi_ddiv+0x282>
 80018c0:	e0ae      	b.n	8001a20 <__aeabi_ddiv+0x3e0>
 80018c2:	0751      	lsls	r1, r2, #29
 80018c4:	d000      	beq.n	80018c8 <__aeabi_ddiv+0x288>
 80018c6:	e198      	b.n	8001bfa <__aeabi_ddiv+0x5ba>
 80018c8:	4659      	mov	r1, fp
 80018ca:	01c9      	lsls	r1, r1, #7
 80018cc:	d506      	bpl.n	80018dc <__aeabi_ddiv+0x29c>
 80018ce:	4659      	mov	r1, fp
 80018d0:	4b3e      	ldr	r3, [pc, #248]	@ (80019cc <__aeabi_ddiv+0x38c>)
 80018d2:	4019      	ands	r1, r3
 80018d4:	2380      	movs	r3, #128	@ 0x80
 80018d6:	468b      	mov	fp, r1
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	4453      	add	r3, sl
 80018dc:	493c      	ldr	r1, [pc, #240]	@ (80019d0 <__aeabi_ddiv+0x390>)
 80018de:	428b      	cmp	r3, r1
 80018e0:	dd00      	ble.n	80018e4 <__aeabi_ddiv+0x2a4>
 80018e2:	e71a      	b.n	800171a <__aeabi_ddiv+0xda>
 80018e4:	4659      	mov	r1, fp
 80018e6:	08d2      	lsrs	r2, r2, #3
 80018e8:	0749      	lsls	r1, r1, #29
 80018ea:	4311      	orrs	r1, r2
 80018ec:	465a      	mov	r2, fp
 80018ee:	055b      	lsls	r3, r3, #21
 80018f0:	0254      	lsls	r4, r2, #9
 80018f2:	4688      	mov	r8, r1
 80018f4:	0b24      	lsrs	r4, r4, #12
 80018f6:	0d5b      	lsrs	r3, r3, #21
 80018f8:	e702      	b.n	8001700 <__aeabi_ddiv+0xc0>
 80018fa:	465a      	mov	r2, fp
 80018fc:	9b00      	ldr	r3, [sp, #0]
 80018fe:	431a      	orrs	r2, r3
 8001900:	d100      	bne.n	8001904 <__aeabi_ddiv+0x2c4>
 8001902:	e07e      	b.n	8001a02 <__aeabi_ddiv+0x3c2>
 8001904:	465b      	mov	r3, fp
 8001906:	2b00      	cmp	r3, #0
 8001908:	d100      	bne.n	800190c <__aeabi_ddiv+0x2cc>
 800190a:	e100      	b.n	8001b0e <__aeabi_ddiv+0x4ce>
 800190c:	4658      	mov	r0, fp
 800190e:	f001 fa97 	bl	8002e40 <__clzsi2>
 8001912:	0002      	movs	r2, r0
 8001914:	0003      	movs	r3, r0
 8001916:	3a0b      	subs	r2, #11
 8001918:	271d      	movs	r7, #29
 800191a:	9e00      	ldr	r6, [sp, #0]
 800191c:	1aba      	subs	r2, r7, r2
 800191e:	0019      	movs	r1, r3
 8001920:	4658      	mov	r0, fp
 8001922:	40d6      	lsrs	r6, r2
 8001924:	3908      	subs	r1, #8
 8001926:	4088      	lsls	r0, r1
 8001928:	0032      	movs	r2, r6
 800192a:	4302      	orrs	r2, r0
 800192c:	4693      	mov	fp, r2
 800192e:	9a00      	ldr	r2, [sp, #0]
 8001930:	408a      	lsls	r2, r1
 8001932:	4928      	ldr	r1, [pc, #160]	@ (80019d4 <__aeabi_ddiv+0x394>)
 8001934:	4453      	add	r3, sl
 8001936:	468a      	mov	sl, r1
 8001938:	449a      	add	sl, r3
 800193a:	2300      	movs	r3, #0
 800193c:	e6c8      	b.n	80016d0 <__aeabi_ddiv+0x90>
 800193e:	465b      	mov	r3, fp
 8001940:	4303      	orrs	r3, r0
 8001942:	4699      	mov	r9, r3
 8001944:	d056      	beq.n	80019f4 <__aeabi_ddiv+0x3b4>
 8001946:	465b      	mov	r3, fp
 8001948:	2b00      	cmp	r3, #0
 800194a:	d100      	bne.n	800194e <__aeabi_ddiv+0x30e>
 800194c:	e0cd      	b.n	8001aea <__aeabi_ddiv+0x4aa>
 800194e:	4658      	mov	r0, fp
 8001950:	f001 fa76 	bl	8002e40 <__clzsi2>
 8001954:	230b      	movs	r3, #11
 8001956:	425b      	negs	r3, r3
 8001958:	469c      	mov	ip, r3
 800195a:	0002      	movs	r2, r0
 800195c:	4484      	add	ip, r0
 800195e:	4666      	mov	r6, ip
 8001960:	231d      	movs	r3, #29
 8001962:	1b9b      	subs	r3, r3, r6
 8001964:	0026      	movs	r6, r4
 8001966:	0011      	movs	r1, r2
 8001968:	4658      	mov	r0, fp
 800196a:	40de      	lsrs	r6, r3
 800196c:	3908      	subs	r1, #8
 800196e:	4088      	lsls	r0, r1
 8001970:	0033      	movs	r3, r6
 8001972:	4303      	orrs	r3, r0
 8001974:	4699      	mov	r9, r3
 8001976:	0023      	movs	r3, r4
 8001978:	408b      	lsls	r3, r1
 800197a:	4698      	mov	r8, r3
 800197c:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <__aeabi_ddiv+0x398>)
 800197e:	2400      	movs	r4, #0
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	469a      	mov	sl, r3
 8001984:	2300      	movs	r3, #0
 8001986:	9303      	str	r3, [sp, #12]
 8001988:	e682      	b.n	8001690 <__aeabi_ddiv+0x50>
 800198a:	465a      	mov	r2, fp
 800198c:	4302      	orrs	r2, r0
 800198e:	4691      	mov	r9, r2
 8001990:	d12a      	bne.n	80019e8 <__aeabi_ddiv+0x3a8>
 8001992:	2200      	movs	r2, #0
 8001994:	469a      	mov	sl, r3
 8001996:	2302      	movs	r3, #2
 8001998:	4690      	mov	r8, r2
 800199a:	2408      	movs	r4, #8
 800199c:	9303      	str	r3, [sp, #12]
 800199e:	e677      	b.n	8001690 <__aeabi_ddiv+0x50>
 80019a0:	465a      	mov	r2, fp
 80019a2:	9b00      	ldr	r3, [sp, #0]
 80019a4:	431a      	orrs	r2, r3
 80019a6:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <__aeabi_ddiv+0x39c>)
 80019a8:	469c      	mov	ip, r3
 80019aa:	44e2      	add	sl, ip
 80019ac:	2a00      	cmp	r2, #0
 80019ae:	d117      	bne.n	80019e0 <__aeabi_ddiv+0x3a0>
 80019b0:	2302      	movs	r3, #2
 80019b2:	431c      	orrs	r4, r3
 80019b4:	2300      	movs	r3, #0
 80019b6:	469b      	mov	fp, r3
 80019b8:	3302      	adds	r3, #2
 80019ba:	e689      	b.n	80016d0 <__aeabi_ddiv+0x90>
 80019bc:	000007ff 	.word	0x000007ff
 80019c0:	fffffc01 	.word	0xfffffc01
 80019c4:	0800eec0 	.word	0x0800eec0
 80019c8:	000003ff 	.word	0x000003ff
 80019cc:	feffffff 	.word	0xfeffffff
 80019d0:	000007fe 	.word	0x000007fe
 80019d4:	000003f3 	.word	0x000003f3
 80019d8:	fffffc0d 	.word	0xfffffc0d
 80019dc:	fffff801 	.word	0xfffff801
 80019e0:	2303      	movs	r3, #3
 80019e2:	0032      	movs	r2, r6
 80019e4:	431c      	orrs	r4, r3
 80019e6:	e673      	b.n	80016d0 <__aeabi_ddiv+0x90>
 80019e8:	469a      	mov	sl, r3
 80019ea:	2303      	movs	r3, #3
 80019ec:	46d9      	mov	r9, fp
 80019ee:	240c      	movs	r4, #12
 80019f0:	9303      	str	r3, [sp, #12]
 80019f2:	e64d      	b.n	8001690 <__aeabi_ddiv+0x50>
 80019f4:	2300      	movs	r3, #0
 80019f6:	4698      	mov	r8, r3
 80019f8:	469a      	mov	sl, r3
 80019fa:	3301      	adds	r3, #1
 80019fc:	2404      	movs	r4, #4
 80019fe:	9303      	str	r3, [sp, #12]
 8001a00:	e646      	b.n	8001690 <__aeabi_ddiv+0x50>
 8001a02:	2301      	movs	r3, #1
 8001a04:	431c      	orrs	r4, r3
 8001a06:	2300      	movs	r3, #0
 8001a08:	469b      	mov	fp, r3
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	e660      	b.n	80016d0 <__aeabi_ddiv+0x90>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	2480      	movs	r4, #128	@ 0x80
 8001a12:	4698      	mov	r8, r3
 8001a14:	2600      	movs	r6, #0
 8001a16:	4b92      	ldr	r3, [pc, #584]	@ (8001c60 <__aeabi_ddiv+0x620>)
 8001a18:	0324      	lsls	r4, r4, #12
 8001a1a:	e671      	b.n	8001700 <__aeabi_ddiv+0xc0>
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	4252      	negs	r2, r2
 8001a20:	2101      	movs	r1, #1
 8001a22:	1ac9      	subs	r1, r1, r3
 8001a24:	2938      	cmp	r1, #56	@ 0x38
 8001a26:	dd00      	ble.n	8001a2a <__aeabi_ddiv+0x3ea>
 8001a28:	e666      	b.n	80016f8 <__aeabi_ddiv+0xb8>
 8001a2a:	291f      	cmp	r1, #31
 8001a2c:	dc00      	bgt.n	8001a30 <__aeabi_ddiv+0x3f0>
 8001a2e:	e0ab      	b.n	8001b88 <__aeabi_ddiv+0x548>
 8001a30:	201f      	movs	r0, #31
 8001a32:	4240      	negs	r0, r0
 8001a34:	1ac3      	subs	r3, r0, r3
 8001a36:	4658      	mov	r0, fp
 8001a38:	40d8      	lsrs	r0, r3
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	2920      	cmp	r1, #32
 8001a3e:	d004      	beq.n	8001a4a <__aeabi_ddiv+0x40a>
 8001a40:	4658      	mov	r0, fp
 8001a42:	4988      	ldr	r1, [pc, #544]	@ (8001c64 <__aeabi_ddiv+0x624>)
 8001a44:	4451      	add	r1, sl
 8001a46:	4088      	lsls	r0, r1
 8001a48:	4302      	orrs	r2, r0
 8001a4a:	1e51      	subs	r1, r2, #1
 8001a4c:	418a      	sbcs	r2, r1
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	2307      	movs	r3, #7
 8001a52:	0019      	movs	r1, r3
 8001a54:	2400      	movs	r4, #0
 8001a56:	4011      	ands	r1, r2
 8001a58:	4213      	tst	r3, r2
 8001a5a:	d00c      	beq.n	8001a76 <__aeabi_ddiv+0x436>
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	4013      	ands	r3, r2
 8001a60:	2b04      	cmp	r3, #4
 8001a62:	d100      	bne.n	8001a66 <__aeabi_ddiv+0x426>
 8001a64:	e0f9      	b.n	8001c5a <__aeabi_ddiv+0x61a>
 8001a66:	1d11      	adds	r1, r2, #4
 8001a68:	4291      	cmp	r1, r2
 8001a6a:	419b      	sbcs	r3, r3
 8001a6c:	000a      	movs	r2, r1
 8001a6e:	425b      	negs	r3, r3
 8001a70:	0759      	lsls	r1, r3, #29
 8001a72:	025b      	lsls	r3, r3, #9
 8001a74:	0b1c      	lsrs	r4, r3, #12
 8001a76:	08d2      	lsrs	r2, r2, #3
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	4690      	mov	r8, r2
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	e63f      	b.n	8001700 <__aeabi_ddiv+0xc0>
 8001a80:	2480      	movs	r4, #128	@ 0x80
 8001a82:	464b      	mov	r3, r9
 8001a84:	0324      	lsls	r4, r4, #12
 8001a86:	4223      	tst	r3, r4
 8001a88:	d009      	beq.n	8001a9e <__aeabi_ddiv+0x45e>
 8001a8a:	465b      	mov	r3, fp
 8001a8c:	4223      	tst	r3, r4
 8001a8e:	d106      	bne.n	8001a9e <__aeabi_ddiv+0x45e>
 8001a90:	431c      	orrs	r4, r3
 8001a92:	0324      	lsls	r4, r4, #12
 8001a94:	002e      	movs	r6, r5
 8001a96:	4690      	mov	r8, r2
 8001a98:	4b71      	ldr	r3, [pc, #452]	@ (8001c60 <__aeabi_ddiv+0x620>)
 8001a9a:	0b24      	lsrs	r4, r4, #12
 8001a9c:	e630      	b.n	8001700 <__aeabi_ddiv+0xc0>
 8001a9e:	2480      	movs	r4, #128	@ 0x80
 8001aa0:	464b      	mov	r3, r9
 8001aa2:	0324      	lsls	r4, r4, #12
 8001aa4:	431c      	orrs	r4, r3
 8001aa6:	0324      	lsls	r4, r4, #12
 8001aa8:	9e02      	ldr	r6, [sp, #8]
 8001aaa:	4b6d      	ldr	r3, [pc, #436]	@ (8001c60 <__aeabi_ddiv+0x620>)
 8001aac:	0b24      	lsrs	r4, r4, #12
 8001aae:	e627      	b.n	8001700 <__aeabi_ddiv+0xc0>
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d100      	bne.n	8001ab6 <__aeabi_ddiv+0x476>
 8001ab4:	e700      	b.n	80018b8 <__aeabi_ddiv+0x278>
 8001ab6:	9800      	ldr	r0, [sp, #0]
 8001ab8:	1e51      	subs	r1, r2, #1
 8001aba:	4684      	mov	ip, r0
 8001abc:	4464      	add	r4, ip
 8001abe:	4284      	cmp	r4, r0
 8001ac0:	d200      	bcs.n	8001ac4 <__aeabi_ddiv+0x484>
 8001ac2:	e084      	b.n	8001bce <__aeabi_ddiv+0x58e>
 8001ac4:	42bc      	cmp	r4, r7
 8001ac6:	d200      	bcs.n	8001aca <__aeabi_ddiv+0x48a>
 8001ac8:	e0ae      	b.n	8001c28 <__aeabi_ddiv+0x5e8>
 8001aca:	d100      	bne.n	8001ace <__aeabi_ddiv+0x48e>
 8001acc:	e0c1      	b.n	8001c52 <__aeabi_ddiv+0x612>
 8001ace:	000a      	movs	r2, r1
 8001ad0:	e6f0      	b.n	80018b4 <__aeabi_ddiv+0x274>
 8001ad2:	4542      	cmp	r2, r8
 8001ad4:	d900      	bls.n	8001ad8 <__aeabi_ddiv+0x498>
 8001ad6:	e62c      	b.n	8001732 <__aeabi_ddiv+0xf2>
 8001ad8:	464b      	mov	r3, r9
 8001ada:	07dc      	lsls	r4, r3, #31
 8001adc:	0858      	lsrs	r0, r3, #1
 8001ade:	4643      	mov	r3, r8
 8001ae0:	085b      	lsrs	r3, r3, #1
 8001ae2:	431c      	orrs	r4, r3
 8001ae4:	4643      	mov	r3, r8
 8001ae6:	07df      	lsls	r7, r3, #31
 8001ae8:	e62a      	b.n	8001740 <__aeabi_ddiv+0x100>
 8001aea:	f001 f9a9 	bl	8002e40 <__clzsi2>
 8001aee:	2315      	movs	r3, #21
 8001af0:	469c      	mov	ip, r3
 8001af2:	4484      	add	ip, r0
 8001af4:	0002      	movs	r2, r0
 8001af6:	4663      	mov	r3, ip
 8001af8:	3220      	adds	r2, #32
 8001afa:	2b1c      	cmp	r3, #28
 8001afc:	dc00      	bgt.n	8001b00 <__aeabi_ddiv+0x4c0>
 8001afe:	e72e      	b.n	800195e <__aeabi_ddiv+0x31e>
 8001b00:	0023      	movs	r3, r4
 8001b02:	3808      	subs	r0, #8
 8001b04:	4083      	lsls	r3, r0
 8001b06:	4699      	mov	r9, r3
 8001b08:	2300      	movs	r3, #0
 8001b0a:	4698      	mov	r8, r3
 8001b0c:	e736      	b.n	800197c <__aeabi_ddiv+0x33c>
 8001b0e:	f001 f997 	bl	8002e40 <__clzsi2>
 8001b12:	0002      	movs	r2, r0
 8001b14:	0003      	movs	r3, r0
 8001b16:	3215      	adds	r2, #21
 8001b18:	3320      	adds	r3, #32
 8001b1a:	2a1c      	cmp	r2, #28
 8001b1c:	dc00      	bgt.n	8001b20 <__aeabi_ddiv+0x4e0>
 8001b1e:	e6fb      	b.n	8001918 <__aeabi_ddiv+0x2d8>
 8001b20:	9900      	ldr	r1, [sp, #0]
 8001b22:	3808      	subs	r0, #8
 8001b24:	4081      	lsls	r1, r0
 8001b26:	2200      	movs	r2, #0
 8001b28:	468b      	mov	fp, r1
 8001b2a:	e702      	b.n	8001932 <__aeabi_ddiv+0x2f2>
 8001b2c:	9900      	ldr	r1, [sp, #0]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	468c      	mov	ip, r1
 8001b32:	4464      	add	r4, ip
 8001b34:	42a1      	cmp	r1, r4
 8001b36:	d900      	bls.n	8001b3a <__aeabi_ddiv+0x4fa>
 8001b38:	e69a      	b.n	8001870 <__aeabi_ddiv+0x230>
 8001b3a:	42a2      	cmp	r2, r4
 8001b3c:	d800      	bhi.n	8001b40 <__aeabi_ddiv+0x500>
 8001b3e:	e697      	b.n	8001870 <__aeabi_ddiv+0x230>
 8001b40:	1e83      	subs	r3, r0, #2
 8001b42:	4464      	add	r4, ip
 8001b44:	e694      	b.n	8001870 <__aeabi_ddiv+0x230>
 8001b46:	46ac      	mov	ip, r5
 8001b48:	4461      	add	r1, ip
 8001b4a:	3f01      	subs	r7, #1
 8001b4c:	428d      	cmp	r5, r1
 8001b4e:	d900      	bls.n	8001b52 <__aeabi_ddiv+0x512>
 8001b50:	e680      	b.n	8001854 <__aeabi_ddiv+0x214>
 8001b52:	428a      	cmp	r2, r1
 8001b54:	d800      	bhi.n	8001b58 <__aeabi_ddiv+0x518>
 8001b56:	e67d      	b.n	8001854 <__aeabi_ddiv+0x214>
 8001b58:	1e87      	subs	r7, r0, #2
 8001b5a:	4461      	add	r1, ip
 8001b5c:	e67a      	b.n	8001854 <__aeabi_ddiv+0x214>
 8001b5e:	4285      	cmp	r5, r0
 8001b60:	d000      	beq.n	8001b64 <__aeabi_ddiv+0x524>
 8001b62:	e65f      	b.n	8001824 <__aeabi_ddiv+0x1e4>
 8001b64:	45b9      	cmp	r9, r7
 8001b66:	d900      	bls.n	8001b6a <__aeabi_ddiv+0x52a>
 8001b68:	e65c      	b.n	8001824 <__aeabi_ddiv+0x1e4>
 8001b6a:	e656      	b.n	800181a <__aeabi_ddiv+0x1da>
 8001b6c:	42a2      	cmp	r2, r4
 8001b6e:	d800      	bhi.n	8001b72 <__aeabi_ddiv+0x532>
 8001b70:	e61a      	b.n	80017a8 <__aeabi_ddiv+0x168>
 8001b72:	1e83      	subs	r3, r0, #2
 8001b74:	4464      	add	r4, ip
 8001b76:	e617      	b.n	80017a8 <__aeabi_ddiv+0x168>
 8001b78:	428a      	cmp	r2, r1
 8001b7a:	d800      	bhi.n	8001b7e <__aeabi_ddiv+0x53e>
 8001b7c:	e600      	b.n	8001780 <__aeabi_ddiv+0x140>
 8001b7e:	46ac      	mov	ip, r5
 8001b80:	1e83      	subs	r3, r0, #2
 8001b82:	4698      	mov	r8, r3
 8001b84:	4461      	add	r1, ip
 8001b86:	e5fb      	b.n	8001780 <__aeabi_ddiv+0x140>
 8001b88:	4837      	ldr	r0, [pc, #220]	@ (8001c68 <__aeabi_ddiv+0x628>)
 8001b8a:	0014      	movs	r4, r2
 8001b8c:	4450      	add	r0, sl
 8001b8e:	4082      	lsls	r2, r0
 8001b90:	465b      	mov	r3, fp
 8001b92:	0017      	movs	r7, r2
 8001b94:	4083      	lsls	r3, r0
 8001b96:	40cc      	lsrs	r4, r1
 8001b98:	1e7a      	subs	r2, r7, #1
 8001b9a:	4197      	sbcs	r7, r2
 8001b9c:	4323      	orrs	r3, r4
 8001b9e:	433b      	orrs	r3, r7
 8001ba0:	001a      	movs	r2, r3
 8001ba2:	465b      	mov	r3, fp
 8001ba4:	40cb      	lsrs	r3, r1
 8001ba6:	0751      	lsls	r1, r2, #29
 8001ba8:	d009      	beq.n	8001bbe <__aeabi_ddiv+0x57e>
 8001baa:	210f      	movs	r1, #15
 8001bac:	4011      	ands	r1, r2
 8001bae:	2904      	cmp	r1, #4
 8001bb0:	d005      	beq.n	8001bbe <__aeabi_ddiv+0x57e>
 8001bb2:	1d11      	adds	r1, r2, #4
 8001bb4:	4291      	cmp	r1, r2
 8001bb6:	4192      	sbcs	r2, r2
 8001bb8:	4252      	negs	r2, r2
 8001bba:	189b      	adds	r3, r3, r2
 8001bbc:	000a      	movs	r2, r1
 8001bbe:	0219      	lsls	r1, r3, #8
 8001bc0:	d400      	bmi.n	8001bc4 <__aeabi_ddiv+0x584>
 8001bc2:	e755      	b.n	8001a70 <__aeabi_ddiv+0x430>
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4690      	mov	r8, r2
 8001bcc:	e598      	b.n	8001700 <__aeabi_ddiv+0xc0>
 8001bce:	000a      	movs	r2, r1
 8001bd0:	42bc      	cmp	r4, r7
 8001bd2:	d000      	beq.n	8001bd6 <__aeabi_ddiv+0x596>
 8001bd4:	e66e      	b.n	80018b4 <__aeabi_ddiv+0x274>
 8001bd6:	454b      	cmp	r3, r9
 8001bd8:	d000      	beq.n	8001bdc <__aeabi_ddiv+0x59c>
 8001bda:	e66b      	b.n	80018b4 <__aeabi_ddiv+0x274>
 8001bdc:	e66c      	b.n	80018b8 <__aeabi_ddiv+0x278>
 8001bde:	4b23      	ldr	r3, [pc, #140]	@ (8001c6c <__aeabi_ddiv+0x62c>)
 8001be0:	4a23      	ldr	r2, [pc, #140]	@ (8001c70 <__aeabi_ddiv+0x630>)
 8001be2:	4453      	add	r3, sl
 8001be4:	4592      	cmp	sl, r2
 8001be6:	da00      	bge.n	8001bea <__aeabi_ddiv+0x5aa>
 8001be8:	e718      	b.n	8001a1c <__aeabi_ddiv+0x3dc>
 8001bea:	2101      	movs	r1, #1
 8001bec:	4249      	negs	r1, r1
 8001bee:	1d0a      	adds	r2, r1, #4
 8001bf0:	428a      	cmp	r2, r1
 8001bf2:	4189      	sbcs	r1, r1
 8001bf4:	4249      	negs	r1, r1
 8001bf6:	448b      	add	fp, r1
 8001bf8:	e666      	b.n	80018c8 <__aeabi_ddiv+0x288>
 8001bfa:	210f      	movs	r1, #15
 8001bfc:	4011      	ands	r1, r2
 8001bfe:	2904      	cmp	r1, #4
 8001c00:	d100      	bne.n	8001c04 <__aeabi_ddiv+0x5c4>
 8001c02:	e661      	b.n	80018c8 <__aeabi_ddiv+0x288>
 8001c04:	0011      	movs	r1, r2
 8001c06:	e7f2      	b.n	8001bee <__aeabi_ddiv+0x5ae>
 8001c08:	42bc      	cmp	r4, r7
 8001c0a:	d800      	bhi.n	8001c0e <__aeabi_ddiv+0x5ce>
 8001c0c:	e60a      	b.n	8001824 <__aeabi_ddiv+0x1e4>
 8001c0e:	2302      	movs	r3, #2
 8001c10:	425b      	negs	r3, r3
 8001c12:	469c      	mov	ip, r3
 8001c14:	9900      	ldr	r1, [sp, #0]
 8001c16:	444f      	add	r7, r9
 8001c18:	454f      	cmp	r7, r9
 8001c1a:	419b      	sbcs	r3, r3
 8001c1c:	44e3      	add	fp, ip
 8001c1e:	468c      	mov	ip, r1
 8001c20:	425b      	negs	r3, r3
 8001c22:	4463      	add	r3, ip
 8001c24:	18c0      	adds	r0, r0, r3
 8001c26:	e5ff      	b.n	8001828 <__aeabi_ddiv+0x1e8>
 8001c28:	4649      	mov	r1, r9
 8001c2a:	9d00      	ldr	r5, [sp, #0]
 8001c2c:	0048      	lsls	r0, r1, #1
 8001c2e:	4548      	cmp	r0, r9
 8001c30:	4189      	sbcs	r1, r1
 8001c32:	46ac      	mov	ip, r5
 8001c34:	4249      	negs	r1, r1
 8001c36:	4461      	add	r1, ip
 8001c38:	4681      	mov	r9, r0
 8001c3a:	3a02      	subs	r2, #2
 8001c3c:	1864      	adds	r4, r4, r1
 8001c3e:	e7c7      	b.n	8001bd0 <__aeabi_ddiv+0x590>
 8001c40:	2480      	movs	r4, #128	@ 0x80
 8001c42:	465b      	mov	r3, fp
 8001c44:	0324      	lsls	r4, r4, #12
 8001c46:	431c      	orrs	r4, r3
 8001c48:	0324      	lsls	r4, r4, #12
 8001c4a:	4690      	mov	r8, r2
 8001c4c:	4b04      	ldr	r3, [pc, #16]	@ (8001c60 <__aeabi_ddiv+0x620>)
 8001c4e:	0b24      	lsrs	r4, r4, #12
 8001c50:	e556      	b.n	8001700 <__aeabi_ddiv+0xc0>
 8001c52:	4599      	cmp	r9, r3
 8001c54:	d3e8      	bcc.n	8001c28 <__aeabi_ddiv+0x5e8>
 8001c56:	000a      	movs	r2, r1
 8001c58:	e7bd      	b.n	8001bd6 <__aeabi_ddiv+0x596>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	e708      	b.n	8001a70 <__aeabi_ddiv+0x430>
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	000007ff 	.word	0x000007ff
 8001c64:	0000043e 	.word	0x0000043e
 8001c68:	0000041e 	.word	0x0000041e
 8001c6c:	000003ff 	.word	0x000003ff
 8001c70:	fffffc02 	.word	0xfffffc02

08001c74 <__eqdf2>:
 8001c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c76:	4657      	mov	r7, sl
 8001c78:	46de      	mov	lr, fp
 8001c7a:	464e      	mov	r6, r9
 8001c7c:	4645      	mov	r5, r8
 8001c7e:	b5e0      	push	{r5, r6, r7, lr}
 8001c80:	000d      	movs	r5, r1
 8001c82:	0004      	movs	r4, r0
 8001c84:	0fe8      	lsrs	r0, r5, #31
 8001c86:	4683      	mov	fp, r0
 8001c88:	0309      	lsls	r1, r1, #12
 8001c8a:	0fd8      	lsrs	r0, r3, #31
 8001c8c:	0b09      	lsrs	r1, r1, #12
 8001c8e:	4682      	mov	sl, r0
 8001c90:	4819      	ldr	r0, [pc, #100]	@ (8001cf8 <__eqdf2+0x84>)
 8001c92:	468c      	mov	ip, r1
 8001c94:	031f      	lsls	r7, r3, #12
 8001c96:	0069      	lsls	r1, r5, #1
 8001c98:	005e      	lsls	r6, r3, #1
 8001c9a:	0d49      	lsrs	r1, r1, #21
 8001c9c:	0b3f      	lsrs	r7, r7, #12
 8001c9e:	0d76      	lsrs	r6, r6, #21
 8001ca0:	4281      	cmp	r1, r0
 8001ca2:	d018      	beq.n	8001cd6 <__eqdf2+0x62>
 8001ca4:	4286      	cmp	r6, r0
 8001ca6:	d00f      	beq.n	8001cc8 <__eqdf2+0x54>
 8001ca8:	2001      	movs	r0, #1
 8001caa:	42b1      	cmp	r1, r6
 8001cac:	d10d      	bne.n	8001cca <__eqdf2+0x56>
 8001cae:	45bc      	cmp	ip, r7
 8001cb0:	d10b      	bne.n	8001cca <__eqdf2+0x56>
 8001cb2:	4294      	cmp	r4, r2
 8001cb4:	d109      	bne.n	8001cca <__eqdf2+0x56>
 8001cb6:	45d3      	cmp	fp, sl
 8001cb8:	d01c      	beq.n	8001cf4 <__eqdf2+0x80>
 8001cba:	2900      	cmp	r1, #0
 8001cbc:	d105      	bne.n	8001cca <__eqdf2+0x56>
 8001cbe:	4660      	mov	r0, ip
 8001cc0:	4320      	orrs	r0, r4
 8001cc2:	1e43      	subs	r3, r0, #1
 8001cc4:	4198      	sbcs	r0, r3
 8001cc6:	e000      	b.n	8001cca <__eqdf2+0x56>
 8001cc8:	2001      	movs	r0, #1
 8001cca:	bcf0      	pop	{r4, r5, r6, r7}
 8001ccc:	46bb      	mov	fp, r7
 8001cce:	46b2      	mov	sl, r6
 8001cd0:	46a9      	mov	r9, r5
 8001cd2:	46a0      	mov	r8, r4
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd6:	2001      	movs	r0, #1
 8001cd8:	428e      	cmp	r6, r1
 8001cda:	d1f6      	bne.n	8001cca <__eqdf2+0x56>
 8001cdc:	4661      	mov	r1, ip
 8001cde:	4339      	orrs	r1, r7
 8001ce0:	000f      	movs	r7, r1
 8001ce2:	4317      	orrs	r7, r2
 8001ce4:	4327      	orrs	r7, r4
 8001ce6:	d1f0      	bne.n	8001cca <__eqdf2+0x56>
 8001ce8:	465b      	mov	r3, fp
 8001cea:	4652      	mov	r2, sl
 8001cec:	1a98      	subs	r0, r3, r2
 8001cee:	1e43      	subs	r3, r0, #1
 8001cf0:	4198      	sbcs	r0, r3
 8001cf2:	e7ea      	b.n	8001cca <__eqdf2+0x56>
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	e7e8      	b.n	8001cca <__eqdf2+0x56>
 8001cf8:	000007ff 	.word	0x000007ff

08001cfc <__gedf2>:
 8001cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfe:	4657      	mov	r7, sl
 8001d00:	464e      	mov	r6, r9
 8001d02:	4645      	mov	r5, r8
 8001d04:	46de      	mov	lr, fp
 8001d06:	b5e0      	push	{r5, r6, r7, lr}
 8001d08:	000d      	movs	r5, r1
 8001d0a:	030f      	lsls	r7, r1, #12
 8001d0c:	0b39      	lsrs	r1, r7, #12
 8001d0e:	b083      	sub	sp, #12
 8001d10:	0004      	movs	r4, r0
 8001d12:	4680      	mov	r8, r0
 8001d14:	9101      	str	r1, [sp, #4]
 8001d16:	0058      	lsls	r0, r3, #1
 8001d18:	0fe9      	lsrs	r1, r5, #31
 8001d1a:	4f31      	ldr	r7, [pc, #196]	@ (8001de0 <__gedf2+0xe4>)
 8001d1c:	0d40      	lsrs	r0, r0, #21
 8001d1e:	468c      	mov	ip, r1
 8001d20:	006e      	lsls	r6, r5, #1
 8001d22:	0319      	lsls	r1, r3, #12
 8001d24:	4682      	mov	sl, r0
 8001d26:	4691      	mov	r9, r2
 8001d28:	0d76      	lsrs	r6, r6, #21
 8001d2a:	0b09      	lsrs	r1, r1, #12
 8001d2c:	0fd8      	lsrs	r0, r3, #31
 8001d2e:	42be      	cmp	r6, r7
 8001d30:	d01f      	beq.n	8001d72 <__gedf2+0x76>
 8001d32:	45ba      	cmp	sl, r7
 8001d34:	d00f      	beq.n	8001d56 <__gedf2+0x5a>
 8001d36:	2e00      	cmp	r6, #0
 8001d38:	d12f      	bne.n	8001d9a <__gedf2+0x9e>
 8001d3a:	4655      	mov	r5, sl
 8001d3c:	9e01      	ldr	r6, [sp, #4]
 8001d3e:	4334      	orrs	r4, r6
 8001d40:	2d00      	cmp	r5, #0
 8001d42:	d127      	bne.n	8001d94 <__gedf2+0x98>
 8001d44:	430a      	orrs	r2, r1
 8001d46:	d03a      	beq.n	8001dbe <__gedf2+0xc2>
 8001d48:	2c00      	cmp	r4, #0
 8001d4a:	d145      	bne.n	8001dd8 <__gedf2+0xdc>
 8001d4c:	2800      	cmp	r0, #0
 8001d4e:	d11a      	bne.n	8001d86 <__gedf2+0x8a>
 8001d50:	2001      	movs	r0, #1
 8001d52:	4240      	negs	r0, r0
 8001d54:	e017      	b.n	8001d86 <__gedf2+0x8a>
 8001d56:	4311      	orrs	r1, r2
 8001d58:	d13b      	bne.n	8001dd2 <__gedf2+0xd6>
 8001d5a:	2e00      	cmp	r6, #0
 8001d5c:	d102      	bne.n	8001d64 <__gedf2+0x68>
 8001d5e:	9f01      	ldr	r7, [sp, #4]
 8001d60:	4327      	orrs	r7, r4
 8001d62:	d0f3      	beq.n	8001d4c <__gedf2+0x50>
 8001d64:	4584      	cmp	ip, r0
 8001d66:	d109      	bne.n	8001d7c <__gedf2+0x80>
 8001d68:	4663      	mov	r3, ip
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d0f0      	beq.n	8001d50 <__gedf2+0x54>
 8001d6e:	4660      	mov	r0, ip
 8001d70:	e009      	b.n	8001d86 <__gedf2+0x8a>
 8001d72:	9f01      	ldr	r7, [sp, #4]
 8001d74:	4327      	orrs	r7, r4
 8001d76:	d12c      	bne.n	8001dd2 <__gedf2+0xd6>
 8001d78:	45b2      	cmp	sl, r6
 8001d7a:	d024      	beq.n	8001dc6 <__gedf2+0xca>
 8001d7c:	4663      	mov	r3, ip
 8001d7e:	2002      	movs	r0, #2
 8001d80:	3b01      	subs	r3, #1
 8001d82:	4018      	ands	r0, r3
 8001d84:	3801      	subs	r0, #1
 8001d86:	b003      	add	sp, #12
 8001d88:	bcf0      	pop	{r4, r5, r6, r7}
 8001d8a:	46bb      	mov	fp, r7
 8001d8c:	46b2      	mov	sl, r6
 8001d8e:	46a9      	mov	r9, r5
 8001d90:	46a0      	mov	r8, r4
 8001d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d94:	2c00      	cmp	r4, #0
 8001d96:	d0d9      	beq.n	8001d4c <__gedf2+0x50>
 8001d98:	e7e4      	b.n	8001d64 <__gedf2+0x68>
 8001d9a:	4654      	mov	r4, sl
 8001d9c:	2c00      	cmp	r4, #0
 8001d9e:	d0ed      	beq.n	8001d7c <__gedf2+0x80>
 8001da0:	4584      	cmp	ip, r0
 8001da2:	d1eb      	bne.n	8001d7c <__gedf2+0x80>
 8001da4:	4556      	cmp	r6, sl
 8001da6:	dce9      	bgt.n	8001d7c <__gedf2+0x80>
 8001da8:	dbde      	blt.n	8001d68 <__gedf2+0x6c>
 8001daa:	9b01      	ldr	r3, [sp, #4]
 8001dac:	428b      	cmp	r3, r1
 8001dae:	d8e5      	bhi.n	8001d7c <__gedf2+0x80>
 8001db0:	d1da      	bne.n	8001d68 <__gedf2+0x6c>
 8001db2:	45c8      	cmp	r8, r9
 8001db4:	d8e2      	bhi.n	8001d7c <__gedf2+0x80>
 8001db6:	2000      	movs	r0, #0
 8001db8:	45c8      	cmp	r8, r9
 8001dba:	d2e4      	bcs.n	8001d86 <__gedf2+0x8a>
 8001dbc:	e7d4      	b.n	8001d68 <__gedf2+0x6c>
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	2c00      	cmp	r4, #0
 8001dc2:	d0e0      	beq.n	8001d86 <__gedf2+0x8a>
 8001dc4:	e7da      	b.n	8001d7c <__gedf2+0x80>
 8001dc6:	4311      	orrs	r1, r2
 8001dc8:	d103      	bne.n	8001dd2 <__gedf2+0xd6>
 8001dca:	4584      	cmp	ip, r0
 8001dcc:	d1d6      	bne.n	8001d7c <__gedf2+0x80>
 8001dce:	2000      	movs	r0, #0
 8001dd0:	e7d9      	b.n	8001d86 <__gedf2+0x8a>
 8001dd2:	2002      	movs	r0, #2
 8001dd4:	4240      	negs	r0, r0
 8001dd6:	e7d6      	b.n	8001d86 <__gedf2+0x8a>
 8001dd8:	4584      	cmp	ip, r0
 8001dda:	d0e6      	beq.n	8001daa <__gedf2+0xae>
 8001ddc:	e7ce      	b.n	8001d7c <__gedf2+0x80>
 8001dde:	46c0      	nop			@ (mov r8, r8)
 8001de0:	000007ff 	.word	0x000007ff

08001de4 <__ledf2>:
 8001de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001de6:	4657      	mov	r7, sl
 8001de8:	464e      	mov	r6, r9
 8001dea:	4645      	mov	r5, r8
 8001dec:	46de      	mov	lr, fp
 8001dee:	b5e0      	push	{r5, r6, r7, lr}
 8001df0:	000d      	movs	r5, r1
 8001df2:	030f      	lsls	r7, r1, #12
 8001df4:	0004      	movs	r4, r0
 8001df6:	4680      	mov	r8, r0
 8001df8:	0fe8      	lsrs	r0, r5, #31
 8001dfa:	0b39      	lsrs	r1, r7, #12
 8001dfc:	4684      	mov	ip, r0
 8001dfe:	b083      	sub	sp, #12
 8001e00:	0058      	lsls	r0, r3, #1
 8001e02:	4f30      	ldr	r7, [pc, #192]	@ (8001ec4 <__ledf2+0xe0>)
 8001e04:	0d40      	lsrs	r0, r0, #21
 8001e06:	9101      	str	r1, [sp, #4]
 8001e08:	031e      	lsls	r6, r3, #12
 8001e0a:	0069      	lsls	r1, r5, #1
 8001e0c:	4682      	mov	sl, r0
 8001e0e:	4691      	mov	r9, r2
 8001e10:	0d49      	lsrs	r1, r1, #21
 8001e12:	0b36      	lsrs	r6, r6, #12
 8001e14:	0fd8      	lsrs	r0, r3, #31
 8001e16:	42b9      	cmp	r1, r7
 8001e18:	d020      	beq.n	8001e5c <__ledf2+0x78>
 8001e1a:	45ba      	cmp	sl, r7
 8001e1c:	d00f      	beq.n	8001e3e <__ledf2+0x5a>
 8001e1e:	2900      	cmp	r1, #0
 8001e20:	d12b      	bne.n	8001e7a <__ledf2+0x96>
 8001e22:	9901      	ldr	r1, [sp, #4]
 8001e24:	430c      	orrs	r4, r1
 8001e26:	4651      	mov	r1, sl
 8001e28:	2900      	cmp	r1, #0
 8001e2a:	d137      	bne.n	8001e9c <__ledf2+0xb8>
 8001e2c:	4332      	orrs	r2, r6
 8001e2e:	d038      	beq.n	8001ea2 <__ledf2+0xbe>
 8001e30:	2c00      	cmp	r4, #0
 8001e32:	d144      	bne.n	8001ebe <__ledf2+0xda>
 8001e34:	2800      	cmp	r0, #0
 8001e36:	d119      	bne.n	8001e6c <__ledf2+0x88>
 8001e38:	2001      	movs	r0, #1
 8001e3a:	4240      	negs	r0, r0
 8001e3c:	e016      	b.n	8001e6c <__ledf2+0x88>
 8001e3e:	4316      	orrs	r6, r2
 8001e40:	d113      	bne.n	8001e6a <__ledf2+0x86>
 8001e42:	2900      	cmp	r1, #0
 8001e44:	d102      	bne.n	8001e4c <__ledf2+0x68>
 8001e46:	9f01      	ldr	r7, [sp, #4]
 8001e48:	4327      	orrs	r7, r4
 8001e4a:	d0f3      	beq.n	8001e34 <__ledf2+0x50>
 8001e4c:	4584      	cmp	ip, r0
 8001e4e:	d020      	beq.n	8001e92 <__ledf2+0xae>
 8001e50:	4663      	mov	r3, ip
 8001e52:	2002      	movs	r0, #2
 8001e54:	3b01      	subs	r3, #1
 8001e56:	4018      	ands	r0, r3
 8001e58:	3801      	subs	r0, #1
 8001e5a:	e007      	b.n	8001e6c <__ledf2+0x88>
 8001e5c:	9f01      	ldr	r7, [sp, #4]
 8001e5e:	4327      	orrs	r7, r4
 8001e60:	d103      	bne.n	8001e6a <__ledf2+0x86>
 8001e62:	458a      	cmp	sl, r1
 8001e64:	d1f4      	bne.n	8001e50 <__ledf2+0x6c>
 8001e66:	4316      	orrs	r6, r2
 8001e68:	d01f      	beq.n	8001eaa <__ledf2+0xc6>
 8001e6a:	2002      	movs	r0, #2
 8001e6c:	b003      	add	sp, #12
 8001e6e:	bcf0      	pop	{r4, r5, r6, r7}
 8001e70:	46bb      	mov	fp, r7
 8001e72:	46b2      	mov	sl, r6
 8001e74:	46a9      	mov	r9, r5
 8001e76:	46a0      	mov	r8, r4
 8001e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e7a:	4654      	mov	r4, sl
 8001e7c:	2c00      	cmp	r4, #0
 8001e7e:	d0e7      	beq.n	8001e50 <__ledf2+0x6c>
 8001e80:	4584      	cmp	ip, r0
 8001e82:	d1e5      	bne.n	8001e50 <__ledf2+0x6c>
 8001e84:	4551      	cmp	r1, sl
 8001e86:	dce3      	bgt.n	8001e50 <__ledf2+0x6c>
 8001e88:	db03      	blt.n	8001e92 <__ledf2+0xae>
 8001e8a:	9b01      	ldr	r3, [sp, #4]
 8001e8c:	42b3      	cmp	r3, r6
 8001e8e:	d8df      	bhi.n	8001e50 <__ledf2+0x6c>
 8001e90:	d00f      	beq.n	8001eb2 <__ledf2+0xce>
 8001e92:	4663      	mov	r3, ip
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0cf      	beq.n	8001e38 <__ledf2+0x54>
 8001e98:	4660      	mov	r0, ip
 8001e9a:	e7e7      	b.n	8001e6c <__ledf2+0x88>
 8001e9c:	2c00      	cmp	r4, #0
 8001e9e:	d0c9      	beq.n	8001e34 <__ledf2+0x50>
 8001ea0:	e7d4      	b.n	8001e4c <__ledf2+0x68>
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	2c00      	cmp	r4, #0
 8001ea6:	d0e1      	beq.n	8001e6c <__ledf2+0x88>
 8001ea8:	e7d2      	b.n	8001e50 <__ledf2+0x6c>
 8001eaa:	4584      	cmp	ip, r0
 8001eac:	d1d0      	bne.n	8001e50 <__ledf2+0x6c>
 8001eae:	2000      	movs	r0, #0
 8001eb0:	e7dc      	b.n	8001e6c <__ledf2+0x88>
 8001eb2:	45c8      	cmp	r8, r9
 8001eb4:	d8cc      	bhi.n	8001e50 <__ledf2+0x6c>
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	45c8      	cmp	r8, r9
 8001eba:	d2d7      	bcs.n	8001e6c <__ledf2+0x88>
 8001ebc:	e7e9      	b.n	8001e92 <__ledf2+0xae>
 8001ebe:	4584      	cmp	ip, r0
 8001ec0:	d0e3      	beq.n	8001e8a <__ledf2+0xa6>
 8001ec2:	e7c5      	b.n	8001e50 <__ledf2+0x6c>
 8001ec4:	000007ff 	.word	0x000007ff

08001ec8 <__aeabi_dmul>:
 8001ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eca:	4657      	mov	r7, sl
 8001ecc:	46de      	mov	lr, fp
 8001ece:	464e      	mov	r6, r9
 8001ed0:	4645      	mov	r5, r8
 8001ed2:	b5e0      	push	{r5, r6, r7, lr}
 8001ed4:	001f      	movs	r7, r3
 8001ed6:	030b      	lsls	r3, r1, #12
 8001ed8:	0b1b      	lsrs	r3, r3, #12
 8001eda:	0016      	movs	r6, r2
 8001edc:	469a      	mov	sl, r3
 8001ede:	0fca      	lsrs	r2, r1, #31
 8001ee0:	004b      	lsls	r3, r1, #1
 8001ee2:	0004      	movs	r4, r0
 8001ee4:	4693      	mov	fp, r2
 8001ee6:	b087      	sub	sp, #28
 8001ee8:	0d5b      	lsrs	r3, r3, #21
 8001eea:	d100      	bne.n	8001eee <__aeabi_dmul+0x26>
 8001eec:	e0d5      	b.n	800209a <__aeabi_dmul+0x1d2>
 8001eee:	4abb      	ldr	r2, [pc, #748]	@ (80021dc <__aeabi_dmul+0x314>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d100      	bne.n	8001ef6 <__aeabi_dmul+0x2e>
 8001ef4:	e0f8      	b.n	80020e8 <__aeabi_dmul+0x220>
 8001ef6:	4651      	mov	r1, sl
 8001ef8:	0f42      	lsrs	r2, r0, #29
 8001efa:	00c9      	lsls	r1, r1, #3
 8001efc:	430a      	orrs	r2, r1
 8001efe:	2180      	movs	r1, #128	@ 0x80
 8001f00:	0409      	lsls	r1, r1, #16
 8001f02:	4311      	orrs	r1, r2
 8001f04:	00c2      	lsls	r2, r0, #3
 8001f06:	4691      	mov	r9, r2
 8001f08:	4ab5      	ldr	r2, [pc, #724]	@ (80021e0 <__aeabi_dmul+0x318>)
 8001f0a:	468a      	mov	sl, r1
 8001f0c:	189d      	adds	r5, r3, r2
 8001f0e:	2300      	movs	r3, #0
 8001f10:	4698      	mov	r8, r3
 8001f12:	9302      	str	r3, [sp, #8]
 8001f14:	033c      	lsls	r4, r7, #12
 8001f16:	007b      	lsls	r3, r7, #1
 8001f18:	0ffa      	lsrs	r2, r7, #31
 8001f1a:	0030      	movs	r0, r6
 8001f1c:	0b24      	lsrs	r4, r4, #12
 8001f1e:	0d5b      	lsrs	r3, r3, #21
 8001f20:	9200      	str	r2, [sp, #0]
 8001f22:	d100      	bne.n	8001f26 <__aeabi_dmul+0x5e>
 8001f24:	e096      	b.n	8002054 <__aeabi_dmul+0x18c>
 8001f26:	4aad      	ldr	r2, [pc, #692]	@ (80021dc <__aeabi_dmul+0x314>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d031      	beq.n	8001f90 <__aeabi_dmul+0xc8>
 8001f2c:	0f72      	lsrs	r2, r6, #29
 8001f2e:	00e4      	lsls	r4, r4, #3
 8001f30:	4322      	orrs	r2, r4
 8001f32:	2480      	movs	r4, #128	@ 0x80
 8001f34:	0424      	lsls	r4, r4, #16
 8001f36:	4314      	orrs	r4, r2
 8001f38:	4aa9      	ldr	r2, [pc, #676]	@ (80021e0 <__aeabi_dmul+0x318>)
 8001f3a:	00f0      	lsls	r0, r6, #3
 8001f3c:	4694      	mov	ip, r2
 8001f3e:	4463      	add	r3, ip
 8001f40:	195b      	adds	r3, r3, r5
 8001f42:	1c5a      	adds	r2, r3, #1
 8001f44:	9201      	str	r2, [sp, #4]
 8001f46:	4642      	mov	r2, r8
 8001f48:	2600      	movs	r6, #0
 8001f4a:	2a0a      	cmp	r2, #10
 8001f4c:	dc42      	bgt.n	8001fd4 <__aeabi_dmul+0x10c>
 8001f4e:	465a      	mov	r2, fp
 8001f50:	9900      	ldr	r1, [sp, #0]
 8001f52:	404a      	eors	r2, r1
 8001f54:	4693      	mov	fp, r2
 8001f56:	4642      	mov	r2, r8
 8001f58:	2a02      	cmp	r2, #2
 8001f5a:	dc32      	bgt.n	8001fc2 <__aeabi_dmul+0xfa>
 8001f5c:	3a01      	subs	r2, #1
 8001f5e:	2a01      	cmp	r2, #1
 8001f60:	d900      	bls.n	8001f64 <__aeabi_dmul+0x9c>
 8001f62:	e149      	b.n	80021f8 <__aeabi_dmul+0x330>
 8001f64:	2e02      	cmp	r6, #2
 8001f66:	d100      	bne.n	8001f6a <__aeabi_dmul+0xa2>
 8001f68:	e0ca      	b.n	8002100 <__aeabi_dmul+0x238>
 8001f6a:	2e01      	cmp	r6, #1
 8001f6c:	d13d      	bne.n	8001fea <__aeabi_dmul+0x122>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	2400      	movs	r4, #0
 8001f72:	2200      	movs	r2, #0
 8001f74:	0010      	movs	r0, r2
 8001f76:	465a      	mov	r2, fp
 8001f78:	051b      	lsls	r3, r3, #20
 8001f7a:	4323      	orrs	r3, r4
 8001f7c:	07d2      	lsls	r2, r2, #31
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	0019      	movs	r1, r3
 8001f82:	b007      	add	sp, #28
 8001f84:	bcf0      	pop	{r4, r5, r6, r7}
 8001f86:	46bb      	mov	fp, r7
 8001f88:	46b2      	mov	sl, r6
 8001f8a:	46a9      	mov	r9, r5
 8001f8c:	46a0      	mov	r8, r4
 8001f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f90:	4b92      	ldr	r3, [pc, #584]	@ (80021dc <__aeabi_dmul+0x314>)
 8001f92:	4326      	orrs	r6, r4
 8001f94:	18eb      	adds	r3, r5, r3
 8001f96:	2e00      	cmp	r6, #0
 8001f98:	d100      	bne.n	8001f9c <__aeabi_dmul+0xd4>
 8001f9a:	e0bb      	b.n	8002114 <__aeabi_dmul+0x24c>
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	4641      	mov	r1, r8
 8001fa0:	4311      	orrs	r1, r2
 8001fa2:	465a      	mov	r2, fp
 8001fa4:	4688      	mov	r8, r1
 8001fa6:	9900      	ldr	r1, [sp, #0]
 8001fa8:	404a      	eors	r2, r1
 8001faa:	2180      	movs	r1, #128	@ 0x80
 8001fac:	0109      	lsls	r1, r1, #4
 8001fae:	468c      	mov	ip, r1
 8001fb0:	0029      	movs	r1, r5
 8001fb2:	4461      	add	r1, ip
 8001fb4:	9101      	str	r1, [sp, #4]
 8001fb6:	4641      	mov	r1, r8
 8001fb8:	290a      	cmp	r1, #10
 8001fba:	dd00      	ble.n	8001fbe <__aeabi_dmul+0xf6>
 8001fbc:	e233      	b.n	8002426 <__aeabi_dmul+0x55e>
 8001fbe:	4693      	mov	fp, r2
 8001fc0:	2603      	movs	r6, #3
 8001fc2:	4642      	mov	r2, r8
 8001fc4:	2701      	movs	r7, #1
 8001fc6:	4097      	lsls	r7, r2
 8001fc8:	21a6      	movs	r1, #166	@ 0xa6
 8001fca:	003a      	movs	r2, r7
 8001fcc:	00c9      	lsls	r1, r1, #3
 8001fce:	400a      	ands	r2, r1
 8001fd0:	420f      	tst	r7, r1
 8001fd2:	d031      	beq.n	8002038 <__aeabi_dmul+0x170>
 8001fd4:	9e02      	ldr	r6, [sp, #8]
 8001fd6:	2e02      	cmp	r6, #2
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dmul+0x114>
 8001fda:	e235      	b.n	8002448 <__aeabi_dmul+0x580>
 8001fdc:	2e03      	cmp	r6, #3
 8001fde:	d100      	bne.n	8001fe2 <__aeabi_dmul+0x11a>
 8001fe0:	e1d2      	b.n	8002388 <__aeabi_dmul+0x4c0>
 8001fe2:	4654      	mov	r4, sl
 8001fe4:	4648      	mov	r0, r9
 8001fe6:	2e01      	cmp	r6, #1
 8001fe8:	d0c1      	beq.n	8001f6e <__aeabi_dmul+0xa6>
 8001fea:	9a01      	ldr	r2, [sp, #4]
 8001fec:	4b7d      	ldr	r3, [pc, #500]	@ (80021e4 <__aeabi_dmul+0x31c>)
 8001fee:	4694      	mov	ip, r2
 8001ff0:	4463      	add	r3, ip
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	dc00      	bgt.n	8001ff8 <__aeabi_dmul+0x130>
 8001ff6:	e0c0      	b.n	800217a <__aeabi_dmul+0x2b2>
 8001ff8:	0742      	lsls	r2, r0, #29
 8001ffa:	d009      	beq.n	8002010 <__aeabi_dmul+0x148>
 8001ffc:	220f      	movs	r2, #15
 8001ffe:	4002      	ands	r2, r0
 8002000:	2a04      	cmp	r2, #4
 8002002:	d005      	beq.n	8002010 <__aeabi_dmul+0x148>
 8002004:	1d02      	adds	r2, r0, #4
 8002006:	4282      	cmp	r2, r0
 8002008:	4180      	sbcs	r0, r0
 800200a:	4240      	negs	r0, r0
 800200c:	1824      	adds	r4, r4, r0
 800200e:	0010      	movs	r0, r2
 8002010:	01e2      	lsls	r2, r4, #7
 8002012:	d506      	bpl.n	8002022 <__aeabi_dmul+0x15a>
 8002014:	4b74      	ldr	r3, [pc, #464]	@ (80021e8 <__aeabi_dmul+0x320>)
 8002016:	9a01      	ldr	r2, [sp, #4]
 8002018:	401c      	ands	r4, r3
 800201a:	2380      	movs	r3, #128	@ 0x80
 800201c:	4694      	mov	ip, r2
 800201e:	00db      	lsls	r3, r3, #3
 8002020:	4463      	add	r3, ip
 8002022:	4a72      	ldr	r2, [pc, #456]	@ (80021ec <__aeabi_dmul+0x324>)
 8002024:	4293      	cmp	r3, r2
 8002026:	dc6b      	bgt.n	8002100 <__aeabi_dmul+0x238>
 8002028:	0762      	lsls	r2, r4, #29
 800202a:	08c0      	lsrs	r0, r0, #3
 800202c:	0264      	lsls	r4, r4, #9
 800202e:	055b      	lsls	r3, r3, #21
 8002030:	4302      	orrs	r2, r0
 8002032:	0b24      	lsrs	r4, r4, #12
 8002034:	0d5b      	lsrs	r3, r3, #21
 8002036:	e79d      	b.n	8001f74 <__aeabi_dmul+0xac>
 8002038:	2190      	movs	r1, #144	@ 0x90
 800203a:	0089      	lsls	r1, r1, #2
 800203c:	420f      	tst	r7, r1
 800203e:	d163      	bne.n	8002108 <__aeabi_dmul+0x240>
 8002040:	2288      	movs	r2, #136	@ 0x88
 8002042:	423a      	tst	r2, r7
 8002044:	d100      	bne.n	8002048 <__aeabi_dmul+0x180>
 8002046:	e0d7      	b.n	80021f8 <__aeabi_dmul+0x330>
 8002048:	9b00      	ldr	r3, [sp, #0]
 800204a:	46a2      	mov	sl, r4
 800204c:	469b      	mov	fp, r3
 800204e:	4681      	mov	r9, r0
 8002050:	9602      	str	r6, [sp, #8]
 8002052:	e7bf      	b.n	8001fd4 <__aeabi_dmul+0x10c>
 8002054:	0023      	movs	r3, r4
 8002056:	4333      	orrs	r3, r6
 8002058:	d100      	bne.n	800205c <__aeabi_dmul+0x194>
 800205a:	e07f      	b.n	800215c <__aeabi_dmul+0x294>
 800205c:	2c00      	cmp	r4, #0
 800205e:	d100      	bne.n	8002062 <__aeabi_dmul+0x19a>
 8002060:	e1ad      	b.n	80023be <__aeabi_dmul+0x4f6>
 8002062:	0020      	movs	r0, r4
 8002064:	f000 feec 	bl	8002e40 <__clzsi2>
 8002068:	0002      	movs	r2, r0
 800206a:	0003      	movs	r3, r0
 800206c:	3a0b      	subs	r2, #11
 800206e:	201d      	movs	r0, #29
 8002070:	0019      	movs	r1, r3
 8002072:	1a82      	subs	r2, r0, r2
 8002074:	0030      	movs	r0, r6
 8002076:	3908      	subs	r1, #8
 8002078:	40d0      	lsrs	r0, r2
 800207a:	408c      	lsls	r4, r1
 800207c:	4304      	orrs	r4, r0
 800207e:	0030      	movs	r0, r6
 8002080:	4088      	lsls	r0, r1
 8002082:	4a5b      	ldr	r2, [pc, #364]	@ (80021f0 <__aeabi_dmul+0x328>)
 8002084:	1aeb      	subs	r3, r5, r3
 8002086:	4694      	mov	ip, r2
 8002088:	4463      	add	r3, ip
 800208a:	1c5a      	adds	r2, r3, #1
 800208c:	9201      	str	r2, [sp, #4]
 800208e:	4642      	mov	r2, r8
 8002090:	2600      	movs	r6, #0
 8002092:	2a0a      	cmp	r2, #10
 8002094:	dc00      	bgt.n	8002098 <__aeabi_dmul+0x1d0>
 8002096:	e75a      	b.n	8001f4e <__aeabi_dmul+0x86>
 8002098:	e79c      	b.n	8001fd4 <__aeabi_dmul+0x10c>
 800209a:	4653      	mov	r3, sl
 800209c:	4303      	orrs	r3, r0
 800209e:	4699      	mov	r9, r3
 80020a0:	d054      	beq.n	800214c <__aeabi_dmul+0x284>
 80020a2:	4653      	mov	r3, sl
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d100      	bne.n	80020aa <__aeabi_dmul+0x1e2>
 80020a8:	e177      	b.n	800239a <__aeabi_dmul+0x4d2>
 80020aa:	4650      	mov	r0, sl
 80020ac:	f000 fec8 	bl	8002e40 <__clzsi2>
 80020b0:	230b      	movs	r3, #11
 80020b2:	425b      	negs	r3, r3
 80020b4:	469c      	mov	ip, r3
 80020b6:	0002      	movs	r2, r0
 80020b8:	4484      	add	ip, r0
 80020ba:	0011      	movs	r1, r2
 80020bc:	4650      	mov	r0, sl
 80020be:	3908      	subs	r1, #8
 80020c0:	4088      	lsls	r0, r1
 80020c2:	231d      	movs	r3, #29
 80020c4:	4680      	mov	r8, r0
 80020c6:	4660      	mov	r0, ip
 80020c8:	1a1b      	subs	r3, r3, r0
 80020ca:	0020      	movs	r0, r4
 80020cc:	40d8      	lsrs	r0, r3
 80020ce:	0003      	movs	r3, r0
 80020d0:	4640      	mov	r0, r8
 80020d2:	4303      	orrs	r3, r0
 80020d4:	469a      	mov	sl, r3
 80020d6:	0023      	movs	r3, r4
 80020d8:	408b      	lsls	r3, r1
 80020da:	4699      	mov	r9, r3
 80020dc:	2300      	movs	r3, #0
 80020de:	4d44      	ldr	r5, [pc, #272]	@ (80021f0 <__aeabi_dmul+0x328>)
 80020e0:	4698      	mov	r8, r3
 80020e2:	1aad      	subs	r5, r5, r2
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	e715      	b.n	8001f14 <__aeabi_dmul+0x4c>
 80020e8:	4652      	mov	r2, sl
 80020ea:	4302      	orrs	r2, r0
 80020ec:	4691      	mov	r9, r2
 80020ee:	d126      	bne.n	800213e <__aeabi_dmul+0x276>
 80020f0:	2200      	movs	r2, #0
 80020f2:	001d      	movs	r5, r3
 80020f4:	2302      	movs	r3, #2
 80020f6:	4692      	mov	sl, r2
 80020f8:	3208      	adds	r2, #8
 80020fa:	4690      	mov	r8, r2
 80020fc:	9302      	str	r3, [sp, #8]
 80020fe:	e709      	b.n	8001f14 <__aeabi_dmul+0x4c>
 8002100:	2400      	movs	r4, #0
 8002102:	2200      	movs	r2, #0
 8002104:	4b35      	ldr	r3, [pc, #212]	@ (80021dc <__aeabi_dmul+0x314>)
 8002106:	e735      	b.n	8001f74 <__aeabi_dmul+0xac>
 8002108:	2300      	movs	r3, #0
 800210a:	2480      	movs	r4, #128	@ 0x80
 800210c:	469b      	mov	fp, r3
 800210e:	0324      	lsls	r4, r4, #12
 8002110:	4b32      	ldr	r3, [pc, #200]	@ (80021dc <__aeabi_dmul+0x314>)
 8002112:	e72f      	b.n	8001f74 <__aeabi_dmul+0xac>
 8002114:	2202      	movs	r2, #2
 8002116:	4641      	mov	r1, r8
 8002118:	4311      	orrs	r1, r2
 800211a:	2280      	movs	r2, #128	@ 0x80
 800211c:	0112      	lsls	r2, r2, #4
 800211e:	4694      	mov	ip, r2
 8002120:	002a      	movs	r2, r5
 8002122:	4462      	add	r2, ip
 8002124:	4688      	mov	r8, r1
 8002126:	9201      	str	r2, [sp, #4]
 8002128:	290a      	cmp	r1, #10
 800212a:	dd00      	ble.n	800212e <__aeabi_dmul+0x266>
 800212c:	e752      	b.n	8001fd4 <__aeabi_dmul+0x10c>
 800212e:	465a      	mov	r2, fp
 8002130:	2000      	movs	r0, #0
 8002132:	9900      	ldr	r1, [sp, #0]
 8002134:	0004      	movs	r4, r0
 8002136:	404a      	eors	r2, r1
 8002138:	4693      	mov	fp, r2
 800213a:	2602      	movs	r6, #2
 800213c:	e70b      	b.n	8001f56 <__aeabi_dmul+0x8e>
 800213e:	220c      	movs	r2, #12
 8002140:	001d      	movs	r5, r3
 8002142:	2303      	movs	r3, #3
 8002144:	4681      	mov	r9, r0
 8002146:	4690      	mov	r8, r2
 8002148:	9302      	str	r3, [sp, #8]
 800214a:	e6e3      	b.n	8001f14 <__aeabi_dmul+0x4c>
 800214c:	2300      	movs	r3, #0
 800214e:	469a      	mov	sl, r3
 8002150:	3304      	adds	r3, #4
 8002152:	4698      	mov	r8, r3
 8002154:	3b03      	subs	r3, #3
 8002156:	2500      	movs	r5, #0
 8002158:	9302      	str	r3, [sp, #8]
 800215a:	e6db      	b.n	8001f14 <__aeabi_dmul+0x4c>
 800215c:	4642      	mov	r2, r8
 800215e:	3301      	adds	r3, #1
 8002160:	431a      	orrs	r2, r3
 8002162:	002b      	movs	r3, r5
 8002164:	4690      	mov	r8, r2
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	9201      	str	r2, [sp, #4]
 800216a:	4642      	mov	r2, r8
 800216c:	2400      	movs	r4, #0
 800216e:	2000      	movs	r0, #0
 8002170:	2601      	movs	r6, #1
 8002172:	2a0a      	cmp	r2, #10
 8002174:	dc00      	bgt.n	8002178 <__aeabi_dmul+0x2b0>
 8002176:	e6ea      	b.n	8001f4e <__aeabi_dmul+0x86>
 8002178:	e72c      	b.n	8001fd4 <__aeabi_dmul+0x10c>
 800217a:	2201      	movs	r2, #1
 800217c:	1ad2      	subs	r2, r2, r3
 800217e:	2a38      	cmp	r2, #56	@ 0x38
 8002180:	dd00      	ble.n	8002184 <__aeabi_dmul+0x2bc>
 8002182:	e6f4      	b.n	8001f6e <__aeabi_dmul+0xa6>
 8002184:	2a1f      	cmp	r2, #31
 8002186:	dc00      	bgt.n	800218a <__aeabi_dmul+0x2c2>
 8002188:	e12a      	b.n	80023e0 <__aeabi_dmul+0x518>
 800218a:	211f      	movs	r1, #31
 800218c:	4249      	negs	r1, r1
 800218e:	1acb      	subs	r3, r1, r3
 8002190:	0021      	movs	r1, r4
 8002192:	40d9      	lsrs	r1, r3
 8002194:	000b      	movs	r3, r1
 8002196:	2a20      	cmp	r2, #32
 8002198:	d005      	beq.n	80021a6 <__aeabi_dmul+0x2de>
 800219a:	4a16      	ldr	r2, [pc, #88]	@ (80021f4 <__aeabi_dmul+0x32c>)
 800219c:	9d01      	ldr	r5, [sp, #4]
 800219e:	4694      	mov	ip, r2
 80021a0:	4465      	add	r5, ip
 80021a2:	40ac      	lsls	r4, r5
 80021a4:	4320      	orrs	r0, r4
 80021a6:	1e42      	subs	r2, r0, #1
 80021a8:	4190      	sbcs	r0, r2
 80021aa:	4318      	orrs	r0, r3
 80021ac:	2307      	movs	r3, #7
 80021ae:	0019      	movs	r1, r3
 80021b0:	2400      	movs	r4, #0
 80021b2:	4001      	ands	r1, r0
 80021b4:	4203      	tst	r3, r0
 80021b6:	d00c      	beq.n	80021d2 <__aeabi_dmul+0x30a>
 80021b8:	230f      	movs	r3, #15
 80021ba:	4003      	ands	r3, r0
 80021bc:	2b04      	cmp	r3, #4
 80021be:	d100      	bne.n	80021c2 <__aeabi_dmul+0x2fa>
 80021c0:	e140      	b.n	8002444 <__aeabi_dmul+0x57c>
 80021c2:	1d03      	adds	r3, r0, #4
 80021c4:	4283      	cmp	r3, r0
 80021c6:	41a4      	sbcs	r4, r4
 80021c8:	0018      	movs	r0, r3
 80021ca:	4264      	negs	r4, r4
 80021cc:	0761      	lsls	r1, r4, #29
 80021ce:	0264      	lsls	r4, r4, #9
 80021d0:	0b24      	lsrs	r4, r4, #12
 80021d2:	08c2      	lsrs	r2, r0, #3
 80021d4:	2300      	movs	r3, #0
 80021d6:	430a      	orrs	r2, r1
 80021d8:	e6cc      	b.n	8001f74 <__aeabi_dmul+0xac>
 80021da:	46c0      	nop			@ (mov r8, r8)
 80021dc:	000007ff 	.word	0x000007ff
 80021e0:	fffffc01 	.word	0xfffffc01
 80021e4:	000003ff 	.word	0x000003ff
 80021e8:	feffffff 	.word	0xfeffffff
 80021ec:	000007fe 	.word	0x000007fe
 80021f0:	fffffc0d 	.word	0xfffffc0d
 80021f4:	0000043e 	.word	0x0000043e
 80021f8:	4649      	mov	r1, r9
 80021fa:	464a      	mov	r2, r9
 80021fc:	0409      	lsls	r1, r1, #16
 80021fe:	0c09      	lsrs	r1, r1, #16
 8002200:	000d      	movs	r5, r1
 8002202:	0c16      	lsrs	r6, r2, #16
 8002204:	0c02      	lsrs	r2, r0, #16
 8002206:	0400      	lsls	r0, r0, #16
 8002208:	0c00      	lsrs	r0, r0, #16
 800220a:	4345      	muls	r5, r0
 800220c:	46ac      	mov	ip, r5
 800220e:	0005      	movs	r5, r0
 8002210:	4375      	muls	r5, r6
 8002212:	46a8      	mov	r8, r5
 8002214:	0015      	movs	r5, r2
 8002216:	000f      	movs	r7, r1
 8002218:	4375      	muls	r5, r6
 800221a:	9200      	str	r2, [sp, #0]
 800221c:	9502      	str	r5, [sp, #8]
 800221e:	002a      	movs	r2, r5
 8002220:	9d00      	ldr	r5, [sp, #0]
 8002222:	436f      	muls	r7, r5
 8002224:	4665      	mov	r5, ip
 8002226:	0c2d      	lsrs	r5, r5, #16
 8002228:	46a9      	mov	r9, r5
 800222a:	4447      	add	r7, r8
 800222c:	444f      	add	r7, r9
 800222e:	45b8      	cmp	r8, r7
 8002230:	d905      	bls.n	800223e <__aeabi_dmul+0x376>
 8002232:	0015      	movs	r5, r2
 8002234:	2280      	movs	r2, #128	@ 0x80
 8002236:	0252      	lsls	r2, r2, #9
 8002238:	4690      	mov	r8, r2
 800223a:	4445      	add	r5, r8
 800223c:	9502      	str	r5, [sp, #8]
 800223e:	0c3d      	lsrs	r5, r7, #16
 8002240:	9503      	str	r5, [sp, #12]
 8002242:	4665      	mov	r5, ip
 8002244:	042d      	lsls	r5, r5, #16
 8002246:	043f      	lsls	r7, r7, #16
 8002248:	0c2d      	lsrs	r5, r5, #16
 800224a:	46ac      	mov	ip, r5
 800224c:	003d      	movs	r5, r7
 800224e:	4465      	add	r5, ip
 8002250:	9504      	str	r5, [sp, #16]
 8002252:	0c25      	lsrs	r5, r4, #16
 8002254:	0424      	lsls	r4, r4, #16
 8002256:	0c24      	lsrs	r4, r4, #16
 8002258:	46ac      	mov	ip, r5
 800225a:	0025      	movs	r5, r4
 800225c:	4375      	muls	r5, r6
 800225e:	46a8      	mov	r8, r5
 8002260:	4665      	mov	r5, ip
 8002262:	000f      	movs	r7, r1
 8002264:	4369      	muls	r1, r5
 8002266:	4441      	add	r1, r8
 8002268:	4689      	mov	r9, r1
 800226a:	4367      	muls	r7, r4
 800226c:	0c39      	lsrs	r1, r7, #16
 800226e:	4449      	add	r1, r9
 8002270:	436e      	muls	r6, r5
 8002272:	4588      	cmp	r8, r1
 8002274:	d903      	bls.n	800227e <__aeabi_dmul+0x3b6>
 8002276:	2280      	movs	r2, #128	@ 0x80
 8002278:	0252      	lsls	r2, r2, #9
 800227a:	4690      	mov	r8, r2
 800227c:	4446      	add	r6, r8
 800227e:	0c0d      	lsrs	r5, r1, #16
 8002280:	46a8      	mov	r8, r5
 8002282:	0035      	movs	r5, r6
 8002284:	4445      	add	r5, r8
 8002286:	9505      	str	r5, [sp, #20]
 8002288:	9d03      	ldr	r5, [sp, #12]
 800228a:	043f      	lsls	r7, r7, #16
 800228c:	46a8      	mov	r8, r5
 800228e:	0c3f      	lsrs	r7, r7, #16
 8002290:	0409      	lsls	r1, r1, #16
 8002292:	19c9      	adds	r1, r1, r7
 8002294:	4488      	add	r8, r1
 8002296:	4645      	mov	r5, r8
 8002298:	9503      	str	r5, [sp, #12]
 800229a:	4655      	mov	r5, sl
 800229c:	042e      	lsls	r6, r5, #16
 800229e:	0c36      	lsrs	r6, r6, #16
 80022a0:	0c2f      	lsrs	r7, r5, #16
 80022a2:	0035      	movs	r5, r6
 80022a4:	4345      	muls	r5, r0
 80022a6:	4378      	muls	r0, r7
 80022a8:	4681      	mov	r9, r0
 80022aa:	0038      	movs	r0, r7
 80022ac:	46a8      	mov	r8, r5
 80022ae:	0c2d      	lsrs	r5, r5, #16
 80022b0:	46aa      	mov	sl, r5
 80022b2:	9a00      	ldr	r2, [sp, #0]
 80022b4:	4350      	muls	r0, r2
 80022b6:	4372      	muls	r2, r6
 80022b8:	444a      	add	r2, r9
 80022ba:	4452      	add	r2, sl
 80022bc:	4591      	cmp	r9, r2
 80022be:	d903      	bls.n	80022c8 <__aeabi_dmul+0x400>
 80022c0:	2580      	movs	r5, #128	@ 0x80
 80022c2:	026d      	lsls	r5, r5, #9
 80022c4:	46a9      	mov	r9, r5
 80022c6:	4448      	add	r0, r9
 80022c8:	0c15      	lsrs	r5, r2, #16
 80022ca:	46a9      	mov	r9, r5
 80022cc:	4645      	mov	r5, r8
 80022ce:	042d      	lsls	r5, r5, #16
 80022d0:	0c2d      	lsrs	r5, r5, #16
 80022d2:	46a8      	mov	r8, r5
 80022d4:	4665      	mov	r5, ip
 80022d6:	437d      	muls	r5, r7
 80022d8:	0412      	lsls	r2, r2, #16
 80022da:	4448      	add	r0, r9
 80022dc:	4490      	add	r8, r2
 80022de:	46a9      	mov	r9, r5
 80022e0:	0032      	movs	r2, r6
 80022e2:	4665      	mov	r5, ip
 80022e4:	4362      	muls	r2, r4
 80022e6:	436e      	muls	r6, r5
 80022e8:	437c      	muls	r4, r7
 80022ea:	0c17      	lsrs	r7, r2, #16
 80022ec:	1936      	adds	r6, r6, r4
 80022ee:	19bf      	adds	r7, r7, r6
 80022f0:	42bc      	cmp	r4, r7
 80022f2:	d903      	bls.n	80022fc <__aeabi_dmul+0x434>
 80022f4:	2480      	movs	r4, #128	@ 0x80
 80022f6:	0264      	lsls	r4, r4, #9
 80022f8:	46a4      	mov	ip, r4
 80022fa:	44e1      	add	r9, ip
 80022fc:	9c02      	ldr	r4, [sp, #8]
 80022fe:	9e03      	ldr	r6, [sp, #12]
 8002300:	46a4      	mov	ip, r4
 8002302:	9d05      	ldr	r5, [sp, #20]
 8002304:	4466      	add	r6, ip
 8002306:	428e      	cmp	r6, r1
 8002308:	4189      	sbcs	r1, r1
 800230a:	46ac      	mov	ip, r5
 800230c:	0412      	lsls	r2, r2, #16
 800230e:	043c      	lsls	r4, r7, #16
 8002310:	0c12      	lsrs	r2, r2, #16
 8002312:	18a2      	adds	r2, r4, r2
 8002314:	4462      	add	r2, ip
 8002316:	4249      	negs	r1, r1
 8002318:	1854      	adds	r4, r2, r1
 800231a:	4446      	add	r6, r8
 800231c:	46a4      	mov	ip, r4
 800231e:	4546      	cmp	r6, r8
 8002320:	41a4      	sbcs	r4, r4
 8002322:	4682      	mov	sl, r0
 8002324:	4264      	negs	r4, r4
 8002326:	46a0      	mov	r8, r4
 8002328:	42aa      	cmp	r2, r5
 800232a:	4192      	sbcs	r2, r2
 800232c:	458c      	cmp	ip, r1
 800232e:	4189      	sbcs	r1, r1
 8002330:	44e2      	add	sl, ip
 8002332:	44d0      	add	r8, sl
 8002334:	4249      	negs	r1, r1
 8002336:	4252      	negs	r2, r2
 8002338:	430a      	orrs	r2, r1
 800233a:	45a0      	cmp	r8, r4
 800233c:	41a4      	sbcs	r4, r4
 800233e:	4582      	cmp	sl, r0
 8002340:	4189      	sbcs	r1, r1
 8002342:	4264      	negs	r4, r4
 8002344:	4249      	negs	r1, r1
 8002346:	430c      	orrs	r4, r1
 8002348:	4641      	mov	r1, r8
 800234a:	0c3f      	lsrs	r7, r7, #16
 800234c:	19d2      	adds	r2, r2, r7
 800234e:	1912      	adds	r2, r2, r4
 8002350:	0dcc      	lsrs	r4, r1, #23
 8002352:	9904      	ldr	r1, [sp, #16]
 8002354:	0270      	lsls	r0, r6, #9
 8002356:	4308      	orrs	r0, r1
 8002358:	1e41      	subs	r1, r0, #1
 800235a:	4188      	sbcs	r0, r1
 800235c:	4641      	mov	r1, r8
 800235e:	444a      	add	r2, r9
 8002360:	0df6      	lsrs	r6, r6, #23
 8002362:	0252      	lsls	r2, r2, #9
 8002364:	4330      	orrs	r0, r6
 8002366:	0249      	lsls	r1, r1, #9
 8002368:	4314      	orrs	r4, r2
 800236a:	4308      	orrs	r0, r1
 800236c:	01d2      	lsls	r2, r2, #7
 800236e:	d535      	bpl.n	80023dc <__aeabi_dmul+0x514>
 8002370:	2201      	movs	r2, #1
 8002372:	0843      	lsrs	r3, r0, #1
 8002374:	4002      	ands	r2, r0
 8002376:	4313      	orrs	r3, r2
 8002378:	07e0      	lsls	r0, r4, #31
 800237a:	4318      	orrs	r0, r3
 800237c:	0864      	lsrs	r4, r4, #1
 800237e:	e634      	b.n	8001fea <__aeabi_dmul+0x122>
 8002380:	9b00      	ldr	r3, [sp, #0]
 8002382:	46a2      	mov	sl, r4
 8002384:	469b      	mov	fp, r3
 8002386:	4681      	mov	r9, r0
 8002388:	2480      	movs	r4, #128	@ 0x80
 800238a:	4653      	mov	r3, sl
 800238c:	0324      	lsls	r4, r4, #12
 800238e:	431c      	orrs	r4, r3
 8002390:	0324      	lsls	r4, r4, #12
 8002392:	464a      	mov	r2, r9
 8002394:	4b2e      	ldr	r3, [pc, #184]	@ (8002450 <__aeabi_dmul+0x588>)
 8002396:	0b24      	lsrs	r4, r4, #12
 8002398:	e5ec      	b.n	8001f74 <__aeabi_dmul+0xac>
 800239a:	f000 fd51 	bl	8002e40 <__clzsi2>
 800239e:	2315      	movs	r3, #21
 80023a0:	469c      	mov	ip, r3
 80023a2:	4484      	add	ip, r0
 80023a4:	0002      	movs	r2, r0
 80023a6:	4663      	mov	r3, ip
 80023a8:	3220      	adds	r2, #32
 80023aa:	2b1c      	cmp	r3, #28
 80023ac:	dc00      	bgt.n	80023b0 <__aeabi_dmul+0x4e8>
 80023ae:	e684      	b.n	80020ba <__aeabi_dmul+0x1f2>
 80023b0:	2300      	movs	r3, #0
 80023b2:	4699      	mov	r9, r3
 80023b4:	0023      	movs	r3, r4
 80023b6:	3808      	subs	r0, #8
 80023b8:	4083      	lsls	r3, r0
 80023ba:	469a      	mov	sl, r3
 80023bc:	e68e      	b.n	80020dc <__aeabi_dmul+0x214>
 80023be:	f000 fd3f 	bl	8002e40 <__clzsi2>
 80023c2:	0002      	movs	r2, r0
 80023c4:	0003      	movs	r3, r0
 80023c6:	3215      	adds	r2, #21
 80023c8:	3320      	adds	r3, #32
 80023ca:	2a1c      	cmp	r2, #28
 80023cc:	dc00      	bgt.n	80023d0 <__aeabi_dmul+0x508>
 80023ce:	e64e      	b.n	800206e <__aeabi_dmul+0x1a6>
 80023d0:	0002      	movs	r2, r0
 80023d2:	0034      	movs	r4, r6
 80023d4:	3a08      	subs	r2, #8
 80023d6:	2000      	movs	r0, #0
 80023d8:	4094      	lsls	r4, r2
 80023da:	e652      	b.n	8002082 <__aeabi_dmul+0x1ba>
 80023dc:	9301      	str	r3, [sp, #4]
 80023de:	e604      	b.n	8001fea <__aeabi_dmul+0x122>
 80023e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002454 <__aeabi_dmul+0x58c>)
 80023e2:	0021      	movs	r1, r4
 80023e4:	469c      	mov	ip, r3
 80023e6:	0003      	movs	r3, r0
 80023e8:	9d01      	ldr	r5, [sp, #4]
 80023ea:	40d3      	lsrs	r3, r2
 80023ec:	4465      	add	r5, ip
 80023ee:	40a9      	lsls	r1, r5
 80023f0:	4319      	orrs	r1, r3
 80023f2:	0003      	movs	r3, r0
 80023f4:	40ab      	lsls	r3, r5
 80023f6:	1e58      	subs	r0, r3, #1
 80023f8:	4183      	sbcs	r3, r0
 80023fa:	4319      	orrs	r1, r3
 80023fc:	0008      	movs	r0, r1
 80023fe:	40d4      	lsrs	r4, r2
 8002400:	074b      	lsls	r3, r1, #29
 8002402:	d009      	beq.n	8002418 <__aeabi_dmul+0x550>
 8002404:	230f      	movs	r3, #15
 8002406:	400b      	ands	r3, r1
 8002408:	2b04      	cmp	r3, #4
 800240a:	d005      	beq.n	8002418 <__aeabi_dmul+0x550>
 800240c:	1d0b      	adds	r3, r1, #4
 800240e:	428b      	cmp	r3, r1
 8002410:	4180      	sbcs	r0, r0
 8002412:	4240      	negs	r0, r0
 8002414:	1824      	adds	r4, r4, r0
 8002416:	0018      	movs	r0, r3
 8002418:	0223      	lsls	r3, r4, #8
 800241a:	d400      	bmi.n	800241e <__aeabi_dmul+0x556>
 800241c:	e6d6      	b.n	80021cc <__aeabi_dmul+0x304>
 800241e:	2301      	movs	r3, #1
 8002420:	2400      	movs	r4, #0
 8002422:	2200      	movs	r2, #0
 8002424:	e5a6      	b.n	8001f74 <__aeabi_dmul+0xac>
 8002426:	290f      	cmp	r1, #15
 8002428:	d1aa      	bne.n	8002380 <__aeabi_dmul+0x4b8>
 800242a:	2380      	movs	r3, #128	@ 0x80
 800242c:	4652      	mov	r2, sl
 800242e:	031b      	lsls	r3, r3, #12
 8002430:	421a      	tst	r2, r3
 8002432:	d0a9      	beq.n	8002388 <__aeabi_dmul+0x4c0>
 8002434:	421c      	tst	r4, r3
 8002436:	d1a7      	bne.n	8002388 <__aeabi_dmul+0x4c0>
 8002438:	431c      	orrs	r4, r3
 800243a:	9b00      	ldr	r3, [sp, #0]
 800243c:	0002      	movs	r2, r0
 800243e:	469b      	mov	fp, r3
 8002440:	4b03      	ldr	r3, [pc, #12]	@ (8002450 <__aeabi_dmul+0x588>)
 8002442:	e597      	b.n	8001f74 <__aeabi_dmul+0xac>
 8002444:	2400      	movs	r4, #0
 8002446:	e6c1      	b.n	80021cc <__aeabi_dmul+0x304>
 8002448:	2400      	movs	r4, #0
 800244a:	4b01      	ldr	r3, [pc, #4]	@ (8002450 <__aeabi_dmul+0x588>)
 800244c:	0022      	movs	r2, r4
 800244e:	e591      	b.n	8001f74 <__aeabi_dmul+0xac>
 8002450:	000007ff 	.word	0x000007ff
 8002454:	0000041e 	.word	0x0000041e

08002458 <__aeabi_dsub>:
 8002458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245a:	464e      	mov	r6, r9
 800245c:	4645      	mov	r5, r8
 800245e:	46de      	mov	lr, fp
 8002460:	4657      	mov	r7, sl
 8002462:	b5e0      	push	{r5, r6, r7, lr}
 8002464:	b085      	sub	sp, #20
 8002466:	9000      	str	r0, [sp, #0]
 8002468:	9101      	str	r1, [sp, #4]
 800246a:	030c      	lsls	r4, r1, #12
 800246c:	004f      	lsls	r7, r1, #1
 800246e:	0fce      	lsrs	r6, r1, #31
 8002470:	0a61      	lsrs	r1, r4, #9
 8002472:	9c00      	ldr	r4, [sp, #0]
 8002474:	46b0      	mov	r8, r6
 8002476:	0f64      	lsrs	r4, r4, #29
 8002478:	430c      	orrs	r4, r1
 800247a:	9900      	ldr	r1, [sp, #0]
 800247c:	0d7f      	lsrs	r7, r7, #21
 800247e:	00c8      	lsls	r0, r1, #3
 8002480:	0011      	movs	r1, r2
 8002482:	001a      	movs	r2, r3
 8002484:	031b      	lsls	r3, r3, #12
 8002486:	469c      	mov	ip, r3
 8002488:	9100      	str	r1, [sp, #0]
 800248a:	9201      	str	r2, [sp, #4]
 800248c:	0051      	lsls	r1, r2, #1
 800248e:	0d4b      	lsrs	r3, r1, #21
 8002490:	4699      	mov	r9, r3
 8002492:	9b01      	ldr	r3, [sp, #4]
 8002494:	9d00      	ldr	r5, [sp, #0]
 8002496:	0fd9      	lsrs	r1, r3, #31
 8002498:	4663      	mov	r3, ip
 800249a:	0f6a      	lsrs	r2, r5, #29
 800249c:	0a5b      	lsrs	r3, r3, #9
 800249e:	4313      	orrs	r3, r2
 80024a0:	00ea      	lsls	r2, r5, #3
 80024a2:	4694      	mov	ip, r2
 80024a4:	4693      	mov	fp, r2
 80024a6:	4ac1      	ldr	r2, [pc, #772]	@ (80027ac <__aeabi_dsub+0x354>)
 80024a8:	9003      	str	r0, [sp, #12]
 80024aa:	9302      	str	r3, [sp, #8]
 80024ac:	4591      	cmp	r9, r2
 80024ae:	d100      	bne.n	80024b2 <__aeabi_dsub+0x5a>
 80024b0:	e0cd      	b.n	800264e <__aeabi_dsub+0x1f6>
 80024b2:	2501      	movs	r5, #1
 80024b4:	4069      	eors	r1, r5
 80024b6:	464d      	mov	r5, r9
 80024b8:	1b7d      	subs	r5, r7, r5
 80024ba:	46aa      	mov	sl, r5
 80024bc:	428e      	cmp	r6, r1
 80024be:	d100      	bne.n	80024c2 <__aeabi_dsub+0x6a>
 80024c0:	e080      	b.n	80025c4 <__aeabi_dsub+0x16c>
 80024c2:	2d00      	cmp	r5, #0
 80024c4:	dc00      	bgt.n	80024c8 <__aeabi_dsub+0x70>
 80024c6:	e335      	b.n	8002b34 <__aeabi_dsub+0x6dc>
 80024c8:	4649      	mov	r1, r9
 80024ca:	2900      	cmp	r1, #0
 80024cc:	d100      	bne.n	80024d0 <__aeabi_dsub+0x78>
 80024ce:	e0df      	b.n	8002690 <__aeabi_dsub+0x238>
 80024d0:	4297      	cmp	r7, r2
 80024d2:	d100      	bne.n	80024d6 <__aeabi_dsub+0x7e>
 80024d4:	e194      	b.n	8002800 <__aeabi_dsub+0x3a8>
 80024d6:	4652      	mov	r2, sl
 80024d8:	2501      	movs	r5, #1
 80024da:	2a38      	cmp	r2, #56	@ 0x38
 80024dc:	dc19      	bgt.n	8002512 <__aeabi_dsub+0xba>
 80024de:	2280      	movs	r2, #128	@ 0x80
 80024e0:	9b02      	ldr	r3, [sp, #8]
 80024e2:	0412      	lsls	r2, r2, #16
 80024e4:	4313      	orrs	r3, r2
 80024e6:	9302      	str	r3, [sp, #8]
 80024e8:	4652      	mov	r2, sl
 80024ea:	2a1f      	cmp	r2, #31
 80024ec:	dd00      	ble.n	80024f0 <__aeabi_dsub+0x98>
 80024ee:	e1e3      	b.n	80028b8 <__aeabi_dsub+0x460>
 80024f0:	4653      	mov	r3, sl
 80024f2:	2220      	movs	r2, #32
 80024f4:	4661      	mov	r1, ip
 80024f6:	9d02      	ldr	r5, [sp, #8]
 80024f8:	1ad2      	subs	r2, r2, r3
 80024fa:	4095      	lsls	r5, r2
 80024fc:	40d9      	lsrs	r1, r3
 80024fe:	430d      	orrs	r5, r1
 8002500:	4661      	mov	r1, ip
 8002502:	4091      	lsls	r1, r2
 8002504:	000a      	movs	r2, r1
 8002506:	1e51      	subs	r1, r2, #1
 8002508:	418a      	sbcs	r2, r1
 800250a:	4315      	orrs	r5, r2
 800250c:	9a02      	ldr	r2, [sp, #8]
 800250e:	40da      	lsrs	r2, r3
 8002510:	1aa4      	subs	r4, r4, r2
 8002512:	1b45      	subs	r5, r0, r5
 8002514:	42a8      	cmp	r0, r5
 8002516:	4180      	sbcs	r0, r0
 8002518:	4240      	negs	r0, r0
 800251a:	1a24      	subs	r4, r4, r0
 800251c:	0223      	lsls	r3, r4, #8
 800251e:	d400      	bmi.n	8002522 <__aeabi_dsub+0xca>
 8002520:	e13d      	b.n	800279e <__aeabi_dsub+0x346>
 8002522:	0264      	lsls	r4, r4, #9
 8002524:	0a64      	lsrs	r4, r4, #9
 8002526:	2c00      	cmp	r4, #0
 8002528:	d100      	bne.n	800252c <__aeabi_dsub+0xd4>
 800252a:	e147      	b.n	80027bc <__aeabi_dsub+0x364>
 800252c:	0020      	movs	r0, r4
 800252e:	f000 fc87 	bl	8002e40 <__clzsi2>
 8002532:	0003      	movs	r3, r0
 8002534:	3b08      	subs	r3, #8
 8002536:	2120      	movs	r1, #32
 8002538:	0028      	movs	r0, r5
 800253a:	1aca      	subs	r2, r1, r3
 800253c:	40d0      	lsrs	r0, r2
 800253e:	409c      	lsls	r4, r3
 8002540:	0002      	movs	r2, r0
 8002542:	409d      	lsls	r5, r3
 8002544:	4322      	orrs	r2, r4
 8002546:	429f      	cmp	r7, r3
 8002548:	dd00      	ble.n	800254c <__aeabi_dsub+0xf4>
 800254a:	e177      	b.n	800283c <__aeabi_dsub+0x3e4>
 800254c:	1bd8      	subs	r0, r3, r7
 800254e:	3001      	adds	r0, #1
 8002550:	1a09      	subs	r1, r1, r0
 8002552:	002c      	movs	r4, r5
 8002554:	408d      	lsls	r5, r1
 8002556:	40c4      	lsrs	r4, r0
 8002558:	1e6b      	subs	r3, r5, #1
 800255a:	419d      	sbcs	r5, r3
 800255c:	0013      	movs	r3, r2
 800255e:	40c2      	lsrs	r2, r0
 8002560:	408b      	lsls	r3, r1
 8002562:	4325      	orrs	r5, r4
 8002564:	2700      	movs	r7, #0
 8002566:	0014      	movs	r4, r2
 8002568:	431d      	orrs	r5, r3
 800256a:	076b      	lsls	r3, r5, #29
 800256c:	d009      	beq.n	8002582 <__aeabi_dsub+0x12a>
 800256e:	230f      	movs	r3, #15
 8002570:	402b      	ands	r3, r5
 8002572:	2b04      	cmp	r3, #4
 8002574:	d005      	beq.n	8002582 <__aeabi_dsub+0x12a>
 8002576:	1d2b      	adds	r3, r5, #4
 8002578:	42ab      	cmp	r3, r5
 800257a:	41ad      	sbcs	r5, r5
 800257c:	426d      	negs	r5, r5
 800257e:	1964      	adds	r4, r4, r5
 8002580:	001d      	movs	r5, r3
 8002582:	0223      	lsls	r3, r4, #8
 8002584:	d400      	bmi.n	8002588 <__aeabi_dsub+0x130>
 8002586:	e140      	b.n	800280a <__aeabi_dsub+0x3b2>
 8002588:	4a88      	ldr	r2, [pc, #544]	@ (80027ac <__aeabi_dsub+0x354>)
 800258a:	3701      	adds	r7, #1
 800258c:	4297      	cmp	r7, r2
 800258e:	d100      	bne.n	8002592 <__aeabi_dsub+0x13a>
 8002590:	e101      	b.n	8002796 <__aeabi_dsub+0x33e>
 8002592:	2601      	movs	r6, #1
 8002594:	4643      	mov	r3, r8
 8002596:	4986      	ldr	r1, [pc, #536]	@ (80027b0 <__aeabi_dsub+0x358>)
 8002598:	08ed      	lsrs	r5, r5, #3
 800259a:	4021      	ands	r1, r4
 800259c:	074a      	lsls	r2, r1, #29
 800259e:	432a      	orrs	r2, r5
 80025a0:	057c      	lsls	r4, r7, #21
 80025a2:	024d      	lsls	r5, r1, #9
 80025a4:	0b2d      	lsrs	r5, r5, #12
 80025a6:	0d64      	lsrs	r4, r4, #21
 80025a8:	401e      	ands	r6, r3
 80025aa:	0524      	lsls	r4, r4, #20
 80025ac:	432c      	orrs	r4, r5
 80025ae:	07f6      	lsls	r6, r6, #31
 80025b0:	4334      	orrs	r4, r6
 80025b2:	0010      	movs	r0, r2
 80025b4:	0021      	movs	r1, r4
 80025b6:	b005      	add	sp, #20
 80025b8:	bcf0      	pop	{r4, r5, r6, r7}
 80025ba:	46bb      	mov	fp, r7
 80025bc:	46b2      	mov	sl, r6
 80025be:	46a9      	mov	r9, r5
 80025c0:	46a0      	mov	r8, r4
 80025c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025c4:	2d00      	cmp	r5, #0
 80025c6:	dc00      	bgt.n	80025ca <__aeabi_dsub+0x172>
 80025c8:	e2d0      	b.n	8002b6c <__aeabi_dsub+0x714>
 80025ca:	4649      	mov	r1, r9
 80025cc:	2900      	cmp	r1, #0
 80025ce:	d000      	beq.n	80025d2 <__aeabi_dsub+0x17a>
 80025d0:	e0d4      	b.n	800277c <__aeabi_dsub+0x324>
 80025d2:	4661      	mov	r1, ip
 80025d4:	9b02      	ldr	r3, [sp, #8]
 80025d6:	4319      	orrs	r1, r3
 80025d8:	d100      	bne.n	80025dc <__aeabi_dsub+0x184>
 80025da:	e12b      	b.n	8002834 <__aeabi_dsub+0x3dc>
 80025dc:	1e69      	subs	r1, r5, #1
 80025de:	2d01      	cmp	r5, #1
 80025e0:	d100      	bne.n	80025e4 <__aeabi_dsub+0x18c>
 80025e2:	e1d9      	b.n	8002998 <__aeabi_dsub+0x540>
 80025e4:	4295      	cmp	r5, r2
 80025e6:	d100      	bne.n	80025ea <__aeabi_dsub+0x192>
 80025e8:	e10a      	b.n	8002800 <__aeabi_dsub+0x3a8>
 80025ea:	2501      	movs	r5, #1
 80025ec:	2938      	cmp	r1, #56	@ 0x38
 80025ee:	dc17      	bgt.n	8002620 <__aeabi_dsub+0x1c8>
 80025f0:	468a      	mov	sl, r1
 80025f2:	4653      	mov	r3, sl
 80025f4:	2b1f      	cmp	r3, #31
 80025f6:	dd00      	ble.n	80025fa <__aeabi_dsub+0x1a2>
 80025f8:	e1e7      	b.n	80029ca <__aeabi_dsub+0x572>
 80025fa:	2220      	movs	r2, #32
 80025fc:	1ad2      	subs	r2, r2, r3
 80025fe:	9b02      	ldr	r3, [sp, #8]
 8002600:	4661      	mov	r1, ip
 8002602:	4093      	lsls	r3, r2
 8002604:	001d      	movs	r5, r3
 8002606:	4653      	mov	r3, sl
 8002608:	40d9      	lsrs	r1, r3
 800260a:	4663      	mov	r3, ip
 800260c:	4093      	lsls	r3, r2
 800260e:	001a      	movs	r2, r3
 8002610:	430d      	orrs	r5, r1
 8002612:	1e51      	subs	r1, r2, #1
 8002614:	418a      	sbcs	r2, r1
 8002616:	4653      	mov	r3, sl
 8002618:	4315      	orrs	r5, r2
 800261a:	9a02      	ldr	r2, [sp, #8]
 800261c:	40da      	lsrs	r2, r3
 800261e:	18a4      	adds	r4, r4, r2
 8002620:	182d      	adds	r5, r5, r0
 8002622:	4285      	cmp	r5, r0
 8002624:	4180      	sbcs	r0, r0
 8002626:	4240      	negs	r0, r0
 8002628:	1824      	adds	r4, r4, r0
 800262a:	0223      	lsls	r3, r4, #8
 800262c:	d400      	bmi.n	8002630 <__aeabi_dsub+0x1d8>
 800262e:	e0b6      	b.n	800279e <__aeabi_dsub+0x346>
 8002630:	4b5e      	ldr	r3, [pc, #376]	@ (80027ac <__aeabi_dsub+0x354>)
 8002632:	3701      	adds	r7, #1
 8002634:	429f      	cmp	r7, r3
 8002636:	d100      	bne.n	800263a <__aeabi_dsub+0x1e2>
 8002638:	e0ad      	b.n	8002796 <__aeabi_dsub+0x33e>
 800263a:	2101      	movs	r1, #1
 800263c:	4b5c      	ldr	r3, [pc, #368]	@ (80027b0 <__aeabi_dsub+0x358>)
 800263e:	086a      	lsrs	r2, r5, #1
 8002640:	401c      	ands	r4, r3
 8002642:	4029      	ands	r1, r5
 8002644:	430a      	orrs	r2, r1
 8002646:	07e5      	lsls	r5, r4, #31
 8002648:	4315      	orrs	r5, r2
 800264a:	0864      	lsrs	r4, r4, #1
 800264c:	e78d      	b.n	800256a <__aeabi_dsub+0x112>
 800264e:	4a59      	ldr	r2, [pc, #356]	@ (80027b4 <__aeabi_dsub+0x35c>)
 8002650:	9b02      	ldr	r3, [sp, #8]
 8002652:	4692      	mov	sl, r2
 8002654:	4662      	mov	r2, ip
 8002656:	44ba      	add	sl, r7
 8002658:	431a      	orrs	r2, r3
 800265a:	d02c      	beq.n	80026b6 <__aeabi_dsub+0x25e>
 800265c:	428e      	cmp	r6, r1
 800265e:	d02e      	beq.n	80026be <__aeabi_dsub+0x266>
 8002660:	4652      	mov	r2, sl
 8002662:	2a00      	cmp	r2, #0
 8002664:	d060      	beq.n	8002728 <__aeabi_dsub+0x2d0>
 8002666:	2f00      	cmp	r7, #0
 8002668:	d100      	bne.n	800266c <__aeabi_dsub+0x214>
 800266a:	e0db      	b.n	8002824 <__aeabi_dsub+0x3cc>
 800266c:	4663      	mov	r3, ip
 800266e:	000e      	movs	r6, r1
 8002670:	9c02      	ldr	r4, [sp, #8]
 8002672:	08d8      	lsrs	r0, r3, #3
 8002674:	0762      	lsls	r2, r4, #29
 8002676:	4302      	orrs	r2, r0
 8002678:	08e4      	lsrs	r4, r4, #3
 800267a:	0013      	movs	r3, r2
 800267c:	4323      	orrs	r3, r4
 800267e:	d100      	bne.n	8002682 <__aeabi_dsub+0x22a>
 8002680:	e254      	b.n	8002b2c <__aeabi_dsub+0x6d4>
 8002682:	2580      	movs	r5, #128	@ 0x80
 8002684:	032d      	lsls	r5, r5, #12
 8002686:	4325      	orrs	r5, r4
 8002688:	032d      	lsls	r5, r5, #12
 800268a:	4c48      	ldr	r4, [pc, #288]	@ (80027ac <__aeabi_dsub+0x354>)
 800268c:	0b2d      	lsrs	r5, r5, #12
 800268e:	e78c      	b.n	80025aa <__aeabi_dsub+0x152>
 8002690:	4661      	mov	r1, ip
 8002692:	9b02      	ldr	r3, [sp, #8]
 8002694:	4319      	orrs	r1, r3
 8002696:	d100      	bne.n	800269a <__aeabi_dsub+0x242>
 8002698:	e0cc      	b.n	8002834 <__aeabi_dsub+0x3dc>
 800269a:	0029      	movs	r1, r5
 800269c:	3901      	subs	r1, #1
 800269e:	2d01      	cmp	r5, #1
 80026a0:	d100      	bne.n	80026a4 <__aeabi_dsub+0x24c>
 80026a2:	e188      	b.n	80029b6 <__aeabi_dsub+0x55e>
 80026a4:	4295      	cmp	r5, r2
 80026a6:	d100      	bne.n	80026aa <__aeabi_dsub+0x252>
 80026a8:	e0aa      	b.n	8002800 <__aeabi_dsub+0x3a8>
 80026aa:	2501      	movs	r5, #1
 80026ac:	2938      	cmp	r1, #56	@ 0x38
 80026ae:	dd00      	ble.n	80026b2 <__aeabi_dsub+0x25a>
 80026b0:	e72f      	b.n	8002512 <__aeabi_dsub+0xba>
 80026b2:	468a      	mov	sl, r1
 80026b4:	e718      	b.n	80024e8 <__aeabi_dsub+0x90>
 80026b6:	2201      	movs	r2, #1
 80026b8:	4051      	eors	r1, r2
 80026ba:	428e      	cmp	r6, r1
 80026bc:	d1d0      	bne.n	8002660 <__aeabi_dsub+0x208>
 80026be:	4653      	mov	r3, sl
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d100      	bne.n	80026c6 <__aeabi_dsub+0x26e>
 80026c4:	e0be      	b.n	8002844 <__aeabi_dsub+0x3ec>
 80026c6:	2f00      	cmp	r7, #0
 80026c8:	d000      	beq.n	80026cc <__aeabi_dsub+0x274>
 80026ca:	e138      	b.n	800293e <__aeabi_dsub+0x4e6>
 80026cc:	46ca      	mov	sl, r9
 80026ce:	0022      	movs	r2, r4
 80026d0:	4302      	orrs	r2, r0
 80026d2:	d100      	bne.n	80026d6 <__aeabi_dsub+0x27e>
 80026d4:	e1e2      	b.n	8002a9c <__aeabi_dsub+0x644>
 80026d6:	4653      	mov	r3, sl
 80026d8:	1e59      	subs	r1, r3, #1
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d100      	bne.n	80026e0 <__aeabi_dsub+0x288>
 80026de:	e20d      	b.n	8002afc <__aeabi_dsub+0x6a4>
 80026e0:	4a32      	ldr	r2, [pc, #200]	@ (80027ac <__aeabi_dsub+0x354>)
 80026e2:	4592      	cmp	sl, r2
 80026e4:	d100      	bne.n	80026e8 <__aeabi_dsub+0x290>
 80026e6:	e1d2      	b.n	8002a8e <__aeabi_dsub+0x636>
 80026e8:	2701      	movs	r7, #1
 80026ea:	2938      	cmp	r1, #56	@ 0x38
 80026ec:	dc13      	bgt.n	8002716 <__aeabi_dsub+0x2be>
 80026ee:	291f      	cmp	r1, #31
 80026f0:	dd00      	ble.n	80026f4 <__aeabi_dsub+0x29c>
 80026f2:	e1ee      	b.n	8002ad2 <__aeabi_dsub+0x67a>
 80026f4:	2220      	movs	r2, #32
 80026f6:	9b02      	ldr	r3, [sp, #8]
 80026f8:	1a52      	subs	r2, r2, r1
 80026fa:	0025      	movs	r5, r4
 80026fc:	0007      	movs	r7, r0
 80026fe:	469a      	mov	sl, r3
 8002700:	40cc      	lsrs	r4, r1
 8002702:	4090      	lsls	r0, r2
 8002704:	4095      	lsls	r5, r2
 8002706:	40cf      	lsrs	r7, r1
 8002708:	44a2      	add	sl, r4
 800270a:	1e42      	subs	r2, r0, #1
 800270c:	4190      	sbcs	r0, r2
 800270e:	4653      	mov	r3, sl
 8002710:	432f      	orrs	r7, r5
 8002712:	4307      	orrs	r7, r0
 8002714:	9302      	str	r3, [sp, #8]
 8002716:	003d      	movs	r5, r7
 8002718:	4465      	add	r5, ip
 800271a:	4565      	cmp	r5, ip
 800271c:	4192      	sbcs	r2, r2
 800271e:	9b02      	ldr	r3, [sp, #8]
 8002720:	4252      	negs	r2, r2
 8002722:	464f      	mov	r7, r9
 8002724:	18d4      	adds	r4, r2, r3
 8002726:	e780      	b.n	800262a <__aeabi_dsub+0x1d2>
 8002728:	4a23      	ldr	r2, [pc, #140]	@ (80027b8 <__aeabi_dsub+0x360>)
 800272a:	1c7d      	adds	r5, r7, #1
 800272c:	4215      	tst	r5, r2
 800272e:	d000      	beq.n	8002732 <__aeabi_dsub+0x2da>
 8002730:	e0aa      	b.n	8002888 <__aeabi_dsub+0x430>
 8002732:	4662      	mov	r2, ip
 8002734:	0025      	movs	r5, r4
 8002736:	9b02      	ldr	r3, [sp, #8]
 8002738:	4305      	orrs	r5, r0
 800273a:	431a      	orrs	r2, r3
 800273c:	2f00      	cmp	r7, #0
 800273e:	d000      	beq.n	8002742 <__aeabi_dsub+0x2ea>
 8002740:	e0f5      	b.n	800292e <__aeabi_dsub+0x4d6>
 8002742:	2d00      	cmp	r5, #0
 8002744:	d100      	bne.n	8002748 <__aeabi_dsub+0x2f0>
 8002746:	e16b      	b.n	8002a20 <__aeabi_dsub+0x5c8>
 8002748:	2a00      	cmp	r2, #0
 800274a:	d100      	bne.n	800274e <__aeabi_dsub+0x2f6>
 800274c:	e152      	b.n	80029f4 <__aeabi_dsub+0x59c>
 800274e:	4663      	mov	r3, ip
 8002750:	1ac5      	subs	r5, r0, r3
 8002752:	9b02      	ldr	r3, [sp, #8]
 8002754:	1ae2      	subs	r2, r4, r3
 8002756:	42a8      	cmp	r0, r5
 8002758:	419b      	sbcs	r3, r3
 800275a:	425b      	negs	r3, r3
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	021a      	lsls	r2, r3, #8
 8002760:	d400      	bmi.n	8002764 <__aeabi_dsub+0x30c>
 8002762:	e1d5      	b.n	8002b10 <__aeabi_dsub+0x6b8>
 8002764:	4663      	mov	r3, ip
 8002766:	1a1d      	subs	r5, r3, r0
 8002768:	45ac      	cmp	ip, r5
 800276a:	4192      	sbcs	r2, r2
 800276c:	2601      	movs	r6, #1
 800276e:	9b02      	ldr	r3, [sp, #8]
 8002770:	4252      	negs	r2, r2
 8002772:	1b1c      	subs	r4, r3, r4
 8002774:	4688      	mov	r8, r1
 8002776:	1aa4      	subs	r4, r4, r2
 8002778:	400e      	ands	r6, r1
 800277a:	e6f6      	b.n	800256a <__aeabi_dsub+0x112>
 800277c:	4297      	cmp	r7, r2
 800277e:	d03f      	beq.n	8002800 <__aeabi_dsub+0x3a8>
 8002780:	4652      	mov	r2, sl
 8002782:	2501      	movs	r5, #1
 8002784:	2a38      	cmp	r2, #56	@ 0x38
 8002786:	dd00      	ble.n	800278a <__aeabi_dsub+0x332>
 8002788:	e74a      	b.n	8002620 <__aeabi_dsub+0x1c8>
 800278a:	2280      	movs	r2, #128	@ 0x80
 800278c:	9b02      	ldr	r3, [sp, #8]
 800278e:	0412      	lsls	r2, r2, #16
 8002790:	4313      	orrs	r3, r2
 8002792:	9302      	str	r3, [sp, #8]
 8002794:	e72d      	b.n	80025f2 <__aeabi_dsub+0x19a>
 8002796:	003c      	movs	r4, r7
 8002798:	2500      	movs	r5, #0
 800279a:	2200      	movs	r2, #0
 800279c:	e705      	b.n	80025aa <__aeabi_dsub+0x152>
 800279e:	2307      	movs	r3, #7
 80027a0:	402b      	ands	r3, r5
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d000      	beq.n	80027a8 <__aeabi_dsub+0x350>
 80027a6:	e6e2      	b.n	800256e <__aeabi_dsub+0x116>
 80027a8:	e06b      	b.n	8002882 <__aeabi_dsub+0x42a>
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	000007ff 	.word	0x000007ff
 80027b0:	ff7fffff 	.word	0xff7fffff
 80027b4:	fffff801 	.word	0xfffff801
 80027b8:	000007fe 	.word	0x000007fe
 80027bc:	0028      	movs	r0, r5
 80027be:	f000 fb3f 	bl	8002e40 <__clzsi2>
 80027c2:	0003      	movs	r3, r0
 80027c4:	3318      	adds	r3, #24
 80027c6:	2b1f      	cmp	r3, #31
 80027c8:	dc00      	bgt.n	80027cc <__aeabi_dsub+0x374>
 80027ca:	e6b4      	b.n	8002536 <__aeabi_dsub+0xde>
 80027cc:	002a      	movs	r2, r5
 80027ce:	3808      	subs	r0, #8
 80027d0:	4082      	lsls	r2, r0
 80027d2:	429f      	cmp	r7, r3
 80027d4:	dd00      	ble.n	80027d8 <__aeabi_dsub+0x380>
 80027d6:	e0b9      	b.n	800294c <__aeabi_dsub+0x4f4>
 80027d8:	1bdb      	subs	r3, r3, r7
 80027da:	1c58      	adds	r0, r3, #1
 80027dc:	281f      	cmp	r0, #31
 80027de:	dc00      	bgt.n	80027e2 <__aeabi_dsub+0x38a>
 80027e0:	e1a0      	b.n	8002b24 <__aeabi_dsub+0x6cc>
 80027e2:	0015      	movs	r5, r2
 80027e4:	3b1f      	subs	r3, #31
 80027e6:	40dd      	lsrs	r5, r3
 80027e8:	2820      	cmp	r0, #32
 80027ea:	d005      	beq.n	80027f8 <__aeabi_dsub+0x3a0>
 80027ec:	2340      	movs	r3, #64	@ 0x40
 80027ee:	1a1b      	subs	r3, r3, r0
 80027f0:	409a      	lsls	r2, r3
 80027f2:	1e53      	subs	r3, r2, #1
 80027f4:	419a      	sbcs	r2, r3
 80027f6:	4315      	orrs	r5, r2
 80027f8:	2307      	movs	r3, #7
 80027fa:	2700      	movs	r7, #0
 80027fc:	402b      	ands	r3, r5
 80027fe:	e7d0      	b.n	80027a2 <__aeabi_dsub+0x34a>
 8002800:	08c0      	lsrs	r0, r0, #3
 8002802:	0762      	lsls	r2, r4, #29
 8002804:	4302      	orrs	r2, r0
 8002806:	08e4      	lsrs	r4, r4, #3
 8002808:	e737      	b.n	800267a <__aeabi_dsub+0x222>
 800280a:	08ea      	lsrs	r2, r5, #3
 800280c:	0763      	lsls	r3, r4, #29
 800280e:	431a      	orrs	r2, r3
 8002810:	4bd3      	ldr	r3, [pc, #844]	@ (8002b60 <__aeabi_dsub+0x708>)
 8002812:	08e4      	lsrs	r4, r4, #3
 8002814:	429f      	cmp	r7, r3
 8002816:	d100      	bne.n	800281a <__aeabi_dsub+0x3c2>
 8002818:	e72f      	b.n	800267a <__aeabi_dsub+0x222>
 800281a:	0324      	lsls	r4, r4, #12
 800281c:	0b25      	lsrs	r5, r4, #12
 800281e:	057c      	lsls	r4, r7, #21
 8002820:	0d64      	lsrs	r4, r4, #21
 8002822:	e6c2      	b.n	80025aa <__aeabi_dsub+0x152>
 8002824:	46ca      	mov	sl, r9
 8002826:	0022      	movs	r2, r4
 8002828:	4302      	orrs	r2, r0
 800282a:	d158      	bne.n	80028de <__aeabi_dsub+0x486>
 800282c:	4663      	mov	r3, ip
 800282e:	000e      	movs	r6, r1
 8002830:	9c02      	ldr	r4, [sp, #8]
 8002832:	9303      	str	r3, [sp, #12]
 8002834:	9b03      	ldr	r3, [sp, #12]
 8002836:	4657      	mov	r7, sl
 8002838:	08da      	lsrs	r2, r3, #3
 800283a:	e7e7      	b.n	800280c <__aeabi_dsub+0x3b4>
 800283c:	4cc9      	ldr	r4, [pc, #804]	@ (8002b64 <__aeabi_dsub+0x70c>)
 800283e:	1aff      	subs	r7, r7, r3
 8002840:	4014      	ands	r4, r2
 8002842:	e692      	b.n	800256a <__aeabi_dsub+0x112>
 8002844:	4dc8      	ldr	r5, [pc, #800]	@ (8002b68 <__aeabi_dsub+0x710>)
 8002846:	1c7a      	adds	r2, r7, #1
 8002848:	422a      	tst	r2, r5
 800284a:	d000      	beq.n	800284e <__aeabi_dsub+0x3f6>
 800284c:	e084      	b.n	8002958 <__aeabi_dsub+0x500>
 800284e:	0022      	movs	r2, r4
 8002850:	4302      	orrs	r2, r0
 8002852:	2f00      	cmp	r7, #0
 8002854:	d000      	beq.n	8002858 <__aeabi_dsub+0x400>
 8002856:	e0ef      	b.n	8002a38 <__aeabi_dsub+0x5e0>
 8002858:	2a00      	cmp	r2, #0
 800285a:	d100      	bne.n	800285e <__aeabi_dsub+0x406>
 800285c:	e0e5      	b.n	8002a2a <__aeabi_dsub+0x5d2>
 800285e:	4662      	mov	r2, ip
 8002860:	9902      	ldr	r1, [sp, #8]
 8002862:	430a      	orrs	r2, r1
 8002864:	d100      	bne.n	8002868 <__aeabi_dsub+0x410>
 8002866:	e0c5      	b.n	80029f4 <__aeabi_dsub+0x59c>
 8002868:	4663      	mov	r3, ip
 800286a:	18c5      	adds	r5, r0, r3
 800286c:	468c      	mov	ip, r1
 800286e:	4285      	cmp	r5, r0
 8002870:	4180      	sbcs	r0, r0
 8002872:	4464      	add	r4, ip
 8002874:	4240      	negs	r0, r0
 8002876:	1824      	adds	r4, r4, r0
 8002878:	0223      	lsls	r3, r4, #8
 800287a:	d502      	bpl.n	8002882 <__aeabi_dsub+0x42a>
 800287c:	4bb9      	ldr	r3, [pc, #740]	@ (8002b64 <__aeabi_dsub+0x70c>)
 800287e:	3701      	adds	r7, #1
 8002880:	401c      	ands	r4, r3
 8002882:	46ba      	mov	sl, r7
 8002884:	9503      	str	r5, [sp, #12]
 8002886:	e7d5      	b.n	8002834 <__aeabi_dsub+0x3dc>
 8002888:	4662      	mov	r2, ip
 800288a:	1a85      	subs	r5, r0, r2
 800288c:	42a8      	cmp	r0, r5
 800288e:	4192      	sbcs	r2, r2
 8002890:	4252      	negs	r2, r2
 8002892:	4691      	mov	r9, r2
 8002894:	9b02      	ldr	r3, [sp, #8]
 8002896:	1ae3      	subs	r3, r4, r3
 8002898:	001a      	movs	r2, r3
 800289a:	464b      	mov	r3, r9
 800289c:	1ad2      	subs	r2, r2, r3
 800289e:	0013      	movs	r3, r2
 80028a0:	4691      	mov	r9, r2
 80028a2:	021a      	lsls	r2, r3, #8
 80028a4:	d46c      	bmi.n	8002980 <__aeabi_dsub+0x528>
 80028a6:	464a      	mov	r2, r9
 80028a8:	464c      	mov	r4, r9
 80028aa:	432a      	orrs	r2, r5
 80028ac:	d000      	beq.n	80028b0 <__aeabi_dsub+0x458>
 80028ae:	e63a      	b.n	8002526 <__aeabi_dsub+0xce>
 80028b0:	2600      	movs	r6, #0
 80028b2:	2400      	movs	r4, #0
 80028b4:	2500      	movs	r5, #0
 80028b6:	e678      	b.n	80025aa <__aeabi_dsub+0x152>
 80028b8:	9902      	ldr	r1, [sp, #8]
 80028ba:	4653      	mov	r3, sl
 80028bc:	000d      	movs	r5, r1
 80028be:	3a20      	subs	r2, #32
 80028c0:	40d5      	lsrs	r5, r2
 80028c2:	2b20      	cmp	r3, #32
 80028c4:	d006      	beq.n	80028d4 <__aeabi_dsub+0x47c>
 80028c6:	2240      	movs	r2, #64	@ 0x40
 80028c8:	1ad2      	subs	r2, r2, r3
 80028ca:	000b      	movs	r3, r1
 80028cc:	4093      	lsls	r3, r2
 80028ce:	4662      	mov	r2, ip
 80028d0:	431a      	orrs	r2, r3
 80028d2:	4693      	mov	fp, r2
 80028d4:	465b      	mov	r3, fp
 80028d6:	1e5a      	subs	r2, r3, #1
 80028d8:	4193      	sbcs	r3, r2
 80028da:	431d      	orrs	r5, r3
 80028dc:	e619      	b.n	8002512 <__aeabi_dsub+0xba>
 80028de:	4653      	mov	r3, sl
 80028e0:	1e5a      	subs	r2, r3, #1
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d100      	bne.n	80028e8 <__aeabi_dsub+0x490>
 80028e6:	e0c6      	b.n	8002a76 <__aeabi_dsub+0x61e>
 80028e8:	4e9d      	ldr	r6, [pc, #628]	@ (8002b60 <__aeabi_dsub+0x708>)
 80028ea:	45b2      	cmp	sl, r6
 80028ec:	d100      	bne.n	80028f0 <__aeabi_dsub+0x498>
 80028ee:	e6bd      	b.n	800266c <__aeabi_dsub+0x214>
 80028f0:	4688      	mov	r8, r1
 80028f2:	000e      	movs	r6, r1
 80028f4:	2501      	movs	r5, #1
 80028f6:	2a38      	cmp	r2, #56	@ 0x38
 80028f8:	dc10      	bgt.n	800291c <__aeabi_dsub+0x4c4>
 80028fa:	2a1f      	cmp	r2, #31
 80028fc:	dc7f      	bgt.n	80029fe <__aeabi_dsub+0x5a6>
 80028fe:	2120      	movs	r1, #32
 8002900:	0025      	movs	r5, r4
 8002902:	1a89      	subs	r1, r1, r2
 8002904:	0007      	movs	r7, r0
 8002906:	4088      	lsls	r0, r1
 8002908:	408d      	lsls	r5, r1
 800290a:	40d7      	lsrs	r7, r2
 800290c:	40d4      	lsrs	r4, r2
 800290e:	1e41      	subs	r1, r0, #1
 8002910:	4188      	sbcs	r0, r1
 8002912:	9b02      	ldr	r3, [sp, #8]
 8002914:	433d      	orrs	r5, r7
 8002916:	1b1b      	subs	r3, r3, r4
 8002918:	4305      	orrs	r5, r0
 800291a:	9302      	str	r3, [sp, #8]
 800291c:	4662      	mov	r2, ip
 800291e:	1b55      	subs	r5, r2, r5
 8002920:	45ac      	cmp	ip, r5
 8002922:	4192      	sbcs	r2, r2
 8002924:	9b02      	ldr	r3, [sp, #8]
 8002926:	4252      	negs	r2, r2
 8002928:	464f      	mov	r7, r9
 800292a:	1a9c      	subs	r4, r3, r2
 800292c:	e5f6      	b.n	800251c <__aeabi_dsub+0xc4>
 800292e:	2d00      	cmp	r5, #0
 8002930:	d000      	beq.n	8002934 <__aeabi_dsub+0x4dc>
 8002932:	e0b7      	b.n	8002aa4 <__aeabi_dsub+0x64c>
 8002934:	2a00      	cmp	r2, #0
 8002936:	d100      	bne.n	800293a <__aeabi_dsub+0x4e2>
 8002938:	e0f0      	b.n	8002b1c <__aeabi_dsub+0x6c4>
 800293a:	2601      	movs	r6, #1
 800293c:	400e      	ands	r6, r1
 800293e:	4663      	mov	r3, ip
 8002940:	9802      	ldr	r0, [sp, #8]
 8002942:	08d9      	lsrs	r1, r3, #3
 8002944:	0742      	lsls	r2, r0, #29
 8002946:	430a      	orrs	r2, r1
 8002948:	08c4      	lsrs	r4, r0, #3
 800294a:	e696      	b.n	800267a <__aeabi_dsub+0x222>
 800294c:	4c85      	ldr	r4, [pc, #532]	@ (8002b64 <__aeabi_dsub+0x70c>)
 800294e:	1aff      	subs	r7, r7, r3
 8002950:	4014      	ands	r4, r2
 8002952:	0762      	lsls	r2, r4, #29
 8002954:	08e4      	lsrs	r4, r4, #3
 8002956:	e760      	b.n	800281a <__aeabi_dsub+0x3c2>
 8002958:	4981      	ldr	r1, [pc, #516]	@ (8002b60 <__aeabi_dsub+0x708>)
 800295a:	428a      	cmp	r2, r1
 800295c:	d100      	bne.n	8002960 <__aeabi_dsub+0x508>
 800295e:	e0c9      	b.n	8002af4 <__aeabi_dsub+0x69c>
 8002960:	4663      	mov	r3, ip
 8002962:	18c1      	adds	r1, r0, r3
 8002964:	4281      	cmp	r1, r0
 8002966:	4180      	sbcs	r0, r0
 8002968:	9b02      	ldr	r3, [sp, #8]
 800296a:	4240      	negs	r0, r0
 800296c:	18e3      	adds	r3, r4, r3
 800296e:	181b      	adds	r3, r3, r0
 8002970:	07dd      	lsls	r5, r3, #31
 8002972:	085c      	lsrs	r4, r3, #1
 8002974:	2307      	movs	r3, #7
 8002976:	0849      	lsrs	r1, r1, #1
 8002978:	430d      	orrs	r5, r1
 800297a:	0017      	movs	r7, r2
 800297c:	402b      	ands	r3, r5
 800297e:	e710      	b.n	80027a2 <__aeabi_dsub+0x34a>
 8002980:	4663      	mov	r3, ip
 8002982:	1a1d      	subs	r5, r3, r0
 8002984:	45ac      	cmp	ip, r5
 8002986:	4192      	sbcs	r2, r2
 8002988:	2601      	movs	r6, #1
 800298a:	9b02      	ldr	r3, [sp, #8]
 800298c:	4252      	negs	r2, r2
 800298e:	1b1c      	subs	r4, r3, r4
 8002990:	4688      	mov	r8, r1
 8002992:	1aa4      	subs	r4, r4, r2
 8002994:	400e      	ands	r6, r1
 8002996:	e5c6      	b.n	8002526 <__aeabi_dsub+0xce>
 8002998:	4663      	mov	r3, ip
 800299a:	18c5      	adds	r5, r0, r3
 800299c:	9b02      	ldr	r3, [sp, #8]
 800299e:	4285      	cmp	r5, r0
 80029a0:	4180      	sbcs	r0, r0
 80029a2:	469c      	mov	ip, r3
 80029a4:	4240      	negs	r0, r0
 80029a6:	4464      	add	r4, ip
 80029a8:	1824      	adds	r4, r4, r0
 80029aa:	2701      	movs	r7, #1
 80029ac:	0223      	lsls	r3, r4, #8
 80029ae:	d400      	bmi.n	80029b2 <__aeabi_dsub+0x55a>
 80029b0:	e6f5      	b.n	800279e <__aeabi_dsub+0x346>
 80029b2:	2702      	movs	r7, #2
 80029b4:	e641      	b.n	800263a <__aeabi_dsub+0x1e2>
 80029b6:	4663      	mov	r3, ip
 80029b8:	1ac5      	subs	r5, r0, r3
 80029ba:	42a8      	cmp	r0, r5
 80029bc:	4180      	sbcs	r0, r0
 80029be:	9b02      	ldr	r3, [sp, #8]
 80029c0:	4240      	negs	r0, r0
 80029c2:	1ae4      	subs	r4, r4, r3
 80029c4:	2701      	movs	r7, #1
 80029c6:	1a24      	subs	r4, r4, r0
 80029c8:	e5a8      	b.n	800251c <__aeabi_dsub+0xc4>
 80029ca:	9d02      	ldr	r5, [sp, #8]
 80029cc:	4652      	mov	r2, sl
 80029ce:	002b      	movs	r3, r5
 80029d0:	3a20      	subs	r2, #32
 80029d2:	40d3      	lsrs	r3, r2
 80029d4:	0019      	movs	r1, r3
 80029d6:	4653      	mov	r3, sl
 80029d8:	2b20      	cmp	r3, #32
 80029da:	d006      	beq.n	80029ea <__aeabi_dsub+0x592>
 80029dc:	2240      	movs	r2, #64	@ 0x40
 80029de:	1ad2      	subs	r2, r2, r3
 80029e0:	002b      	movs	r3, r5
 80029e2:	4093      	lsls	r3, r2
 80029e4:	4662      	mov	r2, ip
 80029e6:	431a      	orrs	r2, r3
 80029e8:	4693      	mov	fp, r2
 80029ea:	465d      	mov	r5, fp
 80029ec:	1e6b      	subs	r3, r5, #1
 80029ee:	419d      	sbcs	r5, r3
 80029f0:	430d      	orrs	r5, r1
 80029f2:	e615      	b.n	8002620 <__aeabi_dsub+0x1c8>
 80029f4:	0762      	lsls	r2, r4, #29
 80029f6:	08c0      	lsrs	r0, r0, #3
 80029f8:	4302      	orrs	r2, r0
 80029fa:	08e4      	lsrs	r4, r4, #3
 80029fc:	e70d      	b.n	800281a <__aeabi_dsub+0x3c2>
 80029fe:	0011      	movs	r1, r2
 8002a00:	0027      	movs	r7, r4
 8002a02:	3920      	subs	r1, #32
 8002a04:	40cf      	lsrs	r7, r1
 8002a06:	2a20      	cmp	r2, #32
 8002a08:	d005      	beq.n	8002a16 <__aeabi_dsub+0x5be>
 8002a0a:	2140      	movs	r1, #64	@ 0x40
 8002a0c:	1a8a      	subs	r2, r1, r2
 8002a0e:	4094      	lsls	r4, r2
 8002a10:	0025      	movs	r5, r4
 8002a12:	4305      	orrs	r5, r0
 8002a14:	9503      	str	r5, [sp, #12]
 8002a16:	9d03      	ldr	r5, [sp, #12]
 8002a18:	1e6a      	subs	r2, r5, #1
 8002a1a:	4195      	sbcs	r5, r2
 8002a1c:	433d      	orrs	r5, r7
 8002a1e:	e77d      	b.n	800291c <__aeabi_dsub+0x4c4>
 8002a20:	2a00      	cmp	r2, #0
 8002a22:	d100      	bne.n	8002a26 <__aeabi_dsub+0x5ce>
 8002a24:	e744      	b.n	80028b0 <__aeabi_dsub+0x458>
 8002a26:	2601      	movs	r6, #1
 8002a28:	400e      	ands	r6, r1
 8002a2a:	4663      	mov	r3, ip
 8002a2c:	08d9      	lsrs	r1, r3, #3
 8002a2e:	9b02      	ldr	r3, [sp, #8]
 8002a30:	075a      	lsls	r2, r3, #29
 8002a32:	430a      	orrs	r2, r1
 8002a34:	08dc      	lsrs	r4, r3, #3
 8002a36:	e6f0      	b.n	800281a <__aeabi_dsub+0x3c2>
 8002a38:	2a00      	cmp	r2, #0
 8002a3a:	d028      	beq.n	8002a8e <__aeabi_dsub+0x636>
 8002a3c:	4662      	mov	r2, ip
 8002a3e:	9f02      	ldr	r7, [sp, #8]
 8002a40:	08c0      	lsrs	r0, r0, #3
 8002a42:	433a      	orrs	r2, r7
 8002a44:	d100      	bne.n	8002a48 <__aeabi_dsub+0x5f0>
 8002a46:	e6dc      	b.n	8002802 <__aeabi_dsub+0x3aa>
 8002a48:	0762      	lsls	r2, r4, #29
 8002a4a:	4310      	orrs	r0, r2
 8002a4c:	2280      	movs	r2, #128	@ 0x80
 8002a4e:	08e4      	lsrs	r4, r4, #3
 8002a50:	0312      	lsls	r2, r2, #12
 8002a52:	4214      	tst	r4, r2
 8002a54:	d009      	beq.n	8002a6a <__aeabi_dsub+0x612>
 8002a56:	08fd      	lsrs	r5, r7, #3
 8002a58:	4215      	tst	r5, r2
 8002a5a:	d106      	bne.n	8002a6a <__aeabi_dsub+0x612>
 8002a5c:	4663      	mov	r3, ip
 8002a5e:	2601      	movs	r6, #1
 8002a60:	002c      	movs	r4, r5
 8002a62:	08d8      	lsrs	r0, r3, #3
 8002a64:	077b      	lsls	r3, r7, #29
 8002a66:	4318      	orrs	r0, r3
 8002a68:	400e      	ands	r6, r1
 8002a6a:	0f42      	lsrs	r2, r0, #29
 8002a6c:	00c0      	lsls	r0, r0, #3
 8002a6e:	08c0      	lsrs	r0, r0, #3
 8002a70:	0752      	lsls	r2, r2, #29
 8002a72:	4302      	orrs	r2, r0
 8002a74:	e601      	b.n	800267a <__aeabi_dsub+0x222>
 8002a76:	4663      	mov	r3, ip
 8002a78:	1a1d      	subs	r5, r3, r0
 8002a7a:	45ac      	cmp	ip, r5
 8002a7c:	4192      	sbcs	r2, r2
 8002a7e:	9b02      	ldr	r3, [sp, #8]
 8002a80:	4252      	negs	r2, r2
 8002a82:	1b1c      	subs	r4, r3, r4
 8002a84:	000e      	movs	r6, r1
 8002a86:	4688      	mov	r8, r1
 8002a88:	2701      	movs	r7, #1
 8002a8a:	1aa4      	subs	r4, r4, r2
 8002a8c:	e546      	b.n	800251c <__aeabi_dsub+0xc4>
 8002a8e:	4663      	mov	r3, ip
 8002a90:	08d9      	lsrs	r1, r3, #3
 8002a92:	9b02      	ldr	r3, [sp, #8]
 8002a94:	075a      	lsls	r2, r3, #29
 8002a96:	430a      	orrs	r2, r1
 8002a98:	08dc      	lsrs	r4, r3, #3
 8002a9a:	e5ee      	b.n	800267a <__aeabi_dsub+0x222>
 8002a9c:	4663      	mov	r3, ip
 8002a9e:	9c02      	ldr	r4, [sp, #8]
 8002aa0:	9303      	str	r3, [sp, #12]
 8002aa2:	e6c7      	b.n	8002834 <__aeabi_dsub+0x3dc>
 8002aa4:	08c0      	lsrs	r0, r0, #3
 8002aa6:	2a00      	cmp	r2, #0
 8002aa8:	d100      	bne.n	8002aac <__aeabi_dsub+0x654>
 8002aaa:	e6aa      	b.n	8002802 <__aeabi_dsub+0x3aa>
 8002aac:	0762      	lsls	r2, r4, #29
 8002aae:	4310      	orrs	r0, r2
 8002ab0:	2280      	movs	r2, #128	@ 0x80
 8002ab2:	08e4      	lsrs	r4, r4, #3
 8002ab4:	0312      	lsls	r2, r2, #12
 8002ab6:	4214      	tst	r4, r2
 8002ab8:	d0d7      	beq.n	8002a6a <__aeabi_dsub+0x612>
 8002aba:	9f02      	ldr	r7, [sp, #8]
 8002abc:	08fd      	lsrs	r5, r7, #3
 8002abe:	4215      	tst	r5, r2
 8002ac0:	d1d3      	bne.n	8002a6a <__aeabi_dsub+0x612>
 8002ac2:	4663      	mov	r3, ip
 8002ac4:	2601      	movs	r6, #1
 8002ac6:	08d8      	lsrs	r0, r3, #3
 8002ac8:	077b      	lsls	r3, r7, #29
 8002aca:	002c      	movs	r4, r5
 8002acc:	4318      	orrs	r0, r3
 8002ace:	400e      	ands	r6, r1
 8002ad0:	e7cb      	b.n	8002a6a <__aeabi_dsub+0x612>
 8002ad2:	000a      	movs	r2, r1
 8002ad4:	0027      	movs	r7, r4
 8002ad6:	3a20      	subs	r2, #32
 8002ad8:	40d7      	lsrs	r7, r2
 8002ada:	2920      	cmp	r1, #32
 8002adc:	d005      	beq.n	8002aea <__aeabi_dsub+0x692>
 8002ade:	2240      	movs	r2, #64	@ 0x40
 8002ae0:	1a52      	subs	r2, r2, r1
 8002ae2:	4094      	lsls	r4, r2
 8002ae4:	0025      	movs	r5, r4
 8002ae6:	4305      	orrs	r5, r0
 8002ae8:	9503      	str	r5, [sp, #12]
 8002aea:	9d03      	ldr	r5, [sp, #12]
 8002aec:	1e6a      	subs	r2, r5, #1
 8002aee:	4195      	sbcs	r5, r2
 8002af0:	432f      	orrs	r7, r5
 8002af2:	e610      	b.n	8002716 <__aeabi_dsub+0x2be>
 8002af4:	0014      	movs	r4, r2
 8002af6:	2500      	movs	r5, #0
 8002af8:	2200      	movs	r2, #0
 8002afa:	e556      	b.n	80025aa <__aeabi_dsub+0x152>
 8002afc:	9b02      	ldr	r3, [sp, #8]
 8002afe:	4460      	add	r0, ip
 8002b00:	4699      	mov	r9, r3
 8002b02:	4560      	cmp	r0, ip
 8002b04:	4192      	sbcs	r2, r2
 8002b06:	444c      	add	r4, r9
 8002b08:	4252      	negs	r2, r2
 8002b0a:	0005      	movs	r5, r0
 8002b0c:	18a4      	adds	r4, r4, r2
 8002b0e:	e74c      	b.n	80029aa <__aeabi_dsub+0x552>
 8002b10:	001a      	movs	r2, r3
 8002b12:	001c      	movs	r4, r3
 8002b14:	432a      	orrs	r2, r5
 8002b16:	d000      	beq.n	8002b1a <__aeabi_dsub+0x6c2>
 8002b18:	e6b3      	b.n	8002882 <__aeabi_dsub+0x42a>
 8002b1a:	e6c9      	b.n	80028b0 <__aeabi_dsub+0x458>
 8002b1c:	2480      	movs	r4, #128	@ 0x80
 8002b1e:	2600      	movs	r6, #0
 8002b20:	0324      	lsls	r4, r4, #12
 8002b22:	e5ae      	b.n	8002682 <__aeabi_dsub+0x22a>
 8002b24:	2120      	movs	r1, #32
 8002b26:	2500      	movs	r5, #0
 8002b28:	1a09      	subs	r1, r1, r0
 8002b2a:	e517      	b.n	800255c <__aeabi_dsub+0x104>
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2500      	movs	r5, #0
 8002b30:	4c0b      	ldr	r4, [pc, #44]	@ (8002b60 <__aeabi_dsub+0x708>)
 8002b32:	e53a      	b.n	80025aa <__aeabi_dsub+0x152>
 8002b34:	2d00      	cmp	r5, #0
 8002b36:	d100      	bne.n	8002b3a <__aeabi_dsub+0x6e2>
 8002b38:	e5f6      	b.n	8002728 <__aeabi_dsub+0x2d0>
 8002b3a:	464b      	mov	r3, r9
 8002b3c:	1bda      	subs	r2, r3, r7
 8002b3e:	4692      	mov	sl, r2
 8002b40:	2f00      	cmp	r7, #0
 8002b42:	d100      	bne.n	8002b46 <__aeabi_dsub+0x6ee>
 8002b44:	e66f      	b.n	8002826 <__aeabi_dsub+0x3ce>
 8002b46:	2a38      	cmp	r2, #56	@ 0x38
 8002b48:	dc05      	bgt.n	8002b56 <__aeabi_dsub+0x6fe>
 8002b4a:	2680      	movs	r6, #128	@ 0x80
 8002b4c:	0436      	lsls	r6, r6, #16
 8002b4e:	4334      	orrs	r4, r6
 8002b50:	4688      	mov	r8, r1
 8002b52:	000e      	movs	r6, r1
 8002b54:	e6d1      	b.n	80028fa <__aeabi_dsub+0x4a2>
 8002b56:	4688      	mov	r8, r1
 8002b58:	000e      	movs	r6, r1
 8002b5a:	2501      	movs	r5, #1
 8002b5c:	e6de      	b.n	800291c <__aeabi_dsub+0x4c4>
 8002b5e:	46c0      	nop			@ (mov r8, r8)
 8002b60:	000007ff 	.word	0x000007ff
 8002b64:	ff7fffff 	.word	0xff7fffff
 8002b68:	000007fe 	.word	0x000007fe
 8002b6c:	2d00      	cmp	r5, #0
 8002b6e:	d100      	bne.n	8002b72 <__aeabi_dsub+0x71a>
 8002b70:	e668      	b.n	8002844 <__aeabi_dsub+0x3ec>
 8002b72:	464b      	mov	r3, r9
 8002b74:	1bd9      	subs	r1, r3, r7
 8002b76:	2f00      	cmp	r7, #0
 8002b78:	d101      	bne.n	8002b7e <__aeabi_dsub+0x726>
 8002b7a:	468a      	mov	sl, r1
 8002b7c:	e5a7      	b.n	80026ce <__aeabi_dsub+0x276>
 8002b7e:	2701      	movs	r7, #1
 8002b80:	2938      	cmp	r1, #56	@ 0x38
 8002b82:	dd00      	ble.n	8002b86 <__aeabi_dsub+0x72e>
 8002b84:	e5c7      	b.n	8002716 <__aeabi_dsub+0x2be>
 8002b86:	2280      	movs	r2, #128	@ 0x80
 8002b88:	0412      	lsls	r2, r2, #16
 8002b8a:	4314      	orrs	r4, r2
 8002b8c:	e5af      	b.n	80026ee <__aeabi_dsub+0x296>
 8002b8e:	46c0      	nop			@ (mov r8, r8)

08002b90 <__aeabi_dcmpun>:
 8002b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b92:	46c6      	mov	lr, r8
 8002b94:	031e      	lsls	r6, r3, #12
 8002b96:	0b36      	lsrs	r6, r6, #12
 8002b98:	46b0      	mov	r8, r6
 8002b9a:	4e0d      	ldr	r6, [pc, #52]	@ (8002bd0 <__aeabi_dcmpun+0x40>)
 8002b9c:	030c      	lsls	r4, r1, #12
 8002b9e:	004d      	lsls	r5, r1, #1
 8002ba0:	005f      	lsls	r7, r3, #1
 8002ba2:	b500      	push	{lr}
 8002ba4:	0b24      	lsrs	r4, r4, #12
 8002ba6:	0d6d      	lsrs	r5, r5, #21
 8002ba8:	0d7f      	lsrs	r7, r7, #21
 8002baa:	42b5      	cmp	r5, r6
 8002bac:	d00b      	beq.n	8002bc6 <__aeabi_dcmpun+0x36>
 8002bae:	4908      	ldr	r1, [pc, #32]	@ (8002bd0 <__aeabi_dcmpun+0x40>)
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	428f      	cmp	r7, r1
 8002bb4:	d104      	bne.n	8002bc0 <__aeabi_dcmpun+0x30>
 8002bb6:	4646      	mov	r6, r8
 8002bb8:	4316      	orrs	r6, r2
 8002bba:	0030      	movs	r0, r6
 8002bbc:	1e43      	subs	r3, r0, #1
 8002bbe:	4198      	sbcs	r0, r3
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	46b8      	mov	r8, r7
 8002bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bc6:	4304      	orrs	r4, r0
 8002bc8:	2001      	movs	r0, #1
 8002bca:	2c00      	cmp	r4, #0
 8002bcc:	d1f8      	bne.n	8002bc0 <__aeabi_dcmpun+0x30>
 8002bce:	e7ee      	b.n	8002bae <__aeabi_dcmpun+0x1e>
 8002bd0:	000007ff 	.word	0x000007ff

08002bd4 <__aeabi_d2iz>:
 8002bd4:	000b      	movs	r3, r1
 8002bd6:	0002      	movs	r2, r0
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	4d16      	ldr	r5, [pc, #88]	@ (8002c34 <__aeabi_d2iz+0x60>)
 8002bdc:	030c      	lsls	r4, r1, #12
 8002bde:	b082      	sub	sp, #8
 8002be0:	0049      	lsls	r1, r1, #1
 8002be2:	2000      	movs	r0, #0
 8002be4:	9200      	str	r2, [sp, #0]
 8002be6:	9301      	str	r3, [sp, #4]
 8002be8:	0b24      	lsrs	r4, r4, #12
 8002bea:	0d49      	lsrs	r1, r1, #21
 8002bec:	0fde      	lsrs	r6, r3, #31
 8002bee:	42a9      	cmp	r1, r5
 8002bf0:	dd04      	ble.n	8002bfc <__aeabi_d2iz+0x28>
 8002bf2:	4811      	ldr	r0, [pc, #68]	@ (8002c38 <__aeabi_d2iz+0x64>)
 8002bf4:	4281      	cmp	r1, r0
 8002bf6:	dd03      	ble.n	8002c00 <__aeabi_d2iz+0x2c>
 8002bf8:	4b10      	ldr	r3, [pc, #64]	@ (8002c3c <__aeabi_d2iz+0x68>)
 8002bfa:	18f0      	adds	r0, r6, r3
 8002bfc:	b002      	add	sp, #8
 8002bfe:	bd70      	pop	{r4, r5, r6, pc}
 8002c00:	2080      	movs	r0, #128	@ 0x80
 8002c02:	0340      	lsls	r0, r0, #13
 8002c04:	4320      	orrs	r0, r4
 8002c06:	4c0e      	ldr	r4, [pc, #56]	@ (8002c40 <__aeabi_d2iz+0x6c>)
 8002c08:	1a64      	subs	r4, r4, r1
 8002c0a:	2c1f      	cmp	r4, #31
 8002c0c:	dd08      	ble.n	8002c20 <__aeabi_d2iz+0x4c>
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c44 <__aeabi_d2iz+0x70>)
 8002c10:	1a5b      	subs	r3, r3, r1
 8002c12:	40d8      	lsrs	r0, r3
 8002c14:	0003      	movs	r3, r0
 8002c16:	4258      	negs	r0, r3
 8002c18:	2e00      	cmp	r6, #0
 8002c1a:	d1ef      	bne.n	8002bfc <__aeabi_d2iz+0x28>
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	e7ed      	b.n	8002bfc <__aeabi_d2iz+0x28>
 8002c20:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <__aeabi_d2iz+0x74>)
 8002c22:	9a00      	ldr	r2, [sp, #0]
 8002c24:	469c      	mov	ip, r3
 8002c26:	0003      	movs	r3, r0
 8002c28:	4461      	add	r1, ip
 8002c2a:	408b      	lsls	r3, r1
 8002c2c:	40e2      	lsrs	r2, r4
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	e7f1      	b.n	8002c16 <__aeabi_d2iz+0x42>
 8002c32:	46c0      	nop			@ (mov r8, r8)
 8002c34:	000003fe 	.word	0x000003fe
 8002c38:	0000041d 	.word	0x0000041d
 8002c3c:	7fffffff 	.word	0x7fffffff
 8002c40:	00000433 	.word	0x00000433
 8002c44:	00000413 	.word	0x00000413
 8002c48:	fffffbed 	.word	0xfffffbed

08002c4c <__aeabi_i2d>:
 8002c4c:	b570      	push	{r4, r5, r6, lr}
 8002c4e:	2800      	cmp	r0, #0
 8002c50:	d016      	beq.n	8002c80 <__aeabi_i2d+0x34>
 8002c52:	17c3      	asrs	r3, r0, #31
 8002c54:	18c5      	adds	r5, r0, r3
 8002c56:	405d      	eors	r5, r3
 8002c58:	0fc4      	lsrs	r4, r0, #31
 8002c5a:	0028      	movs	r0, r5
 8002c5c:	f000 f8f0 	bl	8002e40 <__clzsi2>
 8002c60:	4b10      	ldr	r3, [pc, #64]	@ (8002ca4 <__aeabi_i2d+0x58>)
 8002c62:	1a1b      	subs	r3, r3, r0
 8002c64:	055b      	lsls	r3, r3, #21
 8002c66:	0d5b      	lsrs	r3, r3, #21
 8002c68:	280a      	cmp	r0, #10
 8002c6a:	dc14      	bgt.n	8002c96 <__aeabi_i2d+0x4a>
 8002c6c:	0002      	movs	r2, r0
 8002c6e:	002e      	movs	r6, r5
 8002c70:	3215      	adds	r2, #21
 8002c72:	4096      	lsls	r6, r2
 8002c74:	220b      	movs	r2, #11
 8002c76:	1a12      	subs	r2, r2, r0
 8002c78:	40d5      	lsrs	r5, r2
 8002c7a:	032d      	lsls	r5, r5, #12
 8002c7c:	0b2d      	lsrs	r5, r5, #12
 8002c7e:	e003      	b.n	8002c88 <__aeabi_i2d+0x3c>
 8002c80:	2400      	movs	r4, #0
 8002c82:	2300      	movs	r3, #0
 8002c84:	2500      	movs	r5, #0
 8002c86:	2600      	movs	r6, #0
 8002c88:	051b      	lsls	r3, r3, #20
 8002c8a:	432b      	orrs	r3, r5
 8002c8c:	07e4      	lsls	r4, r4, #31
 8002c8e:	4323      	orrs	r3, r4
 8002c90:	0030      	movs	r0, r6
 8002c92:	0019      	movs	r1, r3
 8002c94:	bd70      	pop	{r4, r5, r6, pc}
 8002c96:	380b      	subs	r0, #11
 8002c98:	4085      	lsls	r5, r0
 8002c9a:	032d      	lsls	r5, r5, #12
 8002c9c:	2600      	movs	r6, #0
 8002c9e:	0b2d      	lsrs	r5, r5, #12
 8002ca0:	e7f2      	b.n	8002c88 <__aeabi_i2d+0x3c>
 8002ca2:	46c0      	nop			@ (mov r8, r8)
 8002ca4:	0000041e 	.word	0x0000041e

08002ca8 <__aeabi_f2d>:
 8002ca8:	b570      	push	{r4, r5, r6, lr}
 8002caa:	0242      	lsls	r2, r0, #9
 8002cac:	0043      	lsls	r3, r0, #1
 8002cae:	0fc4      	lsrs	r4, r0, #31
 8002cb0:	20fe      	movs	r0, #254	@ 0xfe
 8002cb2:	0e1b      	lsrs	r3, r3, #24
 8002cb4:	1c59      	adds	r1, r3, #1
 8002cb6:	0a55      	lsrs	r5, r2, #9
 8002cb8:	4208      	tst	r0, r1
 8002cba:	d00c      	beq.n	8002cd6 <__aeabi_f2d+0x2e>
 8002cbc:	21e0      	movs	r1, #224	@ 0xe0
 8002cbe:	0089      	lsls	r1, r1, #2
 8002cc0:	468c      	mov	ip, r1
 8002cc2:	076d      	lsls	r5, r5, #29
 8002cc4:	0b12      	lsrs	r2, r2, #12
 8002cc6:	4463      	add	r3, ip
 8002cc8:	051b      	lsls	r3, r3, #20
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	07e4      	lsls	r4, r4, #31
 8002cce:	4323      	orrs	r3, r4
 8002cd0:	0028      	movs	r0, r5
 8002cd2:	0019      	movs	r1, r3
 8002cd4:	bd70      	pop	{r4, r5, r6, pc}
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d114      	bne.n	8002d04 <__aeabi_f2d+0x5c>
 8002cda:	2d00      	cmp	r5, #0
 8002cdc:	d01b      	beq.n	8002d16 <__aeabi_f2d+0x6e>
 8002cde:	0028      	movs	r0, r5
 8002ce0:	f000 f8ae 	bl	8002e40 <__clzsi2>
 8002ce4:	280a      	cmp	r0, #10
 8002ce6:	dc1c      	bgt.n	8002d22 <__aeabi_f2d+0x7a>
 8002ce8:	230b      	movs	r3, #11
 8002cea:	002a      	movs	r2, r5
 8002cec:	1a1b      	subs	r3, r3, r0
 8002cee:	40da      	lsrs	r2, r3
 8002cf0:	0003      	movs	r3, r0
 8002cf2:	3315      	adds	r3, #21
 8002cf4:	409d      	lsls	r5, r3
 8002cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d30 <__aeabi_f2d+0x88>)
 8002cf8:	0312      	lsls	r2, r2, #12
 8002cfa:	1a1b      	subs	r3, r3, r0
 8002cfc:	055b      	lsls	r3, r3, #21
 8002cfe:	0b12      	lsrs	r2, r2, #12
 8002d00:	0d5b      	lsrs	r3, r3, #21
 8002d02:	e7e1      	b.n	8002cc8 <__aeabi_f2d+0x20>
 8002d04:	2d00      	cmp	r5, #0
 8002d06:	d009      	beq.n	8002d1c <__aeabi_f2d+0x74>
 8002d08:	0b13      	lsrs	r3, r2, #12
 8002d0a:	2280      	movs	r2, #128	@ 0x80
 8002d0c:	0312      	lsls	r2, r2, #12
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	076d      	lsls	r5, r5, #29
 8002d12:	4b08      	ldr	r3, [pc, #32]	@ (8002d34 <__aeabi_f2d+0x8c>)
 8002d14:	e7d8      	b.n	8002cc8 <__aeabi_f2d+0x20>
 8002d16:	2300      	movs	r3, #0
 8002d18:	2200      	movs	r2, #0
 8002d1a:	e7d5      	b.n	8002cc8 <__aeabi_f2d+0x20>
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <__aeabi_f2d+0x8c>)
 8002d20:	e7d2      	b.n	8002cc8 <__aeabi_f2d+0x20>
 8002d22:	0003      	movs	r3, r0
 8002d24:	002a      	movs	r2, r5
 8002d26:	3b0b      	subs	r3, #11
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	2500      	movs	r5, #0
 8002d2c:	e7e3      	b.n	8002cf6 <__aeabi_f2d+0x4e>
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	00000389 	.word	0x00000389
 8002d34:	000007ff 	.word	0x000007ff

08002d38 <__aeabi_d2f>:
 8002d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d3a:	004b      	lsls	r3, r1, #1
 8002d3c:	030f      	lsls	r7, r1, #12
 8002d3e:	0d5b      	lsrs	r3, r3, #21
 8002d40:	4c3b      	ldr	r4, [pc, #236]	@ (8002e30 <__aeabi_d2f+0xf8>)
 8002d42:	0f45      	lsrs	r5, r0, #29
 8002d44:	b083      	sub	sp, #12
 8002d46:	0a7f      	lsrs	r7, r7, #9
 8002d48:	1c5e      	adds	r6, r3, #1
 8002d4a:	432f      	orrs	r7, r5
 8002d4c:	9000      	str	r0, [sp, #0]
 8002d4e:	9101      	str	r1, [sp, #4]
 8002d50:	0fca      	lsrs	r2, r1, #31
 8002d52:	00c5      	lsls	r5, r0, #3
 8002d54:	4226      	tst	r6, r4
 8002d56:	d00b      	beq.n	8002d70 <__aeabi_d2f+0x38>
 8002d58:	4936      	ldr	r1, [pc, #216]	@ (8002e34 <__aeabi_d2f+0xfc>)
 8002d5a:	185c      	adds	r4, r3, r1
 8002d5c:	2cfe      	cmp	r4, #254	@ 0xfe
 8002d5e:	dd13      	ble.n	8002d88 <__aeabi_d2f+0x50>
 8002d60:	20ff      	movs	r0, #255	@ 0xff
 8002d62:	2300      	movs	r3, #0
 8002d64:	05c0      	lsls	r0, r0, #23
 8002d66:	4318      	orrs	r0, r3
 8002d68:	07d2      	lsls	r2, r2, #31
 8002d6a:	4310      	orrs	r0, r2
 8002d6c:	b003      	add	sp, #12
 8002d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d102      	bne.n	8002d7a <__aeabi_d2f+0x42>
 8002d74:	2000      	movs	r0, #0
 8002d76:	2300      	movs	r3, #0
 8002d78:	e7f4      	b.n	8002d64 <__aeabi_d2f+0x2c>
 8002d7a:	433d      	orrs	r5, r7
 8002d7c:	d0f0      	beq.n	8002d60 <__aeabi_d2f+0x28>
 8002d7e:	2380      	movs	r3, #128	@ 0x80
 8002d80:	03db      	lsls	r3, r3, #15
 8002d82:	20ff      	movs	r0, #255	@ 0xff
 8002d84:	433b      	orrs	r3, r7
 8002d86:	e7ed      	b.n	8002d64 <__aeabi_d2f+0x2c>
 8002d88:	2c00      	cmp	r4, #0
 8002d8a:	dd14      	ble.n	8002db6 <__aeabi_d2f+0x7e>
 8002d8c:	9b00      	ldr	r3, [sp, #0]
 8002d8e:	00ff      	lsls	r7, r7, #3
 8002d90:	019b      	lsls	r3, r3, #6
 8002d92:	1e58      	subs	r0, r3, #1
 8002d94:	4183      	sbcs	r3, r0
 8002d96:	0f69      	lsrs	r1, r5, #29
 8002d98:	433b      	orrs	r3, r7
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	0759      	lsls	r1, r3, #29
 8002d9e:	d041      	beq.n	8002e24 <__aeabi_d2f+0xec>
 8002da0:	210f      	movs	r1, #15
 8002da2:	4019      	ands	r1, r3
 8002da4:	2904      	cmp	r1, #4
 8002da6:	d028      	beq.n	8002dfa <__aeabi_d2f+0xc2>
 8002da8:	3304      	adds	r3, #4
 8002daa:	0159      	lsls	r1, r3, #5
 8002dac:	d525      	bpl.n	8002dfa <__aeabi_d2f+0xc2>
 8002dae:	3401      	adds	r4, #1
 8002db0:	2300      	movs	r3, #0
 8002db2:	b2e0      	uxtb	r0, r4
 8002db4:	e7d6      	b.n	8002d64 <__aeabi_d2f+0x2c>
 8002db6:	0021      	movs	r1, r4
 8002db8:	3117      	adds	r1, #23
 8002dba:	dbdb      	blt.n	8002d74 <__aeabi_d2f+0x3c>
 8002dbc:	2180      	movs	r1, #128	@ 0x80
 8002dbe:	201e      	movs	r0, #30
 8002dc0:	0409      	lsls	r1, r1, #16
 8002dc2:	4339      	orrs	r1, r7
 8002dc4:	1b00      	subs	r0, r0, r4
 8002dc6:	281f      	cmp	r0, #31
 8002dc8:	dd1b      	ble.n	8002e02 <__aeabi_d2f+0xca>
 8002dca:	2602      	movs	r6, #2
 8002dcc:	4276      	negs	r6, r6
 8002dce:	1b34      	subs	r4, r6, r4
 8002dd0:	000e      	movs	r6, r1
 8002dd2:	40e6      	lsrs	r6, r4
 8002dd4:	0034      	movs	r4, r6
 8002dd6:	2820      	cmp	r0, #32
 8002dd8:	d004      	beq.n	8002de4 <__aeabi_d2f+0xac>
 8002dda:	4817      	ldr	r0, [pc, #92]	@ (8002e38 <__aeabi_d2f+0x100>)
 8002ddc:	4684      	mov	ip, r0
 8002dde:	4463      	add	r3, ip
 8002de0:	4099      	lsls	r1, r3
 8002de2:	430d      	orrs	r5, r1
 8002de4:	002b      	movs	r3, r5
 8002de6:	1e59      	subs	r1, r3, #1
 8002de8:	418b      	sbcs	r3, r1
 8002dea:	4323      	orrs	r3, r4
 8002dec:	0759      	lsls	r1, r3, #29
 8002dee:	d015      	beq.n	8002e1c <__aeabi_d2f+0xe4>
 8002df0:	210f      	movs	r1, #15
 8002df2:	2400      	movs	r4, #0
 8002df4:	4019      	ands	r1, r3
 8002df6:	2904      	cmp	r1, #4
 8002df8:	d117      	bne.n	8002e2a <__aeabi_d2f+0xf2>
 8002dfa:	019b      	lsls	r3, r3, #6
 8002dfc:	0a5b      	lsrs	r3, r3, #9
 8002dfe:	b2e0      	uxtb	r0, r4
 8002e00:	e7b0      	b.n	8002d64 <__aeabi_d2f+0x2c>
 8002e02:	4c0e      	ldr	r4, [pc, #56]	@ (8002e3c <__aeabi_d2f+0x104>)
 8002e04:	191c      	adds	r4, r3, r4
 8002e06:	002b      	movs	r3, r5
 8002e08:	40a5      	lsls	r5, r4
 8002e0a:	40c3      	lsrs	r3, r0
 8002e0c:	40a1      	lsls	r1, r4
 8002e0e:	1e68      	subs	r0, r5, #1
 8002e10:	4185      	sbcs	r5, r0
 8002e12:	4329      	orrs	r1, r5
 8002e14:	430b      	orrs	r3, r1
 8002e16:	2400      	movs	r4, #0
 8002e18:	0759      	lsls	r1, r3, #29
 8002e1a:	d1c1      	bne.n	8002da0 <__aeabi_d2f+0x68>
 8002e1c:	019b      	lsls	r3, r3, #6
 8002e1e:	2000      	movs	r0, #0
 8002e20:	0a5b      	lsrs	r3, r3, #9
 8002e22:	e79f      	b.n	8002d64 <__aeabi_d2f+0x2c>
 8002e24:	08db      	lsrs	r3, r3, #3
 8002e26:	b2e0      	uxtb	r0, r4
 8002e28:	e79c      	b.n	8002d64 <__aeabi_d2f+0x2c>
 8002e2a:	3304      	adds	r3, #4
 8002e2c:	e7e5      	b.n	8002dfa <__aeabi_d2f+0xc2>
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	000007fe 	.word	0x000007fe
 8002e34:	fffffc80 	.word	0xfffffc80
 8002e38:	fffffca2 	.word	0xfffffca2
 8002e3c:	fffffc82 	.word	0xfffffc82

08002e40 <__clzsi2>:
 8002e40:	211c      	movs	r1, #28
 8002e42:	2301      	movs	r3, #1
 8002e44:	041b      	lsls	r3, r3, #16
 8002e46:	4298      	cmp	r0, r3
 8002e48:	d301      	bcc.n	8002e4e <__clzsi2+0xe>
 8002e4a:	0c00      	lsrs	r0, r0, #16
 8002e4c:	3910      	subs	r1, #16
 8002e4e:	0a1b      	lsrs	r3, r3, #8
 8002e50:	4298      	cmp	r0, r3
 8002e52:	d301      	bcc.n	8002e58 <__clzsi2+0x18>
 8002e54:	0a00      	lsrs	r0, r0, #8
 8002e56:	3908      	subs	r1, #8
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	4298      	cmp	r0, r3
 8002e5c:	d301      	bcc.n	8002e62 <__clzsi2+0x22>
 8002e5e:	0900      	lsrs	r0, r0, #4
 8002e60:	3904      	subs	r1, #4
 8002e62:	a202      	add	r2, pc, #8	@ (adr r2, 8002e6c <__clzsi2+0x2c>)
 8002e64:	5c10      	ldrb	r0, [r2, r0]
 8002e66:	1840      	adds	r0, r0, r1
 8002e68:	4770      	bx	lr
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	02020304 	.word	0x02020304
 8002e70:	01010101 	.word	0x01010101
	...

08002e7c <__clzdi2>:
 8002e7c:	b510      	push	{r4, lr}
 8002e7e:	2900      	cmp	r1, #0
 8002e80:	d103      	bne.n	8002e8a <__clzdi2+0xe>
 8002e82:	f7ff ffdd 	bl	8002e40 <__clzsi2>
 8002e86:	3020      	adds	r0, #32
 8002e88:	e002      	b.n	8002e90 <__clzdi2+0x14>
 8002e8a:	0008      	movs	r0, r1
 8002e8c:	f7ff ffd8 	bl	8002e40 <__clzsi2>
 8002e90:	bd10      	pop	{r4, pc}
 8002e92:	46c0      	nop			@ (mov r8, r8)

08002e94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e98:	f005 f960 	bl	800815c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e9c:	f000 f807 	bl	8002eae <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ea0:	f000 f864 	bl	8002f6c <MX_GPIO_Init>
  MX_MEMS_Init();
 8002ea4:	f009 f990 	bl	800c1c8 <MX_MEMS_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_MEMS_Process();
 8002ea8:	f009 f995 	bl	800c1d6 <MX_MEMS_Process>
 8002eac:	e7fc      	b.n	8002ea8 <main+0x14>

08002eae <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002eae:	b590      	push	{r4, r7, lr}
 8002eb0:	b093      	sub	sp, #76	@ 0x4c
 8002eb2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eb4:	2410      	movs	r4, #16
 8002eb6:	193b      	adds	r3, r7, r4
 8002eb8:	0018      	movs	r0, r3
 8002eba:	2338      	movs	r3, #56	@ 0x38
 8002ebc:	001a      	movs	r2, r3
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f009 ff6c 	bl	800cd9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ec4:	003b      	movs	r3, r7
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	2310      	movs	r3, #16
 8002eca:	001a      	movs	r2, r3
 8002ecc:	2100      	movs	r1, #0
 8002ece:	f009 ff65 	bl	800cd9c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ed2:	2380      	movs	r3, #128	@ 0x80
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f007 fba0 	bl	800a61c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002edc:	193b      	adds	r3, r7, r4
 8002ede:	2202      	movs	r2, #2
 8002ee0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ee2:	193b      	adds	r3, r7, r4
 8002ee4:	2280      	movs	r2, #128	@ 0x80
 8002ee6:	0052      	lsls	r2, r2, #1
 8002ee8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002eea:	0021      	movs	r1, r4
 8002eec:	187b      	adds	r3, r7, r1
 8002eee:	2200      	movs	r2, #0
 8002ef0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ef2:	187b      	adds	r3, r7, r1
 8002ef4:	2240      	movs	r2, #64	@ 0x40
 8002ef6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ef8:	187b      	adds	r3, r7, r1
 8002efa:	2202      	movs	r2, #2
 8002efc:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002efe:	187b      	adds	r3, r7, r1
 8002f00:	2202      	movs	r2, #2
 8002f02:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002f04:	187b      	adds	r3, r7, r1
 8002f06:	2200      	movs	r2, #0
 8002f08:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002f0a:	187b      	adds	r3, r7, r1
 8002f0c:	2208      	movs	r2, #8
 8002f0e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f10:	187b      	adds	r3, r7, r1
 8002f12:	2280      	movs	r2, #128	@ 0x80
 8002f14:	0292      	lsls	r2, r2, #10
 8002f16:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	2280      	movs	r2, #128	@ 0x80
 8002f1c:	0492      	lsls	r2, r2, #18
 8002f1e:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f20:	187b      	adds	r3, r7, r1
 8002f22:	2280      	movs	r2, #128	@ 0x80
 8002f24:	0592      	lsls	r2, r2, #22
 8002f26:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f28:	187b      	adds	r3, r7, r1
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f007 fbc2 	bl	800a6b4 <HAL_RCC_OscConfig>
 8002f30:	1e03      	subs	r3, r0, #0
 8002f32:	d001      	beq.n	8002f38 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002f34:	f000 f85c 	bl	8002ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f38:	003b      	movs	r3, r7
 8002f3a:	2207      	movs	r2, #7
 8002f3c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f3e:	003b      	movs	r3, r7
 8002f40:	2202      	movs	r2, #2
 8002f42:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f44:	003b      	movs	r3, r7
 8002f46:	2200      	movs	r2, #0
 8002f48:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f4a:	003b      	movs	r3, r7
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f50:	003b      	movs	r3, r7
 8002f52:	2102      	movs	r1, #2
 8002f54:	0018      	movs	r0, r3
 8002f56:	f007 fec7 	bl	800ace8 <HAL_RCC_ClockConfig>
 8002f5a:	1e03      	subs	r3, r0, #0
 8002f5c:	d001      	beq.n	8002f62 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002f5e:	f000 f847 	bl	8002ff0 <Error_Handler>
  }
}
 8002f62:	46c0      	nop			@ (mov r8, r8)
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b013      	add	sp, #76	@ 0x4c
 8002f68:	bd90      	pop	{r4, r7, pc}
	...

08002f6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f72:	4b1e      	ldr	r3, [pc, #120]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002f74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f76:	4b1d      	ldr	r3, [pc, #116]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002f78:	2104      	movs	r1, #4
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f82:	2204      	movs	r2, #4
 8002f84:	4013      	ands	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f8a:	4b18      	ldr	r3, [pc, #96]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002f8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f8e:	4b17      	ldr	r3, [pc, #92]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002f90:	2120      	movs	r1, #32
 8002f92:	430a      	orrs	r2, r1
 8002f94:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f96:	4b15      	ldr	r3, [pc, #84]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60bb      	str	r3, [r7, #8]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa2:	4b12      	ldr	r3, [pc, #72]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002fa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fa6:	4b11      	ldr	r3, [pc, #68]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002fa8:	2101      	movs	r1, #1
 8002faa:	430a      	orrs	r2, r1
 8002fac:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fae:	4b0f      	ldr	r3, [pc, #60]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002fb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	607b      	str	r3, [r7, #4]
 8002fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fba:	4b0c      	ldr	r3, [pc, #48]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002fc0:	2102      	movs	r1, #2
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fc6:	4b09      	ldr	r3, [pc, #36]	@ (8002fec <MX_GPIO_Init+0x80>)
 8002fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fca:	2202      	movs	r2, #2
 8002fcc:	4013      	ands	r3, r2
 8002fce:	603b      	str	r3, [r7, #0]
 8002fd0:	683b      	ldr	r3, [r7, #0]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	2007      	movs	r0, #7
 8002fd8:	f005 fa38 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002fdc:	2007      	movs	r0, #7
 8002fde:	f005 fa4a 	bl	8008476 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002fe2:	46c0      	nop			@ (mov r8, r8)
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	b004      	add	sp, #16
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	40021000 	.word	0x40021000

08002ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff4:	b672      	cpsid	i
}
 8002ff6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ff8:	46c0      	nop			@ (mov r8, r8)
 8002ffa:	e7fd      	b.n	8002ff8 <Error_Handler+0x8>

08002ffc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003002:	4b0f      	ldr	r3, [pc, #60]	@ (8003040 <HAL_MspInit+0x44>)
 8003004:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003006:	4b0e      	ldr	r3, [pc, #56]	@ (8003040 <HAL_MspInit+0x44>)
 8003008:	2101      	movs	r1, #1
 800300a:	430a      	orrs	r2, r1
 800300c:	641a      	str	r2, [r3, #64]	@ 0x40
 800300e:	4b0c      	ldr	r3, [pc, #48]	@ (8003040 <HAL_MspInit+0x44>)
 8003010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003012:	2201      	movs	r2, #1
 8003014:	4013      	ands	r3, r2
 8003016:	607b      	str	r3, [r7, #4]
 8003018:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800301a:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <HAL_MspInit+0x44>)
 800301c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800301e:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <HAL_MspInit+0x44>)
 8003020:	2180      	movs	r1, #128	@ 0x80
 8003022:	0549      	lsls	r1, r1, #21
 8003024:	430a      	orrs	r2, r1
 8003026:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <HAL_MspInit+0x44>)
 800302a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800302c:	2380      	movs	r3, #128	@ 0x80
 800302e:	055b      	lsls	r3, r3, #21
 8003030:	4013      	ands	r3, r2
 8003032:	603b      	str	r3, [r7, #0]
 8003034:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003036:	46c0      	nop			@ (mov r8, r8)
 8003038:	46bd      	mov	sp, r7
 800303a:	b002      	add	sp, #8
 800303c:	bd80      	pop	{r7, pc}
 800303e:	46c0      	nop			@ (mov r8, r8)
 8003040:	40021000 	.word	0x40021000

08003044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003048:	46c0      	nop			@ (mov r8, r8)
 800304a:	e7fd      	b.n	8003048 <NMI_Handler+0x4>

0800304c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003050:	46c0      	nop			@ (mov r8, r8)
 8003052:	e7fd      	b.n	8003050 <HardFault_Handler+0x4>

08003054 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003058:	46c0      	nop			@ (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003062:	46c0      	nop			@ (mov r8, r8)
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800306c:	f005 f8e0 	bl	8008230 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003070:	46c0      	nop			@ (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 800307c:	4b03      	ldr	r3, [pc, #12]	@ (800308c <EXTI4_15_IRQHandler+0x14>)
 800307e:	0018      	movs	r0, r3
 8003080:	f005 fae0 	bl	8008644 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003084:	46c0      	nop			@ (mov r8, r8)
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	46c0      	nop			@ (mov r8, r8)
 800308c:	200000ec 	.word	0x200000ec

08003090 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8003094:	4b09      	ldr	r3, [pc, #36]	@ (80030bc <I2C1_IRQHandler+0x2c>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699a      	ldr	r2, [r3, #24]
 800309a:	23e0      	movs	r3, #224	@ 0xe0
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	4013      	ands	r3, r2
 80030a0:	d004      	beq.n	80030ac <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80030a2:	4b06      	ldr	r3, [pc, #24]	@ (80030bc <I2C1_IRQHandler+0x2c>)
 80030a4:	0018      	movs	r0, r3
 80030a6:	f006 f8e7 	bl	8009278 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80030aa:	e003      	b.n	80030b4 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80030ac:	4b03      	ldr	r3, [pc, #12]	@ (80030bc <I2C1_IRQHandler+0x2c>)
 80030ae:	0018      	movs	r0, r3
 80030b0:	f006 f8c8 	bl	8009244 <HAL_I2C_EV_IRQHandler>
}
 80030b4:	46c0      	nop			@ (mov r8, r8)
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	46c0      	nop			@ (mov r8, r8)
 80030bc:	2000018c 	.word	0x2000018c

080030c0 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 80030c6:	2300      	movs	r3, #0
 80030c8:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 80030ca:	4b19      	ldr	r3, [pc, #100]	@ (8003130 <BSP_I2C1_Init+0x70>)
 80030cc:	4a19      	ldr	r2, [pc, #100]	@ (8003134 <BSP_I2C1_Init+0x74>)
 80030ce:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 80030d0:	4b19      	ldr	r3, [pc, #100]	@ (8003138 <BSP_I2C1_Init+0x78>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	1c59      	adds	r1, r3, #1
 80030d6:	4a18      	ldr	r2, [pc, #96]	@ (8003138 <BSP_I2C1_Init+0x78>)
 80030d8:	6011      	str	r1, [r2, #0]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d123      	bne.n	8003126 <BSP_I2C1_Init+0x66>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 80030de:	4b14      	ldr	r3, [pc, #80]	@ (8003130 <BSP_I2C1_Init+0x70>)
 80030e0:	0018      	movs	r0, r3
 80030e2:	f006 f95a 	bl	800939a <HAL_I2C_GetState>
 80030e6:	1e03      	subs	r3, r0, #0
 80030e8:	d11d      	bne.n	8003126 <BSP_I2C1_Init+0x66>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 80030ea:	4b11      	ldr	r3, [pc, #68]	@ (8003130 <BSP_I2C1_Init+0x70>)
 80030ec:	0018      	movs	r0, r3
 80030ee:	f000 f91b 	bl	8003328 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d116      	bne.n	8003126 <BSP_I2C1_Init+0x66>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 80030f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003130 <BSP_I2C1_Init+0x70>)
 80030fa:	0018      	movs	r0, r3
 80030fc:	f000 f8c6 	bl	800328c <MX_I2C1_Init>
 8003100:	1e03      	subs	r3, r0, #0
 8003102:	d003      	beq.n	800310c <BSP_I2C1_Init+0x4c>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8003104:	2308      	movs	r3, #8
 8003106:	425b      	negs	r3, r3
 8003108:	607b      	str	r3, [r7, #4]
 800310a:	e00c      	b.n	8003126 <BSP_I2C1_Init+0x66>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800310c:	4b08      	ldr	r3, [pc, #32]	@ (8003130 <BSP_I2C1_Init+0x70>)
 800310e:	2100      	movs	r1, #0
 8003110:	0018      	movs	r0, r3
 8003112:	f007 f9eb 	bl	800a4ec <HAL_I2CEx_ConfigAnalogFilter>
 8003116:	1e03      	subs	r3, r0, #0
 8003118:	d003      	beq.n	8003122 <BSP_I2C1_Init+0x62>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800311a:	2308      	movs	r3, #8
 800311c:	425b      	negs	r3, r3
 800311e:	607b      	str	r3, [r7, #4]
 8003120:	e001      	b.n	8003126 <BSP_I2C1_Init+0x66>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8003122:	2300      	movs	r3, #0
 8003124:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8003126:	687b      	ldr	r3, [r7, #4]
}
 8003128:	0018      	movs	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	b002      	add	sp, #8
 800312e:	bd80      	pop	{r7, pc}
 8003130:	2000018c 	.word	0x2000018c
 8003134:	40005400 	.word	0x40005400
 8003138:	200001e0 	.word	0x200001e0

0800313c <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8003142:	2300      	movs	r3, #0
 8003144:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 8003146:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <BSP_I2C1_DeInit+0x48>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d015      	beq.n	800317a <BSP_I2C1_DeInit+0x3e>
  {
    if (--I2C1InitCounter == 0)
 800314e:	4b0d      	ldr	r3, [pc, #52]	@ (8003184 <BSP_I2C1_DeInit+0x48>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	1e5a      	subs	r2, r3, #1
 8003154:	4b0b      	ldr	r3, [pc, #44]	@ (8003184 <BSP_I2C1_DeInit+0x48>)
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <BSP_I2C1_DeInit+0x48>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10c      	bne.n	800317a <BSP_I2C1_DeInit+0x3e>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 8003160:	4b09      	ldr	r3, [pc, #36]	@ (8003188 <BSP_I2C1_DeInit+0x4c>)
 8003162:	0018      	movs	r0, r3
 8003164:	f000 f950 	bl	8003408 <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 8003168:	4b07      	ldr	r3, [pc, #28]	@ (8003188 <BSP_I2C1_DeInit+0x4c>)
 800316a:	0018      	movs	r0, r3
 800316c:	f005 fdc8 	bl	8008d00 <HAL_I2C_DeInit>
 8003170:	1e03      	subs	r3, r0, #0
 8003172:	d002      	beq.n	800317a <BSP_I2C1_DeInit+0x3e>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8003174:	2308      	movs	r3, #8
 8003176:	425b      	negs	r3, r3
 8003178:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 800317a:	687b      	ldr	r3, [r7, #4]
}
 800317c:	0018      	movs	r0, r3
 800317e:	46bd      	mov	sp, r7
 8003180:	b002      	add	sp, #8
 8003182:	bd80      	pop	{r7, pc}
 8003184:	200001e0 	.word	0x200001e0
 8003188:	2000018c 	.word	0x2000018c

0800318c <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800318c:	b5b0      	push	{r4, r5, r7, lr}
 800318e:	b08a      	sub	sp, #40	@ 0x28
 8003190:	af04      	add	r7, sp, #16
 8003192:	0004      	movs	r4, r0
 8003194:	0008      	movs	r0, r1
 8003196:	60ba      	str	r2, [r7, #8]
 8003198:	0019      	movs	r1, r3
 800319a:	250e      	movs	r5, #14
 800319c:	197b      	adds	r3, r7, r5
 800319e:	1c22      	adds	r2, r4, #0
 80031a0:	801a      	strh	r2, [r3, #0]
 80031a2:	240c      	movs	r4, #12
 80031a4:	193b      	adds	r3, r7, r4
 80031a6:	1c02      	adds	r2, r0, #0
 80031a8:	801a      	strh	r2, [r3, #0]
 80031aa:	1dbb      	adds	r3, r7, #6
 80031ac:	1c0a      	adds	r2, r1, #0
 80031ae:	801a      	strh	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 80031b4:	193b      	adds	r3, r7, r4
 80031b6:	881a      	ldrh	r2, [r3, #0]
 80031b8:	197b      	adds	r3, r7, r5
 80031ba:	8819      	ldrh	r1, [r3, #0]
 80031bc:	4810      	ldr	r0, [pc, #64]	@ (8003200 <BSP_I2C1_WriteReg+0x74>)
 80031be:	2380      	movs	r3, #128	@ 0x80
 80031c0:	015b      	lsls	r3, r3, #5
 80031c2:	9302      	str	r3, [sp, #8]
 80031c4:	1dbb      	adds	r3, r7, #6
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	9301      	str	r3, [sp, #4]
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	2301      	movs	r3, #1
 80031d0:	f005 fdd6 	bl	8008d80 <HAL_I2C_Mem_Write>
 80031d4:	1e03      	subs	r3, r0, #0
 80031d6:	d00d      	beq.n	80031f4 <BSP_I2C1_WriteReg+0x68>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 80031d8:	4b09      	ldr	r3, [pc, #36]	@ (8003200 <BSP_I2C1_WriteReg+0x74>)
 80031da:	0018      	movs	r0, r3
 80031dc:	f006 f8e9 	bl	80093b2 <HAL_I2C_GetError>
 80031e0:	0003      	movs	r3, r0
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d103      	bne.n	80031ee <BSP_I2C1_WriteReg+0x62>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80031e6:	2366      	movs	r3, #102	@ 0x66
 80031e8:	425b      	negs	r3, r3
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	e002      	b.n	80031f4 <BSP_I2C1_WriteReg+0x68>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80031ee:	2304      	movs	r3, #4
 80031f0:	425b      	negs	r3, r3
 80031f2:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 80031f4:	697b      	ldr	r3, [r7, #20]
}
 80031f6:	0018      	movs	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b006      	add	sp, #24
 80031fc:	bdb0      	pop	{r4, r5, r7, pc}
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	2000018c 	.word	0x2000018c

08003204 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003204:	b5b0      	push	{r4, r5, r7, lr}
 8003206:	b08a      	sub	sp, #40	@ 0x28
 8003208:	af04      	add	r7, sp, #16
 800320a:	0004      	movs	r4, r0
 800320c:	0008      	movs	r0, r1
 800320e:	60ba      	str	r2, [r7, #8]
 8003210:	0019      	movs	r1, r3
 8003212:	250e      	movs	r5, #14
 8003214:	197b      	adds	r3, r7, r5
 8003216:	1c22      	adds	r2, r4, #0
 8003218:	801a      	strh	r2, [r3, #0]
 800321a:	240c      	movs	r4, #12
 800321c:	193b      	adds	r3, r7, r4
 800321e:	1c02      	adds	r2, r0, #0
 8003220:	801a      	strh	r2, [r3, #0]
 8003222:	1dbb      	adds	r3, r7, #6
 8003224:	1c0a      	adds	r2, r1, #0
 8003226:	801a      	strh	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 800322c:	193b      	adds	r3, r7, r4
 800322e:	881a      	ldrh	r2, [r3, #0]
 8003230:	197b      	adds	r3, r7, r5
 8003232:	8819      	ldrh	r1, [r3, #0]
 8003234:	4810      	ldr	r0, [pc, #64]	@ (8003278 <BSP_I2C1_ReadReg+0x74>)
 8003236:	2380      	movs	r3, #128	@ 0x80
 8003238:	015b      	lsls	r3, r3, #5
 800323a:	9302      	str	r3, [sp, #8]
 800323c:	1dbb      	adds	r3, r7, #6
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	9301      	str	r3, [sp, #4]
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	9300      	str	r3, [sp, #0]
 8003246:	2301      	movs	r3, #1
 8003248:	f005 fec8 	bl	8008fdc <HAL_I2C_Mem_Read>
 800324c:	1e03      	subs	r3, r0, #0
 800324e:	d00d      	beq.n	800326c <BSP_I2C1_ReadReg+0x68>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8003250:	4b09      	ldr	r3, [pc, #36]	@ (8003278 <BSP_I2C1_ReadReg+0x74>)
 8003252:	0018      	movs	r0, r3
 8003254:	f006 f8ad 	bl	80093b2 <HAL_I2C_GetError>
 8003258:	0003      	movs	r3, r0
 800325a:	2b04      	cmp	r3, #4
 800325c:	d103      	bne.n	8003266 <BSP_I2C1_ReadReg+0x62>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800325e:	2366      	movs	r3, #102	@ 0x66
 8003260:	425b      	negs	r3, r3
 8003262:	617b      	str	r3, [r7, #20]
 8003264:	e002      	b.n	800326c <BSP_I2C1_ReadReg+0x68>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003266:	2304      	movs	r3, #4
 8003268:	425b      	negs	r3, r3
 800326a:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 800326c:	697b      	ldr	r3, [r7, #20]
}
 800326e:	0018      	movs	r0, r3
 8003270:	46bd      	mov	sp, r7
 8003272:	b006      	add	sp, #24
 8003274:	bdb0      	pop	{r4, r5, r7, pc}
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	2000018c 	.word	0x2000018c

0800327c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8003280:	f004 ffe8 	bl	8008254 <HAL_GetTick>
 8003284:	0003      	movs	r3, r0
}
 8003286:	0018      	movs	r0, r3
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 800328c:	b590      	push	{r4, r7, lr}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8003294:	240f      	movs	r4, #15
 8003296:	193b      	adds	r3, r7, r4
 8003298:	2200      	movs	r2, #0
 800329a:	701a      	strb	r2, [r3, #0]

  hi2c->Instance = I2C1;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a20      	ldr	r2, [pc, #128]	@ (8003320 <MX_I2C1_Init+0x94>)
 80032a0:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00C12166;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003324 <MX_I2C1_Init+0x98>)
 80032a6:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	0018      	movs	r0, r3
 80032d6:	f005 fc6d 	bl	8008bb4 <HAL_I2C_Init>
 80032da:	1e03      	subs	r3, r0, #0
 80032dc:	d002      	beq.n	80032e4 <MX_I2C1_Init+0x58>
  {
    ret = HAL_ERROR;
 80032de:	193b      	adds	r3, r7, r4
 80032e0:	2201      	movs	r2, #1
 80032e2:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2100      	movs	r1, #0
 80032e8:	0018      	movs	r0, r3
 80032ea:	f007 f8ff 	bl	800a4ec <HAL_I2CEx_ConfigAnalogFilter>
 80032ee:	1e03      	subs	r3, r0, #0
 80032f0:	d003      	beq.n	80032fa <MX_I2C1_Init+0x6e>
  {
    ret = HAL_ERROR;
 80032f2:	230f      	movs	r3, #15
 80032f4:	18fb      	adds	r3, r7, r3
 80032f6:	2201      	movs	r2, #1
 80032f8:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2100      	movs	r1, #0
 80032fe:	0018      	movs	r0, r3
 8003300:	f007 f940 	bl	800a584 <HAL_I2CEx_ConfigDigitalFilter>
 8003304:	1e03      	subs	r3, r0, #0
 8003306:	d003      	beq.n	8003310 <MX_I2C1_Init+0x84>
  {
    ret = HAL_ERROR;
 8003308:	230f      	movs	r3, #15
 800330a:	18fb      	adds	r3, r7, r3
 800330c:	2201      	movs	r2, #1
 800330e:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8003310:	230f      	movs	r3, #15
 8003312:	18fb      	adds	r3, r7, r3
 8003314:	781b      	ldrb	r3, [r3, #0]
}
 8003316:	0018      	movs	r0, r3
 8003318:	46bd      	mov	sp, r7
 800331a:	b005      	add	sp, #20
 800331c:	bd90      	pop	{r4, r7, pc}
 800331e:	46c0      	nop			@ (mov r8, r8)
 8003320:	40005400 	.word	0x40005400
 8003324:	00c12166 	.word	0x00c12166

08003328 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003328:	b590      	push	{r4, r7, lr}
 800332a:	b097      	sub	sp, #92	@ 0x5c
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003330:	2410      	movs	r4, #16
 8003332:	193b      	adds	r3, r7, r4
 8003334:	0018      	movs	r0, r3
 8003336:	2334      	movs	r3, #52	@ 0x34
 8003338:	001a      	movs	r2, r3
 800333a:	2100      	movs	r1, #0
 800333c:	f009 fd2e 	bl	800cd9c <memset>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003340:	193b      	adds	r3, r7, r4
 8003342:	2220      	movs	r2, #32
 8003344:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003346:	193b      	adds	r3, r7, r4
 8003348:	2200      	movs	r2, #0
 800334a:	611a      	str	r2, [r3, #16]
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800334c:	193b      	adds	r3, r7, r4
 800334e:	0018      	movs	r0, r3
 8003350:	f007 fe74 	bl	800b03c <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003354:	4b2a      	ldr	r3, [pc, #168]	@ (8003400 <I2C1_MspInit+0xd8>)
 8003356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003358:	4b29      	ldr	r3, [pc, #164]	@ (8003400 <I2C1_MspInit+0xd8>)
 800335a:	2102      	movs	r1, #2
 800335c:	430a      	orrs	r2, r1
 800335e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003360:	4b27      	ldr	r3, [pc, #156]	@ (8003400 <I2C1_MspInit+0xd8>)
 8003362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003364:	2202      	movs	r2, #2
 8003366:	4013      	ands	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 800336c:	2144      	movs	r1, #68	@ 0x44
 800336e:	187b      	adds	r3, r7, r1
 8003370:	2280      	movs	r2, #128	@ 0x80
 8003372:	0052      	lsls	r2, r2, #1
 8003374:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003376:	000c      	movs	r4, r1
 8003378:	193b      	adds	r3, r7, r4
 800337a:	2212      	movs	r2, #18
 800337c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337e:	193b      	adds	r3, r7, r4
 8003380:	2200      	movs	r2, #0
 8003382:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003384:	193b      	adds	r3, r7, r4
 8003386:	2200      	movs	r2, #0
 8003388:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 800338a:	193b      	adds	r3, r7, r4
 800338c:	2206      	movs	r2, #6
 800338e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 8003390:	193b      	adds	r3, r7, r4
 8003392:	4a1c      	ldr	r2, [pc, #112]	@ (8003404 <I2C1_MspInit+0xdc>)
 8003394:	0019      	movs	r1, r3
 8003396:	0010      	movs	r0, r2
 8003398:	f005 f99e 	bl	80086d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 800339c:	0021      	movs	r1, r4
 800339e:	187b      	adds	r3, r7, r1
 80033a0:	2280      	movs	r2, #128	@ 0x80
 80033a2:	0092      	lsls	r2, r2, #2
 80033a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033a6:	187b      	adds	r3, r7, r1
 80033a8:	2212      	movs	r2, #18
 80033aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ac:	187b      	adds	r3, r7, r1
 80033ae:	2200      	movs	r2, #0
 80033b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b2:	187b      	adds	r3, r7, r1
 80033b4:	2200      	movs	r2, #0
 80033b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 80033b8:	187b      	adds	r3, r7, r1
 80033ba:	2206      	movs	r2, #6
 80033bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 80033be:	187b      	adds	r3, r7, r1
 80033c0:	4a10      	ldr	r2, [pc, #64]	@ (8003404 <I2C1_MspInit+0xdc>)
 80033c2:	0019      	movs	r1, r3
 80033c4:	0010      	movs	r0, r2
 80033c6:	f005 f987 	bl	80086d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003400 <I2C1_MspInit+0xd8>)
 80033cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003400 <I2C1_MspInit+0xd8>)
 80033d0:	2180      	movs	r1, #128	@ 0x80
 80033d2:	0389      	lsls	r1, r1, #14
 80033d4:	430a      	orrs	r2, r1
 80033d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80033d8:	4b09      	ldr	r3, [pc, #36]	@ (8003400 <I2C1_MspInit+0xd8>)
 80033da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033dc:	2380      	movs	r3, #128	@ 0x80
 80033de:	039b      	lsls	r3, r3, #14
 80033e0:	4013      	ands	r3, r2
 80033e2:	60bb      	str	r3, [r7, #8]
 80033e4:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80033e6:	2200      	movs	r2, #0
 80033e8:	2100      	movs	r1, #0
 80033ea:	2017      	movs	r0, #23
 80033ec:	f005 f82e 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80033f0:	2017      	movs	r0, #23
 80033f2:	f005 f840 	bl	8008476 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 80033f6:	46c0      	nop			@ (mov r8, r8)
 80033f8:	46bd      	mov	sp, r7
 80033fa:	b017      	add	sp, #92	@ 0x5c
 80033fc:	bd90      	pop	{r4, r7, pc}
 80033fe:	46c0      	nop			@ (mov r8, r8)
 8003400:	40021000 	.word	0x40021000
 8003404:	50000400 	.word	0x50000400

08003408 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003410:	4b0d      	ldr	r3, [pc, #52]	@ (8003448 <I2C1_MspDeInit+0x40>)
 8003412:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003414:	4b0c      	ldr	r3, [pc, #48]	@ (8003448 <I2C1_MspDeInit+0x40>)
 8003416:	490d      	ldr	r1, [pc, #52]	@ (800344c <I2C1_MspDeInit+0x44>)
 8003418:	400a      	ands	r2, r1
 800341a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 800341c:	2380      	movs	r3, #128	@ 0x80
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4a0b      	ldr	r2, [pc, #44]	@ (8003450 <I2C1_MspDeInit+0x48>)
 8003422:	0019      	movs	r1, r3
 8003424:	0010      	movs	r0, r2
 8003426:	f005 fabb 	bl	80089a0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 800342a:	2380      	movs	r3, #128	@ 0x80
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4a08      	ldr	r2, [pc, #32]	@ (8003450 <I2C1_MspDeInit+0x48>)
 8003430:	0019      	movs	r1, r3
 8003432:	0010      	movs	r0, r2
 8003434:	f005 fab4 	bl	80089a0 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(I2C1_IRQn);
 8003438:	2017      	movs	r0, #23
 800343a:	f005 f82c 	bl	8008496 <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 800343e:	46c0      	nop			@ (mov r8, r8)
 8003440:	46bd      	mov	sp, r7
 8003442:	b002      	add	sp, #8
 8003444:	bd80      	pop	{r7, pc}
 8003446:	46c0      	nop			@ (mov r8, r8)
 8003448:	40021000 	.word	0x40021000
 800344c:	ffdfffff 	.word	0xffdfffff
 8003450:	50000400 	.word	0x50000400

08003454 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	e00a      	b.n	800347c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003466:	e000      	b.n	800346a <_read+0x16>
 8003468:	bf00      	nop
 800346a:	0001      	movs	r1, r0
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	1c5a      	adds	r2, r3, #1
 8003470:	60ba      	str	r2, [r7, #8]
 8003472:	b2ca      	uxtb	r2, r1
 8003474:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	3301      	adds	r3, #1
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	429a      	cmp	r2, r3
 8003482:	dbf0      	blt.n	8003466 <_read+0x12>
  }

  return len;
 8003484:	687b      	ldr	r3, [r7, #4]
}
 8003486:	0018      	movs	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	b006      	add	sp, #24
 800348c:	bd80      	pop	{r7, pc}

0800348e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800349a:	2300      	movs	r3, #0
 800349c:	617b      	str	r3, [r7, #20]
 800349e:	e009      	b.n	80034b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	60ba      	str	r2, [r7, #8]
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	0018      	movs	r0, r3
 80034aa:	f004 fdd9 	bl	8008060 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	3301      	adds	r3, #1
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	dbf1      	blt.n	80034a0 <_write+0x12>
  }
  return len;
 80034bc:	687b      	ldr	r3, [r7, #4]
}
 80034be:	0018      	movs	r0, r3
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b006      	add	sp, #24
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <_close>:

int _close(int file)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034ce:	2301      	movs	r3, #1
 80034d0:	425b      	negs	r3, r3
}
 80034d2:	0018      	movs	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	b002      	add	sp, #8
 80034d8:	bd80      	pop	{r7, pc}

080034da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b082      	sub	sp, #8
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
 80034e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	2280      	movs	r2, #128	@ 0x80
 80034e8:	0192      	lsls	r2, r2, #6
 80034ea:	605a      	str	r2, [r3, #4]
  return 0;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	0018      	movs	r0, r3
 80034f0:	46bd      	mov	sp, r7
 80034f2:	b002      	add	sp, #8
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <_isatty>:

int _isatty(int file)
{
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b082      	sub	sp, #8
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034fe:	2301      	movs	r3, #1
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b002      	add	sp, #8
 8003506:	bd80      	pop	{r7, pc}

08003508 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003514:	2300      	movs	r3, #0
}
 8003516:	0018      	movs	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	b004      	add	sp, #16
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003528:	4a14      	ldr	r2, [pc, #80]	@ (800357c <_sbrk+0x5c>)
 800352a:	4b15      	ldr	r3, [pc, #84]	@ (8003580 <_sbrk+0x60>)
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003534:	4b13      	ldr	r3, [pc, #76]	@ (8003584 <_sbrk+0x64>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d102      	bne.n	8003542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800353c:	4b11      	ldr	r3, [pc, #68]	@ (8003584 <_sbrk+0x64>)
 800353e:	4a12      	ldr	r2, [pc, #72]	@ (8003588 <_sbrk+0x68>)
 8003540:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003542:	4b10      	ldr	r3, [pc, #64]	@ (8003584 <_sbrk+0x64>)
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	18d3      	adds	r3, r2, r3
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	429a      	cmp	r2, r3
 800354e:	d207      	bcs.n	8003560 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003550:	f009 fc7a 	bl	800ce48 <__errno>
 8003554:	0003      	movs	r3, r0
 8003556:	220c      	movs	r2, #12
 8003558:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800355a:	2301      	movs	r3, #1
 800355c:	425b      	negs	r3, r3
 800355e:	e009      	b.n	8003574 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003560:	4b08      	ldr	r3, [pc, #32]	@ (8003584 <_sbrk+0x64>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003566:	4b07      	ldr	r3, [pc, #28]	@ (8003584 <_sbrk+0x64>)
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	18d2      	adds	r2, r2, r3
 800356e:	4b05      	ldr	r3, [pc, #20]	@ (8003584 <_sbrk+0x64>)
 8003570:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003572:	68fb      	ldr	r3, [r7, #12]
}
 8003574:	0018      	movs	r0, r3
 8003576:	46bd      	mov	sp, r7
 8003578:	b006      	add	sp, #24
 800357a:	bd80      	pop	{r7, pc}
 800357c:	20009000 	.word	0x20009000
 8003580:	00000400 	.word	0x00000400
 8003584:	200001e4 	.word	0x200001e4
 8003588:	20000620 	.word	0x20000620

0800358c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003590:	46c0      	nop			@ (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
	...

08003598 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003598:	480d      	ldr	r0, [pc, #52]	@ (80035d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800359a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800359c:	f7ff fff6 	bl	800358c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035a0:	480c      	ldr	r0, [pc, #48]	@ (80035d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80035a2:	490d      	ldr	r1, [pc, #52]	@ (80035d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80035a4:	4a0d      	ldr	r2, [pc, #52]	@ (80035dc <LoopForever+0xe>)
  movs r3, #0
 80035a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035a8:	e002      	b.n	80035b0 <LoopCopyDataInit>

080035aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ae:	3304      	adds	r3, #4

080035b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035b4:	d3f9      	bcc.n	80035aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035b6:	4a0a      	ldr	r2, [pc, #40]	@ (80035e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80035b8:	4c0a      	ldr	r4, [pc, #40]	@ (80035e4 <LoopForever+0x16>)
  movs r3, #0
 80035ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035bc:	e001      	b.n	80035c2 <LoopFillZerobss>

080035be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035c0:	3204      	adds	r2, #4

080035c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035c4:	d3fb      	bcc.n	80035be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80035c6:	f009 fc45 	bl	800ce54 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80035ca:	f7ff fc63 	bl	8002e94 <main>

080035ce <LoopForever>:

LoopForever:
  b LoopForever
 80035ce:	e7fe      	b.n	80035ce <LoopForever>
  ldr   r0, =_estack
 80035d0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80035d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035d8:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 80035dc:	0800f2f0 	.word	0x0800f2f0
  ldr r2, =_sbss
 80035e0:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 80035e4:	2000061c 	.word	0x2000061c

080035e8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035e8:	e7fe      	b.n	80035e8 <ADC1_COMP_IRQHandler>
	...

080035ec <IIS2DLPC_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_RegisterBusIO(IIS2DLPC_Object_t *pObj, IIS2DLPC_IO_t *pIO)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d103      	bne.n	8003608 <IIS2DLPC_RegisterBusIO+0x1c>
  {
    ret = IIS2DLPC_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	425b      	negs	r3, r3
 8003604:	60fb      	str	r3, [r7, #12]
 8003606:	e052      	b.n	80036ae <IIS2DLPC_RegisterBusIO+0xc2>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	7b1a      	ldrb	r2, [r3, #12]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	695a      	ldr	r2, [r3, #20]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	699a      	ldr	r2, [r3, #24]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a1d      	ldr	r2, [pc, #116]	@ (80036b8 <IIS2DLPC_RegisterBusIO+0xcc>)
 8003644:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a1c      	ldr	r2, [pc, #112]	@ (80036bc <IIS2DLPC_RegisterBusIO+0xd0>)
 800364a:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	69da      	ldr	r2, [r3, #28]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d103      	bne.n	800366a <IIS2DLPC_RegisterBusIO+0x7e>
    {
      ret = IIS2DLPC_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	425b      	negs	r3, r3
 8003666:	60fb      	str	r3, [r7, #12]
 8003668:	e021      	b.n	80036ae <IIS2DLPC_RegisterBusIO+0xc2>
    }
    else if (pObj->IO.Init() != IIS2DLPC_OK)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4798      	blx	r3
 8003670:	1e03      	subs	r3, r0, #0
 8003672:	d003      	beq.n	800367c <IIS2DLPC_RegisterBusIO+0x90>
    {
      ret = IIS2DLPC_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	425b      	negs	r3, r3
 8003678:	60fb      	str	r3, [r7, #12]
 800367a:	e018      	b.n	80036ae <IIS2DLPC_RegisterBusIO+0xc2>
    }
    else
    {
      if (pObj->IO.BusType == IIS2DLPC_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2b02      	cmp	r3, #2
 8003682:	d114      	bne.n	80036ae <IIS2DLPC_RegisterBusIO+0xc2>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2230      	movs	r2, #48	@ 0x30
 8003688:	5c9b      	ldrb	r3, [r3, r2]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10f      	bne.n	80036ae <IIS2DLPC_RegisterBusIO+0xc2>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x05;
 800368e:	210b      	movs	r1, #11
 8003690:	187b      	adds	r3, r7, r1
 8003692:	2205      	movs	r2, #5
 8003694:	701a      	strb	r2, [r3, #0]

          if (IIS2DLPC_Write_Reg(pObj, IIS2DLPC_CTRL2, data) != IIS2DLPC_OK)
 8003696:	187b      	adds	r3, r7, r1
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2121      	movs	r1, #33	@ 0x21
 800369e:	0018      	movs	r0, r3
 80036a0:	f000 fc5e 	bl	8003f60 <IIS2DLPC_Write_Reg>
 80036a4:	1e03      	subs	r3, r0, #0
 80036a6:	d002      	beq.n	80036ae <IIS2DLPC_RegisterBusIO+0xc2>
          {
            ret = IIS2DLPC_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	425b      	negs	r3, r3
 80036ac:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80036ae:	68fb      	ldr	r3, [r7, #12]
}
 80036b0:	0018      	movs	r0, r3
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b004      	add	sp, #16
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	080042a9 	.word	0x080042a9
 80036bc:	080042ed 	.word	0x080042ed

080036c0 <IIS2DLPC_Init>:
  * @brief  Initialize the IIS2DLPC sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_Init(IIS2DLPC_Object_t *pObj)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (iis2dlpc_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS2DLPC_OK)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3320      	adds	r3, #32
 80036cc:	2101      	movs	r1, #1
 80036ce:	0018      	movs	r0, r3
 80036d0:	f001 f92d 	bl	800492e <iis2dlpc_auto_increment_set>
 80036d4:	1e03      	subs	r3, r0, #0
 80036d6:	d002      	beq.n	80036de <IIS2DLPC_Init+0x1e>
  {
    return IIS2DLPC_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	425b      	negs	r3, r3
 80036dc:	e046      	b.n	800376c <IIS2DLPC_Init+0xac>
  }

  /* Enable BDU */
  if (iis2dlpc_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS2DLPC_OK)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3320      	adds	r3, #32
 80036e2:	2101      	movs	r1, #1
 80036e4:	0018      	movs	r0, r3
 80036e6:	f001 f829 	bl	800473c <iis2dlpc_block_data_update_set>
 80036ea:	1e03      	subs	r3, r0, #0
 80036ec:	d002      	beq.n	80036f4 <IIS2DLPC_Init+0x34>
  {
    return IIS2DLPC_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	425b      	negs	r3, r3
 80036f2:	e03b      	b.n	800376c <IIS2DLPC_Init+0xac>
  }

  /* FIFO mode selection */
  if (iis2dlpc_fifo_mode_set(&(pObj->Ctx), IIS2DLPC_BYPASS_MODE) != IIS2DLPC_OK)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3320      	adds	r3, #32
 80036f8:	2100      	movs	r1, #0
 80036fa:	0018      	movs	r0, r3
 80036fc:	f001 f947 	bl	800498e <iis2dlpc_fifo_mode_set>
 8003700:	1e03      	subs	r3, r0, #0
 8003702:	d002      	beq.n	800370a <IIS2DLPC_Init+0x4a>
  {
    return IIS2DLPC_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	425b      	negs	r3, r3
 8003708:	e030      	b.n	800376c <IIS2DLPC_Init+0xac>
  }

  /* Power mode selection */
  if (iis2dlpc_power_mode_set(&(pObj->Ctx), IIS2DLPC_HIGH_PERFORMANCE) != IIS2DLPC_OK)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3320      	adds	r3, #32
 800370e:	2104      	movs	r1, #4
 8003710:	0018      	movs	r0, r3
 8003712:	f000 fe5f 	bl	80043d4 <iis2dlpc_power_mode_set>
 8003716:	1e03      	subs	r3, r0, #0
 8003718:	d002      	beq.n	8003720 <IIS2DLPC_Init+0x60>
  {
    return IIS2DLPC_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	425b      	negs	r3, r3
 800371e:	e025      	b.n	800376c <IIS2DLPC_Init+0xac>
  }

  /* Select default output data rate. */
  pObj->acc_odr = 100.0f;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a14      	ldr	r2, [pc, #80]	@ (8003774 <IIS2DLPC_Init+0xb4>)
 8003724:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Select default operating mode. */
  pObj->acc_operating_mode = IIS2DLPC_HIGH_PERFORMANCE_MODE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2238      	movs	r2, #56	@ 0x38
 800372a:	2100      	movs	r1, #0
 800372c:	5499      	strb	r1, [r3, r2]
  /* Select default low noise (disabled). */
  pObj->acc_low_noise = IIS2DLPC_LOW_NOISE_DISABLE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2239      	movs	r2, #57	@ 0x39
 8003732:	2100      	movs	r1, #0
 8003734:	5499      	strb	r1, [r3, r2]

  /* Output data rate selection - power down. */
  if (iis2dlpc_data_rate_set(&(pObj->Ctx), IIS2DLPC_XL_ODR_OFF) != IIS2DLPC_OK)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3320      	adds	r3, #32
 800373a:	2100      	movs	r1, #0
 800373c:	0018      	movs	r0, r3
 800373e:	f000 ff3d 	bl	80045bc <iis2dlpc_data_rate_set>
 8003742:	1e03      	subs	r3, r0, #0
 8003744:	d002      	beq.n	800374c <IIS2DLPC_Init+0x8c>
  {
    return IIS2DLPC_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	425b      	negs	r3, r3
 800374a:	e00f      	b.n	800376c <IIS2DLPC_Init+0xac>
  }

  /* Full scale selection. */
  if (iis2dlpc_full_scale_set(&(pObj->Ctx), IIS2DLPC_2g) != IIS2DLPC_OK)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3320      	adds	r3, #32
 8003750:	2100      	movs	r1, #0
 8003752:	0018      	movs	r0, r3
 8003754:	f001 f822 	bl	800479c <iis2dlpc_full_scale_set>
 8003758:	1e03      	subs	r3, r0, #0
 800375a:	d002      	beq.n	8003762 <IIS2DLPC_Init+0xa2>
  {
    return IIS2DLPC_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	425b      	negs	r3, r3
 8003760:	e004      	b.n	800376c <IIS2DLPC_Init+0xac>
  }

  pObj->is_initialized = 1;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2230      	movs	r2, #48	@ 0x30
 8003766:	2101      	movs	r1, #1
 8003768:	5499      	strb	r1, [r3, r2]

  return IIS2DLPC_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	0018      	movs	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	b002      	add	sp, #8
 8003772:	bd80      	pop	{r7, pc}
 8003774:	42c80000 	.word	0x42c80000

08003778 <IIS2DLPC_DeInit>:
  * @brief  Deinitialize the IIS2DLPC sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_DeInit(IIS2DLPC_Object_t *pObj)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (IIS2DLPC_ACC_Disable(pObj) != IIS2DLPC_OK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	0018      	movs	r0, r3
 8003784:	f000 f87e 	bl	8003884 <IIS2DLPC_ACC_Disable>
 8003788:	1e03      	subs	r3, r0, #0
 800378a:	d002      	beq.n	8003792 <IIS2DLPC_DeInit+0x1a>
  {
    return IIS2DLPC_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	425b      	negs	r3, r3
 8003790:	e00f      	b.n	80037b2 <IIS2DLPC_DeInit+0x3a>
  }

  /* Reset output data rate. */
  pObj->acc_odr = 0.0f;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset operating mode to default value. */
  pObj->acc_operating_mode = IIS2DLPC_HIGH_PERFORMANCE_MODE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2238      	movs	r2, #56	@ 0x38
 800379c:	2100      	movs	r1, #0
 800379e:	5499      	strb	r1, [r3, r2]
  /* Reset low noise to default value (disabled). */
  pObj->acc_low_noise = IIS2DLPC_LOW_NOISE_DISABLE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2239      	movs	r2, #57	@ 0x39
 80037a4:	2100      	movs	r1, #0
 80037a6:	5499      	strb	r1, [r3, r2]

  pObj->is_initialized = 0;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2230      	movs	r2, #48	@ 0x30
 80037ac:	2100      	movs	r1, #0
 80037ae:	5499      	strb	r1, [r3, r2]

  return IIS2DLPC_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	0018      	movs	r0, r3
 80037b4:	46bd      	mov	sp, r7
 80037b6:	b002      	add	sp, #8
 80037b8:	bd80      	pop	{r7, pc}

080037ba <IIS2DLPC_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ReadID(IIS2DLPC_Object_t *pObj, uint8_t *Id)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b082      	sub	sp, #8
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
 80037c2:	6039      	str	r1, [r7, #0]
  if (iis2dlpc_device_id_get(&(pObj->Ctx), Id) != IIS2DLPC_OK)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3320      	adds	r3, #32
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	0011      	movs	r1, r2
 80037cc:	0018      	movs	r0, r3
 80037ce:	f001 f89c 	bl	800490a <iis2dlpc_device_id_get>
 80037d2:	1e03      	subs	r3, r0, #0
 80037d4:	d002      	beq.n	80037dc <IIS2DLPC_ReadID+0x22>
  {
    return IIS2DLPC_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	425b      	negs	r3, r3
 80037da:	e000      	b.n	80037de <IIS2DLPC_ReadID+0x24>
  }

  return IIS2DLPC_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	0018      	movs	r0, r3
 80037e0:	46bd      	mov	sp, r7
 80037e2:	b002      	add	sp, #8
 80037e4:	bd80      	pop	{r7, pc}
	...

080037e8 <IIS2DLPC_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to IIS2DLPC sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_GetCapabilities(IIS2DLPC_Object_t *pObj, IIS2DLPC_Capabilities_t *Capabilities)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	2201      	movs	r2, #1
 80037f6:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	2200      	movs	r2, #0
 80037fc:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	2200      	movs	r2, #0
 8003802:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	2200      	movs	r2, #0
 8003808:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2200      	movs	r2, #0
 800380e:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	2210      	movs	r2, #16
 8003814:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	2200      	movs	r2, #0
 800381a:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2200      	movs	r2, #0
 8003820:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 1600.0f;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	4a04      	ldr	r2, [pc, #16]	@ (8003838 <IIS2DLPC_GetCapabilities+0x50>)
 8003826:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	2200      	movs	r2, #0
 800382c:	619a      	str	r2, [r3, #24]
  return IIS2DLPC_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	0018      	movs	r0, r3
 8003832:	46bd      	mov	sp, r7
 8003834:	b002      	add	sp, #8
 8003836:	bd80      	pop	{r7, pc}
 8003838:	44c80000 	.word	0x44c80000

0800383c <IIS2DLPC_ACC_Enable>:
  * @brief  Enable the IIS2DLPC accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_Enable(IIS2DLPC_Object_t *pObj)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2231      	movs	r2, #49	@ 0x31
 8003848:	5c9b      	ldrb	r3, [r3, r2]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d101      	bne.n	8003852 <IIS2DLPC_ACC_Enable+0x16>
  {
    return IIS2DLPC_OK;
 800384e:	2300      	movs	r3, #0
 8003850:	e014      	b.n	800387c <IIS2DLPC_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (IIS2DLPC_ACC_SetOutputDataRate_When_Enabled(pObj, pObj->acc_odr, pObj->acc_operating_mode,
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2238      	movs	r2, #56	@ 0x38
 800385a:	5c9a      	ldrb	r2, [r3, r2]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2039      	movs	r0, #57	@ 0x39
 8003860:	5c1b      	ldrb	r3, [r3, r0]
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fb9c 	bl	8003fa0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled>
 8003868:	1e03      	subs	r3, r0, #0
 800386a:	d002      	beq.n	8003872 <IIS2DLPC_ACC_Enable+0x36>
                                                  pObj->acc_low_noise) != IIS2DLPC_OK)
  {
    return IIS2DLPC_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	425b      	negs	r3, r3
 8003870:	e004      	b.n	800387c <IIS2DLPC_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2231      	movs	r2, #49	@ 0x31
 8003876:	2101      	movs	r1, #1
 8003878:	5499      	strb	r1, [r3, r2]

  return IIS2DLPC_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	0018      	movs	r0, r3
 800387e:	46bd      	mov	sp, r7
 8003880:	b002      	add	sp, #8
 8003882:	bd80      	pop	{r7, pc}

08003884 <IIS2DLPC_ACC_Disable>:
  * @brief  Disable the IIS2DLPC accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_Disable(IIS2DLPC_Object_t *pObj)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2231      	movs	r2, #49	@ 0x31
 8003890:	5c9b      	ldrb	r3, [r3, r2]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <IIS2DLPC_ACC_Disable+0x16>
  {
    return IIS2DLPC_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	e00f      	b.n	80038ba <IIS2DLPC_ACC_Disable+0x36>
  }

  /* Output data rate selection - power down. */
  if (iis2dlpc_data_rate_set(&(pObj->Ctx), IIS2DLPC_XL_ODR_OFF) != IIS2DLPC_OK)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	3320      	adds	r3, #32
 800389e:	2100      	movs	r1, #0
 80038a0:	0018      	movs	r0, r3
 80038a2:	f000 fe8b 	bl	80045bc <iis2dlpc_data_rate_set>
 80038a6:	1e03      	subs	r3, r0, #0
 80038a8:	d002      	beq.n	80038b0 <IIS2DLPC_ACC_Disable+0x2c>
  {
    return IIS2DLPC_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	425b      	negs	r3, r3
 80038ae:	e004      	b.n	80038ba <IIS2DLPC_ACC_Disable+0x36>
  }

  pObj->acc_is_enabled = 0;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2231      	movs	r2, #49	@ 0x31
 80038b4:	2100      	movs	r1, #0
 80038b6:	5499      	strb	r1, [r3, r2]

  return IIS2DLPC_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	0018      	movs	r0, r3
 80038bc:	46bd      	mov	sp, r7
 80038be:	b002      	add	sp, #8
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <IIS2DLPC_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_GetSensitivity(IIS2DLPC_Object_t *pObj, float *Sensitivity)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 80038ce:	2300      	movs	r3, #0
 80038d0:	60fb      	str	r3, [r7, #12]
  iis2dlpc_fs_t full_scale;
  iis2dlpc_mode_t mode;

  /* Read actual full scale selection from sensor. */
  if (iis2dlpc_full_scale_get(&(pObj->Ctx), &full_scale) != IIS2DLPC_OK)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3320      	adds	r3, #32
 80038d6:	220b      	movs	r2, #11
 80038d8:	18ba      	adds	r2, r7, r2
 80038da:	0011      	movs	r1, r2
 80038dc:	0018      	movs	r0, r3
 80038de:	f000 ff8d 	bl	80047fc <iis2dlpc_full_scale_get>
 80038e2:	1e03      	subs	r3, r0, #0
 80038e4:	d002      	beq.n	80038ec <IIS2DLPC_ACC_GetSensitivity+0x28>
  {
    return IIS2DLPC_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	425b      	negs	r3, r3
 80038ea:	e07c      	b.n	80039e6 <IIS2DLPC_ACC_GetSensitivity+0x122>
  }

  /* Read actual power mode selection from sensor. */
  if (iis2dlpc_power_mode_get(&(pObj->Ctx), &mode) != IIS2DLPC_OK)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3320      	adds	r3, #32
 80038f0:	220a      	movs	r2, #10
 80038f2:	18ba      	adds	r2, r7, r2
 80038f4:	0011      	movs	r1, r2
 80038f6:	0018      	movs	r0, r3
 80038f8:	f000 fdd8 	bl	80044ac <iis2dlpc_power_mode_get>
 80038fc:	1e03      	subs	r3, r0, #0
 80038fe:	d002      	beq.n	8003906 <IIS2DLPC_ACC_GetSensitivity+0x42>
  {
    return IIS2DLPC_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	425b      	negs	r3, r3
 8003904:	e06f      	b.n	80039e6 <IIS2DLPC_ACC_GetSensitivity+0x122>
  }

  switch (mode)
 8003906:	230a      	movs	r3, #10
 8003908:	18fb      	adds	r3, r7, r3
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	221b      	movs	r2, #27
 800390e:	429a      	cmp	r2, r3
 8003910:	4192      	sbcs	r2, r2
 8003912:	4252      	negs	r2, r2
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	2a00      	cmp	r2, #0
 8003918:	d000      	beq.n	800391c <IIS2DLPC_ACC_GetSensitivity+0x58>
 800391a:	e05c      	b.n	80039d6 <IIS2DLPC_ACC_GetSensitivity+0x112>
 800391c:	2201      	movs	r2, #1
 800391e:	409a      	lsls	r2, r3
 8003920:	0013      	movs	r3, r2
 8003922:	4a33      	ldr	r2, [pc, #204]	@ (80039f0 <IIS2DLPC_ACC_GetSensitivity+0x12c>)
 8003924:	401a      	ands	r2, r3
 8003926:	1e51      	subs	r1, r2, #1
 8003928:	418a      	sbcs	r2, r1
 800392a:	b2d2      	uxtb	r2, r2
 800392c:	2a00      	cmp	r2, #0
 800392e:	d12c      	bne.n	800398a <IIS2DLPC_ACC_GetSensitivity+0xc6>
 8003930:	4a30      	ldr	r2, [pc, #192]	@ (80039f4 <IIS2DLPC_ACC_GetSensitivity+0x130>)
 8003932:	4013      	ands	r3, r2
 8003934:	1e5a      	subs	r2, r3, #1
 8003936:	4193      	sbcs	r3, r2
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d04b      	beq.n	80039d6 <IIS2DLPC_ACC_GetSensitivity+0x112>
  {
    case IIS2DLPC_CONT_LOW_PWR_12bit:
    case IIS2DLPC_SINGLE_LOW_PWR_12bit:
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
    case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      switch (full_scale)
 800393e:	230b      	movs	r3, #11
 8003940:	18fb      	adds	r3, r7, r3
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d014      	beq.n	8003972 <IIS2DLPC_ACC_GetSensitivity+0xae>
 8003948:	dc17      	bgt.n	800397a <IIS2DLPC_ACC_GetSensitivity+0xb6>
 800394a:	2b02      	cmp	r3, #2
 800394c:	d00d      	beq.n	800396a <IIS2DLPC_ACC_GetSensitivity+0xa6>
 800394e:	dc14      	bgt.n	800397a <IIS2DLPC_ACC_GetSensitivity+0xb6>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <IIS2DLPC_ACC_GetSensitivity+0x96>
 8003954:	2b01      	cmp	r3, #1
 8003956:	d004      	beq.n	8003962 <IIS2DLPC_ACC_GetSensitivity+0x9e>
 8003958:	e00f      	b.n	800397a <IIS2DLPC_ACC_GetSensitivity+0xb6>
      {
        case IIS2DLPC_2g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_2G_LOPOW1_MODE;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	4a26      	ldr	r2, [pc, #152]	@ (80039f8 <IIS2DLPC_ACC_GetSensitivity+0x134>)
 800395e:	601a      	str	r2, [r3, #0]
          break;
 8003960:	e012      	b.n	8003988 <IIS2DLPC_ACC_GetSensitivity+0xc4>

        case IIS2DLPC_4g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_4G_LOPOW1_MODE;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	4a25      	ldr	r2, [pc, #148]	@ (80039fc <IIS2DLPC_ACC_GetSensitivity+0x138>)
 8003966:	601a      	str	r2, [r3, #0]
          break;
 8003968:	e00e      	b.n	8003988 <IIS2DLPC_ACC_GetSensitivity+0xc4>

        case IIS2DLPC_8g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_8G_LOPOW1_MODE;
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	4a24      	ldr	r2, [pc, #144]	@ (8003a00 <IIS2DLPC_ACC_GetSensitivity+0x13c>)
 800396e:	601a      	str	r2, [r3, #0]
          break;
 8003970:	e00a      	b.n	8003988 <IIS2DLPC_ACC_GetSensitivity+0xc4>

        case IIS2DLPC_16g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_16G_LOPOW1_MODE;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	4a23      	ldr	r2, [pc, #140]	@ (8003a04 <IIS2DLPC_ACC_GetSensitivity+0x140>)
 8003976:	601a      	str	r2, [r3, #0]
          break;
 8003978:	e006      	b.n	8003988 <IIS2DLPC_ACC_GetSensitivity+0xc4>

        default:
          *Sensitivity = -1.0f;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	4a22      	ldr	r2, [pc, #136]	@ (8003a08 <IIS2DLPC_ACC_GetSensitivity+0x144>)
 800397e:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	425b      	negs	r3, r3
 8003984:	60fb      	str	r3, [r7, #12]
          break;
 8003986:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8003988:	e02c      	b.n	80039e4 <IIS2DLPC_ACC_GetSensitivity+0x120>
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3:
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
      switch (full_scale)
 800398a:	230b      	movs	r3, #11
 800398c:	18fb      	adds	r3, r7, r3
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	2b03      	cmp	r3, #3
 8003992:	d014      	beq.n	80039be <IIS2DLPC_ACC_GetSensitivity+0xfa>
 8003994:	dc17      	bgt.n	80039c6 <IIS2DLPC_ACC_GetSensitivity+0x102>
 8003996:	2b02      	cmp	r3, #2
 8003998:	d00d      	beq.n	80039b6 <IIS2DLPC_ACC_GetSensitivity+0xf2>
 800399a:	dc14      	bgt.n	80039c6 <IIS2DLPC_ACC_GetSensitivity+0x102>
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <IIS2DLPC_ACC_GetSensitivity+0xe2>
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d004      	beq.n	80039ae <IIS2DLPC_ACC_GetSensitivity+0xea>
 80039a4:	e00f      	b.n	80039c6 <IIS2DLPC_ACC_GetSensitivity+0x102>
      {
        case IIS2DLPC_2g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_2G_OTHER_MODES;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	4a18      	ldr	r2, [pc, #96]	@ (8003a0c <IIS2DLPC_ACC_GetSensitivity+0x148>)
 80039aa:	601a      	str	r2, [r3, #0]
          break;
 80039ac:	e012      	b.n	80039d4 <IIS2DLPC_ACC_GetSensitivity+0x110>

        case IIS2DLPC_4g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_4G_OTHER_MODES;
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	4a17      	ldr	r2, [pc, #92]	@ (8003a10 <IIS2DLPC_ACC_GetSensitivity+0x14c>)
 80039b2:	601a      	str	r2, [r3, #0]
          break;
 80039b4:	e00e      	b.n	80039d4 <IIS2DLPC_ACC_GetSensitivity+0x110>

        case IIS2DLPC_8g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_8G_OTHER_MODES;
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	4a0f      	ldr	r2, [pc, #60]	@ (80039f8 <IIS2DLPC_ACC_GetSensitivity+0x134>)
 80039ba:	601a      	str	r2, [r3, #0]
          break;
 80039bc:	e00a      	b.n	80039d4 <IIS2DLPC_ACC_GetSensitivity+0x110>

        case IIS2DLPC_16g:
          *Sensitivity = IIS2DLPC_ACC_SENSITIVITY_FOR_FS_16G_OTHER_MODES;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	4a0e      	ldr	r2, [pc, #56]	@ (80039fc <IIS2DLPC_ACC_GetSensitivity+0x138>)
 80039c2:	601a      	str	r2, [r3, #0]
          break;
 80039c4:	e006      	b.n	80039d4 <IIS2DLPC_ACC_GetSensitivity+0x110>

        default:
          *Sensitivity = -1.0f;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	4a0f      	ldr	r2, [pc, #60]	@ (8003a08 <IIS2DLPC_ACC_GetSensitivity+0x144>)
 80039ca:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	425b      	negs	r3, r3
 80039d0:	60fb      	str	r3, [r7, #12]
          break;
 80039d2:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 80039d4:	e006      	b.n	80039e4 <IIS2DLPC_ACC_GetSensitivity+0x120>

    default:
      *Sensitivity = -1.0f;
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003a08 <IIS2DLPC_ACC_GetSensitivity+0x144>)
 80039da:	601a      	str	r2, [r3, #0]
      ret = IIS2DLPC_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	425b      	negs	r3, r3
 80039e0:	60fb      	str	r3, [r7, #12]
      break;
 80039e2:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 80039e4:	68fb      	ldr	r3, [r7, #12]
}
 80039e6:	0018      	movs	r0, r3
 80039e8:	46bd      	mov	sp, r7
 80039ea:	b004      	add	sp, #16
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	46c0      	nop			@ (mov r8, r8)
 80039f0:	0e1e0e1e 	.word	0x0e1e0e1e
 80039f4:	01010101 	.word	0x01010101
 80039f8:	3f79db23 	.word	0x3f79db23
 80039fc:	3ff9db23 	.word	0x3ff9db23
 8003a00:	4079db23 	.word	0x4079db23
 8003a04:	40f9db23 	.word	0x40f9db23
 8003a08:	bf800000 	.word	0xbf800000
 8003a0c:	3e79db23 	.word	0x3e79db23
 8003a10:	3ef9db23 	.word	0x3ef9db23

08003a14 <IIS2DLPC_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_GetOutputDataRate(IIS2DLPC_Object_t *pObj, float *Odr)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	60fb      	str	r3, [r7, #12]
  iis2dlpc_odr_t odr_low_level;
  iis2dlpc_mode_t mode;

  /* Get current output data rate. */
  if (iis2dlpc_data_rate_get(&(pObj->Ctx), &odr_low_level) != IIS2DLPC_OK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3320      	adds	r3, #32
 8003a26:	220b      	movs	r2, #11
 8003a28:	18ba      	adds	r2, r7, r2
 8003a2a:	0011      	movs	r1, r2
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f000 fe1d 	bl	800466c <iis2dlpc_data_rate_get>
 8003a32:	1e03      	subs	r3, r0, #0
 8003a34:	d002      	beq.n	8003a3c <IIS2DLPC_ACC_GetOutputDataRate+0x28>
  {
    return IIS2DLPC_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	425b      	negs	r3, r3
 8003a3a:	e0e3      	b.n	8003c04 <IIS2DLPC_ACC_GetOutputDataRate+0x1f0>
  }

  /* Read actual power mode selection from sensor. */
  if (iis2dlpc_power_mode_get(&(pObj->Ctx), &mode) != IIS2DLPC_OK)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3320      	adds	r3, #32
 8003a40:	220a      	movs	r2, #10
 8003a42:	18ba      	adds	r2, r7, r2
 8003a44:	0011      	movs	r1, r2
 8003a46:	0018      	movs	r0, r3
 8003a48:	f000 fd30 	bl	80044ac <iis2dlpc_power_mode_get>
 8003a4c:	1e03      	subs	r3, r0, #0
 8003a4e:	d002      	beq.n	8003a56 <IIS2DLPC_ACC_GetOutputDataRate+0x42>
  {
    return IIS2DLPC_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	425b      	negs	r3, r3
 8003a54:	e0d6      	b.n	8003c04 <IIS2DLPC_ACC_GetOutputDataRate+0x1f0>
  }

  switch (odr_low_level)
 8003a56:	230b      	movs	r3, #11
 8003a58:	18fb      	adds	r3, r7, r3
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	2b22      	cmp	r3, #34	@ 0x22
 8003a5e:	d900      	bls.n	8003a62 <IIS2DLPC_ACC_GetOutputDataRate+0x4e>
 8003a60:	e0c8      	b.n	8003bf4 <IIS2DLPC_ACC_GetOutputDataRate+0x1e0>
 8003a62:	009a      	lsls	r2, r3, #2
 8003a64:	4b69      	ldr	r3, [pc, #420]	@ (8003c0c <IIS2DLPC_ACC_GetOutputDataRate+0x1f8>)
 8003a66:	18d3      	adds	r3, r2, r3
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	469f      	mov	pc, r3
  {
    case IIS2DLPC_XL_ODR_OFF:
    case IIS2DLPC_XL_SET_SW_TRIG:
    case IIS2DLPC_XL_SET_PIN_TRIG:
      *Odr = 0.0f;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]
      break;
 8003a72:	e0c6      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_1Hz6_LP_ONLY:
      switch (mode)
 8003a74:	230a      	movs	r3, #10
 8003a76:	18fb      	adds	r3, r7, r3
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	221b      	movs	r2, #27
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	4192      	sbcs	r2, r2
 8003a80:	4252      	negs	r2, r2
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	2a00      	cmp	r2, #0
 8003a86:	d118      	bne.n	8003aba <IIS2DLPC_ACC_GetOutputDataRate+0xa6>
 8003a88:	2201      	movs	r2, #1
 8003a8a:	409a      	lsls	r2, r3
 8003a8c:	0013      	movs	r3, r2
 8003a8e:	4a60      	ldr	r2, [pc, #384]	@ (8003c10 <IIS2DLPC_ACC_GetOutputDataRate+0x1fc>)
 8003a90:	401a      	ands	r2, r3
 8003a92:	1e51      	subs	r1, r2, #1
 8003a94:	418a      	sbcs	r2, r1
 8003a96:	b2d2      	uxtb	r2, r2
 8003a98:	2a00      	cmp	r2, #0
 8003a9a:	d10a      	bne.n	8003ab2 <IIS2DLPC_ACC_GetOutputDataRate+0x9e>
 8003a9c:	4a5d      	ldr	r2, [pc, #372]	@ (8003c14 <IIS2DLPC_ACC_GetOutputDataRate+0x200>)
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	1e5a      	subs	r2, r3, #1
 8003aa2:	4193      	sbcs	r3, r2
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d007      	beq.n	8003aba <IIS2DLPC_ACC_GetOutputDataRate+0xa6>
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 12.5f;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	4a5a      	ldr	r2, [pc, #360]	@ (8003c18 <IIS2DLPC_ACC_GetOutputDataRate+0x204>)
 8003aae:	601a      	str	r2, [r3, #0]
          break;
 8003ab0:	e00a      	b.n	8003ac8 <IIS2DLPC_ACC_GetOutputDataRate+0xb4>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 1.6f;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	4a59      	ldr	r2, [pc, #356]	@ (8003c1c <IIS2DLPC_ACC_GetOutputDataRate+0x208>)
 8003ab6:	601a      	str	r2, [r3, #0]
          break;
 8003ab8:	e006      	b.n	8003ac8 <IIS2DLPC_ACC_GetOutputDataRate+0xb4>

        default:
          *Odr = -1.0f;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	4a58      	ldr	r2, [pc, #352]	@ (8003c20 <IIS2DLPC_ACC_GetOutputDataRate+0x20c>)
 8003abe:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	425b      	negs	r3, r3
 8003ac4:	60fb      	str	r3, [r7, #12]
          break;
 8003ac6:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8003ac8:	e09b      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	4a52      	ldr	r2, [pc, #328]	@ (8003c18 <IIS2DLPC_ACC_GetOutputDataRate+0x204>)
 8003ace:	601a      	str	r2, [r3, #0]
      break;
 8003ad0:	e097      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_25Hz:
      *Odr = 25.0f;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	4a53      	ldr	r2, [pc, #332]	@ (8003c24 <IIS2DLPC_ACC_GetOutputDataRate+0x210>)
 8003ad6:	601a      	str	r2, [r3, #0]
      break;
 8003ad8:	e093      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_50Hz:
      *Odr = 50.0f;
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	4a52      	ldr	r2, [pc, #328]	@ (8003c28 <IIS2DLPC_ACC_GetOutputDataRate+0x214>)
 8003ade:	601a      	str	r2, [r3, #0]
      break;
 8003ae0:	e08f      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_100Hz:
      *Odr = 100.0f;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	4a51      	ldr	r2, [pc, #324]	@ (8003c2c <IIS2DLPC_ACC_GetOutputDataRate+0x218>)
 8003ae6:	601a      	str	r2, [r3, #0]
      break;
 8003ae8:	e08b      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_200Hz:
      *Odr = 200.0f;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	4a50      	ldr	r2, [pc, #320]	@ (8003c30 <IIS2DLPC_ACC_GetOutputDataRate+0x21c>)
 8003aee:	601a      	str	r2, [r3, #0]
      break;
 8003af0:	e087      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_400Hz:
      switch (mode)
 8003af2:	230a      	movs	r3, #10
 8003af4:	18fb      	adds	r3, r7, r3
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	221b      	movs	r2, #27
 8003afa:	429a      	cmp	r2, r3
 8003afc:	4192      	sbcs	r2, r2
 8003afe:	4252      	negs	r2, r2
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	2a00      	cmp	r2, #0
 8003b04:	d118      	bne.n	8003b38 <IIS2DLPC_ACC_GetOutputDataRate+0x124>
 8003b06:	2201      	movs	r2, #1
 8003b08:	409a      	lsls	r2, r3
 8003b0a:	0013      	movs	r3, r2
 8003b0c:	4a40      	ldr	r2, [pc, #256]	@ (8003c10 <IIS2DLPC_ACC_GetOutputDataRate+0x1fc>)
 8003b0e:	401a      	ands	r2, r3
 8003b10:	1e51      	subs	r1, r2, #1
 8003b12:	418a      	sbcs	r2, r1
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	2a00      	cmp	r2, #0
 8003b18:	d10a      	bne.n	8003b30 <IIS2DLPC_ACC_GetOutputDataRate+0x11c>
 8003b1a:	4a3e      	ldr	r2, [pc, #248]	@ (8003c14 <IIS2DLPC_ACC_GetOutputDataRate+0x200>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	1e5a      	subs	r2, r3, #1
 8003b20:	4193      	sbcs	r3, r2
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d007      	beq.n	8003b38 <IIS2DLPC_ACC_GetOutputDataRate+0x124>
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 400.0f;
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	4a42      	ldr	r2, [pc, #264]	@ (8003c34 <IIS2DLPC_ACC_GetOutputDataRate+0x220>)
 8003b2c:	601a      	str	r2, [r3, #0]
          break;
 8003b2e:	e00a      	b.n	8003b46 <IIS2DLPC_ACC_GetOutputDataRate+0x132>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	4a3f      	ldr	r2, [pc, #252]	@ (8003c30 <IIS2DLPC_ACC_GetOutputDataRate+0x21c>)
 8003b34:	601a      	str	r2, [r3, #0]
          break;
 8003b36:	e006      	b.n	8003b46 <IIS2DLPC_ACC_GetOutputDataRate+0x132>

        default:
          *Odr = -1.0f;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	4a39      	ldr	r2, [pc, #228]	@ (8003c20 <IIS2DLPC_ACC_GetOutputDataRate+0x20c>)
 8003b3c:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	425b      	negs	r3, r3
 8003b42:	60fb      	str	r3, [r7, #12]
          break;
 8003b44:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8003b46:	e05c      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_800Hz:
      switch (mode)
 8003b48:	230a      	movs	r3, #10
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	221b      	movs	r2, #27
 8003b50:	429a      	cmp	r2, r3
 8003b52:	4192      	sbcs	r2, r2
 8003b54:	4252      	negs	r2, r2
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	2a00      	cmp	r2, #0
 8003b5a:	d118      	bne.n	8003b8e <IIS2DLPC_ACC_GetOutputDataRate+0x17a>
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	0013      	movs	r3, r2
 8003b62:	4a2b      	ldr	r2, [pc, #172]	@ (8003c10 <IIS2DLPC_ACC_GetOutputDataRate+0x1fc>)
 8003b64:	401a      	ands	r2, r3
 8003b66:	1e51      	subs	r1, r2, #1
 8003b68:	418a      	sbcs	r2, r1
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	2a00      	cmp	r2, #0
 8003b6e:	d10a      	bne.n	8003b86 <IIS2DLPC_ACC_GetOutputDataRate+0x172>
 8003b70:	4a28      	ldr	r2, [pc, #160]	@ (8003c14 <IIS2DLPC_ACC_GetOutputDataRate+0x200>)
 8003b72:	4013      	ands	r3, r2
 8003b74:	1e5a      	subs	r2, r3, #1
 8003b76:	4193      	sbcs	r3, r2
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d007      	beq.n	8003b8e <IIS2DLPC_ACC_GetOutputDataRate+0x17a>
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 800.0f;
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	4a2d      	ldr	r2, [pc, #180]	@ (8003c38 <IIS2DLPC_ACC_GetOutputDataRate+0x224>)
 8003b82:	601a      	str	r2, [r3, #0]
          break;
 8003b84:	e00a      	b.n	8003b9c <IIS2DLPC_ACC_GetOutputDataRate+0x188>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	4a29      	ldr	r2, [pc, #164]	@ (8003c30 <IIS2DLPC_ACC_GetOutputDataRate+0x21c>)
 8003b8a:	601a      	str	r2, [r3, #0]
          break;
 8003b8c:	e006      	b.n	8003b9c <IIS2DLPC_ACC_GetOutputDataRate+0x188>

        default:
          *Odr = -1.0f;
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	4a23      	ldr	r2, [pc, #140]	@ (8003c20 <IIS2DLPC_ACC_GetOutputDataRate+0x20c>)
 8003b92:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	425b      	negs	r3, r3
 8003b98:	60fb      	str	r3, [r7, #12]
          break;
 8003b9a:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8003b9c:	e031      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    case IIS2DLPC_XL_ODR_1k6Hz:
      switch (mode)
 8003b9e:	230a      	movs	r3, #10
 8003ba0:	18fb      	adds	r3, r7, r3
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	221b      	movs	r2, #27
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	4192      	sbcs	r2, r2
 8003baa:	4252      	negs	r2, r2
 8003bac:	b2d2      	uxtb	r2, r2
 8003bae:	2a00      	cmp	r2, #0
 8003bb0:	d118      	bne.n	8003be4 <IIS2DLPC_ACC_GetOutputDataRate+0x1d0>
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	409a      	lsls	r2, r3
 8003bb6:	0013      	movs	r3, r2
 8003bb8:	4a15      	ldr	r2, [pc, #84]	@ (8003c10 <IIS2DLPC_ACC_GetOutputDataRate+0x1fc>)
 8003bba:	401a      	ands	r2, r3
 8003bbc:	1e51      	subs	r1, r2, #1
 8003bbe:	418a      	sbcs	r2, r1
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	2a00      	cmp	r2, #0
 8003bc4:	d10a      	bne.n	8003bdc <IIS2DLPC_ACC_GetOutputDataRate+0x1c8>
 8003bc6:	4a13      	ldr	r2, [pc, #76]	@ (8003c14 <IIS2DLPC_ACC_GetOutputDataRate+0x200>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	1e5a      	subs	r2, r3, #1
 8003bcc:	4193      	sbcs	r3, r2
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d007      	beq.n	8003be4 <IIS2DLPC_ACC_GetOutputDataRate+0x1d0>
      {
        case IIS2DLPC_HIGH_PERFORMANCE:
        case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 1600.0f;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	4a19      	ldr	r2, [pc, #100]	@ (8003c3c <IIS2DLPC_ACC_GetOutputDataRate+0x228>)
 8003bd8:	601a      	str	r2, [r3, #0]
          break;
 8003bda:	e00a      	b.n	8003bf2 <IIS2DLPC_ACC_GetOutputDataRate+0x1de>
        case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	4a14      	ldr	r2, [pc, #80]	@ (8003c30 <IIS2DLPC_ACC_GetOutputDataRate+0x21c>)
 8003be0:	601a      	str	r2, [r3, #0]
          break;
 8003be2:	e006      	b.n	8003bf2 <IIS2DLPC_ACC_GetOutputDataRate+0x1de>

        default:
          *Odr = -1.0f;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	4a0e      	ldr	r2, [pc, #56]	@ (8003c20 <IIS2DLPC_ACC_GetOutputDataRate+0x20c>)
 8003be8:	601a      	str	r2, [r3, #0]
          ret = IIS2DLPC_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	425b      	negs	r3, r3
 8003bee:	60fb      	str	r3, [r7, #12]
          break;
 8003bf0:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8003bf2:	e006      	b.n	8003c02 <IIS2DLPC_ACC_GetOutputDataRate+0x1ee>

    default:
      *Odr = -1.0f;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8003c20 <IIS2DLPC_ACC_GetOutputDataRate+0x20c>)
 8003bf8:	601a      	str	r2, [r3, #0]
      ret = IIS2DLPC_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	425b      	negs	r3, r3
 8003bfe:	60fb      	str	r3, [r7, #12]
      break;
 8003c00:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8003c02:	68fb      	ldr	r3, [r7, #12]
}
 8003c04:	0018      	movs	r0, r3
 8003c06:	46bd      	mov	sp, r7
 8003c08:	b004      	add	sp, #16
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	0800ef60 	.word	0x0800ef60
 8003c10:	0f0f0f0f 	.word	0x0f0f0f0f
 8003c14:	00100010 	.word	0x00100010
 8003c18:	41480000 	.word	0x41480000
 8003c1c:	3fcccccd 	.word	0x3fcccccd
 8003c20:	bf800000 	.word	0xbf800000
 8003c24:	41c80000 	.word	0x41c80000
 8003c28:	42480000 	.word	0x42480000
 8003c2c:	42c80000 	.word	0x42c80000
 8003c30:	43480000 	.word	0x43480000
 8003c34:	43c80000 	.word	0x43c80000
 8003c38:	44480000 	.word	0x44480000
 8003c3c:	44c80000 	.word	0x44c80000

08003c40 <IIS2DLPC_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_SetOutputDataRate(IIS2DLPC_Object_t *pObj, float Odr)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  /* By default we use High Performance mode and Low Noise disabled */
  return IIS2DLPC_ACC_SetOutputDataRate_With_Mode(pObj, Odr, IIS2DLPC_HIGH_PERFORMANCE_MODE, IIS2DLPC_LOW_NOISE_DISABLE);
 8003c4a:	6839      	ldr	r1, [r7, #0]
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	2200      	movs	r2, #0
 8003c52:	f000 f805 	bl	8003c60 <IIS2DLPC_ACC_SetOutputDataRate_With_Mode>
 8003c56:	0003      	movs	r3, r0
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b002      	add	sp, #8
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <IIS2DLPC_ACC_SetOutputDataRate_With_Mode>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_SetOutputDataRate_With_Mode(IIS2DLPC_Object_t *pObj, float Odr, IIS2DLPC_Operating_Mode_t Mode,
                                                 IIS2DLPC_Low_Noise_t Noise)
{
 8003c60:	b590      	push	{r4, r7, lr}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	0019      	movs	r1, r3
 8003c6c:	1dfb      	adds	r3, r7, #7
 8003c6e:	701a      	strb	r2, [r3, #0]
 8003c70:	1dbb      	adds	r3, r7, #6
 8003c72:	1c0a      	adds	r2, r1, #0
 8003c74:	701a      	strb	r2, [r3, #0]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2231      	movs	r2, #49	@ 0x31
 8003c7a:	5c9b      	ldrb	r3, [r3, r2]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d10a      	bne.n	8003c96 <IIS2DLPC_ACC_SetOutputDataRate_With_Mode+0x36>
  {
    return IIS2DLPC_ACC_SetOutputDataRate_When_Enabled(pObj, Odr, Mode, Noise);
 8003c80:	1dbb      	adds	r3, r7, #6
 8003c82:	781c      	ldrb	r4, [r3, #0]
 8003c84:	1dfb      	adds	r3, r7, #7
 8003c86:	781a      	ldrb	r2, [r3, #0]
 8003c88:	68b9      	ldr	r1, [r7, #8]
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	0023      	movs	r3, r4
 8003c8e:	f000 f987 	bl	8003fa0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled>
 8003c92:	0003      	movs	r3, r0
 8003c94:	e009      	b.n	8003caa <IIS2DLPC_ACC_SetOutputDataRate_With_Mode+0x4a>
  }
  else
  {
    return IIS2DLPC_ACC_SetOutputDataRate_When_Disabled(pObj, Odr, Mode, Noise);
 8003c96:	1dbb      	adds	r3, r7, #6
 8003c98:	781c      	ldrb	r4, [r3, #0]
 8003c9a:	1dfb      	adds	r3, r7, #7
 8003c9c:	781a      	ldrb	r2, [r3, #0]
 8003c9e:	68b9      	ldr	r1, [r7, #8]
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	0023      	movs	r3, r4
 8003ca4:	f000 fa90 	bl	80041c8 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled>
 8003ca8:	0003      	movs	r3, r0
  }
}
 8003caa:	0018      	movs	r0, r3
 8003cac:	46bd      	mov	sp, r7
 8003cae:	b005      	add	sp, #20
 8003cb0:	bd90      	pop	{r4, r7, pc}

08003cb2 <IIS2DLPC_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_GetFullScale(IIS2DLPC_Object_t *pObj, int32_t *FullScale)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
 8003cba:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2DLPC_OK;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60fb      	str	r3, [r7, #12]
  iis2dlpc_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (iis2dlpc_full_scale_get(&(pObj->Ctx), &fs_low_level) != IIS2DLPC_OK)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3320      	adds	r3, #32
 8003cc4:	220b      	movs	r2, #11
 8003cc6:	18ba      	adds	r2, r7, r2
 8003cc8:	0011      	movs	r1, r2
 8003cca:	0018      	movs	r0, r3
 8003ccc:	f000 fd96 	bl	80047fc <iis2dlpc_full_scale_get>
 8003cd0:	1e03      	subs	r3, r0, #0
 8003cd2:	d002      	beq.n	8003cda <IIS2DLPC_ACC_GetFullScale+0x28>
  {
    return IIS2DLPC_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	425b      	negs	r3, r3
 8003cd8:	e026      	b.n	8003d28 <IIS2DLPC_ACC_GetFullScale+0x76>
  }

  switch (fs_low_level)
 8003cda:	230b      	movs	r3, #11
 8003cdc:	18fb      	adds	r3, r7, r3
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	2b03      	cmp	r3, #3
 8003ce2:	d014      	beq.n	8003d0e <IIS2DLPC_ACC_GetFullScale+0x5c>
 8003ce4:	dc17      	bgt.n	8003d16 <IIS2DLPC_ACC_GetFullScale+0x64>
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d00d      	beq.n	8003d06 <IIS2DLPC_ACC_GetFullScale+0x54>
 8003cea:	dc14      	bgt.n	8003d16 <IIS2DLPC_ACC_GetFullScale+0x64>
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d002      	beq.n	8003cf6 <IIS2DLPC_ACC_GetFullScale+0x44>
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d004      	beq.n	8003cfe <IIS2DLPC_ACC_GetFullScale+0x4c>
 8003cf4:	e00f      	b.n	8003d16 <IIS2DLPC_ACC_GetFullScale+0x64>
  {
    case IIS2DLPC_2g:
      *FullScale =  2;
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	601a      	str	r2, [r3, #0]
      break;
 8003cfc:	e013      	b.n	8003d26 <IIS2DLPC_ACC_GetFullScale+0x74>

    case IIS2DLPC_4g:
      *FullScale =  4;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2204      	movs	r2, #4
 8003d02:	601a      	str	r2, [r3, #0]
      break;
 8003d04:	e00f      	b.n	8003d26 <IIS2DLPC_ACC_GetFullScale+0x74>

    case IIS2DLPC_8g:
      *FullScale =  8;
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	2208      	movs	r2, #8
 8003d0a:	601a      	str	r2, [r3, #0]
      break;
 8003d0c:	e00b      	b.n	8003d26 <IIS2DLPC_ACC_GetFullScale+0x74>

    case IIS2DLPC_16g:
      *FullScale = 16;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2210      	movs	r2, #16
 8003d12:	601a      	str	r2, [r3, #0]
      break;
 8003d14:	e007      	b.n	8003d26 <IIS2DLPC_ACC_GetFullScale+0x74>

    default:
      *FullScale = -1;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	4252      	negs	r2, r2
 8003d1c:	601a      	str	r2, [r3, #0]
      ret = IIS2DLPC_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	425b      	negs	r3, r3
 8003d22:	60fb      	str	r3, [r7, #12]
      break;
 8003d24:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8003d26:	68fb      	ldr	r3, [r7, #12]
}
 8003d28:	0018      	movs	r0, r3
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	b004      	add	sp, #16
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <IIS2DLPC_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_SetFullScale(IIS2DLPC_Object_t *pObj, int32_t FullScale)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  iis2dlpc_fs_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? IIS2DLPC_2g
           : (FullScale <= 4) ? IIS2DLPC_4g
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	dd0b      	ble.n	8003d58 <IIS2DLPC_ACC_SetFullScale+0x28>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	dd06      	ble.n	8003d54 <IIS2DLPC_ACC_SetFullScale+0x24>
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	dc01      	bgt.n	8003d50 <IIS2DLPC_ACC_SetFullScale+0x20>
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	e004      	b.n	8003d5a <IIS2DLPC_ACC_SetFullScale+0x2a>
 8003d50:	2303      	movs	r3, #3
 8003d52:	e002      	b.n	8003d5a <IIS2DLPC_ACC_SetFullScale+0x2a>
 8003d54:	2301      	movs	r3, #1
 8003d56:	e000      	b.n	8003d5a <IIS2DLPC_ACC_SetFullScale+0x2a>
 8003d58:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? IIS2DLPC_2g
 8003d5a:	210f      	movs	r1, #15
 8003d5c:	187a      	adds	r2, r7, r1
 8003d5e:	7013      	strb	r3, [r2, #0]
           : (FullScale <= 8) ? IIS2DLPC_8g
           :                    IIS2DLPC_16g;

  if (iis2dlpc_full_scale_set(&(pObj->Ctx), new_fs) != IIS2DLPC_OK)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3320      	adds	r3, #32
 8003d64:	001a      	movs	r2, r3
 8003d66:	187b      	adds	r3, r7, r1
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	0019      	movs	r1, r3
 8003d6c:	0010      	movs	r0, r2
 8003d6e:	f000 fd15 	bl	800479c <iis2dlpc_full_scale_set>
 8003d72:	1e03      	subs	r3, r0, #0
 8003d74:	d002      	beq.n	8003d7c <IIS2DLPC_ACC_SetFullScale+0x4c>
  {
    return IIS2DLPC_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	425b      	negs	r3, r3
 8003d7a:	e000      	b.n	8003d7e <IIS2DLPC_ACC_SetFullScale+0x4e>
  }

  return IIS2DLPC_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b004      	add	sp, #16
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <IIS2DLPC_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_GetAxesRaw(IIS2DLPC_Object_t *pObj, IIS2DLPC_AxesRaw_t *Value)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  iis2dlpc_axis3bit16_t data_raw;
  iis2dlpc_mode_t mode;
  int32_t ret = IIS2DLPC_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]

  /* Read actual power mode selection from sensor. */
  if (iis2dlpc_power_mode_get(&(pObj->Ctx), &mode) != IIS2DLPC_OK)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	3320      	adds	r3, #32
 8003d9a:	220b      	movs	r2, #11
 8003d9c:	18ba      	adds	r2, r7, r2
 8003d9e:	0011      	movs	r1, r2
 8003da0:	0018      	movs	r0, r3
 8003da2:	f000 fb83 	bl	80044ac <iis2dlpc_power_mode_get>
 8003da6:	1e03      	subs	r3, r0, #0
 8003da8:	d002      	beq.n	8003db0 <IIS2DLPC_ACC_GetAxesRaw+0x28>
  {
    return IIS2DLPC_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	425b      	negs	r3, r3
 8003dae:	e070      	b.n	8003e92 <IIS2DLPC_ACC_GetAxesRaw+0x10a>
  }

  /* Read raw data values. */
  if (iis2dlpc_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2DLPC_OK)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3320      	adds	r3, #32
 8003db4:	220c      	movs	r2, #12
 8003db6:	18ba      	adds	r2, r7, r2
 8003db8:	0011      	movs	r1, r2
 8003dba:	0018      	movs	r0, r3
 8003dbc:	f000 fd55 	bl	800486a <iis2dlpc_acceleration_raw_get>
 8003dc0:	1e03      	subs	r3, r0, #0
 8003dc2:	d002      	beq.n	8003dca <IIS2DLPC_ACC_GetAxesRaw+0x42>
  {
    return IIS2DLPC_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	425b      	negs	r3, r3
 8003dc8:	e063      	b.n	8003e92 <IIS2DLPC_ACC_GetAxesRaw+0x10a>
  }

  switch (mode)
 8003dca:	230b      	movs	r3, #11
 8003dcc:	18fb      	adds	r3, r7, r3
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	221b      	movs	r2, #27
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	4192      	sbcs	r2, r2
 8003dd6:	4252      	negs	r2, r2
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	2a00      	cmp	r2, #0
 8003ddc:	d154      	bne.n	8003e88 <IIS2DLPC_ACC_GetAxesRaw+0x100>
 8003dde:	2201      	movs	r2, #1
 8003de0:	409a      	lsls	r2, r3
 8003de2:	0013      	movs	r3, r2
 8003de4:	4a2d      	ldr	r2, [pc, #180]	@ (8003e9c <IIS2DLPC_ACC_GetAxesRaw+0x114>)
 8003de6:	401a      	ands	r2, r3
 8003de8:	1e51      	subs	r1, r2, #1
 8003dea:	418a      	sbcs	r2, r1
 8003dec:	b2d2      	uxtb	r2, r2
 8003dee:	2a00      	cmp	r2, #0
 8003df0:	d128      	bne.n	8003e44 <IIS2DLPC_ACC_GetAxesRaw+0xbc>
 8003df2:	4a2b      	ldr	r2, [pc, #172]	@ (8003ea0 <IIS2DLPC_ACC_GetAxesRaw+0x118>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	1e5a      	subs	r2, r3, #1
 8003df8:	4193      	sbcs	r3, r2
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d043      	beq.n	8003e88 <IIS2DLPC_ACC_GetAxesRaw+0x100>
    case IIS2DLPC_CONT_LOW_PWR_12bit:
    case IIS2DLPC_SINGLE_LOW_PWR_12bit:
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
    case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      /* Data format 12 bits. */
      Value->x = (data_raw.i16bit[0] / 16);
 8003e00:	230c      	movs	r3, #12
 8003e02:	18fb      	adds	r3, r7, r3
 8003e04:	2200      	movs	r2, #0
 8003e06:	5e9b      	ldrsh	r3, [r3, r2]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	da00      	bge.n	8003e0e <IIS2DLPC_ACC_GetAxesRaw+0x86>
 8003e0c:	330f      	adds	r3, #15
 8003e0e:	111b      	asrs	r3, r3, #4
 8003e10:	b21a      	sxth	r2, r3
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 16);
 8003e16:	230c      	movs	r3, #12
 8003e18:	18fb      	adds	r3, r7, r3
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	5e9b      	ldrsh	r3, [r3, r2]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	da00      	bge.n	8003e24 <IIS2DLPC_ACC_GetAxesRaw+0x9c>
 8003e22:	330f      	adds	r3, #15
 8003e24:	111b      	asrs	r3, r3, #4
 8003e26:	b21a      	sxth	r2, r3
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 16);
 8003e2c:	230c      	movs	r3, #12
 8003e2e:	18fb      	adds	r3, r7, r3
 8003e30:	2204      	movs	r2, #4
 8003e32:	5e9b      	ldrsh	r3, [r3, r2]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	da00      	bge.n	8003e3a <IIS2DLPC_ACC_GetAxesRaw+0xb2>
 8003e38:	330f      	adds	r3, #15
 8003e3a:	111b      	asrs	r3, r3, #4
 8003e3c:	b21a      	sxth	r2, r3
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	809a      	strh	r2, [r3, #4]
      break;
 8003e42:	e025      	b.n	8003e90 <IIS2DLPC_ACC_GetAxesRaw+0x108>
    case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
    case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
      /* Data format 14 bits. */
      Value->x = (data_raw.i16bit[0] / 4);
 8003e44:	230c      	movs	r3, #12
 8003e46:	18fb      	adds	r3, r7, r3
 8003e48:	2200      	movs	r2, #0
 8003e4a:	5e9b      	ldrsh	r3, [r3, r2]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	da00      	bge.n	8003e52 <IIS2DLPC_ACC_GetAxesRaw+0xca>
 8003e50:	3303      	adds	r3, #3
 8003e52:	109b      	asrs	r3, r3, #2
 8003e54:	b21a      	sxth	r2, r3
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 4);
 8003e5a:	230c      	movs	r3, #12
 8003e5c:	18fb      	adds	r3, r7, r3
 8003e5e:	2202      	movs	r2, #2
 8003e60:	5e9b      	ldrsh	r3, [r3, r2]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	da00      	bge.n	8003e68 <IIS2DLPC_ACC_GetAxesRaw+0xe0>
 8003e66:	3303      	adds	r3, #3
 8003e68:	109b      	asrs	r3, r3, #2
 8003e6a:	b21a      	sxth	r2, r3
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 4);
 8003e70:	230c      	movs	r3, #12
 8003e72:	18fb      	adds	r3, r7, r3
 8003e74:	2204      	movs	r2, #4
 8003e76:	5e9b      	ldrsh	r3, [r3, r2]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	da00      	bge.n	8003e7e <IIS2DLPC_ACC_GetAxesRaw+0xf6>
 8003e7c:	3303      	adds	r3, #3
 8003e7e:	109b      	asrs	r3, r3, #2
 8003e80:	b21a      	sxth	r2, r3
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	809a      	strh	r2, [r3, #4]
      break;
 8003e86:	e003      	b.n	8003e90 <IIS2DLPC_ACC_GetAxesRaw+0x108>

    default:
      ret = IIS2DLPC_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	425b      	negs	r3, r3
 8003e8c:	617b      	str	r3, [r7, #20]
      break;
 8003e8e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8003e90:	697b      	ldr	r3, [r7, #20]
}
 8003e92:	0018      	movs	r0, r3
 8003e94:	46bd      	mov	sp, r7
 8003e96:	b006      	add	sp, #24
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	46c0      	nop			@ (mov r8, r8)
 8003e9c:	0e1e0e1e 	.word	0x0e1e0e1e
 8003ea0:	01010101 	.word	0x01010101

08003ea4 <IIS2DLPC_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_ACC_GetAxes(IIS2DLPC_Object_t *pObj, IIS2DLPC_Axes_t *Acceleration)
{
 8003ea4:	b590      	push	{r4, r7, lr}
 8003ea6:	b087      	sub	sp, #28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  IIS2DLPC_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (IIS2DLPC_ACC_GetAxesRaw(pObj, &data_raw) != IIS2DLPC_OK)
 8003eb2:	2310      	movs	r3, #16
 8003eb4:	18fa      	adds	r2, r7, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	0011      	movs	r1, r2
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f7ff ff64 	bl	8003d88 <IIS2DLPC_ACC_GetAxesRaw>
 8003ec0:	1e03      	subs	r3, r0, #0
 8003ec2:	d002      	beq.n	8003eca <IIS2DLPC_ACC_GetAxes+0x26>
  {
    return IIS2DLPC_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	425b      	negs	r3, r3
 8003ec8:	e046      	b.n	8003f58 <IIS2DLPC_ACC_GetAxes+0xb4>
  }

  /* Get IIS2DLPC actual sensitivity. */
  if (IIS2DLPC_ACC_GetSensitivity(pObj, &sensitivity) != IIS2DLPC_OK)
 8003eca:	230c      	movs	r3, #12
 8003ecc:	18fa      	adds	r2, r7, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	0011      	movs	r1, r2
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f7ff fcf6 	bl	80038c4 <IIS2DLPC_ACC_GetSensitivity>
 8003ed8:	1e03      	subs	r3, r0, #0
 8003eda:	d002      	beq.n	8003ee2 <IIS2DLPC_ACC_GetAxes+0x3e>
  {
    return IIS2DLPC_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	425b      	negs	r3, r3
 8003ee0:	e03a      	b.n	8003f58 <IIS2DLPC_ACC_GetAxes+0xb4>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8003ee2:	2410      	movs	r4, #16
 8003ee4:	193b      	adds	r3, r7, r4
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	5e9b      	ldrsh	r3, [r3, r2]
 8003eea:	0018      	movs	r0, r3
 8003eec:	f7fc ffb6 	bl	8000e5c <__aeabi_i2f>
 8003ef0:	1c02      	adds	r2, r0, #0
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1c19      	adds	r1, r3, #0
 8003ef6:	1c10      	adds	r0, r2, #0
 8003ef8:	f7fc fcae 	bl	8000858 <__aeabi_fmul>
 8003efc:	1c03      	adds	r3, r0, #0
 8003efe:	1c18      	adds	r0, r3, #0
 8003f00:	f7fc ff8c 	bl	8000e1c <__aeabi_f2iz>
 8003f04:	0002      	movs	r2, r0
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 8003f0a:	193b      	adds	r3, r7, r4
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	5e9b      	ldrsh	r3, [r3, r2]
 8003f10:	0018      	movs	r0, r3
 8003f12:	f7fc ffa3 	bl	8000e5c <__aeabi_i2f>
 8003f16:	1c02      	adds	r2, r0, #0
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	1c19      	adds	r1, r3, #0
 8003f1c:	1c10      	adds	r0, r2, #0
 8003f1e:	f7fc fc9b 	bl	8000858 <__aeabi_fmul>
 8003f22:	1c03      	adds	r3, r0, #0
 8003f24:	1c18      	adds	r0, r3, #0
 8003f26:	f7fc ff79 	bl	8000e1c <__aeabi_f2iz>
 8003f2a:	0002      	movs	r2, r0
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 8003f30:	193b      	adds	r3, r7, r4
 8003f32:	2204      	movs	r2, #4
 8003f34:	5e9b      	ldrsh	r3, [r3, r2]
 8003f36:	0018      	movs	r0, r3
 8003f38:	f7fc ff90 	bl	8000e5c <__aeabi_i2f>
 8003f3c:	1c02      	adds	r2, r0, #0
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	1c19      	adds	r1, r3, #0
 8003f42:	1c10      	adds	r0, r2, #0
 8003f44:	f7fc fc88 	bl	8000858 <__aeabi_fmul>
 8003f48:	1c03      	adds	r3, r0, #0
 8003f4a:	1c18      	adds	r0, r3, #0
 8003f4c:	f7fc ff66 	bl	8000e1c <__aeabi_f2iz>
 8003f50:	0002      	movs	r2, r0
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	609a      	str	r2, [r3, #8]

  return IIS2DLPC_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	0018      	movs	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	b007      	add	sp, #28
 8003f5e:	bd90      	pop	{r4, r7, pc}

08003f60 <IIS2DLPC_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2DLPC_Write_Reg(IIS2DLPC_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	0008      	movs	r0, r1
 8003f6a:	0011      	movs	r1, r2
 8003f6c:	1cfb      	adds	r3, r7, #3
 8003f6e:	1c02      	adds	r2, r0, #0
 8003f70:	701a      	strb	r2, [r3, #0]
 8003f72:	1cbb      	adds	r3, r7, #2
 8003f74:	1c0a      	adds	r2, r1, #0
 8003f76:	701a      	strb	r2, [r3, #0]
  if (iis2dlpc_write_reg(&(pObj->Ctx), Reg, &Data, 1) != IIS2DLPC_OK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3320      	adds	r3, #32
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	1cba      	adds	r2, r7, #2
 8003f80:	1cfb      	adds	r3, r7, #3
 8003f82:	7819      	ldrb	r1, [r3, #0]
 8003f84:	2301      	movs	r3, #1
 8003f86:	f000 f9fc 	bl	8004382 <iis2dlpc_write_reg>
 8003f8a:	1e03      	subs	r3, r0, #0
 8003f8c:	d002      	beq.n	8003f94 <IIS2DLPC_Write_Reg+0x34>
  {
    return IIS2DLPC_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	425b      	negs	r3, r3
 8003f92:	e000      	b.n	8003f96 <IIS2DLPC_Write_Reg+0x36>
  }

  return IIS2DLPC_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	0018      	movs	r0, r3
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	b002      	add	sp, #8
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t IIS2DLPC_ACC_SetOutputDataRate_When_Enabled(IIS2DLPC_Object_t *pObj, float Odr,
                                                           IIS2DLPC_Operating_Mode_t Mode, IIS2DLPC_Low_Noise_t Noise)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	0019      	movs	r1, r3
 8003fac:	1dfb      	adds	r3, r7, #7
 8003fae:	701a      	strb	r2, [r3, #0]
 8003fb0:	1dbb      	adds	r3, r7, #6
 8003fb2:	1c0a      	adds	r2, r1, #0
 8003fb4:	701a      	strb	r2, [r3, #0]
  iis2dlpc_odr_t new_odr;
  iis2dlpc_mode_t new_power_mode;

  switch (Mode)
 8003fb6:	1dfb      	adds	r3, r7, #7
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d100      	bne.n	8003fc0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20>
 8003fbe:	e067      	b.n	8004090 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xf0>
 8003fc0:	dc06      	bgt.n	8003fd0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x30>
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	d04c      	beq.n	8004060 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xc0>
 8003fc6:	dc03      	bgt.n	8003fd0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x30>
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d019      	beq.n	8004000 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x60>
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d02f      	beq.n	8004030 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x90>
  {
    case IIS2DLPC_HIGH_PERFORMANCE_MODE:
    default:
      switch (Noise)
 8003fd0:	1dbb      	adds	r3, r7, #6
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d004      	beq.n	8003fe2 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x42>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_HIGH_PERFORMANCE;
 8003fd8:	2317      	movs	r3, #23
 8003fda:	18fb      	adds	r3, r7, r3
 8003fdc:	2204      	movs	r2, #4
 8003fde:	701a      	strb	r2, [r3, #0]
          break;
 8003fe0:	e004      	b.n	8003fec <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x4c>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE;
 8003fe2:	2317      	movs	r3, #23
 8003fe4:	18fb      	adds	r3, r7, r3
 8003fe6:	2214      	movs	r2, #20
 8003fe8:	701a      	strb	r2, [r3, #0]
          break;
 8003fea:	46c0      	nop			@ (mov r8, r8)
      }

      /* If High Performance mode minimum ODR is 12.5Hz */
      if (Odr < 12.5f)
 8003fec:	496e      	ldr	r1, [pc, #440]	@ (80041a8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x208>)
 8003fee:	68b8      	ldr	r0, [r7, #8]
 8003ff0:	f7fc fa58 	bl	80004a4 <__aeabi_fcmplt>
 8003ff4:	1e03      	subs	r3, r0, #0
 8003ff6:	d100      	bne.n	8003ffa <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x5a>
      {
        Odr = 12.5f;
      }
      break;
 8003ff8:	e062      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
        Odr = 12.5f;
 8003ffa:	4b6b      	ldr	r3, [pc, #428]	@ (80041a8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x208>)
 8003ffc:	60bb      	str	r3, [r7, #8]
      break;
 8003ffe:	e05f      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
    case IIS2DLPC_LOW_POWER_MODE4:
      switch (Noise)
 8004000:	1dbb      	adds	r3, r7, #6
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d004      	beq.n	8004012 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x72>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_4;
 8004008:	2317      	movs	r3, #23
 800400a:	18fb      	adds	r3, r7, r3
 800400c:	2203      	movs	r2, #3
 800400e:	701a      	strb	r2, [r3, #0]
          break;
 8004010:	e004      	b.n	800401c <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x7c>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_4;
 8004012:	2317      	movs	r3, #23
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	2213      	movs	r2, #19
 8004018:	701a      	strb	r2, [r3, #0]
          break;
 800401a:	46c0      	nop			@ (mov r8, r8)
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 800401c:	4963      	ldr	r1, [pc, #396]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 800401e:	68b8      	ldr	r0, [r7, #8]
 8004020:	f7fc fa54 	bl	80004cc <__aeabi_fcmpgt>
 8004024:	1e03      	subs	r3, r0, #0
 8004026:	d100      	bne.n	800402a <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x8a>
      {
        Odr = 200.0f;
      }
      break;
 8004028:	e04a      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
        Odr = 200.0f;
 800402a:	4b60      	ldr	r3, [pc, #384]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 800402c:	60bb      	str	r3, [r7, #8]
      break;
 800402e:	e047      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
    case IIS2DLPC_LOW_POWER_MODE3:
      switch (Noise)
 8004030:	1dbb      	adds	r3, r7, #6
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d004      	beq.n	8004042 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xa2>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_3;
 8004038:	2317      	movs	r3, #23
 800403a:	18fb      	adds	r3, r7, r3
 800403c:	2202      	movs	r2, #2
 800403e:	701a      	strb	r2, [r3, #0]
          break;
 8004040:	e004      	b.n	800404c <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xac>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3;
 8004042:	2317      	movs	r3, #23
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	2212      	movs	r2, #18
 8004048:	701a      	strb	r2, [r3, #0]
          break;
 800404a:	46c0      	nop			@ (mov r8, r8)
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 800404c:	4957      	ldr	r1, [pc, #348]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 800404e:	68b8      	ldr	r0, [r7, #8]
 8004050:	f7fc fa3c 	bl	80004cc <__aeabi_fcmpgt>
 8004054:	1e03      	subs	r3, r0, #0
 8004056:	d100      	bne.n	800405a <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xba>
      {
        Odr = 200.0f;
      }
      break;
 8004058:	e032      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
        Odr = 200.0f;
 800405a:	4b54      	ldr	r3, [pc, #336]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 800405c:	60bb      	str	r3, [r7, #8]
      break;
 800405e:	e02f      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
    case IIS2DLPC_LOW_POWER_MODE2:
      switch (Noise)
 8004060:	1dbb      	adds	r3, r7, #6
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d004      	beq.n	8004072 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xd2>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_2;
 8004068:	2317      	movs	r3, #23
 800406a:	18fb      	adds	r3, r7, r3
 800406c:	2201      	movs	r2, #1
 800406e:	701a      	strb	r2, [r3, #0]
          break;
 8004070:	e004      	b.n	800407c <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xdc>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2;
 8004072:	2317      	movs	r3, #23
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	2211      	movs	r2, #17
 8004078:	701a      	strb	r2, [r3, #0]
          break;
 800407a:	46c0      	nop			@ (mov r8, r8)
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 800407c:	494b      	ldr	r1, [pc, #300]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 800407e:	68b8      	ldr	r0, [r7, #8]
 8004080:	f7fc fa24 	bl	80004cc <__aeabi_fcmpgt>
 8004084:	1e03      	subs	r3, r0, #0
 8004086:	d100      	bne.n	800408a <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0xea>
      {
        Odr = 200.0f;
      }
      break;
 8004088:	e01a      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
        Odr = 200.0f;
 800408a:	4b48      	ldr	r3, [pc, #288]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 800408c:	60bb      	str	r3, [r7, #8]
      break;
 800408e:	e017      	b.n	80040c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x120>
    case IIS2DLPC_LOW_POWER_MODE1:
      switch (Noise)
 8004090:	1dbb      	adds	r3, r7, #6
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d004      	beq.n	80040a2 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x102>
      {
        case IIS2DLPC_LOW_NOISE_DISABLE:
        default:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_12bit;
 8004098:	2317      	movs	r3, #23
 800409a:	18fb      	adds	r3, r7, r3
 800409c:	2200      	movs	r2, #0
 800409e:	701a      	strb	r2, [r3, #0]
          break;
 80040a0:	e004      	b.n	80040ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x10c>
        case IIS2DLPC_LOW_NOISE_ENABLE:
          new_power_mode = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit;
 80040a2:	2317      	movs	r3, #23
 80040a4:	18fb      	adds	r3, r7, r3
 80040a6:	2210      	movs	r2, #16
 80040a8:	701a      	strb	r2, [r3, #0]
          break;
 80040aa:	46c0      	nop			@ (mov r8, r8)
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 80040ac:	493f      	ldr	r1, [pc, #252]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 80040ae:	68b8      	ldr	r0, [r7, #8]
 80040b0:	f7fc fa0c 	bl	80004cc <__aeabi_fcmpgt>
 80040b4:	1e03      	subs	r3, r0, #0
 80040b6:	d100      	bne.n	80040ba <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x11a>
      {
        Odr = 200.0f;
      }
      break;
 80040b8:	e001      	b.n	80040be <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x11e>
        Odr = 200.0f;
 80040ba:	4b3c      	ldr	r3, [pc, #240]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 80040bc:	60bb      	str	r3, [r7, #8]
      break;
 80040be:	46c0      	nop			@ (mov r8, r8)
  }

  new_odr = (Odr <=    1.6f) ? IIS2DLPC_XL_ODR_1Hz6_LP_ONLY
            : (Odr <=   12.5f) ? IIS2DLPC_XL_ODR_12Hz5
 80040c0:	493b      	ldr	r1, [pc, #236]	@ (80041b0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x210>)
 80040c2:	68b8      	ldr	r0, [r7, #8]
 80040c4:	f7fc f9f8 	bl	80004b8 <__aeabi_fcmple>
 80040c8:	1e03      	subs	r3, r0, #0
 80040ca:	d001      	beq.n	80040d0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x130>
 80040cc:	2301      	movs	r3, #1
 80040ce:	e038      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 80040d0:	4935      	ldr	r1, [pc, #212]	@ (80041a8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x208>)
 80040d2:	68b8      	ldr	r0, [r7, #8]
 80040d4:	f7fc f9f0 	bl	80004b8 <__aeabi_fcmple>
 80040d8:	1e03      	subs	r3, r0, #0
 80040da:	d001      	beq.n	80040e0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x140>
 80040dc:	2302      	movs	r3, #2
 80040de:	e030      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 80040e0:	4934      	ldr	r1, [pc, #208]	@ (80041b4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x214>)
 80040e2:	68b8      	ldr	r0, [r7, #8]
 80040e4:	f7fc f9e8 	bl	80004b8 <__aeabi_fcmple>
 80040e8:	1e03      	subs	r3, r0, #0
 80040ea:	d001      	beq.n	80040f0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x150>
 80040ec:	2303      	movs	r3, #3
 80040ee:	e028      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 80040f0:	4931      	ldr	r1, [pc, #196]	@ (80041b8 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x218>)
 80040f2:	68b8      	ldr	r0, [r7, #8]
 80040f4:	f7fc f9e0 	bl	80004b8 <__aeabi_fcmple>
 80040f8:	1e03      	subs	r3, r0, #0
 80040fa:	d001      	beq.n	8004100 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x160>
 80040fc:	2304      	movs	r3, #4
 80040fe:	e020      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 8004100:	492e      	ldr	r1, [pc, #184]	@ (80041bc <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x21c>)
 8004102:	68b8      	ldr	r0, [r7, #8]
 8004104:	f7fc f9d8 	bl	80004b8 <__aeabi_fcmple>
 8004108:	1e03      	subs	r3, r0, #0
 800410a:	d001      	beq.n	8004110 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x170>
 800410c:	2305      	movs	r3, #5
 800410e:	e018      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 8004110:	4926      	ldr	r1, [pc, #152]	@ (80041ac <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x20c>)
 8004112:	68b8      	ldr	r0, [r7, #8]
 8004114:	f7fc f9d0 	bl	80004b8 <__aeabi_fcmple>
 8004118:	1e03      	subs	r3, r0, #0
 800411a:	d001      	beq.n	8004120 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x180>
 800411c:	2306      	movs	r3, #6
 800411e:	e010      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 8004120:	4927      	ldr	r1, [pc, #156]	@ (80041c0 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x220>)
 8004122:	68b8      	ldr	r0, [r7, #8]
 8004124:	f7fc f9c8 	bl	80004b8 <__aeabi_fcmple>
 8004128:	1e03      	subs	r3, r0, #0
 800412a:	d001      	beq.n	8004130 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x190>
 800412c:	2307      	movs	r3, #7
 800412e:	e008      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 8004130:	4924      	ldr	r1, [pc, #144]	@ (80041c4 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x224>)
 8004132:	68b8      	ldr	r0, [r7, #8]
 8004134:	f7fc f9c0 	bl	80004b8 <__aeabi_fcmple>
 8004138:	1e03      	subs	r3, r0, #0
 800413a:	d001      	beq.n	8004140 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a0>
 800413c:	2308      	movs	r3, #8
 800413e:	e000      	b.n	8004142 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1a2>
 8004140:	2309      	movs	r3, #9
  new_odr = (Odr <=    1.6f) ? IIS2DLPC_XL_ODR_1Hz6_LP_ONLY
 8004142:	2116      	movs	r1, #22
 8004144:	187a      	adds	r2, r7, r1
 8004146:	7013      	strb	r3, [r2, #0]
            : (Odr <=  400.0f) ? IIS2DLPC_XL_ODR_400Hz
            : (Odr <=  800.0f) ? IIS2DLPC_XL_ODR_800Hz
            :                    IIS2DLPC_XL_ODR_1k6Hz;

  /* Output data rate selection. */
  if (iis2dlpc_data_rate_set(&(pObj->Ctx), new_odr) != IIS2DLPC_OK)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	3320      	adds	r3, #32
 800414c:	001a      	movs	r2, r3
 800414e:	187b      	adds	r3, r7, r1
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	0019      	movs	r1, r3
 8004154:	0010      	movs	r0, r2
 8004156:	f000 fa31 	bl	80045bc <iis2dlpc_data_rate_set>
 800415a:	1e03      	subs	r3, r0, #0
 800415c:	d002      	beq.n	8004164 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1c4>
  {
    return IIS2DLPC_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	425b      	negs	r3, r3
 8004162:	e01c      	b.n	800419e <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1fe>
  }

  /* Power mode selection. */
  if (iis2dlpc_power_mode_set(&(pObj->Ctx), new_power_mode) != IIS2DLPC_OK)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	3320      	adds	r3, #32
 8004168:	001a      	movs	r2, r3
 800416a:	2317      	movs	r3, #23
 800416c:	18fb      	adds	r3, r7, r3
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	0019      	movs	r1, r3
 8004172:	0010      	movs	r0, r2
 8004174:	f000 f92e 	bl	80043d4 <iis2dlpc_power_mode_set>
 8004178:	1e03      	subs	r3, r0, #0
 800417a:	d002      	beq.n	8004182 <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1e2>
  {
    return IIS2DLPC_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	425b      	negs	r3, r3
 8004180:	e00d      	b.n	800419e <IIS2DLPC_ACC_SetOutputDataRate_When_Enabled+0x1fe>
  }

  /* Store the current Odr, Mode and Noise values */
  pObj->acc_odr = Odr;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	68ba      	ldr	r2, [r7, #8]
 8004186:	635a      	str	r2, [r3, #52]	@ 0x34
  pObj->acc_operating_mode = Mode;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	1dfa      	adds	r2, r7, #7
 800418c:	2138      	movs	r1, #56	@ 0x38
 800418e:	7812      	ldrb	r2, [r2, #0]
 8004190:	545a      	strb	r2, [r3, r1]
  pObj->acc_low_noise = Noise;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	1dba      	adds	r2, r7, #6
 8004196:	2139      	movs	r1, #57	@ 0x39
 8004198:	7812      	ldrb	r2, [r2, #0]
 800419a:	545a      	strb	r2, [r3, r1]

  return IIS2DLPC_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	0018      	movs	r0, r3
 80041a0:	46bd      	mov	sp, r7
 80041a2:	b006      	add	sp, #24
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	46c0      	nop			@ (mov r8, r8)
 80041a8:	41480000 	.word	0x41480000
 80041ac:	43480000 	.word	0x43480000
 80041b0:	3fcccccd 	.word	0x3fcccccd
 80041b4:	41c80000 	.word	0x41c80000
 80041b8:	42480000 	.word	0x42480000
 80041bc:	42c80000 	.word	0x42c80000
 80041c0:	43c80000 	.word	0x43c80000
 80041c4:	44480000 	.word	0x44480000

080041c8 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t IIS2DLPC_ACC_SetOutputDataRate_When_Disabled(IIS2DLPC_Object_t *pObj, float Odr,
                                                            IIS2DLPC_Operating_Mode_t Mode, IIS2DLPC_Low_Noise_t Noise)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	0019      	movs	r1, r3
 80041d4:	1dfb      	adds	r3, r7, #7
 80041d6:	701a      	strb	r2, [r3, #0]
 80041d8:	1dbb      	adds	r3, r7, #6
 80041da:	1c0a      	adds	r2, r1, #0
 80041dc:	701a      	strb	r2, [r3, #0]
  /* Store the new Odr, Mode and Noise values */
  pObj->acc_operating_mode = Mode;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	1dfa      	adds	r2, r7, #7
 80041e2:	2138      	movs	r1, #56	@ 0x38
 80041e4:	7812      	ldrb	r2, [r2, #0]
 80041e6:	545a      	strb	r2, [r3, r1]
  pObj->acc_low_noise = Noise;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	1dba      	adds	r2, r7, #6
 80041ec:	2139      	movs	r1, #57	@ 0x39
 80041ee:	7812      	ldrb	r2, [r2, #0]
 80041f0:	545a      	strb	r2, [r3, r1]

  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
                  : (Odr <=   12.5f) ?   12.5f
 80041f2:	4924      	ldr	r1, [pc, #144]	@ (8004284 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xbc>)
 80041f4:	68b8      	ldr	r0, [r7, #8]
 80041f6:	f7fc f95f 	bl	80004b8 <__aeabi_fcmple>
 80041fa:	1e03      	subs	r3, r0, #0
 80041fc:	d001      	beq.n	8004202 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x3a>
 80041fe:	4b21      	ldr	r3, [pc, #132]	@ (8004284 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xbc>)
 8004200:	e038      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
                  : (Odr <=   25.0f) ?   25.0f
 8004202:	4921      	ldr	r1, [pc, #132]	@ (8004288 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xc0>)
 8004204:	68b8      	ldr	r0, [r7, #8]
 8004206:	f7fc f957 	bl	80004b8 <__aeabi_fcmple>
 800420a:	1e03      	subs	r3, r0, #0
 800420c:	d001      	beq.n	8004212 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x4a>
 800420e:	4b1e      	ldr	r3, [pc, #120]	@ (8004288 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xc0>)
 8004210:	e030      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
                  : (Odr <=   50.0f) ?   50.0f
 8004212:	491e      	ldr	r1, [pc, #120]	@ (800428c <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xc4>)
 8004214:	68b8      	ldr	r0, [r7, #8]
 8004216:	f7fc f94f 	bl	80004b8 <__aeabi_fcmple>
 800421a:	1e03      	subs	r3, r0, #0
 800421c:	d001      	beq.n	8004222 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x5a>
 800421e:	4b1b      	ldr	r3, [pc, #108]	@ (800428c <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xc4>)
 8004220:	e028      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
                  : (Odr <=  100.0f) ?  100.0f
 8004222:	491b      	ldr	r1, [pc, #108]	@ (8004290 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xc8>)
 8004224:	68b8      	ldr	r0, [r7, #8]
 8004226:	f7fc f947 	bl	80004b8 <__aeabi_fcmple>
 800422a:	1e03      	subs	r3, r0, #0
 800422c:	d001      	beq.n	8004232 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x6a>
 800422e:	4b18      	ldr	r3, [pc, #96]	@ (8004290 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xc8>)
 8004230:	e020      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
                  : (Odr <=  200.0f) ?  200.0f
 8004232:	4918      	ldr	r1, [pc, #96]	@ (8004294 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xcc>)
 8004234:	68b8      	ldr	r0, [r7, #8]
 8004236:	f7fc f93f 	bl	80004b8 <__aeabi_fcmple>
 800423a:	1e03      	subs	r3, r0, #0
 800423c:	d001      	beq.n	8004242 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800423e:	4b15      	ldr	r3, [pc, #84]	@ (8004294 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xcc>)
 8004240:	e018      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
                  : (Odr <=  400.0f) ?  400.0f
 8004242:	4915      	ldr	r1, [pc, #84]	@ (8004298 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd0>)
 8004244:	68b8      	ldr	r0, [r7, #8]
 8004246:	f7fc f937 	bl	80004b8 <__aeabi_fcmple>
 800424a:	1e03      	subs	r3, r0, #0
 800424c:	d001      	beq.n	8004252 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x8a>
 800424e:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd0>)
 8004250:	e010      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
                  : (Odr <=  800.0f) ?  800.0f
 8004252:	4912      	ldr	r1, [pc, #72]	@ (800429c <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd4>)
 8004254:	68b8      	ldr	r0, [r7, #8]
 8004256:	f7fc f92f 	bl	80004b8 <__aeabi_fcmple>
 800425a:	1e03      	subs	r3, r0, #0
 800425c:	d001      	beq.n	8004262 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0x9a>
 800425e:	4b0f      	ldr	r3, [pc, #60]	@ (800429c <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd4>)
 8004260:	e008      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
                  :                    1600.0f;
 8004262:	490f      	ldr	r1, [pc, #60]	@ (80042a0 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd8>)
 8004264:	68b8      	ldr	r0, [r7, #8]
 8004266:	f7fc f927 	bl	80004b8 <__aeabi_fcmple>
 800426a:	1e03      	subs	r3, r0, #0
 800426c:	d001      	beq.n	8004272 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xaa>
 800426e:	4b0c      	ldr	r3, [pc, #48]	@ (80042a0 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xd8>)
 8004270:	e000      	b.n	8004274 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xac>
 8004272:	4b0c      	ldr	r3, [pc, #48]	@ (80042a4 <IIS2DLPC_ACC_SetOutputDataRate_When_Disabled+0xdc>)
  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	6353      	str	r3, [r2, #52]	@ 0x34

  return IIS2DLPC_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	0018      	movs	r0, r3
 800427c:	46bd      	mov	sp, r7
 800427e:	b004      	add	sp, #16
 8004280:	bd80      	pop	{r7, pc}
 8004282:	46c0      	nop			@ (mov r8, r8)
 8004284:	3fcccccd 	.word	0x3fcccccd
 8004288:	41480000 	.word	0x41480000
 800428c:	41c80000 	.word	0x41c80000
 8004290:	42480000 	.word	0x42480000
 8004294:	42c80000 	.word	0x42c80000
 8004298:	43480000 	.word	0x43480000
 800429c:	43c80000 	.word	0x43c80000
 80042a0:	44480000 	.word	0x44480000
 80042a4:	44c80000 	.word	0x44c80000

080042a8 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80042a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	0008      	movs	r0, r1
 80042b2:	607a      	str	r2, [r7, #4]
 80042b4:	0019      	movs	r1, r3
 80042b6:	250b      	movs	r5, #11
 80042b8:	197b      	adds	r3, r7, r5
 80042ba:	1c02      	adds	r2, r0, #0
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	2608      	movs	r6, #8
 80042c0:	19bb      	adds	r3, r7, r6
 80042c2:	1c0a      	adds	r2, r1, #0
 80042c4:	801a      	strh	r2, [r3, #0]
  IIS2DLPC_Object_t *pObj = (IIS2DLPC_Object_t *)Handle;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	695c      	ldr	r4, [r3, #20]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	7b1b      	ldrb	r3, [r3, #12]
 80042d2:	0018      	movs	r0, r3
 80042d4:	197b      	adds	r3, r7, r5
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	b299      	uxth	r1, r3
 80042da:	19bb      	adds	r3, r7, r6
 80042dc:	881b      	ldrh	r3, [r3, #0]
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	47a0      	blx	r4
 80042e2:	0003      	movs	r3, r0
}
 80042e4:	0018      	movs	r0, r3
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b007      	add	sp, #28
 80042ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080042ec <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80042ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	0008      	movs	r0, r1
 80042f6:	607a      	str	r2, [r7, #4]
 80042f8:	0019      	movs	r1, r3
 80042fa:	250b      	movs	r5, #11
 80042fc:	197b      	adds	r3, r7, r5
 80042fe:	1c02      	adds	r2, r0, #0
 8004300:	701a      	strb	r2, [r3, #0]
 8004302:	2608      	movs	r6, #8
 8004304:	19bb      	adds	r3, r7, r6
 8004306:	1c0a      	adds	r2, r1, #0
 8004308:	801a      	strh	r2, [r3, #0]
  IIS2DLPC_Object_t *pObj = (IIS2DLPC_Object_t *)Handle;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	691c      	ldr	r4, [r3, #16]
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	7b1b      	ldrb	r3, [r3, #12]
 8004316:	0018      	movs	r0, r3
 8004318:	197b      	adds	r3, r7, r5
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	b299      	uxth	r1, r3
 800431e:	19bb      	adds	r3, r7, r6
 8004320:	881b      	ldrh	r3, [r3, #0]
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	47a0      	blx	r4
 8004326:	0003      	movs	r3, r0
}
 8004328:	0018      	movs	r0, r3
 800432a:	46bd      	mov	sp, r7
 800432c:	b007      	add	sp, #28
 800432e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004330 <iis2dlpc_read_reg>:
  *
  */
int32_t __weak iis2dlpc_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8004330:	b5b0      	push	{r4, r5, r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	0008      	movs	r0, r1
 800433a:	607a      	str	r2, [r7, #4]
 800433c:	0019      	movs	r1, r3
 800433e:	230b      	movs	r3, #11
 8004340:	18fb      	adds	r3, r7, r3
 8004342:	1c02      	adds	r2, r0, #0
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	2308      	movs	r3, #8
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	1c0a      	adds	r2, r1, #0
 800434c:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d102      	bne.n	800435a <iis2dlpc_read_reg+0x2a>
 8004354:	2301      	movs	r3, #1
 8004356:	425b      	negs	r3, r3
 8004358:	e00f      	b.n	800437a <iis2dlpc_read_reg+0x4a>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	685c      	ldr	r4, [r3, #4]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	68d8      	ldr	r0, [r3, #12]
 8004362:	2308      	movs	r3, #8
 8004364:	18fb      	adds	r3, r7, r3
 8004366:	881d      	ldrh	r5, [r3, #0]
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	230b      	movs	r3, #11
 800436c:	18fb      	adds	r3, r7, r3
 800436e:	7819      	ldrb	r1, [r3, #0]
 8004370:	002b      	movs	r3, r5
 8004372:	47a0      	blx	r4
 8004374:	0003      	movs	r3, r0
 8004376:	617b      	str	r3, [r7, #20]

  return ret;
 8004378:	697b      	ldr	r3, [r7, #20]
}
 800437a:	0018      	movs	r0, r3
 800437c:	46bd      	mov	sp, r7
 800437e:	b006      	add	sp, #24
 8004380:	bdb0      	pop	{r4, r5, r7, pc}

08004382 <iis2dlpc_write_reg>:
  *
  */
int32_t __weak iis2dlpc_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 8004382:	b5b0      	push	{r4, r5, r7, lr}
 8004384:	b086      	sub	sp, #24
 8004386:	af00      	add	r7, sp, #0
 8004388:	60f8      	str	r0, [r7, #12]
 800438a:	0008      	movs	r0, r1
 800438c:	607a      	str	r2, [r7, #4]
 800438e:	0019      	movs	r1, r3
 8004390:	230b      	movs	r3, #11
 8004392:	18fb      	adds	r3, r7, r3
 8004394:	1c02      	adds	r2, r0, #0
 8004396:	701a      	strb	r2, [r3, #0]
 8004398:	2308      	movs	r3, #8
 800439a:	18fb      	adds	r3, r7, r3
 800439c:	1c0a      	adds	r2, r1, #0
 800439e:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d102      	bne.n	80043ac <iis2dlpc_write_reg+0x2a>
 80043a6:	2301      	movs	r3, #1
 80043a8:	425b      	negs	r3, r3
 80043aa:	e00f      	b.n	80043cc <iis2dlpc_write_reg+0x4a>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681c      	ldr	r4, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	68d8      	ldr	r0, [r3, #12]
 80043b4:	2308      	movs	r3, #8
 80043b6:	18fb      	adds	r3, r7, r3
 80043b8:	881d      	ldrh	r5, [r3, #0]
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	230b      	movs	r3, #11
 80043be:	18fb      	adds	r3, r7, r3
 80043c0:	7819      	ldrb	r1, [r3, #0]
 80043c2:	002b      	movs	r3, r5
 80043c4:	47a0      	blx	r4
 80043c6:	0003      	movs	r3, r0
 80043c8:	617b      	str	r3, [r7, #20]

  return ret;
 80043ca:	697b      	ldr	r3, [r7, #20]
}
 80043cc:	0018      	movs	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	b006      	add	sp, #24
 80043d2:	bdb0      	pop	{r4, r5, r7, pc}

080043d4 <iis2dlpc_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_power_mode_set(const stmdev_ctx_t *ctx,
                                iis2dlpc_mode_t val)
{
 80043d4:	b590      	push	{r4, r7, lr}
 80043d6:	b087      	sub	sp, #28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	000a      	movs	r2, r1
 80043de:	1cfb      	adds	r3, r7, #3
 80043e0:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl6_t ctrl6;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 80043e2:	2410      	movs	r4, #16
 80043e4:	193a      	adds	r2, r7, r4
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	2301      	movs	r3, #1
 80043ea:	2120      	movs	r1, #32
 80043ec:	f7ff ffa0 	bl	8004330 <iis2dlpc_read_reg>
 80043f0:	0003      	movs	r3, r0
 80043f2:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d129      	bne.n	800444e <iis2dlpc_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 80043fa:	1cfb      	adds	r3, r7, #3
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	089b      	lsrs	r3, r3, #2
 8004400:	1c1a      	adds	r2, r3, #0
 8004402:	2303      	movs	r3, #3
 8004404:	4013      	ands	r3, r2
 8004406:	b2da      	uxtb	r2, r3
 8004408:	193b      	adds	r3, r7, r4
 800440a:	2103      	movs	r1, #3
 800440c:	400a      	ands	r2, r1
 800440e:	0090      	lsls	r0, r2, #2
 8004410:	781a      	ldrb	r2, [r3, #0]
 8004412:	210c      	movs	r1, #12
 8004414:	438a      	bics	r2, r1
 8004416:	1c11      	adds	r1, r2, #0
 8004418:	1c02      	adds	r2, r0, #0
 800441a:	430a      	orrs	r2, r1
 800441c:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 800441e:	1cfb      	adds	r3, r7, #3
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	2203      	movs	r2, #3
 8004424:	4013      	ands	r3, r2
 8004426:	b2da      	uxtb	r2, r3
 8004428:	193b      	adds	r3, r7, r4
 800442a:	2103      	movs	r1, #3
 800442c:	400a      	ands	r2, r1
 800442e:	0010      	movs	r0, r2
 8004430:	781a      	ldrb	r2, [r3, #0]
 8004432:	2103      	movs	r1, #3
 8004434:	438a      	bics	r2, r1
 8004436:	1c11      	adds	r1, r2, #0
 8004438:	1c02      	adds	r2, r0, #0
 800443a:	430a      	orrs	r2, r1
 800443c:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 800443e:	193a      	adds	r2, r7, r4
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	2301      	movs	r3, #1
 8004444:	2120      	movs	r1, #32
 8004446:	f7ff ff9c 	bl	8004382 <iis2dlpc_write_reg>
 800444a:	0003      	movs	r3, r0
 800444c:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d108      	bne.n	8004466 <iis2dlpc_power_mode_set+0x92>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8004454:	230c      	movs	r3, #12
 8004456:	18fa      	adds	r2, r7, r3
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	2301      	movs	r3, #1
 800445c:	2125      	movs	r1, #37	@ 0x25
 800445e:	f7ff ff67 	bl	8004330 <iis2dlpc_read_reg>
 8004462:	0003      	movs	r3, r0
 8004464:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d11a      	bne.n	80044a2 <iis2dlpc_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 800446c:	1cfb      	adds	r3, r7, #3
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	091b      	lsrs	r3, r3, #4
 8004472:	1c1a      	adds	r2, r3, #0
 8004474:	2301      	movs	r3, #1
 8004476:	4013      	ands	r3, r2
 8004478:	b2da      	uxtb	r2, r3
 800447a:	240c      	movs	r4, #12
 800447c:	193b      	adds	r3, r7, r4
 800447e:	2101      	movs	r1, #1
 8004480:	400a      	ands	r2, r1
 8004482:	0090      	lsls	r0, r2, #2
 8004484:	781a      	ldrb	r2, [r3, #0]
 8004486:	2104      	movs	r1, #4
 8004488:	438a      	bics	r2, r1
 800448a:	1c11      	adds	r1, r2, #0
 800448c:	1c02      	adds	r2, r0, #0
 800448e:	430a      	orrs	r2, r1
 8004490:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8004492:	193a      	adds	r2, r7, r4
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	2301      	movs	r3, #1
 8004498:	2125      	movs	r1, #37	@ 0x25
 800449a:	f7ff ff72 	bl	8004382 <iis2dlpc_write_reg>
 800449e:	0003      	movs	r3, r0
 80044a0:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 80044a2:	697b      	ldr	r3, [r7, #20]
}
 80044a4:	0018      	movs	r0, r3
 80044a6:	46bd      	mov	sp, r7
 80044a8:	b007      	add	sp, #28
 80044aa:	bd90      	pop	{r4, r7, pc}

080044ac <iis2dlpc_power_mode_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_power_mode_get(const stmdev_ctx_t *ctx,
                                iis2dlpc_mode_t *val)
{
 80044ac:	b5b0      	push	{r4, r5, r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl6_t ctrl6;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 80044b6:	2410      	movs	r4, #16
 80044b8:	193a      	adds	r2, r7, r4
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	2301      	movs	r3, #1
 80044be:	2120      	movs	r1, #32
 80044c0:	f7ff ff36 	bl	8004330 <iis2dlpc_read_reg>
 80044c4:	0003      	movs	r3, r0
 80044c6:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d000      	beq.n	80044d0 <iis2dlpc_power_mode_get+0x24>
 80044ce:	e06e      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 80044d0:	250c      	movs	r5, #12
 80044d2:	197a      	adds	r2, r7, r5
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	2301      	movs	r3, #1
 80044d8:	2125      	movs	r1, #37	@ 0x25
 80044da:	f7ff ff29 	bl	8004330 <iis2dlpc_read_reg>
 80044de:	0003      	movs	r3, r0
 80044e0:	617b      	str	r3, [r7, #20]

    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 80044e2:	197b      	adds	r3, r7, r5
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	075b      	lsls	r3, r3, #29
 80044e8:	0fdb      	lsrs	r3, r3, #31
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	011a      	lsls	r2, r3, #4
 80044ee:	193b      	adds	r3, r7, r4
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	071b      	lsls	r3, r3, #28
 80044f4:	0f9b      	lsrs	r3, r3, #30
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	18d3      	adds	r3, r2, r3
             ctrl1.lp_mode))
 80044fc:	193a      	adds	r2, r7, r4
 80044fe:	7812      	ldrb	r2, [r2, #0]
 8004500:	0792      	lsls	r2, r2, #30
 8004502:	0f92      	lsrs	r2, r2, #30
 8004504:	b2d2      	uxtb	r2, r2
    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 8004506:	189b      	adds	r3, r3, r2
 8004508:	2b1b      	cmp	r3, #27
 800450a:	d84c      	bhi.n	80045a6 <iis2dlpc_power_mode_get+0xfa>
 800450c:	009a      	lsls	r2, r3, #2
 800450e:	4b2a      	ldr	r3, [pc, #168]	@ (80045b8 <iis2dlpc_power_mode_get+0x10c>)
 8004510:	18d3      	adds	r3, r2, r3
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	469f      	mov	pc, r3
    {
      case IIS2DLPC_HIGH_PERFORMANCE:
        *val = IIS2DLPC_HIGH_PERFORMANCE;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	2204      	movs	r2, #4
 800451a:	701a      	strb	r2, [r3, #0]
        break;
 800451c:	e047      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_4:
        *val = IIS2DLPC_CONT_LOW_PWR_4;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2203      	movs	r2, #3
 8004522:	701a      	strb	r2, [r3, #0]
        break;
 8004524:	e043      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_3:
        *val = IIS2DLPC_CONT_LOW_PWR_3;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2202      	movs	r2, #2
 800452a:	701a      	strb	r2, [r3, #0]
        break;
 800452c:	e03f      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_2:
        *val = IIS2DLPC_CONT_LOW_PWR_2;
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	2201      	movs	r2, #1
 8004532:	701a      	strb	r2, [r3, #0]
        break;
 8004534:	e03b      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_12bit:
        *val = IIS2DLPC_CONT_LOW_PWR_12bit;
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2200      	movs	r2, #0
 800453a:	701a      	strb	r2, [r3, #0]
        break;
 800453c:	e037      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_PWR_4:
        *val = IIS2DLPC_SINGLE_LOW_PWR_4;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	220b      	movs	r2, #11
 8004542:	701a      	strb	r2, [r3, #0]
        break;
 8004544:	e033      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_PWR_3:
        *val = IIS2DLPC_SINGLE_LOW_PWR_3;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	220a      	movs	r2, #10
 800454a:	701a      	strb	r2, [r3, #0]
        break;
 800454c:	e02f      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_PWR_2:
        *val = IIS2DLPC_SINGLE_LOW_PWR_2;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2209      	movs	r2, #9
 8004552:	701a      	strb	r2, [r3, #0]
        break;
 8004554:	e02b      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_PWR_12bit:
        *val = IIS2DLPC_SINGLE_LOW_PWR_12bit;
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2208      	movs	r2, #8
 800455a:	701a      	strb	r2, [r3, #0]
        break;
 800455c:	e027      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE:
        *val = IIS2DLPC_HIGH_PERFORMANCE_LOW_NOISE;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2214      	movs	r2, #20
 8004562:	701a      	strb	r2, [r3, #0]
        break;
 8004564:	e023      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_4:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_4;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2213      	movs	r2, #19
 800456a:	701a      	strb	r2, [r3, #0]
        break;
 800456c:	e01f      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_3;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2212      	movs	r2, #18
 8004572:	701a      	strb	r2, [r3, #0]
        break;
 8004574:	e01b      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_2;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	2211      	movs	r2, #17
 800457a:	701a      	strb	r2, [r3, #0]
        break;
 800457c:	e017      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit:
        *val = IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	2210      	movs	r2, #16
 8004582:	701a      	strb	r2, [r3, #0]
        break;
 8004584:	e013      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4:
        *val = IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_4;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	221b      	movs	r2, #27
 800458a:	701a      	strb	r2, [r3, #0]
        break;
 800458c:	e00f      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3:
        *val = IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_3;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	221a      	movs	r2, #26
 8004592:	701a      	strb	r2, [r3, #0]
        break;
 8004594:	e00b      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2:
        *val = IIS2DLPC_SINGLE_LOW_PWR_LOW_NOISE_2;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	2219      	movs	r2, #25
 800459a:	701a      	strb	r2, [r3, #0]
        break;
 800459c:	e007      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      case IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit:
        *val = IIS2DLPC_SINGLE_LOW_LOW_NOISE_PWR_12bit;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	2218      	movs	r2, #24
 80045a2:	701a      	strb	r2, [r3, #0]
        break;
 80045a4:	e003      	b.n	80045ae <iis2dlpc_power_mode_get+0x102>

      default:
        *val = IIS2DLPC_HIGH_PERFORMANCE;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	2204      	movs	r2, #4
 80045aa:	701a      	strb	r2, [r3, #0]
        break;
 80045ac:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return ret;
 80045ae:	697b      	ldr	r3, [r7, #20]
}
 80045b0:	0018      	movs	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	b006      	add	sp, #24
 80045b6:	bdb0      	pop	{r4, r5, r7, pc}
 80045b8:	0800efec 	.word	0x0800efec

080045bc <iis2dlpc_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_data_rate_set(const stmdev_ctx_t *ctx, iis2dlpc_odr_t val)
{
 80045bc:	b590      	push	{r4, r7, lr}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	000a      	movs	r2, r1
 80045c6:	1cfb      	adds	r3, r7, #3
 80045c8:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl3_t ctrl3;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 80045ca:	2410      	movs	r4, #16
 80045cc:	193a      	adds	r2, r7, r4
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	2301      	movs	r3, #1
 80045d2:	2120      	movs	r1, #32
 80045d4:	f7ff feac 	bl	8004330 <iis2dlpc_read_reg>
 80045d8:	0003      	movs	r3, r0
 80045da:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d115      	bne.n	800460e <iis2dlpc_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 80045e2:	1cfb      	adds	r3, r7, #3
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	220f      	movs	r2, #15
 80045e8:	4013      	ands	r3, r2
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	193b      	adds	r3, r7, r4
 80045ee:	0110      	lsls	r0, r2, #4
 80045f0:	781a      	ldrb	r2, [r3, #0]
 80045f2:	210f      	movs	r1, #15
 80045f4:	400a      	ands	r2, r1
 80045f6:	1c11      	adds	r1, r2, #0
 80045f8:	1c02      	adds	r2, r0, #0
 80045fa:	430a      	orrs	r2, r1
 80045fc:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 80045fe:	193a      	adds	r2, r7, r4
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	2301      	movs	r3, #1
 8004604:	2120      	movs	r1, #32
 8004606:	f7ff febc 	bl	8004382 <iis2dlpc_write_reg>
 800460a:	0003      	movs	r3, r0
 800460c:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d108      	bne.n	8004626 <iis2dlpc_data_rate_set+0x6a>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 8004614:	230c      	movs	r3, #12
 8004616:	18fa      	adds	r2, r7, r3
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	2301      	movs	r3, #1
 800461c:	2122      	movs	r1, #34	@ 0x22
 800461e:	f7ff fe87 	bl	8004330 <iis2dlpc_read_reg>
 8004622:	0003      	movs	r3, r0
 8004624:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d11a      	bne.n	8004662 <iis2dlpc_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 800462c:	1cfb      	adds	r3, r7, #3
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	091b      	lsrs	r3, r3, #4
 8004632:	1c1a      	adds	r2, r3, #0
 8004634:	2303      	movs	r3, #3
 8004636:	4013      	ands	r3, r2
 8004638:	b2da      	uxtb	r2, r3
 800463a:	240c      	movs	r4, #12
 800463c:	193b      	adds	r3, r7, r4
 800463e:	2103      	movs	r1, #3
 8004640:	400a      	ands	r2, r1
 8004642:	0010      	movs	r0, r2
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	2103      	movs	r1, #3
 8004648:	438a      	bics	r2, r1
 800464a:	1c11      	adds	r1, r2, #0
 800464c:	1c02      	adds	r2, r0, #0
 800464e:	430a      	orrs	r2, r1
 8004650:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 8004652:	193a      	adds	r2, r7, r4
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	2301      	movs	r3, #1
 8004658:	2122      	movs	r1, #34	@ 0x22
 800465a:	f7ff fe92 	bl	8004382 <iis2dlpc_write_reg>
 800465e:	0003      	movs	r3, r0
 8004660:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 8004662:	697b      	ldr	r3, [r7, #20]
}
 8004664:	0018      	movs	r0, r3
 8004666:	46bd      	mov	sp, r7
 8004668:	b007      	add	sp, #28
 800466a:	bd90      	pop	{r4, r7, pc}

0800466c <iis2dlpc_data_rate_get>:
  * @param  val      Get the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_data_rate_get(const stmdev_ctx_t *ctx, iis2dlpc_odr_t *val)
{
 800466c:	b5b0      	push	{r4, r5, r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl3_t ctrl3;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8004676:	2410      	movs	r4, #16
 8004678:	193a      	adds	r2, r7, r4
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	2301      	movs	r3, #1
 800467e:	2120      	movs	r1, #32
 8004680:	f7ff fe56 	bl	8004330 <iis2dlpc_read_reg>
 8004684:	0003      	movs	r3, r0
 8004686:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d14f      	bne.n	800472e <iis2dlpc_data_rate_get+0xc2>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 800468e:	250c      	movs	r5, #12
 8004690:	197a      	adds	r2, r7, r5
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	2301      	movs	r3, #1
 8004696:	2122      	movs	r1, #34	@ 0x22
 8004698:	f7ff fe4a 	bl	8004330 <iis2dlpc_read_reg>
 800469c:	0003      	movs	r3, r0
 800469e:	617b      	str	r3, [r7, #20]

    switch ((ctrl3.slp_mode << 4) + ctrl1.odr)
 80046a0:	197b      	adds	r3, r7, r5
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	079b      	lsls	r3, r3, #30
 80046a6:	0f9b      	lsrs	r3, r3, #30
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	193a      	adds	r2, r7, r4
 80046ae:	7812      	ldrb	r2, [r2, #0]
 80046b0:	0612      	lsls	r2, r2, #24
 80046b2:	0f12      	lsrs	r2, r2, #28
 80046b4:	b2d2      	uxtb	r2, r2
 80046b6:	189b      	adds	r3, r3, r2
 80046b8:	2b22      	cmp	r3, #34	@ 0x22
 80046ba:	d834      	bhi.n	8004726 <iis2dlpc_data_rate_get+0xba>
 80046bc:	009a      	lsls	r2, r3, #2
 80046be:	4b1e      	ldr	r3, [pc, #120]	@ (8004738 <iis2dlpc_data_rate_get+0xcc>)
 80046c0:	18d3      	adds	r3, r2, r3
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	469f      	mov	pc, r3
    {
      case IIS2DLPC_XL_ODR_OFF:
        *val = IIS2DLPC_XL_ODR_OFF;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2200      	movs	r2, #0
 80046ca:	701a      	strb	r2, [r3, #0]
        break;
 80046cc:	e02f      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_1Hz6_LP_ONLY:
        *val = IIS2DLPC_XL_ODR_1Hz6_LP_ONLY;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	2201      	movs	r2, #1
 80046d2:	701a      	strb	r2, [r3, #0]
        break;
 80046d4:	e02b      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_12Hz5:
        *val = IIS2DLPC_XL_ODR_12Hz5;
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2202      	movs	r2, #2
 80046da:	701a      	strb	r2, [r3, #0]
        break;
 80046dc:	e027      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_25Hz:
        *val = IIS2DLPC_XL_ODR_25Hz;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2203      	movs	r2, #3
 80046e2:	701a      	strb	r2, [r3, #0]
        break;
 80046e4:	e023      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_50Hz:
        *val = IIS2DLPC_XL_ODR_50Hz;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	2204      	movs	r2, #4
 80046ea:	701a      	strb	r2, [r3, #0]
        break;
 80046ec:	e01f      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_100Hz:
        *val = IIS2DLPC_XL_ODR_100Hz;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	2205      	movs	r2, #5
 80046f2:	701a      	strb	r2, [r3, #0]
        break;
 80046f4:	e01b      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_200Hz:
        *val = IIS2DLPC_XL_ODR_200Hz;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2206      	movs	r2, #6
 80046fa:	701a      	strb	r2, [r3, #0]
        break;
 80046fc:	e017      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_400Hz:
        *val = IIS2DLPC_XL_ODR_400Hz;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2207      	movs	r2, #7
 8004702:	701a      	strb	r2, [r3, #0]
        break;
 8004704:	e013      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_800Hz:
        *val = IIS2DLPC_XL_ODR_800Hz;
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2208      	movs	r2, #8
 800470a:	701a      	strb	r2, [r3, #0]
        break;
 800470c:	e00f      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_ODR_1k6Hz:
        *val = IIS2DLPC_XL_ODR_1k6Hz;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2209      	movs	r2, #9
 8004712:	701a      	strb	r2, [r3, #0]
        break;
 8004714:	e00b      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_SET_SW_TRIG:
        *val = IIS2DLPC_XL_SET_SW_TRIG;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2212      	movs	r2, #18
 800471a:	701a      	strb	r2, [r3, #0]
        break;
 800471c:	e007      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      case IIS2DLPC_XL_SET_PIN_TRIG:
        *val = IIS2DLPC_XL_SET_PIN_TRIG;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2222      	movs	r2, #34	@ 0x22
 8004722:	701a      	strb	r2, [r3, #0]
        break;
 8004724:	e003      	b.n	800472e <iis2dlpc_data_rate_get+0xc2>

      default:
        *val = IIS2DLPC_XL_ODR_OFF;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2200      	movs	r2, #0
 800472a:	701a      	strb	r2, [r3, #0]
        break;
 800472c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return ret;
 800472e:	697b      	ldr	r3, [r7, #20]
}
 8004730:	0018      	movs	r0, r3
 8004732:	46bd      	mov	sp, r7
 8004734:	b006      	add	sp, #24
 8004736:	bdb0      	pop	{r4, r5, r7, pc}
 8004738:	0800f05c 	.word	0x0800f05c

0800473c <iis2dlpc_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800473c:	b590      	push	{r4, r7, lr}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	000a      	movs	r2, r1
 8004746:	1cfb      	adds	r3, r7, #3
 8004748:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 800474a:	2408      	movs	r4, #8
 800474c:	193a      	adds	r2, r7, r4
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	2301      	movs	r3, #1
 8004752:	2121      	movs	r1, #33	@ 0x21
 8004754:	f7ff fdec 	bl	8004330 <iis2dlpc_read_reg>
 8004758:	0003      	movs	r3, r0
 800475a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d117      	bne.n	8004792 <iis2dlpc_block_data_update_set+0x56>
  {
    reg.bdu = val;
 8004762:	1cfb      	adds	r3, r7, #3
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	2201      	movs	r2, #1
 8004768:	4013      	ands	r3, r2
 800476a:	b2da      	uxtb	r2, r3
 800476c:	193b      	adds	r3, r7, r4
 800476e:	2101      	movs	r1, #1
 8004770:	400a      	ands	r2, r1
 8004772:	00d0      	lsls	r0, r2, #3
 8004774:	781a      	ldrb	r2, [r3, #0]
 8004776:	2108      	movs	r1, #8
 8004778:	438a      	bics	r2, r1
 800477a:	1c11      	adds	r1, r2, #0
 800477c:	1c02      	adds	r2, r0, #0
 800477e:	430a      	orrs	r2, r1
 8004780:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8004782:	193a      	adds	r2, r7, r4
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	2301      	movs	r3, #1
 8004788:	2121      	movs	r1, #33	@ 0x21
 800478a:	f7ff fdfa 	bl	8004382 <iis2dlpc_write_reg>
 800478e:	0003      	movs	r3, r0
 8004790:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004792:	68fb      	ldr	r3, [r7, #12]
}
 8004794:	0018      	movs	r0, r3
 8004796:	46bd      	mov	sp, r7
 8004798:	b005      	add	sp, #20
 800479a:	bd90      	pop	{r4, r7, pc}

0800479c <iis2dlpc_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_full_scale_set(const stmdev_ctx_t *ctx, iis2dlpc_fs_t val)
{
 800479c:	b590      	push	{r4, r7, lr}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	000a      	movs	r2, r1
 80047a6:	1cfb      	adds	r3, r7, #3
 80047a8:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl6_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 80047aa:	2408      	movs	r4, #8
 80047ac:	193a      	adds	r2, r7, r4
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	2301      	movs	r3, #1
 80047b2:	2125      	movs	r1, #37	@ 0x25
 80047b4:	f7ff fdbc 	bl	8004330 <iis2dlpc_read_reg>
 80047b8:	0003      	movs	r3, r0
 80047ba:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d117      	bne.n	80047f2 <iis2dlpc_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 80047c2:	1cfb      	adds	r3, r7, #3
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	2203      	movs	r2, #3
 80047c8:	4013      	ands	r3, r2
 80047ca:	b2da      	uxtb	r2, r3
 80047cc:	193b      	adds	r3, r7, r4
 80047ce:	2103      	movs	r1, #3
 80047d0:	400a      	ands	r2, r1
 80047d2:	0110      	lsls	r0, r2, #4
 80047d4:	781a      	ldrb	r2, [r3, #0]
 80047d6:	2130      	movs	r1, #48	@ 0x30
 80047d8:	438a      	bics	r2, r1
 80047da:	1c11      	adds	r1, r2, #0
 80047dc:	1c02      	adds	r2, r0, #0
 80047de:	430a      	orrs	r2, r1
 80047e0:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 80047e2:	193a      	adds	r2, r7, r4
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	2301      	movs	r3, #1
 80047e8:	2125      	movs	r1, #37	@ 0x25
 80047ea:	f7ff fdca 	bl	8004382 <iis2dlpc_write_reg>
 80047ee:	0003      	movs	r3, r0
 80047f0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80047f2:	68fb      	ldr	r3, [r7, #12]
}
 80047f4:	0018      	movs	r0, r3
 80047f6:	46bd      	mov	sp, r7
 80047f8:	b005      	add	sp, #20
 80047fa:	bd90      	pop	{r4, r7, pc}

080047fc <iis2dlpc_full_scale_get>:
  * @param  val      Get the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_full_scale_get(const stmdev_ctx_t *ctx, iis2dlpc_fs_t *val)
{
 80047fc:	b590      	push	{r4, r7, lr}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl6_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 8004806:	2408      	movs	r4, #8
 8004808:	193a      	adds	r2, r7, r4
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	2301      	movs	r3, #1
 800480e:	2125      	movs	r1, #37	@ 0x25
 8004810:	f7ff fd8e 	bl	8004330 <iis2dlpc_read_reg>
 8004814:	0003      	movs	r3, r0
 8004816:	60fb      	str	r3, [r7, #12]

  switch (reg.fs)
 8004818:	193b      	adds	r3, r7, r4
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	069b      	lsls	r3, r3, #26
 800481e:	0f9b      	lsrs	r3, r3, #30
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b03      	cmp	r3, #3
 8004824:	d014      	beq.n	8004850 <iis2dlpc_full_scale_get+0x54>
 8004826:	dc17      	bgt.n	8004858 <iis2dlpc_full_scale_get+0x5c>
 8004828:	2b02      	cmp	r3, #2
 800482a:	d00d      	beq.n	8004848 <iis2dlpc_full_scale_get+0x4c>
 800482c:	dc14      	bgt.n	8004858 <iis2dlpc_full_scale_get+0x5c>
 800482e:	2b00      	cmp	r3, #0
 8004830:	d002      	beq.n	8004838 <iis2dlpc_full_scale_get+0x3c>
 8004832:	2b01      	cmp	r3, #1
 8004834:	d004      	beq.n	8004840 <iis2dlpc_full_scale_get+0x44>
 8004836:	e00f      	b.n	8004858 <iis2dlpc_full_scale_get+0x5c>
  {
    case IIS2DLPC_2g:
      *val = IIS2DLPC_2g;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	2200      	movs	r2, #0
 800483c:	701a      	strb	r2, [r3, #0]
      break;
 800483e:	e00f      	b.n	8004860 <iis2dlpc_full_scale_get+0x64>

    case IIS2DLPC_4g:
      *val = IIS2DLPC_4g;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2201      	movs	r2, #1
 8004844:	701a      	strb	r2, [r3, #0]
      break;
 8004846:	e00b      	b.n	8004860 <iis2dlpc_full_scale_get+0x64>

    case IIS2DLPC_8g:
      *val = IIS2DLPC_8g;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	2202      	movs	r2, #2
 800484c:	701a      	strb	r2, [r3, #0]
      break;
 800484e:	e007      	b.n	8004860 <iis2dlpc_full_scale_get+0x64>

    case IIS2DLPC_16g:
      *val = IIS2DLPC_16g;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	2203      	movs	r2, #3
 8004854:	701a      	strb	r2, [r3, #0]
      break;
 8004856:	e003      	b.n	8004860 <iis2dlpc_full_scale_get+0x64>

    default:
      *val = IIS2DLPC_2g;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	2200      	movs	r2, #0
 800485c:	701a      	strb	r2, [r3, #0]
      break;
 800485e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8004860:	68fb      	ldr	r3, [r7, #12]
}
 8004862:	0018      	movs	r0, r3
 8004864:	46bd      	mov	sp, r7
 8004866:	b005      	add	sp, #20
 8004868:	bd90      	pop	{r4, r7, pc}

0800486a <iis2dlpc_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 800486a:	b590      	push	{r4, r7, lr}
 800486c:	b087      	sub	sp, #28
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
 8004872:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_OUT_X_L, buff, 6);
 8004874:	240c      	movs	r4, #12
 8004876:	193a      	adds	r2, r7, r4
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	2306      	movs	r3, #6
 800487c:	2128      	movs	r1, #40	@ 0x28
 800487e:	f7ff fd57 	bl	8004330 <iis2dlpc_read_reg>
 8004882:	0003      	movs	r3, r0
 8004884:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004886:	0021      	movs	r1, r4
 8004888:	187b      	adds	r3, r7, r1
 800488a:	785b      	ldrb	r3, [r3, #1]
 800488c:	b21a      	sxth	r2, r3
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2200      	movs	r2, #0
 8004896:	5e9b      	ldrsh	r3, [r3, r2]
 8004898:	b29b      	uxth	r3, r3
 800489a:	021b      	lsls	r3, r3, #8
 800489c:	b29b      	uxth	r3, r3
 800489e:	187a      	adds	r2, r7, r1
 80048a0:	7812      	ldrb	r2, [r2, #0]
 80048a2:	189b      	adds	r3, r3, r2
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	b21a      	sxth	r2, r3
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80048ac:	187b      	adds	r3, r7, r1
 80048ae:	78da      	ldrb	r2, [r3, #3]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	3302      	adds	r3, #2
 80048b4:	b212      	sxth	r2, r2
 80048b6:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	3302      	adds	r3, #2
 80048bc:	2200      	movs	r2, #0
 80048be:	5e9b      	ldrsh	r3, [r3, r2]
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	021b      	lsls	r3, r3, #8
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	187a      	adds	r2, r7, r1
 80048c8:	7892      	ldrb	r2, [r2, #2]
 80048ca:	189b      	adds	r3, r3, r2
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	3302      	adds	r3, #2
 80048d2:	b212      	sxth	r2, r2
 80048d4:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80048d6:	187b      	adds	r3, r7, r1
 80048d8:	795a      	ldrb	r2, [r3, #5]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	3304      	adds	r3, #4
 80048de:	b212      	sxth	r2, r2
 80048e0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	3304      	adds	r3, #4
 80048e6:	2200      	movs	r2, #0
 80048e8:	5e9b      	ldrsh	r3, [r3, r2]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	021b      	lsls	r3, r3, #8
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	187a      	adds	r2, r7, r1
 80048f2:	7912      	ldrb	r2, [r2, #4]
 80048f4:	189b      	adds	r3, r3, r2
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	3304      	adds	r3, #4
 80048fc:	b212      	sxth	r2, r2
 80048fe:	801a      	strh	r2, [r3, #0]

  return ret;
 8004900:	697b      	ldr	r3, [r7, #20]
}
 8004902:	0018      	movs	r0, r3
 8004904:	46bd      	mov	sp, r7
 8004906:	b007      	add	sp, #28
 8004908:	bd90      	pop	{r4, r7, pc}

0800490a <iis2dlpc_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WHO_AM_I, buff, 1);
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	2301      	movs	r3, #1
 800491a:	210f      	movs	r1, #15
 800491c:	f7ff fd08 	bl	8004330 <iis2dlpc_read_reg>
 8004920:	0003      	movs	r3, r0
 8004922:	60fb      	str	r3, [r7, #12]

  return ret;
 8004924:	68fb      	ldr	r3, [r7, #12]
}
 8004926:	0018      	movs	r0, r3
 8004928:	46bd      	mov	sp, r7
 800492a:	b004      	add	sp, #16
 800492c:	bd80      	pop	{r7, pc}

0800492e <iis2dlpc_auto_increment_set>:
  * @param  val      change the values of if_add_inc in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800492e:	b590      	push	{r4, r7, lr}
 8004930:	b085      	sub	sp, #20
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
 8004936:	000a      	movs	r2, r1
 8004938:	1cfb      	adds	r3, r7, #3
 800493a:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 800493c:	2408      	movs	r4, #8
 800493e:	193a      	adds	r2, r7, r4
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	2301      	movs	r3, #1
 8004944:	2121      	movs	r1, #33	@ 0x21
 8004946:	f7ff fcf3 	bl	8004330 <iis2dlpc_read_reg>
 800494a:	0003      	movs	r3, r0
 800494c:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d117      	bne.n	8004984 <iis2dlpc_auto_increment_set+0x56>
  {
    reg.if_add_inc = val;
 8004954:	1cfb      	adds	r3, r7, #3
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	2201      	movs	r2, #1
 800495a:	4013      	ands	r3, r2
 800495c:	b2da      	uxtb	r2, r3
 800495e:	193b      	adds	r3, r7, r4
 8004960:	2101      	movs	r1, #1
 8004962:	400a      	ands	r2, r1
 8004964:	0090      	lsls	r0, r2, #2
 8004966:	781a      	ldrb	r2, [r3, #0]
 8004968:	2104      	movs	r1, #4
 800496a:	438a      	bics	r2, r1
 800496c:	1c11      	adds	r1, r2, #0
 800496e:	1c02      	adds	r2, r0, #0
 8004970:	430a      	orrs	r2, r1
 8004972:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8004974:	193a      	adds	r2, r7, r4
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	2301      	movs	r3, #1
 800497a:	2121      	movs	r1, #33	@ 0x21
 800497c:	f7ff fd01 	bl	8004382 <iis2dlpc_write_reg>
 8004980:	0003      	movs	r3, r0
 8004982:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004984:	68fb      	ldr	r3, [r7, #12]
}
 8004986:	0018      	movs	r0, r3
 8004988:	46bd      	mov	sp, r7
 800498a:	b005      	add	sp, #20
 800498c:	bd90      	pop	{r4, r7, pc}

0800498e <iis2dlpc_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_fifo_mode_set(const stmdev_ctx_t *ctx,
                               iis2dlpc_fmode_t val)
{
 800498e:	b590      	push	{r4, r7, lr}
 8004990:	b085      	sub	sp, #20
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
 8004996:	000a      	movs	r2, r1
 8004998:	1cfb      	adds	r3, r7, #3
 800499a:	701a      	strb	r2, [r3, #0]
  iis2dlpc_fifo_ctrl_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_FIFO_CTRL, (uint8_t *) &reg, 1);
 800499c:	2408      	movs	r4, #8
 800499e:	193a      	adds	r2, r7, r4
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	2301      	movs	r3, #1
 80049a4:	212e      	movs	r1, #46	@ 0x2e
 80049a6:	f7ff fcc3 	bl	8004330 <iis2dlpc_read_reg>
 80049aa:	0003      	movs	r3, r0
 80049ac:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d115      	bne.n	80049e0 <iis2dlpc_fifo_mode_set+0x52>
  {
    reg.fmode = (uint8_t) val;
 80049b4:	1cfb      	adds	r3, r7, #3
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	2207      	movs	r2, #7
 80049ba:	4013      	ands	r3, r2
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	193b      	adds	r3, r7, r4
 80049c0:	0150      	lsls	r0, r2, #5
 80049c2:	781a      	ldrb	r2, [r3, #0]
 80049c4:	211f      	movs	r1, #31
 80049c6:	400a      	ands	r2, r1
 80049c8:	1c11      	adds	r1, r2, #0
 80049ca:	1c02      	adds	r2, r0, #0
 80049cc:	430a      	orrs	r2, r1
 80049ce:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_FIFO_CTRL, (uint8_t *) &reg, 1);
 80049d0:	193a      	adds	r2, r7, r4
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	2301      	movs	r3, #1
 80049d6:	212e      	movs	r1, #46	@ 0x2e
 80049d8:	f7ff fcd3 	bl	8004382 <iis2dlpc_write_reg>
 80049dc:	0003      	movs	r3, r0
 80049de:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80049e0:	68fb      	ldr	r3, [r7, #12]
}
 80049e2:	0018      	movs	r0, r3
 80049e4:	46bd      	mov	sp, r7
 80049e6:	b005      	add	sp, #20
 80049e8:	bd90      	pop	{r4, r7, pc}
	...

080049ec <IIS2MDC_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_RegisterBusIO(IIS2MDC_Object_t *pObj, IIS2MDC_IO_t *pIO)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2MDC_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d103      	bne.n	8004a08 <IIS2MDC_RegisterBusIO+0x1c>
  {
    ret = IIS2MDC_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	425b      	negs	r3, r3
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	e04d      	b.n	8004aa4 <IIS2MDC_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	7b1a      	ldrb	r2, [r3, #12]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695a      	ldr	r2, [r3, #20]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	699a      	ldr	r2, [r3, #24]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a1b      	ldr	r2, [pc, #108]	@ (8004ab0 <IIS2MDC_RegisterBusIO+0xc4>)
 8004a44:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteMagRegWrap;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a1a      	ldr	r2, [pc, #104]	@ (8004ab4 <IIS2MDC_RegisterBusIO+0xc8>)
 8004a4a:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	69da      	ldr	r2, [r3, #28]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle    = pObj;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d103      	bne.n	8004a6a <IIS2MDC_RegisterBusIO+0x7e>
    {
      ret = IIS2MDC_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	425b      	negs	r3, r3
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	e01c      	b.n	8004aa4 <IIS2MDC_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != IIS2MDC_OK)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4798      	blx	r3
 8004a70:	1e03      	subs	r3, r0, #0
 8004a72:	d003      	beq.n	8004a7c <IIS2MDC_RegisterBusIO+0x90>
    {
      ret = IIS2MDC_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	425b      	negs	r3, r3
 8004a78:	60fb      	str	r3, [r7, #12]
 8004a7a:	e013      	b.n	8004aa4 <IIS2MDC_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType != IIS2MDC_I2C_BUS) /* If the bus type is not I2C */
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00f      	beq.n	8004aa4 <IIS2MDC_RegisterBusIO+0xb8>
      {
        /* Disable I2C interface support only the first time */
        if (pObj->is_initialized == 0U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2230      	movs	r2, #48	@ 0x30
 8004a88:	5c9b      	ldrb	r3, [r3, r2]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10a      	bne.n	8004aa4 <IIS2MDC_RegisterBusIO+0xb8>
        {
          /* Disable I2C interface on the component */
          if (iis2mdc_i2c_interface_set(&(pObj->Ctx), IIS2MDC_I2C_DISABLE) != IIS2MDC_OK)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	3320      	adds	r3, #32
 8004a92:	2101      	movs	r1, #1
 8004a94:	0018      	movs	r0, r3
 8004a96:	f000 fc26 	bl	80052e6 <iis2mdc_i2c_interface_set>
 8004a9a:	1e03      	subs	r3, r0, #0
 8004a9c:	d002      	beq.n	8004aa4 <IIS2MDC_RegisterBusIO+0xb8>
          {
            ret = IIS2MDC_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	425b      	negs	r3, r3
 8004aa2:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
}
 8004aa6:	0018      	movs	r0, r3
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	b004      	add	sp, #16
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	46c0      	nop			@ (mov r8, r8)
 8004ab0:	08004e9d 	.word	0x08004e9d
 8004ab4:	08004f17 	.word	0x08004f17

08004ab8 <IIS2MDC_Init>:
  * @brief  Initialize the IIS2MDC sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_Init(IIS2MDC_Object_t *pObj)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (iis2mdc_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS2MDC_OK)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	3320      	adds	r3, #32
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	f000 fb4b 	bl	8005162 <iis2mdc_block_data_update_set>
 8004acc:	1e03      	subs	r3, r0, #0
 8004ace:	d002      	beq.n	8004ad6 <IIS2MDC_Init+0x1e>
  {
    return IIS2MDC_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	425b      	negs	r3, r3
 8004ad4:	e025      	b.n	8004b22 <IIS2MDC_Init+0x6a>
  }

  /* Operating mode selection - power down */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_POWER_DOWN) != IIS2MDC_OK)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	3320      	adds	r3, #32
 8004ada:	2102      	movs	r1, #2
 8004adc:	0018      	movs	r0, r3
 8004ade:	f000 faa9 	bl	8005034 <iis2mdc_operating_mode_set>
 8004ae2:	1e03      	subs	r3, r0, #0
 8004ae4:	d002      	beq.n	8004aec <IIS2MDC_Init+0x34>
  {
    return IIS2MDC_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	425b      	negs	r3, r3
 8004aea:	e01a      	b.n	8004b22 <IIS2MDC_Init+0x6a>
  }

  /* Output data rate selection */
  if (iis2mdc_data_rate_set(&(pObj->Ctx), IIS2MDC_ODR_100Hz) != IIS2MDC_OK)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	3320      	adds	r3, #32
 8004af0:	2103      	movs	r1, #3
 8004af2:	0018      	movs	r0, r3
 8004af4:	f000 face 	bl	8005094 <iis2mdc_data_rate_set>
 8004af8:	1e03      	subs	r3, r0, #0
 8004afa:	d002      	beq.n	8004b02 <IIS2MDC_Init+0x4a>
  {
    return IIS2MDC_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	425b      	negs	r3, r3
 8004b00:	e00f      	b.n	8004b22 <IIS2MDC_Init+0x6a>
  }

  /* Self Test disabled. */
  if (iis2mdc_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != IIS2MDC_OK)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3320      	adds	r3, #32
 8004b06:	2100      	movs	r1, #0
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f000 fbbc 	bl	8005286 <iis2mdc_self_test_set>
 8004b0e:	1e03      	subs	r3, r0, #0
 8004b10:	d002      	beq.n	8004b18 <IIS2MDC_Init+0x60>
  {
    return IIS2MDC_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	425b      	negs	r3, r3
 8004b16:	e004      	b.n	8004b22 <IIS2MDC_Init+0x6a>
  }

  pObj->is_initialized = 1;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2230      	movs	r2, #48	@ 0x30
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	5499      	strb	r1, [r3, r2]

  return IIS2MDC_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	0018      	movs	r0, r3
 8004b24:	46bd      	mov	sp, r7
 8004b26:	b002      	add	sp, #8
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <IIS2MDC_DeInit>:
  * @brief  Deinitialize the IIS2MDC magnetometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_DeInit(IIS2MDC_Object_t *pObj)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b082      	sub	sp, #8
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (IIS2MDC_MAG_Disable(pObj) != IIS2MDC_OK)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	0018      	movs	r0, r3
 8004b36:	f000 f86e 	bl	8004c16 <IIS2MDC_MAG_Disable>
 8004b3a:	1e03      	subs	r3, r0, #0
 8004b3c:	d002      	beq.n	8004b44 <IIS2MDC_DeInit+0x1a>
  {
    return IIS2MDC_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	425b      	negs	r3, r3
 8004b42:	e004      	b.n	8004b4e <IIS2MDC_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2230      	movs	r2, #48	@ 0x30
 8004b48:	2100      	movs	r1, #0
 8004b4a:	5499      	strb	r1, [r3, r2]

  return IIS2MDC_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	0018      	movs	r0, r3
 8004b50:	46bd      	mov	sp, r7
 8004b52:	b002      	add	sp, #8
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <IIS2MDC_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_ReadID(IIS2MDC_Object_t *pObj, uint8_t *Id)
{
 8004b56:	b580      	push	{r7, lr}
 8004b58:	b082      	sub	sp, #8
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	6039      	str	r1, [r7, #0]
  if (iis2mdc_device_id_get(&(pObj->Ctx), Id) != IIS2MDC_OK)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3320      	adds	r3, #32
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	0011      	movs	r1, r2
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f000 fb7a 	bl	8005262 <iis2mdc_device_id_get>
 8004b6e:	1e03      	subs	r3, r0, #0
 8004b70:	d002      	beq.n	8004b78 <IIS2MDC_ReadID+0x22>
  {
    return IIS2MDC_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	425b      	negs	r3, r3
 8004b76:	e000      	b.n	8004b7a <IIS2MDC_ReadID+0x24>
  }

  return IIS2MDC_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	b002      	add	sp, #8
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <IIS2MDC_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to IIS2MDC magnetometer sensor capabilities
  * @retval Component status
  */
int32_t IIS2MDC_GetCapabilities(IIS2MDC_Object_t *pObj, IIS2MDC_Capabilities_t *Capabilities)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2200      	movs	r2, #0
 8004b92:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	2200      	movs	r2, #0
 8004b98:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2232      	movs	r2, #50	@ 0x32
 8004bb6:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	4a03      	ldr	r2, [pc, #12]	@ (8004bd4 <IIS2MDC_GetCapabilities+0x50>)
 8004bc8:	619a      	str	r2, [r3, #24]
  return IIS2MDC_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	0018      	movs	r0, r3
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	b002      	add	sp, #8
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	42c80000 	.word	0x42c80000

08004bd8 <IIS2MDC_MAG_Enable>:
  * @brief Enable the IIS2MDC magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_Enable(IIS2MDC_Object_t *pObj)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2231      	movs	r2, #49	@ 0x31
 8004be4:	5c9b      	ldrb	r3, [r3, r2]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d101      	bne.n	8004bee <IIS2MDC_MAG_Enable+0x16>
  {
    return IIS2MDC_OK;
 8004bea:	2300      	movs	r3, #0
 8004bec:	e00f      	b.n	8004c0e <IIS2MDC_MAG_Enable+0x36>
  }

  /* Output data rate selection. */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_CONTINUOUS_MODE) != IIS2MDC_OK)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3320      	adds	r3, #32
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	f000 fa1d 	bl	8005034 <iis2mdc_operating_mode_set>
 8004bfa:	1e03      	subs	r3, r0, #0
 8004bfc:	d002      	beq.n	8004c04 <IIS2MDC_MAG_Enable+0x2c>
  {
    return IIS2MDC_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	425b      	negs	r3, r3
 8004c02:	e004      	b.n	8004c0e <IIS2MDC_MAG_Enable+0x36>
  }

  pObj->mag_is_enabled = 1;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2231      	movs	r2, #49	@ 0x31
 8004c08:	2101      	movs	r1, #1
 8004c0a:	5499      	strb	r1, [r3, r2]

  return IIS2MDC_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	0018      	movs	r0, r3
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b002      	add	sp, #8
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <IIS2MDC_MAG_Disable>:
  * @brief Disable the IIS2MDC magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_Disable(IIS2MDC_Object_t *pObj)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b082      	sub	sp, #8
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2231      	movs	r2, #49	@ 0x31
 8004c22:	5c9b      	ldrb	r3, [r3, r2]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <IIS2MDC_MAG_Disable+0x16>
  {
    return IIS2MDC_OK;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	e00f      	b.n	8004c4c <IIS2MDC_MAG_Disable+0x36>
  }

  /* Output data rate selection - power down. */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_POWER_DOWN) != IIS2MDC_OK)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	3320      	adds	r3, #32
 8004c30:	2102      	movs	r1, #2
 8004c32:	0018      	movs	r0, r3
 8004c34:	f000 f9fe 	bl	8005034 <iis2mdc_operating_mode_set>
 8004c38:	1e03      	subs	r3, r0, #0
 8004c3a:	d002      	beq.n	8004c42 <IIS2MDC_MAG_Disable+0x2c>
  {
    return IIS2MDC_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	425b      	negs	r3, r3
 8004c40:	e004      	b.n	8004c4c <IIS2MDC_MAG_Disable+0x36>
  }

  pObj->mag_is_enabled = 0;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2231      	movs	r2, #49	@ 0x31
 8004c46:	2100      	movs	r1, #0
 8004c48:	5499      	strb	r1, [r3, r2]

  return IIS2MDC_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b002      	add	sp, #8
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <IIS2MDC_MAG_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetSensitivity(IIS2MDC_Object_t *pObj, float_t *Sensitivity)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  *Sensitivity = IIS2MDC_MAG_SENSITIVITY_FS_50GAUSS;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	22ff      	movs	r2, #255	@ 0xff
 8004c62:	0592      	lsls	r2, r2, #22
 8004c64:	601a      	str	r2, [r3, #0]

  return IIS2MDC_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	0018      	movs	r0, r3
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	b002      	add	sp, #8
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <IIS2MDC_MAG_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetOutputDataRate(IIS2MDC_Object_t *pObj, float_t *Odr)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2MDC_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
  iis2mdc_odr_t odr_low_level;

  /* Get current output data rate. */
  if (iis2mdc_data_rate_get(&(pObj->Ctx), &odr_low_level) != IIS2MDC_OK)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	3320      	adds	r3, #32
 8004c82:	220b      	movs	r2, #11
 8004c84:	18ba      	adds	r2, r7, r2
 8004c86:	0011      	movs	r1, r2
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f000 fa33 	bl	80050f4 <iis2mdc_data_rate_get>
 8004c8e:	1e03      	subs	r3, r0, #0
 8004c90:	d002      	beq.n	8004c98 <IIS2MDC_MAG_GetOutputDataRate+0x28>
  {
    return IIS2MDC_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	425b      	negs	r3, r3
 8004c96:	e022      	b.n	8004cde <IIS2MDC_MAG_GetOutputDataRate+0x6e>
  }

  switch (odr_low_level)
 8004c98:	230b      	movs	r3, #11
 8004c9a:	18fb      	adds	r3, r7, r3
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d014      	beq.n	8004ccc <IIS2MDC_MAG_GetOutputDataRate+0x5c>
 8004ca2:	dc17      	bgt.n	8004cd4 <IIS2MDC_MAG_GetOutputDataRate+0x64>
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d00d      	beq.n	8004cc4 <IIS2MDC_MAG_GetOutputDataRate+0x54>
 8004ca8:	dc14      	bgt.n	8004cd4 <IIS2MDC_MAG_GetOutputDataRate+0x64>
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d002      	beq.n	8004cb4 <IIS2MDC_MAG_GetOutputDataRate+0x44>
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d004      	beq.n	8004cbc <IIS2MDC_MAG_GetOutputDataRate+0x4c>
 8004cb2:	e00f      	b.n	8004cd4 <IIS2MDC_MAG_GetOutputDataRate+0x64>
  {
    case IIS2MDC_ODR_10Hz:
      *Odr = 10.0f;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	4a0c      	ldr	r2, [pc, #48]	@ (8004ce8 <IIS2MDC_MAG_GetOutputDataRate+0x78>)
 8004cb8:	601a      	str	r2, [r3, #0]
      break;
 8004cba:	e00f      	b.n	8004cdc <IIS2MDC_MAG_GetOutputDataRate+0x6c>

    case IIS2MDC_ODR_20Hz:
      *Odr = 20.0f;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	4a0b      	ldr	r2, [pc, #44]	@ (8004cec <IIS2MDC_MAG_GetOutputDataRate+0x7c>)
 8004cc0:	601a      	str	r2, [r3, #0]
      break;
 8004cc2:	e00b      	b.n	8004cdc <IIS2MDC_MAG_GetOutputDataRate+0x6c>

    case IIS2MDC_ODR_50Hz:
      *Odr = 50.0f;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8004cf0 <IIS2MDC_MAG_GetOutputDataRate+0x80>)
 8004cc8:	601a      	str	r2, [r3, #0]
      break;
 8004cca:	e007      	b.n	8004cdc <IIS2MDC_MAG_GetOutputDataRate+0x6c>

    case IIS2MDC_ODR_100Hz:
      *Odr = 100.0f;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	4a09      	ldr	r2, [pc, #36]	@ (8004cf4 <IIS2MDC_MAG_GetOutputDataRate+0x84>)
 8004cd0:	601a      	str	r2, [r3, #0]
      break;
 8004cd2:	e003      	b.n	8004cdc <IIS2MDC_MAG_GetOutputDataRate+0x6c>

    default:
      ret = IIS2MDC_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	425b      	negs	r3, r3
 8004cd8:	60fb      	str	r3, [r7, #12]
      break;
 8004cda:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
}
 8004cde:	0018      	movs	r0, r3
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	b004      	add	sp, #16
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	46c0      	nop			@ (mov r8, r8)
 8004ce8:	41200000 	.word	0x41200000
 8004cec:	41a00000 	.word	0x41a00000
 8004cf0:	42480000 	.word	0x42480000
 8004cf4:	42c80000 	.word	0x42c80000

08004cf8 <IIS2MDC_MAG_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_SetOutputDataRate(IIS2MDC_Object_t *pObj, float_t Odr)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  iis2mdc_odr_t new_odr;

  new_odr = (Odr <= 10.000f) ? IIS2MDC_ODR_10Hz
            : (Odr <= 20.000f) ? IIS2MDC_ODR_20Hz
 8004d02:	4917      	ldr	r1, [pc, #92]	@ (8004d60 <IIS2MDC_MAG_SetOutputDataRate+0x68>)
 8004d04:	6838      	ldr	r0, [r7, #0]
 8004d06:	f7fb fbd7 	bl	80004b8 <__aeabi_fcmple>
 8004d0a:	1e03      	subs	r3, r0, #0
 8004d0c:	d001      	beq.n	8004d12 <IIS2MDC_MAG_SetOutputDataRate+0x1a>
 8004d0e:	2300      	movs	r3, #0
 8004d10:	e010      	b.n	8004d34 <IIS2MDC_MAG_SetOutputDataRate+0x3c>
 8004d12:	4914      	ldr	r1, [pc, #80]	@ (8004d64 <IIS2MDC_MAG_SetOutputDataRate+0x6c>)
 8004d14:	6838      	ldr	r0, [r7, #0]
 8004d16:	f7fb fbcf 	bl	80004b8 <__aeabi_fcmple>
 8004d1a:	1e03      	subs	r3, r0, #0
 8004d1c:	d001      	beq.n	8004d22 <IIS2MDC_MAG_SetOutputDataRate+0x2a>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e008      	b.n	8004d34 <IIS2MDC_MAG_SetOutputDataRate+0x3c>
 8004d22:	4911      	ldr	r1, [pc, #68]	@ (8004d68 <IIS2MDC_MAG_SetOutputDataRate+0x70>)
 8004d24:	6838      	ldr	r0, [r7, #0]
 8004d26:	f7fb fbc7 	bl	80004b8 <__aeabi_fcmple>
 8004d2a:	1e03      	subs	r3, r0, #0
 8004d2c:	d001      	beq.n	8004d32 <IIS2MDC_MAG_SetOutputDataRate+0x3a>
 8004d2e:	2302      	movs	r3, #2
 8004d30:	e000      	b.n	8004d34 <IIS2MDC_MAG_SetOutputDataRate+0x3c>
 8004d32:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? IIS2MDC_ODR_10Hz
 8004d34:	210f      	movs	r1, #15
 8004d36:	187a      	adds	r2, r7, r1
 8004d38:	7013      	strb	r3, [r2, #0]
            : (Odr <= 50.000f) ? IIS2MDC_ODR_50Hz
            :                    IIS2MDC_ODR_100Hz;

  if (iis2mdc_data_rate_set(&(pObj->Ctx), new_odr) != IIS2MDC_OK)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	3320      	adds	r3, #32
 8004d3e:	001a      	movs	r2, r3
 8004d40:	187b      	adds	r3, r7, r1
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	0019      	movs	r1, r3
 8004d46:	0010      	movs	r0, r2
 8004d48:	f000 f9a4 	bl	8005094 <iis2mdc_data_rate_set>
 8004d4c:	1e03      	subs	r3, r0, #0
 8004d4e:	d002      	beq.n	8004d56 <IIS2MDC_MAG_SetOutputDataRate+0x5e>
  {
    return IIS2MDC_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	425b      	negs	r3, r3
 8004d54:	e000      	b.n	8004d58 <IIS2MDC_MAG_SetOutputDataRate+0x60>
  }

  return IIS2MDC_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	0018      	movs	r0, r3
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	b004      	add	sp, #16
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	41200000 	.word	0x41200000
 8004d64:	41a00000 	.word	0x41a00000
 8004d68:	42480000 	.word	0x42480000

08004d6c <IIS2MDC_MAG_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetFullScale(IIS2MDC_Object_t *pObj, int32_t *FullScale)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  *FullScale = 50;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2232      	movs	r2, #50	@ 0x32
 8004d7a:	601a      	str	r2, [r3, #0]

  return IIS2MDC_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	0018      	movs	r0, r3
 8004d80:	46bd      	mov	sp, r7
 8004d82:	b002      	add	sp, #8
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <IIS2MDC_MAG_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_SetFullScale(IIS2MDC_Object_t *pObj, int32_t FullScale)
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b082      	sub	sp, #8
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  UNUSED(FullScale);
  return IIS2MDC_OK;
 8004d90:	2300      	movs	r3, #0
}
 8004d92:	0018      	movs	r0, r3
 8004d94:	46bd      	mov	sp, r7
 8004d96:	b002      	add	sp, #8
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <IIS2MDC_MAG_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetAxesRaw(IIS2MDC_Object_t *pObj, IIS2MDC_AxesRaw_t *Value)
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b084      	sub	sp, #16
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
 8004da2:	6039      	str	r1, [r7, #0]
  iis2mdc_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (iis2mdc_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2MDC_OK)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	3320      	adds	r3, #32
 8004da8:	2208      	movs	r2, #8
 8004daa:	18ba      	adds	r2, r7, r2
 8004dac:	0011      	movs	r1, r2
 8004dae:	0018      	movs	r0, r3
 8004db0:	f000 fa07 	bl	80051c2 <iis2mdc_magnetic_raw_get>
 8004db4:	1e03      	subs	r3, r0, #0
 8004db6:	d002      	beq.n	8004dbe <IIS2MDC_MAG_GetAxesRaw+0x24>
  {
    return IIS2MDC_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	425b      	negs	r3, r3
 8004dbc:	e010      	b.n	8004de0 <IIS2MDC_MAG_GetAxesRaw+0x46>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004dbe:	2108      	movs	r1, #8
 8004dc0:	187b      	adds	r3, r7, r1
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	5e9a      	ldrsh	r2, [r3, r2]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004dca:	187b      	adds	r3, r7, r1
 8004dcc:	2202      	movs	r2, #2
 8004dce:	5e9a      	ldrsh	r2, [r3, r2]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004dd4:	187b      	adds	r3, r7, r1
 8004dd6:	2204      	movs	r2, #4
 8004dd8:	5e9a      	ldrsh	r2, [r3, r2]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	809a      	strh	r2, [r3, #4]

  return IIS2MDC_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b004      	add	sp, #16
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <IIS2MDC_MAG_GetAxes>:
  * @param  pObj the device pObj
  * @param  MagneticField pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetAxes(IIS2MDC_Object_t *pObj, IIS2MDC_Axes_t *MagneticField)
{
 8004de8:	b590      	push	{r4, r7, lr}
 8004dea:	b087      	sub	sp, #28
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  iis2mdc_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (iis2mdc_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2MDC_OK)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	3320      	adds	r3, #32
 8004dfa:	2210      	movs	r2, #16
 8004dfc:	18ba      	adds	r2, r7, r2
 8004dfe:	0011      	movs	r1, r2
 8004e00:	0018      	movs	r0, r3
 8004e02:	f000 f9de 	bl	80051c2 <iis2mdc_magnetic_raw_get>
 8004e06:	1e03      	subs	r3, r0, #0
 8004e08:	d002      	beq.n	8004e10 <IIS2MDC_MAG_GetAxes+0x28>
  {
    return IIS2MDC_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	425b      	negs	r3, r3
 8004e0e:	e041      	b.n	8004e94 <IIS2MDC_MAG_GetAxes+0xac>
  }

  /* Get IIS2MDC actual sensitivity. */
  (void)IIS2MDC_MAG_GetSensitivity(pObj, &sensitivity);
 8004e10:	230c      	movs	r3, #12
 8004e12:	18fa      	adds	r2, r7, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	0011      	movs	r1, r2
 8004e18:	0018      	movs	r0, r3
 8004e1a:	f7ff ff1b 	bl	8004c54 <IIS2MDC_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8004e1e:	2410      	movs	r4, #16
 8004e20:	193b      	adds	r3, r7, r4
 8004e22:	2200      	movs	r2, #0
 8004e24:	5e9b      	ldrsh	r3, [r3, r2]
 8004e26:	0018      	movs	r0, r3
 8004e28:	f7fc f818 	bl	8000e5c <__aeabi_i2f>
 8004e2c:	1c02      	adds	r2, r0, #0
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	1c19      	adds	r1, r3, #0
 8004e32:	1c10      	adds	r0, r2, #0
 8004e34:	f7fb fd10 	bl	8000858 <__aeabi_fmul>
 8004e38:	1c03      	adds	r3, r0, #0
 8004e3a:	1c18      	adds	r0, r3, #0
 8004e3c:	f7fb ffee 	bl	8000e1c <__aeabi_f2iz>
 8004e40:	0002      	movs	r2, r0
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8004e46:	193b      	adds	r3, r7, r4
 8004e48:	2202      	movs	r2, #2
 8004e4a:	5e9b      	ldrsh	r3, [r3, r2]
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	f7fc f805 	bl	8000e5c <__aeabi_i2f>
 8004e52:	1c02      	adds	r2, r0, #0
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	1c19      	adds	r1, r3, #0
 8004e58:	1c10      	adds	r0, r2, #0
 8004e5a:	f7fb fcfd 	bl	8000858 <__aeabi_fmul>
 8004e5e:	1c03      	adds	r3, r0, #0
 8004e60:	1c18      	adds	r0, r3, #0
 8004e62:	f7fb ffdb 	bl	8000e1c <__aeabi_f2iz>
 8004e66:	0002      	movs	r2, r0
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8004e6c:	193b      	adds	r3, r7, r4
 8004e6e:	2204      	movs	r2, #4
 8004e70:	5e9b      	ldrsh	r3, [r3, r2]
 8004e72:	0018      	movs	r0, r3
 8004e74:	f7fb fff2 	bl	8000e5c <__aeabi_i2f>
 8004e78:	1c02      	adds	r2, r0, #0
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	1c19      	adds	r1, r3, #0
 8004e7e:	1c10      	adds	r0, r2, #0
 8004e80:	f7fb fcea 	bl	8000858 <__aeabi_fmul>
 8004e84:	1c03      	adds	r3, r0, #0
 8004e86:	1c18      	adds	r0, r3, #0
 8004e88:	f7fb ffc8 	bl	8000e1c <__aeabi_f2iz>
 8004e8c:	0002      	movs	r2, r0
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	609a      	str	r2, [r3, #8]

  return IIS2MDC_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	0018      	movs	r0, r3
 8004e96:	46bd      	mov	sp, r7
 8004e98:	b007      	add	sp, #28
 8004e9a:	bd90      	pop	{r4, r7, pc}

08004e9c <ReadMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	0008      	movs	r0, r1
 8004ea6:	607a      	str	r2, [r7, #4]
 8004ea8:	0019      	movs	r1, r3
 8004eaa:	250b      	movs	r5, #11
 8004eac:	197b      	adds	r3, r7, r5
 8004eae:	1c02      	adds	r2, r0, #0
 8004eb0:	701a      	strb	r2, [r3, #0]
 8004eb2:	2608      	movs	r6, #8
 8004eb4:	19bb      	adds	r3, r7, r6
 8004eb6:	1c0a      	adds	r2, r1, #0
 8004eb8:	801a      	strh	r2, [r3, #0]
  IIS2MDC_Object_t *pObj = (IIS2MDC_Object_t *)Handle;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == IIS2MDC_I2C_BUS) /* I2C */
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d111      	bne.n	8004eea <ReadMagRegWrap+0x4e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	695c      	ldr	r4, [r3, #20]
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	7b1b      	ldrb	r3, [r3, #12]
 8004ece:	0018      	movs	r0, r3
 8004ed0:	197b      	adds	r3, r7, r5
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	2280      	movs	r2, #128	@ 0x80
 8004ed6:	4252      	negs	r2, r2
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	0019      	movs	r1, r3
 8004ede:	19bb      	adds	r3, r7, r6
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	47a0      	blx	r4
 8004ee6:	0003      	movs	r3, r0
 8004ee8:	e011      	b.n	8004f0e <ReadMagRegWrap+0x72>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	695c      	ldr	r4, [r3, #20]
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	7b1b      	ldrb	r3, [r3, #12]
 8004ef2:	0018      	movs	r0, r3
 8004ef4:	230b      	movs	r3, #11
 8004ef6:	18fb      	adds	r3, r7, r3
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	2240      	movs	r2, #64	@ 0x40
 8004efc:	4313      	orrs	r3, r2
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	0019      	movs	r1, r3
 8004f02:	2308      	movs	r3, #8
 8004f04:	18fb      	adds	r3, r7, r3
 8004f06:	881b      	ldrh	r3, [r3, #0]
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	47a0      	blx	r4
 8004f0c:	0003      	movs	r3, r0
  }
}
 8004f0e:	0018      	movs	r0, r3
 8004f10:	46bd      	mov	sp, r7
 8004f12:	b007      	add	sp, #28
 8004f14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f16 <WriteMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004f16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f18:	b087      	sub	sp, #28
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	0008      	movs	r0, r1
 8004f20:	607a      	str	r2, [r7, #4]
 8004f22:	0019      	movs	r1, r3
 8004f24:	250b      	movs	r5, #11
 8004f26:	197b      	adds	r3, r7, r5
 8004f28:	1c02      	adds	r2, r0, #0
 8004f2a:	701a      	strb	r2, [r3, #0]
 8004f2c:	2608      	movs	r6, #8
 8004f2e:	19bb      	adds	r3, r7, r6
 8004f30:	1c0a      	adds	r2, r1, #0
 8004f32:	801a      	strh	r2, [r3, #0]
  IIS2MDC_Object_t *pObj = (IIS2MDC_Object_t *)Handle;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == IIS2MDC_I2C_BUS) /* I2C */
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d111      	bne.n	8004f64 <WriteMagRegWrap+0x4e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	691c      	ldr	r4, [r3, #16]
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	7b1b      	ldrb	r3, [r3, #12]
 8004f48:	0018      	movs	r0, r3
 8004f4a:	197b      	adds	r3, r7, r5
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	2280      	movs	r2, #128	@ 0x80
 8004f50:	4252      	negs	r2, r2
 8004f52:	4313      	orrs	r3, r2
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	0019      	movs	r1, r3
 8004f58:	19bb      	adds	r3, r7, r6
 8004f5a:	881b      	ldrh	r3, [r3, #0]
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	47a0      	blx	r4
 8004f60:	0003      	movs	r3, r0
 8004f62:	e011      	b.n	8004f88 <WriteMagRegWrap+0x72>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	691c      	ldr	r4, [r3, #16]
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	7b1b      	ldrb	r3, [r3, #12]
 8004f6c:	0018      	movs	r0, r3
 8004f6e:	230b      	movs	r3, #11
 8004f70:	18fb      	adds	r3, r7, r3
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	2240      	movs	r2, #64	@ 0x40
 8004f76:	4313      	orrs	r3, r2
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	0019      	movs	r1, r3
 8004f7c:	2308      	movs	r3, #8
 8004f7e:	18fb      	adds	r3, r7, r3
 8004f80:	881b      	ldrh	r3, [r3, #0]
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	47a0      	blx	r4
 8004f86:	0003      	movs	r3, r0
  }
}
 8004f88:	0018      	movs	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b007      	add	sp, #28
 8004f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f90 <iis2mdc_read_reg>:
  *
  */
int32_t __weak iis2mdc_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8004f90:	b5b0      	push	{r4, r5, r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	0008      	movs	r0, r1
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	0019      	movs	r1, r3
 8004f9e:	230b      	movs	r3, #11
 8004fa0:	18fb      	adds	r3, r7, r3
 8004fa2:	1c02      	adds	r2, r0, #0
 8004fa4:	701a      	strb	r2, [r3, #0]
 8004fa6:	2308      	movs	r3, #8
 8004fa8:	18fb      	adds	r3, r7, r3
 8004faa:	1c0a      	adds	r2, r1, #0
 8004fac:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d102      	bne.n	8004fba <iis2mdc_read_reg+0x2a>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	425b      	negs	r3, r3
 8004fb8:	e00f      	b.n	8004fda <iis2mdc_read_reg+0x4a>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	685c      	ldr	r4, [r3, #4]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	68d8      	ldr	r0, [r3, #12]
 8004fc2:	2308      	movs	r3, #8
 8004fc4:	18fb      	adds	r3, r7, r3
 8004fc6:	881d      	ldrh	r5, [r3, #0]
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	230b      	movs	r3, #11
 8004fcc:	18fb      	adds	r3, r7, r3
 8004fce:	7819      	ldrb	r1, [r3, #0]
 8004fd0:	002b      	movs	r3, r5
 8004fd2:	47a0      	blx	r4
 8004fd4:	0003      	movs	r3, r0
 8004fd6:	617b      	str	r3, [r7, #20]

  return ret;
 8004fd8:	697b      	ldr	r3, [r7, #20]
}
 8004fda:	0018      	movs	r0, r3
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	b006      	add	sp, #24
 8004fe0:	bdb0      	pop	{r4, r5, r7, pc}

08004fe2 <iis2mdc_write_reg>:
  *
  */
int32_t __weak iis2mdc_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8004fe2:	b5b0      	push	{r4, r5, r7, lr}
 8004fe4:	b086      	sub	sp, #24
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	60f8      	str	r0, [r7, #12]
 8004fea:	0008      	movs	r0, r1
 8004fec:	607a      	str	r2, [r7, #4]
 8004fee:	0019      	movs	r1, r3
 8004ff0:	230b      	movs	r3, #11
 8004ff2:	18fb      	adds	r3, r7, r3
 8004ff4:	1c02      	adds	r2, r0, #0
 8004ff6:	701a      	strb	r2, [r3, #0]
 8004ff8:	2308      	movs	r3, #8
 8004ffa:	18fb      	adds	r3, r7, r3
 8004ffc:	1c0a      	adds	r2, r1, #0
 8004ffe:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d102      	bne.n	800500c <iis2mdc_write_reg+0x2a>
 8005006:	2301      	movs	r3, #1
 8005008:	425b      	negs	r3, r3
 800500a:	e00f      	b.n	800502c <iis2mdc_write_reg+0x4a>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681c      	ldr	r4, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	68d8      	ldr	r0, [r3, #12]
 8005014:	2308      	movs	r3, #8
 8005016:	18fb      	adds	r3, r7, r3
 8005018:	881d      	ldrh	r5, [r3, #0]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	230b      	movs	r3, #11
 800501e:	18fb      	adds	r3, r7, r3
 8005020:	7819      	ldrb	r1, [r3, #0]
 8005022:	002b      	movs	r3, r5
 8005024:	47a0      	blx	r4
 8005026:	0003      	movs	r3, r0
 8005028:	617b      	str	r3, [r7, #20]

  return ret;
 800502a:	697b      	ldr	r3, [r7, #20]
}
 800502c:	0018      	movs	r0, r3
 800502e:	46bd      	mov	sp, r7
 8005030:	b006      	add	sp, #24
 8005032:	bdb0      	pop	{r4, r5, r7, pc}

08005034 <iis2mdc_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_operating_mode_set(const stmdev_ctx_t *ctx,
                                   iis2mdc_md_t val)
{
 8005034:	b590      	push	{r4, r7, lr}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	000a      	movs	r2, r1
 800503e:	1cfb      	adds	r3, r7, #3
 8005040:	701a      	strb	r2, [r3, #0]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 8005042:	2408      	movs	r4, #8
 8005044:	193a      	adds	r2, r7, r4
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	2301      	movs	r3, #1
 800504a:	2160      	movs	r1, #96	@ 0x60
 800504c:	f7ff ffa0 	bl	8004f90 <iis2mdc_read_reg>
 8005050:	0003      	movs	r3, r0
 8005052:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d117      	bne.n	800508a <iis2mdc_operating_mode_set+0x56>
  {
    reg.md = (uint8_t)val;
 800505a:	1cfb      	adds	r3, r7, #3
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2203      	movs	r2, #3
 8005060:	4013      	ands	r3, r2
 8005062:	b2da      	uxtb	r2, r3
 8005064:	193b      	adds	r3, r7, r4
 8005066:	2103      	movs	r1, #3
 8005068:	400a      	ands	r2, r1
 800506a:	0010      	movs	r0, r2
 800506c:	781a      	ldrb	r2, [r3, #0]
 800506e:	2103      	movs	r1, #3
 8005070:	438a      	bics	r2, r1
 8005072:	1c11      	adds	r1, r2, #0
 8005074:	1c02      	adds	r2, r0, #0
 8005076:	430a      	orrs	r2, r1
 8005078:	701a      	strb	r2, [r3, #0]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 800507a:	193a      	adds	r2, r7, r4
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	2301      	movs	r3, #1
 8005080:	2160      	movs	r1, #96	@ 0x60
 8005082:	f7ff ffae 	bl	8004fe2 <iis2mdc_write_reg>
 8005086:	0003      	movs	r3, r0
 8005088:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800508a:	68fb      	ldr	r3, [r7, #12]
}
 800508c:	0018      	movs	r0, r3
 800508e:	46bd      	mov	sp, r7
 8005090:	b005      	add	sp, #20
 8005092:	bd90      	pop	{r4, r7, pc}

08005094 <iis2mdc_data_rate_set>:
  * @param  val      change the values of odr in reg CFG_REG_A
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_data_rate_set(const stmdev_ctx_t *ctx, iis2mdc_odr_t val)
{
 8005094:	b590      	push	{r4, r7, lr}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	000a      	movs	r2, r1
 800509e:	1cfb      	adds	r3, r7, #3
 80050a0:	701a      	strb	r2, [r3, #0]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 80050a2:	2408      	movs	r4, #8
 80050a4:	193a      	adds	r2, r7, r4
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	2301      	movs	r3, #1
 80050aa:	2160      	movs	r1, #96	@ 0x60
 80050ac:	f7ff ff70 	bl	8004f90 <iis2mdc_read_reg>
 80050b0:	0003      	movs	r3, r0
 80050b2:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d117      	bne.n	80050ea <iis2mdc_data_rate_set+0x56>
  {
    reg.odr = (uint8_t)val;
 80050ba:	1cfb      	adds	r3, r7, #3
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	2203      	movs	r2, #3
 80050c0:	4013      	ands	r3, r2
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	193b      	adds	r3, r7, r4
 80050c6:	2103      	movs	r1, #3
 80050c8:	400a      	ands	r2, r1
 80050ca:	0090      	lsls	r0, r2, #2
 80050cc:	781a      	ldrb	r2, [r3, #0]
 80050ce:	210c      	movs	r1, #12
 80050d0:	438a      	bics	r2, r1
 80050d2:	1c11      	adds	r1, r2, #0
 80050d4:	1c02      	adds	r2, r0, #0
 80050d6:	430a      	orrs	r2, r1
 80050d8:	701a      	strb	r2, [r3, #0]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 80050da:	193a      	adds	r2, r7, r4
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	2301      	movs	r3, #1
 80050e0:	2160      	movs	r1, #96	@ 0x60
 80050e2:	f7ff ff7e 	bl	8004fe2 <iis2mdc_write_reg>
 80050e6:	0003      	movs	r3, r0
 80050e8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80050ea:	68fb      	ldr	r3, [r7, #12]
}
 80050ec:	0018      	movs	r0, r3
 80050ee:	46bd      	mov	sp, r7
 80050f0:	b005      	add	sp, #20
 80050f2:	bd90      	pop	{r4, r7, pc}

080050f4 <iis2mdc_data_rate_get>:
  * @param  val      Get the values of odr in reg CFG_REG_A
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_data_rate_get(const stmdev_ctx_t *ctx, iis2mdc_odr_t *val)
{
 80050f4:	b590      	push	{r4, r7, lr}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 80050fe:	2408      	movs	r4, #8
 8005100:	193a      	adds	r2, r7, r4
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	2301      	movs	r3, #1
 8005106:	2160      	movs	r1, #96	@ 0x60
 8005108:	f7ff ff42 	bl	8004f90 <iis2mdc_read_reg>
 800510c:	0003      	movs	r3, r0
 800510e:	60fb      	str	r3, [r7, #12]

  switch (reg.odr)
 8005110:	193b      	adds	r3, r7, r4
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	071b      	lsls	r3, r3, #28
 8005116:	0f9b      	lsrs	r3, r3, #30
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b03      	cmp	r3, #3
 800511c:	d014      	beq.n	8005148 <iis2mdc_data_rate_get+0x54>
 800511e:	dc17      	bgt.n	8005150 <iis2mdc_data_rate_get+0x5c>
 8005120:	2b02      	cmp	r3, #2
 8005122:	d00d      	beq.n	8005140 <iis2mdc_data_rate_get+0x4c>
 8005124:	dc14      	bgt.n	8005150 <iis2mdc_data_rate_get+0x5c>
 8005126:	2b00      	cmp	r3, #0
 8005128:	d002      	beq.n	8005130 <iis2mdc_data_rate_get+0x3c>
 800512a:	2b01      	cmp	r3, #1
 800512c:	d004      	beq.n	8005138 <iis2mdc_data_rate_get+0x44>
 800512e:	e00f      	b.n	8005150 <iis2mdc_data_rate_get+0x5c>
  {
    case IIS2MDC_ODR_10Hz:
      *val = IIS2MDC_ODR_10Hz;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	2200      	movs	r2, #0
 8005134:	701a      	strb	r2, [r3, #0]
      break;
 8005136:	e00f      	b.n	8005158 <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_20Hz:
      *val = IIS2MDC_ODR_20Hz;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	701a      	strb	r2, [r3, #0]
      break;
 800513e:	e00b      	b.n	8005158 <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_50Hz:
      *val = IIS2MDC_ODR_50Hz;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	2202      	movs	r2, #2
 8005144:	701a      	strb	r2, [r3, #0]
      break;
 8005146:	e007      	b.n	8005158 <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_100Hz:
      *val = IIS2MDC_ODR_100Hz;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	2203      	movs	r2, #3
 800514c:	701a      	strb	r2, [r3, #0]
      break;
 800514e:	e003      	b.n	8005158 <iis2mdc_data_rate_get+0x64>

    default:
      *val = IIS2MDC_ODR_10Hz;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2200      	movs	r2, #0
 8005154:	701a      	strb	r2, [r3, #0]
      break;
 8005156:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8005158:	68fb      	ldr	r3, [r7, #12]
}
 800515a:	0018      	movs	r0, r3
 800515c:	46bd      	mov	sp, r7
 800515e:	b005      	add	sp, #20
 8005160:	bd90      	pop	{r4, r7, pc}

08005162 <iis2mdc_block_data_update_set>:
  * @param  val      change the values of bdu in reg CFG_REG_C
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8005162:	b590      	push	{r4, r7, lr}
 8005164:	b085      	sub	sp, #20
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	000a      	movs	r2, r1
 800516c:	1cfb      	adds	r3, r7, #3
 800516e:	701a      	strb	r2, [r3, #0]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8005170:	2408      	movs	r4, #8
 8005172:	193a      	adds	r2, r7, r4
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	2301      	movs	r3, #1
 8005178:	2162      	movs	r1, #98	@ 0x62
 800517a:	f7ff ff09 	bl	8004f90 <iis2mdc_read_reg>
 800517e:	0003      	movs	r3, r0
 8005180:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d117      	bne.n	80051b8 <iis2mdc_block_data_update_set+0x56>
  {
    reg.bdu = val;
 8005188:	1cfb      	adds	r3, r7, #3
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	2201      	movs	r2, #1
 800518e:	4013      	ands	r3, r2
 8005190:	b2da      	uxtb	r2, r3
 8005192:	193b      	adds	r3, r7, r4
 8005194:	2101      	movs	r1, #1
 8005196:	400a      	ands	r2, r1
 8005198:	0110      	lsls	r0, r2, #4
 800519a:	781a      	ldrb	r2, [r3, #0]
 800519c:	2110      	movs	r1, #16
 800519e:	438a      	bics	r2, r1
 80051a0:	1c11      	adds	r1, r2, #0
 80051a2:	1c02      	adds	r2, r0, #0
 80051a4:	430a      	orrs	r2, r1
 80051a6:	701a      	strb	r2, [r3, #0]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 80051a8:	193a      	adds	r2, r7, r4
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	2301      	movs	r3, #1
 80051ae:	2162      	movs	r1, #98	@ 0x62
 80051b0:	f7ff ff17 	bl	8004fe2 <iis2mdc_write_reg>
 80051b4:	0003      	movs	r3, r0
 80051b6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80051b8:	68fb      	ldr	r3, [r7, #12]
}
 80051ba:	0018      	movs	r0, r3
 80051bc:	46bd      	mov	sp, r7
 80051be:	b005      	add	sp, #20
 80051c0:	bd90      	pop	{r4, r7, pc}

080051c2 <iis2mdc_magnetic_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_magnetic_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 80051c2:	b590      	push	{r4, r7, lr}
 80051c4:	b087      	sub	sp, #28
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
 80051ca:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret =  iis2mdc_read_reg(ctx, IIS2MDC_OUTX_L_REG, buff, 6);
 80051cc:	240c      	movs	r4, #12
 80051ce:	193a      	adds	r2, r7, r4
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	2306      	movs	r3, #6
 80051d4:	2168      	movs	r1, #104	@ 0x68
 80051d6:	f7ff fedb 	bl	8004f90 <iis2mdc_read_reg>
 80051da:	0003      	movs	r3, r0
 80051dc:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 80051de:	0021      	movs	r1, r4
 80051e0:	187b      	adds	r3, r7, r1
 80051e2:	785b      	ldrb	r3, [r3, #1]
 80051e4:	b21a      	sxth	r2, r3
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2200      	movs	r2, #0
 80051ee:	5e9b      	ldrsh	r3, [r3, r2]
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	187a      	adds	r2, r7, r1
 80051f8:	7812      	ldrb	r2, [r2, #0]
 80051fa:	189b      	adds	r3, r3, r2
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	b21a      	sxth	r2, r3
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005204:	187b      	adds	r3, r7, r1
 8005206:	78da      	ldrb	r2, [r3, #3]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	3302      	adds	r3, #2
 800520c:	b212      	sxth	r2, r2
 800520e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	3302      	adds	r3, #2
 8005214:	2200      	movs	r2, #0
 8005216:	5e9b      	ldrsh	r3, [r3, r2]
 8005218:	b29b      	uxth	r3, r3
 800521a:	021b      	lsls	r3, r3, #8
 800521c:	b29b      	uxth	r3, r3
 800521e:	187a      	adds	r2, r7, r1
 8005220:	7892      	ldrb	r2, [r2, #2]
 8005222:	189b      	adds	r3, r3, r2
 8005224:	b29a      	uxth	r2, r3
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	3302      	adds	r3, #2
 800522a:	b212      	sxth	r2, r2
 800522c:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800522e:	187b      	adds	r3, r7, r1
 8005230:	795a      	ldrb	r2, [r3, #5]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	3304      	adds	r3, #4
 8005236:	b212      	sxth	r2, r2
 8005238:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	3304      	adds	r3, #4
 800523e:	2200      	movs	r2, #0
 8005240:	5e9b      	ldrsh	r3, [r3, r2]
 8005242:	b29b      	uxth	r3, r3
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	b29b      	uxth	r3, r3
 8005248:	187a      	adds	r2, r7, r1
 800524a:	7912      	ldrb	r2, [r2, #4]
 800524c:	189b      	adds	r3, r3, r2
 800524e:	b29a      	uxth	r2, r3
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	3304      	adds	r3, #4
 8005254:	b212      	sxth	r2, r2
 8005256:	801a      	strh	r2, [r3, #0]

  return ret;
 8005258:	697b      	ldr	r3, [r7, #20]
}
 800525a:	0018      	movs	r0, r3
 800525c:	46bd      	mov	sp, r7
 800525e:	b007      	add	sp, #28
 8005260:	bd90      	pop	{r4, r7, pc}

08005262 <iis2mdc_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  iis2mdc_read_reg(ctx, IIS2MDC_WHO_AM_I, buff, 1);
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	2301      	movs	r3, #1
 8005272:	214f      	movs	r1, #79	@ 0x4f
 8005274:	f7ff fe8c 	bl	8004f90 <iis2mdc_read_reg>
 8005278:	0003      	movs	r3, r0
 800527a:	60fb      	str	r3, [r7, #12]

  return ret;
 800527c:	68fb      	ldr	r3, [r7, #12]
}
 800527e:	0018      	movs	r0, r3
 8005280:	46bd      	mov	sp, r7
 8005282:	b004      	add	sp, #16
 8005284:	bd80      	pop	{r7, pc}

08005286 <iis2mdc_self_test_set>:
  * @param  val      change the values of self_test in reg CFG_REG_C
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_self_test_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8005286:	b590      	push	{r4, r7, lr}
 8005288:	b085      	sub	sp, #20
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
 800528e:	000a      	movs	r2, r1
 8005290:	1cfb      	adds	r3, r7, #3
 8005292:	701a      	strb	r2, [r3, #0]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8005294:	2408      	movs	r4, #8
 8005296:	193a      	adds	r2, r7, r4
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	2301      	movs	r3, #1
 800529c:	2162      	movs	r1, #98	@ 0x62
 800529e:	f7ff fe77 	bl	8004f90 <iis2mdc_read_reg>
 80052a2:	0003      	movs	r3, r0
 80052a4:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d117      	bne.n	80052dc <iis2mdc_self_test_set+0x56>
  {
    reg.self_test = val;
 80052ac:	1cfb      	adds	r3, r7, #3
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	2201      	movs	r2, #1
 80052b2:	4013      	ands	r3, r2
 80052b4:	b2da      	uxtb	r2, r3
 80052b6:	193b      	adds	r3, r7, r4
 80052b8:	2101      	movs	r1, #1
 80052ba:	400a      	ands	r2, r1
 80052bc:	1890      	adds	r0, r2, r2
 80052be:	781a      	ldrb	r2, [r3, #0]
 80052c0:	2102      	movs	r1, #2
 80052c2:	438a      	bics	r2, r1
 80052c4:	1c11      	adds	r1, r2, #0
 80052c6:	1c02      	adds	r2, r0, #0
 80052c8:	430a      	orrs	r2, r1
 80052ca:	701a      	strb	r2, [r3, #0]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 80052cc:	193a      	adds	r2, r7, r4
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	2301      	movs	r3, #1
 80052d2:	2162      	movs	r1, #98	@ 0x62
 80052d4:	f7ff fe85 	bl	8004fe2 <iis2mdc_write_reg>
 80052d8:	0003      	movs	r3, r0
 80052da:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80052dc:	68fb      	ldr	r3, [r7, #12]
}
 80052de:	0018      	movs	r0, r3
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b005      	add	sp, #20
 80052e4:	bd90      	pop	{r4, r7, pc}

080052e6 <iis2mdc_i2c_interface_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_i2c_interface_set(const stmdev_ctx_t *ctx,
                                  iis2mdc_i2c_dis_t val)
{
 80052e6:	b590      	push	{r4, r7, lr}
 80052e8:	b085      	sub	sp, #20
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
 80052ee:	000a      	movs	r2, r1
 80052f0:	1cfb      	adds	r3, r7, #3
 80052f2:	701a      	strb	r2, [r3, #0]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 80052f4:	2408      	movs	r4, #8
 80052f6:	193a      	adds	r2, r7, r4
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	2301      	movs	r3, #1
 80052fc:	2162      	movs	r1, #98	@ 0x62
 80052fe:	f7ff fe47 	bl	8004f90 <iis2mdc_read_reg>
 8005302:	0003      	movs	r3, r0
 8005304:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d117      	bne.n	800533c <iis2mdc_i2c_interface_set+0x56>
  {
    reg.i2c_dis = (uint8_t)val;
 800530c:	1cfb      	adds	r3, r7, #3
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	2201      	movs	r2, #1
 8005312:	4013      	ands	r3, r2
 8005314:	b2da      	uxtb	r2, r3
 8005316:	193b      	adds	r3, r7, r4
 8005318:	2101      	movs	r1, #1
 800531a:	400a      	ands	r2, r1
 800531c:	0150      	lsls	r0, r2, #5
 800531e:	781a      	ldrb	r2, [r3, #0]
 8005320:	2120      	movs	r1, #32
 8005322:	438a      	bics	r2, r1
 8005324:	1c11      	adds	r1, r2, #0
 8005326:	1c02      	adds	r2, r0, #0
 8005328:	430a      	orrs	r2, r1
 800532a:	701a      	strb	r2, [r3, #0]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 800532c:	193a      	adds	r2, r7, r4
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	2301      	movs	r3, #1
 8005332:	2162      	movs	r1, #98	@ 0x62
 8005334:	f7ff fe55 	bl	8004fe2 <iis2mdc_write_reg>
 8005338:	0003      	movs	r3, r0
 800533a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800533c:	68fb      	ldr	r3, [r7, #12]
}
 800533e:	0018      	movs	r0, r3
 8005340:	46bd      	mov	sp, r7
 8005342:	b005      	add	sp, #20
 8005344:	bd90      	pop	{r4, r7, pc}
	...

08005348 <ISM330DHCX_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_RegisterBusIO(ISM330DHCX_Object_t *pObj, ISM330DHCX_IO_t *pIO)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8005352:	2300      	movs	r3, #0
 8005354:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d103      	bne.n	8005364 <ISM330DHCX_RegisterBusIO+0x1c>
  {
    ret = ISM330DHCX_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	425b      	negs	r3, r3
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	e052      	b.n	800540a <ISM330DHCX_RegisterBusIO+0xc2>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	689a      	ldr	r2, [r3, #8]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	7b1a      	ldrb	r2, [r3, #12]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	691a      	ldr	r2, [r3, #16]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	695a      	ldr	r2, [r3, #20]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	699a      	ldr	r2, [r3, #24]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a1d      	ldr	r2, [pc, #116]	@ (8005414 <ISM330DHCX_RegisterBusIO+0xcc>)
 80053a0:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005418 <ISM330DHCX_RegisterBusIO+0xd0>)
 80053a6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	69da      	ldr	r2, [r3, #28]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d103      	bne.n	80053c6 <ISM330DHCX_RegisterBusIO+0x7e>
    {
      ret = ISM330DHCX_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	425b      	negs	r3, r3
 80053c2:	60fb      	str	r3, [r7, #12]
 80053c4:	e021      	b.n	800540a <ISM330DHCX_RegisterBusIO+0xc2>
    }
    else if (pObj->IO.Init() != ISM330DHCX_OK)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4798      	blx	r3
 80053cc:	1e03      	subs	r3, r0, #0
 80053ce:	d003      	beq.n	80053d8 <ISM330DHCX_RegisterBusIO+0x90>
    {
      ret = ISM330DHCX_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	425b      	negs	r3, r3
 80053d4:	60fb      	str	r3, [r7, #12]
 80053d6:	e018      	b.n	800540a <ISM330DHCX_RegisterBusIO+0xc2>
    }
    else
    {
      if (pObj->IO.BusType == ISM330DHCX_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d114      	bne.n	800540a <ISM330DHCX_RegisterBusIO+0xc2>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2230      	movs	r2, #48	@ 0x30
 80053e4:	5c9b      	ldrb	r3, [r3, r2]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10f      	bne.n	800540a <ISM330DHCX_RegisterBusIO+0xc2>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80053ea:	210b      	movs	r1, #11
 80053ec:	187b      	adds	r3, r7, r1
 80053ee:	220c      	movs	r2, #12
 80053f0:	701a      	strb	r2, [r3, #0]

          if (ISM330DHCX_Write_Reg(pObj, ISM330DHCX_CTRL3_C, data) != ISM330DHCX_OK)
 80053f2:	187b      	adds	r3, r7, r1
 80053f4:	781a      	ldrb	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2112      	movs	r1, #18
 80053fa:	0018      	movs	r0, r3
 80053fc:	f000 fd3f 	bl	8005e7e <ISM330DHCX_Write_Reg>
 8005400:	1e03      	subs	r3, r0, #0
 8005402:	d002      	beq.n	800540a <ISM330DHCX_RegisterBusIO+0xc2>
          {
            ret = ISM330DHCX_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	425b      	negs	r3, r3
 8005408:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 800540a:	68fb      	ldr	r3, [r7, #12]
}
 800540c:	0018      	movs	r0, r3
 800540e:	46bd      	mov	sp, r7
 8005410:	b004      	add	sp, #16
 8005412:	bd80      	pop	{r7, pc}
 8005414:	0800628d 	.word	0x0800628d
 8005418:	080062d1 	.word	0x080062d1

0800541c <ISM330DHCX_Init>:
  * @brief  Initialize the ISM330DHCX sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Init(ISM330DHCX_Object_t *pObj)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b082      	sub	sp, #8
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Set DEVICE_CONF bit */
  if (ism330dhcx_device_conf_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	3320      	adds	r3, #32
 8005428:	2101      	movs	r1, #1
 800542a:	0018      	movs	r0, r3
 800542c:	f001 fdfc 	bl	8007028 <ism330dhcx_device_conf_set>
 8005430:	1e03      	subs	r3, r0, #0
 8005432:	d002      	beq.n	800543a <ISM330DHCX_Init+0x1e>
  {
    return ISM330DHCX_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	425b      	negs	r3, r3
 8005438:	e079      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Set main memory bank */
  if (ISM330DHCX_Set_Mem_Bank(pObj, (uint8_t)ISM330DHCX_USER_BANK) != ISM330DHCX_OK)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2100      	movs	r1, #0
 800543e:	0018      	movs	r0, r3
 8005440:	f000 fd3c 	bl	8005ebc <ISM330DHCX_Set_Mem_Bank>
 8005444:	1e03      	subs	r3, r0, #0
 8005446:	d002      	beq.n	800544e <ISM330DHCX_Init+0x32>
  {
    return ISM330DHCX_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	425b      	negs	r3, r3
 800544c:	e06f      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (ism330dhcx_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	3320      	adds	r3, #32
 8005452:	2101      	movs	r1, #1
 8005454:	0018      	movs	r0, r3
 8005456:	f001 fe87 	bl	8007168 <ism330dhcx_auto_increment_set>
 800545a:	1e03      	subs	r3, r0, #0
 800545c:	d002      	beq.n	8005464 <ISM330DHCX_Init+0x48>
  {
    return ISM330DHCX_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	425b      	negs	r3, r3
 8005462:	e064      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* SW reset */
  if (ism330dhcx_reset_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3320      	adds	r3, #32
 8005468:	2101      	movs	r1, #1
 800546a:	0018      	movs	r0, r3
 800546c:	f001 fe4c 	bl	8007108 <ism330dhcx_reset_set>
 8005470:	1e03      	subs	r3, r0, #0
 8005472:	d002      	beq.n	800547a <ISM330DHCX_Init+0x5e>
  {
    return ISM330DHCX_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	425b      	negs	r3, r3
 8005478:	e059      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if (ism330dhcx_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	3320      	adds	r3, #32
 800547e:	2101      	movs	r1, #1
 8005480:	0018      	movs	r0, r3
 8005482:	f001 fe71 	bl	8007168 <ism330dhcx_auto_increment_set>
 8005486:	1e03      	subs	r3, r0, #0
 8005488:	d002      	beq.n	8005490 <ISM330DHCX_Init+0x74>
  {
    return ISM330DHCX_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	425b      	negs	r3, r3
 800548e:	e04e      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Enable BDU */
  if (ism330dhcx_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3320      	adds	r3, #32
 8005494:	2101      	movs	r1, #1
 8005496:	0018      	movs	r0, r3
 8005498:	f001 fcf6 	bl	8006e88 <ism330dhcx_block_data_update_set>
 800549c:	1e03      	subs	r3, r0, #0
 800549e:	d002      	beq.n	80054a6 <ISM330DHCX_Init+0x8a>
  {
    return ISM330DHCX_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	425b      	negs	r3, r3
 80054a4:	e043      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* FIFO mode selection */
  if (ism330dhcx_fifo_mode_set(&(pObj->Ctx), ISM330DHCX_BYPASS_MODE) != ISM330DHCX_OK)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	3320      	adds	r3, #32
 80054aa:	2100      	movs	r1, #0
 80054ac:	0018      	movs	r0, r3
 80054ae:	f001 fe8b 	bl	80071c8 <ism330dhcx_fifo_mode_set>
 80054b2:	1e03      	subs	r3, r0, #0
 80054b4:	d002      	beq.n	80054bc <ISM330DHCX_Init+0xa0>
  {
    return ISM330DHCX_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	425b      	negs	r3, r3
 80054ba:	e038      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Select default output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_104Hz;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2233      	movs	r2, #51	@ 0x33
 80054c0:	2104      	movs	r1, #4
 80054c2:	5499      	strb	r1, [r3, r2]

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	3320      	adds	r3, #32
 80054c8:	2100      	movs	r1, #0
 80054ca:	0018      	movs	r0, r3
 80054cc:	f000 ffdb 	bl	8006486 <ism330dhcx_xl_data_rate_set>
 80054d0:	1e03      	subs	r3, r0, #0
 80054d2:	d002      	beq.n	80054da <ISM330DHCX_Init+0xbe>
  {
    return ISM330DHCX_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	425b      	negs	r3, r3
 80054d8:	e029      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Full scale selection. */
  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), ISM330DHCX_2g) != ISM330DHCX_OK)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	3320      	adds	r3, #32
 80054de:	2100      	movs	r1, #0
 80054e0:	0018      	movs	r0, r3
 80054e2:	f000 ff69 	bl	80063b8 <ism330dhcx_xl_full_scale_set>
 80054e6:	1e03      	subs	r3, r0, #0
 80054e8:	d002      	beq.n	80054f0 <ISM330DHCX_Init+0xd4>
  {
    return ISM330DHCX_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	425b      	negs	r3, r3
 80054ee:	e01e      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = ISM330DHCX_GY_ODR_104Hz;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2234      	movs	r2, #52	@ 0x34
 80054f4:	2104      	movs	r1, #4
 80054f6:	5499      	strb	r1, [r3, r2]

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	3320      	adds	r3, #32
 80054fc:	2100      	movs	r1, #0
 80054fe:	0018      	movs	r0, r3
 8005500:	f001 fa7a 	bl	80069f8 <ism330dhcx_gy_data_rate_set>
 8005504:	1e03      	subs	r3, r0, #0
 8005506:	d002      	beq.n	800550e <ISM330DHCX_Init+0xf2>
  {
    return ISM330DHCX_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	425b      	negs	r3, r3
 800550c:	e00f      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  /* Full scale selection. */
  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), ISM330DHCX_2000dps) != ISM330DHCX_OK)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	3320      	adds	r3, #32
 8005512:	210c      	movs	r1, #12
 8005514:	0018      	movs	r0, r3
 8005516:	f001 fa01 	bl	800691c <ism330dhcx_gy_full_scale_set>
 800551a:	1e03      	subs	r3, r0, #0
 800551c:	d002      	beq.n	8005524 <ISM330DHCX_Init+0x108>
  {
    return ISM330DHCX_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	425b      	negs	r3, r3
 8005522:	e004      	b.n	800552e <ISM330DHCX_Init+0x112>
  }

  pObj->is_initialized = 1;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2230      	movs	r2, #48	@ 0x30
 8005528:	2101      	movs	r1, #1
 800552a:	5499      	strb	r1, [r3, r2]

  return ISM330DHCX_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	0018      	movs	r0, r3
 8005530:	46bd      	mov	sp, r7
 8005532:	b002      	add	sp, #8
 8005534:	bd80      	pop	{r7, pc}

08005536 <ISM330DHCX_DeInit>:
  * @brief  Deinitialize the ISM330DHCX sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_DeInit(ISM330DHCX_Object_t *pObj)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b082      	sub	sp, #8
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (ISM330DHCX_ACC_Disable(pObj) != ISM330DHCX_OK)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	0018      	movs	r0, r3
 8005542:	f000 f884 	bl	800564e <ISM330DHCX_ACC_Disable>
 8005546:	1e03      	subs	r3, r0, #0
 8005548:	d002      	beq.n	8005550 <ISM330DHCX_DeInit+0x1a>
  {
    return ISM330DHCX_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	425b      	negs	r3, r3
 800554e:	e015      	b.n	800557c <ISM330DHCX_DeInit+0x46>
  }

  if (ISM330DHCX_GYRO_Disable(pObj) != ISM330DHCX_OK)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	0018      	movs	r0, r3
 8005554:	f000 fa88 	bl	8005a68 <ISM330DHCX_GYRO_Disable>
 8005558:	1e03      	subs	r3, r0, #0
 800555a:	d002      	beq.n	8005562 <ISM330DHCX_DeInit+0x2c>
  {
    return ISM330DHCX_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	425b      	negs	r3, r3
 8005560:	e00c      	b.n	800557c <ISM330DHCX_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_OFF;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2233      	movs	r2, #51	@ 0x33
 8005566:	2100      	movs	r1, #0
 8005568:	5499      	strb	r1, [r3, r2]
  pObj->gyro_odr = ISM330DHCX_GY_ODR_OFF;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2234      	movs	r2, #52	@ 0x34
 800556e:	2100      	movs	r1, #0
 8005570:	5499      	strb	r1, [r3, r2]

  pObj->is_initialized = 0;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2230      	movs	r2, #48	@ 0x30
 8005576:	2100      	movs	r1, #0
 8005578:	5499      	strb	r1, [r3, r2]

  return ISM330DHCX_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	0018      	movs	r0, r3
 800557e:	46bd      	mov	sp, r7
 8005580:	b002      	add	sp, #8
 8005582:	bd80      	pop	{r7, pc}

08005584 <ISM330DHCX_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ReadID(ISM330DHCX_Object_t *pObj, uint8_t *Id)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
  if (ism330dhcx_device_id_get(&(pObj->Ctx), Id) != ISM330DHCX_OK)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	3320      	adds	r3, #32
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	0011      	movs	r1, r2
 8005596:	0018      	movs	r0, r3
 8005598:	f001 fda4 	bl	80070e4 <ism330dhcx_device_id_get>
 800559c:	1e03      	subs	r3, r0, #0
 800559e:	d002      	beq.n	80055a6 <ISM330DHCX_ReadID+0x22>
  {
    return ISM330DHCX_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	425b      	negs	r3, r3
 80055a4:	e000      	b.n	80055a8 <ISM330DHCX_ReadID+0x24>
  }

  return ISM330DHCX_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	0018      	movs	r0, r3
 80055aa:	46bd      	mov	sp, r7
 80055ac:	b002      	add	sp, #8
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <ISM330DHCX_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to ISM330DHCX sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GetCapabilities(ISM330DHCX_Object_t *pObj, ISM330DHCX_Capabilities_t *Capabilities)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2201      	movs	r2, #1
 80055be:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2201      	movs	r2, #1
 80055c4:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	2200      	movs	r2, #0
 80055ca:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	2200      	movs	r2, #0
 80055d0:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 4000;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	22fa      	movs	r2, #250	@ 0xfa
 80055d6:	0112      	lsls	r2, r2, #4
 80055d8:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	2210      	movs	r2, #16
 80055de:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	2200      	movs	r2, #0
 80055e4:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6667.0f;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	4a06      	ldr	r2, [pc, #24]	@ (8005604 <ISM330DHCX_GetCapabilities+0x54>)
 80055ea:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6667.0f;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	4a05      	ldr	r2, [pc, #20]	@ (8005604 <ISM330DHCX_GetCapabilities+0x54>)
 80055f0:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2200      	movs	r2, #0
 80055f6:	619a      	str	r2, [r3, #24]
  return ISM330DHCX_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	0018      	movs	r0, r3
 80055fc:	46bd      	mov	sp, r7
 80055fe:	b002      	add	sp, #8
 8005600:	bd80      	pop	{r7, pc}
 8005602:	46c0      	nop			@ (mov r8, r8)
 8005604:	45d05800 	.word	0x45d05800

08005608 <ISM330DHCX_ACC_Enable>:
  * @brief  Enable the ISM330DHCX accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_Enable(ISM330DHCX_Object_t *pObj)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2231      	movs	r2, #49	@ 0x31
 8005614:	5c9b      	ldrb	r3, [r3, r2]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d101      	bne.n	800561e <ISM330DHCX_ACC_Enable+0x16>
  {
    return ISM330DHCX_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	e013      	b.n	8005646 <ISM330DHCX_ACC_Enable+0x3e>
  }

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != ISM330DHCX_OK)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	3320      	adds	r3, #32
 8005622:	001a      	movs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2133      	movs	r1, #51	@ 0x33
 8005628:	5c5b      	ldrb	r3, [r3, r1]
 800562a:	0019      	movs	r1, r3
 800562c:	0010      	movs	r0, r2
 800562e:	f000 ff2a 	bl	8006486 <ism330dhcx_xl_data_rate_set>
 8005632:	1e03      	subs	r3, r0, #0
 8005634:	d002      	beq.n	800563c <ISM330DHCX_ACC_Enable+0x34>
  {
    return ISM330DHCX_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	425b      	negs	r3, r3
 800563a:	e004      	b.n	8005646 <ISM330DHCX_ACC_Enable+0x3e>
  }

  pObj->acc_is_enabled = 1;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2231      	movs	r2, #49	@ 0x31
 8005640:	2101      	movs	r1, #1
 8005642:	5499      	strb	r1, [r3, r2]

  return ISM330DHCX_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	0018      	movs	r0, r3
 8005648:	46bd      	mov	sp, r7
 800564a:	b002      	add	sp, #8
 800564c:	bd80      	pop	{r7, pc}

0800564e <ISM330DHCX_ACC_Disable>:
  * @brief  Disable the ISM330DHCX accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_Disable(ISM330DHCX_Object_t *pObj)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b082      	sub	sp, #8
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2231      	movs	r2, #49	@ 0x31
 800565a:	5c9b      	ldrb	r3, [r3, r2]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d101      	bne.n	8005664 <ISM330DHCX_ACC_Disable+0x16>
  {
    return ISM330DHCX_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	e01d      	b.n	80056a0 <ISM330DHCX_ACC_Disable+0x52>
  }

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != ISM330DHCX_OK)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	3320      	adds	r3, #32
 8005668:	001a      	movs	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	3333      	adds	r3, #51	@ 0x33
 800566e:	0019      	movs	r1, r3
 8005670:	0010      	movs	r0, r2
 8005672:	f001 f8fd 	bl	8006870 <ism330dhcx_xl_data_rate_get>
 8005676:	1e03      	subs	r3, r0, #0
 8005678:	d002      	beq.n	8005680 <ISM330DHCX_ACC_Disable+0x32>
  {
    return ISM330DHCX_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	425b      	negs	r3, r3
 800567e:	e00f      	b.n	80056a0 <ISM330DHCX_ACC_Disable+0x52>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3320      	adds	r3, #32
 8005684:	2100      	movs	r1, #0
 8005686:	0018      	movs	r0, r3
 8005688:	f000 fefd 	bl	8006486 <ism330dhcx_xl_data_rate_set>
 800568c:	1e03      	subs	r3, r0, #0
 800568e:	d002      	beq.n	8005696 <ISM330DHCX_ACC_Disable+0x48>
  {
    return ISM330DHCX_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	425b      	negs	r3, r3
 8005694:	e004      	b.n	80056a0 <ISM330DHCX_ACC_Disable+0x52>
  }

  pObj->acc_is_enabled = 0;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2231      	movs	r2, #49	@ 0x31
 800569a:	2100      	movs	r1, #0
 800569c:	5499      	strb	r1, [r3, r2]

  return ISM330DHCX_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	0018      	movs	r0, r3
 80056a2:	46bd      	mov	sp, r7
 80056a4:	b002      	add	sp, #8
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <ISM330DHCX_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 80056b2:	2300      	movs	r3, #0
 80056b4:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	3320      	adds	r3, #32
 80056ba:	220b      	movs	r2, #11
 80056bc:	18ba      	adds	r2, r7, r2
 80056be:	0011      	movs	r1, r2
 80056c0:	0018      	movs	r0, r3
 80056c2:	f000 fea9 	bl	8006418 <ism330dhcx_xl_full_scale_get>
 80056c6:	1e03      	subs	r3, r0, #0
 80056c8:	d002      	beq.n	80056d0 <ISM330DHCX_ACC_GetSensitivity+0x28>
  {
    return ISM330DHCX_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	425b      	negs	r3, r3
 80056ce:	e022      	b.n	8005716 <ISM330DHCX_ACC_GetSensitivity+0x6e>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80056d0:	230b      	movs	r3, #11
 80056d2:	18fb      	adds	r3, r7, r3
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	2b03      	cmp	r3, #3
 80056d8:	d010      	beq.n	80056fc <ISM330DHCX_ACC_GetSensitivity+0x54>
 80056da:	dc17      	bgt.n	800570c <ISM330DHCX_ACC_GetSensitivity+0x64>
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d009      	beq.n	80056f4 <ISM330DHCX_ACC_GetSensitivity+0x4c>
 80056e0:	dc14      	bgt.n	800570c <ISM330DHCX_ACC_GetSensitivity+0x64>
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d002      	beq.n	80056ec <ISM330DHCX_ACC_GetSensitivity+0x44>
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d00c      	beq.n	8005704 <ISM330DHCX_ACC_GetSensitivity+0x5c>
 80056ea:	e00f      	b.n	800570c <ISM330DHCX_ACC_GetSensitivity+0x64>
  {
    case ISM330DHCX_2g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_2G;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005720 <ISM330DHCX_ACC_GetSensitivity+0x78>)
 80056f0:	601a      	str	r2, [r3, #0]
      break;
 80056f2:	e00f      	b.n	8005714 <ISM330DHCX_ACC_GetSensitivity+0x6c>

    case ISM330DHCX_4g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_4G;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	4a0b      	ldr	r2, [pc, #44]	@ (8005724 <ISM330DHCX_ACC_GetSensitivity+0x7c>)
 80056f8:	601a      	str	r2, [r3, #0]
      break;
 80056fa:	e00b      	b.n	8005714 <ISM330DHCX_ACC_GetSensitivity+0x6c>

    case ISM330DHCX_8g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_8G;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	4a0a      	ldr	r2, [pc, #40]	@ (8005728 <ISM330DHCX_ACC_GetSensitivity+0x80>)
 8005700:	601a      	str	r2, [r3, #0]
      break;
 8005702:	e007      	b.n	8005714 <ISM330DHCX_ACC_GetSensitivity+0x6c>

    case ISM330DHCX_16g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_16G;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	4a09      	ldr	r2, [pc, #36]	@ (800572c <ISM330DHCX_ACC_GetSensitivity+0x84>)
 8005708:	601a      	str	r2, [r3, #0]
      break;
 800570a:	e003      	b.n	8005714 <ISM330DHCX_ACC_GetSensitivity+0x6c>

    default:
      ret = ISM330DHCX_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	425b      	negs	r3, r3
 8005710:	60fb      	str	r3, [r7, #12]
      break;
 8005712:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8005714:	68fb      	ldr	r3, [r7, #12]
}
 8005716:	0018      	movs	r0, r3
 8005718:	46bd      	mov	sp, r7
 800571a:	b004      	add	sp, #16
 800571c:	bd80      	pop	{r7, pc}
 800571e:	46c0      	nop			@ (mov r8, r8)
 8005720:	3d79db23 	.word	0x3d79db23
 8005724:	3df9db23 	.word	0x3df9db23
 8005728:	3e79db23 	.word	0x3e79db23
 800572c:	3ef9db23 	.word	0x3ef9db23

08005730 <ISM330DHCX_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800573a:	2300      	movs	r3, #0
 800573c:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	3320      	adds	r3, #32
 8005742:	220b      	movs	r2, #11
 8005744:	18ba      	adds	r2, r7, r2
 8005746:	0011      	movs	r1, r2
 8005748:	0018      	movs	r0, r3
 800574a:	f001 f891 	bl	8006870 <ism330dhcx_xl_data_rate_get>
 800574e:	1e03      	subs	r3, r0, #0
 8005750:	d002      	beq.n	8005758 <ISM330DHCX_ACC_GetOutputDataRate+0x28>
  {
    return ISM330DHCX_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	425b      	negs	r3, r3
 8005756:	e03e      	b.n	80057d6 <ISM330DHCX_ACC_GetOutputDataRate+0xa6>
  }

  switch (odr_low_level)
 8005758:	230b      	movs	r3, #11
 800575a:	18fb      	adds	r3, r7, r3
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	2b0b      	cmp	r3, #11
 8005760:	d834      	bhi.n	80057cc <ISM330DHCX_ACC_GetOutputDataRate+0x9c>
 8005762:	009a      	lsls	r2, r3, #2
 8005764:	4b1e      	ldr	r3, [pc, #120]	@ (80057e0 <ISM330DHCX_ACC_GetOutputDataRate+0xb0>)
 8005766:	18d3      	adds	r3, r2, r3
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	469f      	mov	pc, r3
  {
    case ISM330DHCX_XL_ODR_OFF:
      *Odr = 0.0f;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	2200      	movs	r2, #0
 8005770:	601a      	str	r2, [r3, #0]
      break;
 8005772:	e02f      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	4a1b      	ldr	r2, [pc, #108]	@ (80057e4 <ISM330DHCX_ACC_GetOutputDataRate+0xb4>)
 8005778:	601a      	str	r2, [r3, #0]
      break;
 800577a:	e02b      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_26Hz:
      *Odr = 26.0f;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	4a1a      	ldr	r2, [pc, #104]	@ (80057e8 <ISM330DHCX_ACC_GetOutputDataRate+0xb8>)
 8005780:	601a      	str	r2, [r3, #0]
      break;
 8005782:	e027      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_52Hz:
      *Odr = 52.0f;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	4a19      	ldr	r2, [pc, #100]	@ (80057ec <ISM330DHCX_ACC_GetOutputDataRate+0xbc>)
 8005788:	601a      	str	r2, [r3, #0]
      break;
 800578a:	e023      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_104Hz:
      *Odr = 104.0f;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	4a18      	ldr	r2, [pc, #96]	@ (80057f0 <ISM330DHCX_ACC_GetOutputDataRate+0xc0>)
 8005790:	601a      	str	r2, [r3, #0]
      break;
 8005792:	e01f      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_208Hz:
      *Odr = 208.0f;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	4a17      	ldr	r2, [pc, #92]	@ (80057f4 <ISM330DHCX_ACC_GetOutputDataRate+0xc4>)
 8005798:	601a      	str	r2, [r3, #0]
      break;
 800579a:	e01b      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_416Hz:
      *Odr = 416.0f;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	4a16      	ldr	r2, [pc, #88]	@ (80057f8 <ISM330DHCX_ACC_GetOutputDataRate+0xc8>)
 80057a0:	601a      	str	r2, [r3, #0]
      break;
 80057a2:	e017      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_833Hz:
      *Odr = 833.0f;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	4a15      	ldr	r2, [pc, #84]	@ (80057fc <ISM330DHCX_ACC_GetOutputDataRate+0xcc>)
 80057a8:	601a      	str	r2, [r3, #0]
      break;
 80057aa:	e013      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_1666Hz:
      *Odr = 1666.0f;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	4a14      	ldr	r2, [pc, #80]	@ (8005800 <ISM330DHCX_ACC_GetOutputDataRate+0xd0>)
 80057b0:	601a      	str	r2, [r3, #0]
      break;
 80057b2:	e00f      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_3332Hz:
      *Odr = 3332.0f;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	4a13      	ldr	r2, [pc, #76]	@ (8005804 <ISM330DHCX_ACC_GetOutputDataRate+0xd4>)
 80057b8:	601a      	str	r2, [r3, #0]
      break;
 80057ba:	e00b      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	4a12      	ldr	r2, [pc, #72]	@ (8005808 <ISM330DHCX_ACC_GetOutputDataRate+0xd8>)
 80057c0:	601a      	str	r2, [r3, #0]
      break;
 80057c2:	e007      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    case ISM330DHCX_XL_ODR_1Hz6:
      *Odr = 1.6f;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	4a11      	ldr	r2, [pc, #68]	@ (800580c <ISM330DHCX_ACC_GetOutputDataRate+0xdc>)
 80057c8:	601a      	str	r2, [r3, #0]
      break;
 80057ca:	e003      	b.n	80057d4 <ISM330DHCX_ACC_GetOutputDataRate+0xa4>

    default:
      ret = ISM330DHCX_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	425b      	negs	r3, r3
 80057d0:	60fb      	str	r3, [r7, #12]
      break;
 80057d2:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 80057d4:	68fb      	ldr	r3, [r7, #12]
}
 80057d6:	0018      	movs	r0, r3
 80057d8:	46bd      	mov	sp, r7
 80057da:	b004      	add	sp, #16
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	46c0      	nop			@ (mov r8, r8)
 80057e0:	0800f0e8 	.word	0x0800f0e8
 80057e4:	41480000 	.word	0x41480000
 80057e8:	41d00000 	.word	0x41d00000
 80057ec:	42500000 	.word	0x42500000
 80057f0:	42d00000 	.word	0x42d00000
 80057f4:	43500000 	.word	0x43500000
 80057f8:	43d00000 	.word	0x43d00000
 80057fc:	44504000 	.word	0x44504000
 8005800:	44d04000 	.word	0x44d04000
 8005804:	45504000 	.word	0x45504000
 8005808:	45d05800 	.word	0x45d05800
 800580c:	3fcccccd 	.word	0x3fcccccd

08005810 <ISM330DHCX_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2231      	movs	r2, #49	@ 0x31
 800581e:	5c9b      	ldrb	r3, [r3, r2]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d107      	bne.n	8005834 <ISM330DHCX_ACC_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8005824:	683a      	ldr	r2, [r7, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	1c11      	adds	r1, r2, #0
 800582a:	0018      	movs	r0, r3
 800582c:	f000 fb72 	bl	8005f14 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>
 8005830:	0003      	movs	r3, r0
 8005832:	e006      	b.n	8005842 <ISM330DHCX_ACC_SetOutputDataRate+0x32>
  }
  else
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	1c11      	adds	r1, r2, #0
 800583a:	0018      	movs	r0, r3
 800583c:	f000 fbe0 	bl	8006000 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>
 8005840:	0003      	movs	r3, r0
  }
}
 8005842:	0018      	movs	r0, r3
 8005844:	46bd      	mov	sp, r7
 8005846:	b002      	add	sp, #8
 8005848:	bd80      	pop	{r7, pc}

0800584a <ISM330DHCX_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t *FullScale)
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b084      	sub	sp, #16
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8005854:	2300      	movs	r3, #0
 8005856:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	3320      	adds	r3, #32
 800585c:	220b      	movs	r2, #11
 800585e:	18ba      	adds	r2, r7, r2
 8005860:	0011      	movs	r1, r2
 8005862:	0018      	movs	r0, r3
 8005864:	f000 fdd8 	bl	8006418 <ism330dhcx_xl_full_scale_get>
 8005868:	1e03      	subs	r3, r0, #0
 800586a:	d002      	beq.n	8005872 <ISM330DHCX_ACC_GetFullScale+0x28>
  {
    return ISM330DHCX_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	425b      	negs	r3, r3
 8005870:	e022      	b.n	80058b8 <ISM330DHCX_ACC_GetFullScale+0x6e>
  }

  switch (fs_low_level)
 8005872:	230b      	movs	r3, #11
 8005874:	18fb      	adds	r3, r7, r3
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	2b03      	cmp	r3, #3
 800587a:	d010      	beq.n	800589e <ISM330DHCX_ACC_GetFullScale+0x54>
 800587c:	dc17      	bgt.n	80058ae <ISM330DHCX_ACC_GetFullScale+0x64>
 800587e:	2b02      	cmp	r3, #2
 8005880:	d009      	beq.n	8005896 <ISM330DHCX_ACC_GetFullScale+0x4c>
 8005882:	dc14      	bgt.n	80058ae <ISM330DHCX_ACC_GetFullScale+0x64>
 8005884:	2b00      	cmp	r3, #0
 8005886:	d002      	beq.n	800588e <ISM330DHCX_ACC_GetFullScale+0x44>
 8005888:	2b01      	cmp	r3, #1
 800588a:	d00c      	beq.n	80058a6 <ISM330DHCX_ACC_GetFullScale+0x5c>
 800588c:	e00f      	b.n	80058ae <ISM330DHCX_ACC_GetFullScale+0x64>
  {
    case ISM330DHCX_2g:
      *FullScale =  2;
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2202      	movs	r2, #2
 8005892:	601a      	str	r2, [r3, #0]
      break;
 8005894:	e00f      	b.n	80058b6 <ISM330DHCX_ACC_GetFullScale+0x6c>

    case ISM330DHCX_4g:
      *FullScale =  4;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	2204      	movs	r2, #4
 800589a:	601a      	str	r2, [r3, #0]
      break;
 800589c:	e00b      	b.n	80058b6 <ISM330DHCX_ACC_GetFullScale+0x6c>

    case ISM330DHCX_8g:
      *FullScale =  8;
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2208      	movs	r2, #8
 80058a2:	601a      	str	r2, [r3, #0]
      break;
 80058a4:	e007      	b.n	80058b6 <ISM330DHCX_ACC_GetFullScale+0x6c>

    case ISM330DHCX_16g:
      *FullScale = 16;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	2210      	movs	r2, #16
 80058aa:	601a      	str	r2, [r3, #0]
      break;
 80058ac:	e003      	b.n	80058b6 <ISM330DHCX_ACC_GetFullScale+0x6c>

    default:
      ret = ISM330DHCX_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	425b      	negs	r3, r3
 80058b2:	60fb      	str	r3, [r7, #12]
      break;
 80058b4:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 80058b6:	68fb      	ldr	r3, [r7, #12]
}
 80058b8:	0018      	movs	r0, r3
 80058ba:	46bd      	mov	sp, r7
 80058bc:	b004      	add	sp, #16
 80058be:	bd80      	pop	{r7, pc}

080058c0 <ISM330DHCX_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
           : (FullScale <= 4) ? ISM330DHCX_4g
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	dd0b      	ble.n	80058e8 <ISM330DHCX_ACC_SetFullScale+0x28>
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	dd06      	ble.n	80058e4 <ISM330DHCX_ACC_SetFullScale+0x24>
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b08      	cmp	r3, #8
 80058da:	dc01      	bgt.n	80058e0 <ISM330DHCX_ACC_SetFullScale+0x20>
 80058dc:	2303      	movs	r3, #3
 80058de:	e004      	b.n	80058ea <ISM330DHCX_ACC_SetFullScale+0x2a>
 80058e0:	2301      	movs	r3, #1
 80058e2:	e002      	b.n	80058ea <ISM330DHCX_ACC_SetFullScale+0x2a>
 80058e4:	2302      	movs	r3, #2
 80058e6:	e000      	b.n	80058ea <ISM330DHCX_ACC_SetFullScale+0x2a>
 80058e8:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
 80058ea:	210f      	movs	r1, #15
 80058ec:	187a      	adds	r2, r7, r1
 80058ee:	7013      	strb	r3, [r2, #0]
           : (FullScale <= 8) ? ISM330DHCX_8g
           :                    ISM330DHCX_16g;

  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	3320      	adds	r3, #32
 80058f4:	001a      	movs	r2, r3
 80058f6:	187b      	adds	r3, r7, r1
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	0019      	movs	r1, r3
 80058fc:	0010      	movs	r0, r2
 80058fe:	f000 fd5b 	bl	80063b8 <ism330dhcx_xl_full_scale_set>
 8005902:	1e03      	subs	r3, r0, #0
 8005904:	d002      	beq.n	800590c <ISM330DHCX_ACC_SetFullScale+0x4c>
  {
    return ISM330DHCX_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	425b      	negs	r3, r3
 800590a:	e000      	b.n	800590e <ISM330DHCX_ACC_SetFullScale+0x4e>
  }

  return ISM330DHCX_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	0018      	movs	r0, r3
 8005910:	46bd      	mov	sp, r7
 8005912:	b004      	add	sp, #16
 8005914:	bd80      	pop	{r7, pc}

08005916 <ISM330DHCX_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
 800591e:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3320      	adds	r3, #32
 8005924:	2208      	movs	r2, #8
 8005926:	18ba      	adds	r2, r7, r2
 8005928:	0011      	movs	r1, r2
 800592a:	0018      	movs	r0, r3
 800592c:	f001 fb2c 	bl	8006f88 <ism330dhcx_acceleration_raw_get>
 8005930:	1e03      	subs	r3, r0, #0
 8005932:	d002      	beq.n	800593a <ISM330DHCX_ACC_GetAxesRaw+0x24>
  {
    return ISM330DHCX_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	425b      	negs	r3, r3
 8005938:	e010      	b.n	800595c <ISM330DHCX_ACC_GetAxesRaw+0x46>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800593a:	2108      	movs	r1, #8
 800593c:	187b      	adds	r3, r7, r1
 800593e:	2200      	movs	r2, #0
 8005940:	5e9a      	ldrsh	r2, [r3, r2]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8005946:	187b      	adds	r3, r7, r1
 8005948:	2202      	movs	r2, #2
 800594a:	5e9a      	ldrsh	r2, [r3, r2]
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005950:	187b      	adds	r3, r7, r1
 8005952:	2204      	movs	r2, #4
 8005954:	5e9a      	ldrsh	r2, [r3, r2]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	0018      	movs	r0, r3
 800595e:	46bd      	mov	sp, r7
 8005960:	b004      	add	sp, #16
 8005962:	bd80      	pop	{r7, pc}

08005964 <ISM330DHCX_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *Acceleration)
{
 8005964:	b590      	push	{r4, r7, lr}
 8005966:	b087      	sub	sp, #28
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 800596e:	2300      	movs	r3, #0
 8005970:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	3320      	adds	r3, #32
 8005976:	2210      	movs	r2, #16
 8005978:	18ba      	adds	r2, r7, r2
 800597a:	0011      	movs	r1, r2
 800597c:	0018      	movs	r0, r3
 800597e:	f001 fb03 	bl	8006f88 <ism330dhcx_acceleration_raw_get>
 8005982:	1e03      	subs	r3, r0, #0
 8005984:	d002      	beq.n	800598c <ISM330DHCX_ACC_GetAxes+0x28>
  {
    return ISM330DHCX_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	425b      	negs	r3, r3
 800598a:	e046      	b.n	8005a1a <ISM330DHCX_ACC_GetAxes+0xb6>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_ACC_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 800598c:	230c      	movs	r3, #12
 800598e:	18fa      	adds	r2, r7, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	0011      	movs	r1, r2
 8005994:	0018      	movs	r0, r3
 8005996:	f7ff fe87 	bl	80056a8 <ISM330DHCX_ACC_GetSensitivity>
 800599a:	1e03      	subs	r3, r0, #0
 800599c:	d002      	beq.n	80059a4 <ISM330DHCX_ACC_GetAxes+0x40>
  {
    return ISM330DHCX_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	425b      	negs	r3, r3
 80059a2:	e03a      	b.n	8005a1a <ISM330DHCX_ACC_GetAxes+0xb6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80059a4:	2410      	movs	r4, #16
 80059a6:	193b      	adds	r3, r7, r4
 80059a8:	2200      	movs	r2, #0
 80059aa:	5e9b      	ldrsh	r3, [r3, r2]
 80059ac:	0018      	movs	r0, r3
 80059ae:	f7fb fa55 	bl	8000e5c <__aeabi_i2f>
 80059b2:	1c02      	adds	r2, r0, #0
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	1c19      	adds	r1, r3, #0
 80059b8:	1c10      	adds	r0, r2, #0
 80059ba:	f7fa ff4d 	bl	8000858 <__aeabi_fmul>
 80059be:	1c03      	adds	r3, r0, #0
 80059c0:	1c18      	adds	r0, r3, #0
 80059c2:	f7fb fa2b 	bl	8000e1c <__aeabi_f2iz>
 80059c6:	0002      	movs	r2, r0
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80059cc:	193b      	adds	r3, r7, r4
 80059ce:	2202      	movs	r2, #2
 80059d0:	5e9b      	ldrsh	r3, [r3, r2]
 80059d2:	0018      	movs	r0, r3
 80059d4:	f7fb fa42 	bl	8000e5c <__aeabi_i2f>
 80059d8:	1c02      	adds	r2, r0, #0
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	1c19      	adds	r1, r3, #0
 80059de:	1c10      	adds	r0, r2, #0
 80059e0:	f7fa ff3a 	bl	8000858 <__aeabi_fmul>
 80059e4:	1c03      	adds	r3, r0, #0
 80059e6:	1c18      	adds	r0, r3, #0
 80059e8:	f7fb fa18 	bl	8000e1c <__aeabi_f2iz>
 80059ec:	0002      	movs	r2, r0
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80059f2:	193b      	adds	r3, r7, r4
 80059f4:	2204      	movs	r2, #4
 80059f6:	5e9b      	ldrsh	r3, [r3, r2]
 80059f8:	0018      	movs	r0, r3
 80059fa:	f7fb fa2f 	bl	8000e5c <__aeabi_i2f>
 80059fe:	1c02      	adds	r2, r0, #0
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	1c19      	adds	r1, r3, #0
 8005a04:	1c10      	adds	r0, r2, #0
 8005a06:	f7fa ff27 	bl	8000858 <__aeabi_fmul>
 8005a0a:	1c03      	adds	r3, r0, #0
 8005a0c:	1c18      	adds	r0, r3, #0
 8005a0e:	f7fb fa05 	bl	8000e1c <__aeabi_f2iz>
 8005a12:	0002      	movs	r2, r0
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	0018      	movs	r0, r3
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	b007      	add	sp, #28
 8005a20:	bd90      	pop	{r4, r7, pc}

08005a22 <ISM330DHCX_GYRO_Enable>:
  * @brief  Enable the ISM330DHCX gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_Enable(ISM330DHCX_Object_t *pObj)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b082      	sub	sp, #8
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2232      	movs	r2, #50	@ 0x32
 8005a2e:	5c9b      	ldrb	r3, [r3, r2]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d101      	bne.n	8005a38 <ISM330DHCX_GYRO_Enable+0x16>
  {
    return ISM330DHCX_OK;
 8005a34:	2300      	movs	r3, #0
 8005a36:	e013      	b.n	8005a60 <ISM330DHCX_GYRO_Enable+0x3e>
  }

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != ISM330DHCX_OK)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	3320      	adds	r3, #32
 8005a3c:	001a      	movs	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2134      	movs	r1, #52	@ 0x34
 8005a42:	5c5b      	ldrb	r3, [r3, r1]
 8005a44:	0019      	movs	r1, r3
 8005a46:	0010      	movs	r0, r2
 8005a48:	f000 ffd6 	bl	80069f8 <ism330dhcx_gy_data_rate_set>
 8005a4c:	1e03      	subs	r3, r0, #0
 8005a4e:	d002      	beq.n	8005a56 <ISM330DHCX_GYRO_Enable+0x34>
  {
    return ISM330DHCX_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	425b      	negs	r3, r3
 8005a54:	e004      	b.n	8005a60 <ISM330DHCX_GYRO_Enable+0x3e>
  }

  pObj->gyro_is_enabled = 1;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2232      	movs	r2, #50	@ 0x32
 8005a5a:	2101      	movs	r1, #1
 8005a5c:	5499      	strb	r1, [r3, r2]

  return ISM330DHCX_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	0018      	movs	r0, r3
 8005a62:	46bd      	mov	sp, r7
 8005a64:	b002      	add	sp, #8
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <ISM330DHCX_GYRO_Disable>:
  * @brief  Disable the ISM330DHCX gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_Disable(ISM330DHCX_Object_t *pObj)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2232      	movs	r2, #50	@ 0x32
 8005a74:	5c9b      	ldrb	r3, [r3, r2]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <ISM330DHCX_GYRO_Disable+0x16>
  {
    return ISM330DHCX_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	e01d      	b.n	8005aba <ISM330DHCX_GYRO_Disable+0x52>
  }

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != ISM330DHCX_OK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	3320      	adds	r3, #32
 8005a82:	001a      	movs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	3334      	adds	r3, #52	@ 0x34
 8005a88:	0019      	movs	r1, r3
 8005a8a:	0010      	movs	r0, r2
 8005a8c:	f001 f9aa 	bl	8006de4 <ism330dhcx_gy_data_rate_get>
 8005a90:	1e03      	subs	r3, r0, #0
 8005a92:	d002      	beq.n	8005a9a <ISM330DHCX_GYRO_Disable+0x32>
  {
    return ISM330DHCX_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	425b      	negs	r3, r3
 8005a98:	e00f      	b.n	8005aba <ISM330DHCX_GYRO_Disable+0x52>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	3320      	adds	r3, #32
 8005a9e:	2100      	movs	r1, #0
 8005aa0:	0018      	movs	r0, r3
 8005aa2:	f000 ffa9 	bl	80069f8 <ism330dhcx_gy_data_rate_set>
 8005aa6:	1e03      	subs	r3, r0, #0
 8005aa8:	d002      	beq.n	8005ab0 <ISM330DHCX_GYRO_Disable+0x48>
  {
    return ISM330DHCX_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	425b      	negs	r3, r3
 8005aae:	e004      	b.n	8005aba <ISM330DHCX_GYRO_Disable+0x52>
  }

  pObj->gyro_is_enabled = 0;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2232      	movs	r2, #50	@ 0x32
 8005ab4:	2100      	movs	r1, #0
 8005ab6:	5499      	strb	r1, [r3, r2]

  return ISM330DHCX_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	0018      	movs	r0, r3
 8005abc:	46bd      	mov	sp, r7
 8005abe:	b002      	add	sp, #8
 8005ac0:	bd80      	pop	{r7, pc}
	...

08005ac4 <ISM330DHCX_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	3320      	adds	r3, #32
 8005ad6:	220b      	movs	r2, #11
 8005ad8:	18ba      	adds	r2, r7, r2
 8005ada:	0011      	movs	r1, r2
 8005adc:	0018      	movs	r0, r3
 8005ade:	f000 ff4d 	bl	800697c <ism330dhcx_gy_full_scale_get>
 8005ae2:	1e03      	subs	r3, r0, #0
 8005ae4:	d002      	beq.n	8005aec <ISM330DHCX_GYRO_GetSensitivity+0x28>
  {
    return ISM330DHCX_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	425b      	negs	r3, r3
 8005aea:	e026      	b.n	8005b3a <ISM330DHCX_GYRO_GetSensitivity+0x76>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8005aec:	230b      	movs	r3, #11
 8005aee:	18fb      	adds	r3, r7, r3
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	2b0c      	cmp	r3, #12
 8005af4:	d81c      	bhi.n	8005b30 <ISM330DHCX_GYRO_GetSensitivity+0x6c>
 8005af6:	009a      	lsls	r2, r3, #2
 8005af8:	4b12      	ldr	r3, [pc, #72]	@ (8005b44 <ISM330DHCX_GYRO_GetSensitivity+0x80>)
 8005afa:	18d3      	adds	r3, r2, r3
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	469f      	mov	pc, r3
  {
    case ISM330DHCX_125dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_125DPS;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	4a11      	ldr	r2, [pc, #68]	@ (8005b48 <ISM330DHCX_GYRO_GetSensitivity+0x84>)
 8005b04:	601a      	str	r2, [r3, #0]
      break;
 8005b06:	e017      	b.n	8005b38 <ISM330DHCX_GYRO_GetSensitivity+0x74>

    case ISM330DHCX_250dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_250DPS;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	4a10      	ldr	r2, [pc, #64]	@ (8005b4c <ISM330DHCX_GYRO_GetSensitivity+0x88>)
 8005b0c:	601a      	str	r2, [r3, #0]
      break;
 8005b0e:	e013      	b.n	8005b38 <ISM330DHCX_GYRO_GetSensitivity+0x74>

    case ISM330DHCX_500dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_500DPS;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	4a0f      	ldr	r2, [pc, #60]	@ (8005b50 <ISM330DHCX_GYRO_GetSensitivity+0x8c>)
 8005b14:	601a      	str	r2, [r3, #0]
      break;
 8005b16:	e00f      	b.n	8005b38 <ISM330DHCX_GYRO_GetSensitivity+0x74>

    case ISM330DHCX_1000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_1000DPS;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	4a0e      	ldr	r2, [pc, #56]	@ (8005b54 <ISM330DHCX_GYRO_GetSensitivity+0x90>)
 8005b1c:	601a      	str	r2, [r3, #0]
      break;
 8005b1e:	e00b      	b.n	8005b38 <ISM330DHCX_GYRO_GetSensitivity+0x74>

    case ISM330DHCX_2000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_2000DPS;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	4a0d      	ldr	r2, [pc, #52]	@ (8005b58 <ISM330DHCX_GYRO_GetSensitivity+0x94>)
 8005b24:	601a      	str	r2, [r3, #0]
      break;
 8005b26:	e007      	b.n	8005b38 <ISM330DHCX_GYRO_GetSensitivity+0x74>

    case ISM330DHCX_4000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_4000DPS;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b5c <ISM330DHCX_GYRO_GetSensitivity+0x98>)
 8005b2c:	601a      	str	r2, [r3, #0]
      break;
 8005b2e:	e003      	b.n	8005b38 <ISM330DHCX_GYRO_GetSensitivity+0x74>

    default:
      ret = ISM330DHCX_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	425b      	negs	r3, r3
 8005b34:	60fb      	str	r3, [r7, #12]
      break;
 8005b36:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8005b38:	68fb      	ldr	r3, [r7, #12]
}
 8005b3a:	0018      	movs	r0, r3
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	b004      	add	sp, #16
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	46c0      	nop			@ (mov r8, r8)
 8005b44:	0800f118 	.word	0x0800f118
 8005b48:	408c0000 	.word	0x408c0000
 8005b4c:	410c0000 	.word	0x410c0000
 8005b50:	418c0000 	.word	0x418c0000
 8005b54:	420c0000 	.word	0x420c0000
 8005b58:	428c0000 	.word	0x428c0000
 8005b5c:	430c0000 	.word	0x430c0000

08005b60 <ISM330DHCX_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	3320      	adds	r3, #32
 8005b72:	220b      	movs	r2, #11
 8005b74:	18ba      	adds	r2, r7, r2
 8005b76:	0011      	movs	r1, r2
 8005b78:	0018      	movs	r0, r3
 8005b7a:	f001 f933 	bl	8006de4 <ism330dhcx_gy_data_rate_get>
 8005b7e:	1e03      	subs	r3, r0, #0
 8005b80:	d002      	beq.n	8005b88 <ISM330DHCX_GYRO_GetOutputDataRate+0x28>
  {
    return ISM330DHCX_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	425b      	negs	r3, r3
 8005b86:	e03a      	b.n	8005bfe <ISM330DHCX_GYRO_GetOutputDataRate+0x9e>
  }

  switch (odr_low_level)
 8005b88:	230b      	movs	r3, #11
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	2b0a      	cmp	r3, #10
 8005b90:	d830      	bhi.n	8005bf4 <ISM330DHCX_GYRO_GetOutputDataRate+0x94>
 8005b92:	009a      	lsls	r2, r3, #2
 8005b94:	4b1c      	ldr	r3, [pc, #112]	@ (8005c08 <ISM330DHCX_GYRO_GetOutputDataRate+0xa8>)
 8005b96:	18d3      	adds	r3, r2, r3
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	469f      	mov	pc, r3
  {
    case ISM330DHCX_GY_ODR_OFF:
      *Odr = 0.0f;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	601a      	str	r2, [r3, #0]
      break;
 8005ba2:	e02b      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	4a19      	ldr	r2, [pc, #100]	@ (8005c0c <ISM330DHCX_GYRO_GetOutputDataRate+0xac>)
 8005ba8:	601a      	str	r2, [r3, #0]
      break;
 8005baa:	e027      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_26Hz:
      *Odr = 26.0f;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	4a18      	ldr	r2, [pc, #96]	@ (8005c10 <ISM330DHCX_GYRO_GetOutputDataRate+0xb0>)
 8005bb0:	601a      	str	r2, [r3, #0]
      break;
 8005bb2:	e023      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_52Hz:
      *Odr = 52.0f;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	4a17      	ldr	r2, [pc, #92]	@ (8005c14 <ISM330DHCX_GYRO_GetOutputDataRate+0xb4>)
 8005bb8:	601a      	str	r2, [r3, #0]
      break;
 8005bba:	e01f      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_104Hz:
      *Odr = 104.0f;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	4a16      	ldr	r2, [pc, #88]	@ (8005c18 <ISM330DHCX_GYRO_GetOutputDataRate+0xb8>)
 8005bc0:	601a      	str	r2, [r3, #0]
      break;
 8005bc2:	e01b      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_208Hz:
      *Odr = 208.0f;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	4a15      	ldr	r2, [pc, #84]	@ (8005c1c <ISM330DHCX_GYRO_GetOutputDataRate+0xbc>)
 8005bc8:	601a      	str	r2, [r3, #0]
      break;
 8005bca:	e017      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_416Hz:
      *Odr = 416.0f;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	4a14      	ldr	r2, [pc, #80]	@ (8005c20 <ISM330DHCX_GYRO_GetOutputDataRate+0xc0>)
 8005bd0:	601a      	str	r2, [r3, #0]
      break;
 8005bd2:	e013      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_833Hz:
      *Odr = 833.0f;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	4a13      	ldr	r2, [pc, #76]	@ (8005c24 <ISM330DHCX_GYRO_GetOutputDataRate+0xc4>)
 8005bd8:	601a      	str	r2, [r3, #0]
      break;
 8005bda:	e00f      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_1666Hz:
      *Odr =  1666.0f;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	4a12      	ldr	r2, [pc, #72]	@ (8005c28 <ISM330DHCX_GYRO_GetOutputDataRate+0xc8>)
 8005be0:	601a      	str	r2, [r3, #0]
      break;
 8005be2:	e00b      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_3332Hz:
      *Odr =  3332.0f;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	4a11      	ldr	r2, [pc, #68]	@ (8005c2c <ISM330DHCX_GYRO_GetOutputDataRate+0xcc>)
 8005be8:	601a      	str	r2, [r3, #0]
      break;
 8005bea:	e007      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    case ISM330DHCX_GY_ODR_6667Hz:
      *Odr =  6667.0f;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	4a10      	ldr	r2, [pc, #64]	@ (8005c30 <ISM330DHCX_GYRO_GetOutputDataRate+0xd0>)
 8005bf0:	601a      	str	r2, [r3, #0]
      break;
 8005bf2:	e003      	b.n	8005bfc <ISM330DHCX_GYRO_GetOutputDataRate+0x9c>

    default:
      ret = ISM330DHCX_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	425b      	negs	r3, r3
 8005bf8:	60fb      	str	r3, [r7, #12]
      break;
 8005bfa:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
}
 8005bfe:	0018      	movs	r0, r3
 8005c00:	46bd      	mov	sp, r7
 8005c02:	b004      	add	sp, #16
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	46c0      	nop			@ (mov r8, r8)
 8005c08:	0800f14c 	.word	0x0800f14c
 8005c0c:	41480000 	.word	0x41480000
 8005c10:	41d00000 	.word	0x41d00000
 8005c14:	42500000 	.word	0x42500000
 8005c18:	42d00000 	.word	0x42d00000
 8005c1c:	43500000 	.word	0x43500000
 8005c20:	43d00000 	.word	0x43d00000
 8005c24:	44504000 	.word	0x44504000
 8005c28:	44d04000 	.word	0x44d04000
 8005c2c:	45504000 	.word	0x45504000
 8005c30:	45d05800 	.word	0x45d05800

08005c34 <ISM330DHCX_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2232      	movs	r2, #50	@ 0x32
 8005c42:	5c9b      	ldrb	r3, [r3, r2]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d107      	bne.n	8005c58 <ISM330DHCX_GYRO_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8005c48:	683a      	ldr	r2, [r7, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	1c11      	adds	r1, r2, #0
 8005c4e:	0018      	movs	r0, r3
 8005c50:	f000 fa3e 	bl	80060d0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>
 8005c54:	0003      	movs	r3, r0
 8005c56:	e006      	b.n	8005c66 <ISM330DHCX_GYRO_SetOutputDataRate+0x32>
  }
  else
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8005c58:	683a      	ldr	r2, [r7, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	1c11      	adds	r1, r2, #0
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f000 faac 	bl	80061bc <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>
 8005c64:	0003      	movs	r3, r0
  }
}
 8005c66:	0018      	movs	r0, r3
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	b002      	add	sp, #8
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <ISM330DHCX_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t  *FullScale)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	3320      	adds	r3, #32
 8005c82:	220b      	movs	r2, #11
 8005c84:	18ba      	adds	r2, r7, r2
 8005c86:	0011      	movs	r1, r2
 8005c88:	0018      	movs	r0, r3
 8005c8a:	f000 fe77 	bl	800697c <ism330dhcx_gy_full_scale_get>
 8005c8e:	1e03      	subs	r3, r0, #0
 8005c90:	d002      	beq.n	8005c98 <ISM330DHCX_GYRO_GetFullScale+0x28>
  {
    return ISM330DHCX_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	425b      	negs	r3, r3
 8005c96:	e02a      	b.n	8005cee <ISM330DHCX_GYRO_GetFullScale+0x7e>
  }

  switch (fs_low_level)
 8005c98:	230b      	movs	r3, #11
 8005c9a:	18fb      	adds	r3, r7, r3
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	2b0c      	cmp	r3, #12
 8005ca0:	d820      	bhi.n	8005ce4 <ISM330DHCX_GYRO_GetFullScale+0x74>
 8005ca2:	009a      	lsls	r2, r3, #2
 8005ca4:	4b14      	ldr	r3, [pc, #80]	@ (8005cf8 <ISM330DHCX_GYRO_GetFullScale+0x88>)
 8005ca6:	18d3      	adds	r3, r2, r3
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	469f      	mov	pc, r3
  {
    case ISM330DHCX_125dps:
      *FullScale =  125;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	227d      	movs	r2, #125	@ 0x7d
 8005cb0:	601a      	str	r2, [r3, #0]
      break;
 8005cb2:	e01b      	b.n	8005cec <ISM330DHCX_GYRO_GetFullScale+0x7c>

    case ISM330DHCX_250dps:
      *FullScale =  250;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	22fa      	movs	r2, #250	@ 0xfa
 8005cb8:	601a      	str	r2, [r3, #0]
      break;
 8005cba:	e017      	b.n	8005cec <ISM330DHCX_GYRO_GetFullScale+0x7c>

    case ISM330DHCX_500dps:
      *FullScale =  500;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	22fa      	movs	r2, #250	@ 0xfa
 8005cc0:	0052      	lsls	r2, r2, #1
 8005cc2:	601a      	str	r2, [r3, #0]
      break;
 8005cc4:	e012      	b.n	8005cec <ISM330DHCX_GYRO_GetFullScale+0x7c>

    case ISM330DHCX_1000dps:
      *FullScale = 1000;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	22fa      	movs	r2, #250	@ 0xfa
 8005cca:	0092      	lsls	r2, r2, #2
 8005ccc:	601a      	str	r2, [r3, #0]
      break;
 8005cce:	e00d      	b.n	8005cec <ISM330DHCX_GYRO_GetFullScale+0x7c>

    case ISM330DHCX_2000dps:
      *FullScale = 2000;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	22fa      	movs	r2, #250	@ 0xfa
 8005cd4:	00d2      	lsls	r2, r2, #3
 8005cd6:	601a      	str	r2, [r3, #0]
      break;
 8005cd8:	e008      	b.n	8005cec <ISM330DHCX_GYRO_GetFullScale+0x7c>

    case ISM330DHCX_4000dps:
      *FullScale = 4000;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	22fa      	movs	r2, #250	@ 0xfa
 8005cde:	0112      	lsls	r2, r2, #4
 8005ce0:	601a      	str	r2, [r3, #0]
      break;
 8005ce2:	e003      	b.n	8005cec <ISM330DHCX_GYRO_GetFullScale+0x7c>

    default:
      ret = ISM330DHCX_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	425b      	negs	r3, r3
 8005ce8:	60fb      	str	r3, [r7, #12]
      break;
 8005cea:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8005cec:	68fb      	ldr	r3, [r7, #12]
}
 8005cee:	0018      	movs	r0, r3
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	b004      	add	sp, #16
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	46c0      	nop			@ (mov r8, r8)
 8005cf8:	0800f178 	.word	0x0800f178

08005cfc <ISM330DHCX_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
           : (FullScale <= 250)  ? ISM330DHCX_250dps
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	2b7d      	cmp	r3, #125	@ 0x7d
 8005d0a:	dd1b      	ble.n	8005d44 <ISM330DHCX_GYRO_SetFullScale+0x48>
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2bfa      	cmp	r3, #250	@ 0xfa
 8005d10:	dd16      	ble.n	8005d40 <ISM330DHCX_GYRO_SetFullScale+0x44>
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	23fa      	movs	r3, #250	@ 0xfa
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	dd0f      	ble.n	8005d3c <ISM330DHCX_GYRO_SetFullScale+0x40>
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	23fa      	movs	r3, #250	@ 0xfa
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	429a      	cmp	r2, r3
 8005d24:	dd08      	ble.n	8005d38 <ISM330DHCX_GYRO_SetFullScale+0x3c>
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	23fa      	movs	r3, #250	@ 0xfa
 8005d2a:	00db      	lsls	r3, r3, #3
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	dc01      	bgt.n	8005d34 <ISM330DHCX_GYRO_SetFullScale+0x38>
 8005d30:	230c      	movs	r3, #12
 8005d32:	e008      	b.n	8005d46 <ISM330DHCX_GYRO_SetFullScale+0x4a>
 8005d34:	2301      	movs	r3, #1
 8005d36:	e006      	b.n	8005d46 <ISM330DHCX_GYRO_SetFullScale+0x4a>
 8005d38:	2308      	movs	r3, #8
 8005d3a:	e004      	b.n	8005d46 <ISM330DHCX_GYRO_SetFullScale+0x4a>
 8005d3c:	2304      	movs	r3, #4
 8005d3e:	e002      	b.n	8005d46 <ISM330DHCX_GYRO_SetFullScale+0x4a>
 8005d40:	2300      	movs	r3, #0
 8005d42:	e000      	b.n	8005d46 <ISM330DHCX_GYRO_SetFullScale+0x4a>
 8005d44:	2302      	movs	r3, #2
  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
 8005d46:	210f      	movs	r1, #15
 8005d48:	187a      	adds	r2, r7, r1
 8005d4a:	7013      	strb	r3, [r2, #0]
           : (FullScale <= 500)  ? ISM330DHCX_500dps
           : (FullScale <= 1000) ? ISM330DHCX_1000dps
           : (FullScale <= 2000) ? ISM330DHCX_2000dps
           :                       ISM330DHCX_4000dps;

  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3320      	adds	r3, #32
 8005d50:	001a      	movs	r2, r3
 8005d52:	187b      	adds	r3, r7, r1
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	0019      	movs	r1, r3
 8005d58:	0010      	movs	r0, r2
 8005d5a:	f000 fddf 	bl	800691c <ism330dhcx_gy_full_scale_set>
 8005d5e:	1e03      	subs	r3, r0, #0
 8005d60:	d002      	beq.n	8005d68 <ISM330DHCX_GYRO_SetFullScale+0x6c>
  {
    return ISM330DHCX_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	425b      	negs	r3, r3
 8005d66:	e000      	b.n	8005d6a <ISM330DHCX_GYRO_SetFullScale+0x6e>
  }

  return ISM330DHCX_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	0018      	movs	r0, r3
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	b004      	add	sp, #16
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <ISM330DHCX_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b084      	sub	sp, #16
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	3320      	adds	r3, #32
 8005d80:	2208      	movs	r2, #8
 8005d82:	18ba      	adds	r2, r7, r2
 8005d84:	0011      	movs	r1, r2
 8005d86:	0018      	movs	r0, r3
 8005d88:	f001 f8ae 	bl	8006ee8 <ism330dhcx_angular_rate_raw_get>
 8005d8c:	1e03      	subs	r3, r0, #0
 8005d8e:	d002      	beq.n	8005d96 <ISM330DHCX_GYRO_GetAxesRaw+0x24>
  {
    return ISM330DHCX_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	425b      	negs	r3, r3
 8005d94:	e010      	b.n	8005db8 <ISM330DHCX_GYRO_GetAxesRaw+0x46>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8005d96:	2108      	movs	r1, #8
 8005d98:	187b      	adds	r3, r7, r1
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	5e9a      	ldrsh	r2, [r3, r2]
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8005da2:	187b      	adds	r3, r7, r1
 8005da4:	2202      	movs	r2, #2
 8005da6:	5e9a      	ldrsh	r2, [r3, r2]
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005dac:	187b      	adds	r3, r7, r1
 8005dae:	2204      	movs	r2, #4
 8005db0:	5e9a      	ldrsh	r2, [r3, r2]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	0018      	movs	r0, r3
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b004      	add	sp, #16
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <ISM330DHCX_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *AngularRate)
{
 8005dc0:	b590      	push	{r4, r7, lr}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	3320      	adds	r3, #32
 8005dd2:	2210      	movs	r2, #16
 8005dd4:	18ba      	adds	r2, r7, r2
 8005dd6:	0011      	movs	r1, r2
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f001 f885 	bl	8006ee8 <ism330dhcx_angular_rate_raw_get>
 8005dde:	1e03      	subs	r3, r0, #0
 8005de0:	d002      	beq.n	8005de8 <ISM330DHCX_GYRO_GetAxes+0x28>
  {
    return ISM330DHCX_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	425b      	negs	r3, r3
 8005de6:	e046      	b.n	8005e76 <ISM330DHCX_GYRO_GetAxes+0xb6>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_GYRO_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 8005de8:	230c      	movs	r3, #12
 8005dea:	18fa      	adds	r2, r7, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	0011      	movs	r1, r2
 8005df0:	0018      	movs	r0, r3
 8005df2:	f7ff fe67 	bl	8005ac4 <ISM330DHCX_GYRO_GetSensitivity>
 8005df6:	1e03      	subs	r3, r0, #0
 8005df8:	d002      	beq.n	8005e00 <ISM330DHCX_GYRO_GetAxes+0x40>
  {
    return ISM330DHCX_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	425b      	negs	r3, r3
 8005dfe:	e03a      	b.n	8005e76 <ISM330DHCX_GYRO_GetAxes+0xb6>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8005e00:	2410      	movs	r4, #16
 8005e02:	193b      	adds	r3, r7, r4
 8005e04:	2200      	movs	r2, #0
 8005e06:	5e9b      	ldrsh	r3, [r3, r2]
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f7fb f827 	bl	8000e5c <__aeabi_i2f>
 8005e0e:	1c02      	adds	r2, r0, #0
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	1c19      	adds	r1, r3, #0
 8005e14:	1c10      	adds	r0, r2, #0
 8005e16:	f7fa fd1f 	bl	8000858 <__aeabi_fmul>
 8005e1a:	1c03      	adds	r3, r0, #0
 8005e1c:	1c18      	adds	r0, r3, #0
 8005e1e:	f7fa fffd 	bl	8000e1c <__aeabi_f2iz>
 8005e22:	0002      	movs	r2, r0
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8005e28:	193b      	adds	r3, r7, r4
 8005e2a:	2202      	movs	r2, #2
 8005e2c:	5e9b      	ldrsh	r3, [r3, r2]
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f7fb f814 	bl	8000e5c <__aeabi_i2f>
 8005e34:	1c02      	adds	r2, r0, #0
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	1c19      	adds	r1, r3, #0
 8005e3a:	1c10      	adds	r0, r2, #0
 8005e3c:	f7fa fd0c 	bl	8000858 <__aeabi_fmul>
 8005e40:	1c03      	adds	r3, r0, #0
 8005e42:	1c18      	adds	r0, r3, #0
 8005e44:	f7fa ffea 	bl	8000e1c <__aeabi_f2iz>
 8005e48:	0002      	movs	r2, r0
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8005e4e:	193b      	adds	r3, r7, r4
 8005e50:	2204      	movs	r2, #4
 8005e52:	5e9b      	ldrsh	r3, [r3, r2]
 8005e54:	0018      	movs	r0, r3
 8005e56:	f7fb f801 	bl	8000e5c <__aeabi_i2f>
 8005e5a:	1c02      	adds	r2, r0, #0
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	1c19      	adds	r1, r3, #0
 8005e60:	1c10      	adds	r0, r2, #0
 8005e62:	f7fa fcf9 	bl	8000858 <__aeabi_fmul>
 8005e66:	1c03      	adds	r3, r0, #0
 8005e68:	1c18      	adds	r0, r3, #0
 8005e6a:	f7fa ffd7 	bl	8000e1c <__aeabi_f2iz>
 8005e6e:	0002      	movs	r2, r0
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	0018      	movs	r0, r3
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	b007      	add	sp, #28
 8005e7c:	bd90      	pop	{r4, r7, pc}

08005e7e <ISM330DHCX_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Write_Reg(ISM330DHCX_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8005e7e:	b580      	push	{r7, lr}
 8005e80:	b082      	sub	sp, #8
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
 8005e86:	0008      	movs	r0, r1
 8005e88:	0011      	movs	r1, r2
 8005e8a:	1cfb      	adds	r3, r7, #3
 8005e8c:	1c02      	adds	r2, r0, #0
 8005e8e:	701a      	strb	r2, [r3, #0]
 8005e90:	1cbb      	adds	r3, r7, #2
 8005e92:	1c0a      	adds	r2, r1, #0
 8005e94:	701a      	strb	r2, [r3, #0]
  if (ism330dhcx_write_reg(&(pObj->Ctx), Reg, &Data, 1) != ISM330DHCX_OK)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	3320      	adds	r3, #32
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	1cba      	adds	r2, r7, #2
 8005e9e:	1cfb      	adds	r3, r7, #3
 8005ea0:	7819      	ldrb	r1, [r3, #0]
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	f000 fa5f 	bl	8006366 <ism330dhcx_write_reg>
 8005ea8:	1e03      	subs	r3, r0, #0
 8005eaa:	d002      	beq.n	8005eb2 <ISM330DHCX_Write_Reg+0x34>
  {
    return ISM330DHCX_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	425b      	negs	r3, r3
 8005eb0:	e000      	b.n	8005eb4 <ISM330DHCX_Write_Reg+0x36>
  }

  return ISM330DHCX_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	0018      	movs	r0, r3
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	b002      	add	sp, #8
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <ISM330DHCX_Set_Mem_Bank>:
  * @param  Val the value of memory bank in reg FUNC_CFG_ACCESS
  *         0 - ISM330DHCX_USER_BANK, 1 - ISM330DHCX_SENSOR_HUB_BANK, 2 - ISM330DHCX_EMBEDDED_FUNC_BANK
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Set_Mem_Bank(ISM330DHCX_Object_t *pObj, uint8_t Val)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	000a      	movs	r2, r1
 8005ec6:	1cfb      	adds	r3, r7, #3
 8005ec8:	701a      	strb	r2, [r3, #0]
  int32_t ret = ISM330DHCX_OK;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	60fb      	str	r3, [r7, #12]
  ism330dhcx_reg_access_t reg;

  reg = (Val == 1U) ? ISM330DHCX_SENSOR_HUB_BANK
        : (Val == 2U) ? ISM330DHCX_EMBEDDED_FUNC_BANK
 8005ece:	1cfb      	adds	r3, r7, #3
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d007      	beq.n	8005ee6 <ISM330DHCX_Set_Mem_Bank+0x2a>
 8005ed6:	1cfb      	adds	r3, r7, #3
 8005ed8:	781b      	ldrb	r3, [r3, #0]
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d101      	bne.n	8005ee2 <ISM330DHCX_Set_Mem_Bank+0x26>
 8005ede:	2302      	movs	r3, #2
 8005ee0:	e002      	b.n	8005ee8 <ISM330DHCX_Set_Mem_Bank+0x2c>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	e000      	b.n	8005ee8 <ISM330DHCX_Set_Mem_Bank+0x2c>
 8005ee6:	2301      	movs	r3, #1
  reg = (Val == 1U) ? ISM330DHCX_SENSOR_HUB_BANK
 8005ee8:	210b      	movs	r1, #11
 8005eea:	187a      	adds	r2, r7, r1
 8005eec:	7013      	strb	r3, [r2, #0]
        :               ISM330DHCX_USER_BANK;

  if (ism330dhcx_mem_bank_set(&(pObj->Ctx), reg) != ISM330DHCX_OK)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	3320      	adds	r3, #32
 8005ef2:	001a      	movs	r2, r3
 8005ef4:	187b      	adds	r3, r7, r1
 8005ef6:	781b      	ldrb	r3, [r3, #0]
 8005ef8:	0019      	movs	r1, r3
 8005efa:	0010      	movs	r0, r2
 8005efc:	f001 f8c4 	bl	8007088 <ism330dhcx_mem_bank_set>
 8005f00:	1e03      	subs	r3, r0, #0
 8005f02:	d002      	beq.n	8005f0a <ISM330DHCX_Set_Mem_Bank+0x4e>
  {
    ret = ISM330DHCX_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	425b      	negs	r3, r3
 8005f08:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
}
 8005f0c:	0018      	movs	r0, r3
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	b004      	add	sp, #16
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  ism330dhcx_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 8005f1e:	492f      	ldr	r1, [pc, #188]	@ (8005fdc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xc8>)
 8005f20:	6838      	ldr	r0, [r7, #0]
 8005f22:	f7fa fac9 	bl	80004b8 <__aeabi_fcmple>
 8005f26:	1e03      	subs	r3, r0, #0
 8005f28:	d001      	beq.n	8005f2e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x1a>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e040      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f2e:	492c      	ldr	r1, [pc, #176]	@ (8005fe0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xcc>)
 8005f30:	6838      	ldr	r0, [r7, #0]
 8005f32:	f7fa fac1 	bl	80004b8 <__aeabi_fcmple>
 8005f36:	1e03      	subs	r3, r0, #0
 8005f38:	d001      	beq.n	8005f3e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x2a>
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	e038      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f3e:	4929      	ldr	r1, [pc, #164]	@ (8005fe4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd0>)
 8005f40:	6838      	ldr	r0, [r7, #0]
 8005f42:	f7fa fab9 	bl	80004b8 <__aeabi_fcmple>
 8005f46:	1e03      	subs	r3, r0, #0
 8005f48:	d001      	beq.n	8005f4e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x3a>
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e030      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f4e:	4926      	ldr	r1, [pc, #152]	@ (8005fe8 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>)
 8005f50:	6838      	ldr	r0, [r7, #0]
 8005f52:	f7fa fab1 	bl	80004b8 <__aeabi_fcmple>
 8005f56:	1e03      	subs	r3, r0, #0
 8005f58:	d001      	beq.n	8005f5e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x4a>
 8005f5a:	2304      	movs	r3, #4
 8005f5c:	e028      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f5e:	4923      	ldr	r1, [pc, #140]	@ (8005fec <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd8>)
 8005f60:	6838      	ldr	r0, [r7, #0]
 8005f62:	f7fa faa9 	bl	80004b8 <__aeabi_fcmple>
 8005f66:	1e03      	subs	r3, r0, #0
 8005f68:	d001      	beq.n	8005f6e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x5a>
 8005f6a:	2305      	movs	r3, #5
 8005f6c:	e020      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f6e:	4920      	ldr	r1, [pc, #128]	@ (8005ff0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xdc>)
 8005f70:	6838      	ldr	r0, [r7, #0]
 8005f72:	f7fa faa1 	bl	80004b8 <__aeabi_fcmple>
 8005f76:	1e03      	subs	r3, r0, #0
 8005f78:	d001      	beq.n	8005f7e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x6a>
 8005f7a:	2306      	movs	r3, #6
 8005f7c:	e018      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f7e:	491d      	ldr	r1, [pc, #116]	@ (8005ff4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xe0>)
 8005f80:	6838      	ldr	r0, [r7, #0]
 8005f82:	f7fa fa99 	bl	80004b8 <__aeabi_fcmple>
 8005f86:	1e03      	subs	r3, r0, #0
 8005f88:	d001      	beq.n	8005f8e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8005f8a:	2307      	movs	r3, #7
 8005f8c:	e010      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f8e:	491a      	ldr	r1, [pc, #104]	@ (8005ff8 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xe4>)
 8005f90:	6838      	ldr	r0, [r7, #0]
 8005f92:	f7fa fa91 	bl	80004b8 <__aeabi_fcmple>
 8005f96:	1e03      	subs	r3, r0, #0
 8005f98:	d001      	beq.n	8005f9e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x8a>
 8005f9a:	2308      	movs	r3, #8
 8005f9c:	e008      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005f9e:	4917      	ldr	r1, [pc, #92]	@ (8005ffc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xe8>)
 8005fa0:	6838      	ldr	r0, [r7, #0]
 8005fa2:	f7fa fa89 	bl	80004b8 <__aeabi_fcmple>
 8005fa6:	1e03      	subs	r3, r0, #0
 8005fa8:	d001      	beq.n	8005fae <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9a>
 8005faa:	2309      	movs	r3, #9
 8005fac:	e000      	b.n	8005fb0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x9c>
 8005fae:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 8005fb0:	210f      	movs	r1, #15
 8005fb2:	187a      	adds	r2, r7, r1
 8005fb4:	7013      	strb	r3, [r2, #0]
            : (Odr <= 1666.0f) ? ISM330DHCX_XL_ODR_1666Hz
            : (Odr <= 3332.0f) ? ISM330DHCX_XL_ODR_3332Hz
            :                    ISM330DHCX_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	3320      	adds	r3, #32
 8005fba:	001a      	movs	r2, r3
 8005fbc:	187b      	adds	r3, r7, r1
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	0019      	movs	r1, r3
 8005fc2:	0010      	movs	r0, r2
 8005fc4:	f000 fa5f 	bl	8006486 <ism330dhcx_xl_data_rate_set>
 8005fc8:	1e03      	subs	r3, r0, #0
 8005fca:	d002      	beq.n	8005fd2 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xbe>
  {
    return ISM330DHCX_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	425b      	negs	r3, r3
 8005fd0:	e000      	b.n	8005fd4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xc0>
  }

  return ISM330DHCX_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	0018      	movs	r0, r3
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	b004      	add	sp, #16
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	41480000 	.word	0x41480000
 8005fe0:	41d00000 	.word	0x41d00000
 8005fe4:	42500000 	.word	0x42500000
 8005fe8:	42d00000 	.word	0x42d00000
 8005fec:	43500000 	.word	0x43500000
 8005ff0:	43d00000 	.word	0x43d00000
 8005ff4:	44504000 	.word	0x44504000
 8005ff8:	44d04000 	.word	0x44d04000
 8005ffc:	45504000 	.word	0x45504000

08006000 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 800600a:	4928      	ldr	r1, [pc, #160]	@ (80060ac <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xac>)
 800600c:	6838      	ldr	r0, [r7, #0]
 800600e:	f7fa fa53 	bl	80004b8 <__aeabi_fcmple>
 8006012:	1e03      	subs	r3, r0, #0
 8006014:	d001      	beq.n	800601a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x1a>
 8006016:	2301      	movs	r3, #1
 8006018:	e040      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800601a:	4925      	ldr	r1, [pc, #148]	@ (80060b0 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xb0>)
 800601c:	6838      	ldr	r0, [r7, #0]
 800601e:	f7fa fa4b 	bl	80004b8 <__aeabi_fcmple>
 8006022:	1e03      	subs	r3, r0, #0
 8006024:	d001      	beq.n	800602a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x2a>
 8006026:	2302      	movs	r3, #2
 8006028:	e038      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800602a:	4922      	ldr	r1, [pc, #136]	@ (80060b4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xb4>)
 800602c:	6838      	ldr	r0, [r7, #0]
 800602e:	f7fa fa43 	bl	80004b8 <__aeabi_fcmple>
 8006032:	1e03      	subs	r3, r0, #0
 8006034:	d001      	beq.n	800603a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x3a>
 8006036:	2303      	movs	r3, #3
 8006038:	e030      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800603a:	491f      	ldr	r1, [pc, #124]	@ (80060b8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xb8>)
 800603c:	6838      	ldr	r0, [r7, #0]
 800603e:	f7fa fa3b 	bl	80004b8 <__aeabi_fcmple>
 8006042:	1e03      	subs	r3, r0, #0
 8006044:	d001      	beq.n	800604a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x4a>
 8006046:	2304      	movs	r3, #4
 8006048:	e028      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800604a:	491c      	ldr	r1, [pc, #112]	@ (80060bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xbc>)
 800604c:	6838      	ldr	r0, [r7, #0]
 800604e:	f7fa fa33 	bl	80004b8 <__aeabi_fcmple>
 8006052:	1e03      	subs	r3, r0, #0
 8006054:	d001      	beq.n	800605a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x5a>
 8006056:	2305      	movs	r3, #5
 8006058:	e020      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800605a:	4919      	ldr	r1, [pc, #100]	@ (80060c0 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xc0>)
 800605c:	6838      	ldr	r0, [r7, #0]
 800605e:	f7fa fa2b 	bl	80004b8 <__aeabi_fcmple>
 8006062:	1e03      	subs	r3, r0, #0
 8006064:	d001      	beq.n	800606a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x6a>
 8006066:	2306      	movs	r3, #6
 8006068:	e018      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800606a:	4916      	ldr	r1, [pc, #88]	@ (80060c4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xc4>)
 800606c:	6838      	ldr	r0, [r7, #0]
 800606e:	f7fa fa23 	bl	80004b8 <__aeabi_fcmple>
 8006072:	1e03      	subs	r3, r0, #0
 8006074:	d001      	beq.n	800607a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8006076:	2307      	movs	r3, #7
 8006078:	e010      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800607a:	4913      	ldr	r1, [pc, #76]	@ (80060c8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xc8>)
 800607c:	6838      	ldr	r0, [r7, #0]
 800607e:	f7fa fa1b 	bl	80004b8 <__aeabi_fcmple>
 8006082:	1e03      	subs	r3, r0, #0
 8006084:	d001      	beq.n	800608a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x8a>
 8006086:	2308      	movs	r3, #8
 8006088:	e008      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800608a:	4910      	ldr	r1, [pc, #64]	@ (80060cc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xcc>)
 800608c:	6838      	ldr	r0, [r7, #0]
 800608e:	f7fa fa13 	bl	80004b8 <__aeabi_fcmple>
 8006092:	1e03      	subs	r3, r0, #0
 8006094:	d001      	beq.n	800609a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9a>
 8006096:	2309      	movs	r3, #9
 8006098:	e000      	b.n	800609c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x9c>
 800609a:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	2133      	movs	r1, #51	@ 0x33
 80060a0:	5453      	strb	r3, [r2, r1]
                  : (Odr <=  833.0f) ? ISM330DHCX_XL_ODR_833Hz
                  : (Odr <= 1666.0f) ? ISM330DHCX_XL_ODR_1666Hz
                  : (Odr <= 3332.0f) ? ISM330DHCX_XL_ODR_3332Hz
                  :                    ISM330DHCX_XL_ODR_6667Hz;

  return ISM330DHCX_OK;
 80060a2:	2300      	movs	r3, #0
}
 80060a4:	0018      	movs	r0, r3
 80060a6:	46bd      	mov	sp, r7
 80060a8:	b002      	add	sp, #8
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	41480000 	.word	0x41480000
 80060b0:	41d00000 	.word	0x41d00000
 80060b4:	42500000 	.word	0x42500000
 80060b8:	42d00000 	.word	0x42d00000
 80060bc:	43500000 	.word	0x43500000
 80060c0:	43d00000 	.word	0x43d00000
 80060c4:	44504000 	.word	0x44504000
 80060c8:	44d04000 	.word	0x44d04000
 80060cc:	45504000 	.word	0x45504000

080060d0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  ism330dhcx_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 80060da:	492f      	ldr	r1, [pc, #188]	@ (8006198 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xc8>)
 80060dc:	6838      	ldr	r0, [r7, #0]
 80060de:	f7fa f9eb 	bl	80004b8 <__aeabi_fcmple>
 80060e2:	1e03      	subs	r3, r0, #0
 80060e4:	d001      	beq.n	80060ea <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x1a>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e040      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 80060ea:	492c      	ldr	r1, [pc, #176]	@ (800619c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xcc>)
 80060ec:	6838      	ldr	r0, [r7, #0]
 80060ee:	f7fa f9e3 	bl	80004b8 <__aeabi_fcmple>
 80060f2:	1e03      	subs	r3, r0, #0
 80060f4:	d001      	beq.n	80060fa <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x2a>
 80060f6:	2302      	movs	r3, #2
 80060f8:	e038      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 80060fa:	4929      	ldr	r1, [pc, #164]	@ (80061a0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd0>)
 80060fc:	6838      	ldr	r0, [r7, #0]
 80060fe:	f7fa f9db 	bl	80004b8 <__aeabi_fcmple>
 8006102:	1e03      	subs	r3, r0, #0
 8006104:	d001      	beq.n	800610a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x3a>
 8006106:	2303      	movs	r3, #3
 8006108:	e030      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 800610a:	4926      	ldr	r1, [pc, #152]	@ (80061a4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>)
 800610c:	6838      	ldr	r0, [r7, #0]
 800610e:	f7fa f9d3 	bl	80004b8 <__aeabi_fcmple>
 8006112:	1e03      	subs	r3, r0, #0
 8006114:	d001      	beq.n	800611a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x4a>
 8006116:	2304      	movs	r3, #4
 8006118:	e028      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 800611a:	4923      	ldr	r1, [pc, #140]	@ (80061a8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd8>)
 800611c:	6838      	ldr	r0, [r7, #0]
 800611e:	f7fa f9cb 	bl	80004b8 <__aeabi_fcmple>
 8006122:	1e03      	subs	r3, r0, #0
 8006124:	d001      	beq.n	800612a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x5a>
 8006126:	2305      	movs	r3, #5
 8006128:	e020      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 800612a:	4920      	ldr	r1, [pc, #128]	@ (80061ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xdc>)
 800612c:	6838      	ldr	r0, [r7, #0]
 800612e:	f7fa f9c3 	bl	80004b8 <__aeabi_fcmple>
 8006132:	1e03      	subs	r3, r0, #0
 8006134:	d001      	beq.n	800613a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x6a>
 8006136:	2306      	movs	r3, #6
 8006138:	e018      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 800613a:	491d      	ldr	r1, [pc, #116]	@ (80061b0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xe0>)
 800613c:	6838      	ldr	r0, [r7, #0]
 800613e:	f7fa f9bb 	bl	80004b8 <__aeabi_fcmple>
 8006142:	1e03      	subs	r3, r0, #0
 8006144:	d001      	beq.n	800614a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8006146:	2307      	movs	r3, #7
 8006148:	e010      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 800614a:	491a      	ldr	r1, [pc, #104]	@ (80061b4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xe4>)
 800614c:	6838      	ldr	r0, [r7, #0]
 800614e:	f7fa f9b3 	bl	80004b8 <__aeabi_fcmple>
 8006152:	1e03      	subs	r3, r0, #0
 8006154:	d001      	beq.n	800615a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x8a>
 8006156:	2308      	movs	r3, #8
 8006158:	e008      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 800615a:	4917      	ldr	r1, [pc, #92]	@ (80061b8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xe8>)
 800615c:	6838      	ldr	r0, [r7, #0]
 800615e:	f7fa f9ab 	bl	80004b8 <__aeabi_fcmple>
 8006162:	1e03      	subs	r3, r0, #0
 8006164:	d001      	beq.n	800616a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9a>
 8006166:	2309      	movs	r3, #9
 8006168:	e000      	b.n	800616c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 800616a:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 800616c:	210f      	movs	r1, #15
 800616e:	187a      	adds	r2, r7, r1
 8006170:	7013      	strb	r3, [r2, #0]
            : (Odr <= 1666.0f) ? ISM330DHCX_GY_ODR_1666Hz
            : (Odr <= 3332.0f) ? ISM330DHCX_GY_ODR_3332Hz
            :                    ISM330DHCX_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	3320      	adds	r3, #32
 8006176:	001a      	movs	r2, r3
 8006178:	187b      	adds	r3, r7, r1
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	0019      	movs	r1, r3
 800617e:	0010      	movs	r0, r2
 8006180:	f000 fc3a 	bl	80069f8 <ism330dhcx_gy_data_rate_set>
 8006184:	1e03      	subs	r3, r0, #0
 8006186:	d002      	beq.n	800618e <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xbe>
  {
    return ISM330DHCX_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	425b      	negs	r3, r3
 800618c:	e000      	b.n	8006190 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xc0>
  }

  return ISM330DHCX_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	0018      	movs	r0, r3
 8006192:	46bd      	mov	sp, r7
 8006194:	b004      	add	sp, #16
 8006196:	bd80      	pop	{r7, pc}
 8006198:	41480000 	.word	0x41480000
 800619c:	41d00000 	.word	0x41d00000
 80061a0:	42500000 	.word	0x42500000
 80061a4:	42d00000 	.word	0x42d00000
 80061a8:	43500000 	.word	0x43500000
 80061ac:	43d00000 	.word	0x43d00000
 80061b0:	44504000 	.word	0x44504000
 80061b4:	44d04000 	.word	0x44d04000
 80061b8:	45504000 	.word	0x45504000

080061bc <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b082      	sub	sp, #8
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 80061c6:	4928      	ldr	r1, [pc, #160]	@ (8006268 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xac>)
 80061c8:	6838      	ldr	r0, [r7, #0]
 80061ca:	f7fa f975 	bl	80004b8 <__aeabi_fcmple>
 80061ce:	1e03      	subs	r3, r0, #0
 80061d0:	d001      	beq.n	80061d6 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x1a>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e040      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 80061d6:	4925      	ldr	r1, [pc, #148]	@ (800626c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xb0>)
 80061d8:	6838      	ldr	r0, [r7, #0]
 80061da:	f7fa f96d 	bl	80004b8 <__aeabi_fcmple>
 80061de:	1e03      	subs	r3, r0, #0
 80061e0:	d001      	beq.n	80061e6 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x2a>
 80061e2:	2302      	movs	r3, #2
 80061e4:	e038      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 80061e6:	4922      	ldr	r1, [pc, #136]	@ (8006270 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xb4>)
 80061e8:	6838      	ldr	r0, [r7, #0]
 80061ea:	f7fa f965 	bl	80004b8 <__aeabi_fcmple>
 80061ee:	1e03      	subs	r3, r0, #0
 80061f0:	d001      	beq.n	80061f6 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x3a>
 80061f2:	2303      	movs	r3, #3
 80061f4:	e030      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 80061f6:	491f      	ldr	r1, [pc, #124]	@ (8006274 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xb8>)
 80061f8:	6838      	ldr	r0, [r7, #0]
 80061fa:	f7fa f95d 	bl	80004b8 <__aeabi_fcmple>
 80061fe:	1e03      	subs	r3, r0, #0
 8006200:	d001      	beq.n	8006206 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x4a>
 8006202:	2304      	movs	r3, #4
 8006204:	e028      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 8006206:	491c      	ldr	r1, [pc, #112]	@ (8006278 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xbc>)
 8006208:	6838      	ldr	r0, [r7, #0]
 800620a:	f7fa f955 	bl	80004b8 <__aeabi_fcmple>
 800620e:	1e03      	subs	r3, r0, #0
 8006210:	d001      	beq.n	8006216 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x5a>
 8006212:	2305      	movs	r3, #5
 8006214:	e020      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 8006216:	4919      	ldr	r1, [pc, #100]	@ (800627c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xc0>)
 8006218:	6838      	ldr	r0, [r7, #0]
 800621a:	f7fa f94d 	bl	80004b8 <__aeabi_fcmple>
 800621e:	1e03      	subs	r3, r0, #0
 8006220:	d001      	beq.n	8006226 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x6a>
 8006222:	2306      	movs	r3, #6
 8006224:	e018      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 8006226:	4916      	ldr	r1, [pc, #88]	@ (8006280 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xc4>)
 8006228:	6838      	ldr	r0, [r7, #0]
 800622a:	f7fa f945 	bl	80004b8 <__aeabi_fcmple>
 800622e:	1e03      	subs	r3, r0, #0
 8006230:	d001      	beq.n	8006236 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8006232:	2307      	movs	r3, #7
 8006234:	e010      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 8006236:	4913      	ldr	r1, [pc, #76]	@ (8006284 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xc8>)
 8006238:	6838      	ldr	r0, [r7, #0]
 800623a:	f7fa f93d 	bl	80004b8 <__aeabi_fcmple>
 800623e:	1e03      	subs	r3, r0, #0
 8006240:	d001      	beq.n	8006246 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x8a>
 8006242:	2308      	movs	r3, #8
 8006244:	e008      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 8006246:	4910      	ldr	r1, [pc, #64]	@ (8006288 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xcc>)
 8006248:	6838      	ldr	r0, [r7, #0]
 800624a:	f7fa f935 	bl	80004b8 <__aeabi_fcmple>
 800624e:	1e03      	subs	r3, r0, #0
 8006250:	d001      	beq.n	8006256 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9a>
 8006252:	2309      	movs	r3, #9
 8006254:	e000      	b.n	8006258 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 8006256:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	2134      	movs	r1, #52	@ 0x34
 800625c:	5453      	strb	r3, [r2, r1]
                   : (Odr <=  833.0f) ? ISM330DHCX_GY_ODR_833Hz
                   : (Odr <= 1666.0f) ? ISM330DHCX_GY_ODR_1666Hz
                   : (Odr <= 3332.0f) ? ISM330DHCX_GY_ODR_3332Hz
                   :                    ISM330DHCX_GY_ODR_6667Hz;

  return ISM330DHCX_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	0018      	movs	r0, r3
 8006262:	46bd      	mov	sp, r7
 8006264:	b002      	add	sp, #8
 8006266:	bd80      	pop	{r7, pc}
 8006268:	41480000 	.word	0x41480000
 800626c:	41d00000 	.word	0x41d00000
 8006270:	42500000 	.word	0x42500000
 8006274:	42d00000 	.word	0x42d00000
 8006278:	43500000 	.word	0x43500000
 800627c:	43d00000 	.word	0x43d00000
 8006280:	44504000 	.word	0x44504000
 8006284:	44d04000 	.word	0x44d04000
 8006288:	45504000 	.word	0x45504000

0800628c <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800628c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	0008      	movs	r0, r1
 8006296:	607a      	str	r2, [r7, #4]
 8006298:	0019      	movs	r1, r3
 800629a:	250b      	movs	r5, #11
 800629c:	197b      	adds	r3, r7, r5
 800629e:	1c02      	adds	r2, r0, #0
 80062a0:	701a      	strb	r2, [r3, #0]
 80062a2:	2608      	movs	r6, #8
 80062a4:	19bb      	adds	r3, r7, r6
 80062a6:	1c0a      	adds	r2, r1, #0
 80062a8:	801a      	strh	r2, [r3, #0]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	695c      	ldr	r4, [r3, #20]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	7b1b      	ldrb	r3, [r3, #12]
 80062b6:	0018      	movs	r0, r3
 80062b8:	197b      	adds	r3, r7, r5
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	b299      	uxth	r1, r3
 80062be:	19bb      	adds	r3, r7, r6
 80062c0:	881b      	ldrh	r3, [r3, #0]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	47a0      	blx	r4
 80062c6:	0003      	movs	r3, r0
}
 80062c8:	0018      	movs	r0, r3
 80062ca:	46bd      	mov	sp, r7
 80062cc:	b007      	add	sp, #28
 80062ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080062d0 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80062d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062d2:	b087      	sub	sp, #28
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	0008      	movs	r0, r1
 80062da:	607a      	str	r2, [r7, #4]
 80062dc:	0019      	movs	r1, r3
 80062de:	250b      	movs	r5, #11
 80062e0:	197b      	adds	r3, r7, r5
 80062e2:	1c02      	adds	r2, r0, #0
 80062e4:	701a      	strb	r2, [r3, #0]
 80062e6:	2608      	movs	r6, #8
 80062e8:	19bb      	adds	r3, r7, r6
 80062ea:	1c0a      	adds	r2, r1, #0
 80062ec:	801a      	strh	r2, [r3, #0]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	691c      	ldr	r4, [r3, #16]
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	7b1b      	ldrb	r3, [r3, #12]
 80062fa:	0018      	movs	r0, r3
 80062fc:	197b      	adds	r3, r7, r5
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	b299      	uxth	r1, r3
 8006302:	19bb      	adds	r3, r7, r6
 8006304:	881b      	ldrh	r3, [r3, #0]
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	47a0      	blx	r4
 800630a:	0003      	movs	r3, r0
}
 800630c:	0018      	movs	r0, r3
 800630e:	46bd      	mov	sp, r7
 8006310:	b007      	add	sp, #28
 8006312:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006314 <ism330dhcx_read_reg>:
  *
  */
int32_t __weak ism330dhcx_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 8006314:	b5b0      	push	{r4, r5, r7, lr}
 8006316:	b086      	sub	sp, #24
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	0008      	movs	r0, r1
 800631e:	607a      	str	r2, [r7, #4]
 8006320:	0019      	movs	r1, r3
 8006322:	230b      	movs	r3, #11
 8006324:	18fb      	adds	r3, r7, r3
 8006326:	1c02      	adds	r2, r0, #0
 8006328:	701a      	strb	r2, [r3, #0]
 800632a:	2308      	movs	r3, #8
 800632c:	18fb      	adds	r3, r7, r3
 800632e:	1c0a      	adds	r2, r1, #0
 8006330:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d102      	bne.n	800633e <ism330dhcx_read_reg+0x2a>
  {
    return -1;
 8006338:	2301      	movs	r3, #1
 800633a:	425b      	negs	r3, r3
 800633c:	e00f      	b.n	800635e <ism330dhcx_read_reg+0x4a>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	685c      	ldr	r4, [r3, #4]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	68d8      	ldr	r0, [r3, #12]
 8006346:	2308      	movs	r3, #8
 8006348:	18fb      	adds	r3, r7, r3
 800634a:	881d      	ldrh	r5, [r3, #0]
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	230b      	movs	r3, #11
 8006350:	18fb      	adds	r3, r7, r3
 8006352:	7819      	ldrb	r1, [r3, #0]
 8006354:	002b      	movs	r3, r5
 8006356:	47a0      	blx	r4
 8006358:	0003      	movs	r3, r0
 800635a:	617b      	str	r3, [r7, #20]

  return ret;
 800635c:	697b      	ldr	r3, [r7, #20]
}
 800635e:	0018      	movs	r0, r3
 8006360:	46bd      	mov	sp, r7
 8006362:	b006      	add	sp, #24
 8006364:	bdb0      	pop	{r4, r5, r7, pc}

08006366 <ism330dhcx_write_reg>:
  *
  */
int32_t __weak ism330dhcx_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 8006366:	b5b0      	push	{r4, r5, r7, lr}
 8006368:	b086      	sub	sp, #24
 800636a:	af00      	add	r7, sp, #0
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	0008      	movs	r0, r1
 8006370:	607a      	str	r2, [r7, #4]
 8006372:	0019      	movs	r1, r3
 8006374:	230b      	movs	r3, #11
 8006376:	18fb      	adds	r3, r7, r3
 8006378:	1c02      	adds	r2, r0, #0
 800637a:	701a      	strb	r2, [r3, #0]
 800637c:	2308      	movs	r3, #8
 800637e:	18fb      	adds	r3, r7, r3
 8006380:	1c0a      	adds	r2, r1, #0
 8006382:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d102      	bne.n	8006390 <ism330dhcx_write_reg+0x2a>
  {
    return -1;
 800638a:	2301      	movs	r3, #1
 800638c:	425b      	negs	r3, r3
 800638e:	e00f      	b.n	80063b0 <ism330dhcx_write_reg+0x4a>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681c      	ldr	r4, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	68d8      	ldr	r0, [r3, #12]
 8006398:	2308      	movs	r3, #8
 800639a:	18fb      	adds	r3, r7, r3
 800639c:	881d      	ldrh	r5, [r3, #0]
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	230b      	movs	r3, #11
 80063a2:	18fb      	adds	r3, r7, r3
 80063a4:	7819      	ldrb	r1, [r3, #0]
 80063a6:	002b      	movs	r3, r5
 80063a8:	47a0      	blx	r4
 80063aa:	0003      	movs	r3, r0
 80063ac:	617b      	str	r3, [r7, #20]

  return ret;
 80063ae:	697b      	ldr	r3, [r7, #20]
}
 80063b0:	0018      	movs	r0, r3
 80063b2:	46bd      	mov	sp, r7
 80063b4:	b006      	add	sp, #24
 80063b6:	bdb0      	pop	{r4, r5, r7, pc}

080063b8 <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 80063b8:	b590      	push	{r4, r7, lr}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	000a      	movs	r2, r1
 80063c2:	1cfb      	adds	r3, r7, #3
 80063c4:	701a      	strb	r2, [r3, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 80063c6:	2408      	movs	r4, #8
 80063c8:	193a      	adds	r2, r7, r4
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	2301      	movs	r3, #1
 80063ce:	2110      	movs	r1, #16
 80063d0:	f7ff ffa0 	bl	8006314 <ism330dhcx_read_reg>
 80063d4:	0003      	movs	r3, r0
 80063d6:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d117      	bne.n	800640e <ism330dhcx_xl_full_scale_set+0x56>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 80063de:	1cfb      	adds	r3, r7, #3
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	2203      	movs	r2, #3
 80063e4:	4013      	ands	r3, r2
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	193b      	adds	r3, r7, r4
 80063ea:	2103      	movs	r1, #3
 80063ec:	400a      	ands	r2, r1
 80063ee:	0090      	lsls	r0, r2, #2
 80063f0:	781a      	ldrb	r2, [r3, #0]
 80063f2:	210c      	movs	r1, #12
 80063f4:	438a      	bics	r2, r1
 80063f6:	1c11      	adds	r1, r2, #0
 80063f8:	1c02      	adds	r2, r0, #0
 80063fa:	430a      	orrs	r2, r1
 80063fc:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 80063fe:	193a      	adds	r2, r7, r4
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	2301      	movs	r3, #1
 8006404:	2110      	movs	r1, #16
 8006406:	f7ff ffae 	bl	8006366 <ism330dhcx_write_reg>
 800640a:	0003      	movs	r3, r0
 800640c:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800640e:	68fb      	ldr	r3, [r7, #12]
}
 8006410:	0018      	movs	r0, r3
 8006412:	46bd      	mov	sp, r7
 8006414:	b005      	add	sp, #20
 8006416:	bd90      	pop	{r4, r7, pc}

08006418 <ism330dhcx_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t *val)
{
 8006418:	b590      	push	{r4, r7, lr}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8006422:	2408      	movs	r4, #8
 8006424:	193a      	adds	r2, r7, r4
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	2301      	movs	r3, #1
 800642a:	2110      	movs	r1, #16
 800642c:	f7ff ff72 	bl	8006314 <ism330dhcx_read_reg>
 8006430:	0003      	movs	r3, r0
 8006432:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.fs_xl)
 8006434:	193b      	adds	r3, r7, r4
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	071b      	lsls	r3, r3, #28
 800643a:	0f9b      	lsrs	r3, r3, #30
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b03      	cmp	r3, #3
 8006440:	d014      	beq.n	800646c <ism330dhcx_xl_full_scale_get+0x54>
 8006442:	dc17      	bgt.n	8006474 <ism330dhcx_xl_full_scale_get+0x5c>
 8006444:	2b02      	cmp	r3, #2
 8006446:	d00d      	beq.n	8006464 <ism330dhcx_xl_full_scale_get+0x4c>
 8006448:	dc14      	bgt.n	8006474 <ism330dhcx_xl_full_scale_get+0x5c>
 800644a:	2b00      	cmp	r3, #0
 800644c:	d002      	beq.n	8006454 <ism330dhcx_xl_full_scale_get+0x3c>
 800644e:	2b01      	cmp	r3, #1
 8006450:	d004      	beq.n	800645c <ism330dhcx_xl_full_scale_get+0x44>
 8006452:	e00f      	b.n	8006474 <ism330dhcx_xl_full_scale_get+0x5c>
  {
    case ISM330DHCX_2g:
      *val = ISM330DHCX_2g;
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	2200      	movs	r2, #0
 8006458:	701a      	strb	r2, [r3, #0]
      break;
 800645a:	e00f      	b.n	800647c <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_16g:
      *val = ISM330DHCX_16g;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	2201      	movs	r2, #1
 8006460:	701a      	strb	r2, [r3, #0]
      break;
 8006462:	e00b      	b.n	800647c <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_4g:
      *val = ISM330DHCX_4g;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	2202      	movs	r2, #2
 8006468:	701a      	strb	r2, [r3, #0]
      break;
 800646a:	e007      	b.n	800647c <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_8g:
      *val = ISM330DHCX_8g;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2203      	movs	r2, #3
 8006470:	701a      	strb	r2, [r3, #0]
      break;
 8006472:	e003      	b.n	800647c <ism330dhcx_xl_full_scale_get+0x64>

    default:
      *val = ISM330DHCX_2g;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2200      	movs	r2, #0
 8006478:	701a      	strb	r2, [r3, #0]
      break;
 800647a:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800647c:	68fb      	ldr	r3, [r7, #12]
}
 800647e:	0018      	movs	r0, r3
 8006480:	46bd      	mov	sp, r7
 8006482:	b005      	add	sp, #20
 8006484:	bd90      	pop	{r4, r7, pc}

08006486 <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 8006486:	b590      	push	{r4, r7, lr}
 8006488:	b087      	sub	sp, #28
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
 800648e:	000a      	movs	r2, r1
 8006490:	1cfb      	adds	r3, r7, #3
 8006492:	701a      	strb	r2, [r3, #0]
  ism330dhcx_odr_xl_t odr_xl =  val;
 8006494:	2317      	movs	r3, #23
 8006496:	18fb      	adds	r3, r7, r3
 8006498:	1cfa      	adds	r2, r7, #3
 800649a:	7812      	ldrb	r2, [r2, #0]
 800649c:	701a      	strb	r2, [r3, #0]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 800649e:	240c      	movs	r4, #12
 80064a0:	193a      	adds	r2, r7, r4
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	0011      	movs	r1, r2
 80064a6:	0018      	movs	r0, r3
 80064a8:	f000 febe 	bl	8007228 <ism330dhcx_fsm_enable_get>
 80064ac:	0003      	movs	r3, r0
 80064ae:	613b      	str	r3, [r7, #16]

  if (ret == 0)
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d000      	beq.n	80064b8 <ism330dhcx_xl_data_rate_set+0x32>
 80064b6:	e105      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80064b8:	0021      	movs	r1, r4
 80064ba:	187b      	adds	r3, r7, r1
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	07db      	lsls	r3, r3, #31
 80064c0:	0fdb      	lsrs	r3, r3, #31
 80064c2:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80064c4:	187b      	adds	r3, r7, r1
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	079b      	lsls	r3, r3, #30
 80064ca:	0fdb      	lsrs	r3, r3, #31
 80064cc:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80064ce:	4313      	orrs	r3, r2
 80064d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80064d2:	187b      	adds	r3, r7, r1
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	075b      	lsls	r3, r3, #29
 80064d8:	0fdb      	lsrs	r3, r3, #31
 80064da:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80064dc:	4313      	orrs	r3, r2
 80064de:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80064e0:	187b      	adds	r3, r7, r1
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	071b      	lsls	r3, r3, #28
 80064e6:	0fdb      	lsrs	r3, r3, #31
 80064e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80064ea:	4313      	orrs	r3, r2
 80064ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80064ee:	187b      	adds	r3, r7, r1
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	06db      	lsls	r3, r3, #27
 80064f4:	0fdb      	lsrs	r3, r3, #31
 80064f6:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80064f8:	4313      	orrs	r3, r2
 80064fa:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80064fc:	187b      	adds	r3, r7, r1
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	069b      	lsls	r3, r3, #26
 8006502:	0fdb      	lsrs	r3, r3, #31
 8006504:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006506:	4313      	orrs	r3, r2
 8006508:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800650a:	187b      	adds	r3, r7, r1
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	065b      	lsls	r3, r3, #25
 8006510:	0fdb      	lsrs	r3, r3, #31
 8006512:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006514:	4313      	orrs	r3, r2
 8006516:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006518:	187b      	adds	r3, r7, r1
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	061b      	lsls	r3, r3, #24
 800651e:	0fdb      	lsrs	r3, r3, #31
 8006520:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006522:	4313      	orrs	r3, r2
 8006524:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006526:	187b      	adds	r3, r7, r1
 8006528:	785b      	ldrb	r3, [r3, #1]
 800652a:	07db      	lsls	r3, r3, #31
 800652c:	0fdb      	lsrs	r3, r3, #31
 800652e:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006530:	4313      	orrs	r3, r2
 8006532:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006534:	187b      	adds	r3, r7, r1
 8006536:	785b      	ldrb	r3, [r3, #1]
 8006538:	079b      	lsls	r3, r3, #30
 800653a:	0fdb      	lsrs	r3, r3, #31
 800653c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800653e:	4313      	orrs	r3, r2
 8006540:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006542:	187b      	adds	r3, r7, r1
 8006544:	785b      	ldrb	r3, [r3, #1]
 8006546:	075b      	lsls	r3, r3, #29
 8006548:	0fdb      	lsrs	r3, r3, #31
 800654a:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800654c:	4313      	orrs	r3, r2
 800654e:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006550:	187b      	adds	r3, r7, r1
 8006552:	785b      	ldrb	r3, [r3, #1]
 8006554:	071b      	lsls	r3, r3, #28
 8006556:	0fdb      	lsrs	r3, r3, #31
 8006558:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800655a:	4313      	orrs	r3, r2
 800655c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800655e:	187b      	adds	r3, r7, r1
 8006560:	785b      	ldrb	r3, [r3, #1]
 8006562:	06db      	lsls	r3, r3, #27
 8006564:	0fdb      	lsrs	r3, r3, #31
 8006566:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006568:	4313      	orrs	r3, r2
 800656a:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800656c:	187b      	adds	r3, r7, r1
 800656e:	785b      	ldrb	r3, [r3, #1]
 8006570:	069b      	lsls	r3, r3, #26
 8006572:	0fdb      	lsrs	r3, r3, #31
 8006574:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006576:	4313      	orrs	r3, r2
 8006578:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800657a:	187b      	adds	r3, r7, r1
 800657c:	785b      	ldrb	r3, [r3, #1]
 800657e:	065b      	lsls	r3, r3, #25
 8006580:	0fdb      	lsrs	r3, r3, #31
 8006582:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006584:	4313      	orrs	r3, r2
 8006586:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006588:	187b      	adds	r3, r7, r1
 800658a:	785b      	ldrb	r3, [r3, #1]
 800658c:	061b      	lsls	r3, r3, #24
 800658e:	0fdb      	lsrs	r3, r3, #31
 8006590:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006592:	4313      	orrs	r3, r2
 8006594:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006596:	2b01      	cmp	r3, #1
 8006598:	d000      	beq.n	800659c <ism330dhcx_xl_data_rate_set+0x116>
 800659a:	e093      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 800659c:	240b      	movs	r4, #11
 800659e:	193a      	adds	r2, r7, r4
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	0011      	movs	r1, r2
 80065a4:	0018      	movs	r0, r3
 80065a6:	f000 fe71 	bl	800728c <ism330dhcx_fsm_data_rate_get>
 80065aa:	0003      	movs	r3, r0
 80065ac:	613b      	str	r3, [r7, #16]

      if (ret == 0)
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d000      	beq.n	80065b6 <ism330dhcx_xl_data_rate_set+0x130>
 80065b4:	e086      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
      {
        switch (fsm_odr)
 80065b6:	193b      	adds	r3, r7, r4
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	2b03      	cmp	r3, #3
 80065bc:	d052      	beq.n	8006664 <ism330dhcx_xl_data_rate_set+0x1de>
 80065be:	dd00      	ble.n	80065c2 <ism330dhcx_xl_data_rate_set+0x13c>
 80065c0:	e07a      	b.n	80066b8 <ism330dhcx_xl_data_rate_set+0x232>
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	d02d      	beq.n	8006622 <ism330dhcx_xl_data_rate_set+0x19c>
 80065c6:	dd00      	ble.n	80065ca <ism330dhcx_xl_data_rate_set+0x144>
 80065c8:	e076      	b.n	80066b8 <ism330dhcx_xl_data_rate_set+0x232>
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d002      	beq.n	80065d4 <ism330dhcx_xl_data_rate_set+0x14e>
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d00f      	beq.n	80065f2 <ism330dhcx_xl_data_rate_set+0x16c>
 80065d2:	e071      	b.n	80066b8 <ism330dhcx_xl_data_rate_set+0x232>
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80065d4:	1cfb      	adds	r3, r7, #3
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d104      	bne.n	80065e6 <ism330dhcx_xl_data_rate_set+0x160>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 80065dc:	2317      	movs	r3, #23
 80065de:	18fb      	adds	r3, r7, r3
 80065e0:	2201      	movs	r2, #1
 80065e2:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 80065e4:	e06e      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
              odr_xl = val;
 80065e6:	2317      	movs	r3, #23
 80065e8:	18fb      	adds	r3, r7, r3
 80065ea:	1cfa      	adds	r2, r7, #3
 80065ec:	7812      	ldrb	r2, [r2, #0]
 80065ee:	701a      	strb	r2, [r3, #0]
            break;
 80065f0:	e068      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80065f2:	1cfb      	adds	r3, r7, #3
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d104      	bne.n	8006604 <ism330dhcx_xl_data_rate_set+0x17e>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 80065fa:	2317      	movs	r3, #23
 80065fc:	18fb      	adds	r3, r7, r3
 80065fe:	2202      	movs	r2, #2
 8006600:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 8006602:	e05f      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8006604:	1cfb      	adds	r3, r7, #3
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	2b01      	cmp	r3, #1
 800660a:	d104      	bne.n	8006616 <ism330dhcx_xl_data_rate_set+0x190>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800660c:	2317      	movs	r3, #23
 800660e:	18fb      	adds	r3, r7, r3
 8006610:	2202      	movs	r2, #2
 8006612:	701a      	strb	r2, [r3, #0]
            break;
 8006614:	e056      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
              odr_xl = val;
 8006616:	2317      	movs	r3, #23
 8006618:	18fb      	adds	r3, r7, r3
 800661a:	1cfa      	adds	r2, r7, #3
 800661c:	7812      	ldrb	r2, [r2, #0]
 800661e:	701a      	strb	r2, [r3, #0]
            break;
 8006620:	e050      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8006622:	1cfb      	adds	r3, r7, #3
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d104      	bne.n	8006634 <ism330dhcx_xl_data_rate_set+0x1ae>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800662a:	2317      	movs	r3, #23
 800662c:	18fb      	adds	r3, r7, r3
 800662e:	2203      	movs	r2, #3
 8006630:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 8006632:	e047      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8006634:	1cfb      	adds	r3, r7, #3
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d104      	bne.n	8006646 <ism330dhcx_xl_data_rate_set+0x1c0>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800663c:	2317      	movs	r3, #23
 800663e:	18fb      	adds	r3, r7, r3
 8006640:	2203      	movs	r2, #3
 8006642:	701a      	strb	r2, [r3, #0]
            break;
 8006644:	e03e      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8006646:	1cfb      	adds	r3, r7, #3
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	2b02      	cmp	r3, #2
 800664c:	d104      	bne.n	8006658 <ism330dhcx_xl_data_rate_set+0x1d2>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800664e:	2317      	movs	r3, #23
 8006650:	18fb      	adds	r3, r7, r3
 8006652:	2203      	movs	r2, #3
 8006654:	701a      	strb	r2, [r3, #0]
            break;
 8006656:	e035      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
              odr_xl = val;
 8006658:	2317      	movs	r3, #23
 800665a:	18fb      	adds	r3, r7, r3
 800665c:	1cfa      	adds	r2, r7, #3
 800665e:	7812      	ldrb	r2, [r2, #0]
 8006660:	701a      	strb	r2, [r3, #0]
            break;
 8006662:	e02f      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8006664:	1cfb      	adds	r3, r7, #3
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d104      	bne.n	8006676 <ism330dhcx_xl_data_rate_set+0x1f0>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800666c:	2317      	movs	r3, #23
 800666e:	18fb      	adds	r3, r7, r3
 8006670:	2204      	movs	r2, #4
 8006672:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 8006674:	e026      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8006676:	1cfb      	adds	r3, r7, #3
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d104      	bne.n	8006688 <ism330dhcx_xl_data_rate_set+0x202>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800667e:	2317      	movs	r3, #23
 8006680:	18fb      	adds	r3, r7, r3
 8006682:	2204      	movs	r2, #4
 8006684:	701a      	strb	r2, [r3, #0]
            break;
 8006686:	e01d      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8006688:	1cfb      	adds	r3, r7, #3
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	2b02      	cmp	r3, #2
 800668e:	d104      	bne.n	800669a <ism330dhcx_xl_data_rate_set+0x214>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8006690:	2317      	movs	r3, #23
 8006692:	18fb      	adds	r3, r7, r3
 8006694:	2204      	movs	r2, #4
 8006696:	701a      	strb	r2, [r3, #0]
            break;
 8006698:	e014      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 800669a:	1cfb      	adds	r3, r7, #3
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	2b03      	cmp	r3, #3
 80066a0:	d104      	bne.n	80066ac <ism330dhcx_xl_data_rate_set+0x226>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80066a2:	2317      	movs	r3, #23
 80066a4:	18fb      	adds	r3, r7, r3
 80066a6:	2204      	movs	r2, #4
 80066a8:	701a      	strb	r2, [r3, #0]
            break;
 80066aa:	e00b      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>
              odr_xl = val;
 80066ac:	2317      	movs	r3, #23
 80066ae:	18fb      	adds	r3, r7, r3
 80066b0:	1cfa      	adds	r2, r7, #3
 80066b2:	7812      	ldrb	r2, [r2, #0]
 80066b4:	701a      	strb	r2, [r3, #0]
            break;
 80066b6:	e005      	b.n	80066c4 <ism330dhcx_xl_data_rate_set+0x23e>

          default:
            odr_xl = val;
 80066b8:	2317      	movs	r3, #23
 80066ba:	18fb      	adds	r3, r7, r3
 80066bc:	1cfa      	adds	r2, r7, #3
 80066be:	7812      	ldrb	r2, [r2, #0]
 80066c0:	701a      	strb	r2, [r3, #0]
            break;
 80066c2:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 80066c4:	210a      	movs	r1, #10
 80066c6:	187b      	adds	r3, r7, r1
 80066c8:	2200      	movs	r2, #0
 80066ca:	701a      	strb	r2, [r3, #0]

  if (ret == 0)
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d000      	beq.n	80066d4 <ism330dhcx_xl_data_rate_set+0x24e>
 80066d2:	e0a1      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 80066d4:	000c      	movs	r4, r1
 80066d6:	187a      	adds	r2, r7, r1
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	0011      	movs	r1, r2
 80066dc:	0018      	movs	r0, r3
 80066de:	f000 fe21 	bl	8007324 <ism330dhcx_mlc_get>
 80066e2:	0003      	movs	r3, r0
 80066e4:	613b      	str	r3, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 80066e6:	193b      	adds	r3, r7, r4
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d000      	beq.n	80066f0 <ism330dhcx_xl_data_rate_set+0x26a>
 80066ee:	e093      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 80066f0:	2409      	movs	r4, #9
 80066f2:	193a      	adds	r2, r7, r4
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	0011      	movs	r1, r2
 80066f8:	0018      	movs	r0, r3
 80066fa:	f000 fe43 	bl	8007384 <ism330dhcx_mlc_data_rate_get>
 80066fe:	0003      	movs	r3, r0
 8006700:	613b      	str	r3, [r7, #16]

      if (ret == 0)
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d000      	beq.n	800670a <ism330dhcx_xl_data_rate_set+0x284>
 8006708:	e086      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
      {
        switch (mlc_odr)
 800670a:	193b      	adds	r3, r7, r4
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	2b03      	cmp	r3, #3
 8006710:	d052      	beq.n	80067b8 <ism330dhcx_xl_data_rate_set+0x332>
 8006712:	dd00      	ble.n	8006716 <ism330dhcx_xl_data_rate_set+0x290>
 8006714:	e07a      	b.n	800680c <ism330dhcx_xl_data_rate_set+0x386>
 8006716:	2b02      	cmp	r3, #2
 8006718:	d02d      	beq.n	8006776 <ism330dhcx_xl_data_rate_set+0x2f0>
 800671a:	dd00      	ble.n	800671e <ism330dhcx_xl_data_rate_set+0x298>
 800671c:	e076      	b.n	800680c <ism330dhcx_xl_data_rate_set+0x386>
 800671e:	2b00      	cmp	r3, #0
 8006720:	d002      	beq.n	8006728 <ism330dhcx_xl_data_rate_set+0x2a2>
 8006722:	2b01      	cmp	r3, #1
 8006724:	d00f      	beq.n	8006746 <ism330dhcx_xl_data_rate_set+0x2c0>
 8006726:	e071      	b.n	800680c <ism330dhcx_xl_data_rate_set+0x386>
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8006728:	1cfb      	adds	r3, r7, #3
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d104      	bne.n	800673a <ism330dhcx_xl_data_rate_set+0x2b4>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8006730:	2317      	movs	r3, #23
 8006732:	18fb      	adds	r3, r7, r3
 8006734:	2201      	movs	r2, #1
 8006736:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 8006738:	e06e      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
              odr_xl = val;
 800673a:	2317      	movs	r3, #23
 800673c:	18fb      	adds	r3, r7, r3
 800673e:	1cfa      	adds	r2, r7, #3
 8006740:	7812      	ldrb	r2, [r2, #0]
 8006742:	701a      	strb	r2, [r3, #0]
            break;
 8006744:	e068      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8006746:	1cfb      	adds	r3, r7, #3
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d104      	bne.n	8006758 <ism330dhcx_xl_data_rate_set+0x2d2>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800674e:	2317      	movs	r3, #23
 8006750:	18fb      	adds	r3, r7, r3
 8006752:	2202      	movs	r2, #2
 8006754:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 8006756:	e05f      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8006758:	1cfb      	adds	r3, r7, #3
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d104      	bne.n	800676a <ism330dhcx_xl_data_rate_set+0x2e4>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8006760:	2317      	movs	r3, #23
 8006762:	18fb      	adds	r3, r7, r3
 8006764:	2202      	movs	r2, #2
 8006766:	701a      	strb	r2, [r3, #0]
            break;
 8006768:	e056      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
              odr_xl = val;
 800676a:	2317      	movs	r3, #23
 800676c:	18fb      	adds	r3, r7, r3
 800676e:	1cfa      	adds	r2, r7, #3
 8006770:	7812      	ldrb	r2, [r2, #0]
 8006772:	701a      	strb	r2, [r3, #0]
            break;
 8006774:	e050      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8006776:	1cfb      	adds	r3, r7, #3
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d104      	bne.n	8006788 <ism330dhcx_xl_data_rate_set+0x302>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800677e:	2317      	movs	r3, #23
 8006780:	18fb      	adds	r3, r7, r3
 8006782:	2203      	movs	r2, #3
 8006784:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 8006786:	e047      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8006788:	1cfb      	adds	r3, r7, #3
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d104      	bne.n	800679a <ism330dhcx_xl_data_rate_set+0x314>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8006790:	2317      	movs	r3, #23
 8006792:	18fb      	adds	r3, r7, r3
 8006794:	2203      	movs	r2, #3
 8006796:	701a      	strb	r2, [r3, #0]
            break;
 8006798:	e03e      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 800679a:	1cfb      	adds	r3, r7, #3
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d104      	bne.n	80067ac <ism330dhcx_xl_data_rate_set+0x326>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 80067a2:	2317      	movs	r3, #23
 80067a4:	18fb      	adds	r3, r7, r3
 80067a6:	2203      	movs	r2, #3
 80067a8:	701a      	strb	r2, [r3, #0]
            break;
 80067aa:	e035      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
              odr_xl = val;
 80067ac:	2317      	movs	r3, #23
 80067ae:	18fb      	adds	r3, r7, r3
 80067b0:	1cfa      	adds	r2, r7, #3
 80067b2:	7812      	ldrb	r2, [r2, #0]
 80067b4:	701a      	strb	r2, [r3, #0]
            break;
 80067b6:	e02f      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80067b8:	1cfb      	adds	r3, r7, #3
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d104      	bne.n	80067ca <ism330dhcx_xl_data_rate_set+0x344>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80067c0:	2317      	movs	r3, #23
 80067c2:	18fb      	adds	r3, r7, r3
 80067c4:	2204      	movs	r2, #4
 80067c6:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
 80067c8:	e026      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 80067ca:	1cfb      	adds	r3, r7, #3
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d104      	bne.n	80067dc <ism330dhcx_xl_data_rate_set+0x356>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80067d2:	2317      	movs	r3, #23
 80067d4:	18fb      	adds	r3, r7, r3
 80067d6:	2204      	movs	r2, #4
 80067d8:	701a      	strb	r2, [r3, #0]
            break;
 80067da:	e01d      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 80067dc:	1cfb      	adds	r3, r7, #3
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d104      	bne.n	80067ee <ism330dhcx_xl_data_rate_set+0x368>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80067e4:	2317      	movs	r3, #23
 80067e6:	18fb      	adds	r3, r7, r3
 80067e8:	2204      	movs	r2, #4
 80067ea:	701a      	strb	r2, [r3, #0]
            break;
 80067ec:	e014      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 80067ee:	1cfb      	adds	r3, r7, #3
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	2b03      	cmp	r3, #3
 80067f4:	d104      	bne.n	8006800 <ism330dhcx_xl_data_rate_set+0x37a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80067f6:	2317      	movs	r3, #23
 80067f8:	18fb      	adds	r3, r7, r3
 80067fa:	2204      	movs	r2, #4
 80067fc:	701a      	strb	r2, [r3, #0]
            break;
 80067fe:	e00b      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>
              odr_xl = val;
 8006800:	2317      	movs	r3, #23
 8006802:	18fb      	adds	r3, r7, r3
 8006804:	1cfa      	adds	r2, r7, #3
 8006806:	7812      	ldrb	r2, [r2, #0]
 8006808:	701a      	strb	r2, [r3, #0]
            break;
 800680a:	e005      	b.n	8006818 <ism330dhcx_xl_data_rate_set+0x392>

          default:
            odr_xl = val;
 800680c:	2317      	movs	r3, #23
 800680e:	18fb      	adds	r3, r7, r3
 8006810:	1cfa      	adds	r2, r7, #3
 8006812:	7812      	ldrb	r2, [r2, #0]
 8006814:	701a      	strb	r2, [r3, #0]
            break;
 8006816:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  if (ret == 0)
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d108      	bne.n	8006830 <ism330dhcx_xl_data_rate_set+0x3aa>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800681e:	2308      	movs	r3, #8
 8006820:	18fa      	adds	r2, r7, r3
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	2301      	movs	r3, #1
 8006826:	2110      	movs	r1, #16
 8006828:	f7ff fd74 	bl	8006314 <ism330dhcx_read_reg>
 800682c:	0003      	movs	r3, r0
 800682e:	613b      	str	r3, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  if (ret == 0)
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d117      	bne.n	8006866 <ism330dhcx_xl_data_rate_set+0x3e0>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8006836:	2317      	movs	r3, #23
 8006838:	18fb      	adds	r3, r7, r3
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	220f      	movs	r2, #15
 800683e:	4013      	ands	r3, r2
 8006840:	b2da      	uxtb	r2, r3
 8006842:	2408      	movs	r4, #8
 8006844:	193b      	adds	r3, r7, r4
 8006846:	0110      	lsls	r0, r2, #4
 8006848:	781a      	ldrb	r2, [r3, #0]
 800684a:	210f      	movs	r1, #15
 800684c:	400a      	ands	r2, r1
 800684e:	1c11      	adds	r1, r2, #0
 8006850:	1c02      	adds	r2, r0, #0
 8006852:	430a      	orrs	r2, r1
 8006854:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8006856:	193a      	adds	r2, r7, r4
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	2301      	movs	r3, #1
 800685c:	2110      	movs	r1, #16
 800685e:	f7ff fd82 	bl	8006366 <ism330dhcx_write_reg>
 8006862:	0003      	movs	r3, r0
 8006864:	613b      	str	r3, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8006866:	693b      	ldr	r3, [r7, #16]
}
 8006868:	0018      	movs	r0, r3
 800686a:	46bd      	mov	sp, r7
 800686c:	b007      	add	sp, #28
 800686e:	bd90      	pop	{r4, r7, pc}

08006870 <ism330dhcx_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_get(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t *val)
{
 8006870:	b590      	push	{r4, r7, lr}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800687a:	2408      	movs	r4, #8
 800687c:	193a      	adds	r2, r7, r4
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	2301      	movs	r3, #1
 8006882:	2110      	movs	r1, #16
 8006884:	f7ff fd46 	bl	8006314 <ism330dhcx_read_reg>
 8006888:	0003      	movs	r3, r0
 800688a:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.odr_xl)
 800688c:	193b      	adds	r3, r7, r4
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	061b      	lsls	r3, r3, #24
 8006892:	0f1b      	lsrs	r3, r3, #28
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b0b      	cmp	r3, #11
 8006898:	d834      	bhi.n	8006904 <ism330dhcx_xl_data_rate_get+0x94>
 800689a:	009a      	lsls	r2, r3, #2
 800689c:	4b1e      	ldr	r3, [pc, #120]	@ (8006918 <ism330dhcx_xl_data_rate_get+0xa8>)
 800689e:	18d3      	adds	r3, r2, r3
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	469f      	mov	pc, r3
  {
    case ISM330DHCX_XL_ODR_OFF:
      *val = ISM330DHCX_XL_ODR_OFF;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	2200      	movs	r2, #0
 80068a8:	701a      	strb	r2, [r3, #0]
      break;
 80068aa:	e02f      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_12Hz5:
      *val = ISM330DHCX_XL_ODR_12Hz5;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	2201      	movs	r2, #1
 80068b0:	701a      	strb	r2, [r3, #0]
      break;
 80068b2:	e02b      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_26Hz:
      *val = ISM330DHCX_XL_ODR_26Hz;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2202      	movs	r2, #2
 80068b8:	701a      	strb	r2, [r3, #0]
      break;
 80068ba:	e027      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_52Hz:
      *val = ISM330DHCX_XL_ODR_52Hz;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	2203      	movs	r2, #3
 80068c0:	701a      	strb	r2, [r3, #0]
      break;
 80068c2:	e023      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_104Hz:
      *val = ISM330DHCX_XL_ODR_104Hz;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	2204      	movs	r2, #4
 80068c8:	701a      	strb	r2, [r3, #0]
      break;
 80068ca:	e01f      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_208Hz:
      *val = ISM330DHCX_XL_ODR_208Hz;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	2205      	movs	r2, #5
 80068d0:	701a      	strb	r2, [r3, #0]
      break;
 80068d2:	e01b      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_416Hz:
      *val = ISM330DHCX_XL_ODR_416Hz;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	2206      	movs	r2, #6
 80068d8:	701a      	strb	r2, [r3, #0]
      break;
 80068da:	e017      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_833Hz:
      *val = ISM330DHCX_XL_ODR_833Hz;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	2207      	movs	r2, #7
 80068e0:	701a      	strb	r2, [r3, #0]
      break;
 80068e2:	e013      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_1666Hz:
      *val = ISM330DHCX_XL_ODR_1666Hz;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2208      	movs	r2, #8
 80068e8:	701a      	strb	r2, [r3, #0]
      break;
 80068ea:	e00f      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_3332Hz:
      *val = ISM330DHCX_XL_ODR_3332Hz;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2209      	movs	r2, #9
 80068f0:	701a      	strb	r2, [r3, #0]
      break;
 80068f2:	e00b      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_6667Hz:
      *val = ISM330DHCX_XL_ODR_6667Hz;
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	220a      	movs	r2, #10
 80068f8:	701a      	strb	r2, [r3, #0]
      break;
 80068fa:	e007      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    case ISM330DHCX_XL_ODR_1Hz6:
      *val = ISM330DHCX_XL_ODR_1Hz6;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	220b      	movs	r2, #11
 8006900:	701a      	strb	r2, [r3, #0]
      break;
 8006902:	e003      	b.n	800690c <ism330dhcx_xl_data_rate_get+0x9c>

    default:
      *val = ISM330DHCX_XL_ODR_OFF;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	2200      	movs	r2, #0
 8006908:	701a      	strb	r2, [r3, #0]
      break;
 800690a:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800690c:	68fb      	ldr	r3, [r7, #12]
}
 800690e:	0018      	movs	r0, r3
 8006910:	46bd      	mov	sp, r7
 8006912:	b005      	add	sp, #20
 8006914:	bd90      	pop	{r4, r7, pc}
 8006916:	46c0      	nop			@ (mov r8, r8)
 8006918:	0800f1ac 	.word	0x0800f1ac

0800691c <ism330dhcx_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t val)
{
 800691c:	b590      	push	{r4, r7, lr}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	000a      	movs	r2, r1
 8006926:	1cfb      	adds	r3, r7, #3
 8006928:	701a      	strb	r2, [r3, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 800692a:	2408      	movs	r4, #8
 800692c:	193a      	adds	r2, r7, r4
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	2301      	movs	r3, #1
 8006932:	2111      	movs	r1, #17
 8006934:	f7ff fcee 	bl	8006314 <ism330dhcx_read_reg>
 8006938:	0003      	movs	r3, r0
 800693a:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  if (ret == 0)
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d117      	bne.n	8006972 <ism330dhcx_gy_full_scale_set+0x56>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8006942:	1cfb      	adds	r3, r7, #3
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	220f      	movs	r2, #15
 8006948:	4013      	ands	r3, r2
 800694a:	b2da      	uxtb	r2, r3
 800694c:	193b      	adds	r3, r7, r4
 800694e:	210f      	movs	r1, #15
 8006950:	400a      	ands	r2, r1
 8006952:	0010      	movs	r0, r2
 8006954:	781a      	ldrb	r2, [r3, #0]
 8006956:	210f      	movs	r1, #15
 8006958:	438a      	bics	r2, r1
 800695a:	1c11      	adds	r1, r2, #0
 800695c:	1c02      	adds	r2, r0, #0
 800695e:	430a      	orrs	r2, r1
 8006960:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 8006962:	193a      	adds	r2, r7, r4
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	2301      	movs	r3, #1
 8006968:	2111      	movs	r1, #17
 800696a:	f7ff fcfc 	bl	8006366 <ism330dhcx_write_reg>
 800696e:	0003      	movs	r3, r0
 8006970:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 8006972:	68fb      	ldr	r3, [r7, #12]
}
 8006974:	0018      	movs	r0, r3
 8006976:	46bd      	mov	sp, r7
 8006978:	b005      	add	sp, #20
 800697a:	bd90      	pop	{r4, r7, pc}

0800697c <ism330dhcx_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t *val)
{
 800697c:	b590      	push	{r4, r7, lr}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8006986:	2408      	movs	r4, #8
 8006988:	193a      	adds	r2, r7, r4
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	2301      	movs	r3, #1
 800698e:	2111      	movs	r1, #17
 8006990:	f7ff fcc0 	bl	8006314 <ism330dhcx_read_reg>
 8006994:	0003      	movs	r3, r0
 8006996:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.fs_g)
 8006998:	193b      	adds	r3, r7, r4
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	071b      	lsls	r3, r3, #28
 800699e:	0f1b      	lsrs	r3, r3, #28
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b0c      	cmp	r3, #12
 80069a4:	d81c      	bhi.n	80069e0 <ism330dhcx_gy_full_scale_get+0x64>
 80069a6:	009a      	lsls	r2, r3, #2
 80069a8:	4b12      	ldr	r3, [pc, #72]	@ (80069f4 <ism330dhcx_gy_full_scale_get+0x78>)
 80069aa:	18d3      	adds	r3, r2, r3
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	469f      	mov	pc, r3
  {
    case ISM330DHCX_125dps:
      *val = ISM330DHCX_125dps;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	2202      	movs	r2, #2
 80069b4:	701a      	strb	r2, [r3, #0]
      break;
 80069b6:	e017      	b.n	80069e8 <ism330dhcx_gy_full_scale_get+0x6c>

    case ISM330DHCX_250dps:
      *val = ISM330DHCX_250dps;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	2200      	movs	r2, #0
 80069bc:	701a      	strb	r2, [r3, #0]
      break;
 80069be:	e013      	b.n	80069e8 <ism330dhcx_gy_full_scale_get+0x6c>

    case ISM330DHCX_500dps:
      *val = ISM330DHCX_500dps;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	2204      	movs	r2, #4
 80069c4:	701a      	strb	r2, [r3, #0]
      break;
 80069c6:	e00f      	b.n	80069e8 <ism330dhcx_gy_full_scale_get+0x6c>

    case ISM330DHCX_1000dps:
      *val = ISM330DHCX_1000dps;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	2208      	movs	r2, #8
 80069cc:	701a      	strb	r2, [r3, #0]
      break;
 80069ce:	e00b      	b.n	80069e8 <ism330dhcx_gy_full_scale_get+0x6c>

    case ISM330DHCX_2000dps:
      *val = ISM330DHCX_2000dps;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	220c      	movs	r2, #12
 80069d4:	701a      	strb	r2, [r3, #0]
      break;
 80069d6:	e007      	b.n	80069e8 <ism330dhcx_gy_full_scale_get+0x6c>

    case ISM330DHCX_4000dps:
      *val = ISM330DHCX_4000dps;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	2201      	movs	r2, #1
 80069dc:	701a      	strb	r2, [r3, #0]
      break;
 80069de:	e003      	b.n	80069e8 <ism330dhcx_gy_full_scale_get+0x6c>

    default:
      *val = ISM330DHCX_125dps;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	2202      	movs	r2, #2
 80069e4:	701a      	strb	r2, [r3, #0]
      break;
 80069e6:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 80069e8:	68fb      	ldr	r3, [r7, #12]
}
 80069ea:	0018      	movs	r0, r3
 80069ec:	46bd      	mov	sp, r7
 80069ee:	b005      	add	sp, #20
 80069f0:	bd90      	pop	{r4, r7, pc}
 80069f2:	46c0      	nop			@ (mov r8, r8)
 80069f4:	0800f1dc 	.word	0x0800f1dc

080069f8 <ism330dhcx_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t val)
{
 80069f8:	b590      	push	{r4, r7, lr}
 80069fa:	b087      	sub	sp, #28
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	000a      	movs	r2, r1
 8006a02:	1cfb      	adds	r3, r7, #3
 8006a04:	701a      	strb	r2, [r3, #0]
  ism330dhcx_odr_g_t odr_gy =  val;
 8006a06:	2317      	movs	r3, #23
 8006a08:	18fb      	adds	r3, r7, r3
 8006a0a:	1cfa      	adds	r2, r7, #3
 8006a0c:	7812      	ldrb	r2, [r2, #0]
 8006a0e:	701a      	strb	r2, [r3, #0]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 8006a10:	240c      	movs	r4, #12
 8006a12:	193a      	adds	r2, r7, r4
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	0011      	movs	r1, r2
 8006a18:	0018      	movs	r0, r3
 8006a1a:	f000 fc05 	bl	8007228 <ism330dhcx_fsm_enable_get>
 8006a1e:	0003      	movs	r3, r0
 8006a20:	613b      	str	r3, [r7, #16]

  if (ret == 0)
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d000      	beq.n	8006a2a <ism330dhcx_gy_data_rate_set+0x32>
 8006a28:	e105      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006a2a:	0021      	movs	r1, r4
 8006a2c:	187b      	adds	r3, r7, r1
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	07db      	lsls	r3, r3, #31
 8006a32:	0fdb      	lsrs	r3, r3, #31
 8006a34:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006a36:	187b      	adds	r3, r7, r1
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	079b      	lsls	r3, r3, #30
 8006a3c:	0fdb      	lsrs	r3, r3, #31
 8006a3e:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006a40:	4313      	orrs	r3, r2
 8006a42:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006a44:	187b      	adds	r3, r7, r1
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	075b      	lsls	r3, r3, #29
 8006a4a:	0fdb      	lsrs	r3, r3, #31
 8006a4c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006a52:	187b      	adds	r3, r7, r1
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	071b      	lsls	r3, r3, #28
 8006a58:	0fdb      	lsrs	r3, r3, #31
 8006a5a:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006a60:	187b      	adds	r3, r7, r1
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	06db      	lsls	r3, r3, #27
 8006a66:	0fdb      	lsrs	r3, r3, #31
 8006a68:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006a6e:	187b      	adds	r3, r7, r1
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	069b      	lsls	r3, r3, #26
 8006a74:	0fdb      	lsrs	r3, r3, #31
 8006a76:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006a7c:	187b      	adds	r3, r7, r1
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	065b      	lsls	r3, r3, #25
 8006a82:	0fdb      	lsrs	r3, r3, #31
 8006a84:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006a86:	4313      	orrs	r3, r2
 8006a88:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006a8a:	187b      	adds	r3, r7, r1
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	061b      	lsls	r3, r3, #24
 8006a90:	0fdb      	lsrs	r3, r3, #31
 8006a92:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006a94:	4313      	orrs	r3, r2
 8006a96:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006a98:	187b      	adds	r3, r7, r1
 8006a9a:	785b      	ldrb	r3, [r3, #1]
 8006a9c:	07db      	lsls	r3, r3, #31
 8006a9e:	0fdb      	lsrs	r3, r3, #31
 8006aa0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006aa6:	187b      	adds	r3, r7, r1
 8006aa8:	785b      	ldrb	r3, [r3, #1]
 8006aaa:	079b      	lsls	r3, r3, #30
 8006aac:	0fdb      	lsrs	r3, r3, #31
 8006aae:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006ab4:	187b      	adds	r3, r7, r1
 8006ab6:	785b      	ldrb	r3, [r3, #1]
 8006ab8:	075b      	lsls	r3, r3, #29
 8006aba:	0fdb      	lsrs	r3, r3, #31
 8006abc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006ac2:	187b      	adds	r3, r7, r1
 8006ac4:	785b      	ldrb	r3, [r3, #1]
 8006ac6:	071b      	lsls	r3, r3, #28
 8006ac8:	0fdb      	lsrs	r3, r3, #31
 8006aca:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006acc:	4313      	orrs	r3, r2
 8006ace:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006ad0:	187b      	adds	r3, r7, r1
 8006ad2:	785b      	ldrb	r3, [r3, #1]
 8006ad4:	06db      	lsls	r3, r3, #27
 8006ad6:	0fdb      	lsrs	r3, r3, #31
 8006ad8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006ada:	4313      	orrs	r3, r2
 8006adc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006ade:	187b      	adds	r3, r7, r1
 8006ae0:	785b      	ldrb	r3, [r3, #1]
 8006ae2:	069b      	lsls	r3, r3, #26
 8006ae4:	0fdb      	lsrs	r3, r3, #31
 8006ae6:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006aec:	187b      	adds	r3, r7, r1
 8006aee:	785b      	ldrb	r3, [r3, #1]
 8006af0:	065b      	lsls	r3, r3, #25
 8006af2:	0fdb      	lsrs	r3, r3, #31
 8006af4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006af6:	4313      	orrs	r3, r2
 8006af8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006afa:	187b      	adds	r3, r7, r1
 8006afc:	785b      	ldrb	r3, [r3, #1]
 8006afe:	061b      	lsls	r3, r3, #24
 8006b00:	0fdb      	lsrs	r3, r3, #31
 8006b02:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006b04:	4313      	orrs	r3, r2
 8006b06:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d000      	beq.n	8006b0e <ism330dhcx_gy_data_rate_set+0x116>
 8006b0c:	e093      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 8006b0e:	240b      	movs	r4, #11
 8006b10:	193a      	adds	r2, r7, r4
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	0011      	movs	r1, r2
 8006b16:	0018      	movs	r0, r3
 8006b18:	f000 fbb8 	bl	800728c <ism330dhcx_fsm_data_rate_get>
 8006b1c:	0003      	movs	r3, r0
 8006b1e:	613b      	str	r3, [r7, #16]

      if (ret == 0)
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d000      	beq.n	8006b28 <ism330dhcx_gy_data_rate_set+0x130>
 8006b26:	e086      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
      {
        switch (fsm_odr)
 8006b28:	193b      	adds	r3, r7, r4
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	2b03      	cmp	r3, #3
 8006b2e:	d052      	beq.n	8006bd6 <ism330dhcx_gy_data_rate_set+0x1de>
 8006b30:	dd00      	ble.n	8006b34 <ism330dhcx_gy_data_rate_set+0x13c>
 8006b32:	e07a      	b.n	8006c2a <ism330dhcx_gy_data_rate_set+0x232>
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d02d      	beq.n	8006b94 <ism330dhcx_gy_data_rate_set+0x19c>
 8006b38:	dd00      	ble.n	8006b3c <ism330dhcx_gy_data_rate_set+0x144>
 8006b3a:	e076      	b.n	8006c2a <ism330dhcx_gy_data_rate_set+0x232>
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d002      	beq.n	8006b46 <ism330dhcx_gy_data_rate_set+0x14e>
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d00f      	beq.n	8006b64 <ism330dhcx_gy_data_rate_set+0x16c>
 8006b44:	e071      	b.n	8006c2a <ism330dhcx_gy_data_rate_set+0x232>
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006b46:	1cfb      	adds	r3, r7, #3
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d104      	bne.n	8006b58 <ism330dhcx_gy_data_rate_set+0x160>
            {
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 8006b4e:	2317      	movs	r3, #23
 8006b50:	18fb      	adds	r3, r7, r3
 8006b52:	2201      	movs	r2, #1
 8006b54:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006b56:	e06e      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
              odr_gy = val;
 8006b58:	2317      	movs	r3, #23
 8006b5a:	18fb      	adds	r3, r7, r3
 8006b5c:	1cfa      	adds	r2, r7, #3
 8006b5e:	7812      	ldrb	r2, [r2, #0]
 8006b60:	701a      	strb	r2, [r3, #0]
            break;
 8006b62:	e068      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006b64:	1cfb      	adds	r3, r7, #3
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d104      	bne.n	8006b76 <ism330dhcx_gy_data_rate_set+0x17e>
            {
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8006b6c:	2317      	movs	r3, #23
 8006b6e:	18fb      	adds	r3, r7, r3
 8006b70:	2202      	movs	r2, #2
 8006b72:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006b74:	e05f      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8006b76:	1cfb      	adds	r3, r7, #3
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d104      	bne.n	8006b88 <ism330dhcx_gy_data_rate_set+0x190>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8006b7e:	2317      	movs	r3, #23
 8006b80:	18fb      	adds	r3, r7, r3
 8006b82:	2202      	movs	r2, #2
 8006b84:	701a      	strb	r2, [r3, #0]
            break;
 8006b86:	e056      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
              odr_gy = val;
 8006b88:	2317      	movs	r3, #23
 8006b8a:	18fb      	adds	r3, r7, r3
 8006b8c:	1cfa      	adds	r2, r7, #3
 8006b8e:	7812      	ldrb	r2, [r2, #0]
 8006b90:	701a      	strb	r2, [r3, #0]
            break;
 8006b92:	e050      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006b94:	1cfb      	adds	r3, r7, #3
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d104      	bne.n	8006ba6 <ism330dhcx_gy_data_rate_set+0x1ae>
            {
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8006b9c:	2317      	movs	r3, #23
 8006b9e:	18fb      	adds	r3, r7, r3
 8006ba0:	2203      	movs	r2, #3
 8006ba2:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006ba4:	e047      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8006ba6:	1cfb      	adds	r3, r7, #3
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d104      	bne.n	8006bb8 <ism330dhcx_gy_data_rate_set+0x1c0>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8006bae:	2317      	movs	r3, #23
 8006bb0:	18fb      	adds	r3, r7, r3
 8006bb2:	2203      	movs	r2, #3
 8006bb4:	701a      	strb	r2, [r3, #0]
            break;
 8006bb6:	e03e      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 8006bb8:	1cfb      	adds	r3, r7, #3
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d104      	bne.n	8006bca <ism330dhcx_gy_data_rate_set+0x1d2>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8006bc0:	2317      	movs	r3, #23
 8006bc2:	18fb      	adds	r3, r7, r3
 8006bc4:	2203      	movs	r2, #3
 8006bc6:	701a      	strb	r2, [r3, #0]
            break;
 8006bc8:	e035      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
              odr_gy = val;
 8006bca:	2317      	movs	r3, #23
 8006bcc:	18fb      	adds	r3, r7, r3
 8006bce:	1cfa      	adds	r2, r7, #3
 8006bd0:	7812      	ldrb	r2, [r2, #0]
 8006bd2:	701a      	strb	r2, [r3, #0]
            break;
 8006bd4:	e02f      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006bd6:	1cfb      	adds	r3, r7, #3
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d104      	bne.n	8006be8 <ism330dhcx_gy_data_rate_set+0x1f0>
            {
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006bde:	2317      	movs	r3, #23
 8006be0:	18fb      	adds	r3, r7, r3
 8006be2:	2204      	movs	r2, #4
 8006be4:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006be6:	e026      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8006be8:	1cfb      	adds	r3, r7, #3
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d104      	bne.n	8006bfa <ism330dhcx_gy_data_rate_set+0x202>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006bf0:	2317      	movs	r3, #23
 8006bf2:	18fb      	adds	r3, r7, r3
 8006bf4:	2204      	movs	r2, #4
 8006bf6:	701a      	strb	r2, [r3, #0]
            break;
 8006bf8:	e01d      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 8006bfa:	1cfb      	adds	r3, r7, #3
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d104      	bne.n	8006c0c <ism330dhcx_gy_data_rate_set+0x214>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006c02:	2317      	movs	r3, #23
 8006c04:	18fb      	adds	r3, r7, r3
 8006c06:	2204      	movs	r2, #4
 8006c08:	701a      	strb	r2, [r3, #0]
            break;
 8006c0a:	e014      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
            else if (val == ISM330DHCX_GY_ODR_52Hz)
 8006c0c:	1cfb      	adds	r3, r7, #3
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	2b03      	cmp	r3, #3
 8006c12:	d104      	bne.n	8006c1e <ism330dhcx_gy_data_rate_set+0x226>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006c14:	2317      	movs	r3, #23
 8006c16:	18fb      	adds	r3, r7, r3
 8006c18:	2204      	movs	r2, #4
 8006c1a:	701a      	strb	r2, [r3, #0]
            break;
 8006c1c:	e00b      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>
              odr_gy = val;
 8006c1e:	2317      	movs	r3, #23
 8006c20:	18fb      	adds	r3, r7, r3
 8006c22:	1cfa      	adds	r2, r7, #3
 8006c24:	7812      	ldrb	r2, [r2, #0]
 8006c26:	701a      	strb	r2, [r3, #0]
            break;
 8006c28:	e005      	b.n	8006c36 <ism330dhcx_gy_data_rate_set+0x23e>

          default:
            odr_gy = val;
 8006c2a:	2317      	movs	r3, #23
 8006c2c:	18fb      	adds	r3, r7, r3
 8006c2e:	1cfa      	adds	r2, r7, #3
 8006c30:	7812      	ldrb	r2, [r2, #0]
 8006c32:	701a      	strb	r2, [r3, #0]
            break;
 8006c34:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 8006c36:	210a      	movs	r1, #10
 8006c38:	187b      	adds	r3, r7, r1
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	701a      	strb	r2, [r3, #0]

  if (ret == 0)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d000      	beq.n	8006c46 <ism330dhcx_gy_data_rate_set+0x24e>
 8006c44:	e0a1      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 8006c46:	000c      	movs	r4, r1
 8006c48:	187a      	adds	r2, r7, r1
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	0011      	movs	r1, r2
 8006c4e:	0018      	movs	r0, r3
 8006c50:	f000 fb68 	bl	8007324 <ism330dhcx_mlc_get>
 8006c54:	0003      	movs	r3, r0
 8006c56:	613b      	str	r3, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 8006c58:	193b      	adds	r3, r7, r4
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d000      	beq.n	8006c62 <ism330dhcx_gy_data_rate_set+0x26a>
 8006c60:	e093      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 8006c62:	2409      	movs	r4, #9
 8006c64:	193a      	adds	r2, r7, r4
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	0011      	movs	r1, r2
 8006c6a:	0018      	movs	r0, r3
 8006c6c:	f000 fb8a 	bl	8007384 <ism330dhcx_mlc_data_rate_get>
 8006c70:	0003      	movs	r3, r0
 8006c72:	613b      	str	r3, [r7, #16]

      if (ret == 0)
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d000      	beq.n	8006c7c <ism330dhcx_gy_data_rate_set+0x284>
 8006c7a:	e086      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
      {
        switch (mlc_odr)
 8006c7c:	193b      	adds	r3, r7, r4
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	2b03      	cmp	r3, #3
 8006c82:	d052      	beq.n	8006d2a <ism330dhcx_gy_data_rate_set+0x332>
 8006c84:	dd00      	ble.n	8006c88 <ism330dhcx_gy_data_rate_set+0x290>
 8006c86:	e07a      	b.n	8006d7e <ism330dhcx_gy_data_rate_set+0x386>
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d02d      	beq.n	8006ce8 <ism330dhcx_gy_data_rate_set+0x2f0>
 8006c8c:	dd00      	ble.n	8006c90 <ism330dhcx_gy_data_rate_set+0x298>
 8006c8e:	e076      	b.n	8006d7e <ism330dhcx_gy_data_rate_set+0x386>
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <ism330dhcx_gy_data_rate_set+0x2a2>
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d00f      	beq.n	8006cb8 <ism330dhcx_gy_data_rate_set+0x2c0>
 8006c98:	e071      	b.n	8006d7e <ism330dhcx_gy_data_rate_set+0x386>
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006c9a:	1cfb      	adds	r3, r7, #3
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d104      	bne.n	8006cac <ism330dhcx_gy_data_rate_set+0x2b4>
            {
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 8006ca2:	2317      	movs	r3, #23
 8006ca4:	18fb      	adds	r3, r7, r3
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006caa:	e06e      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
              odr_gy = val;
 8006cac:	2317      	movs	r3, #23
 8006cae:	18fb      	adds	r3, r7, r3
 8006cb0:	1cfa      	adds	r2, r7, #3
 8006cb2:	7812      	ldrb	r2, [r2, #0]
 8006cb4:	701a      	strb	r2, [r3, #0]
            break;
 8006cb6:	e068      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006cb8:	1cfb      	adds	r3, r7, #3
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d104      	bne.n	8006cca <ism330dhcx_gy_data_rate_set+0x2d2>
            {
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8006cc0:	2317      	movs	r3, #23
 8006cc2:	18fb      	adds	r3, r7, r3
 8006cc4:	2202      	movs	r2, #2
 8006cc6:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006cc8:	e05f      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8006cca:	1cfb      	adds	r3, r7, #3
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d104      	bne.n	8006cdc <ism330dhcx_gy_data_rate_set+0x2e4>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8006cd2:	2317      	movs	r3, #23
 8006cd4:	18fb      	adds	r3, r7, r3
 8006cd6:	2202      	movs	r2, #2
 8006cd8:	701a      	strb	r2, [r3, #0]
            break;
 8006cda:	e056      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
              odr_gy = val;
 8006cdc:	2317      	movs	r3, #23
 8006cde:	18fb      	adds	r3, r7, r3
 8006ce0:	1cfa      	adds	r2, r7, #3
 8006ce2:	7812      	ldrb	r2, [r2, #0]
 8006ce4:	701a      	strb	r2, [r3, #0]
            break;
 8006ce6:	e050      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006ce8:	1cfb      	adds	r3, r7, #3
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d104      	bne.n	8006cfa <ism330dhcx_gy_data_rate_set+0x302>
            {
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8006cf0:	2317      	movs	r3, #23
 8006cf2:	18fb      	adds	r3, r7, r3
 8006cf4:	2203      	movs	r2, #3
 8006cf6:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006cf8:	e047      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8006cfa:	1cfb      	adds	r3, r7, #3
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d104      	bne.n	8006d0c <ism330dhcx_gy_data_rate_set+0x314>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8006d02:	2317      	movs	r3, #23
 8006d04:	18fb      	adds	r3, r7, r3
 8006d06:	2203      	movs	r2, #3
 8006d08:	701a      	strb	r2, [r3, #0]
            break;
 8006d0a:	e03e      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 8006d0c:	1cfb      	adds	r3, r7, #3
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d104      	bne.n	8006d1e <ism330dhcx_gy_data_rate_set+0x326>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8006d14:	2317      	movs	r3, #23
 8006d16:	18fb      	adds	r3, r7, r3
 8006d18:	2203      	movs	r2, #3
 8006d1a:	701a      	strb	r2, [r3, #0]
            break;
 8006d1c:	e035      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
              odr_gy = val;
 8006d1e:	2317      	movs	r3, #23
 8006d20:	18fb      	adds	r3, r7, r3
 8006d22:	1cfa      	adds	r2, r7, #3
 8006d24:	7812      	ldrb	r2, [r2, #0]
 8006d26:	701a      	strb	r2, [r3, #0]
            break;
 8006d28:	e02f      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8006d2a:	1cfb      	adds	r3, r7, #3
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d104      	bne.n	8006d3c <ism330dhcx_gy_data_rate_set+0x344>
            {
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006d32:	2317      	movs	r3, #23
 8006d34:	18fb      	adds	r3, r7, r3
 8006d36:	2204      	movs	r2, #4
 8006d38:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
 8006d3a:	e026      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8006d3c:	1cfb      	adds	r3, r7, #3
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d104      	bne.n	8006d4e <ism330dhcx_gy_data_rate_set+0x356>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006d44:	2317      	movs	r3, #23
 8006d46:	18fb      	adds	r3, r7, r3
 8006d48:	2204      	movs	r2, #4
 8006d4a:	701a      	strb	r2, [r3, #0]
            break;
 8006d4c:	e01d      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 8006d4e:	1cfb      	adds	r3, r7, #3
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d104      	bne.n	8006d60 <ism330dhcx_gy_data_rate_set+0x368>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006d56:	2317      	movs	r3, #23
 8006d58:	18fb      	adds	r3, r7, r3
 8006d5a:	2204      	movs	r2, #4
 8006d5c:	701a      	strb	r2, [r3, #0]
            break;
 8006d5e:	e014      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
            else if (val == ISM330DHCX_GY_ODR_52Hz)
 8006d60:	1cfb      	adds	r3, r7, #3
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	2b03      	cmp	r3, #3
 8006d66:	d104      	bne.n	8006d72 <ism330dhcx_gy_data_rate_set+0x37a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8006d68:	2317      	movs	r3, #23
 8006d6a:	18fb      	adds	r3, r7, r3
 8006d6c:	2204      	movs	r2, #4
 8006d6e:	701a      	strb	r2, [r3, #0]
            break;
 8006d70:	e00b      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>
              odr_gy = val;
 8006d72:	2317      	movs	r3, #23
 8006d74:	18fb      	adds	r3, r7, r3
 8006d76:	1cfa      	adds	r2, r7, #3
 8006d78:	7812      	ldrb	r2, [r2, #0]
 8006d7a:	701a      	strb	r2, [r3, #0]
            break;
 8006d7c:	e005      	b.n	8006d8a <ism330dhcx_gy_data_rate_set+0x392>

          default:
            odr_gy = val;
 8006d7e:	2317      	movs	r3, #23
 8006d80:	18fb      	adds	r3, r7, r3
 8006d82:	1cfa      	adds	r2, r7, #3
 8006d84:	7812      	ldrb	r2, [r2, #0]
 8006d86:	701a      	strb	r2, [r3, #0]
            break;
 8006d88:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  if (ret == 0)
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d108      	bne.n	8006da2 <ism330dhcx_gy_data_rate_set+0x3aa>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8006d90:	2308      	movs	r3, #8
 8006d92:	18fa      	adds	r2, r7, r3
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	2301      	movs	r3, #1
 8006d98:	2111      	movs	r1, #17
 8006d9a:	f7ff fabb 	bl	8006314 <ism330dhcx_read_reg>
 8006d9e:	0003      	movs	r3, r0
 8006da0:	613b      	str	r3, [r7, #16]
                              (uint8_t *)&ctrl2_g, 1);
  }

  if (ret == 0)
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d117      	bne.n	8006dd8 <ism330dhcx_gy_data_rate_set+0x3e0>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8006da8:	2317      	movs	r3, #23
 8006daa:	18fb      	adds	r3, r7, r3
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	220f      	movs	r2, #15
 8006db0:	4013      	ands	r3, r2
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	2408      	movs	r4, #8
 8006db6:	193b      	adds	r3, r7, r4
 8006db8:	0110      	lsls	r0, r2, #4
 8006dba:	781a      	ldrb	r2, [r3, #0]
 8006dbc:	210f      	movs	r1, #15
 8006dbe:	400a      	ands	r2, r1
 8006dc0:	1c11      	adds	r1, r2, #0
 8006dc2:	1c02      	adds	r2, r0, #0
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 8006dc8:	193a      	adds	r2, r7, r4
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	2301      	movs	r3, #1
 8006dce:	2111      	movs	r1, #17
 8006dd0:	f7ff fac9 	bl	8006366 <ism330dhcx_write_reg>
 8006dd4:	0003      	movs	r3, r0
 8006dd6:	613b      	str	r3, [r7, #16]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 8006dd8:	693b      	ldr	r3, [r7, #16]
}
 8006dda:	0018      	movs	r0, r3
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	b007      	add	sp, #28
 8006de0:	bd90      	pop	{r4, r7, pc}
	...

08006de4 <ism330dhcx_gy_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_get(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t *val)
{
 8006de4:	b590      	push	{r4, r7, lr}
 8006de6:	b085      	sub	sp, #20
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8006dee:	2408      	movs	r4, #8
 8006df0:	193a      	adds	r2, r7, r4
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	2301      	movs	r3, #1
 8006df6:	2111      	movs	r1, #17
 8006df8:	f7ff fa8c 	bl	8006314 <ism330dhcx_read_reg>
 8006dfc:	0003      	movs	r3, r0
 8006dfe:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.odr_g)
 8006e00:	193b      	adds	r3, r7, r4
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	061b      	lsls	r3, r3, #24
 8006e06:	0f1b      	lsrs	r3, r3, #28
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b0a      	cmp	r3, #10
 8006e0c:	d830      	bhi.n	8006e70 <ism330dhcx_gy_data_rate_get+0x8c>
 8006e0e:	009a      	lsls	r2, r3, #2
 8006e10:	4b1c      	ldr	r3, [pc, #112]	@ (8006e84 <ism330dhcx_gy_data_rate_get+0xa0>)
 8006e12:	18d3      	adds	r3, r2, r3
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	469f      	mov	pc, r3
  {
    case ISM330DHCX_GY_ODR_OFF:
      *val = ISM330DHCX_GY_ODR_OFF;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	701a      	strb	r2, [r3, #0]
      break;
 8006e1e:	e02b      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_12Hz5:
      *val = ISM330DHCX_GY_ODR_12Hz5;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	2201      	movs	r2, #1
 8006e24:	701a      	strb	r2, [r3, #0]
      break;
 8006e26:	e027      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_26Hz:
      *val = ISM330DHCX_GY_ODR_26Hz;
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	701a      	strb	r2, [r3, #0]
      break;
 8006e2e:	e023      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_52Hz:
      *val = ISM330DHCX_GY_ODR_52Hz;
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	2203      	movs	r2, #3
 8006e34:	701a      	strb	r2, [r3, #0]
      break;
 8006e36:	e01f      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_104Hz:
      *val = ISM330DHCX_GY_ODR_104Hz;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	2204      	movs	r2, #4
 8006e3c:	701a      	strb	r2, [r3, #0]
      break;
 8006e3e:	e01b      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_208Hz:
      *val = ISM330DHCX_GY_ODR_208Hz;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	2205      	movs	r2, #5
 8006e44:	701a      	strb	r2, [r3, #0]
      break;
 8006e46:	e017      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_416Hz:
      *val = ISM330DHCX_GY_ODR_416Hz;
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	2206      	movs	r2, #6
 8006e4c:	701a      	strb	r2, [r3, #0]
      break;
 8006e4e:	e013      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_833Hz:
      *val = ISM330DHCX_GY_ODR_833Hz;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	2207      	movs	r2, #7
 8006e54:	701a      	strb	r2, [r3, #0]
      break;
 8006e56:	e00f      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_1666Hz:
      *val = ISM330DHCX_GY_ODR_1666Hz;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	2208      	movs	r2, #8
 8006e5c:	701a      	strb	r2, [r3, #0]
      break;
 8006e5e:	e00b      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_3332Hz:
      *val = ISM330DHCX_GY_ODR_3332Hz;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	2209      	movs	r2, #9
 8006e64:	701a      	strb	r2, [r3, #0]
      break;
 8006e66:	e007      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    case ISM330DHCX_GY_ODR_6667Hz:
      *val = ISM330DHCX_GY_ODR_6667Hz;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	220a      	movs	r2, #10
 8006e6c:	701a      	strb	r2, [r3, #0]
      break;
 8006e6e:	e003      	b.n	8006e78 <ism330dhcx_gy_data_rate_get+0x94>

    default:
      *val = ISM330DHCX_GY_ODR_OFF;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	2200      	movs	r2, #0
 8006e74:	701a      	strb	r2, [r3, #0]
      break;
 8006e76:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8006e78:	68fb      	ldr	r3, [r7, #12]
}
 8006e7a:	0018      	movs	r0, r3
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	b005      	add	sp, #20
 8006e80:	bd90      	pop	{r4, r7, pc}
 8006e82:	46c0      	nop			@ (mov r8, r8)
 8006e84:	0800f210 	.word	0x0800f210

08006e88 <ism330dhcx_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_block_data_update_set(const stmdev_ctx_t *ctx,
                                         uint8_t val)
{
 8006e88:	b590      	push	{r4, r7, lr}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	000a      	movs	r2, r1
 8006e92:	1cfb      	adds	r3, r7, #3
 8006e94:	701a      	strb	r2, [r3, #0]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8006e96:	2408      	movs	r4, #8
 8006e98:	193a      	adds	r2, r7, r4
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	2112      	movs	r1, #18
 8006ea0:	f7ff fa38 	bl	8006314 <ism330dhcx_read_reg>
 8006ea4:	0003      	movs	r3, r0
 8006ea6:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d117      	bne.n	8006ede <ism330dhcx_block_data_update_set+0x56>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8006eae:	1cfb      	adds	r3, r7, #3
 8006eb0:	781b      	ldrb	r3, [r3, #0]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	193b      	adds	r3, r7, r4
 8006eba:	2101      	movs	r1, #1
 8006ebc:	400a      	ands	r2, r1
 8006ebe:	0190      	lsls	r0, r2, #6
 8006ec0:	781a      	ldrb	r2, [r3, #0]
 8006ec2:	2140      	movs	r1, #64	@ 0x40
 8006ec4:	438a      	bics	r2, r1
 8006ec6:	1c11      	adds	r1, r2, #0
 8006ec8:	1c02      	adds	r2, r0, #0
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8006ece:	193a      	adds	r2, r7, r4
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	2112      	movs	r1, #18
 8006ed6:	f7ff fa46 	bl	8006366 <ism330dhcx_write_reg>
 8006eda:	0003      	movs	r3, r0
 8006edc:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8006ede:	68fb      	ldr	r3, [r7, #12]
}
 8006ee0:	0018      	movs	r0, r3
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	b005      	add	sp, #20
 8006ee6:	bd90      	pop	{r4, r7, pc}

08006ee8 <ism330dhcx_angular_rate_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_angular_rate_raw_get(const stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 8006ee8:	b590      	push	{r4, r7, lr}
 8006eea:	b087      	sub	sp, #28
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_G, buff, 6);
 8006ef2:	240c      	movs	r4, #12
 8006ef4:	193a      	adds	r2, r7, r4
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	2306      	movs	r3, #6
 8006efa:	2122      	movs	r1, #34	@ 0x22
 8006efc:	f7ff fa0a 	bl	8006314 <ism330dhcx_read_reg>
 8006f00:	0003      	movs	r3, r0
 8006f02:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006f04:	0021      	movs	r1, r4
 8006f06:	187b      	adds	r3, r7, r1
 8006f08:	785b      	ldrb	r3, [r3, #1]
 8006f0a:	b21a      	sxth	r2, r3
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	2200      	movs	r2, #0
 8006f14:	5e9b      	ldrsh	r3, [r3, r2]
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	021b      	lsls	r3, r3, #8
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	187a      	adds	r2, r7, r1
 8006f1e:	7812      	ldrb	r2, [r2, #0]
 8006f20:	189b      	adds	r3, r3, r2
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	b21a      	sxth	r2, r3
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006f2a:	187b      	adds	r3, r7, r1
 8006f2c:	78da      	ldrb	r2, [r3, #3]
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	3302      	adds	r3, #2
 8006f32:	b212      	sxth	r2, r2
 8006f34:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	3302      	adds	r3, #2
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	5e9b      	ldrsh	r3, [r3, r2]
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	187a      	adds	r2, r7, r1
 8006f46:	7892      	ldrb	r2, [r2, #2]
 8006f48:	189b      	adds	r3, r3, r2
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	3302      	adds	r3, #2
 8006f50:	b212      	sxth	r2, r2
 8006f52:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006f54:	187b      	adds	r3, r7, r1
 8006f56:	795a      	ldrb	r2, [r3, #5]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	3304      	adds	r3, #4
 8006f5c:	b212      	sxth	r2, r2
 8006f5e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	3304      	adds	r3, #4
 8006f64:	2200      	movs	r2, #0
 8006f66:	5e9b      	ldrsh	r3, [r3, r2]
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	021b      	lsls	r3, r3, #8
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	187a      	adds	r2, r7, r1
 8006f70:	7912      	ldrb	r2, [r2, #4]
 8006f72:	189b      	adds	r3, r3, r2
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	3304      	adds	r3, #4
 8006f7a:	b212      	sxth	r2, r2
 8006f7c:	801a      	strh	r2, [r3, #0]

  return ret;
 8006f7e:	697b      	ldr	r3, [r7, #20]
}
 8006f80:	0018      	movs	r0, r3
 8006f82:	46bd      	mov	sp, r7
 8006f84:	b007      	add	sp, #28
 8006f86:	bd90      	pop	{r4, r7, pc}

08006f88 <ism330dhcx_acceleration_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_acceleration_raw_get(const stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 8006f88:	b590      	push	{r4, r7, lr}
 8006f8a:	b087      	sub	sp, #28
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_A, buff, 6);
 8006f92:	240c      	movs	r4, #12
 8006f94:	193a      	adds	r2, r7, r4
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	2306      	movs	r3, #6
 8006f9a:	2128      	movs	r1, #40	@ 0x28
 8006f9c:	f7ff f9ba 	bl	8006314 <ism330dhcx_read_reg>
 8006fa0:	0003      	movs	r3, r0
 8006fa2:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006fa4:	0021      	movs	r1, r4
 8006fa6:	187b      	adds	r3, r7, r1
 8006fa8:	785b      	ldrb	r3, [r3, #1]
 8006faa:	b21a      	sxth	r2, r3
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	5e9b      	ldrsh	r3, [r3, r2]
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	021b      	lsls	r3, r3, #8
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	187a      	adds	r2, r7, r1
 8006fbe:	7812      	ldrb	r2, [r2, #0]
 8006fc0:	189b      	adds	r3, r3, r2
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	b21a      	sxth	r2, r3
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006fca:	187b      	adds	r3, r7, r1
 8006fcc:	78da      	ldrb	r2, [r3, #3]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	3302      	adds	r3, #2
 8006fd2:	b212      	sxth	r2, r2
 8006fd4:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	3302      	adds	r3, #2
 8006fda:	2200      	movs	r2, #0
 8006fdc:	5e9b      	ldrsh	r3, [r3, r2]
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	021b      	lsls	r3, r3, #8
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	187a      	adds	r2, r7, r1
 8006fe6:	7892      	ldrb	r2, [r2, #2]
 8006fe8:	189b      	adds	r3, r3, r2
 8006fea:	b29a      	uxth	r2, r3
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	3302      	adds	r3, #2
 8006ff0:	b212      	sxth	r2, r2
 8006ff2:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006ff4:	187b      	adds	r3, r7, r1
 8006ff6:	795a      	ldrb	r2, [r3, #5]
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	3304      	adds	r3, #4
 8006ffc:	b212      	sxth	r2, r2
 8006ffe:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	3304      	adds	r3, #4
 8007004:	2200      	movs	r2, #0
 8007006:	5e9b      	ldrsh	r3, [r3, r2]
 8007008:	b29b      	uxth	r3, r3
 800700a:	021b      	lsls	r3, r3, #8
 800700c:	b29b      	uxth	r3, r3
 800700e:	187a      	adds	r2, r7, r1
 8007010:	7912      	ldrb	r2, [r2, #4]
 8007012:	189b      	adds	r3, r3, r2
 8007014:	b29a      	uxth	r2, r3
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	3304      	adds	r3, #4
 800701a:	b212      	sxth	r2, r2
 800701c:	801a      	strh	r2, [r3, #0]

  return ret;
 800701e:	697b      	ldr	r3, [r7, #20]
}
 8007020:	0018      	movs	r0, r3
 8007022:	46bd      	mov	sp, r7
 8007024:	b007      	add	sp, #28
 8007026:	bd90      	pop	{r4, r7, pc}

08007028 <ism330dhcx_device_conf_set>:
  * @param  val    Change the values of device_conf in reg CTRL9_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_conf_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8007028:	b590      	push	{r4, r7, lr}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	000a      	movs	r2, r1
 8007032:	1cfb      	adds	r3, r7, #3
 8007034:	701a      	strb	r2, [r3, #0]
  ism330dhcx_ctrl9_xl_t ctrl9_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL9_XL,
 8007036:	2408      	movs	r4, #8
 8007038:	193a      	adds	r2, r7, r4
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	2301      	movs	r3, #1
 800703e:	2118      	movs	r1, #24
 8007040:	f7ff f968 	bl	8006314 <ism330dhcx_read_reg>
 8007044:	0003      	movs	r3, r0
 8007046:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl9_xl, 1);

  if (ret == 0)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d117      	bne.n	800707e <ism330dhcx_device_conf_set+0x56>
  {
    ctrl9_xl.device_conf = (uint8_t)val;
 800704e:	1cfb      	adds	r3, r7, #3
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	2201      	movs	r2, #1
 8007054:	4013      	ands	r3, r2
 8007056:	b2da      	uxtb	r2, r3
 8007058:	193b      	adds	r3, r7, r4
 800705a:	2101      	movs	r1, #1
 800705c:	400a      	ands	r2, r1
 800705e:	1890      	adds	r0, r2, r2
 8007060:	781a      	ldrb	r2, [r3, #0]
 8007062:	2102      	movs	r1, #2
 8007064:	438a      	bics	r2, r1
 8007066:	1c11      	adds	r1, r2, #0
 8007068:	1c02      	adds	r2, r0, #0
 800706a:	430a      	orrs	r2, r1
 800706c:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL9_XL,
 800706e:	193a      	adds	r2, r7, r4
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	2301      	movs	r3, #1
 8007074:	2118      	movs	r1, #24
 8007076:	f7ff f976 	bl	8006366 <ism330dhcx_write_reg>
 800707a:	0003      	movs	r3, r0
 800707c:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&ctrl9_xl, 1);
  }

  return ret;
 800707e:	68fb      	ldr	r3, [r7, #12]
}
 8007080:	0018      	movs	r0, r3
 8007082:	46bd      	mov	sp, r7
 8007084:	b005      	add	sp, #20
 8007086:	bd90      	pop	{r4, r7, pc}

08007088 <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(const stmdev_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 8007088:	b590      	push	{r4, r7, lr}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	000a      	movs	r2, r1
 8007092:	1cfb      	adds	r3, r7, #3
 8007094:	701a      	strb	r2, [r3, #0]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 8007096:	2408      	movs	r4, #8
 8007098:	193a      	adds	r2, r7, r4
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	2301      	movs	r3, #1
 800709e:	2101      	movs	r1, #1
 80070a0:	f7ff f938 	bl	8006314 <ism330dhcx_read_reg>
 80070a4:	0003      	movs	r3, r0
 80070a6:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d115      	bne.n	80070da <ism330dhcx_mem_bank_set+0x52>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 80070ae:	1cfb      	adds	r3, r7, #3
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	2203      	movs	r2, #3
 80070b4:	4013      	ands	r3, r2
 80070b6:	b2da      	uxtb	r2, r3
 80070b8:	193b      	adds	r3, r7, r4
 80070ba:	0190      	lsls	r0, r2, #6
 80070bc:	781a      	ldrb	r2, [r3, #0]
 80070be:	213f      	movs	r1, #63	@ 0x3f
 80070c0:	400a      	ands	r2, r1
 80070c2:	1c11      	adds	r1, r2, #0
 80070c4:	1c02      	adds	r2, r0, #0
 80070c6:	430a      	orrs	r2, r1
 80070c8:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 80070ca:	193a      	adds	r2, r7, r4
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	2301      	movs	r3, #1
 80070d0:	2101      	movs	r1, #1
 80070d2:	f7ff f948 	bl	8006366 <ism330dhcx_write_reg>
 80070d6:	0003      	movs	r3, r0
 80070d8:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 80070da:	68fb      	ldr	r3, [r7, #12]
}
 80070dc:	0018      	movs	r0, r3
 80070de:	46bd      	mov	sp, r7
 80070e0:	b005      	add	sp, #20
 80070e2:	bd90      	pop	{r4, r7, pc}

080070e4 <ism330dhcx_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_WHO_AM_I, buff, 1);
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	2301      	movs	r3, #1
 80070f4:	210f      	movs	r1, #15
 80070f6:	f7ff f90d 	bl	8006314 <ism330dhcx_read_reg>
 80070fa:	0003      	movs	r3, r0
 80070fc:	60fb      	str	r3, [r7, #12]

  return ret;
 80070fe:	68fb      	ldr	r3, [r7, #12]
}
 8007100:	0018      	movs	r0, r3
 8007102:	46bd      	mov	sp, r7
 8007104:	b004      	add	sp, #16
 8007106:	bd80      	pop	{r7, pc}

08007108 <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8007108:	b590      	push	{r4, r7, lr}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	000a      	movs	r2, r1
 8007112:	1cfb      	adds	r3, r7, #3
 8007114:	701a      	strb	r2, [r3, #0]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8007116:	2408      	movs	r4, #8
 8007118:	193a      	adds	r2, r7, r4
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	2301      	movs	r3, #1
 800711e:	2112      	movs	r1, #18
 8007120:	f7ff f8f8 	bl	8006314 <ism330dhcx_read_reg>
 8007124:	0003      	movs	r3, r0
 8007126:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d117      	bne.n	800715e <ism330dhcx_reset_set+0x56>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 800712e:	1cfb      	adds	r3, r7, #3
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	2201      	movs	r2, #1
 8007134:	4013      	ands	r3, r2
 8007136:	b2da      	uxtb	r2, r3
 8007138:	193b      	adds	r3, r7, r4
 800713a:	2101      	movs	r1, #1
 800713c:	400a      	ands	r2, r1
 800713e:	0010      	movs	r0, r2
 8007140:	781a      	ldrb	r2, [r3, #0]
 8007142:	2101      	movs	r1, #1
 8007144:	438a      	bics	r2, r1
 8007146:	1c11      	adds	r1, r2, #0
 8007148:	1c02      	adds	r2, r0, #0
 800714a:	430a      	orrs	r2, r1
 800714c:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 800714e:	193a      	adds	r2, r7, r4
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	2301      	movs	r3, #1
 8007154:	2112      	movs	r1, #18
 8007156:	f7ff f906 	bl	8006366 <ism330dhcx_write_reg>
 800715a:	0003      	movs	r3, r0
 800715c:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 800715e:	68fb      	ldr	r3, [r7, #12]
}
 8007160:	0018      	movs	r0, r3
 8007162:	46bd      	mov	sp, r7
 8007164:	b005      	add	sp, #20
 8007166:	bd90      	pop	{r4, r7, pc}

08007168 <ism330dhcx_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8007168:	b590      	push	{r4, r7, lr}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	000a      	movs	r2, r1
 8007172:	1cfb      	adds	r3, r7, #3
 8007174:	701a      	strb	r2, [r3, #0]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8007176:	2408      	movs	r4, #8
 8007178:	193a      	adds	r2, r7, r4
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	2301      	movs	r3, #1
 800717e:	2112      	movs	r1, #18
 8007180:	f7ff f8c8 	bl	8006314 <ism330dhcx_read_reg>
 8007184:	0003      	movs	r3, r0
 8007186:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d117      	bne.n	80071be <ism330dhcx_auto_increment_set+0x56>
  {
    ctrl3_c.if_inc = (uint8_t)val;
 800718e:	1cfb      	adds	r3, r7, #3
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	2201      	movs	r2, #1
 8007194:	4013      	ands	r3, r2
 8007196:	b2da      	uxtb	r2, r3
 8007198:	193b      	adds	r3, r7, r4
 800719a:	2101      	movs	r1, #1
 800719c:	400a      	ands	r2, r1
 800719e:	0090      	lsls	r0, r2, #2
 80071a0:	781a      	ldrb	r2, [r3, #0]
 80071a2:	2104      	movs	r1, #4
 80071a4:	438a      	bics	r2, r1
 80071a6:	1c11      	adds	r1, r2, #0
 80071a8:	1c02      	adds	r2, r0, #0
 80071aa:	430a      	orrs	r2, r1
 80071ac:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 80071ae:	193a      	adds	r2, r7, r4
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	2301      	movs	r3, #1
 80071b4:	2112      	movs	r1, #18
 80071b6:	f7ff f8d6 	bl	8006366 <ism330dhcx_write_reg>
 80071ba:	0003      	movs	r3, r0
 80071bc:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 80071be:	68fb      	ldr	r3, [r7, #12]
}
 80071c0:	0018      	movs	r0, r3
 80071c2:	46bd      	mov	sp, r7
 80071c4:	b005      	add	sp, #20
 80071c6:	bd90      	pop	{r4, r7, pc}

080071c8 <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(const stmdev_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 80071c8:	b590      	push	{r4, r7, lr}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	000a      	movs	r2, r1
 80071d2:	1cfb      	adds	r3, r7, #3
 80071d4:	701a      	strb	r2, [r3, #0]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 80071d6:	2408      	movs	r4, #8
 80071d8:	193a      	adds	r2, r7, r4
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	2301      	movs	r3, #1
 80071de:	210a      	movs	r1, #10
 80071e0:	f7ff f898 	bl	8006314 <ism330dhcx_read_reg>
 80071e4:	0003      	movs	r3, r0
 80071e6:	60fb      	str	r3, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d117      	bne.n	800721e <ism330dhcx_fifo_mode_set+0x56>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 80071ee:	1cfb      	adds	r3, r7, #3
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	2207      	movs	r2, #7
 80071f4:	4013      	ands	r3, r2
 80071f6:	b2da      	uxtb	r2, r3
 80071f8:	193b      	adds	r3, r7, r4
 80071fa:	2107      	movs	r1, #7
 80071fc:	400a      	ands	r2, r1
 80071fe:	0010      	movs	r0, r2
 8007200:	781a      	ldrb	r2, [r3, #0]
 8007202:	2107      	movs	r1, #7
 8007204:	438a      	bics	r2, r1
 8007206:	1c11      	adds	r1, r2, #0
 8007208:	1c02      	adds	r2, r0, #0
 800720a:	430a      	orrs	r2, r1
 800720c:	701a      	strb	r2, [r3, #0]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 800720e:	193a      	adds	r2, r7, r4
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	2301      	movs	r3, #1
 8007214:	210a      	movs	r1, #10
 8007216:	f7ff f8a6 	bl	8006366 <ism330dhcx_write_reg>
 800721a:	0003      	movs	r3, r0
 800721c:	60fb      	str	r3, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 800721e:	68fb      	ldr	r3, [r7, #12]
}
 8007220:	0018      	movs	r0, r3
 8007222:	46bd      	mov	sp, r7
 8007224:	b005      	add	sp, #20
 8007226:	bd90      	pop	{r4, r7, pc}

08007228 <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(const stmdev_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2102      	movs	r1, #2
 8007236:	0018      	movs	r0, r3
 8007238:	f7ff ff26 	bl	8007088 <ism330dhcx_mem_bank_set>
 800723c:	0003      	movs	r3, r0
 800723e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d107      	bne.n	8007256 <ism330dhcx_fsm_enable_get+0x2e>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 8007246:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	2301      	movs	r3, #1
 800724c:	2146      	movs	r1, #70	@ 0x46
 800724e:	f7ff f861 	bl	8006314 <ism330dhcx_read_reg>
 8007252:	0003      	movs	r3, r0
 8007254:	60fb      	str	r3, [r7, #12]
  }

  if (ret == 0)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d108      	bne.n	800726e <ism330dhcx_fsm_enable_get+0x46>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	2301      	movs	r3, #1
 8007264:	2147      	movs	r1, #71	@ 0x47
 8007266:	f7ff f855 	bl	8006314 <ism330dhcx_read_reg>
 800726a:	0003      	movs	r3, r0
 800726c:	60fb      	str	r3, [r7, #12]
  }

  if (ret == 0)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d106      	bne.n	8007282 <ism330dhcx_fsm_enable_get+0x5a>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2100      	movs	r1, #0
 8007278:	0018      	movs	r0, r3
 800727a:	f7ff ff05 	bl	8007088 <ism330dhcx_mem_bank_set>
 800727e:	0003      	movs	r3, r0
 8007280:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8007282:	68fb      	ldr	r3, [r7, #12]
}
 8007284:	0018      	movs	r0, r3
 8007286:	46bd      	mov	sp, r7
 8007288:	b004      	add	sp, #16
 800728a:	bd80      	pop	{r7, pc}

0800728c <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2102      	movs	r1, #2
 800729a:	0018      	movs	r0, r3
 800729c:	f7ff fef4 	bl	8007088 <ism330dhcx_mem_bank_set>
 80072a0:	0003      	movs	r3, r0
 80072a2:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d108      	bne.n	80072bc <ism330dhcx_fsm_data_rate_get+0x30>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 80072aa:	2308      	movs	r3, #8
 80072ac:	18fa      	adds	r2, r7, r3
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	2301      	movs	r3, #1
 80072b2:	215f      	movs	r1, #95	@ 0x5f
 80072b4:	f7ff f82e 	bl	8006314 <ism330dhcx_read_reg>
 80072b8:	0003      	movs	r3, r0
 80072ba:	60fb      	str	r3, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d106      	bne.n	80072d0 <ism330dhcx_fsm_data_rate_get+0x44>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2100      	movs	r1, #0
 80072c6:	0018      	movs	r0, r3
 80072c8:	f7ff fede 	bl	8007088 <ism330dhcx_mem_bank_set>
 80072cc:	0003      	movs	r3, r0
 80072ce:	60fb      	str	r3, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 80072d0:	2308      	movs	r3, #8
 80072d2:	18fb      	adds	r3, r7, r3
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	06db      	lsls	r3, r3, #27
 80072d8:	0f9b      	lsrs	r3, r3, #30
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	2b03      	cmp	r3, #3
 80072de:	d014      	beq.n	800730a <ism330dhcx_fsm_data_rate_get+0x7e>
 80072e0:	dc17      	bgt.n	8007312 <ism330dhcx_fsm_data_rate_get+0x86>
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d00d      	beq.n	8007302 <ism330dhcx_fsm_data_rate_get+0x76>
 80072e6:	dc14      	bgt.n	8007312 <ism330dhcx_fsm_data_rate_get+0x86>
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d002      	beq.n	80072f2 <ism330dhcx_fsm_data_rate_get+0x66>
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d004      	beq.n	80072fa <ism330dhcx_fsm_data_rate_get+0x6e>
 80072f0:	e00f      	b.n	8007312 <ism330dhcx_fsm_data_rate_get+0x86>
  {
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2200      	movs	r2, #0
 80072f6:	701a      	strb	r2, [r3, #0]
      break;
 80072f8:	e00f      	b.n	800731a <ism330dhcx_fsm_data_rate_get+0x8e>

    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2201      	movs	r2, #1
 80072fe:	701a      	strb	r2, [r3, #0]
      break;
 8007300:	e00b      	b.n	800731a <ism330dhcx_fsm_data_rate_get+0x8e>

    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2202      	movs	r2, #2
 8007306:	701a      	strb	r2, [r3, #0]
      break;
 8007308:	e007      	b.n	800731a <ism330dhcx_fsm_data_rate_get+0x8e>

    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	2203      	movs	r2, #3
 800730e:	701a      	strb	r2, [r3, #0]
      break;
 8007310:	e003      	b.n	800731a <ism330dhcx_fsm_data_rate_get+0x8e>

    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	2200      	movs	r2, #0
 8007316:	701a      	strb	r2, [r3, #0]
      break;
 8007318:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800731a:	68fb      	ldr	r3, [r7, #12]
}
 800731c:	0018      	movs	r0, r3
 800731e:	46bd      	mov	sp, r7
 8007320:	b004      	add	sp, #16
 8007322:	bd80      	pop	{r7, pc}

08007324 <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2102      	movs	r1, #2
 8007332:	0018      	movs	r0, r3
 8007334:	f7ff fea8 	bl	8007088 <ism330dhcx_mem_bank_set>
 8007338:	0003      	movs	r3, r0
 800733a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d108      	bne.n	8007354 <ism330dhcx_mlc_get+0x30>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 8007342:	2308      	movs	r3, #8
 8007344:	18fa      	adds	r2, r7, r3
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	2301      	movs	r3, #1
 800734a:	2105      	movs	r1, #5
 800734c:	f7fe ffe2 	bl	8006314 <ism330dhcx_read_reg>
 8007350:	0003      	movs	r3, r0
 8007352:	60fb      	str	r3, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10f      	bne.n	800737a <ism330dhcx_mlc_get+0x56>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2100      	movs	r1, #0
 800735e:	0018      	movs	r0, r3
 8007360:	f7ff fe92 	bl	8007088 <ism330dhcx_mem_bank_set>
 8007364:	0003      	movs	r3, r0
 8007366:	60fb      	str	r3, [r7, #12]
    *val  = reg.mlc_en;
 8007368:	2308      	movs	r3, #8
 800736a:	18fb      	adds	r3, r7, r3
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	06db      	lsls	r3, r3, #27
 8007370:	0fdb      	lsrs	r3, r3, #31
 8007372:	b2db      	uxtb	r3, r3
 8007374:	001a      	movs	r2, r3
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800737a:	68fb      	ldr	r3, [r7, #12]
}
 800737c:	0018      	movs	r0, r3
 800737e:	46bd      	mov	sp, r7
 8007380:	b004      	add	sp, #16
 8007382:	bd80      	pop	{r7, pc}

08007384 <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2102      	movs	r1, #2
 8007392:	0018      	movs	r0, r3
 8007394:	f7ff fe78 	bl	8007088 <ism330dhcx_mem_bank_set>
 8007398:	0003      	movs	r3, r0
 800739a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d108      	bne.n	80073b4 <ism330dhcx_mlc_data_rate_get+0x30>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 80073a2:	2308      	movs	r3, #8
 80073a4:	18fa      	adds	r2, r7, r3
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	2301      	movs	r3, #1
 80073aa:	2160      	movs	r1, #96	@ 0x60
 80073ac:	f7fe ffb2 	bl	8006314 <ism330dhcx_read_reg>
 80073b0:	0003      	movs	r3, r0
 80073b2:	60fb      	str	r3, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d12b      	bne.n	8007412 <ism330dhcx_mlc_data_rate_get+0x8e>
  {
    switch (reg.mlc_odr)
 80073ba:	2308      	movs	r3, #8
 80073bc:	18fb      	adds	r3, r7, r3
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	069b      	lsls	r3, r3, #26
 80073c2:	0f9b      	lsrs	r3, r3, #30
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d014      	beq.n	80073f4 <ism330dhcx_mlc_data_rate_get+0x70>
 80073ca:	dc17      	bgt.n	80073fc <ism330dhcx_mlc_data_rate_get+0x78>
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d00d      	beq.n	80073ec <ism330dhcx_mlc_data_rate_get+0x68>
 80073d0:	dc14      	bgt.n	80073fc <ism330dhcx_mlc_data_rate_get+0x78>
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d002      	beq.n	80073dc <ism330dhcx_mlc_data_rate_get+0x58>
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d004      	beq.n	80073e4 <ism330dhcx_mlc_data_rate_get+0x60>
 80073da:	e00f      	b.n	80073fc <ism330dhcx_mlc_data_rate_get+0x78>
    {
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	2200      	movs	r2, #0
 80073e0:	701a      	strb	r2, [r3, #0]
        break;
 80073e2:	e00f      	b.n	8007404 <ism330dhcx_mlc_data_rate_get+0x80>

      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	2201      	movs	r2, #1
 80073e8:	701a      	strb	r2, [r3, #0]
        break;
 80073ea:	e00b      	b.n	8007404 <ism330dhcx_mlc_data_rate_get+0x80>

      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	2202      	movs	r2, #2
 80073f0:	701a      	strb	r2, [r3, #0]
        break;
 80073f2:	e007      	b.n	8007404 <ism330dhcx_mlc_data_rate_get+0x80>

      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	2203      	movs	r2, #3
 80073f8:	701a      	strb	r2, [r3, #0]
        break;
 80073fa:	e003      	b.n	8007404 <ism330dhcx_mlc_data_rate_get+0x80>

      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	2200      	movs	r2, #0
 8007400:	701a      	strb	r2, [r3, #0]
        break;
 8007402:	46c0      	nop			@ (mov r8, r8)
    }

    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2100      	movs	r1, #0
 8007408:	0018      	movs	r0, r3
 800740a:	f7ff fe3d 	bl	8007088 <ism330dhcx_mem_bank_set>
 800740e:	0003      	movs	r3, r0
 8007410:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8007412:	68fb      	ldr	r3, [r7, #12]
}
 8007414:	0018      	movs	r0, r3
 8007416:	46bd      	mov	sp, r7
 8007418:	b004      	add	sp, #16
 800741a:	bd80      	pop	{r7, pc}

0800741c <IKS02A1_MOTION_SENSOR_Init>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS02A1_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b08e      	sub	sp, #56	@ 0x38
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8007426:	2300      	movs	r3, #0
 8007428:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t function = MOTION_GYRO;
 800742a:	2301      	movs	r3, #1
 800742c:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 800742e:	2300      	movs	r3, #0
 8007430:	62bb      	str	r3, [r7, #40]	@ 0x28
  IKS02A1_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b02      	cmp	r3, #2
 8007436:	d100      	bne.n	800743a <IKS02A1_MOTION_SENSOR_Init+0x1e>
 8007438:	e079      	b.n	800752e <IKS02A1_MOTION_SENSOR_Init+0x112>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b02      	cmp	r3, #2
 800743e:	d900      	bls.n	8007442 <IKS02A1_MOTION_SENSOR_Init+0x26>
 8007440:	e0ac      	b.n	800759c <IKS02A1_MOTION_SENSOR_Init+0x180>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d003      	beq.n	8007450 <IKS02A1_MOTION_SENSOR_Init+0x34>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d038      	beq.n	80074c0 <IKS02A1_MOTION_SENSOR_Init+0xa4>
 800744e:	e0a5      	b.n	800759c <IKS02A1_MOTION_SENSOR_Init+0x180>
  {
#if (USE_IKS02A1_MOTION_SENSOR_ISM330DHCX_0 == 1)
    case IKS02A1_ISM330DHCX_0:
      if (ISM330DHCX_0_Probe(Functions) != BSP_ERROR_NONE)
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	0018      	movs	r0, r3
 8007454:	f000 fa0e 	bl	8007874 <ISM330DHCX_0_Probe>
 8007458:	1e03      	subs	r3, r0, #0
 800745a:	d002      	beq.n	8007462 <IKS02A1_MOTION_SENSOR_Init+0x46>
      {
        return BSP_ERROR_NO_INIT;
 800745c:	2301      	movs	r3, #1
 800745e:	425b      	negs	r3, r3
 8007460:	e0db      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8007462:	4b70      	ldr	r3, [pc, #448]	@ (8007624 <IKS02A1_MOTION_SENSOR_Init+0x208>)
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	0092      	lsls	r2, r2, #2
 8007468:	58d3      	ldr	r3, [r2, r3]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	4a6e      	ldr	r2, [pc, #440]	@ (8007628 <IKS02A1_MOTION_SENSOR_Init+0x20c>)
 800746e:	6879      	ldr	r1, [r7, #4]
 8007470:	0089      	lsls	r1, r1, #2
 8007472:	588a      	ldr	r2, [r1, r2]
 8007474:	210c      	movs	r1, #12
 8007476:	1879      	adds	r1, r7, r1
 8007478:	0010      	movs	r0, r2
 800747a:	4798      	blx	r3
 800747c:	1e03      	subs	r3, r0, #0
 800747e:	d002      	beq.n	8007486 <IKS02A1_MOTION_SENSOR_Init+0x6a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8007480:	2307      	movs	r3, #7
 8007482:	425b      	negs	r3, r3
 8007484:	e0c9      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
      }
      if (cap.Acc == 1U)
 8007486:	230c      	movs	r3, #12
 8007488:	18fb      	adds	r3, r7, r3
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d103      	bne.n	8007498 <IKS02A1_MOTION_SENSOR_Init+0x7c>
      {
        component_functions |= MOTION_ACCELERO;
 8007490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007492:	2202      	movs	r2, #2
 8007494:	4313      	orrs	r3, r2
 8007496:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 8007498:	230c      	movs	r3, #12
 800749a:	18fb      	adds	r3, r7, r3
 800749c:	785b      	ldrb	r3, [r3, #1]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d103      	bne.n	80074aa <IKS02A1_MOTION_SENSOR_Init+0x8e>
      {
        component_functions |= MOTION_GYRO;
 80074a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a4:	2201      	movs	r2, #1
 80074a6:	4313      	orrs	r3, r2
 80074a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 80074aa:	230c      	movs	r3, #12
 80074ac:	18fb      	adds	r3, r7, r3
 80074ae:	789b      	ldrb	r3, [r3, #2]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d000      	beq.n	80074b6 <IKS02A1_MOTION_SENSOR_Init+0x9a>
 80074b4:	e076      	b.n	80075a4 <IKS02A1_MOTION_SENSOR_Init+0x188>
      {
        component_functions |= MOTION_MAGNETO;
 80074b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b8:	2204      	movs	r2, #4
 80074ba:	4313      	orrs	r3, r2
 80074bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 80074be:	e071      	b.n	80075a4 <IKS02A1_MOTION_SENSOR_Init+0x188>
#endif

#if (USE_IKS02A1_MOTION_SENSOR_IIS2DLPC_0 == 1)
    case IKS02A1_IIS2DLPC_0:
      if (IIS2DLPC_0_Probe(Functions) != BSP_ERROR_NONE)
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	0018      	movs	r0, r3
 80074c4:	f000 faac 	bl	8007a20 <IIS2DLPC_0_Probe>
 80074c8:	1e03      	subs	r3, r0, #0
 80074ca:	d002      	beq.n	80074d2 <IKS02A1_MOTION_SENSOR_Init+0xb6>
      {
        return BSP_ERROR_NO_INIT;
 80074cc:	2301      	movs	r3, #1
 80074ce:	425b      	negs	r3, r3
 80074d0:	e0a3      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80074d2:	4b54      	ldr	r3, [pc, #336]	@ (8007624 <IKS02A1_MOTION_SENSOR_Init+0x208>)
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	0092      	lsls	r2, r2, #2
 80074d8:	58d3      	ldr	r3, [r2, r3]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	4a52      	ldr	r2, [pc, #328]	@ (8007628 <IKS02A1_MOTION_SENSOR_Init+0x20c>)
 80074de:	6879      	ldr	r1, [r7, #4]
 80074e0:	0089      	lsls	r1, r1, #2
 80074e2:	588a      	ldr	r2, [r1, r2]
 80074e4:	210c      	movs	r1, #12
 80074e6:	1879      	adds	r1, r7, r1
 80074e8:	0010      	movs	r0, r2
 80074ea:	4798      	blx	r3
 80074ec:	1e03      	subs	r3, r0, #0
 80074ee:	d002      	beq.n	80074f6 <IKS02A1_MOTION_SENSOR_Init+0xda>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80074f0:	2307      	movs	r3, #7
 80074f2:	425b      	negs	r3, r3
 80074f4:	e091      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
      }
      if (cap.Acc == 1U)
 80074f6:	230c      	movs	r3, #12
 80074f8:	18fb      	adds	r3, r7, r3
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d103      	bne.n	8007508 <IKS02A1_MOTION_SENSOR_Init+0xec>
      {
        component_functions |= MOTION_ACCELERO;
 8007500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007502:	2202      	movs	r2, #2
 8007504:	4313      	orrs	r3, r2
 8007506:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 8007508:	230c      	movs	r3, #12
 800750a:	18fb      	adds	r3, r7, r3
 800750c:	785b      	ldrb	r3, [r3, #1]
 800750e:	2b01      	cmp	r3, #1
 8007510:	d103      	bne.n	800751a <IKS02A1_MOTION_SENSOR_Init+0xfe>
      {
        component_functions |= MOTION_GYRO;
 8007512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007514:	2201      	movs	r2, #1
 8007516:	4313      	orrs	r3, r2
 8007518:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 800751a:	230c      	movs	r3, #12
 800751c:	18fb      	adds	r3, r7, r3
 800751e:	789b      	ldrb	r3, [r3, #2]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d141      	bne.n	80075a8 <IKS02A1_MOTION_SENSOR_Init+0x18c>
      {
        component_functions |= MOTION_MAGNETO;
 8007524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007526:	2204      	movs	r2, #4
 8007528:	4313      	orrs	r3, r2
 800752a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800752c:	e03c      	b.n	80075a8 <IKS02A1_MOTION_SENSOR_Init+0x18c>
#endif

#if (USE_IKS02A1_MOTION_SENSOR_IIS2MDC_0 == 1)
    case IKS02A1_IIS2MDC_0:
      if (IIS2MDC_0_Probe(Functions) != BSP_ERROR_NONE)
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	0018      	movs	r0, r3
 8007532:	f000 fb2d 	bl	8007b90 <IIS2MDC_0_Probe>
 8007536:	1e03      	subs	r3, r0, #0
 8007538:	d002      	beq.n	8007540 <IKS02A1_MOTION_SENSOR_Init+0x124>
      {
        return BSP_ERROR_NO_INIT;
 800753a:	2301      	movs	r3, #1
 800753c:	425b      	negs	r3, r3
 800753e:	e06c      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8007540:	4b38      	ldr	r3, [pc, #224]	@ (8007624 <IKS02A1_MOTION_SENSOR_Init+0x208>)
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	0092      	lsls	r2, r2, #2
 8007546:	58d3      	ldr	r3, [r2, r3]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	4a37      	ldr	r2, [pc, #220]	@ (8007628 <IKS02A1_MOTION_SENSOR_Init+0x20c>)
 800754c:	6879      	ldr	r1, [r7, #4]
 800754e:	0089      	lsls	r1, r1, #2
 8007550:	588a      	ldr	r2, [r1, r2]
 8007552:	210c      	movs	r1, #12
 8007554:	1879      	adds	r1, r7, r1
 8007556:	0010      	movs	r0, r2
 8007558:	4798      	blx	r3
 800755a:	1e03      	subs	r3, r0, #0
 800755c:	d002      	beq.n	8007564 <IKS02A1_MOTION_SENSOR_Init+0x148>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800755e:	2307      	movs	r3, #7
 8007560:	425b      	negs	r3, r3
 8007562:	e05a      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
      }
      if (cap.Acc == 1U)
 8007564:	230c      	movs	r3, #12
 8007566:	18fb      	adds	r3, r7, r3
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d103      	bne.n	8007576 <IKS02A1_MOTION_SENSOR_Init+0x15a>
      {
        component_functions |= MOTION_ACCELERO;
 800756e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007570:	2202      	movs	r2, #2
 8007572:	4313      	orrs	r3, r2
 8007574:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 8007576:	230c      	movs	r3, #12
 8007578:	18fb      	adds	r3, r7, r3
 800757a:	785b      	ldrb	r3, [r3, #1]
 800757c:	2b01      	cmp	r3, #1
 800757e:	d103      	bne.n	8007588 <IKS02A1_MOTION_SENSOR_Init+0x16c>
      {
        component_functions |= MOTION_GYRO;
 8007580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007582:	2201      	movs	r2, #1
 8007584:	4313      	orrs	r3, r2
 8007586:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 8007588:	230c      	movs	r3, #12
 800758a:	18fb      	adds	r3, r7, r3
 800758c:	789b      	ldrb	r3, [r3, #2]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d10c      	bne.n	80075ac <IKS02A1_MOTION_SENSOR_Init+0x190>
      {
        component_functions |= MOTION_MAGNETO;
 8007592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007594:	2204      	movs	r2, #4
 8007596:	4313      	orrs	r3, r2
 8007598:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800759a:	e007      	b.n	80075ac <IKS02A1_MOTION_SENSOR_Init+0x190>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800759c:	2302      	movs	r3, #2
 800759e:	425b      	negs	r3, r3
 80075a0:	637b      	str	r3, [r7, #52]	@ 0x34
      break;
 80075a2:	e004      	b.n	80075ae <IKS02A1_MOTION_SENSOR_Init+0x192>
      break;
 80075a4:	46c0      	nop			@ (mov r8, r8)
 80075a6:	e002      	b.n	80075ae <IKS02A1_MOTION_SENSOR_Init+0x192>
      break;
 80075a8:	46c0      	nop			@ (mov r8, r8)
 80075aa:	e000      	b.n	80075ae <IKS02A1_MOTION_SENSOR_Init+0x192>
      break;
 80075ac:	46c0      	nop			@ (mov r8, r8)
  }

  if (ret != BSP_ERROR_NONE)
 80075ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d001      	beq.n	80075b8 <IKS02A1_MOTION_SENSOR_Init+0x19c>
  {
    return ret;
 80075b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075b6:	e030      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
  }

  for (i = 0; i < IKS02A1_MOTION_FUNCTIONS_NBR; i++)
 80075b8:	2300      	movs	r3, #0
 80075ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075bc:	e029      	b.n	8007612 <IKS02A1_MOTION_SENSOR_Init+0x1f6>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075c2:	4013      	ands	r3, r2
 80075c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d11d      	bne.n	8007606 <IKS02A1_MOTION_SENSOR_Init+0x1ea>
 80075ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ce:	4013      	ands	r3, r2
 80075d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d117      	bne.n	8007606 <IKS02A1_MOTION_SENSOR_Init+0x1ea>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 80075d6:	4b15      	ldr	r3, [pc, #84]	@ (800762c <IKS02A1_MOTION_SENSOR_Init+0x210>)
 80075d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075da:	0092      	lsls	r2, r2, #2
 80075dc:	58d0      	ldr	r0, [r2, r3]
 80075de:	4914      	ldr	r1, [pc, #80]	@ (8007630 <IKS02A1_MOTION_SENSOR_Init+0x214>)
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	0013      	movs	r3, r2
 80075e4:	005b      	lsls	r3, r3, #1
 80075e6:	189b      	adds	r3, r3, r2
 80075e8:	181b      	adds	r3, r3, r0
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	585b      	ldr	r3, [r3, r1]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a0d      	ldr	r2, [pc, #52]	@ (8007628 <IKS02A1_MOTION_SENSOR_Init+0x20c>)
 80075f2:	6879      	ldr	r1, [r7, #4]
 80075f4:	0089      	lsls	r1, r1, #2
 80075f6:	588a      	ldr	r2, [r1, r2]
 80075f8:	0010      	movs	r0, r2
 80075fa:	4798      	blx	r3
 80075fc:	1e03      	subs	r3, r0, #0
 80075fe:	d002      	beq.n	8007606 <IKS02A1_MOTION_SENSOR_Init+0x1ea>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8007600:	2305      	movs	r3, #5
 8007602:	425b      	negs	r3, r3
 8007604:	e009      	b.n	800761a <IKS02A1_MOTION_SENSOR_Init+0x1fe>
      }
    }
    function = function << 1;
 8007606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007608:	005b      	lsls	r3, r3, #1
 800760a:	633b      	str	r3, [r7, #48]	@ 0x30
  for (i = 0; i < IKS02A1_MOTION_FUNCTIONS_NBR; i++)
 800760c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800760e:	3301      	adds	r3, #1
 8007610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007614:	2b02      	cmp	r3, #2
 8007616:	d9d2      	bls.n	80075be <IKS02A1_MOTION_SENSOR_Init+0x1a2>
  }

  return ret;
 8007618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800761a:	0018      	movs	r0, r3
 800761c:	46bd      	mov	sp, r7
 800761e:	b00e      	add	sp, #56	@ 0x38
 8007620:	bd80      	pop	{r7, pc}
 8007622:	46c0      	nop			@ (mov r8, r8)
 8007624:	20000218 	.word	0x20000218
 8007628:	200001e8 	.word	0x200001e8
 800762c:	200000c4 	.word	0x200000c4
 8007630:	200001f4 	.word	0x200001f4

08007634 <IKS02A1_MOTION_SENSOR_GetCapabilities>:
  * @param  Instance Motion sensor instance
  * @param  Capabilities pointer to motion sensor capabilities
  * @retval BSP status
  */
int32_t IKS02A1_MOTION_SENSOR_GetCapabilities(uint32_t Instance, IKS02A1_MOTION_SENSOR_Capabilities_t *Capabilities)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS02A1_MOTION_INSTANCES_NBR)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2b02      	cmp	r3, #2
 8007642:	d903      	bls.n	800764c <IKS02A1_MOTION_SENSOR_GetCapabilities+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8007644:	2302      	movs	r3, #2
 8007646:	425b      	negs	r3, r3
 8007648:	60fb      	str	r3, [r7, #12]
 800764a:	e013      	b.n	8007674 <IKS02A1_MOTION_SENSOR_GetCapabilities+0x40>
  }
  else if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], Capabilities) != BSP_ERROR_NONE)
 800764c:	4b0c      	ldr	r3, [pc, #48]	@ (8007680 <IKS02A1_MOTION_SENSOR_GetCapabilities+0x4c>)
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	0092      	lsls	r2, r2, #2
 8007652:	58d3      	ldr	r3, [r2, r3]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	4a0b      	ldr	r2, [pc, #44]	@ (8007684 <IKS02A1_MOTION_SENSOR_GetCapabilities+0x50>)
 8007658:	6879      	ldr	r1, [r7, #4]
 800765a:	0089      	lsls	r1, r1, #2
 800765c:	588a      	ldr	r2, [r1, r2]
 800765e:	6839      	ldr	r1, [r7, #0]
 8007660:	0010      	movs	r0, r2
 8007662:	4798      	blx	r3
 8007664:	1e03      	subs	r3, r0, #0
 8007666:	d003      	beq.n	8007670 <IKS02A1_MOTION_SENSOR_GetCapabilities+0x3c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007668:	2307      	movs	r3, #7
 800766a:	425b      	negs	r3, r3
 800766c:	60fb      	str	r3, [r7, #12]
 800766e:	e001      	b.n	8007674 <IKS02A1_MOTION_SENSOR_GetCapabilities+0x40>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8007670:	2300      	movs	r3, #0
 8007672:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8007674:	68fb      	ldr	r3, [r7, #12]
}
 8007676:	0018      	movs	r0, r3
 8007678:	46bd      	mov	sp, r7
 800767a:	b004      	add	sp, #16
 800767c:	bd80      	pop	{r7, pc}
 800767e:	46c0      	nop			@ (mov r8, r8)
 8007680:	20000218 	.word	0x20000218
 8007684:	200001e8 	.word	0x200001e8

08007688 <IKS02A1_MOTION_SENSOR_ReadID>:
  * @param  Instance Motion sensor instance
  * @param  Id WHOAMI value
  * @retval BSP status
  */
int32_t IKS02A1_MOTION_SENSOR_ReadID(uint32_t Instance, uint8_t *Id)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS02A1_MOTION_INSTANCES_NBR)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2b02      	cmp	r3, #2
 8007696:	d903      	bls.n	80076a0 <IKS02A1_MOTION_SENSOR_ReadID+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8007698:	2302      	movs	r3, #2
 800769a:	425b      	negs	r3, r3
 800769c:	60fb      	str	r3, [r7, #12]
 800769e:	e013      	b.n	80076c8 <IKS02A1_MOTION_SENSOR_ReadID+0x40>
  }
  else if (MotionDrv[Instance]->ReadID(MotionCompObj[Instance], Id) != BSP_ERROR_NONE)
 80076a0:	4b0c      	ldr	r3, [pc, #48]	@ (80076d4 <IKS02A1_MOTION_SENSOR_ReadID+0x4c>)
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	0092      	lsls	r2, r2, #2
 80076a6:	58d3      	ldr	r3, [r2, r3]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	4a0b      	ldr	r2, [pc, #44]	@ (80076d8 <IKS02A1_MOTION_SENSOR_ReadID+0x50>)
 80076ac:	6879      	ldr	r1, [r7, #4]
 80076ae:	0089      	lsls	r1, r1, #2
 80076b0:	588a      	ldr	r2, [r1, r2]
 80076b2:	6839      	ldr	r1, [r7, #0]
 80076b4:	0010      	movs	r0, r2
 80076b6:	4798      	blx	r3
 80076b8:	1e03      	subs	r3, r0, #0
 80076ba:	d003      	beq.n	80076c4 <IKS02A1_MOTION_SENSOR_ReadID+0x3c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80076bc:	2307      	movs	r3, #7
 80076be:	425b      	negs	r3, r3
 80076c0:	60fb      	str	r3, [r7, #12]
 80076c2:	e001      	b.n	80076c8 <IKS02A1_MOTION_SENSOR_ReadID+0x40>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 80076c4:	2300      	movs	r3, #0
 80076c6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80076c8:	68fb      	ldr	r3, [r7, #12]
}
 80076ca:	0018      	movs	r0, r3
 80076cc:	46bd      	mov	sp, r7
 80076ce:	b004      	add	sp, #16
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	46c0      	nop			@ (mov r8, r8)
 80076d4:	20000218 	.word	0x20000218
 80076d8:	200001e8 	.word	0x200001e8

080076dc <IKS02A1_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Axes pointer to axes data structure
  * @retval BSP status
  */
int32_t IKS02A1_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS02A1_MOTION_SENSOR_Axes_t *Axes)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b086      	sub	sp, #24
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS02A1_MOTION_INSTANCES_NBR)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d903      	bls.n	80076f6 <IKS02A1_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80076ee:	2302      	movs	r3, #2
 80076f0:	425b      	negs	r3, r3
 80076f2:	617b      	str	r3, [r7, #20]
 80076f4:	e028      	b.n	8007748 <IKS02A1_MOTION_SENSOR_GetAxes+0x6c>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 80076f6:	4b17      	ldr	r3, [pc, #92]	@ (8007754 <IKS02A1_MOTION_SENSOR_GetAxes+0x78>)
 80076f8:	68fa      	ldr	r2, [r7, #12]
 80076fa:	0092      	lsls	r2, r2, #2
 80076fc:	58d3      	ldr	r3, [r2, r3]
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	4013      	ands	r3, r2
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	429a      	cmp	r2, r3
 8007706:	d11c      	bne.n	8007742 <IKS02A1_MOTION_SENSOR_GetAxes+0x66>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 8007708:	4b13      	ldr	r3, [pc, #76]	@ (8007758 <IKS02A1_MOTION_SENSOR_GetAxes+0x7c>)
 800770a:	68ba      	ldr	r2, [r7, #8]
 800770c:	0092      	lsls	r2, r2, #2
 800770e:	58d0      	ldr	r0, [r2, r3]
 8007710:	4912      	ldr	r1, [pc, #72]	@ (800775c <IKS02A1_MOTION_SENSOR_GetAxes+0x80>)
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	0013      	movs	r3, r2
 8007716:	005b      	lsls	r3, r3, #1
 8007718:	189b      	adds	r3, r3, r2
 800771a:	181b      	adds	r3, r3, r0
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	585b      	ldr	r3, [r3, r1]
 8007720:	69db      	ldr	r3, [r3, #28]
 8007722:	4a0f      	ldr	r2, [pc, #60]	@ (8007760 <IKS02A1_MOTION_SENSOR_GetAxes+0x84>)
 8007724:	68f9      	ldr	r1, [r7, #12]
 8007726:	0089      	lsls	r1, r1, #2
 8007728:	588a      	ldr	r2, [r1, r2]
 800772a:	6879      	ldr	r1, [r7, #4]
 800772c:	0010      	movs	r0, r2
 800772e:	4798      	blx	r3
 8007730:	1e03      	subs	r3, r0, #0
 8007732:	d003      	beq.n	800773c <IKS02A1_MOTION_SENSOR_GetAxes+0x60>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007734:	2305      	movs	r3, #5
 8007736:	425b      	negs	r3, r3
 8007738:	617b      	str	r3, [r7, #20]
 800773a:	e005      	b.n	8007748 <IKS02A1_MOTION_SENSOR_GetAxes+0x6c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800773c:	2300      	movs	r3, #0
 800773e:	617b      	str	r3, [r7, #20]
 8007740:	e002      	b.n	8007748 <IKS02A1_MOTION_SENSOR_GetAxes+0x6c>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8007742:	2302      	movs	r3, #2
 8007744:	425b      	negs	r3, r3
 8007746:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8007748:	697b      	ldr	r3, [r7, #20]
}
 800774a:	0018      	movs	r0, r3
 800774c:	46bd      	mov	sp, r7
 800774e:	b006      	add	sp, #24
 8007750:	bd80      	pop	{r7, pc}
 8007752:	46c0      	nop			@ (mov r8, r8)
 8007754:	20000224 	.word	0x20000224
 8007758:	200000c4 	.word	0x200000c4
 800775c:	200001f4 	.word	0x200001f4
 8007760:	200001e8 	.word	0x200001e8

08007764 <IKS02A1_MOTION_SENSOR_GetOutputDataRate>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Odr pointer to Output Data Rate read value
  * @retval BSP status
  */
int32_t IKS02A1_MOTION_SENSOR_GetOutputDataRate(uint32_t Instance, uint32_t Function, float_t *Odr)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b086      	sub	sp, #24
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS02A1_MOTION_INSTANCES_NBR)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2b02      	cmp	r3, #2
 8007774:	d903      	bls.n	800777e <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8007776:	2302      	movs	r3, #2
 8007778:	425b      	negs	r3, r3
 800777a:	617b      	str	r3, [r7, #20]
 800777c:	e028      	b.n	80077d0 <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x6c>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800777e:	4b17      	ldr	r3, [pc, #92]	@ (80077dc <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x78>)
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	0092      	lsls	r2, r2, #2
 8007784:	58d3      	ldr	r3, [r2, r3]
 8007786:	68ba      	ldr	r2, [r7, #8]
 8007788:	4013      	ands	r3, r2
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	429a      	cmp	r2, r3
 800778e:	d11c      	bne.n	80077ca <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x66>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 8007790:	4b13      	ldr	r3, [pc, #76]	@ (80077e0 <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x7c>)
 8007792:	68ba      	ldr	r2, [r7, #8]
 8007794:	0092      	lsls	r2, r2, #2
 8007796:	58d0      	ldr	r0, [r2, r3]
 8007798:	4912      	ldr	r1, [pc, #72]	@ (80077e4 <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x80>)
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	0013      	movs	r3, r2
 800779e:	005b      	lsls	r3, r3, #1
 80077a0:	189b      	adds	r3, r3, r2
 80077a2:	181b      	adds	r3, r3, r0
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	585b      	ldr	r3, [r3, r1]
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	4a0f      	ldr	r2, [pc, #60]	@ (80077e8 <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x84>)
 80077ac:	68f9      	ldr	r1, [r7, #12]
 80077ae:	0089      	lsls	r1, r1, #2
 80077b0:	588a      	ldr	r2, [r1, r2]
 80077b2:	6879      	ldr	r1, [r7, #4]
 80077b4:	0010      	movs	r0, r2
 80077b6:	4798      	blx	r3
 80077b8:	1e03      	subs	r3, r0, #0
 80077ba:	d003      	beq.n	80077c4 <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x60>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80077bc:	2305      	movs	r3, #5
 80077be:	425b      	negs	r3, r3
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	e005      	b.n	80077d0 <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x6c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
 80077c8:	e002      	b.n	80077d0 <IKS02A1_MOTION_SENSOR_GetOutputDataRate+0x6c>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80077ca:	2302      	movs	r3, #2
 80077cc:	425b      	negs	r3, r3
 80077ce:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80077d0:	697b      	ldr	r3, [r7, #20]
}
 80077d2:	0018      	movs	r0, r3
 80077d4:	46bd      	mov	sp, r7
 80077d6:	b006      	add	sp, #24
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	46c0      	nop			@ (mov r8, r8)
 80077dc:	20000224 	.word	0x20000224
 80077e0:	200000c4 	.word	0x200000c4
 80077e4:	200001f4 	.word	0x200001f4
 80077e8:	200001e8 	.word	0x200001e8

080077ec <IKS02A1_MOTION_SENSOR_GetFullScale>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Fullscale pointer to Fullscale read value
  * @retval BSP status
  */
int32_t IKS02A1_MOTION_SENSOR_GetFullScale(uint32_t Instance, uint32_t Function, int32_t *Fullscale)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b086      	sub	sp, #24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	60b9      	str	r1, [r7, #8]
 80077f6:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS02A1_MOTION_INSTANCES_NBR)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	d903      	bls.n	8007806 <IKS02A1_MOTION_SENSOR_GetFullScale+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80077fe:	2302      	movs	r3, #2
 8007800:	425b      	negs	r3, r3
 8007802:	617b      	str	r3, [r7, #20]
 8007804:	e028      	b.n	8007858 <IKS02A1_MOTION_SENSOR_GetFullScale+0x6c>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8007806:	4b17      	ldr	r3, [pc, #92]	@ (8007864 <IKS02A1_MOTION_SENSOR_GetFullScale+0x78>)
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	0092      	lsls	r2, r2, #2
 800780c:	58d3      	ldr	r3, [r2, r3]
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	4013      	ands	r3, r2
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	429a      	cmp	r2, r3
 8007816:	d11c      	bne.n	8007852 <IKS02A1_MOTION_SENSOR_GetFullScale+0x66>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetFullScale(MotionCompObj[Instance],
 8007818:	4b13      	ldr	r3, [pc, #76]	@ (8007868 <IKS02A1_MOTION_SENSOR_GetFullScale+0x7c>)
 800781a:	68ba      	ldr	r2, [r7, #8]
 800781c:	0092      	lsls	r2, r2, #2
 800781e:	58d0      	ldr	r0, [r2, r3]
 8007820:	4912      	ldr	r1, [pc, #72]	@ (800786c <IKS02A1_MOTION_SENSOR_GetFullScale+0x80>)
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	0013      	movs	r3, r2
 8007826:	005b      	lsls	r3, r3, #1
 8007828:	189b      	adds	r3, r3, r2
 800782a:	181b      	adds	r3, r3, r0
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	585b      	ldr	r3, [r3, r1]
 8007830:	695b      	ldr	r3, [r3, #20]
 8007832:	4a0f      	ldr	r2, [pc, #60]	@ (8007870 <IKS02A1_MOTION_SENSOR_GetFullScale+0x84>)
 8007834:	68f9      	ldr	r1, [r7, #12]
 8007836:	0089      	lsls	r1, r1, #2
 8007838:	588a      	ldr	r2, [r1, r2]
 800783a:	6879      	ldr	r1, [r7, #4]
 800783c:	0010      	movs	r0, r2
 800783e:	4798      	blx	r3
 8007840:	1e03      	subs	r3, r0, #0
 8007842:	d003      	beq.n	800784c <IKS02A1_MOTION_SENSOR_GetFullScale+0x60>
                                                                         Fullscale) != BSP_ERROR_NONE)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007844:	2305      	movs	r3, #5
 8007846:	425b      	negs	r3, r3
 8007848:	617b      	str	r3, [r7, #20]
 800784a:	e005      	b.n	8007858 <IKS02A1_MOTION_SENSOR_GetFullScale+0x6c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800784c:	2300      	movs	r3, #0
 800784e:	617b      	str	r3, [r7, #20]
 8007850:	e002      	b.n	8007858 <IKS02A1_MOTION_SENSOR_GetFullScale+0x6c>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8007852:	2302      	movs	r3, #2
 8007854:	425b      	negs	r3, r3
 8007856:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8007858:	697b      	ldr	r3, [r7, #20]
}
 800785a:	0018      	movs	r0, r3
 800785c:	46bd      	mov	sp, r7
 800785e:	b006      	add	sp, #24
 8007860:	bd80      	pop	{r7, pc}
 8007862:	46c0      	nop			@ (mov r8, r8)
 8007864:	20000224 	.word	0x20000224
 8007868:	200000c4 	.word	0x200000c4
 800786c:	200001f4 	.word	0x200001f4
 8007870:	200001e8 	.word	0x200001e8

08007874 <ISM330DHCX_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 0 if component ID is OK
  * @retval BSP status
  */
static int32_t ISM330DHCX_0_Probe(uint32_t Functions)
{
 8007874:	b590      	push	{r4, r7, lr}
 8007876:	b095      	sub	sp, #84	@ 0x54
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  ISM330DHCX_IO_t            io_ctx;
  uint8_t                    id;
  static ISM330DHCX_Object_t ism330dhcx_obj_0;
  ISM330DHCX_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 800787c:	2300      	movs	r3, #0
 800787e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = ISM330DHCX_I2C_BUS; /* I2C */
 8007880:	212c      	movs	r1, #44	@ 0x2c
 8007882:	187b      	adds	r3, r7, r1
 8007884:	2200      	movs	r2, #0
 8007886:	609a      	str	r2, [r3, #8]
  io_ctx.Address     = ISM330DHCX_I2C_ADD_H;
 8007888:	187b      	adds	r3, r7, r1
 800788a:	22d7      	movs	r2, #215	@ 0xd7
 800788c:	731a      	strb	r2, [r3, #12]
  io_ctx.Init        = IKS02A1_I2C_INIT;
 800788e:	187b      	adds	r3, r7, r1
 8007890:	4a54      	ldr	r2, [pc, #336]	@ (80079e4 <ISM330DHCX_0_Probe+0x170>)
 8007892:	601a      	str	r2, [r3, #0]
  io_ctx.DeInit      = IKS02A1_I2C_DEINIT;
 8007894:	187b      	adds	r3, r7, r1
 8007896:	4a54      	ldr	r2, [pc, #336]	@ (80079e8 <ISM330DHCX_0_Probe+0x174>)
 8007898:	605a      	str	r2, [r3, #4]
  io_ctx.ReadReg     = IKS02A1_I2C_READ_REG;
 800789a:	187b      	adds	r3, r7, r1
 800789c:	4a53      	ldr	r2, [pc, #332]	@ (80079ec <ISM330DHCX_0_Probe+0x178>)
 800789e:	615a      	str	r2, [r3, #20]
  io_ctx.WriteReg    = IKS02A1_I2C_WRITE_REG;
 80078a0:	187b      	adds	r3, r7, r1
 80078a2:	4a53      	ldr	r2, [pc, #332]	@ (80079f0 <ISM330DHCX_0_Probe+0x17c>)
 80078a4:	611a      	str	r2, [r3, #16]
  io_ctx.GetTick     = IKS02A1_GET_TICK;
 80078a6:	187b      	adds	r3, r7, r1
 80078a8:	4a52      	ldr	r2, [pc, #328]	@ (80079f4 <ISM330DHCX_0_Probe+0x180>)
 80078aa:	619a      	str	r2, [r3, #24]
  io_ctx.Delay       = IKS02A1_DELAY;
 80078ac:	187b      	adds	r3, r7, r1
 80078ae:	4a52      	ldr	r2, [pc, #328]	@ (80079f8 <ISM330DHCX_0_Probe+0x184>)
 80078b0:	61da      	str	r2, [r3, #28]

  if (ISM330DHCX_RegisterBusIO(&ism330dhcx_obj_0, &io_ctx) != ISM330DHCX_OK)
 80078b2:	187a      	adds	r2, r7, r1
 80078b4:	4b51      	ldr	r3, [pc, #324]	@ (80079fc <ISM330DHCX_0_Probe+0x188>)
 80078b6:	0011      	movs	r1, r2
 80078b8:	0018      	movs	r0, r3
 80078ba:	f7fd fd45 	bl	8005348 <ISM330DHCX_RegisterBusIO>
 80078be:	1e03      	subs	r3, r0, #0
 80078c0:	d003      	beq.n	80078ca <ISM330DHCX_0_Probe+0x56>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80078c2:	2307      	movs	r3, #7
 80078c4:	425b      	negs	r3, r3
 80078c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078c8:	e086      	b.n	80079d8 <ISM330DHCX_0_Probe+0x164>
  }
  else if (ISM330DHCX_Set_Mem_Bank(&ism330dhcx_obj_0, ISM330DHCX_USER_BANK) != ISM330DHCX_OK)
 80078ca:	4b4c      	ldr	r3, [pc, #304]	@ (80079fc <ISM330DHCX_0_Probe+0x188>)
 80078cc:	2100      	movs	r1, #0
 80078ce:	0018      	movs	r0, r3
 80078d0:	f7fe faf4 	bl	8005ebc <ISM330DHCX_Set_Mem_Bank>
 80078d4:	1e03      	subs	r3, r0, #0
 80078d6:	d003      	beq.n	80078e0 <ISM330DHCX_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80078d8:	2307      	movs	r3, #7
 80078da:	425b      	negs	r3, r3
 80078dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078de:	e07b      	b.n	80079d8 <ISM330DHCX_0_Probe+0x164>
  }
  else if (ISM330DHCX_ReadID(&ism330dhcx_obj_0, &id) != ISM330DHCX_OK)
 80078e0:	232b      	movs	r3, #43	@ 0x2b
 80078e2:	18fa      	adds	r2, r7, r3
 80078e4:	4b45      	ldr	r3, [pc, #276]	@ (80079fc <ISM330DHCX_0_Probe+0x188>)
 80078e6:	0011      	movs	r1, r2
 80078e8:	0018      	movs	r0, r3
 80078ea:	f7fd fe4b 	bl	8005584 <ISM330DHCX_ReadID>
 80078ee:	1e03      	subs	r3, r0, #0
 80078f0:	d003      	beq.n	80078fa <ISM330DHCX_0_Probe+0x86>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80078f2:	2307      	movs	r3, #7
 80078f4:	425b      	negs	r3, r3
 80078f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078f8:	e06e      	b.n	80079d8 <ISM330DHCX_0_Probe+0x164>
  }
  else if (id != ISM330DHCX_ID)
 80078fa:	232b      	movs	r3, #43	@ 0x2b
 80078fc:	18fb      	adds	r3, r7, r3
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	2b6b      	cmp	r3, #107	@ 0x6b
 8007902:	d003      	beq.n	800790c <ISM330DHCX_0_Probe+0x98>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007904:	2307      	movs	r3, #7
 8007906:	425b      	negs	r3, r3
 8007908:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800790a:	e065      	b.n	80079d8 <ISM330DHCX_0_Probe+0x164>
  }
  else
  {
    (void)ISM330DHCX_GetCapabilities(&ism330dhcx_obj_0, &cap);
 800790c:	240c      	movs	r4, #12
 800790e:	193a      	adds	r2, r7, r4
 8007910:	4b3a      	ldr	r3, [pc, #232]	@ (80079fc <ISM330DHCX_0_Probe+0x188>)
 8007912:	0011      	movs	r1, r2
 8007914:	0018      	movs	r0, r3
 8007916:	f7fd fe4b 	bl	80055b0 <ISM330DHCX_GetCapabilities>
    MotionCtx[IKS02A1_ISM330DHCX_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800791a:	0021      	movs	r1, r4
 800791c:	187b      	adds	r3, r7, r1
 800791e:	785b      	ldrb	r3, [r3, #1]
 8007920:	001a      	movs	r2, r3
 8007922:	187b      	adds	r3, r7, r1
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	005b      	lsls	r3, r3, #1
 8007928:	431a      	orrs	r2, r3
 800792a:	187b      	adds	r3, r7, r1
 800792c:	789b      	ldrb	r3, [r3, #2]
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	431a      	orrs	r2, r3
 8007932:	4b33      	ldr	r3, [pc, #204]	@ (8007a00 <ISM330DHCX_0_Probe+0x18c>)
 8007934:	601a      	str	r2, [r3, #0]

    MotionCompObj[IKS02A1_ISM330DHCX_0] = &ism330dhcx_obj_0;
 8007936:	4b33      	ldr	r3, [pc, #204]	@ (8007a04 <ISM330DHCX_0_Probe+0x190>)
 8007938:	4a30      	ldr	r2, [pc, #192]	@ (80079fc <ISM330DHCX_0_Probe+0x188>)
 800793a:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS02A1_ISM330DHCX_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&ISM330DHCX_COMMON_Driver;
 800793c:	4b32      	ldr	r3, [pc, #200]	@ (8007a08 <ISM330DHCX_0_Probe+0x194>)
 800793e:	4a33      	ldr	r2, [pc, #204]	@ (8007a0c <ISM330DHCX_0_Probe+0x198>)
 8007940:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 8007942:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007944:	2b00      	cmp	r3, #0
 8007946:	d11c      	bne.n	8007982 <ISM330DHCX_0_Probe+0x10e>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	4013      	ands	r3, r2
 800794e:	d018      	beq.n	8007982 <ISM330DHCX_0_Probe+0x10e>
 8007950:	187b      	adds	r3, r7, r1
 8007952:	785b      	ldrb	r3, [r3, #1]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d114      	bne.n	8007982 <ISM330DHCX_0_Probe+0x10e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_ISM330DHCX_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&ISM330DHCX_GYRO_Driver;
 8007958:	4b2d      	ldr	r3, [pc, #180]	@ (8007a10 <ISM330DHCX_0_Probe+0x19c>)
 800795a:	685a      	ldr	r2, [r3, #4]
 800795c:	4b2d      	ldr	r3, [pc, #180]	@ (8007a14 <ISM330DHCX_0_Probe+0x1a0>)
 800795e:	0092      	lsls	r2, r2, #2
 8007960:	492d      	ldr	r1, [pc, #180]	@ (8007a18 <ISM330DHCX_0_Probe+0x1a4>)
 8007962:	50d1      	str	r1, [r2, r3]

      if (MotionDrv[IKS02A1_ISM330DHCX_0]->Init(MotionCompObj[IKS02A1_ISM330DHCX_0]) != ISM330DHCX_OK)
 8007964:	4b28      	ldr	r3, [pc, #160]	@ (8007a08 <ISM330DHCX_0_Probe+0x194>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	4b26      	ldr	r3, [pc, #152]	@ (8007a04 <ISM330DHCX_0_Probe+0x190>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	0018      	movs	r0, r3
 8007970:	4790      	blx	r2
 8007972:	1e03      	subs	r3, r0, #0
 8007974:	d003      	beq.n	800797e <ISM330DHCX_0_Probe+0x10a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007976:	2305      	movs	r3, #5
 8007978:	425b      	negs	r3, r3
 800797a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800797c:	e001      	b.n	8007982 <ISM330DHCX_0_Probe+0x10e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800797e:	2300      	movs	r3, #0
 8007980:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8007982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007984:	2b00      	cmp	r3, #0
 8007986:	d11d      	bne.n	80079c4 <ISM330DHCX_0_Probe+0x150>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2202      	movs	r2, #2
 800798c:	4013      	ands	r3, r2
 800798e:	d019      	beq.n	80079c4 <ISM330DHCX_0_Probe+0x150>
 8007990:	230c      	movs	r3, #12
 8007992:	18fb      	adds	r3, r7, r3
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	2b01      	cmp	r3, #1
 8007998:	d114      	bne.n	80079c4 <ISM330DHCX_0_Probe+0x150>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_ISM330DHCX_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800799a:	4b1d      	ldr	r3, [pc, #116]	@ (8007a10 <ISM330DHCX_0_Probe+0x19c>)
 800799c:	689a      	ldr	r2, [r3, #8]
 800799e:	4b1d      	ldr	r3, [pc, #116]	@ (8007a14 <ISM330DHCX_0_Probe+0x1a0>)
 80079a0:	0092      	lsls	r2, r2, #2
 80079a2:	491e      	ldr	r1, [pc, #120]	@ (8007a1c <ISM330DHCX_0_Probe+0x1a8>)
 80079a4:	50d1      	str	r1, [r2, r3]
                                                                              void *)&ISM330DHCX_ACC_Driver;

      if (MotionDrv[IKS02A1_ISM330DHCX_0]->Init(MotionCompObj[IKS02A1_ISM330DHCX_0]) != ISM330DHCX_OK)
 80079a6:	4b18      	ldr	r3, [pc, #96]	@ (8007a08 <ISM330DHCX_0_Probe+0x194>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	4b15      	ldr	r3, [pc, #84]	@ (8007a04 <ISM330DHCX_0_Probe+0x190>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	0018      	movs	r0, r3
 80079b2:	4790      	blx	r2
 80079b4:	1e03      	subs	r3, r0, #0
 80079b6:	d003      	beq.n	80079c0 <ISM330DHCX_0_Probe+0x14c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80079b8:	2305      	movs	r3, #5
 80079ba:	425b      	negs	r3, r3
 80079bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079be:	e001      	b.n	80079c4 <ISM330DHCX_0_Probe+0x150>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80079c0:	2300      	movs	r3, #0
 80079c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 80079c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d106      	bne.n	80079d8 <ISM330DHCX_0_Probe+0x164>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2204      	movs	r2, #4
 80079ce:	4013      	ands	r3, r2
 80079d0:	d002      	beq.n	80079d8 <ISM330DHCX_0_Probe+0x164>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80079d2:	2305      	movs	r3, #5
 80079d4:	425b      	negs	r3, r3
 80079d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }
  return ret;
 80079d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 80079da:	0018      	movs	r0, r3
 80079dc:	46bd      	mov	sp, r7
 80079de:	b015      	add	sp, #84	@ 0x54
 80079e0:	bd90      	pop	{r4, r7, pc}
 80079e2:	46c0      	nop			@ (mov r8, r8)
 80079e4:	080030c1 	.word	0x080030c1
 80079e8:	0800313d 	.word	0x0800313d
 80079ec:	08003205 	.word	0x08003205
 80079f0:	0800318d 	.word	0x0800318d
 80079f4:	0800327d 	.word	0x0800327d
 80079f8:	08008269 	.word	0x08008269
 80079fc:	20000230 	.word	0x20000230
 8007a00:	20000224 	.word	0x20000224
 8007a04:	200001e8 	.word	0x200001e8
 8007a08:	20000218 	.word	0x20000218
 8007a0c:	2000006c 	.word	0x2000006c
 8007a10:	200000c4 	.word	0x200000c4
 8007a14:	200001f4 	.word	0x200001f4
 8007a18:	200000a0 	.word	0x200000a0
 8007a1c:	2000007c 	.word	0x2000007c

08007a20 <IIS2DLPC_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 0 if component ID is OK
  * @retval BSP status
  */
static int32_t IIS2DLPC_0_Probe(uint32_t Functions)
{
 8007a20:	b590      	push	{r4, r7, lr}
 8007a22:	b095      	sub	sp, #84	@ 0x54
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  IIS2DLPC_IO_t            io_ctx;
  uint8_t                  id;
  static IIS2DLPC_Object_t iis2dlpc_obj_0;
  IIS2DLPC_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = IIS2DLPC_I2C_BUS; /* I2C */
 8007a2c:	212c      	movs	r1, #44	@ 0x2c
 8007a2e:	187b      	adds	r3, r7, r1
 8007a30:	2200      	movs	r2, #0
 8007a32:	609a      	str	r2, [r3, #8]
  io_ctx.Address     = IIS2DLPC_I2C_ADD_H;
 8007a34:	187b      	adds	r3, r7, r1
 8007a36:	2233      	movs	r2, #51	@ 0x33
 8007a38:	731a      	strb	r2, [r3, #12]
  io_ctx.Init        = IKS02A1_I2C_INIT;
 8007a3a:	187b      	adds	r3, r7, r1
 8007a3c:	4a46      	ldr	r2, [pc, #280]	@ (8007b58 <IIS2DLPC_0_Probe+0x138>)
 8007a3e:	601a      	str	r2, [r3, #0]
  io_ctx.DeInit      = IKS02A1_I2C_DEINIT;
 8007a40:	187b      	adds	r3, r7, r1
 8007a42:	4a46      	ldr	r2, [pc, #280]	@ (8007b5c <IIS2DLPC_0_Probe+0x13c>)
 8007a44:	605a      	str	r2, [r3, #4]
  io_ctx.ReadReg     = IKS02A1_I2C_READ_REG;
 8007a46:	187b      	adds	r3, r7, r1
 8007a48:	4a45      	ldr	r2, [pc, #276]	@ (8007b60 <IIS2DLPC_0_Probe+0x140>)
 8007a4a:	615a      	str	r2, [r3, #20]
  io_ctx.WriteReg    = IKS02A1_I2C_WRITE_REG;
 8007a4c:	187b      	adds	r3, r7, r1
 8007a4e:	4a45      	ldr	r2, [pc, #276]	@ (8007b64 <IIS2DLPC_0_Probe+0x144>)
 8007a50:	611a      	str	r2, [r3, #16]
  io_ctx.GetTick     = IKS02A1_GET_TICK;
 8007a52:	187b      	adds	r3, r7, r1
 8007a54:	4a44      	ldr	r2, [pc, #272]	@ (8007b68 <IIS2DLPC_0_Probe+0x148>)
 8007a56:	619a      	str	r2, [r3, #24]
  io_ctx.Delay       = IKS02A1_DELAY;
 8007a58:	187b      	adds	r3, r7, r1
 8007a5a:	4a44      	ldr	r2, [pc, #272]	@ (8007b6c <IIS2DLPC_0_Probe+0x14c>)
 8007a5c:	61da      	str	r2, [r3, #28]

  if (IIS2DLPC_RegisterBusIO(&iis2dlpc_obj_0, &io_ctx) != IIS2DLPC_OK)
 8007a5e:	187a      	adds	r2, r7, r1
 8007a60:	4b43      	ldr	r3, [pc, #268]	@ (8007b70 <IIS2DLPC_0_Probe+0x150>)
 8007a62:	0011      	movs	r1, r2
 8007a64:	0018      	movs	r0, r3
 8007a66:	f7fb fdc1 	bl	80035ec <IIS2DLPC_RegisterBusIO>
 8007a6a:	1e03      	subs	r3, r0, #0
 8007a6c:	d003      	beq.n	8007a76 <IIS2DLPC_0_Probe+0x56>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007a6e:	2307      	movs	r3, #7
 8007a70:	425b      	negs	r3, r3
 8007a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a74:	e06a      	b.n	8007b4c <IIS2DLPC_0_Probe+0x12c>
  }
  else if (IIS2DLPC_ReadID(&iis2dlpc_obj_0, &id) != IIS2DLPC_OK)
 8007a76:	232b      	movs	r3, #43	@ 0x2b
 8007a78:	18fa      	adds	r2, r7, r3
 8007a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8007b70 <IIS2DLPC_0_Probe+0x150>)
 8007a7c:	0011      	movs	r1, r2
 8007a7e:	0018      	movs	r0, r3
 8007a80:	f7fb fe9b 	bl	80037ba <IIS2DLPC_ReadID>
 8007a84:	1e03      	subs	r3, r0, #0
 8007a86:	d003      	beq.n	8007a90 <IIS2DLPC_0_Probe+0x70>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007a88:	2307      	movs	r3, #7
 8007a8a:	425b      	negs	r3, r3
 8007a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a8e:	e05d      	b.n	8007b4c <IIS2DLPC_0_Probe+0x12c>
  }
  else if (id != IIS2DLPC_ID)
 8007a90:	232b      	movs	r3, #43	@ 0x2b
 8007a92:	18fb      	adds	r3, r7, r3
 8007a94:	781b      	ldrb	r3, [r3, #0]
 8007a96:	2b44      	cmp	r3, #68	@ 0x44
 8007a98:	d003      	beq.n	8007aa2 <IIS2DLPC_0_Probe+0x82>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007a9a:	2307      	movs	r3, #7
 8007a9c:	425b      	negs	r3, r3
 8007a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aa0:	e054      	b.n	8007b4c <IIS2DLPC_0_Probe+0x12c>
  }
  else
  {
    (void)IIS2DLPC_GetCapabilities(&iis2dlpc_obj_0, &cap);
 8007aa2:	240c      	movs	r4, #12
 8007aa4:	193a      	adds	r2, r7, r4
 8007aa6:	4b32      	ldr	r3, [pc, #200]	@ (8007b70 <IIS2DLPC_0_Probe+0x150>)
 8007aa8:	0011      	movs	r1, r2
 8007aaa:	0018      	movs	r0, r3
 8007aac:	f7fb fe9c 	bl	80037e8 <IIS2DLPC_GetCapabilities>
    MotionCtx[IKS02A1_IIS2DLPC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8007ab0:	0021      	movs	r1, r4
 8007ab2:	187b      	adds	r3, r7, r1
 8007ab4:	785b      	ldrb	r3, [r3, #1]
 8007ab6:	001a      	movs	r2, r3
 8007ab8:	187b      	adds	r3, r7, r1
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	005b      	lsls	r3, r3, #1
 8007abe:	431a      	orrs	r2, r3
 8007ac0:	187b      	adds	r3, r7, r1
 8007ac2:	789b      	ldrb	r3, [r3, #2]
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	431a      	orrs	r2, r3
 8007ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8007b74 <IIS2DLPC_0_Probe+0x154>)
 8007aca:	605a      	str	r2, [r3, #4]

    MotionCompObj[IKS02A1_IIS2DLPC_0] = &iis2dlpc_obj_0;
 8007acc:	4b2a      	ldr	r3, [pc, #168]	@ (8007b78 <IIS2DLPC_0_Probe+0x158>)
 8007ace:	4a28      	ldr	r2, [pc, #160]	@ (8007b70 <IIS2DLPC_0_Probe+0x150>)
 8007ad0:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS02A1_IIS2DLPC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&IIS2DLPC_COMMON_Driver;
 8007ad2:	4b2a      	ldr	r3, [pc, #168]	@ (8007b7c <IIS2DLPC_0_Probe+0x15c>)
 8007ad4:	4a2a      	ldr	r2, [pc, #168]	@ (8007b80 <IIS2DLPC_0_Probe+0x160>)
 8007ad6:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 8007ad8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d10a      	bne.n	8007af4 <IIS2DLPC_0_Probe+0xd4>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	d006      	beq.n	8007af4 <IIS2DLPC_0_Probe+0xd4>
 8007ae6:	187b      	adds	r3, r7, r1
 8007ae8:	785b      	ldrb	r3, [r3, #1]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d102      	bne.n	8007af4 <IIS2DLPC_0_Probe+0xd4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007aee:	2305      	movs	r3, #5
 8007af0:	425b      	negs	r3, r3
 8007af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8007af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d11e      	bne.n	8007b38 <IIS2DLPC_0_Probe+0x118>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2202      	movs	r2, #2
 8007afe:	4013      	ands	r3, r2
 8007b00:	d01a      	beq.n	8007b38 <IIS2DLPC_0_Probe+0x118>
 8007b02:	230c      	movs	r3, #12
 8007b04:	18fb      	adds	r3, r7, r3
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d115      	bne.n	8007b38 <IIS2DLPC_0_Probe+0x118>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_IIS2DLPC_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8007b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007b84 <IIS2DLPC_0_Probe+0x164>)
 8007b0e:	689a      	ldr	r2, [r3, #8]
 8007b10:	4b1d      	ldr	r3, [pc, #116]	@ (8007b88 <IIS2DLPC_0_Probe+0x168>)
 8007b12:	3203      	adds	r2, #3
 8007b14:	0092      	lsls	r2, r2, #2
 8007b16:	491d      	ldr	r1, [pc, #116]	@ (8007b8c <IIS2DLPC_0_Probe+0x16c>)
 8007b18:	50d1      	str	r1, [r2, r3]
                                                                            void *)&IIS2DLPC_ACC_Driver;

      if (MotionDrv[IKS02A1_IIS2DLPC_0]->Init(MotionCompObj[IKS02A1_IIS2DLPC_0]) != IIS2DLPC_OK)
 8007b1a:	4b18      	ldr	r3, [pc, #96]	@ (8007b7c <IIS2DLPC_0_Probe+0x15c>)
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	4b15      	ldr	r3, [pc, #84]	@ (8007b78 <IIS2DLPC_0_Probe+0x158>)
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	0018      	movs	r0, r3
 8007b26:	4790      	blx	r2
 8007b28:	1e03      	subs	r3, r0, #0
 8007b2a:	d003      	beq.n	8007b34 <IIS2DLPC_0_Probe+0x114>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007b2c:	2305      	movs	r3, #5
 8007b2e:	425b      	negs	r3, r3
 8007b30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b32:	e001      	b.n	8007b38 <IIS2DLPC_0_Probe+0x118>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8007b34:	2300      	movs	r3, #0
 8007b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 8007b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d106      	bne.n	8007b4c <IIS2DLPC_0_Probe+0x12c>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2204      	movs	r2, #4
 8007b42:	4013      	ands	r3, r2
 8007b44:	d002      	beq.n	8007b4c <IIS2DLPC_0_Probe+0x12c>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007b46:	2305      	movs	r3, #5
 8007b48:	425b      	negs	r3, r3
 8007b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }
  return ret;
 8007b4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8007b4e:	0018      	movs	r0, r3
 8007b50:	46bd      	mov	sp, r7
 8007b52:	b015      	add	sp, #84	@ 0x54
 8007b54:	bd90      	pop	{r4, r7, pc}
 8007b56:	46c0      	nop			@ (mov r8, r8)
 8007b58:	080030c1 	.word	0x080030c1
 8007b5c:	0800313d 	.word	0x0800313d
 8007b60:	08003205 	.word	0x08003205
 8007b64:	0800318d 	.word	0x0800318d
 8007b68:	0800327d 	.word	0x0800327d
 8007b6c:	08008269 	.word	0x08008269
 8007b70:	20000268 	.word	0x20000268
 8007b74:	20000224 	.word	0x20000224
 8007b78:	200001e8 	.word	0x200001e8
 8007b7c:	20000218 	.word	0x20000218
 8007b80:	20000004 	.word	0x20000004
 8007b84:	200000c4 	.word	0x200000c4
 8007b88:	200001f4 	.word	0x200001f4
 8007b8c:	20000014 	.word	0x20000014

08007b90 <IIS2MDC_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 0 if component ID is OK
  * @retval BSP status
  */
static int32_t IIS2MDC_0_Probe(uint32_t Functions)
{
 8007b90:	b590      	push	{r4, r7, lr}
 8007b92:	b095      	sub	sp, #84	@ 0x54
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  IIS2MDC_IO_t            io_ctx;
  uint8_t                 id;
  static IIS2MDC_Object_t iis2mdc_obj_0;
  IIS2MDC_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = IIS2MDC_I2C_BUS; /* I2C */
 8007b9c:	212c      	movs	r1, #44	@ 0x2c
 8007b9e:	187b      	adds	r3, r7, r1
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	609a      	str	r2, [r3, #8]
  io_ctx.Address     = IIS2MDC_I2C_ADD;
 8007ba4:	187b      	adds	r3, r7, r1
 8007ba6:	223d      	movs	r2, #61	@ 0x3d
 8007ba8:	731a      	strb	r2, [r3, #12]
  io_ctx.Init        = IKS02A1_I2C_INIT;
 8007baa:	187b      	adds	r3, r7, r1
 8007bac:	4a46      	ldr	r2, [pc, #280]	@ (8007cc8 <IIS2MDC_0_Probe+0x138>)
 8007bae:	601a      	str	r2, [r3, #0]
  io_ctx.DeInit      = IKS02A1_I2C_DEINIT;
 8007bb0:	187b      	adds	r3, r7, r1
 8007bb2:	4a46      	ldr	r2, [pc, #280]	@ (8007ccc <IIS2MDC_0_Probe+0x13c>)
 8007bb4:	605a      	str	r2, [r3, #4]
  io_ctx.ReadReg     = IKS02A1_I2C_READ_REG;
 8007bb6:	187b      	adds	r3, r7, r1
 8007bb8:	4a45      	ldr	r2, [pc, #276]	@ (8007cd0 <IIS2MDC_0_Probe+0x140>)
 8007bba:	615a      	str	r2, [r3, #20]
  io_ctx.WriteReg    = IKS02A1_I2C_WRITE_REG;
 8007bbc:	187b      	adds	r3, r7, r1
 8007bbe:	4a45      	ldr	r2, [pc, #276]	@ (8007cd4 <IIS2MDC_0_Probe+0x144>)
 8007bc0:	611a      	str	r2, [r3, #16]
  io_ctx.GetTick     = IKS02A1_GET_TICK;
 8007bc2:	187b      	adds	r3, r7, r1
 8007bc4:	4a44      	ldr	r2, [pc, #272]	@ (8007cd8 <IIS2MDC_0_Probe+0x148>)
 8007bc6:	619a      	str	r2, [r3, #24]
  io_ctx.Delay       = IKS02A1_DELAY;
 8007bc8:	187b      	adds	r3, r7, r1
 8007bca:	4a44      	ldr	r2, [pc, #272]	@ (8007cdc <IIS2MDC_0_Probe+0x14c>)
 8007bcc:	61da      	str	r2, [r3, #28]

  if (IIS2MDC_RegisterBusIO(&iis2mdc_obj_0, &io_ctx) != IIS2MDC_OK)
 8007bce:	187a      	adds	r2, r7, r1
 8007bd0:	4b43      	ldr	r3, [pc, #268]	@ (8007ce0 <IIS2MDC_0_Probe+0x150>)
 8007bd2:	0011      	movs	r1, r2
 8007bd4:	0018      	movs	r0, r3
 8007bd6:	f7fc ff09 	bl	80049ec <IIS2MDC_RegisterBusIO>
 8007bda:	1e03      	subs	r3, r0, #0
 8007bdc:	d003      	beq.n	8007be6 <IIS2MDC_0_Probe+0x56>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007bde:	2307      	movs	r3, #7
 8007be0:	425b      	negs	r3, r3
 8007be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007be4:	e06a      	b.n	8007cbc <IIS2MDC_0_Probe+0x12c>
  }
  else if (IIS2MDC_ReadID(&iis2mdc_obj_0, &id) != IIS2MDC_OK)
 8007be6:	232b      	movs	r3, #43	@ 0x2b
 8007be8:	18fa      	adds	r2, r7, r3
 8007bea:	4b3d      	ldr	r3, [pc, #244]	@ (8007ce0 <IIS2MDC_0_Probe+0x150>)
 8007bec:	0011      	movs	r1, r2
 8007bee:	0018      	movs	r0, r3
 8007bf0:	f7fc ffb1 	bl	8004b56 <IIS2MDC_ReadID>
 8007bf4:	1e03      	subs	r3, r0, #0
 8007bf6:	d003      	beq.n	8007c00 <IIS2MDC_0_Probe+0x70>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007bf8:	2307      	movs	r3, #7
 8007bfa:	425b      	negs	r3, r3
 8007bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bfe:	e05d      	b.n	8007cbc <IIS2MDC_0_Probe+0x12c>
  }
  else if (id != IIS2MDC_ID)
 8007c00:	232b      	movs	r3, #43	@ 0x2b
 8007c02:	18fb      	adds	r3, r7, r3
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	2b40      	cmp	r3, #64	@ 0x40
 8007c08:	d003      	beq.n	8007c12 <IIS2MDC_0_Probe+0x82>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007c0a:	2307      	movs	r3, #7
 8007c0c:	425b      	negs	r3, r3
 8007c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c10:	e054      	b.n	8007cbc <IIS2MDC_0_Probe+0x12c>
  }
  else
  {
    (void)IIS2MDC_GetCapabilities(&iis2mdc_obj_0, &cap);
 8007c12:	240c      	movs	r4, #12
 8007c14:	193a      	adds	r2, r7, r4
 8007c16:	4b32      	ldr	r3, [pc, #200]	@ (8007ce0 <IIS2MDC_0_Probe+0x150>)
 8007c18:	0011      	movs	r1, r2
 8007c1a:	0018      	movs	r0, r3
 8007c1c:	f7fc ffb2 	bl	8004b84 <IIS2MDC_GetCapabilities>
    MotionCtx[IKS02A1_IIS2MDC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8007c20:	0021      	movs	r1, r4
 8007c22:	187b      	adds	r3, r7, r1
 8007c24:	785b      	ldrb	r3, [r3, #1]
 8007c26:	001a      	movs	r2, r3
 8007c28:	187b      	adds	r3, r7, r1
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	005b      	lsls	r3, r3, #1
 8007c2e:	431a      	orrs	r2, r3
 8007c30:	187b      	adds	r3, r7, r1
 8007c32:	789b      	ldrb	r3, [r3, #2]
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	431a      	orrs	r2, r3
 8007c38:	4b2a      	ldr	r3, [pc, #168]	@ (8007ce4 <IIS2MDC_0_Probe+0x154>)
 8007c3a:	609a      	str	r2, [r3, #8]

    MotionCompObj[IKS02A1_IIS2MDC_0] = &iis2mdc_obj_0;
 8007c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8007ce8 <IIS2MDC_0_Probe+0x158>)
 8007c3e:	4a28      	ldr	r2, [pc, #160]	@ (8007ce0 <IIS2MDC_0_Probe+0x150>)
 8007c40:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS02A1_IIS2MDC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&IIS2MDC_COMMON_Driver;
 8007c42:	4b2a      	ldr	r3, [pc, #168]	@ (8007cec <IIS2MDC_0_Probe+0x15c>)
 8007c44:	4a2a      	ldr	r2, [pc, #168]	@ (8007cf0 <IIS2MDC_0_Probe+0x160>)
 8007c46:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 8007c48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10a      	bne.n	8007c64 <IIS2MDC_0_Probe+0xd4>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2201      	movs	r2, #1
 8007c52:	4013      	ands	r3, r2
 8007c54:	d006      	beq.n	8007c64 <IIS2MDC_0_Probe+0xd4>
 8007c56:	187b      	adds	r3, r7, r1
 8007c58:	785b      	ldrb	r3, [r3, #1]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d102      	bne.n	8007c64 <IIS2MDC_0_Probe+0xd4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007c5e:	2305      	movs	r3, #5
 8007c60:	425b      	negs	r3, r3
 8007c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8007c64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d10b      	bne.n	8007c82 <IIS2MDC_0_Probe+0xf2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2202      	movs	r2, #2
 8007c6e:	4013      	ands	r3, r2
 8007c70:	d007      	beq.n	8007c82 <IIS2MDC_0_Probe+0xf2>
 8007c72:	230c      	movs	r3, #12
 8007c74:	18fb      	adds	r3, r7, r3
 8007c76:	781b      	ldrb	r3, [r3, #0]
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d102      	bne.n	8007c82 <IIS2MDC_0_Probe+0xf2>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007c7c:	2305      	movs	r3, #5
 8007c7e:	425b      	negs	r3, r3
 8007c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 8007c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d119      	bne.n	8007cbc <IIS2MDC_0_Probe+0x12c>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2204      	movs	r2, #4
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	d015      	beq.n	8007cbc <IIS2MDC_0_Probe+0x12c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS02A1_IIS2MDC_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8007c90:	4b18      	ldr	r3, [pc, #96]	@ (8007cf4 <IIS2MDC_0_Probe+0x164>)
 8007c92:	691a      	ldr	r2, [r3, #16]
 8007c94:	4b18      	ldr	r3, [pc, #96]	@ (8007cf8 <IIS2MDC_0_Probe+0x168>)
 8007c96:	3206      	adds	r2, #6
 8007c98:	0092      	lsls	r2, r2, #2
 8007c9a:	4918      	ldr	r1, [pc, #96]	@ (8007cfc <IIS2MDC_0_Probe+0x16c>)
 8007c9c:	50d1      	str	r1, [r2, r3]
                                                                          void *)&IIS2MDC_MAG_Driver;

      if (MotionDrv[IKS02A1_IIS2MDC_0]->Init(MotionCompObj[IKS02A1_IIS2MDC_0]) != IIS2MDC_OK)
 8007c9e:	4b13      	ldr	r3, [pc, #76]	@ (8007cec <IIS2MDC_0_Probe+0x15c>)
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	4b10      	ldr	r3, [pc, #64]	@ (8007ce8 <IIS2MDC_0_Probe+0x158>)
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	0018      	movs	r0, r3
 8007caa:	4790      	blx	r2
 8007cac:	1e03      	subs	r3, r0, #0
 8007cae:	d003      	beq.n	8007cb8 <IIS2MDC_0_Probe+0x128>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007cb0:	2305      	movs	r3, #5
 8007cb2:	425b      	negs	r3, r3
 8007cb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cb6:	e001      	b.n	8007cbc <IIS2MDC_0_Probe+0x12c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
  }
  return ret;
 8007cbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8007cbe:	0018      	movs	r0, r3
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	b015      	add	sp, #84	@ 0x54
 8007cc4:	bd90      	pop	{r4, r7, pc}
 8007cc6:	46c0      	nop			@ (mov r8, r8)
 8007cc8:	080030c1 	.word	0x080030c1
 8007ccc:	0800313d 	.word	0x0800313d
 8007cd0:	08003205 	.word	0x08003205
 8007cd4:	0800318d 	.word	0x0800318d
 8007cd8:	0800327d 	.word	0x0800327d
 8007cdc:	08008269 	.word	0x08008269
 8007ce0:	200002a4 	.word	0x200002a4
 8007ce4:	20000224 	.word	0x20000224
 8007ce8:	200001e8 	.word	0x200001e8
 8007cec:	20000218 	.word	0x20000218
 8007cf0:	20000038 	.word	0x20000038
 8007cf4:	200000c4 	.word	0x200000c4
 8007cf8:	200001f4 	.word	0x200001f4
 8007cfc:	20000048 	.word	0x20000048

08007d00 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	0002      	movs	r2, r0
 8007d08:	1dfb      	adds	r3, r7, #7
 8007d0a:	701a      	strb	r2, [r3, #0]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8007d0c:	1dfb      	adds	r3, r7, #7
 8007d0e:	781a      	ldrb	r2, [r3, #0]
 8007d10:	4b04      	ldr	r3, [pc, #16]	@ (8007d24 <BSP_LED_Init+0x24>)
 8007d12:	0092      	lsls	r2, r2, #2
 8007d14:	58d3      	ldr	r3, [r2, r3]
 8007d16:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	0018      	movs	r0, r3
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	b002      	add	sp, #8
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	46c0      	nop			@ (mov r8, r8)
 8007d24:	0800f23c 	.word	0x0800f23c

08007d28 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8007d28:	b590      	push	{r4, r7, lr}
 8007d2a:	b089      	sub	sp, #36	@ 0x24
 8007d2c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007dac <LED_USER_GPIO_Init+0x84>)
 8007d30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d32:	4b1e      	ldr	r3, [pc, #120]	@ (8007dac <LED_USER_GPIO_Init+0x84>)
 8007d34:	2101      	movs	r1, #1
 8007d36:	430a      	orrs	r2, r1
 8007d38:	635a      	str	r2, [r3, #52]	@ 0x34
 8007d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8007dac <LED_USER_GPIO_Init+0x84>)
 8007d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d3e:	2201      	movs	r2, #1
 8007d40:	4013      	ands	r3, r2
 8007d42:	60bb      	str	r3, [r7, #8]
 8007d44:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d46:	240c      	movs	r4, #12
 8007d48:	193b      	adds	r3, r7, r4
 8007d4a:	0018      	movs	r0, r3
 8007d4c:	2314      	movs	r3, #20
 8007d4e:	001a      	movs	r2, r3
 8007d50:	2100      	movs	r1, #0
 8007d52:	f005 f823 	bl	800cd9c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d56:	4b15      	ldr	r3, [pc, #84]	@ (8007dac <LED_USER_GPIO_Init+0x84>)
 8007d58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d5a:	4b14      	ldr	r3, [pc, #80]	@ (8007dac <LED_USER_GPIO_Init+0x84>)
 8007d5c:	2101      	movs	r1, #1
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	635a      	str	r2, [r3, #52]	@ 0x34
 8007d62:	4b12      	ldr	r3, [pc, #72]	@ (8007dac <LED_USER_GPIO_Init+0x84>)
 8007d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d66:	2201      	movs	r2, #1
 8007d68:	4013      	ands	r3, r2
 8007d6a:	607b      	str	r3, [r7, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8007d6e:	23a0      	movs	r3, #160	@ 0xa0
 8007d70:	05db      	lsls	r3, r3, #23
 8007d72:	2200      	movs	r2, #0
 8007d74:	2120      	movs	r1, #32
 8007d76:	0018      	movs	r0, r3
 8007d78:	f000 feff 	bl	8008b7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8007d7c:	0021      	movs	r1, r4
 8007d7e:	187b      	adds	r3, r7, r1
 8007d80:	2220      	movs	r2, #32
 8007d82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007d84:	187b      	adds	r3, r7, r1
 8007d86:	2201      	movs	r2, #1
 8007d88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d8a:	187b      	adds	r3, r7, r1
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007d90:	187b      	adds	r3, r7, r1
 8007d92:	2202      	movs	r2, #2
 8007d94:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8007d96:	187a      	adds	r2, r7, r1
 8007d98:	23a0      	movs	r3, #160	@ 0xa0
 8007d9a:	05db      	lsls	r3, r3, #23
 8007d9c:	0011      	movs	r1, r2
 8007d9e:	0018      	movs	r0, r3
 8007da0:	f000 fc9a 	bl	80086d8 <HAL_GPIO_Init>

}
 8007da4:	46c0      	nop			@ (mov r8, r8)
 8007da6:	46bd      	mov	sp, r7
 8007da8:	b009      	add	sp, #36	@ 0x24
 8007daa:	bd90      	pop	{r4, r7, pc}
 8007dac:	40021000 	.word	0x40021000

08007db0 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	0002      	movs	r2, r0
 8007db8:	1dfb      	adds	r3, r7, #7
 8007dba:	701a      	strb	r2, [r3, #0]
 8007dbc:	1dbb      	adds	r3, r7, #6
 8007dbe:	1c0a      	adds	r2, r1, #0
 8007dc0:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8007dc6:	1dfb      	adds	r3, r7, #7
 8007dc8:	781a      	ldrb	r2, [r3, #0]
 8007dca:	4b24      	ldr	r3, [pc, #144]	@ (8007e5c <BSP_PB_Init+0xac>)
 8007dcc:	0092      	lsls	r2, r2, #2
 8007dce:	58d3      	ldr	r3, [r2, r3]
 8007dd0:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8007dd2:	1dbb      	adds	r3, r7, #6
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d13a      	bne.n	8007e50 <BSP_PB_Init+0xa0>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8007dda:	1dfb      	adds	r3, r7, #7
 8007ddc:	781a      	ldrb	r2, [r3, #0]
 8007dde:	0013      	movs	r3, r2
 8007de0:	005b      	lsls	r3, r3, #1
 8007de2:	189b      	adds	r3, r3, r2
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	4a1e      	ldr	r2, [pc, #120]	@ (8007e60 <BSP_PB_Init+0xb0>)
 8007de8:	1898      	adds	r0, r3, r2
 8007dea:	1dfb      	adds	r3, r7, #7
 8007dec:	781a      	ldrb	r2, [r3, #0]
 8007dee:	4b1d      	ldr	r3, [pc, #116]	@ (8007e64 <BSP_PB_Init+0xb4>)
 8007df0:	0092      	lsls	r2, r2, #2
 8007df2:	58d3      	ldr	r3, [r2, r3]
 8007df4:	0019      	movs	r1, r3
 8007df6:	f000 fc13 	bl	8008620 <HAL_EXTI_GetHandle>
 8007dfa:	1e03      	subs	r3, r0, #0
 8007dfc:	d003      	beq.n	8007e06 <BSP_PB_Init+0x56>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8007dfe:	2304      	movs	r3, #4
 8007e00:	425b      	negs	r3, r3
 8007e02:	60fb      	str	r3, [r7, #12]
 8007e04:	e024      	b.n	8007e50 <BSP_PB_Init+0xa0>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8007e06:	1dfb      	adds	r3, r7, #7
 8007e08:	781a      	ldrb	r2, [r3, #0]
 8007e0a:	0013      	movs	r3, r2
 8007e0c:	005b      	lsls	r3, r3, #1
 8007e0e:	189b      	adds	r3, r3, r2
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4a13      	ldr	r2, [pc, #76]	@ (8007e60 <BSP_PB_Init+0xb0>)
 8007e14:	1898      	adds	r0, r3, r2
 8007e16:	1dfb      	adds	r3, r7, #7
 8007e18:	781a      	ldrb	r2, [r3, #0]
 8007e1a:	4b13      	ldr	r3, [pc, #76]	@ (8007e68 <BSP_PB_Init+0xb8>)
 8007e1c:	0092      	lsls	r2, r2, #2
 8007e1e:	58d3      	ldr	r3, [r2, r3]
 8007e20:	001a      	movs	r2, r3
 8007e22:	2100      	movs	r1, #0
 8007e24:	f000 fbca 	bl	80085bc <HAL_EXTI_RegisterCallback>
 8007e28:	1e03      	subs	r3, r0, #0
 8007e2a:	d003      	beq.n	8007e34 <BSP_PB_Init+0x84>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8007e2c:	2304      	movs	r3, #4
 8007e2e:	425b      	negs	r3, r3
 8007e30:	60fb      	str	r3, [r7, #12]
 8007e32:	e00d      	b.n	8007e50 <BSP_PB_Init+0xa0>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8007e34:	2007      	movs	r0, #7
 8007e36:	1dfb      	adds	r3, r7, #7
 8007e38:	781a      	ldrb	r2, [r3, #0]
 8007e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e6c <BSP_PB_Init+0xbc>)
 8007e3c:	0092      	lsls	r2, r2, #2
 8007e3e:	58d3      	ldr	r3, [r2, r3]
 8007e40:	2200      	movs	r2, #0
 8007e42:	0019      	movs	r1, r3
 8007e44:	f000 fb02 	bl	800844c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8007e48:	2307      	movs	r3, #7
 8007e4a:	0018      	movs	r0, r3
 8007e4c:	f000 fb13 	bl	8008476 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8007e50:	68fb      	ldr	r3, [r7, #12]
}
 8007e52:	0018      	movs	r0, r3
 8007e54:	46bd      	mov	sp, r7
 8007e56:	b004      	add	sp, #16
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	46c0      	nop			@ (mov r8, r8)
 8007e5c:	0800f240 	.word	0x0800f240
 8007e60:	200000ec 	.word	0x200000ec
 8007e64:	0800f244 	.word	0x0800f244
 8007e68:	0800f248 	.word	0x0800f248
 8007e6c:	0800f24c 	.word	0x0800f24c

08007e70 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	0002      	movs	r2, r0
 8007e78:	1dfb      	adds	r3, r7, #7
 8007e7a:	701a      	strb	r2, [r3, #0]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8007e7c:	1dfb      	adds	r3, r7, #7
 8007e7e:	781a      	ldrb	r2, [r3, #0]
 8007e80:	4b08      	ldr	r3, [pc, #32]	@ (8007ea4 <BSP_PB_GetState+0x34>)
 8007e82:	0092      	lsls	r2, r2, #2
 8007e84:	58d3      	ldr	r3, [r2, r3]
 8007e86:	2280      	movs	r2, #128	@ 0x80
 8007e88:	0192      	lsls	r2, r2, #6
 8007e8a:	0011      	movs	r1, r2
 8007e8c:	0018      	movs	r0, r3
 8007e8e:	f000 fe57 	bl	8008b40 <HAL_GPIO_ReadPin>
 8007e92:	0003      	movs	r3, r0
 8007e94:	425a      	negs	r2, r3
 8007e96:	4153      	adcs	r3, r2
 8007e98:	b2db      	uxtb	r3, r3
}
 8007e9a:	0018      	movs	r0, r3
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	b002      	add	sp, #8
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	46c0      	nop			@ (mov r8, r8)
 8007ea4:	200000e8 	.word	0x200000e8

08007ea8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8007eac:	2000      	movs	r0, #0
 8007eae:	f004 fad5 	bl	800c45c <BSP_PB_Callback>
}
 8007eb2:	46c0      	nop			@ (mov r8, r8)
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8007eb8:	b590      	push	{r4, r7, lr}
 8007eba:	b089      	sub	sp, #36	@ 0x24
 8007ebc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8007f28 <BUTTON_USER_GPIO_Init+0x70>)
 8007ec0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ec2:	4b19      	ldr	r3, [pc, #100]	@ (8007f28 <BUTTON_USER_GPIO_Init+0x70>)
 8007ec4:	2104      	movs	r1, #4
 8007ec6:	430a      	orrs	r2, r1
 8007ec8:	635a      	str	r2, [r3, #52]	@ 0x34
 8007eca:	4b17      	ldr	r3, [pc, #92]	@ (8007f28 <BUTTON_USER_GPIO_Init+0x70>)
 8007ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ece:	2204      	movs	r2, #4
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	60bb      	str	r3, [r7, #8]
 8007ed4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ed6:	240c      	movs	r4, #12
 8007ed8:	193b      	adds	r3, r7, r4
 8007eda:	0018      	movs	r0, r3
 8007edc:	2314      	movs	r3, #20
 8007ede:	001a      	movs	r2, r3
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	f004 ff5b 	bl	800cd9c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ee6:	4b10      	ldr	r3, [pc, #64]	@ (8007f28 <BUTTON_USER_GPIO_Init+0x70>)
 8007ee8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007eea:	4b0f      	ldr	r3, [pc, #60]	@ (8007f28 <BUTTON_USER_GPIO_Init+0x70>)
 8007eec:	2104      	movs	r1, #4
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	635a      	str	r2, [r3, #52]	@ 0x34
 8007ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8007f28 <BUTTON_USER_GPIO_Init+0x70>)
 8007ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ef6:	2204      	movs	r2, #4
 8007ef8:	4013      	ands	r3, r2
 8007efa:	607b      	str	r3, [r7, #4]
 8007efc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8007efe:	193b      	adds	r3, r7, r4
 8007f00:	2280      	movs	r2, #128	@ 0x80
 8007f02:	0192      	lsls	r2, r2, #6
 8007f04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007f06:	193b      	adds	r3, r7, r4
 8007f08:	2288      	movs	r2, #136	@ 0x88
 8007f0a:	0352      	lsls	r2, r2, #13
 8007f0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f0e:	193b      	adds	r3, r7, r4
 8007f10:	2200      	movs	r2, #0
 8007f12:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8007f14:	193b      	adds	r3, r7, r4
 8007f16:	4a05      	ldr	r2, [pc, #20]	@ (8007f2c <BUTTON_USER_GPIO_Init+0x74>)
 8007f18:	0019      	movs	r1, r3
 8007f1a:	0010      	movs	r0, r2
 8007f1c:	f000 fbdc 	bl	80086d8 <HAL_GPIO_Init>

}
 8007f20:	46c0      	nop			@ (mov r8, r8)
 8007f22:	46bd      	mov	sp, r7
 8007f24:	b009      	add	sp, #36	@ 0x24
 8007f26:	bd90      	pop	{r4, r7, pc}
 8007f28:	40021000 	.word	0x40021000
 8007f2c:	50000800 	.word	0x50000800

08007f30 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	0002      	movs	r2, r0
 8007f38:	1dfb      	adds	r3, r7, #7
 8007f3a:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8007f40:	1dfb      	adds	r3, r7, #7
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d903      	bls.n	8007f50 <BSP_COM_Init+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8007f48:	2302      	movs	r3, #2
 8007f4a:	425b      	negs	r3, r3
 8007f4c:	60fb      	str	r3, [r7, #12]
 8007f4e:	e021      	b.n	8007f94 <BSP_COM_Init+0x64>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8007f50:	1dfb      	adds	r3, r7, #7
 8007f52:	7819      	ldrb	r1, [r3, #0]
 8007f54:	1dfb      	adds	r3, r7, #7
 8007f56:	781a      	ldrb	r2, [r3, #0]
 8007f58:	4b11      	ldr	r3, [pc, #68]	@ (8007fa0 <BSP_COM_Init+0x70>)
 8007f5a:	0089      	lsls	r1, r1, #2
 8007f5c:	58c9      	ldr	r1, [r1, r3]
 8007f5e:	4b11      	ldr	r3, [pc, #68]	@ (8007fa4 <BSP_COM_Init+0x74>)
 8007f60:	2094      	movs	r0, #148	@ 0x94
 8007f62:	4342      	muls	r2, r0
 8007f64:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8007f66:	1dfb      	adds	r3, r7, #7
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	2294      	movs	r2, #148	@ 0x94
 8007f6c:	435a      	muls	r2, r3
 8007f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa4 <BSP_COM_Init+0x74>)
 8007f70:	18d3      	adds	r3, r2, r3
 8007f72:	0018      	movs	r0, r3
 8007f74:	f000 f88e 	bl	8008094 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8007f78:	1dfb      	adds	r3, r7, #7
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	2294      	movs	r2, #148	@ 0x94
 8007f7e:	435a      	muls	r2, r3
 8007f80:	4b08      	ldr	r3, [pc, #32]	@ (8007fa4 <BSP_COM_Init+0x74>)
 8007f82:	18d3      	adds	r3, r2, r3
 8007f84:	0018      	movs	r0, r3
 8007f86:	f000 f80f 	bl	8007fa8 <MX_USART2_UART_Init>
 8007f8a:	1e03      	subs	r3, r0, #0
 8007f8c:	d002      	beq.n	8007f94 <BSP_COM_Init+0x64>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8007f8e:	2304      	movs	r3, #4
 8007f90:	425b      	negs	r3, r3
 8007f92:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8007f94:	68fb      	ldr	r3, [r7, #12]
}
 8007f96:	0018      	movs	r0, r3
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	b004      	add	sp, #16
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	46c0      	nop			@ (mov r8, r8)
 8007fa0:	200000f8 	.word	0x200000f8
 8007fa4:	200002d8 	.word	0x200002d8

08007fa8 <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8007fa8:	b590      	push	{r4, r7, lr}
 8007faa:	b085      	sub	sp, #20
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fb0:	240f      	movs	r4, #15
 8007fb2:	193b      	adds	r3, r7, r4
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	701a      	strb	r2, [r3, #0]

  huart->Instance = USART2;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a28      	ldr	r2, [pc, #160]	@ (800805c <MX_USART2_UART_Init+0xb4>)
 8007fbc:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	22e1      	movs	r2, #225	@ 0xe1
 8007fc2:	0252      	lsls	r2, r2, #9
 8007fc4:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	220c      	movs	r2, #12
 8007fdc:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(huart) != HAL_OK)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	0018      	movs	r0, r3
 8008000:	f003 f9d4 	bl	800b3ac <HAL_UART_Init>
 8008004:	1e03      	subs	r3, r0, #0
 8008006:	d002      	beq.n	800800e <MX_USART2_UART_Init+0x66>
  {
    ret = HAL_ERROR;
 8008008:	193b      	adds	r3, r7, r4
 800800a:	2201      	movs	r2, #1
 800800c:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_UARTEx_SetTxFifoThreshold(huart, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2100      	movs	r1, #0
 8008012:	0018      	movs	r0, r3
 8008014:	f003 fff8 	bl	800c008 <HAL_UARTEx_SetTxFifoThreshold>
 8008018:	1e03      	subs	r3, r0, #0
 800801a:	d003      	beq.n	8008024 <MX_USART2_UART_Init+0x7c>
  {
    ret = HAL_ERROR;
 800801c:	230f      	movs	r3, #15
 800801e:	18fb      	adds	r3, r7, r3
 8008020:	2201      	movs	r2, #1
 8008022:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_UARTEx_SetRxFifoThreshold(huart, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2100      	movs	r1, #0
 8008028:	0018      	movs	r0, r3
 800802a:	f004 f82d 	bl	800c088 <HAL_UARTEx_SetRxFifoThreshold>
 800802e:	1e03      	subs	r3, r0, #0
 8008030:	d003      	beq.n	800803a <MX_USART2_UART_Init+0x92>
  {
    ret = HAL_ERROR;
 8008032:	230f      	movs	r3, #15
 8008034:	18fb      	adds	r3, r7, r3
 8008036:	2201      	movs	r2, #1
 8008038:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_UARTEx_DisableFifoMode(huart) != HAL_OK)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	0018      	movs	r0, r3
 800803e:	f003 ffa9 	bl	800bf94 <HAL_UARTEx_DisableFifoMode>
 8008042:	1e03      	subs	r3, r0, #0
 8008044:	d003      	beq.n	800804e <MX_USART2_UART_Init+0xa6>
  {
    ret = HAL_ERROR;
 8008046:	230f      	movs	r3, #15
 8008048:	18fb      	adds	r3, r7, r3
 800804a:	2201      	movs	r2, #1
 800804c:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800804e:	230f      	movs	r3, #15
 8008050:	18fb      	adds	r3, r7, r3
 8008052:	781b      	ldrb	r3, [r3, #0]
}
 8008054:	0018      	movs	r0, r3
 8008056:	46bd      	mov	sp, r7
 8008058:	b005      	add	sp, #20
 800805a:	bd90      	pop	{r4, r7, pc}
 800805c:	40004400 	.word	0x40004400

08008060 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8008068:	4b08      	ldr	r3, [pc, #32]	@ (800808c <__io_putchar+0x2c>)
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	001a      	movs	r2, r3
 800806e:	2394      	movs	r3, #148	@ 0x94
 8008070:	435a      	muls	r2, r3
 8008072:	4b07      	ldr	r3, [pc, #28]	@ (8008090 <__io_putchar+0x30>)
 8008074:	18d0      	adds	r0, r2, r3
 8008076:	23fa      	movs	r3, #250	@ 0xfa
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	1d39      	adds	r1, r7, #4
 800807c:	2201      	movs	r2, #1
 800807e:	f003 f9f3 	bl	800b468 <HAL_UART_Transmit>
  return ch;
 8008082:	687b      	ldr	r3, [r7, #4]
}
 8008084:	0018      	movs	r0, r3
 8008086:	46bd      	mov	sp, r7
 8008088:	b002      	add	sp, #8
 800808a:	bd80      	pop	{r7, pc}
 800808c:	2000036c 	.word	0x2000036c
 8008090:	200002d8 	.word	0x200002d8

08008094 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008094:	b590      	push	{r4, r7, lr}
 8008096:	b097      	sub	sp, #92	@ 0x5c
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800809c:	2410      	movs	r4, #16
 800809e:	193b      	adds	r3, r7, r4
 80080a0:	0018      	movs	r0, r3
 80080a2:	2334      	movs	r3, #52	@ 0x34
 80080a4:	001a      	movs	r2, r3
 80080a6:	2100      	movs	r1, #0
 80080a8:	f004 fe78 	bl	800cd9c <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80080ac:	193b      	adds	r3, r7, r4
 80080ae:	2202      	movs	r2, #2
 80080b0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80080b2:	193b      	adds	r3, r7, r4
 80080b4:	2200      	movs	r2, #0
 80080b6:	609a      	str	r2, [r3, #8]
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80080b8:	193b      	adds	r3, r7, r4
 80080ba:	0018      	movs	r0, r3
 80080bc:	f002 ffbe 	bl	800b03c <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 80080c0:	4b25      	ldr	r3, [pc, #148]	@ (8008158 <USART2_MspInit+0xc4>)
 80080c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080c4:	4b24      	ldr	r3, [pc, #144]	@ (8008158 <USART2_MspInit+0xc4>)
 80080c6:	2180      	movs	r1, #128	@ 0x80
 80080c8:	0289      	lsls	r1, r1, #10
 80080ca:	430a      	orrs	r2, r1
 80080cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80080ce:	4b22      	ldr	r3, [pc, #136]	@ (8008158 <USART2_MspInit+0xc4>)
 80080d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080d2:	2380      	movs	r3, #128	@ 0x80
 80080d4:	029b      	lsls	r3, r3, #10
 80080d6:	4013      	ands	r3, r2
 80080d8:	60fb      	str	r3, [r7, #12]
 80080da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80080dc:	4b1e      	ldr	r3, [pc, #120]	@ (8008158 <USART2_MspInit+0xc4>)
 80080de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008158 <USART2_MspInit+0xc4>)
 80080e2:	2101      	movs	r1, #1
 80080e4:	430a      	orrs	r2, r1
 80080e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80080e8:	4b1b      	ldr	r3, [pc, #108]	@ (8008158 <USART2_MspInit+0xc4>)
 80080ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080ec:	2201      	movs	r2, #1
 80080ee:	4013      	ands	r3, r2
 80080f0:	60bb      	str	r3, [r7, #8]
 80080f2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 80080f4:	2444      	movs	r4, #68	@ 0x44
 80080f6:	193b      	adds	r3, r7, r4
 80080f8:	2204      	movs	r2, #4
 80080fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080fc:	193b      	adds	r3, r7, r4
 80080fe:	2202      	movs	r2, #2
 8008100:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008102:	193b      	adds	r3, r7, r4
 8008104:	2201      	movs	r2, #1
 8008106:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008108:	193b      	adds	r3, r7, r4
 800810a:	2200      	movs	r2, #0
 800810c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 800810e:	193b      	adds	r3, r7, r4
 8008110:	2201      	movs	r2, #1
 8008112:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8008114:	193a      	adds	r2, r7, r4
 8008116:	23a0      	movs	r3, #160	@ 0xa0
 8008118:	05db      	lsls	r3, r3, #23
 800811a:	0011      	movs	r1, r2
 800811c:	0018      	movs	r0, r3
 800811e:	f000 fadb 	bl	80086d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8008122:	0021      	movs	r1, r4
 8008124:	187b      	adds	r3, r7, r1
 8008126:	2208      	movs	r2, #8
 8008128:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800812a:	187b      	adds	r3, r7, r1
 800812c:	2202      	movs	r2, #2
 800812e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008130:	187b      	adds	r3, r7, r1
 8008132:	2201      	movs	r2, #1
 8008134:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008136:	187b      	adds	r3, r7, r1
 8008138:	2200      	movs	r2, #0
 800813a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 800813c:	187b      	adds	r3, r7, r1
 800813e:	2201      	movs	r2, #1
 8008140:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 8008142:	187a      	adds	r2, r7, r1
 8008144:	23a0      	movs	r3, #160	@ 0xa0
 8008146:	05db      	lsls	r3, r3, #23
 8008148:	0011      	movs	r1, r2
 800814a:	0018      	movs	r0, r3
 800814c:	f000 fac4 	bl	80086d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 8008150:	46c0      	nop			@ (mov r8, r8)
 8008152:	46bd      	mov	sp, r7
 8008154:	b017      	add	sp, #92	@ 0x5c
 8008156:	bd90      	pop	{r4, r7, pc}
 8008158:	40021000 	.word	0x40021000

0800815c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b082      	sub	sp, #8
 8008160:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008162:	1dfb      	adds	r3, r7, #7
 8008164:	2200      	movs	r2, #0
 8008166:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008168:	4b0b      	ldr	r3, [pc, #44]	@ (8008198 <HAL_Init+0x3c>)
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	4b0a      	ldr	r3, [pc, #40]	@ (8008198 <HAL_Init+0x3c>)
 800816e:	2180      	movs	r1, #128	@ 0x80
 8008170:	0049      	lsls	r1, r1, #1
 8008172:	430a      	orrs	r2, r1
 8008174:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008176:	2000      	movs	r0, #0
 8008178:	f000 f810 	bl	800819c <HAL_InitTick>
 800817c:	1e03      	subs	r3, r0, #0
 800817e:	d003      	beq.n	8008188 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008180:	1dfb      	adds	r3, r7, #7
 8008182:	2201      	movs	r2, #1
 8008184:	701a      	strb	r2, [r3, #0]
 8008186:	e001      	b.n	800818c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008188:	f7fa ff38 	bl	8002ffc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800818c:	1dfb      	adds	r3, r7, #7
 800818e:	781b      	ldrb	r3, [r3, #0]
}
 8008190:	0018      	movs	r0, r3
 8008192:	46bd      	mov	sp, r7
 8008194:	b002      	add	sp, #8
 8008196:	bd80      	pop	{r7, pc}
 8008198:	40022000 	.word	0x40022000

0800819c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800819c:	b590      	push	{r4, r7, lr}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80081a4:	230f      	movs	r3, #15
 80081a6:	18fb      	adds	r3, r7, r3
 80081a8:	2200      	movs	r2, #0
 80081aa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80081ac:	4b1d      	ldr	r3, [pc, #116]	@ (8008224 <HAL_InitTick+0x88>)
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d02b      	beq.n	800820c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80081b4:	4b1c      	ldr	r3, [pc, #112]	@ (8008228 <HAL_InitTick+0x8c>)
 80081b6:	681c      	ldr	r4, [r3, #0]
 80081b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008224 <HAL_InitTick+0x88>)
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	0019      	movs	r1, r3
 80081be:	23fa      	movs	r3, #250	@ 0xfa
 80081c0:	0098      	lsls	r0, r3, #2
 80081c2:	f7f7 ffa9 	bl	8000118 <__udivsi3>
 80081c6:	0003      	movs	r3, r0
 80081c8:	0019      	movs	r1, r3
 80081ca:	0020      	movs	r0, r4
 80081cc:	f7f7 ffa4 	bl	8000118 <__udivsi3>
 80081d0:	0003      	movs	r3, r0
 80081d2:	0018      	movs	r0, r3
 80081d4:	f000 f96f 	bl	80084b6 <HAL_SYSTICK_Config>
 80081d8:	1e03      	subs	r3, r0, #0
 80081da:	d112      	bne.n	8008202 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2b03      	cmp	r3, #3
 80081e0:	d80a      	bhi.n	80081f8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80081e2:	6879      	ldr	r1, [r7, #4]
 80081e4:	2301      	movs	r3, #1
 80081e6:	425b      	negs	r3, r3
 80081e8:	2200      	movs	r2, #0
 80081ea:	0018      	movs	r0, r3
 80081ec:	f000 f92e 	bl	800844c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80081f0:	4b0e      	ldr	r3, [pc, #56]	@ (800822c <HAL_InitTick+0x90>)
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	601a      	str	r2, [r3, #0]
 80081f6:	e00d      	b.n	8008214 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80081f8:	230f      	movs	r3, #15
 80081fa:	18fb      	adds	r3, r7, r3
 80081fc:	2201      	movs	r2, #1
 80081fe:	701a      	strb	r2, [r3, #0]
 8008200:	e008      	b.n	8008214 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008202:	230f      	movs	r3, #15
 8008204:	18fb      	adds	r3, r7, r3
 8008206:	2201      	movs	r2, #1
 8008208:	701a      	strb	r2, [r3, #0]
 800820a:	e003      	b.n	8008214 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800820c:	230f      	movs	r3, #15
 800820e:	18fb      	adds	r3, r7, r3
 8008210:	2201      	movs	r2, #1
 8008212:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8008214:	230f      	movs	r3, #15
 8008216:	18fb      	adds	r3, r7, r3
 8008218:	781b      	ldrb	r3, [r3, #0]
}
 800821a:	0018      	movs	r0, r3
 800821c:	46bd      	mov	sp, r7
 800821e:	b005      	add	sp, #20
 8008220:	bd90      	pop	{r4, r7, pc}
 8008222:	46c0      	nop			@ (mov r8, r8)
 8008224:	20000100 	.word	0x20000100
 8008228:	20000000 	.word	0x20000000
 800822c:	200000fc 	.word	0x200000fc

08008230 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008234:	4b05      	ldr	r3, [pc, #20]	@ (800824c <HAL_IncTick+0x1c>)
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	001a      	movs	r2, r3
 800823a:	4b05      	ldr	r3, [pc, #20]	@ (8008250 <HAL_IncTick+0x20>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	18d2      	adds	r2, r2, r3
 8008240:	4b03      	ldr	r3, [pc, #12]	@ (8008250 <HAL_IncTick+0x20>)
 8008242:	601a      	str	r2, [r3, #0]
}
 8008244:	46c0      	nop			@ (mov r8, r8)
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
 800824a:	46c0      	nop			@ (mov r8, r8)
 800824c:	20000100 	.word	0x20000100
 8008250:	20000370 	.word	0x20000370

08008254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	af00      	add	r7, sp, #0
  return uwTick;
 8008258:	4b02      	ldr	r3, [pc, #8]	@ (8008264 <HAL_GetTick+0x10>)
 800825a:	681b      	ldr	r3, [r3, #0]
}
 800825c:	0018      	movs	r0, r3
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	46c0      	nop			@ (mov r8, r8)
 8008264:	20000370 	.word	0x20000370

08008268 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008270:	f7ff fff0 	bl	8008254 <HAL_GetTick>
 8008274:	0003      	movs	r3, r0
 8008276:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	3301      	adds	r3, #1
 8008280:	d005      	beq.n	800828e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008282:	4b0a      	ldr	r3, [pc, #40]	@ (80082ac <HAL_Delay+0x44>)
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	001a      	movs	r2, r3
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	189b      	adds	r3, r3, r2
 800828c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800828e:	46c0      	nop			@ (mov r8, r8)
 8008290:	f7ff ffe0 	bl	8008254 <HAL_GetTick>
 8008294:	0002      	movs	r2, r0
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	429a      	cmp	r2, r3
 800829e:	d8f7      	bhi.n	8008290 <HAL_Delay+0x28>
  {
  }
}
 80082a0:	46c0      	nop			@ (mov r8, r8)
 80082a2:	46c0      	nop			@ (mov r8, r8)
 80082a4:	46bd      	mov	sp, r7
 80082a6:	b004      	add	sp, #16
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	46c0      	nop			@ (mov r8, r8)
 80082ac:	20000100 	.word	0x20000100

080082b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	0002      	movs	r2, r0
 80082b8:	1dfb      	adds	r3, r7, #7
 80082ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80082bc:	1dfb      	adds	r3, r7, #7
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80082c2:	d809      	bhi.n	80082d8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80082c4:	1dfb      	adds	r3, r7, #7
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	001a      	movs	r2, r3
 80082ca:	231f      	movs	r3, #31
 80082cc:	401a      	ands	r2, r3
 80082ce:	4b04      	ldr	r3, [pc, #16]	@ (80082e0 <__NVIC_EnableIRQ+0x30>)
 80082d0:	2101      	movs	r1, #1
 80082d2:	4091      	lsls	r1, r2
 80082d4:	000a      	movs	r2, r1
 80082d6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80082d8:	46c0      	nop			@ (mov r8, r8)
 80082da:	46bd      	mov	sp, r7
 80082dc:	b002      	add	sp, #8
 80082de:	bd80      	pop	{r7, pc}
 80082e0:	e000e100 	.word	0xe000e100

080082e4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	0002      	movs	r2, r0
 80082ec:	1dfb      	adds	r3, r7, #7
 80082ee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80082f0:	1dfb      	adds	r3, r7, #7
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80082f6:	d810      	bhi.n	800831a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80082f8:	1dfb      	adds	r3, r7, #7
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	001a      	movs	r2, r3
 80082fe:	231f      	movs	r3, #31
 8008300:	4013      	ands	r3, r2
 8008302:	4908      	ldr	r1, [pc, #32]	@ (8008324 <__NVIC_DisableIRQ+0x40>)
 8008304:	2201      	movs	r2, #1
 8008306:	409a      	lsls	r2, r3
 8008308:	0013      	movs	r3, r2
 800830a:	2280      	movs	r2, #128	@ 0x80
 800830c:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800830e:	f3bf 8f4f 	dsb	sy
}
 8008312:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8008314:	f3bf 8f6f 	isb	sy
}
 8008318:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800831a:	46c0      	nop			@ (mov r8, r8)
 800831c:	46bd      	mov	sp, r7
 800831e:	b002      	add	sp, #8
 8008320:	bd80      	pop	{r7, pc}
 8008322:	46c0      	nop			@ (mov r8, r8)
 8008324:	e000e100 	.word	0xe000e100

08008328 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008328:	b590      	push	{r4, r7, lr}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	0002      	movs	r2, r0
 8008330:	6039      	str	r1, [r7, #0]
 8008332:	1dfb      	adds	r3, r7, #7
 8008334:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008336:	1dfb      	adds	r3, r7, #7
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	2b7f      	cmp	r3, #127	@ 0x7f
 800833c:	d828      	bhi.n	8008390 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800833e:	4a2f      	ldr	r2, [pc, #188]	@ (80083fc <__NVIC_SetPriority+0xd4>)
 8008340:	1dfb      	adds	r3, r7, #7
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	b25b      	sxtb	r3, r3
 8008346:	089b      	lsrs	r3, r3, #2
 8008348:	33c0      	adds	r3, #192	@ 0xc0
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	589b      	ldr	r3, [r3, r2]
 800834e:	1dfa      	adds	r2, r7, #7
 8008350:	7812      	ldrb	r2, [r2, #0]
 8008352:	0011      	movs	r1, r2
 8008354:	2203      	movs	r2, #3
 8008356:	400a      	ands	r2, r1
 8008358:	00d2      	lsls	r2, r2, #3
 800835a:	21ff      	movs	r1, #255	@ 0xff
 800835c:	4091      	lsls	r1, r2
 800835e:	000a      	movs	r2, r1
 8008360:	43d2      	mvns	r2, r2
 8008362:	401a      	ands	r2, r3
 8008364:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	019b      	lsls	r3, r3, #6
 800836a:	22ff      	movs	r2, #255	@ 0xff
 800836c:	401a      	ands	r2, r3
 800836e:	1dfb      	adds	r3, r7, #7
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	0018      	movs	r0, r3
 8008374:	2303      	movs	r3, #3
 8008376:	4003      	ands	r3, r0
 8008378:	00db      	lsls	r3, r3, #3
 800837a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800837c:	481f      	ldr	r0, [pc, #124]	@ (80083fc <__NVIC_SetPriority+0xd4>)
 800837e:	1dfb      	adds	r3, r7, #7
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	b25b      	sxtb	r3, r3
 8008384:	089b      	lsrs	r3, r3, #2
 8008386:	430a      	orrs	r2, r1
 8008388:	33c0      	adds	r3, #192	@ 0xc0
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800838e:	e031      	b.n	80083f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008390:	4a1b      	ldr	r2, [pc, #108]	@ (8008400 <__NVIC_SetPriority+0xd8>)
 8008392:	1dfb      	adds	r3, r7, #7
 8008394:	781b      	ldrb	r3, [r3, #0]
 8008396:	0019      	movs	r1, r3
 8008398:	230f      	movs	r3, #15
 800839a:	400b      	ands	r3, r1
 800839c:	3b08      	subs	r3, #8
 800839e:	089b      	lsrs	r3, r3, #2
 80083a0:	3306      	adds	r3, #6
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	18d3      	adds	r3, r2, r3
 80083a6:	3304      	adds	r3, #4
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	1dfa      	adds	r2, r7, #7
 80083ac:	7812      	ldrb	r2, [r2, #0]
 80083ae:	0011      	movs	r1, r2
 80083b0:	2203      	movs	r2, #3
 80083b2:	400a      	ands	r2, r1
 80083b4:	00d2      	lsls	r2, r2, #3
 80083b6:	21ff      	movs	r1, #255	@ 0xff
 80083b8:	4091      	lsls	r1, r2
 80083ba:	000a      	movs	r2, r1
 80083bc:	43d2      	mvns	r2, r2
 80083be:	401a      	ands	r2, r3
 80083c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	019b      	lsls	r3, r3, #6
 80083c6:	22ff      	movs	r2, #255	@ 0xff
 80083c8:	401a      	ands	r2, r3
 80083ca:	1dfb      	adds	r3, r7, #7
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	0018      	movs	r0, r3
 80083d0:	2303      	movs	r3, #3
 80083d2:	4003      	ands	r3, r0
 80083d4:	00db      	lsls	r3, r3, #3
 80083d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80083d8:	4809      	ldr	r0, [pc, #36]	@ (8008400 <__NVIC_SetPriority+0xd8>)
 80083da:	1dfb      	adds	r3, r7, #7
 80083dc:	781b      	ldrb	r3, [r3, #0]
 80083de:	001c      	movs	r4, r3
 80083e0:	230f      	movs	r3, #15
 80083e2:	4023      	ands	r3, r4
 80083e4:	3b08      	subs	r3, #8
 80083e6:	089b      	lsrs	r3, r3, #2
 80083e8:	430a      	orrs	r2, r1
 80083ea:	3306      	adds	r3, #6
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	18c3      	adds	r3, r0, r3
 80083f0:	3304      	adds	r3, #4
 80083f2:	601a      	str	r2, [r3, #0]
}
 80083f4:	46c0      	nop			@ (mov r8, r8)
 80083f6:	46bd      	mov	sp, r7
 80083f8:	b003      	add	sp, #12
 80083fa:	bd90      	pop	{r4, r7, pc}
 80083fc:	e000e100 	.word	0xe000e100
 8008400:	e000ed00 	.word	0xe000ed00

08008404 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	1e5a      	subs	r2, r3, #1
 8008410:	2380      	movs	r3, #128	@ 0x80
 8008412:	045b      	lsls	r3, r3, #17
 8008414:	429a      	cmp	r2, r3
 8008416:	d301      	bcc.n	800841c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008418:	2301      	movs	r3, #1
 800841a:	e010      	b.n	800843e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800841c:	4b0a      	ldr	r3, [pc, #40]	@ (8008448 <SysTick_Config+0x44>)
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	3a01      	subs	r2, #1
 8008422:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008424:	2301      	movs	r3, #1
 8008426:	425b      	negs	r3, r3
 8008428:	2103      	movs	r1, #3
 800842a:	0018      	movs	r0, r3
 800842c:	f7ff ff7c 	bl	8008328 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008430:	4b05      	ldr	r3, [pc, #20]	@ (8008448 <SysTick_Config+0x44>)
 8008432:	2200      	movs	r2, #0
 8008434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008436:	4b04      	ldr	r3, [pc, #16]	@ (8008448 <SysTick_Config+0x44>)
 8008438:	2207      	movs	r2, #7
 800843a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800843c:	2300      	movs	r3, #0
}
 800843e:	0018      	movs	r0, r3
 8008440:	46bd      	mov	sp, r7
 8008442:	b002      	add	sp, #8
 8008444:	bd80      	pop	{r7, pc}
 8008446:	46c0      	nop			@ (mov r8, r8)
 8008448:	e000e010 	.word	0xe000e010

0800844c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b084      	sub	sp, #16
 8008450:	af00      	add	r7, sp, #0
 8008452:	60b9      	str	r1, [r7, #8]
 8008454:	607a      	str	r2, [r7, #4]
 8008456:	210f      	movs	r1, #15
 8008458:	187b      	adds	r3, r7, r1
 800845a:	1c02      	adds	r2, r0, #0
 800845c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800845e:	68ba      	ldr	r2, [r7, #8]
 8008460:	187b      	adds	r3, r7, r1
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	b25b      	sxtb	r3, r3
 8008466:	0011      	movs	r1, r2
 8008468:	0018      	movs	r0, r3
 800846a:	f7ff ff5d 	bl	8008328 <__NVIC_SetPriority>
}
 800846e:	46c0      	nop			@ (mov r8, r8)
 8008470:	46bd      	mov	sp, r7
 8008472:	b004      	add	sp, #16
 8008474:	bd80      	pop	{r7, pc}

08008476 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b082      	sub	sp, #8
 800847a:	af00      	add	r7, sp, #0
 800847c:	0002      	movs	r2, r0
 800847e:	1dfb      	adds	r3, r7, #7
 8008480:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008482:	1dfb      	adds	r3, r7, #7
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	b25b      	sxtb	r3, r3
 8008488:	0018      	movs	r0, r3
 800848a:	f7ff ff11 	bl	80082b0 <__NVIC_EnableIRQ>
}
 800848e:	46c0      	nop			@ (mov r8, r8)
 8008490:	46bd      	mov	sp, r7
 8008492:	b002      	add	sp, #8
 8008494:	bd80      	pop	{r7, pc}

08008496 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b082      	sub	sp, #8
 800849a:	af00      	add	r7, sp, #0
 800849c:	0002      	movs	r2, r0
 800849e:	1dfb      	adds	r3, r7, #7
 80084a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80084a2:	1dfb      	adds	r3, r7, #7
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	b25b      	sxtb	r3, r3
 80084a8:	0018      	movs	r0, r3
 80084aa:	f7ff ff1b 	bl	80082e4 <__NVIC_DisableIRQ>
}
 80084ae:	46c0      	nop			@ (mov r8, r8)
 80084b0:	46bd      	mov	sp, r7
 80084b2:	b002      	add	sp, #8
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b082      	sub	sp, #8
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	0018      	movs	r0, r3
 80084c2:	f7ff ff9f 	bl	8008404 <SysTick_Config>
 80084c6:	0003      	movs	r3, r0
}
 80084c8:	0018      	movs	r0, r3
 80084ca:	46bd      	mov	sp, r7
 80084cc:	b002      	add	sp, #8
 80084ce:	bd80      	pop	{r7, pc}

080084d0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80084d8:	210f      	movs	r1, #15
 80084da:	187b      	adds	r3, r7, r1
 80084dc:	2200      	movs	r2, #0
 80084de:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2225      	movs	r2, #37	@ 0x25
 80084e4:	5c9b      	ldrb	r3, [r3, r2]
 80084e6:	b2db      	uxtb	r3, r3
 80084e8:	2b02      	cmp	r3, #2
 80084ea:	d006      	beq.n	80084fa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2204      	movs	r2, #4
 80084f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80084f2:	187b      	adds	r3, r7, r1
 80084f4:	2201      	movs	r2, #1
 80084f6:	701a      	strb	r2, [r3, #0]
 80084f8:	e049      	b.n	800858e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	210e      	movs	r1, #14
 8008506:	438a      	bics	r2, r1
 8008508:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2101      	movs	r1, #1
 8008516:	438a      	bics	r2, r1
 8008518:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008524:	491d      	ldr	r1, [pc, #116]	@ (800859c <HAL_DMA_Abort_IT+0xcc>)
 8008526:	400a      	ands	r2, r1
 8008528:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800852a:	4b1d      	ldr	r3, [pc, #116]	@ (80085a0 <HAL_DMA_Abort_IT+0xd0>)
 800852c:	6859      	ldr	r1, [r3, #4]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008532:	221c      	movs	r2, #28
 8008534:	4013      	ands	r3, r2
 8008536:	2201      	movs	r2, #1
 8008538:	409a      	lsls	r2, r3
 800853a:	4b19      	ldr	r3, [pc, #100]	@ (80085a0 <HAL_DMA_Abort_IT+0xd0>)
 800853c:	430a      	orrs	r2, r1
 800853e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008544:	687a      	ldr	r2, [r7, #4]
 8008546:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008548:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00c      	beq.n	800856c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800855c:	490f      	ldr	r1, [pc, #60]	@ (800859c <HAL_DMA_Abort_IT+0xcc>)
 800855e:	400a      	ands	r2, r1
 8008560:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800856a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2225      	movs	r2, #37	@ 0x25
 8008570:	2101      	movs	r1, #1
 8008572:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2224      	movs	r2, #36	@ 0x24
 8008578:	2100      	movs	r1, #0
 800857a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008580:	2b00      	cmp	r3, #0
 8008582:	d004      	beq.n	800858e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	0010      	movs	r0, r2
 800858c:	4798      	blx	r3
    }
  }
  return status;
 800858e:	230f      	movs	r3, #15
 8008590:	18fb      	adds	r3, r7, r3
 8008592:	781b      	ldrb	r3, [r3, #0]
}
 8008594:	0018      	movs	r0, r3
 8008596:	46bd      	mov	sp, r7
 8008598:	b004      	add	sp, #16
 800859a:	bd80      	pop	{r7, pc}
 800859c:	fffffeff 	.word	0xfffffeff
 80085a0:	40020000 	.word	0x40020000

080085a4 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b082      	sub	sp, #8
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2225      	movs	r2, #37	@ 0x25
 80085b0:	5c9b      	ldrb	r3, [r3, r2]
 80085b2:	b2db      	uxtb	r3, r3
}
 80085b4:	0018      	movs	r0, r3
 80085b6:	46bd      	mov	sp, r7
 80085b8:	b002      	add	sp, #8
 80085ba:	bd80      	pop	{r7, pc}

080085bc <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b086      	sub	sp, #24
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	607a      	str	r2, [r7, #4]
 80085c6:	200b      	movs	r0, #11
 80085c8:	183b      	adds	r3, r7, r0
 80085ca:	1c0a      	adds	r2, r1, #0
 80085cc:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085ce:	2317      	movs	r3, #23
 80085d0:	18fb      	adds	r3, r7, r3
 80085d2:	2200      	movs	r2, #0
 80085d4:	701a      	strb	r2, [r3, #0]

  switch (CallbackID)
 80085d6:	183b      	adds	r3, r7, r0
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	2b02      	cmp	r3, #2
 80085dc:	d010      	beq.n	8008600 <HAL_EXTI_RegisterCallback+0x44>
 80085de:	dc13      	bgt.n	8008608 <HAL_EXTI_RegisterCallback+0x4c>
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d002      	beq.n	80085ea <HAL_EXTI_RegisterCallback+0x2e>
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d007      	beq.n	80085f8 <HAL_EXTI_RegisterCallback+0x3c>
 80085e8:	e00e      	b.n	8008608 <HAL_EXTI_RegisterCallback+0x4c>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	609a      	str	r2, [r3, #8]
      break;
 80085f6:	e00c      	b.n	8008612 <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	687a      	ldr	r2, [r7, #4]
 80085fc:	605a      	str	r2, [r3, #4]
      break;
 80085fe:	e008      	b.n	8008612 <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	609a      	str	r2, [r3, #8]
      break;
 8008606:	e004      	b.n	8008612 <HAL_EXTI_RegisterCallback+0x56>

    default:
      status = HAL_ERROR;
 8008608:	2317      	movs	r3, #23
 800860a:	18fb      	adds	r3, r7, r3
 800860c:	2201      	movs	r2, #1
 800860e:	701a      	strb	r2, [r3, #0]
      break;
 8008610:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 8008612:	2317      	movs	r3, #23
 8008614:	18fb      	adds	r3, r7, r3
 8008616:	781b      	ldrb	r3, [r3, #0]
}
 8008618:	0018      	movs	r0, r3
 800861a:	46bd      	mov	sp, r7
 800861c:	b006      	add	sp, #24
 800861e:	bd80      	pop	{r7, pc}

08008620 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d101      	bne.n	8008634 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e003      	b.n	800863c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800863a:	2300      	movs	r3, #0
  }
}
 800863c:	0018      	movs	r0, r3
 800863e:	46bd      	mov	sp, r7
 8008640:	b002      	add	sp, #8
 8008642:	bd80      	pop	{r7, pc}

08008644 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b086      	sub	sp, #24
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	0c1b      	lsrs	r3, r3, #16
 8008652:	2201      	movs	r2, #1
 8008654:	4013      	ands	r3, r2
 8008656:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	221f      	movs	r2, #31
 800865e:	4013      	ands	r3, r2
 8008660:	2201      	movs	r2, #1
 8008662:	409a      	lsls	r2, r3
 8008664:	0013      	movs	r3, r2
 8008666:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	015b      	lsls	r3, r3, #5
 800866c:	4a18      	ldr	r2, [pc, #96]	@ (80086d0 <HAL_EXTI_IRQHandler+0x8c>)
 800866e:	4694      	mov	ip, r2
 8008670:	4463      	add	r3, ip
 8008672:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	4013      	ands	r3, r2
 800867c:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d009      	beq.n	8008698 <HAL_EXTI_IRQHandler+0x54>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	693a      	ldr	r2, [r7, #16]
 8008688:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d002      	beq.n	8008698 <HAL_EXTI_IRQHandler+0x54>
    {
      hexti->RisingCallback();
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	015b      	lsls	r3, r3, #5
 800869c:	4a0d      	ldr	r2, [pc, #52]	@ (80086d4 <HAL_EXTI_IRQHandler+0x90>)
 800869e:	4694      	mov	ip, r2
 80086a0:	4463      	add	r3, ip
 80086a2:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681a      	ldr	r2, [r3, #0]
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	4013      	ands	r3, r2
 80086ac:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d009      	beq.n	80086c8 <HAL_EXTI_IRQHandler+0x84>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	693a      	ldr	r2, [r7, #16]
 80086b8:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	689b      	ldr	r3, [r3, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d002      	beq.n	80086c8 <HAL_EXTI_IRQHandler+0x84>
    {
      hexti->FallingCallback();
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	4798      	blx	r3
    }
  }
}
 80086c8:	46c0      	nop			@ (mov r8, r8)
 80086ca:	46bd      	mov	sp, r7
 80086cc:	b006      	add	sp, #24
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	4002180c 	.word	0x4002180c
 80086d4:	40021810 	.word	0x40021810

080086d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80086e2:	2300      	movs	r3, #0
 80086e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80086e6:	e147      	b.n	8008978 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2101      	movs	r1, #1
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	4091      	lsls	r1, r2
 80086f2:	000a      	movs	r2, r1
 80086f4:	4013      	ands	r3, r2
 80086f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d100      	bne.n	8008700 <HAL_GPIO_Init+0x28>
 80086fe:	e138      	b.n	8008972 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	2203      	movs	r2, #3
 8008706:	4013      	ands	r3, r2
 8008708:	2b01      	cmp	r3, #1
 800870a:	d005      	beq.n	8008718 <HAL_GPIO_Init+0x40>
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	2203      	movs	r2, #3
 8008712:	4013      	ands	r3, r2
 8008714:	2b02      	cmp	r3, #2
 8008716:	d130      	bne.n	800877a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	005b      	lsls	r3, r3, #1
 8008722:	2203      	movs	r2, #3
 8008724:	409a      	lsls	r2, r3
 8008726:	0013      	movs	r3, r2
 8008728:	43da      	mvns	r2, r3
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	4013      	ands	r3, r2
 800872e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	68da      	ldr	r2, [r3, #12]
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	409a      	lsls	r2, r3
 800873a:	0013      	movs	r3, r2
 800873c:	693a      	ldr	r2, [r7, #16]
 800873e:	4313      	orrs	r3, r2
 8008740:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	693a      	ldr	r2, [r7, #16]
 8008746:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800874e:	2201      	movs	r2, #1
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	409a      	lsls	r2, r3
 8008754:	0013      	movs	r3, r2
 8008756:	43da      	mvns	r2, r3
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	4013      	ands	r3, r2
 800875c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	091b      	lsrs	r3, r3, #4
 8008764:	2201      	movs	r2, #1
 8008766:	401a      	ands	r2, r3
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	409a      	lsls	r2, r3
 800876c:	0013      	movs	r3, r2
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	4313      	orrs	r3, r2
 8008772:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	2203      	movs	r2, #3
 8008780:	4013      	ands	r3, r2
 8008782:	2b03      	cmp	r3, #3
 8008784:	d017      	beq.n	80087b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	005b      	lsls	r3, r3, #1
 8008790:	2203      	movs	r2, #3
 8008792:	409a      	lsls	r2, r3
 8008794:	0013      	movs	r3, r2
 8008796:	43da      	mvns	r2, r3
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	4013      	ands	r3, r2
 800879c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	689a      	ldr	r2, [r3, #8]
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	005b      	lsls	r3, r3, #1
 80087a6:	409a      	lsls	r2, r3
 80087a8:	0013      	movs	r3, r2
 80087aa:	693a      	ldr	r2, [r7, #16]
 80087ac:	4313      	orrs	r3, r2
 80087ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	2203      	movs	r2, #3
 80087bc:	4013      	ands	r3, r2
 80087be:	2b02      	cmp	r3, #2
 80087c0:	d123      	bne.n	800880a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	08da      	lsrs	r2, r3, #3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	3208      	adds	r2, #8
 80087ca:	0092      	lsls	r2, r2, #2
 80087cc:	58d3      	ldr	r3, [r2, r3]
 80087ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	2207      	movs	r2, #7
 80087d4:	4013      	ands	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	220f      	movs	r2, #15
 80087da:	409a      	lsls	r2, r3
 80087dc:	0013      	movs	r3, r2
 80087de:	43da      	mvns	r2, r3
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	4013      	ands	r3, r2
 80087e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	691a      	ldr	r2, [r3, #16]
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	2107      	movs	r1, #7
 80087ee:	400b      	ands	r3, r1
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	409a      	lsls	r2, r3
 80087f4:	0013      	movs	r3, r2
 80087f6:	693a      	ldr	r2, [r7, #16]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	08da      	lsrs	r2, r3, #3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	3208      	adds	r2, #8
 8008804:	0092      	lsls	r2, r2, #2
 8008806:	6939      	ldr	r1, [r7, #16]
 8008808:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	005b      	lsls	r3, r3, #1
 8008814:	2203      	movs	r2, #3
 8008816:	409a      	lsls	r2, r3
 8008818:	0013      	movs	r3, r2
 800881a:	43da      	mvns	r2, r3
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	4013      	ands	r3, r2
 8008820:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	2203      	movs	r2, #3
 8008828:	401a      	ands	r2, r3
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	409a      	lsls	r2, r3
 8008830:	0013      	movs	r3, r2
 8008832:	693a      	ldr	r2, [r7, #16]
 8008834:	4313      	orrs	r3, r2
 8008836:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	23c0      	movs	r3, #192	@ 0xc0
 8008844:	029b      	lsls	r3, r3, #10
 8008846:	4013      	ands	r3, r2
 8008848:	d100      	bne.n	800884c <HAL_GPIO_Init+0x174>
 800884a:	e092      	b.n	8008972 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800884c:	4a50      	ldr	r2, [pc, #320]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	089b      	lsrs	r3, r3, #2
 8008852:	3318      	adds	r3, #24
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	589b      	ldr	r3, [r3, r2]
 8008858:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	2203      	movs	r2, #3
 800885e:	4013      	ands	r3, r2
 8008860:	00db      	lsls	r3, r3, #3
 8008862:	220f      	movs	r2, #15
 8008864:	409a      	lsls	r2, r3
 8008866:	0013      	movs	r3, r2
 8008868:	43da      	mvns	r2, r3
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	4013      	ands	r3, r2
 800886e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	23a0      	movs	r3, #160	@ 0xa0
 8008874:	05db      	lsls	r3, r3, #23
 8008876:	429a      	cmp	r2, r3
 8008878:	d013      	beq.n	80088a2 <HAL_GPIO_Init+0x1ca>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	4a45      	ldr	r2, [pc, #276]	@ (8008994 <HAL_GPIO_Init+0x2bc>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d00d      	beq.n	800889e <HAL_GPIO_Init+0x1c6>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	4a44      	ldr	r2, [pc, #272]	@ (8008998 <HAL_GPIO_Init+0x2c0>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d007      	beq.n	800889a <HAL_GPIO_Init+0x1c2>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4a43      	ldr	r2, [pc, #268]	@ (800899c <HAL_GPIO_Init+0x2c4>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d101      	bne.n	8008896 <HAL_GPIO_Init+0x1be>
 8008892:	2303      	movs	r3, #3
 8008894:	e006      	b.n	80088a4 <HAL_GPIO_Init+0x1cc>
 8008896:	2305      	movs	r3, #5
 8008898:	e004      	b.n	80088a4 <HAL_GPIO_Init+0x1cc>
 800889a:	2302      	movs	r3, #2
 800889c:	e002      	b.n	80088a4 <HAL_GPIO_Init+0x1cc>
 800889e:	2301      	movs	r3, #1
 80088a0:	e000      	b.n	80088a4 <HAL_GPIO_Init+0x1cc>
 80088a2:	2300      	movs	r3, #0
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	2103      	movs	r1, #3
 80088a8:	400a      	ands	r2, r1
 80088aa:	00d2      	lsls	r2, r2, #3
 80088ac:	4093      	lsls	r3, r2
 80088ae:	693a      	ldr	r2, [r7, #16]
 80088b0:	4313      	orrs	r3, r2
 80088b2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80088b4:	4936      	ldr	r1, [pc, #216]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	089b      	lsrs	r3, r3, #2
 80088ba:	3318      	adds	r3, #24
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	693a      	ldr	r2, [r7, #16]
 80088c0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80088c2:	4b33      	ldr	r3, [pc, #204]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	43da      	mvns	r2, r3
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	4013      	ands	r3, r2
 80088d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	685a      	ldr	r2, [r3, #4]
 80088d6:	2380      	movs	r3, #128	@ 0x80
 80088d8:	035b      	lsls	r3, r3, #13
 80088da:	4013      	ands	r3, r2
 80088dc:	d003      	beq.n	80088e6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80088e6:	4b2a      	ldr	r3, [pc, #168]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80088ec:	4b28      	ldr	r3, [pc, #160]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	43da      	mvns	r2, r3
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	4013      	ands	r3, r2
 80088fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	685a      	ldr	r2, [r3, #4]
 8008900:	2380      	movs	r3, #128	@ 0x80
 8008902:	039b      	lsls	r3, r3, #14
 8008904:	4013      	ands	r3, r2
 8008906:	d003      	beq.n	8008910 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	4313      	orrs	r3, r2
 800890e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008910:	4b1f      	ldr	r3, [pc, #124]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 8008912:	693a      	ldr	r2, [r7, #16]
 8008914:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008916:	4a1e      	ldr	r2, [pc, #120]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 8008918:	2384      	movs	r3, #132	@ 0x84
 800891a:	58d3      	ldr	r3, [r2, r3]
 800891c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	43da      	mvns	r2, r3
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	4013      	ands	r3, r2
 8008926:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	685a      	ldr	r2, [r3, #4]
 800892c:	2380      	movs	r3, #128	@ 0x80
 800892e:	029b      	lsls	r3, r3, #10
 8008930:	4013      	ands	r3, r2
 8008932:	d003      	beq.n	800893c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	4313      	orrs	r3, r2
 800893a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800893c:	4914      	ldr	r1, [pc, #80]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 800893e:	2284      	movs	r2, #132	@ 0x84
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8008944:	4a12      	ldr	r2, [pc, #72]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 8008946:	2380      	movs	r3, #128	@ 0x80
 8008948:	58d3      	ldr	r3, [r2, r3]
 800894a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	43da      	mvns	r2, r3
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	4013      	ands	r3, r2
 8008954:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	685a      	ldr	r2, [r3, #4]
 800895a:	2380      	movs	r3, #128	@ 0x80
 800895c:	025b      	lsls	r3, r3, #9
 800895e:	4013      	ands	r3, r2
 8008960:	d003      	beq.n	800896a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	4313      	orrs	r3, r2
 8008968:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800896a:	4909      	ldr	r1, [pc, #36]	@ (8008990 <HAL_GPIO_Init+0x2b8>)
 800896c:	2280      	movs	r2, #128	@ 0x80
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	3301      	adds	r3, #1
 8008976:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	40da      	lsrs	r2, r3
 8008980:	1e13      	subs	r3, r2, #0
 8008982:	d000      	beq.n	8008986 <HAL_GPIO_Init+0x2ae>
 8008984:	e6b0      	b.n	80086e8 <HAL_GPIO_Init+0x10>
  }
}
 8008986:	46c0      	nop			@ (mov r8, r8)
 8008988:	46c0      	nop			@ (mov r8, r8)
 800898a:	46bd      	mov	sp, r7
 800898c:	b006      	add	sp, #24
 800898e:	bd80      	pop	{r7, pc}
 8008990:	40021800 	.word	0x40021800
 8008994:	50000400 	.word	0x50000400
 8008998:	50000800 	.word	0x50000800
 800899c:	50000c00 	.word	0x50000c00

080089a0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80089aa:	2300      	movs	r3, #0
 80089ac:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80089ae:	e0b4      	b.n	8008b1a <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80089b0:	2201      	movs	r2, #1
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	409a      	lsls	r2, r3
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	4013      	ands	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d100      	bne.n	80089c4 <HAL_GPIO_DeInit+0x24>
 80089c2:	e0a7      	b.n	8008b14 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80089c4:	4a5a      	ldr	r2, [pc, #360]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	089b      	lsrs	r3, r3, #2
 80089ca:	3318      	adds	r3, #24
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	589b      	ldr	r3, [r3, r2]
 80089d0:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	2203      	movs	r2, #3
 80089d6:	4013      	ands	r3, r2
 80089d8:	00db      	lsls	r3, r3, #3
 80089da:	220f      	movs	r2, #15
 80089dc:	409a      	lsls	r2, r3
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	4013      	ands	r3, r2
 80089e2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	23a0      	movs	r3, #160	@ 0xa0
 80089e8:	05db      	lsls	r3, r3, #23
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d013      	beq.n	8008a16 <HAL_GPIO_DeInit+0x76>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	4a50      	ldr	r2, [pc, #320]	@ (8008b34 <HAL_GPIO_DeInit+0x194>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d00d      	beq.n	8008a12 <HAL_GPIO_DeInit+0x72>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	4a4f      	ldr	r2, [pc, #316]	@ (8008b38 <HAL_GPIO_DeInit+0x198>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d007      	beq.n	8008a0e <HAL_GPIO_DeInit+0x6e>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	4a4e      	ldr	r2, [pc, #312]	@ (8008b3c <HAL_GPIO_DeInit+0x19c>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d101      	bne.n	8008a0a <HAL_GPIO_DeInit+0x6a>
 8008a06:	2303      	movs	r3, #3
 8008a08:	e006      	b.n	8008a18 <HAL_GPIO_DeInit+0x78>
 8008a0a:	2305      	movs	r3, #5
 8008a0c:	e004      	b.n	8008a18 <HAL_GPIO_DeInit+0x78>
 8008a0e:	2302      	movs	r3, #2
 8008a10:	e002      	b.n	8008a18 <HAL_GPIO_DeInit+0x78>
 8008a12:	2301      	movs	r3, #1
 8008a14:	e000      	b.n	8008a18 <HAL_GPIO_DeInit+0x78>
 8008a16:	2300      	movs	r3, #0
 8008a18:	697a      	ldr	r2, [r7, #20]
 8008a1a:	2103      	movs	r1, #3
 8008a1c:	400a      	ands	r2, r1
 8008a1e:	00d2      	lsls	r2, r2, #3
 8008a20:	4093      	lsls	r3, r2
 8008a22:	68fa      	ldr	r2, [r7, #12]
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d136      	bne.n	8008a96 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8008a28:	4a41      	ldr	r2, [pc, #260]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a2a:	2380      	movs	r3, #128	@ 0x80
 8008a2c:	58d3      	ldr	r3, [r2, r3]
 8008a2e:	693a      	ldr	r2, [r7, #16]
 8008a30:	43d2      	mvns	r2, r2
 8008a32:	493f      	ldr	r1, [pc, #252]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a34:	4013      	ands	r3, r2
 8008a36:	2280      	movs	r2, #128	@ 0x80
 8008a38:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8008a3a:	4a3d      	ldr	r2, [pc, #244]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a3c:	2384      	movs	r3, #132	@ 0x84
 8008a3e:	58d3      	ldr	r3, [r2, r3]
 8008a40:	693a      	ldr	r2, [r7, #16]
 8008a42:	43d2      	mvns	r2, r2
 8008a44:	493a      	ldr	r1, [pc, #232]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a46:	4013      	ands	r3, r2
 8008a48:	2284      	movs	r2, #132	@ 0x84
 8008a4a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8008a4c:	4b38      	ldr	r3, [pc, #224]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	43d9      	mvns	r1, r3
 8008a54:	4b36      	ldr	r3, [pc, #216]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a56:	400a      	ands	r2, r1
 8008a58:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8008a5a:	4b35      	ldr	r3, [pc, #212]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	43d9      	mvns	r1, r3
 8008a62:	4b33      	ldr	r3, [pc, #204]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a64:	400a      	ands	r2, r1
 8008a66:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	2203      	movs	r2, #3
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	00db      	lsls	r3, r3, #3
 8008a70:	220f      	movs	r2, #15
 8008a72:	409a      	lsls	r2, r3
 8008a74:	0013      	movs	r3, r2
 8008a76:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8008a78:	4a2d      	ldr	r2, [pc, #180]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	089b      	lsrs	r3, r3, #2
 8008a7e:	3318      	adds	r3, #24
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	589a      	ldr	r2, [r3, r2]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	43d9      	mvns	r1, r3
 8008a88:	4829      	ldr	r0, [pc, #164]	@ (8008b30 <HAL_GPIO_DeInit+0x190>)
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	089b      	lsrs	r3, r3, #2
 8008a8e:	400a      	ands	r2, r1
 8008a90:	3318      	adds	r3, #24
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	005b      	lsls	r3, r3, #1
 8008a9e:	2103      	movs	r1, #3
 8008aa0:	4099      	lsls	r1, r3
 8008aa2:	000b      	movs	r3, r1
 8008aa4:	431a      	orrs	r2, r3
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	08da      	lsrs	r2, r3, #3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	3208      	adds	r2, #8
 8008ab2:	0092      	lsls	r2, r2, #2
 8008ab4:	58d3      	ldr	r3, [r2, r3]
 8008ab6:	697a      	ldr	r2, [r7, #20]
 8008ab8:	2107      	movs	r1, #7
 8008aba:	400a      	ands	r2, r1
 8008abc:	0092      	lsls	r2, r2, #2
 8008abe:	210f      	movs	r1, #15
 8008ac0:	4091      	lsls	r1, r2
 8008ac2:	000a      	movs	r2, r1
 8008ac4:	43d1      	mvns	r1, r2
 8008ac6:	697a      	ldr	r2, [r7, #20]
 8008ac8:	08d2      	lsrs	r2, r2, #3
 8008aca:	4019      	ands	r1, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	3208      	adds	r2, #8
 8008ad0:	0092      	lsls	r2, r2, #2
 8008ad2:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	0052      	lsls	r2, r2, #1
 8008adc:	2103      	movs	r1, #3
 8008ade:	4091      	lsls	r1, r2
 8008ae0:	000a      	movs	r2, r1
 8008ae2:	43d2      	mvns	r2, r2
 8008ae4:	401a      	ands	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	2101      	movs	r1, #1
 8008af0:	697a      	ldr	r2, [r7, #20]
 8008af2:	4091      	lsls	r1, r2
 8008af4:	000a      	movs	r2, r1
 8008af6:	43d2      	mvns	r2, r2
 8008af8:	401a      	ands	r2, r3
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	697a      	ldr	r2, [r7, #20]
 8008b04:	0052      	lsls	r2, r2, #1
 8008b06:	2103      	movs	r1, #3
 8008b08:	4091      	lsls	r1, r2
 8008b0a:	000a      	movs	r2, r1
 8008b0c:	43d2      	mvns	r2, r2
 8008b0e:	401a      	ands	r2, r3
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	3301      	adds	r3, #1
 8008b18:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008b1a:	683a      	ldr	r2, [r7, #0]
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	40da      	lsrs	r2, r3
 8008b20:	1e13      	subs	r3, r2, #0
 8008b22:	d000      	beq.n	8008b26 <HAL_GPIO_DeInit+0x186>
 8008b24:	e744      	b.n	80089b0 <HAL_GPIO_DeInit+0x10>
  }
}
 8008b26:	46c0      	nop			@ (mov r8, r8)
 8008b28:	46c0      	nop			@ (mov r8, r8)
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	b006      	add	sp, #24
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	40021800 	.word	0x40021800
 8008b34:	50000400 	.word	0x50000400
 8008b38:	50000800 	.word	0x50000800
 8008b3c:	50000c00 	.word	0x50000c00

08008b40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	000a      	movs	r2, r1
 8008b4a:	1cbb      	adds	r3, r7, #2
 8008b4c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	1cba      	adds	r2, r7, #2
 8008b54:	8812      	ldrh	r2, [r2, #0]
 8008b56:	4013      	ands	r3, r2
 8008b58:	d004      	beq.n	8008b64 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8008b5a:	230f      	movs	r3, #15
 8008b5c:	18fb      	adds	r3, r7, r3
 8008b5e:	2201      	movs	r2, #1
 8008b60:	701a      	strb	r2, [r3, #0]
 8008b62:	e003      	b.n	8008b6c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008b64:	230f      	movs	r3, #15
 8008b66:	18fb      	adds	r3, r7, r3
 8008b68:	2200      	movs	r2, #0
 8008b6a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8008b6c:	230f      	movs	r3, #15
 8008b6e:	18fb      	adds	r3, r7, r3
 8008b70:	781b      	ldrb	r3, [r3, #0]
}
 8008b72:	0018      	movs	r0, r3
 8008b74:	46bd      	mov	sp, r7
 8008b76:	b004      	add	sp, #16
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b082      	sub	sp, #8
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	6078      	str	r0, [r7, #4]
 8008b82:	0008      	movs	r0, r1
 8008b84:	0011      	movs	r1, r2
 8008b86:	1cbb      	adds	r3, r7, #2
 8008b88:	1c02      	adds	r2, r0, #0
 8008b8a:	801a      	strh	r2, [r3, #0]
 8008b8c:	1c7b      	adds	r3, r7, #1
 8008b8e:	1c0a      	adds	r2, r1, #0
 8008b90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008b92:	1c7b      	adds	r3, r7, #1
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d004      	beq.n	8008ba4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008b9a:	1cbb      	adds	r3, r7, #2
 8008b9c:	881a      	ldrh	r2, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008ba2:	e003      	b.n	8008bac <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008ba4:	1cbb      	adds	r3, r7, #2
 8008ba6:	881a      	ldrh	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008bac:	46c0      	nop			@ (mov r8, r8)
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	b002      	add	sp, #8
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d101      	bne.n	8008bc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e08f      	b.n	8008ce6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2241      	movs	r2, #65	@ 0x41
 8008bca:	5c9b      	ldrb	r3, [r3, r2]
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d107      	bne.n	8008be2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2240      	movs	r2, #64	@ 0x40
 8008bd6:	2100      	movs	r1, #0
 8008bd8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	0018      	movs	r0, r3
 8008bde:	f000 f8bf 	bl	8008d60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2241      	movs	r2, #65	@ 0x41
 8008be6:	2124      	movs	r1, #36	@ 0x24
 8008be8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2101      	movs	r1, #1
 8008bf6:	438a      	bics	r2, r1
 8008bf8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	685a      	ldr	r2, [r3, #4]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	493b      	ldr	r1, [pc, #236]	@ (8008cf0 <HAL_I2C_Init+0x13c>)
 8008c04:	400a      	ands	r2, r1
 8008c06:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	689a      	ldr	r2, [r3, #8]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4938      	ldr	r1, [pc, #224]	@ (8008cf4 <HAL_I2C_Init+0x140>)
 8008c14:	400a      	ands	r2, r1
 8008c16:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	68db      	ldr	r3, [r3, #12]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d108      	bne.n	8008c32 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	689a      	ldr	r2, [r3, #8]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	2180      	movs	r1, #128	@ 0x80
 8008c2a:	0209      	lsls	r1, r1, #8
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	609a      	str	r2, [r3, #8]
 8008c30:	e007      	b.n	8008c42 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	689a      	ldr	r2, [r3, #8]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	2184      	movs	r1, #132	@ 0x84
 8008c3c:	0209      	lsls	r1, r1, #8
 8008c3e:	430a      	orrs	r2, r1
 8008c40:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	2b02      	cmp	r3, #2
 8008c48:	d109      	bne.n	8008c5e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2180      	movs	r1, #128	@ 0x80
 8008c56:	0109      	lsls	r1, r1, #4
 8008c58:	430a      	orrs	r2, r1
 8008c5a:	605a      	str	r2, [r3, #4]
 8008c5c:	e007      	b.n	8008c6e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4923      	ldr	r1, [pc, #140]	@ (8008cf8 <HAL_I2C_Init+0x144>)
 8008c6a:	400a      	ands	r2, r1
 8008c6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4920      	ldr	r1, [pc, #128]	@ (8008cfc <HAL_I2C_Init+0x148>)
 8008c7a:	430a      	orrs	r2, r1
 8008c7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68da      	ldr	r2, [r3, #12]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	491a      	ldr	r1, [pc, #104]	@ (8008cf4 <HAL_I2C_Init+0x140>)
 8008c8a:	400a      	ands	r2, r1
 8008c8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	691a      	ldr	r2, [r3, #16]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	695b      	ldr	r3, [r3, #20]
 8008c96:	431a      	orrs	r2, r3
 8008c98:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	699b      	ldr	r3, [r3, #24]
 8008c9e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	430a      	orrs	r2, r1
 8008ca6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	69d9      	ldr	r1, [r3, #28]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a1a      	ldr	r2, [r3, #32]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	430a      	orrs	r2, r1
 8008cb6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	2101      	movs	r1, #1
 8008cc4:	430a      	orrs	r2, r1
 8008cc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2241      	movs	r2, #65	@ 0x41
 8008cd2:	2120      	movs	r1, #32
 8008cd4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2242      	movs	r2, #66	@ 0x42
 8008ce0:	2100      	movs	r1, #0
 8008ce2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008ce4:	2300      	movs	r3, #0
}
 8008ce6:	0018      	movs	r0, r3
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	b002      	add	sp, #8
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	46c0      	nop			@ (mov r8, r8)
 8008cf0:	f0ffffff 	.word	0xf0ffffff
 8008cf4:	ffff7fff 	.word	0xffff7fff
 8008cf8:	fffff7ff 	.word	0xfffff7ff
 8008cfc:	02008000 	.word	0x02008000

08008d00 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d101      	bne.n	8008d12 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e022      	b.n	8008d58 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2241      	movs	r2, #65	@ 0x41
 8008d16:	2124      	movs	r1, #36	@ 0x24
 8008d18:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2101      	movs	r1, #1
 8008d26:	438a      	bics	r2, r1
 8008d28:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	0018      	movs	r0, r3
 8008d2e:	f000 f81f 	bl	8008d70 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2241      	movs	r2, #65	@ 0x41
 8008d3c:	2100      	movs	r1, #0
 8008d3e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2242      	movs	r2, #66	@ 0x42
 8008d4a:	2100      	movs	r1, #0
 8008d4c:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2240      	movs	r2, #64	@ 0x40
 8008d52:	2100      	movs	r1, #0
 8008d54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d56:	2300      	movs	r3, #0
}
 8008d58:	0018      	movs	r0, r3
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	b002      	add	sp, #8
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b082      	sub	sp, #8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8008d68:	46c0      	nop			@ (mov r8, r8)
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	b002      	add	sp, #8
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8008d78:	46c0      	nop			@ (mov r8, r8)
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	b002      	add	sp, #8
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d80:	b590      	push	{r4, r7, lr}
 8008d82:	b089      	sub	sp, #36	@ 0x24
 8008d84:	af02      	add	r7, sp, #8
 8008d86:	60f8      	str	r0, [r7, #12]
 8008d88:	000c      	movs	r4, r1
 8008d8a:	0010      	movs	r0, r2
 8008d8c:	0019      	movs	r1, r3
 8008d8e:	230a      	movs	r3, #10
 8008d90:	18fb      	adds	r3, r7, r3
 8008d92:	1c22      	adds	r2, r4, #0
 8008d94:	801a      	strh	r2, [r3, #0]
 8008d96:	2308      	movs	r3, #8
 8008d98:	18fb      	adds	r3, r7, r3
 8008d9a:	1c02      	adds	r2, r0, #0
 8008d9c:	801a      	strh	r2, [r3, #0]
 8008d9e:	1dbb      	adds	r3, r7, #6
 8008da0:	1c0a      	adds	r2, r1, #0
 8008da2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2241      	movs	r2, #65	@ 0x41
 8008da8:	5c9b      	ldrb	r3, [r3, r2]
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	2b20      	cmp	r3, #32
 8008dae:	d000      	beq.n	8008db2 <HAL_I2C_Mem_Write+0x32>
 8008db0:	e10c      	b.n	8008fcc <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d004      	beq.n	8008dc2 <HAL_I2C_Mem_Write+0x42>
 8008db8:	232c      	movs	r3, #44	@ 0x2c
 8008dba:	18fb      	adds	r3, r7, r3
 8008dbc:	881b      	ldrh	r3, [r3, #0]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d105      	bne.n	8008dce <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2280      	movs	r2, #128	@ 0x80
 8008dc6:	0092      	lsls	r2, r2, #2
 8008dc8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e0ff      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2240      	movs	r2, #64	@ 0x40
 8008dd2:	5c9b      	ldrb	r3, [r3, r2]
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d101      	bne.n	8008ddc <HAL_I2C_Mem_Write+0x5c>
 8008dd8:	2302      	movs	r3, #2
 8008dda:	e0f8      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2240      	movs	r2, #64	@ 0x40
 8008de0:	2101      	movs	r1, #1
 8008de2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008de4:	f7ff fa36 	bl	8008254 <HAL_GetTick>
 8008de8:	0003      	movs	r3, r0
 8008dea:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008dec:	2380      	movs	r3, #128	@ 0x80
 8008dee:	0219      	lsls	r1, r3, #8
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	9300      	str	r3, [sp, #0]
 8008df6:	2319      	movs	r3, #25
 8008df8:	2201      	movs	r2, #1
 8008dfa:	f001 f8ff 	bl	8009ffc <I2C_WaitOnFlagUntilTimeout>
 8008dfe:	1e03      	subs	r3, r0, #0
 8008e00:	d001      	beq.n	8008e06 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e0e3      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2241      	movs	r2, #65	@ 0x41
 8008e0a:	2121      	movs	r1, #33	@ 0x21
 8008e0c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2242      	movs	r2, #66	@ 0x42
 8008e12:	2140      	movs	r1, #64	@ 0x40
 8008e14:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e20:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	222c      	movs	r2, #44	@ 0x2c
 8008e26:	18ba      	adds	r2, r7, r2
 8008e28:	8812      	ldrh	r2, [r2, #0]
 8008e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e32:	1dbb      	adds	r3, r7, #6
 8008e34:	881c      	ldrh	r4, [r3, #0]
 8008e36:	2308      	movs	r3, #8
 8008e38:	18fb      	adds	r3, r7, r3
 8008e3a:	881a      	ldrh	r2, [r3, #0]
 8008e3c:	230a      	movs	r3, #10
 8008e3e:	18fb      	adds	r3, r7, r3
 8008e40:	8819      	ldrh	r1, [r3, #0]
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	9301      	str	r3, [sp, #4]
 8008e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e4a:	9300      	str	r3, [sp, #0]
 8008e4c:	0023      	movs	r3, r4
 8008e4e:	f000 fbbb 	bl	80095c8 <I2C_RequestMemoryWrite>
 8008e52:	1e03      	subs	r3, r0, #0
 8008e54:	d005      	beq.n	8008e62 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2240      	movs	r2, #64	@ 0x40
 8008e5a:	2100      	movs	r1, #0
 8008e5c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e0b5      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	2bff      	cmp	r3, #255	@ 0xff
 8008e6a:	d911      	bls.n	8008e90 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	22ff      	movs	r2, #255	@ 0xff
 8008e70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e76:	b2da      	uxtb	r2, r3
 8008e78:	2380      	movs	r3, #128	@ 0x80
 8008e7a:	045c      	lsls	r4, r3, #17
 8008e7c:	230a      	movs	r3, #10
 8008e7e:	18fb      	adds	r3, r7, r3
 8008e80:	8819      	ldrh	r1, [r3, #0]
 8008e82:	68f8      	ldr	r0, [r7, #12]
 8008e84:	2300      	movs	r3, #0
 8008e86:	9300      	str	r3, [sp, #0]
 8008e88:	0023      	movs	r3, r4
 8008e8a:	f001 fa91 	bl	800a3b0 <I2C_TransferConfig>
 8008e8e:	e012      	b.n	8008eb6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e94:	b29a      	uxth	r2, r3
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e9e:	b2da      	uxtb	r2, r3
 8008ea0:	2380      	movs	r3, #128	@ 0x80
 8008ea2:	049c      	lsls	r4, r3, #18
 8008ea4:	230a      	movs	r3, #10
 8008ea6:	18fb      	adds	r3, r7, r3
 8008ea8:	8819      	ldrh	r1, [r3, #0]
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	2300      	movs	r3, #0
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	0023      	movs	r3, r4
 8008eb2:	f001 fa7d 	bl	800a3b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008eb6:	697a      	ldr	r2, [r7, #20]
 8008eb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f001 f8f5 	bl	800a0ac <I2C_WaitOnTXISFlagUntilTimeout>
 8008ec2:	1e03      	subs	r3, r0, #0
 8008ec4:	d001      	beq.n	8008eca <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e081      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ece:	781a      	ldrb	r2, [r3, #0]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eda:	1c5a      	adds	r2, r3, #1
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	b29a      	uxth	r2, r3
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ef2:	3b01      	subs	r3, #1
 8008ef4:	b29a      	uxth	r2, r3
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d03a      	beq.n	8008f7a <HAL_I2C_Mem_Write+0x1fa>
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d136      	bne.n	8008f7a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f0e:	68f8      	ldr	r0, [r7, #12]
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	0013      	movs	r3, r2
 8008f16:	2200      	movs	r2, #0
 8008f18:	2180      	movs	r1, #128	@ 0x80
 8008f1a:	f001 f86f 	bl	8009ffc <I2C_WaitOnFlagUntilTimeout>
 8008f1e:	1e03      	subs	r3, r0, #0
 8008f20:	d001      	beq.n	8008f26 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8008f22:	2301      	movs	r3, #1
 8008f24:	e053      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	2bff      	cmp	r3, #255	@ 0xff
 8008f2e:	d911      	bls.n	8008f54 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	22ff      	movs	r2, #255	@ 0xff
 8008f34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f3a:	b2da      	uxtb	r2, r3
 8008f3c:	2380      	movs	r3, #128	@ 0x80
 8008f3e:	045c      	lsls	r4, r3, #17
 8008f40:	230a      	movs	r3, #10
 8008f42:	18fb      	adds	r3, r7, r3
 8008f44:	8819      	ldrh	r1, [r3, #0]
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	2300      	movs	r3, #0
 8008f4a:	9300      	str	r3, [sp, #0]
 8008f4c:	0023      	movs	r3, r4
 8008f4e:	f001 fa2f 	bl	800a3b0 <I2C_TransferConfig>
 8008f52:	e012      	b.n	8008f7a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f62:	b2da      	uxtb	r2, r3
 8008f64:	2380      	movs	r3, #128	@ 0x80
 8008f66:	049c      	lsls	r4, r3, #18
 8008f68:	230a      	movs	r3, #10
 8008f6a:	18fb      	adds	r3, r7, r3
 8008f6c:	8819      	ldrh	r1, [r3, #0]
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	2300      	movs	r3, #0
 8008f72:	9300      	str	r3, [sp, #0]
 8008f74:	0023      	movs	r3, r4
 8008f76:	f001 fa1b 	bl	800a3b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f7e:	b29b      	uxth	r3, r3
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d198      	bne.n	8008eb6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f84:	697a      	ldr	r2, [r7, #20]
 8008f86:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	0018      	movs	r0, r3
 8008f8c:	f001 f8d4 	bl	800a138 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f90:	1e03      	subs	r3, r0, #0
 8008f92:	d001      	beq.n	8008f98 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	e01a      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	2220      	movs	r2, #32
 8008f9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	490b      	ldr	r1, [pc, #44]	@ (8008fd8 <HAL_I2C_Mem_Write+0x258>)
 8008fac:	400a      	ands	r2, r1
 8008fae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2241      	movs	r2, #65	@ 0x41
 8008fb4:	2120      	movs	r1, #32
 8008fb6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2242      	movs	r2, #66	@ 0x42
 8008fbc:	2100      	movs	r1, #0
 8008fbe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2240      	movs	r2, #64	@ 0x40
 8008fc4:	2100      	movs	r1, #0
 8008fc6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	e000      	b.n	8008fce <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8008fcc:	2302      	movs	r3, #2
  }
}
 8008fce:	0018      	movs	r0, r3
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	b007      	add	sp, #28
 8008fd4:	bd90      	pop	{r4, r7, pc}
 8008fd6:	46c0      	nop			@ (mov r8, r8)
 8008fd8:	fe00e800 	.word	0xfe00e800

08008fdc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fdc:	b590      	push	{r4, r7, lr}
 8008fde:	b089      	sub	sp, #36	@ 0x24
 8008fe0:	af02      	add	r7, sp, #8
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	000c      	movs	r4, r1
 8008fe6:	0010      	movs	r0, r2
 8008fe8:	0019      	movs	r1, r3
 8008fea:	230a      	movs	r3, #10
 8008fec:	18fb      	adds	r3, r7, r3
 8008fee:	1c22      	adds	r2, r4, #0
 8008ff0:	801a      	strh	r2, [r3, #0]
 8008ff2:	2308      	movs	r3, #8
 8008ff4:	18fb      	adds	r3, r7, r3
 8008ff6:	1c02      	adds	r2, r0, #0
 8008ff8:	801a      	strh	r2, [r3, #0]
 8008ffa:	1dbb      	adds	r3, r7, #6
 8008ffc:	1c0a      	adds	r2, r1, #0
 8008ffe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2241      	movs	r2, #65	@ 0x41
 8009004:	5c9b      	ldrb	r3, [r3, r2]
 8009006:	b2db      	uxtb	r3, r3
 8009008:	2b20      	cmp	r3, #32
 800900a:	d000      	beq.n	800900e <HAL_I2C_Mem_Read+0x32>
 800900c:	e110      	b.n	8009230 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800900e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009010:	2b00      	cmp	r3, #0
 8009012:	d004      	beq.n	800901e <HAL_I2C_Mem_Read+0x42>
 8009014:	232c      	movs	r3, #44	@ 0x2c
 8009016:	18fb      	adds	r3, r7, r3
 8009018:	881b      	ldrh	r3, [r3, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d105      	bne.n	800902a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2280      	movs	r2, #128	@ 0x80
 8009022:	0092      	lsls	r2, r2, #2
 8009024:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e103      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2240      	movs	r2, #64	@ 0x40
 800902e:	5c9b      	ldrb	r3, [r3, r2]
 8009030:	2b01      	cmp	r3, #1
 8009032:	d101      	bne.n	8009038 <HAL_I2C_Mem_Read+0x5c>
 8009034:	2302      	movs	r3, #2
 8009036:	e0fc      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2240      	movs	r2, #64	@ 0x40
 800903c:	2101      	movs	r1, #1
 800903e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009040:	f7ff f908 	bl	8008254 <HAL_GetTick>
 8009044:	0003      	movs	r3, r0
 8009046:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009048:	2380      	movs	r3, #128	@ 0x80
 800904a:	0219      	lsls	r1, r3, #8
 800904c:	68f8      	ldr	r0, [r7, #12]
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	9300      	str	r3, [sp, #0]
 8009052:	2319      	movs	r3, #25
 8009054:	2201      	movs	r2, #1
 8009056:	f000 ffd1 	bl	8009ffc <I2C_WaitOnFlagUntilTimeout>
 800905a:	1e03      	subs	r3, r0, #0
 800905c:	d001      	beq.n	8009062 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800905e:	2301      	movs	r3, #1
 8009060:	e0e7      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2241      	movs	r2, #65	@ 0x41
 8009066:	2122      	movs	r1, #34	@ 0x22
 8009068:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2242      	movs	r2, #66	@ 0x42
 800906e:	2140      	movs	r1, #64	@ 0x40
 8009070:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2200      	movs	r2, #0
 8009076:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800907c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	222c      	movs	r2, #44	@ 0x2c
 8009082:	18ba      	adds	r2, r7, r2
 8009084:	8812      	ldrh	r2, [r2, #0]
 8009086:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2200      	movs	r2, #0
 800908c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800908e:	1dbb      	adds	r3, r7, #6
 8009090:	881c      	ldrh	r4, [r3, #0]
 8009092:	2308      	movs	r3, #8
 8009094:	18fb      	adds	r3, r7, r3
 8009096:	881a      	ldrh	r2, [r3, #0]
 8009098:	230a      	movs	r3, #10
 800909a:	18fb      	adds	r3, r7, r3
 800909c:	8819      	ldrh	r1, [r3, #0]
 800909e:	68f8      	ldr	r0, [r7, #12]
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	9301      	str	r3, [sp, #4]
 80090a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a6:	9300      	str	r3, [sp, #0]
 80090a8:	0023      	movs	r3, r4
 80090aa:	f000 faf1 	bl	8009690 <I2C_RequestMemoryRead>
 80090ae:	1e03      	subs	r3, r0, #0
 80090b0:	d005      	beq.n	80090be <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2240      	movs	r2, #64	@ 0x40
 80090b6:	2100      	movs	r1, #0
 80090b8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e0b9      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	2bff      	cmp	r3, #255	@ 0xff
 80090c6:	d911      	bls.n	80090ec <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	22ff      	movs	r2, #255	@ 0xff
 80090cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090d2:	b2da      	uxtb	r2, r3
 80090d4:	2380      	movs	r3, #128	@ 0x80
 80090d6:	045c      	lsls	r4, r3, #17
 80090d8:	230a      	movs	r3, #10
 80090da:	18fb      	adds	r3, r7, r3
 80090dc:	8819      	ldrh	r1, [r3, #0]
 80090de:	68f8      	ldr	r0, [r7, #12]
 80090e0:	4b56      	ldr	r3, [pc, #344]	@ (800923c <HAL_I2C_Mem_Read+0x260>)
 80090e2:	9300      	str	r3, [sp, #0]
 80090e4:	0023      	movs	r3, r4
 80090e6:	f001 f963 	bl	800a3b0 <I2C_TransferConfig>
 80090ea:	e012      	b.n	8009112 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090f0:	b29a      	uxth	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090fa:	b2da      	uxtb	r2, r3
 80090fc:	2380      	movs	r3, #128	@ 0x80
 80090fe:	049c      	lsls	r4, r3, #18
 8009100:	230a      	movs	r3, #10
 8009102:	18fb      	adds	r3, r7, r3
 8009104:	8819      	ldrh	r1, [r3, #0]
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	4b4c      	ldr	r3, [pc, #304]	@ (800923c <HAL_I2C_Mem_Read+0x260>)
 800910a:	9300      	str	r3, [sp, #0]
 800910c:	0023      	movs	r3, r4
 800910e:	f001 f94f 	bl	800a3b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009112:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	0013      	movs	r3, r2
 800911c:	2200      	movs	r2, #0
 800911e:	2104      	movs	r1, #4
 8009120:	f000 ff6c 	bl	8009ffc <I2C_WaitOnFlagUntilTimeout>
 8009124:	1e03      	subs	r3, r0, #0
 8009126:	d001      	beq.n	800912c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e082      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009136:	b2d2      	uxtb	r2, r2
 8009138:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800913e:	1c5a      	adds	r2, r3, #1
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009148:	3b01      	subs	r3, #1
 800914a:	b29a      	uxth	r2, r3
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009154:	b29b      	uxth	r3, r3
 8009156:	3b01      	subs	r3, #1
 8009158:	b29a      	uxth	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009162:	b29b      	uxth	r3, r3
 8009164:	2b00      	cmp	r3, #0
 8009166:	d03a      	beq.n	80091de <HAL_I2C_Mem_Read+0x202>
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800916c:	2b00      	cmp	r3, #0
 800916e:	d136      	bne.n	80091de <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	0013      	movs	r3, r2
 800917a:	2200      	movs	r2, #0
 800917c:	2180      	movs	r1, #128	@ 0x80
 800917e:	f000 ff3d 	bl	8009ffc <I2C_WaitOnFlagUntilTimeout>
 8009182:	1e03      	subs	r3, r0, #0
 8009184:	d001      	beq.n	800918a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e053      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800918e:	b29b      	uxth	r3, r3
 8009190:	2bff      	cmp	r3, #255	@ 0xff
 8009192:	d911      	bls.n	80091b8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	22ff      	movs	r2, #255	@ 0xff
 8009198:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800919e:	b2da      	uxtb	r2, r3
 80091a0:	2380      	movs	r3, #128	@ 0x80
 80091a2:	045c      	lsls	r4, r3, #17
 80091a4:	230a      	movs	r3, #10
 80091a6:	18fb      	adds	r3, r7, r3
 80091a8:	8819      	ldrh	r1, [r3, #0]
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	2300      	movs	r3, #0
 80091ae:	9300      	str	r3, [sp, #0]
 80091b0:	0023      	movs	r3, r4
 80091b2:	f001 f8fd 	bl	800a3b0 <I2C_TransferConfig>
 80091b6:	e012      	b.n	80091de <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091bc:	b29a      	uxth	r2, r3
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091c6:	b2da      	uxtb	r2, r3
 80091c8:	2380      	movs	r3, #128	@ 0x80
 80091ca:	049c      	lsls	r4, r3, #18
 80091cc:	230a      	movs	r3, #10
 80091ce:	18fb      	adds	r3, r7, r3
 80091d0:	8819      	ldrh	r1, [r3, #0]
 80091d2:	68f8      	ldr	r0, [r7, #12]
 80091d4:	2300      	movs	r3, #0
 80091d6:	9300      	str	r3, [sp, #0]
 80091d8:	0023      	movs	r3, r4
 80091da:	f001 f8e9 	bl	800a3b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d194      	bne.n	8009112 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091e8:	697a      	ldr	r2, [r7, #20]
 80091ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	0018      	movs	r0, r3
 80091f0:	f000 ffa2 	bl	800a138 <I2C_WaitOnSTOPFlagUntilTimeout>
 80091f4:	1e03      	subs	r3, r0, #0
 80091f6:	d001      	beq.n	80091fc <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e01a      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2220      	movs	r2, #32
 8009202:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	685a      	ldr	r2, [r3, #4]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	490c      	ldr	r1, [pc, #48]	@ (8009240 <HAL_I2C_Mem_Read+0x264>)
 8009210:	400a      	ands	r2, r1
 8009212:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2241      	movs	r2, #65	@ 0x41
 8009218:	2120      	movs	r1, #32
 800921a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2242      	movs	r2, #66	@ 0x42
 8009220:	2100      	movs	r1, #0
 8009222:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2240      	movs	r2, #64	@ 0x40
 8009228:	2100      	movs	r1, #0
 800922a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800922c:	2300      	movs	r3, #0
 800922e:	e000      	b.n	8009232 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8009230:	2302      	movs	r3, #2
  }
}
 8009232:	0018      	movs	r0, r3
 8009234:	46bd      	mov	sp, r7
 8009236:	b007      	add	sp, #28
 8009238:	bd90      	pop	{r4, r7, pc}
 800923a:	46c0      	nop			@ (mov r8, r8)
 800923c:	80002400 	.word	0x80002400
 8009240:	fe00e800 	.word	0xfe00e800

08009244 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	699b      	ldr	r3, [r3, #24]
 8009252:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009260:	2b00      	cmp	r3, #0
 8009262:	d005      	beq.n	8009270 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009268:	68ba      	ldr	r2, [r7, #8]
 800926a:	68f9      	ldr	r1, [r7, #12]
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	4798      	blx	r3
  }
}
 8009270:	46c0      	nop			@ (mov r8, r8)
 8009272:	46bd      	mov	sp, r7
 8009274:	b004      	add	sp, #16
 8009276:	bd80      	pop	{r7, pc}

08009278 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b086      	sub	sp, #24
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	699b      	ldr	r3, [r3, #24]
 8009286:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009290:	697a      	ldr	r2, [r7, #20]
 8009292:	2380      	movs	r3, #128	@ 0x80
 8009294:	005b      	lsls	r3, r3, #1
 8009296:	4013      	ands	r3, r2
 8009298:	d00e      	beq.n	80092b8 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	2280      	movs	r2, #128	@ 0x80
 800929e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80092a0:	d00a      	beq.n	80092b8 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092a6:	2201      	movs	r2, #1
 80092a8:	431a      	orrs	r2, r3
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2280      	movs	r2, #128	@ 0x80
 80092b4:	0052      	lsls	r2, r2, #1
 80092b6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80092b8:	697a      	ldr	r2, [r7, #20]
 80092ba:	2380      	movs	r3, #128	@ 0x80
 80092bc:	00db      	lsls	r3, r3, #3
 80092be:	4013      	ands	r3, r2
 80092c0:	d00e      	beq.n	80092e0 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	2280      	movs	r2, #128	@ 0x80
 80092c6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80092c8:	d00a      	beq.n	80092e0 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092ce:	2208      	movs	r2, #8
 80092d0:	431a      	orrs	r2, r3
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2280      	movs	r2, #128	@ 0x80
 80092dc:	00d2      	lsls	r2, r2, #3
 80092de:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80092e0:	697a      	ldr	r2, [r7, #20]
 80092e2:	2380      	movs	r3, #128	@ 0x80
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	4013      	ands	r3, r2
 80092e8:	d00e      	beq.n	8009308 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	2280      	movs	r2, #128	@ 0x80
 80092ee:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80092f0:	d00a      	beq.n	8009308 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092f6:	2202      	movs	r2, #2
 80092f8:	431a      	orrs	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2280      	movs	r2, #128	@ 0x80
 8009304:	0092      	lsls	r2, r2, #2
 8009306:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800930c:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	220b      	movs	r2, #11
 8009312:	4013      	ands	r3, r2
 8009314:	d005      	beq.n	8009322 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8009316:	68fa      	ldr	r2, [r7, #12]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	0011      	movs	r1, r2
 800931c:	0018      	movs	r0, r3
 800931e:	f000 fd01 	bl	8009d24 <I2C_ITError>
  }
}
 8009322:	46c0      	nop			@ (mov r8, r8)
 8009324:	46bd      	mov	sp, r7
 8009326:	b006      	add	sp, #24
 8009328:	bd80      	pop	{r7, pc}

0800932a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b082      	sub	sp, #8
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8009332:	46c0      	nop			@ (mov r8, r8)
 8009334:	46bd      	mov	sp, r7
 8009336:	b002      	add	sp, #8
 8009338:	bd80      	pop	{r7, pc}

0800933a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800933a:	b580      	push	{r7, lr}
 800933c:	b082      	sub	sp, #8
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009342:	46c0      	nop			@ (mov r8, r8)
 8009344:	46bd      	mov	sp, r7
 8009346:	b002      	add	sp, #8
 8009348:	bd80      	pop	{r7, pc}

0800934a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b082      	sub	sp, #8
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	0008      	movs	r0, r1
 8009354:	0011      	movs	r1, r2
 8009356:	1cfb      	adds	r3, r7, #3
 8009358:	1c02      	adds	r2, r0, #0
 800935a:	701a      	strb	r2, [r3, #0]
 800935c:	003b      	movs	r3, r7
 800935e:	1c0a      	adds	r2, r1, #0
 8009360:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009362:	46c0      	nop			@ (mov r8, r8)
 8009364:	46bd      	mov	sp, r7
 8009366:	b002      	add	sp, #8
 8009368:	bd80      	pop	{r7, pc}

0800936a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b082      	sub	sp, #8
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009372:	46c0      	nop			@ (mov r8, r8)
 8009374:	46bd      	mov	sp, r7
 8009376:	b002      	add	sp, #8
 8009378:	bd80      	pop	{r7, pc}

0800937a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b082      	sub	sp, #8
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8009382:	46c0      	nop			@ (mov r8, r8)
 8009384:	46bd      	mov	sp, r7
 8009386:	b002      	add	sp, #8
 8009388:	bd80      	pop	{r7, pc}

0800938a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b082      	sub	sp, #8
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009392:	46c0      	nop			@ (mov r8, r8)
 8009394:	46bd      	mov	sp, r7
 8009396:	b002      	add	sp, #8
 8009398:	bd80      	pop	{r7, pc}

0800939a <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b082      	sub	sp, #8
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2241      	movs	r2, #65	@ 0x41
 80093a6:	5c9b      	ldrb	r3, [r3, r2]
 80093a8:	b2db      	uxtb	r3, r3
}
 80093aa:	0018      	movs	r0, r3
 80093ac:	46bd      	mov	sp, r7
 80093ae:	b002      	add	sp, #8
 80093b0:	bd80      	pop	{r7, pc}

080093b2 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 80093b2:	b580      	push	{r7, lr}
 80093b4:	b082      	sub	sp, #8
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80093be:	0018      	movs	r0, r3
 80093c0:	46bd      	mov	sp, r7
 80093c2:	b002      	add	sp, #8
 80093c4:	bd80      	pop	{r7, pc}
	...

080093c8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b086      	sub	sp, #24
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2240      	movs	r2, #64	@ 0x40
 80093e2:	5c9b      	ldrb	r3, [r3, r2]
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d101      	bne.n	80093ec <I2C_Slave_ISR_IT+0x24>
 80093e8:	2302      	movs	r3, #2
 80093ea:	e0e7      	b.n	80095bc <I2C_Slave_ISR_IT+0x1f4>
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2240      	movs	r2, #64	@ 0x40
 80093f0:	2101      	movs	r1, #1
 80093f2:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	2220      	movs	r2, #32
 80093f8:	4013      	ands	r3, r2
 80093fa:	d00a      	beq.n	8009412 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2220      	movs	r2, #32
 8009400:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009402:	d006      	beq.n	8009412 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009404:	693a      	ldr	r2, [r7, #16]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	0011      	movs	r1, r2
 800940a:	0018      	movs	r0, r3
 800940c:	f000 faaa 	bl	8009964 <I2C_ITSlaveCplt>
 8009410:	e0cf      	b.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	2210      	movs	r2, #16
 8009416:	4013      	ands	r3, r2
 8009418:	d052      	beq.n	80094c0 <I2C_Slave_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2210      	movs	r2, #16
 800941e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009420:	d04e      	beq.n	80094c0 <I2C_Slave_ISR_IT+0xf8>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009426:	b29b      	uxth	r3, r3
 8009428:	2b00      	cmp	r3, #0
 800942a:	d12d      	bne.n	8009488 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2241      	movs	r2, #65	@ 0x41
 8009430:	5c9b      	ldrb	r3, [r3, r2]
 8009432:	b2db      	uxtb	r3, r3
 8009434:	2b28      	cmp	r3, #40	@ 0x28
 8009436:	d10b      	bne.n	8009450 <I2C_Slave_ISR_IT+0x88>
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	2380      	movs	r3, #128	@ 0x80
 800943c:	049b      	lsls	r3, r3, #18
 800943e:	429a      	cmp	r2, r3
 8009440:	d106      	bne.n	8009450 <I2C_Slave_ISR_IT+0x88>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009442:	693a      	ldr	r2, [r7, #16]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	0011      	movs	r1, r2
 8009448:	0018      	movs	r0, r3
 800944a:	f000 fc13 	bl	8009c74 <I2C_ITListenCplt>
 800944e:	e036      	b.n	80094be <I2C_Slave_ISR_IT+0xf6>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2241      	movs	r2, #65	@ 0x41
 8009454:	5c9b      	ldrb	r3, [r3, r2]
 8009456:	b2db      	uxtb	r3, r3
 8009458:	2b29      	cmp	r3, #41	@ 0x29
 800945a:	d110      	bne.n	800947e <I2C_Slave_ISR_IT+0xb6>
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	4a59      	ldr	r2, [pc, #356]	@ (80095c4 <I2C_Slave_ISR_IT+0x1fc>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d00c      	beq.n	800947e <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2210      	movs	r2, #16
 800946a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	0018      	movs	r0, r3
 8009470:	f000 fd83 	bl	8009f7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	0018      	movs	r0, r3
 8009478:	f000 fa10 	bl	800989c <I2C_ITSlaveSeqCplt>
 800947c:	e01f      	b.n	80094be <I2C_Slave_ISR_IT+0xf6>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	2210      	movs	r2, #16
 8009484:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009486:	e091      	b.n	80095ac <I2C_Slave_ISR_IT+0x1e4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2210      	movs	r2, #16
 800948e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009494:	2204      	movs	r2, #4
 8009496:	431a      	orrs	r2, r3
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d005      	beq.n	80094ae <I2C_Slave_ISR_IT+0xe6>
 80094a2:	697a      	ldr	r2, [r7, #20]
 80094a4:	2380      	movs	r3, #128	@ 0x80
 80094a6:	045b      	lsls	r3, r3, #17
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d000      	beq.n	80094ae <I2C_Slave_ISR_IT+0xe6>
 80094ac:	e07e      	b.n	80095ac <I2C_Slave_ISR_IT+0x1e4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	0011      	movs	r1, r2
 80094b6:	0018      	movs	r0, r3
 80094b8:	f000 fc34 	bl	8009d24 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80094bc:	e076      	b.n	80095ac <I2C_Slave_ISR_IT+0x1e4>
 80094be:	e075      	b.n	80095ac <I2C_Slave_ISR_IT+0x1e4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	2204      	movs	r2, #4
 80094c4:	4013      	ands	r3, r2
 80094c6:	d02f      	beq.n	8009528 <I2C_Slave_ISR_IT+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2204      	movs	r2, #4
 80094cc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80094ce:	d02b      	beq.n	8009528 <I2C_Slave_ISR_IT+0x160>
  {
    if (hi2c->XferCount > 0U)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d018      	beq.n	800950c <I2C_Slave_ISR_IT+0x144>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094e4:	b2d2      	uxtb	r2, r2
 80094e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ec:	1c5a      	adds	r2, r3, #1
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094f6:	3b01      	subs	r3, #1
 80094f8:	b29a      	uxth	r2, r3
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009502:	b29b      	uxth	r3, r3
 8009504:	3b01      	subs	r3, #1
 8009506:	b29a      	uxth	r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009510:	b29b      	uxth	r3, r3
 8009512:	2b00      	cmp	r3, #0
 8009514:	d14c      	bne.n	80095b0 <I2C_Slave_ISR_IT+0x1e8>
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	4a2a      	ldr	r2, [pc, #168]	@ (80095c4 <I2C_Slave_ISR_IT+0x1fc>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d048      	beq.n	80095b0 <I2C_Slave_ISR_IT+0x1e8>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	0018      	movs	r0, r3
 8009522:	f000 f9bb 	bl	800989c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009526:	e043      	b.n	80095b0 <I2C_Slave_ISR_IT+0x1e8>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	2208      	movs	r2, #8
 800952c:	4013      	ands	r3, r2
 800952e:	d00a      	beq.n	8009546 <I2C_Slave_ISR_IT+0x17e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2208      	movs	r2, #8
 8009534:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009536:	d006      	beq.n	8009546 <I2C_Slave_ISR_IT+0x17e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	0011      	movs	r1, r2
 800953e:	0018      	movs	r0, r3
 8009540:	f000 f908 	bl	8009754 <I2C_ITAddrCplt>
 8009544:	e035      	b.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	2202      	movs	r2, #2
 800954a:	4013      	ands	r3, r2
 800954c:	d031      	beq.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2202      	movs	r2, #2
 8009552:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009554:	d02d      	beq.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800955a:	b29b      	uxth	r3, r3
 800955c:	2b00      	cmp	r3, #0
 800955e:	d018      	beq.n	8009592 <I2C_Slave_ISR_IT+0x1ca>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009564:	781a      	ldrb	r2, [r3, #0]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009570:	1c5a      	adds	r2, r3, #1
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800957a:	b29b      	uxth	r3, r3
 800957c:	3b01      	subs	r3, #1
 800957e:	b29a      	uxth	r2, r3
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009588:	3b01      	subs	r3, #1
 800958a:	b29a      	uxth	r2, r3
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009590:	e00f      	b.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009592:	697a      	ldr	r2, [r7, #20]
 8009594:	2380      	movs	r3, #128	@ 0x80
 8009596:	045b      	lsls	r3, r3, #17
 8009598:	429a      	cmp	r2, r3
 800959a:	d002      	beq.n	80095a2 <I2C_Slave_ISR_IT+0x1da>
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d107      	bne.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	0018      	movs	r0, r3
 80095a6:	f000 f979 	bl	800989c <I2C_ITSlaveSeqCplt>
 80095aa:	e002      	b.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
    if (hi2c->XferCount == 0U)
 80095ac:	46c0      	nop			@ (mov r8, r8)
 80095ae:	e000      	b.n	80095b2 <I2C_Slave_ISR_IT+0x1ea>
    if ((hi2c->XferCount == 0U) && \
 80095b0:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2240      	movs	r2, #64	@ 0x40
 80095b6:	2100      	movs	r1, #0
 80095b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80095ba:	2300      	movs	r3, #0
}
 80095bc:	0018      	movs	r0, r3
 80095be:	46bd      	mov	sp, r7
 80095c0:	b006      	add	sp, #24
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	ffff0000 	.word	0xffff0000

080095c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80095c8:	b5b0      	push	{r4, r5, r7, lr}
 80095ca:	b086      	sub	sp, #24
 80095cc:	af02      	add	r7, sp, #8
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	000c      	movs	r4, r1
 80095d2:	0010      	movs	r0, r2
 80095d4:	0019      	movs	r1, r3
 80095d6:	250a      	movs	r5, #10
 80095d8:	197b      	adds	r3, r7, r5
 80095da:	1c22      	adds	r2, r4, #0
 80095dc:	801a      	strh	r2, [r3, #0]
 80095de:	2308      	movs	r3, #8
 80095e0:	18fb      	adds	r3, r7, r3
 80095e2:	1c02      	adds	r2, r0, #0
 80095e4:	801a      	strh	r2, [r3, #0]
 80095e6:	1dbb      	adds	r3, r7, #6
 80095e8:	1c0a      	adds	r2, r1, #0
 80095ea:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80095ec:	1dbb      	adds	r3, r7, #6
 80095ee:	881b      	ldrh	r3, [r3, #0]
 80095f0:	b2da      	uxtb	r2, r3
 80095f2:	2380      	movs	r3, #128	@ 0x80
 80095f4:	045c      	lsls	r4, r3, #17
 80095f6:	197b      	adds	r3, r7, r5
 80095f8:	8819      	ldrh	r1, [r3, #0]
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	4b23      	ldr	r3, [pc, #140]	@ (800968c <I2C_RequestMemoryWrite+0xc4>)
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	0023      	movs	r3, r4
 8009602:	f000 fed5 	bl	800a3b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009608:	6a39      	ldr	r1, [r7, #32]
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	0018      	movs	r0, r3
 800960e:	f000 fd4d 	bl	800a0ac <I2C_WaitOnTXISFlagUntilTimeout>
 8009612:	1e03      	subs	r3, r0, #0
 8009614:	d001      	beq.n	800961a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e033      	b.n	8009682 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800961a:	1dbb      	adds	r3, r7, #6
 800961c:	881b      	ldrh	r3, [r3, #0]
 800961e:	2b01      	cmp	r3, #1
 8009620:	d107      	bne.n	8009632 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009622:	2308      	movs	r3, #8
 8009624:	18fb      	adds	r3, r7, r3
 8009626:	881b      	ldrh	r3, [r3, #0]
 8009628:	b2da      	uxtb	r2, r3
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009630:	e019      	b.n	8009666 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009632:	2308      	movs	r3, #8
 8009634:	18fb      	adds	r3, r7, r3
 8009636:	881b      	ldrh	r3, [r3, #0]
 8009638:	0a1b      	lsrs	r3, r3, #8
 800963a:	b29b      	uxth	r3, r3
 800963c:	b2da      	uxtb	r2, r3
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009646:	6a39      	ldr	r1, [r7, #32]
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	0018      	movs	r0, r3
 800964c:	f000 fd2e 	bl	800a0ac <I2C_WaitOnTXISFlagUntilTimeout>
 8009650:	1e03      	subs	r3, r0, #0
 8009652:	d001      	beq.n	8009658 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e014      	b.n	8009682 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009658:	2308      	movs	r3, #8
 800965a:	18fb      	adds	r3, r7, r3
 800965c:	881b      	ldrh	r3, [r3, #0]
 800965e:	b2da      	uxtb	r2, r3
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009666:	6a3a      	ldr	r2, [r7, #32]
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966c:	9300      	str	r3, [sp, #0]
 800966e:	0013      	movs	r3, r2
 8009670:	2200      	movs	r2, #0
 8009672:	2180      	movs	r1, #128	@ 0x80
 8009674:	f000 fcc2 	bl	8009ffc <I2C_WaitOnFlagUntilTimeout>
 8009678:	1e03      	subs	r3, r0, #0
 800967a:	d001      	beq.n	8009680 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e000      	b.n	8009682 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	0018      	movs	r0, r3
 8009684:	46bd      	mov	sp, r7
 8009686:	b004      	add	sp, #16
 8009688:	bdb0      	pop	{r4, r5, r7, pc}
 800968a:	46c0      	nop			@ (mov r8, r8)
 800968c:	80002000 	.word	0x80002000

08009690 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009690:	b5b0      	push	{r4, r5, r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af02      	add	r7, sp, #8
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	000c      	movs	r4, r1
 800969a:	0010      	movs	r0, r2
 800969c:	0019      	movs	r1, r3
 800969e:	250a      	movs	r5, #10
 80096a0:	197b      	adds	r3, r7, r5
 80096a2:	1c22      	adds	r2, r4, #0
 80096a4:	801a      	strh	r2, [r3, #0]
 80096a6:	2308      	movs	r3, #8
 80096a8:	18fb      	adds	r3, r7, r3
 80096aa:	1c02      	adds	r2, r0, #0
 80096ac:	801a      	strh	r2, [r3, #0]
 80096ae:	1dbb      	adds	r3, r7, #6
 80096b0:	1c0a      	adds	r2, r1, #0
 80096b2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80096b4:	1dbb      	adds	r3, r7, #6
 80096b6:	881b      	ldrh	r3, [r3, #0]
 80096b8:	b2da      	uxtb	r2, r3
 80096ba:	197b      	adds	r3, r7, r5
 80096bc:	8819      	ldrh	r1, [r3, #0]
 80096be:	68f8      	ldr	r0, [r7, #12]
 80096c0:	4b23      	ldr	r3, [pc, #140]	@ (8009750 <I2C_RequestMemoryRead+0xc0>)
 80096c2:	9300      	str	r3, [sp, #0]
 80096c4:	2300      	movs	r3, #0
 80096c6:	f000 fe73 	bl	800a3b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80096ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096cc:	6a39      	ldr	r1, [r7, #32]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	0018      	movs	r0, r3
 80096d2:	f000 fceb 	bl	800a0ac <I2C_WaitOnTXISFlagUntilTimeout>
 80096d6:	1e03      	subs	r3, r0, #0
 80096d8:	d001      	beq.n	80096de <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e033      	b.n	8009746 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80096de:	1dbb      	adds	r3, r7, #6
 80096e0:	881b      	ldrh	r3, [r3, #0]
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d107      	bne.n	80096f6 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80096e6:	2308      	movs	r3, #8
 80096e8:	18fb      	adds	r3, r7, r3
 80096ea:	881b      	ldrh	r3, [r3, #0]
 80096ec:	b2da      	uxtb	r2, r3
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80096f4:	e019      	b.n	800972a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80096f6:	2308      	movs	r3, #8
 80096f8:	18fb      	adds	r3, r7, r3
 80096fa:	881b      	ldrh	r3, [r3, #0]
 80096fc:	0a1b      	lsrs	r3, r3, #8
 80096fe:	b29b      	uxth	r3, r3
 8009700:	b2da      	uxtb	r2, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800970a:	6a39      	ldr	r1, [r7, #32]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	0018      	movs	r0, r3
 8009710:	f000 fccc 	bl	800a0ac <I2C_WaitOnTXISFlagUntilTimeout>
 8009714:	1e03      	subs	r3, r0, #0
 8009716:	d001      	beq.n	800971c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e014      	b.n	8009746 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800971c:	2308      	movs	r3, #8
 800971e:	18fb      	adds	r3, r7, r3
 8009720:	881b      	ldrh	r3, [r3, #0]
 8009722:	b2da      	uxtb	r2, r3
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800972a:	6a3a      	ldr	r2, [r7, #32]
 800972c:	68f8      	ldr	r0, [r7, #12]
 800972e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009730:	9300      	str	r3, [sp, #0]
 8009732:	0013      	movs	r3, r2
 8009734:	2200      	movs	r2, #0
 8009736:	2140      	movs	r1, #64	@ 0x40
 8009738:	f000 fc60 	bl	8009ffc <I2C_WaitOnFlagUntilTimeout>
 800973c:	1e03      	subs	r3, r0, #0
 800973e:	d001      	beq.n	8009744 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8009740:	2301      	movs	r3, #1
 8009742:	e000      	b.n	8009746 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	0018      	movs	r0, r3
 8009748:	46bd      	mov	sp, r7
 800974a:	b004      	add	sp, #16
 800974c:	bdb0      	pop	{r4, r5, r7, pc}
 800974e:	46c0      	nop			@ (mov r8, r8)
 8009750:	80002000 	.word	0x80002000

08009754 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009754:	b5b0      	push	{r4, r5, r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2241      	movs	r2, #65	@ 0x41
 8009762:	5c9b      	ldrb	r3, [r3, r2]
 8009764:	b2db      	uxtb	r3, r3
 8009766:	001a      	movs	r2, r3
 8009768:	2328      	movs	r3, #40	@ 0x28
 800976a:	4013      	ands	r3, r2
 800976c:	2b28      	cmp	r3, #40	@ 0x28
 800976e:	d000      	beq.n	8009772 <I2C_ITAddrCplt+0x1e>
 8009770:	e088      	b.n	8009884 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	699b      	ldr	r3, [r3, #24]
 8009778:	0c1b      	lsrs	r3, r3, #16
 800977a:	b2da      	uxtb	r2, r3
 800977c:	250f      	movs	r5, #15
 800977e:	197b      	adds	r3, r7, r5
 8009780:	2101      	movs	r1, #1
 8009782:	400a      	ands	r2, r1
 8009784:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	699b      	ldr	r3, [r3, #24]
 800978c:	0c1b      	lsrs	r3, r3, #16
 800978e:	b29a      	uxth	r2, r3
 8009790:	200c      	movs	r0, #12
 8009792:	183b      	adds	r3, r7, r0
 8009794:	21fe      	movs	r1, #254	@ 0xfe
 8009796:	400a      	ands	r2, r1
 8009798:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	b29a      	uxth	r2, r3
 80097a2:	240a      	movs	r4, #10
 80097a4:	193b      	adds	r3, r7, r4
 80097a6:	0592      	lsls	r2, r2, #22
 80097a8:	0d92      	lsrs	r2, r2, #22
 80097aa:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	b29a      	uxth	r2, r3
 80097b4:	2308      	movs	r3, #8
 80097b6:	18fb      	adds	r3, r7, r3
 80097b8:	21fe      	movs	r1, #254	@ 0xfe
 80097ba:	400a      	ands	r2, r1
 80097bc:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	2b02      	cmp	r3, #2
 80097c4:	d148      	bne.n	8009858 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80097c6:	0021      	movs	r1, r4
 80097c8:	187b      	adds	r3, r7, r1
 80097ca:	881b      	ldrh	r3, [r3, #0]
 80097cc:	09db      	lsrs	r3, r3, #7
 80097ce:	b29a      	uxth	r2, r3
 80097d0:	183b      	adds	r3, r7, r0
 80097d2:	881b      	ldrh	r3, [r3, #0]
 80097d4:	4053      	eors	r3, r2
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	001a      	movs	r2, r3
 80097da:	2306      	movs	r3, #6
 80097dc:	4013      	ands	r3, r2
 80097de:	d120      	bne.n	8009822 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80097e0:	183b      	adds	r3, r7, r0
 80097e2:	187a      	adds	r2, r7, r1
 80097e4:	8812      	ldrh	r2, [r2, #0]
 80097e6:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097ec:	1c5a      	adds	r2, r3, #1
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	d14c      	bne.n	8009894 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2200      	movs	r2, #0
 80097fe:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2208      	movs	r2, #8
 8009806:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2240      	movs	r2, #64	@ 0x40
 800980c:	2100      	movs	r1, #0
 800980e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009810:	183b      	adds	r3, r7, r0
 8009812:	881a      	ldrh	r2, [r3, #0]
 8009814:	197b      	adds	r3, r7, r5
 8009816:	7819      	ldrb	r1, [r3, #0]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	0018      	movs	r0, r3
 800981c:	f7ff fd95 	bl	800934a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009820:	e038      	b.n	8009894 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8009822:	240c      	movs	r4, #12
 8009824:	193b      	adds	r3, r7, r4
 8009826:	2208      	movs	r2, #8
 8009828:	18ba      	adds	r2, r7, r2
 800982a:	8812      	ldrh	r2, [r2, #0]
 800982c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800982e:	2380      	movs	r3, #128	@ 0x80
 8009830:	021a      	lsls	r2, r3, #8
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	0011      	movs	r1, r2
 8009836:	0018      	movs	r0, r3
 8009838:	f000 fdf4 	bl	800a424 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2240      	movs	r2, #64	@ 0x40
 8009840:	2100      	movs	r1, #0
 8009842:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009844:	193b      	adds	r3, r7, r4
 8009846:	881a      	ldrh	r2, [r3, #0]
 8009848:	230f      	movs	r3, #15
 800984a:	18fb      	adds	r3, r7, r3
 800984c:	7819      	ldrb	r1, [r3, #0]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	0018      	movs	r0, r3
 8009852:	f7ff fd7a 	bl	800934a <HAL_I2C_AddrCallback>
}
 8009856:	e01d      	b.n	8009894 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009858:	2380      	movs	r3, #128	@ 0x80
 800985a:	021a      	lsls	r2, r3, #8
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	0011      	movs	r1, r2
 8009860:	0018      	movs	r0, r3
 8009862:	f000 fddf 	bl	800a424 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2240      	movs	r2, #64	@ 0x40
 800986a:	2100      	movs	r1, #0
 800986c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800986e:	230c      	movs	r3, #12
 8009870:	18fb      	adds	r3, r7, r3
 8009872:	881a      	ldrh	r2, [r3, #0]
 8009874:	230f      	movs	r3, #15
 8009876:	18fb      	adds	r3, r7, r3
 8009878:	7819      	ldrb	r1, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	0018      	movs	r0, r3
 800987e:	f7ff fd64 	bl	800934a <HAL_I2C_AddrCallback>
}
 8009882:	e007      	b.n	8009894 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	2208      	movs	r2, #8
 800988a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2240      	movs	r2, #64	@ 0x40
 8009890:	2100      	movs	r1, #0
 8009892:	5499      	strb	r1, [r3, r2]
}
 8009894:	46c0      	nop			@ (mov r8, r8)
 8009896:	46bd      	mov	sp, r7
 8009898:	b004      	add	sp, #16
 800989a:	bdb0      	pop	{r4, r5, r7, pc}

0800989c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2242      	movs	r2, #66	@ 0x42
 80098b0:	2100      	movs	r1, #0
 80098b2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	2380      	movs	r3, #128	@ 0x80
 80098b8:	01db      	lsls	r3, r3, #7
 80098ba:	4013      	ands	r3, r2
 80098bc:	d008      	beq.n	80098d0 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4924      	ldr	r1, [pc, #144]	@ (800995c <I2C_ITSlaveSeqCplt+0xc0>)
 80098ca:	400a      	ands	r2, r1
 80098cc:	601a      	str	r2, [r3, #0]
 80098ce:	e00c      	b.n	80098ea <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	2380      	movs	r3, #128	@ 0x80
 80098d4:	021b      	lsls	r3, r3, #8
 80098d6:	4013      	ands	r3, r2
 80098d8:	d007      	beq.n	80098ea <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	491e      	ldr	r1, [pc, #120]	@ (8009960 <I2C_ITSlaveSeqCplt+0xc4>)
 80098e6:	400a      	ands	r2, r1
 80098e8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2241      	movs	r2, #65	@ 0x41
 80098ee:	5c9b      	ldrb	r3, [r3, r2]
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	2b29      	cmp	r3, #41	@ 0x29
 80098f4:	d114      	bne.n	8009920 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2241      	movs	r2, #65	@ 0x41
 80098fa:	2128      	movs	r1, #40	@ 0x28
 80098fc:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2221      	movs	r2, #33	@ 0x21
 8009902:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2101      	movs	r1, #1
 8009908:	0018      	movs	r0, r3
 800990a:	f000 fd8b 	bl	800a424 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2240      	movs	r2, #64	@ 0x40
 8009912:	2100      	movs	r1, #0
 8009914:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	0018      	movs	r0, r3
 800991a:	f7ff fd06 	bl	800932a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800991e:	e019      	b.n	8009954 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2241      	movs	r2, #65	@ 0x41
 8009924:	5c9b      	ldrb	r3, [r3, r2]
 8009926:	b2db      	uxtb	r3, r3
 8009928:	2b2a      	cmp	r3, #42	@ 0x2a
 800992a:	d113      	bne.n	8009954 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2241      	movs	r2, #65	@ 0x41
 8009930:	2128      	movs	r1, #40	@ 0x28
 8009932:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2222      	movs	r2, #34	@ 0x22
 8009938:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2102      	movs	r1, #2
 800993e:	0018      	movs	r0, r3
 8009940:	f000 fd70 	bl	800a424 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2240      	movs	r2, #64	@ 0x40
 8009948:	2100      	movs	r1, #0
 800994a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	0018      	movs	r0, r3
 8009950:	f7ff fcf3 	bl	800933a <HAL_I2C_SlaveRxCpltCallback>
}
 8009954:	46c0      	nop			@ (mov r8, r8)
 8009956:	46bd      	mov	sp, r7
 8009958:	b004      	add	sp, #16
 800995a:	bd80      	pop	{r7, pc}
 800995c:	ffffbfff 	.word	0xffffbfff
 8009960:	ffff7fff 	.word	0xffff7fff

08009964 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b086      	sub	sp, #24
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800997e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009980:	200b      	movs	r0, #11
 8009982:	183b      	adds	r3, r7, r0
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	2141      	movs	r1, #65	@ 0x41
 8009988:	5c52      	ldrb	r2, [r2, r1]
 800998a:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	2220      	movs	r2, #32
 8009992:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009994:	183b      	adds	r3, r7, r0
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	2b21      	cmp	r3, #33	@ 0x21
 800999a:	d003      	beq.n	80099a4 <I2C_ITSlaveCplt+0x40>
 800999c:	183b      	adds	r3, r7, r0
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	2b29      	cmp	r3, #41	@ 0x29
 80099a2:	d109      	bne.n	80099b8 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80099a4:	4aac      	ldr	r2, [pc, #688]	@ (8009c58 <I2C_ITSlaveCplt+0x2f4>)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	0011      	movs	r1, r2
 80099aa:	0018      	movs	r0, r3
 80099ac:	f000 fd3a 	bl	800a424 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2221      	movs	r2, #33	@ 0x21
 80099b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80099b6:	e020      	b.n	80099fa <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80099b8:	220b      	movs	r2, #11
 80099ba:	18bb      	adds	r3, r7, r2
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	2b22      	cmp	r3, #34	@ 0x22
 80099c0:	d003      	beq.n	80099ca <I2C_ITSlaveCplt+0x66>
 80099c2:	18bb      	adds	r3, r7, r2
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80099c8:	d109      	bne.n	80099de <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80099ca:	4aa4      	ldr	r2, [pc, #656]	@ (8009c5c <I2C_ITSlaveCplt+0x2f8>)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	0011      	movs	r1, r2
 80099d0:	0018      	movs	r0, r3
 80099d2:	f000 fd27 	bl	800a424 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2222      	movs	r2, #34	@ 0x22
 80099da:	631a      	str	r2, [r3, #48]	@ 0x30
 80099dc:	e00d      	b.n	80099fa <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80099de:	230b      	movs	r3, #11
 80099e0:	18fb      	adds	r3, r7, r3
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	2b28      	cmp	r3, #40	@ 0x28
 80099e6:	d108      	bne.n	80099fa <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80099e8:	4a9d      	ldr	r2, [pc, #628]	@ (8009c60 <I2C_ITSlaveCplt+0x2fc>)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	0011      	movs	r1, r2
 80099ee:	0018      	movs	r0, r3
 80099f0:	f000 fd18 	bl	800a424 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	685a      	ldr	r2, [r3, #4]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	2180      	movs	r1, #128	@ 0x80
 8009a06:	0209      	lsls	r1, r1, #8
 8009a08:	430a      	orrs	r2, r1
 8009a0a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	685a      	ldr	r2, [r3, #4]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4993      	ldr	r1, [pc, #588]	@ (8009c64 <I2C_ITSlaveCplt+0x300>)
 8009a18:	400a      	ands	r2, r1
 8009a1a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	0018      	movs	r0, r3
 8009a20:	f000 faab 	bl	8009f7a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009a24:	693a      	ldr	r2, [r7, #16]
 8009a26:	2380      	movs	r3, #128	@ 0x80
 8009a28:	01db      	lsls	r3, r3, #7
 8009a2a:	4013      	ands	r3, r2
 8009a2c:	d013      	beq.n	8009a56 <I2C_ITSlaveCplt+0xf2>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	498b      	ldr	r1, [pc, #556]	@ (8009c68 <I2C_ITSlaveCplt+0x304>)
 8009a3a:	400a      	ands	r2, r1
 8009a3c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d01f      	beq.n	8009a86 <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	b29a      	uxth	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009a54:	e017      	b.n	8009a86 <I2C_ITSlaveCplt+0x122>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	2380      	movs	r3, #128	@ 0x80
 8009a5a:	021b      	lsls	r3, r3, #8
 8009a5c:	4013      	ands	r3, r2
 8009a5e:	d012      	beq.n	8009a86 <I2C_ITSlaveCplt+0x122>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4980      	ldr	r1, [pc, #512]	@ (8009c6c <I2C_ITSlaveCplt+0x308>)
 8009a6c:	400a      	ands	r2, r1
 8009a6e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d006      	beq.n	8009a86 <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	b29a      	uxth	r2, r3
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	2204      	movs	r2, #4
 8009a8a:	4013      	ands	r3, r2
 8009a8c:	d020      	beq.n	8009ad0 <I2C_ITSlaveCplt+0x16c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	2204      	movs	r2, #4
 8009a92:	4393      	bics	r3, r2
 8009a94:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aa0:	b2d2      	uxtb	r2, r2
 8009aa2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aa8:	1c5a      	adds	r2, r3, #1
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d00c      	beq.n	8009ad0 <I2C_ITSlaveCplt+0x16c>
    {
      hi2c->XferSize--;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aba:	3b01      	subs	r3, #1
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	3b01      	subs	r3, #1
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d005      	beq.n	8009ae6 <I2C_ITSlaveCplt+0x182>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ade:	2204      	movs	r2, #4
 8009ae0:	431a      	orrs	r2, r3
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	2210      	movs	r2, #16
 8009aea:	4013      	ands	r3, r2
 8009aec:	d04f      	beq.n	8009b8e <I2C_ITSlaveCplt+0x22a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	2210      	movs	r2, #16
 8009af2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009af4:	d04b      	beq.n	8009b8e <I2C_ITSlaveCplt+0x22a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d12d      	bne.n	8009b5c <I2C_ITSlaveCplt+0x1f8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2241      	movs	r2, #65	@ 0x41
 8009b04:	5c9b      	ldrb	r3, [r3, r2]
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	2b28      	cmp	r3, #40	@ 0x28
 8009b0a:	d10b      	bne.n	8009b24 <I2C_ITSlaveCplt+0x1c0>
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	2380      	movs	r3, #128	@ 0x80
 8009b10:	049b      	lsls	r3, r3, #18
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d106      	bne.n	8009b24 <I2C_ITSlaveCplt+0x1c0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009b16:	697a      	ldr	r2, [r7, #20]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	0011      	movs	r1, r2
 8009b1c:	0018      	movs	r0, r3
 8009b1e:	f000 f8a9 	bl	8009c74 <I2C_ITListenCplt>
 8009b22:	e034      	b.n	8009b8e <I2C_ITSlaveCplt+0x22a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2241      	movs	r2, #65	@ 0x41
 8009b28:	5c9b      	ldrb	r3, [r3, r2]
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	2b29      	cmp	r3, #41	@ 0x29
 8009b2e:	d110      	bne.n	8009b52 <I2C_ITSlaveCplt+0x1ee>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	4a4f      	ldr	r2, [pc, #316]	@ (8009c70 <I2C_ITSlaveCplt+0x30c>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d00c      	beq.n	8009b52 <I2C_ITSlaveCplt+0x1ee>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2210      	movs	r2, #16
 8009b3e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	0018      	movs	r0, r3
 8009b44:	f000 fa19 	bl	8009f7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	0018      	movs	r0, r3
 8009b4c:	f7ff fea6 	bl	800989c <I2C_ITSlaveSeqCplt>
 8009b50:	e01d      	b.n	8009b8e <I2C_ITSlaveCplt+0x22a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	2210      	movs	r2, #16
 8009b58:	61da      	str	r2, [r3, #28]
 8009b5a:	e018      	b.n	8009b8e <I2C_ITSlaveCplt+0x22a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2210      	movs	r2, #16
 8009b62:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b68:	2204      	movs	r2, #4
 8009b6a:	431a      	orrs	r2, r3
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d004      	beq.n	8009b80 <I2C_ITSlaveCplt+0x21c>
 8009b76:	68fa      	ldr	r2, [r7, #12]
 8009b78:	2380      	movs	r3, #128	@ 0x80
 8009b7a:	045b      	lsls	r3, r3, #17
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d106      	bne.n	8009b8e <I2C_ITSlaveCplt+0x22a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	0011      	movs	r1, r2
 8009b88:	0018      	movs	r0, r3
 8009b8a:	f000 f8cb 	bl	8009d24 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2242      	movs	r2, #66	@ 0x42
 8009b92:	2100      	movs	r1, #0
 8009b94:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d013      	beq.n	8009bcc <I2C_ITSlaveCplt+0x268>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	0011      	movs	r1, r2
 8009bac:	0018      	movs	r0, r3
 8009bae:	f000 f8b9 	bl	8009d24 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2241      	movs	r2, #65	@ 0x41
 8009bb6:	5c9b      	ldrb	r3, [r3, r2]
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b28      	cmp	r3, #40	@ 0x28
 8009bbc:	d147      	bne.n	8009c4e <I2C_ITSlaveCplt+0x2ea>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009bbe:	697a      	ldr	r2, [r7, #20]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	0011      	movs	r1, r2
 8009bc4:	0018      	movs	r0, r3
 8009bc6:	f000 f855 	bl	8009c74 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009bca:	e040      	b.n	8009c4e <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bd0:	4a27      	ldr	r2, [pc, #156]	@ (8009c70 <I2C_ITSlaveCplt+0x30c>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d016      	beq.n	8009c04 <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	0018      	movs	r0, r3
 8009bda:	f7ff fe5f 	bl	800989c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a23      	ldr	r2, [pc, #140]	@ (8009c70 <I2C_ITSlaveCplt+0x30c>)
 8009be2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2241      	movs	r2, #65	@ 0x41
 8009be8:	2120      	movs	r1, #32
 8009bea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2240      	movs	r2, #64	@ 0x40
 8009bf6:	2100      	movs	r1, #0
 8009bf8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	0018      	movs	r0, r3
 8009bfe:	f7ff fbb4 	bl	800936a <HAL_I2C_ListenCpltCallback>
}
 8009c02:	e024      	b.n	8009c4e <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2241      	movs	r2, #65	@ 0x41
 8009c08:	5c9b      	ldrb	r3, [r3, r2]
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	2b22      	cmp	r3, #34	@ 0x22
 8009c0e:	d10f      	bne.n	8009c30 <I2C_ITSlaveCplt+0x2cc>
    hi2c->State = HAL_I2C_STATE_READY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2241      	movs	r2, #65	@ 0x41
 8009c14:	2120      	movs	r1, #32
 8009c16:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2240      	movs	r2, #64	@ 0x40
 8009c22:	2100      	movs	r1, #0
 8009c24:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	0018      	movs	r0, r3
 8009c2a:	f7ff fb86 	bl	800933a <HAL_I2C_SlaveRxCpltCallback>
}
 8009c2e:	e00e      	b.n	8009c4e <I2C_ITSlaveCplt+0x2ea>
    hi2c->State = HAL_I2C_STATE_READY;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2241      	movs	r2, #65	@ 0x41
 8009c34:	2120      	movs	r1, #32
 8009c36:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2240      	movs	r2, #64	@ 0x40
 8009c42:	2100      	movs	r1, #0
 8009c44:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	0018      	movs	r0, r3
 8009c4a:	f7ff fb6e 	bl	800932a <HAL_I2C_SlaveTxCpltCallback>
}
 8009c4e:	46c0      	nop			@ (mov r8, r8)
 8009c50:	46bd      	mov	sp, r7
 8009c52:	b006      	add	sp, #24
 8009c54:	bd80      	pop	{r7, pc}
 8009c56:	46c0      	nop			@ (mov r8, r8)
 8009c58:	00008001 	.word	0x00008001
 8009c5c:	00008002 	.word	0x00008002
 8009c60:	00008003 	.word	0x00008003
 8009c64:	fe00e800 	.word	0xfe00e800
 8009c68:	ffffbfff 	.word	0xffffbfff
 8009c6c:	ffff7fff 	.word	0xffff7fff
 8009c70:	ffff0000 	.word	0xffff0000

08009c74 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	4a26      	ldr	r2, [pc, #152]	@ (8009d1c <I2C_ITListenCplt+0xa8>)
 8009c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2200      	movs	r2, #0
 8009c88:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2241      	movs	r2, #65	@ 0x41
 8009c8e:	2120      	movs	r1, #32
 8009c90:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2242      	movs	r2, #66	@ 0x42
 8009c96:	2100      	movs	r1, #0
 8009c98:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	2204      	movs	r2, #4
 8009ca4:	4013      	ands	r3, r2
 8009ca6:	d022      	beq.n	8009cee <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb2:	b2d2      	uxtb	r2, r2
 8009cb4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cba:	1c5a      	adds	r2, r3, #1
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d012      	beq.n	8009cee <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	b29a      	uxth	r2, r3
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cd8:	b29b      	uxth	r3, r3
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ce6:	2204      	movs	r2, #4
 8009ce8:	431a      	orrs	r2, r3
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009cee:	4a0c      	ldr	r2, [pc, #48]	@ (8009d20 <I2C_ITListenCplt+0xac>)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	0011      	movs	r1, r2
 8009cf4:	0018      	movs	r0, r3
 8009cf6:	f000 fb95 	bl	800a424 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2210      	movs	r2, #16
 8009d00:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2240      	movs	r2, #64	@ 0x40
 8009d06:	2100      	movs	r1, #0
 8009d08:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	f7ff fb2c 	bl	800936a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009d12:	46c0      	nop			@ (mov r8, r8)
 8009d14:	46bd      	mov	sp, r7
 8009d16:	b002      	add	sp, #8
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	46c0      	nop			@ (mov r8, r8)
 8009d1c:	ffff0000 	.word	0xffff0000
 8009d20:	00008003 	.word	0x00008003

08009d24 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009d2e:	200f      	movs	r0, #15
 8009d30:	183b      	adds	r3, r7, r0
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	2141      	movs	r1, #65	@ 0x41
 8009d36:	5c52      	ldrb	r2, [r2, r1]
 8009d38:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2242      	movs	r2, #66	@ 0x42
 8009d3e:	2100      	movs	r1, #0
 8009d40:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4a72      	ldr	r2, [pc, #456]	@ (8009f10 <I2C_ITError+0x1ec>)
 8009d46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	431a      	orrs	r2, r3
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009d5a:	183b      	adds	r3, r7, r0
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	2b28      	cmp	r3, #40	@ 0x28
 8009d60:	d007      	beq.n	8009d72 <I2C_ITError+0x4e>
 8009d62:	183b      	adds	r3, r7, r0
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	2b29      	cmp	r3, #41	@ 0x29
 8009d68:	d003      	beq.n	8009d72 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009d6a:	183b      	adds	r3, r7, r0
 8009d6c:	781b      	ldrb	r3, [r3, #0]
 8009d6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d70:	d10c      	bne.n	8009d8c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2103      	movs	r1, #3
 8009d76:	0018      	movs	r0, r3
 8009d78:	f000 fb54 	bl	800a424 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2241      	movs	r2, #65	@ 0x41
 8009d80:	2128      	movs	r1, #40	@ 0x28
 8009d82:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	4a63      	ldr	r2, [pc, #396]	@ (8009f14 <I2C_ITError+0x1f0>)
 8009d88:	635a      	str	r2, [r3, #52]	@ 0x34
 8009d8a:	e032      	b.n	8009df2 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009d8c:	4a62      	ldr	r2, [pc, #392]	@ (8009f18 <I2C_ITError+0x1f4>)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	0011      	movs	r1, r2
 8009d92:	0018      	movs	r0, r3
 8009d94:	f000 fb46 	bl	800a424 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	0018      	movs	r0, r3
 8009d9c:	f000 f8ed 	bl	8009f7a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2241      	movs	r2, #65	@ 0x41
 8009da4:	5c9b      	ldrb	r3, [r3, r2]
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	2b60      	cmp	r3, #96	@ 0x60
 8009daa:	d01f      	beq.n	8009dec <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2241      	movs	r2, #65	@ 0x41
 8009db0:	2120      	movs	r1, #32
 8009db2:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	699b      	ldr	r3, [r3, #24]
 8009dba:	2220      	movs	r2, #32
 8009dbc:	4013      	ands	r3, r2
 8009dbe:	2b20      	cmp	r3, #32
 8009dc0:	d114      	bne.n	8009dec <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	699b      	ldr	r3, [r3, #24]
 8009dc8:	2210      	movs	r2, #16
 8009dca:	4013      	ands	r3, r2
 8009dcc:	2b10      	cmp	r3, #16
 8009dce:	d109      	bne.n	8009de4 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	2210      	movs	r2, #16
 8009dd6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ddc:	2204      	movs	r2, #4
 8009dde:	431a      	orrs	r2, r3
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2220      	movs	r2, #32
 8009dea:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2200      	movs	r2, #0
 8009df0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009df6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d03b      	beq.n	8009e78 <I2C_ITError+0x154>
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	2b11      	cmp	r3, #17
 8009e04:	d002      	beq.n	8009e0c <I2C_ITError+0xe8>
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b21      	cmp	r3, #33	@ 0x21
 8009e0a:	d135      	bne.n	8009e78 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	2380      	movs	r3, #128	@ 0x80
 8009e14:	01db      	lsls	r3, r3, #7
 8009e16:	401a      	ands	r2, r3
 8009e18:	2380      	movs	r3, #128	@ 0x80
 8009e1a:	01db      	lsls	r3, r3, #7
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d107      	bne.n	8009e30 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	681a      	ldr	r2, [r3, #0]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	493c      	ldr	r1, [pc, #240]	@ (8009f1c <I2C_ITError+0x1f8>)
 8009e2c:	400a      	ands	r2, r1
 8009e2e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e34:	0018      	movs	r0, r3
 8009e36:	f7fe fbb5 	bl	80085a4 <HAL_DMA_GetState>
 8009e3a:	0003      	movs	r3, r0
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d016      	beq.n	8009e6e <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e44:	4a36      	ldr	r2, [pc, #216]	@ (8009f20 <I2C_ITError+0x1fc>)
 8009e46:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2240      	movs	r2, #64	@ 0x40
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e54:	0018      	movs	r0, r3
 8009e56:	f7fe fb3b 	bl	80084d0 <HAL_DMA_Abort_IT>
 8009e5a:	1e03      	subs	r3, r0, #0
 8009e5c:	d051      	beq.n	8009f02 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e68:	0018      	movs	r0, r3
 8009e6a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009e6c:	e049      	b.n	8009f02 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	0018      	movs	r0, r3
 8009e72:	f000 f859 	bl	8009f28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009e76:	e044      	b.n	8009f02 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d03b      	beq.n	8009ef8 <I2C_ITError+0x1d4>
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	2b12      	cmp	r3, #18
 8009e84:	d002      	beq.n	8009e8c <I2C_ITError+0x168>
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	2b22      	cmp	r3, #34	@ 0x22
 8009e8a:	d135      	bne.n	8009ef8 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	2380      	movs	r3, #128	@ 0x80
 8009e94:	021b      	lsls	r3, r3, #8
 8009e96:	401a      	ands	r2, r3
 8009e98:	2380      	movs	r3, #128	@ 0x80
 8009e9a:	021b      	lsls	r3, r3, #8
 8009e9c:	429a      	cmp	r2, r3
 8009e9e:	d107      	bne.n	8009eb0 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	681a      	ldr	r2, [r3, #0]
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	491e      	ldr	r1, [pc, #120]	@ (8009f24 <I2C_ITError+0x200>)
 8009eac:	400a      	ands	r2, r1
 8009eae:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eb4:	0018      	movs	r0, r3
 8009eb6:	f7fe fb75 	bl	80085a4 <HAL_DMA_GetState>
 8009eba:	0003      	movs	r3, r0
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d016      	beq.n	8009eee <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ec4:	4a16      	ldr	r2, [pc, #88]	@ (8009f20 <I2C_ITError+0x1fc>)
 8009ec6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2240      	movs	r2, #64	@ 0x40
 8009ecc:	2100      	movs	r1, #0
 8009ece:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ed4:	0018      	movs	r0, r3
 8009ed6:	f7fe fafb 	bl	80084d0 <HAL_DMA_Abort_IT>
 8009eda:	1e03      	subs	r3, r0, #0
 8009edc:	d013      	beq.n	8009f06 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ee2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ee8:	0018      	movs	r0, r3
 8009eea:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009eec:	e00b      	b.n	8009f06 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	0018      	movs	r0, r3
 8009ef2:	f000 f819 	bl	8009f28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009ef6:	e006      	b.n	8009f06 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	0018      	movs	r0, r3
 8009efc:	f000 f814 	bl	8009f28 <I2C_TreatErrorCallback>
  }
}
 8009f00:	e002      	b.n	8009f08 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009f02:	46c0      	nop			@ (mov r8, r8)
 8009f04:	e000      	b.n	8009f08 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009f06:	46c0      	nop			@ (mov r8, r8)
}
 8009f08:	46c0      	nop			@ (mov r8, r8)
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	b004      	add	sp, #16
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	ffff0000 	.word	0xffff0000
 8009f14:	080093c9 	.word	0x080093c9
 8009f18:	00008003 	.word	0x00008003
 8009f1c:	ffffbfff 	.word	0xffffbfff
 8009f20:	08009fbf 	.word	0x08009fbf
 8009f24:	ffff7fff 	.word	0xffff7fff

08009f28 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2241      	movs	r2, #65	@ 0x41
 8009f34:	5c9b      	ldrb	r3, [r3, r2]
 8009f36:	b2db      	uxtb	r3, r3
 8009f38:	2b60      	cmp	r3, #96	@ 0x60
 8009f3a:	d10f      	bne.n	8009f5c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2241      	movs	r2, #65	@ 0x41
 8009f40:	2120      	movs	r1, #32
 8009f42:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2240      	movs	r2, #64	@ 0x40
 8009f4e:	2100      	movs	r1, #0
 8009f50:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	0018      	movs	r0, r3
 8009f56:	f7ff fa18 	bl	800938a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009f5a:	e00a      	b.n	8009f72 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2240      	movs	r2, #64	@ 0x40
 8009f66:	2100      	movs	r1, #0
 8009f68:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	0018      	movs	r0, r3
 8009f6e:	f7ff fa04 	bl	800937a <HAL_I2C_ErrorCallback>
}
 8009f72:	46c0      	nop			@ (mov r8, r8)
 8009f74:	46bd      	mov	sp, r7
 8009f76:	b002      	add	sp, #8
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b082      	sub	sp, #8
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	699b      	ldr	r3, [r3, #24]
 8009f88:	2202      	movs	r2, #2
 8009f8a:	4013      	ands	r3, r2
 8009f8c:	2b02      	cmp	r3, #2
 8009f8e:	d103      	bne.n	8009f98 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2200      	movs	r2, #0
 8009f96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	699b      	ldr	r3, [r3, #24]
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	4013      	ands	r3, r2
 8009fa2:	2b01      	cmp	r3, #1
 8009fa4:	d007      	beq.n	8009fb6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	699a      	ldr	r2, [r3, #24]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2101      	movs	r1, #1
 8009fb2:	430a      	orrs	r2, r1
 8009fb4:	619a      	str	r2, [r3, #24]
  }
}
 8009fb6:	46c0      	nop			@ (mov r8, r8)
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	b002      	add	sp, #8
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b084      	sub	sp, #16
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fca:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d003      	beq.n	8009fdc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd8:	2200      	movs	r2, #0
 8009fda:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d003      	beq.n	8009fec <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe8:	2200      	movs	r2, #0
 8009fea:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	0018      	movs	r0, r3
 8009ff0:	f7ff ff9a 	bl	8009f28 <I2C_TreatErrorCallback>
}
 8009ff4:	46c0      	nop			@ (mov r8, r8)
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	b004      	add	sp, #16
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	603b      	str	r3, [r7, #0]
 800a008:	1dfb      	adds	r3, r7, #7
 800a00a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a00c:	e03a      	b.n	800a084 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a00e:	69ba      	ldr	r2, [r7, #24]
 800a010:	6839      	ldr	r1, [r7, #0]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	0018      	movs	r0, r3
 800a016:	f000 f8d3 	bl	800a1c0 <I2C_IsErrorOccurred>
 800a01a:	1e03      	subs	r3, r0, #0
 800a01c:	d001      	beq.n	800a022 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	e040      	b.n	800a0a4 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	3301      	adds	r3, #1
 800a026:	d02d      	beq.n	800a084 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a028:	f7fe f914 	bl	8008254 <HAL_GetTick>
 800a02c:	0002      	movs	r2, r0
 800a02e:	69bb      	ldr	r3, [r7, #24]
 800a030:	1ad3      	subs	r3, r2, r3
 800a032:	683a      	ldr	r2, [r7, #0]
 800a034:	429a      	cmp	r2, r3
 800a036:	d302      	bcc.n	800a03e <I2C_WaitOnFlagUntilTimeout+0x42>
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d122      	bne.n	800a084 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	699b      	ldr	r3, [r3, #24]
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	4013      	ands	r3, r2
 800a048:	68ba      	ldr	r2, [r7, #8]
 800a04a:	1ad3      	subs	r3, r2, r3
 800a04c:	425a      	negs	r2, r3
 800a04e:	4153      	adcs	r3, r2
 800a050:	b2db      	uxtb	r3, r3
 800a052:	001a      	movs	r2, r3
 800a054:	1dfb      	adds	r3, r7, #7
 800a056:	781b      	ldrb	r3, [r3, #0]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d113      	bne.n	800a084 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a060:	2220      	movs	r2, #32
 800a062:	431a      	orrs	r2, r3
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2241      	movs	r2, #65	@ 0x41
 800a06c:	2120      	movs	r1, #32
 800a06e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2242      	movs	r2, #66	@ 0x42
 800a074:	2100      	movs	r1, #0
 800a076:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2240      	movs	r2, #64	@ 0x40
 800a07c:	2100      	movs	r1, #0
 800a07e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800a080:	2301      	movs	r3, #1
 800a082:	e00f      	b.n	800a0a4 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	699b      	ldr	r3, [r3, #24]
 800a08a:	68ba      	ldr	r2, [r7, #8]
 800a08c:	4013      	ands	r3, r2
 800a08e:	68ba      	ldr	r2, [r7, #8]
 800a090:	1ad3      	subs	r3, r2, r3
 800a092:	425a      	negs	r2, r3
 800a094:	4153      	adcs	r3, r2
 800a096:	b2db      	uxtb	r3, r3
 800a098:	001a      	movs	r2, r3
 800a09a:	1dfb      	adds	r3, r7, #7
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d0b5      	beq.n	800a00e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a0a2:	2300      	movs	r3, #0
}
 800a0a4:	0018      	movs	r0, r3
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	b004      	add	sp, #16
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b084      	sub	sp, #16
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a0b8:	e032      	b.n	800a120 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	68b9      	ldr	r1, [r7, #8]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	0018      	movs	r0, r3
 800a0c2:	f000 f87d 	bl	800a1c0 <I2C_IsErrorOccurred>
 800a0c6:	1e03      	subs	r3, r0, #0
 800a0c8:	d001      	beq.n	800a0ce <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	e030      	b.n	800a130 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	d025      	beq.n	800a120 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0d4:	f7fe f8be 	bl	8008254 <HAL_GetTick>
 800a0d8:	0002      	movs	r2, r0
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	1ad3      	subs	r3, r2, r3
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d302      	bcc.n	800a0ea <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d11a      	bne.n	800a120 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	699b      	ldr	r3, [r3, #24]
 800a0f0:	2202      	movs	r2, #2
 800a0f2:	4013      	ands	r3, r2
 800a0f4:	2b02      	cmp	r3, #2
 800a0f6:	d013      	beq.n	800a120 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0fc:	2220      	movs	r2, #32
 800a0fe:	431a      	orrs	r2, r3
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2241      	movs	r2, #65	@ 0x41
 800a108:	2120      	movs	r1, #32
 800a10a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	2242      	movs	r2, #66	@ 0x42
 800a110:	2100      	movs	r1, #0
 800a112:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2240      	movs	r2, #64	@ 0x40
 800a118:	2100      	movs	r1, #0
 800a11a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800a11c:	2301      	movs	r3, #1
 800a11e:	e007      	b.n	800a130 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	699b      	ldr	r3, [r3, #24]
 800a126:	2202      	movs	r2, #2
 800a128:	4013      	ands	r3, r2
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	d1c5      	bne.n	800a0ba <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	0018      	movs	r0, r3
 800a132:	46bd      	mov	sp, r7
 800a134:	b004      	add	sp, #16
 800a136:	bd80      	pop	{r7, pc}

0800a138 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a144:	e02f      	b.n	800a1a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	68b9      	ldr	r1, [r7, #8]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	0018      	movs	r0, r3
 800a14e:	f000 f837 	bl	800a1c0 <I2C_IsErrorOccurred>
 800a152:	1e03      	subs	r3, r0, #0
 800a154:	d001      	beq.n	800a15a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a156:	2301      	movs	r3, #1
 800a158:	e02d      	b.n	800a1b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a15a:	f7fe f87b 	bl	8008254 <HAL_GetTick>
 800a15e:	0002      	movs	r2, r0
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	1ad3      	subs	r3, r2, r3
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	429a      	cmp	r2, r3
 800a168:	d302      	bcc.n	800a170 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d11a      	bne.n	800a1a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	699b      	ldr	r3, [r3, #24]
 800a176:	2220      	movs	r2, #32
 800a178:	4013      	ands	r3, r2
 800a17a:	2b20      	cmp	r3, #32
 800a17c:	d013      	beq.n	800a1a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a182:	2220      	movs	r2, #32
 800a184:	431a      	orrs	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2241      	movs	r2, #65	@ 0x41
 800a18e:	2120      	movs	r1, #32
 800a190:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2242      	movs	r2, #66	@ 0x42
 800a196:	2100      	movs	r1, #0
 800a198:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2240      	movs	r2, #64	@ 0x40
 800a19e:	2100      	movs	r1, #0
 800a1a0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e007      	b.n	800a1b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	699b      	ldr	r3, [r3, #24]
 800a1ac:	2220      	movs	r2, #32
 800a1ae:	4013      	ands	r3, r2
 800a1b0:	2b20      	cmp	r3, #32
 800a1b2:	d1c8      	bne.n	800a146 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a1b4:	2300      	movs	r3, #0
}
 800a1b6:	0018      	movs	r0, r3
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	b004      	add	sp, #16
 800a1bc:	bd80      	pop	{r7, pc}
	...

0800a1c0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b08a      	sub	sp, #40	@ 0x28
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	60b9      	str	r1, [r7, #8]
 800a1ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a1cc:	2327      	movs	r3, #39	@ 0x27
 800a1ce:	18fb      	adds	r3, r7, r3
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	699b      	ldr	r3, [r3, #24]
 800a1da:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a1e4:	69bb      	ldr	r3, [r7, #24]
 800a1e6:	2210      	movs	r2, #16
 800a1e8:	4013      	ands	r3, r2
 800a1ea:	d100      	bne.n	800a1ee <I2C_IsErrorOccurred+0x2e>
 800a1ec:	e079      	b.n	800a2e2 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2210      	movs	r2, #16
 800a1f4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a1f6:	e057      	b.n	800a2a8 <I2C_IsErrorOccurred+0xe8>
 800a1f8:	2227      	movs	r2, #39	@ 0x27
 800a1fa:	18bb      	adds	r3, r7, r2
 800a1fc:	18ba      	adds	r2, r7, r2
 800a1fe:	7812      	ldrb	r2, [r2, #0]
 800a200:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	3301      	adds	r3, #1
 800a206:	d04f      	beq.n	800a2a8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a208:	f7fe f824 	bl	8008254 <HAL_GetTick>
 800a20c:	0002      	movs	r2, r0
 800a20e:	69fb      	ldr	r3, [r7, #28]
 800a210:	1ad3      	subs	r3, r2, r3
 800a212:	68ba      	ldr	r2, [r7, #8]
 800a214:	429a      	cmp	r2, r3
 800a216:	d302      	bcc.n	800a21e <I2C_IsErrorOccurred+0x5e>
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d144      	bne.n	800a2a8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	685a      	ldr	r2, [r3, #4]
 800a224:	2380      	movs	r3, #128	@ 0x80
 800a226:	01db      	lsls	r3, r3, #7
 800a228:	4013      	ands	r3, r2
 800a22a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a22c:	2013      	movs	r0, #19
 800a22e:	183b      	adds	r3, r7, r0
 800a230:	68fa      	ldr	r2, [r7, #12]
 800a232:	2142      	movs	r1, #66	@ 0x42
 800a234:	5c52      	ldrb	r2, [r2, r1]
 800a236:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	699a      	ldr	r2, [r3, #24]
 800a23e:	2380      	movs	r3, #128	@ 0x80
 800a240:	021b      	lsls	r3, r3, #8
 800a242:	401a      	ands	r2, r3
 800a244:	2380      	movs	r3, #128	@ 0x80
 800a246:	021b      	lsls	r3, r3, #8
 800a248:	429a      	cmp	r2, r3
 800a24a:	d126      	bne.n	800a29a <I2C_IsErrorOccurred+0xda>
 800a24c:	697a      	ldr	r2, [r7, #20]
 800a24e:	2380      	movs	r3, #128	@ 0x80
 800a250:	01db      	lsls	r3, r3, #7
 800a252:	429a      	cmp	r2, r3
 800a254:	d021      	beq.n	800a29a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800a256:	183b      	adds	r3, r7, r0
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	2b20      	cmp	r3, #32
 800a25c:	d01d      	beq.n	800a29a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	685a      	ldr	r2, [r3, #4]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	2180      	movs	r1, #128	@ 0x80
 800a26a:	01c9      	lsls	r1, r1, #7
 800a26c:	430a      	orrs	r2, r1
 800a26e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a270:	f7fd fff0 	bl	8008254 <HAL_GetTick>
 800a274:	0003      	movs	r3, r0
 800a276:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a278:	e00f      	b.n	800a29a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a27a:	f7fd ffeb 	bl	8008254 <HAL_GetTick>
 800a27e:	0002      	movs	r2, r0
 800a280:	69fb      	ldr	r3, [r7, #28]
 800a282:	1ad3      	subs	r3, r2, r3
 800a284:	2b19      	cmp	r3, #25
 800a286:	d908      	bls.n	800a29a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a288:	6a3b      	ldr	r3, [r7, #32]
 800a28a:	2220      	movs	r2, #32
 800a28c:	4313      	orrs	r3, r2
 800a28e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a290:	2327      	movs	r3, #39	@ 0x27
 800a292:	18fb      	adds	r3, r7, r3
 800a294:	2201      	movs	r2, #1
 800a296:	701a      	strb	r2, [r3, #0]

              break;
 800a298:	e006      	b.n	800a2a8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	699b      	ldr	r3, [r3, #24]
 800a2a0:	2220      	movs	r2, #32
 800a2a2:	4013      	ands	r3, r2
 800a2a4:	2b20      	cmp	r3, #32
 800a2a6:	d1e8      	bne.n	800a27a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	699b      	ldr	r3, [r3, #24]
 800a2ae:	2220      	movs	r2, #32
 800a2b0:	4013      	ands	r3, r2
 800a2b2:	2b20      	cmp	r3, #32
 800a2b4:	d004      	beq.n	800a2c0 <I2C_IsErrorOccurred+0x100>
 800a2b6:	2327      	movs	r3, #39	@ 0x27
 800a2b8:	18fb      	adds	r3, r7, r3
 800a2ba:	781b      	ldrb	r3, [r3, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d09b      	beq.n	800a1f8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a2c0:	2327      	movs	r3, #39	@ 0x27
 800a2c2:	18fb      	adds	r3, r7, r3
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d103      	bne.n	800a2d2 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2220      	movs	r2, #32
 800a2d0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a2d2:	6a3b      	ldr	r3, [r7, #32]
 800a2d4:	2204      	movs	r2, #4
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a2da:	2327      	movs	r3, #39	@ 0x27
 800a2dc:	18fb      	adds	r3, r7, r3
 800a2de:	2201      	movs	r2, #1
 800a2e0:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	699b      	ldr	r3, [r3, #24]
 800a2e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a2ea:	69ba      	ldr	r2, [r7, #24]
 800a2ec:	2380      	movs	r3, #128	@ 0x80
 800a2ee:	005b      	lsls	r3, r3, #1
 800a2f0:	4013      	ands	r3, r2
 800a2f2:	d00c      	beq.n	800a30e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a2f4:	6a3b      	ldr	r3, [r7, #32]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2280      	movs	r2, #128	@ 0x80
 800a302:	0052      	lsls	r2, r2, #1
 800a304:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a306:	2327      	movs	r3, #39	@ 0x27
 800a308:	18fb      	adds	r3, r7, r3
 800a30a:	2201      	movs	r2, #1
 800a30c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a30e:	69ba      	ldr	r2, [r7, #24]
 800a310:	2380      	movs	r3, #128	@ 0x80
 800a312:	00db      	lsls	r3, r3, #3
 800a314:	4013      	ands	r3, r2
 800a316:	d00c      	beq.n	800a332 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a318:	6a3b      	ldr	r3, [r7, #32]
 800a31a:	2208      	movs	r2, #8
 800a31c:	4313      	orrs	r3, r2
 800a31e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2280      	movs	r2, #128	@ 0x80
 800a326:	00d2      	lsls	r2, r2, #3
 800a328:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a32a:	2327      	movs	r3, #39	@ 0x27
 800a32c:	18fb      	adds	r3, r7, r3
 800a32e:	2201      	movs	r2, #1
 800a330:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a332:	69ba      	ldr	r2, [r7, #24]
 800a334:	2380      	movs	r3, #128	@ 0x80
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	4013      	ands	r3, r2
 800a33a:	d00c      	beq.n	800a356 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a33c:	6a3b      	ldr	r3, [r7, #32]
 800a33e:	2202      	movs	r2, #2
 800a340:	4313      	orrs	r3, r2
 800a342:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2280      	movs	r2, #128	@ 0x80
 800a34a:	0092      	lsls	r2, r2, #2
 800a34c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a34e:	2327      	movs	r3, #39	@ 0x27
 800a350:	18fb      	adds	r3, r7, r3
 800a352:	2201      	movs	r2, #1
 800a354:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800a356:	2327      	movs	r3, #39	@ 0x27
 800a358:	18fb      	adds	r3, r7, r3
 800a35a:	781b      	ldrb	r3, [r3, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d01d      	beq.n	800a39c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	0018      	movs	r0, r3
 800a364:	f7ff fe09 	bl	8009f7a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	490e      	ldr	r1, [pc, #56]	@ (800a3ac <I2C_IsErrorOccurred+0x1ec>)
 800a374:	400a      	ands	r2, r1
 800a376:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a37c:	6a3b      	ldr	r3, [r7, #32]
 800a37e:	431a      	orrs	r2, r3
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2241      	movs	r2, #65	@ 0x41
 800a388:	2120      	movs	r1, #32
 800a38a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2242      	movs	r2, #66	@ 0x42
 800a390:	2100      	movs	r1, #0
 800a392:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2240      	movs	r2, #64	@ 0x40
 800a398:	2100      	movs	r1, #0
 800a39a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800a39c:	2327      	movs	r3, #39	@ 0x27
 800a39e:	18fb      	adds	r3, r7, r3
 800a3a0:	781b      	ldrb	r3, [r3, #0]
}
 800a3a2:	0018      	movs	r0, r3
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	b00a      	add	sp, #40	@ 0x28
 800a3a8:	bd80      	pop	{r7, pc}
 800a3aa:	46c0      	nop			@ (mov r8, r8)
 800a3ac:	fe00e800 	.word	0xfe00e800

0800a3b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a3b0:	b590      	push	{r4, r7, lr}
 800a3b2:	b087      	sub	sp, #28
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	0008      	movs	r0, r1
 800a3ba:	0011      	movs	r1, r2
 800a3bc:	607b      	str	r3, [r7, #4]
 800a3be:	240a      	movs	r4, #10
 800a3c0:	193b      	adds	r3, r7, r4
 800a3c2:	1c02      	adds	r2, r0, #0
 800a3c4:	801a      	strh	r2, [r3, #0]
 800a3c6:	2009      	movs	r0, #9
 800a3c8:	183b      	adds	r3, r7, r0
 800a3ca:	1c0a      	adds	r2, r1, #0
 800a3cc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a3ce:	193b      	adds	r3, r7, r4
 800a3d0:	881b      	ldrh	r3, [r3, #0]
 800a3d2:	059b      	lsls	r3, r3, #22
 800a3d4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a3d6:	183b      	adds	r3, r7, r0
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	0419      	lsls	r1, r3, #16
 800a3dc:	23ff      	movs	r3, #255	@ 0xff
 800a3de:	041b      	lsls	r3, r3, #16
 800a3e0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a3e2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	005b      	lsls	r3, r3, #1
 800a3ee:	085b      	lsrs	r3, r3, #1
 800a3f0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a3fa:	0d51      	lsrs	r1, r2, #21
 800a3fc:	2280      	movs	r2, #128	@ 0x80
 800a3fe:	00d2      	lsls	r2, r2, #3
 800a400:	400a      	ands	r2, r1
 800a402:	4907      	ldr	r1, [pc, #28]	@ (800a420 <I2C_TransferConfig+0x70>)
 800a404:	430a      	orrs	r2, r1
 800a406:	43d2      	mvns	r2, r2
 800a408:	401a      	ands	r2, r3
 800a40a:	0011      	movs	r1, r2
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	697a      	ldr	r2, [r7, #20]
 800a412:	430a      	orrs	r2, r1
 800a414:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a416:	46c0      	nop			@ (mov r8, r8)
 800a418:	46bd      	mov	sp, r7
 800a41a:	b007      	add	sp, #28
 800a41c:	bd90      	pop	{r4, r7, pc}
 800a41e:	46c0      	nop			@ (mov r8, r8)
 800a420:	03ff63ff 	.word	0x03ff63ff

0800a424 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	000a      	movs	r2, r1
 800a42e:	1cbb      	adds	r3, r7, #2
 800a430:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800a432:	2300      	movs	r3, #0
 800a434:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a436:	1cbb      	adds	r3, r7, #2
 800a438:	881b      	ldrh	r3, [r3, #0]
 800a43a:	2201      	movs	r2, #1
 800a43c:	4013      	ands	r3, r2
 800a43e:	d010      	beq.n	800a462 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	2242      	movs	r2, #66	@ 0x42
 800a444:	4313      	orrs	r3, r2
 800a446:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2241      	movs	r2, #65	@ 0x41
 800a44c:	5c9b      	ldrb	r3, [r3, r2]
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	001a      	movs	r2, r3
 800a452:	2328      	movs	r3, #40	@ 0x28
 800a454:	4013      	ands	r3, r2
 800a456:	2b28      	cmp	r3, #40	@ 0x28
 800a458:	d003      	beq.n	800a462 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	22b0      	movs	r2, #176	@ 0xb0
 800a45e:	4313      	orrs	r3, r2
 800a460:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a462:	1cbb      	adds	r3, r7, #2
 800a464:	881b      	ldrh	r3, [r3, #0]
 800a466:	2202      	movs	r2, #2
 800a468:	4013      	ands	r3, r2
 800a46a:	d010      	beq.n	800a48e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2244      	movs	r2, #68	@ 0x44
 800a470:	4313      	orrs	r3, r2
 800a472:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2241      	movs	r2, #65	@ 0x41
 800a478:	5c9b      	ldrb	r3, [r3, r2]
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	001a      	movs	r2, r3
 800a47e:	2328      	movs	r3, #40	@ 0x28
 800a480:	4013      	ands	r3, r2
 800a482:	2b28      	cmp	r3, #40	@ 0x28
 800a484:	d003      	beq.n	800a48e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	22b0      	movs	r2, #176	@ 0xb0
 800a48a:	4313      	orrs	r3, r2
 800a48c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a48e:	1cbb      	adds	r3, r7, #2
 800a490:	2200      	movs	r2, #0
 800a492:	5e9b      	ldrsh	r3, [r3, r2]
 800a494:	2b00      	cmp	r3, #0
 800a496:	da03      	bge.n	800a4a0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	22b8      	movs	r2, #184	@ 0xb8
 800a49c:	4313      	orrs	r3, r2
 800a49e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a4a0:	1cbb      	adds	r3, r7, #2
 800a4a2:	881b      	ldrh	r3, [r3, #0]
 800a4a4:	2b10      	cmp	r3, #16
 800a4a6:	d103      	bne.n	800a4b0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2290      	movs	r2, #144	@ 0x90
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a4b0:	1cbb      	adds	r3, r7, #2
 800a4b2:	881b      	ldrh	r3, [r3, #0]
 800a4b4:	2b20      	cmp	r3, #32
 800a4b6:	d103      	bne.n	800a4c0 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2220      	movs	r2, #32
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a4c0:	1cbb      	adds	r3, r7, #2
 800a4c2:	881b      	ldrh	r3, [r3, #0]
 800a4c4:	2b40      	cmp	r3, #64	@ 0x40
 800a4c6:	d103      	bne.n	800a4d0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2240      	movs	r2, #64	@ 0x40
 800a4cc:	4313      	orrs	r3, r2
 800a4ce:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	681a      	ldr	r2, [r3, #0]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	43d9      	mvns	r1, r3
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	400a      	ands	r2, r1
 800a4e0:	601a      	str	r2, [r3, #0]
}
 800a4e2:	46c0      	nop			@ (mov r8, r8)
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	b004      	add	sp, #16
 800a4e8:	bd80      	pop	{r7, pc}
	...

0800a4ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2241      	movs	r2, #65	@ 0x41
 800a4fa:	5c9b      	ldrb	r3, [r3, r2]
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	2b20      	cmp	r3, #32
 800a500:	d138      	bne.n	800a574 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2240      	movs	r2, #64	@ 0x40
 800a506:	5c9b      	ldrb	r3, [r3, r2]
 800a508:	2b01      	cmp	r3, #1
 800a50a:	d101      	bne.n	800a510 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a50c:	2302      	movs	r3, #2
 800a50e:	e032      	b.n	800a576 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2240      	movs	r2, #64	@ 0x40
 800a514:	2101      	movs	r1, #1
 800a516:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2241      	movs	r2, #65	@ 0x41
 800a51c:	2124      	movs	r1, #36	@ 0x24
 800a51e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	2101      	movs	r1, #1
 800a52c:	438a      	bics	r2, r1
 800a52e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4911      	ldr	r1, [pc, #68]	@ (800a580 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800a53c:	400a      	ands	r2, r1
 800a53e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	6819      	ldr	r1, [r3, #0]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	683a      	ldr	r2, [r7, #0]
 800a54c:	430a      	orrs	r2, r1
 800a54e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2101      	movs	r1, #1
 800a55c:	430a      	orrs	r2, r1
 800a55e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2241      	movs	r2, #65	@ 0x41
 800a564:	2120      	movs	r1, #32
 800a566:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2240      	movs	r2, #64	@ 0x40
 800a56c:	2100      	movs	r1, #0
 800a56e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a570:	2300      	movs	r3, #0
 800a572:	e000      	b.n	800a576 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a574:	2302      	movs	r3, #2
  }
}
 800a576:	0018      	movs	r0, r3
 800a578:	46bd      	mov	sp, r7
 800a57a:	b002      	add	sp, #8
 800a57c:	bd80      	pop	{r7, pc}
 800a57e:	46c0      	nop			@ (mov r8, r8)
 800a580:	ffffefff 	.word	0xffffefff

0800a584 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b084      	sub	sp, #16
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2241      	movs	r2, #65	@ 0x41
 800a592:	5c9b      	ldrb	r3, [r3, r2]
 800a594:	b2db      	uxtb	r3, r3
 800a596:	2b20      	cmp	r3, #32
 800a598:	d139      	bne.n	800a60e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2240      	movs	r2, #64	@ 0x40
 800a59e:	5c9b      	ldrb	r3, [r3, r2]
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	d101      	bne.n	800a5a8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a5a4:	2302      	movs	r3, #2
 800a5a6:	e033      	b.n	800a610 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2240      	movs	r2, #64	@ 0x40
 800a5ac:	2101      	movs	r1, #1
 800a5ae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2241      	movs	r2, #65	@ 0x41
 800a5b4:	2124      	movs	r1, #36	@ 0x24
 800a5b6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2101      	movs	r1, #1
 800a5c4:	438a      	bics	r2, r1
 800a5c6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	4a11      	ldr	r2, [pc, #68]	@ (800a618 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800a5d4:	4013      	ands	r3, r2
 800a5d6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	021b      	lsls	r3, r3, #8
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	4313      	orrs	r3, r2
 800a5e0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	68fa      	ldr	r2, [r7, #12]
 800a5e8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	681a      	ldr	r2, [r3, #0]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2101      	movs	r1, #1
 800a5f6:	430a      	orrs	r2, r1
 800a5f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2241      	movs	r2, #65	@ 0x41
 800a5fe:	2120      	movs	r1, #32
 800a600:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2240      	movs	r2, #64	@ 0x40
 800a606:	2100      	movs	r1, #0
 800a608:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a60a:	2300      	movs	r3, #0
 800a60c:	e000      	b.n	800a610 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a60e:	2302      	movs	r3, #2
  }
}
 800a610:	0018      	movs	r0, r3
 800a612:	46bd      	mov	sp, r7
 800a614:	b004      	add	sp, #16
 800a616:	bd80      	pop	{r7, pc}
 800a618:	fffff0ff 	.word	0xfffff0ff

0800a61c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b084      	sub	sp, #16
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800a624:	4b19      	ldr	r3, [pc, #100]	@ (800a68c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	4a19      	ldr	r2, [pc, #100]	@ (800a690 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800a62a:	4013      	ands	r3, r2
 800a62c:	0019      	movs	r1, r3
 800a62e:	4b17      	ldr	r3, [pc, #92]	@ (800a68c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	430a      	orrs	r2, r1
 800a634:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a636:	687a      	ldr	r2, [r7, #4]
 800a638:	2380      	movs	r3, #128	@ 0x80
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d11f      	bne.n	800a680 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800a640:	4b14      	ldr	r3, [pc, #80]	@ (800a694 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	0013      	movs	r3, r2
 800a646:	005b      	lsls	r3, r3, #1
 800a648:	189b      	adds	r3, r3, r2
 800a64a:	005b      	lsls	r3, r3, #1
 800a64c:	4912      	ldr	r1, [pc, #72]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800a64e:	0018      	movs	r0, r3
 800a650:	f7f5 fd62 	bl	8000118 <__udivsi3>
 800a654:	0003      	movs	r3, r0
 800a656:	3301      	adds	r3, #1
 800a658:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a65a:	e008      	b.n	800a66e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d003      	beq.n	800a66a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	3b01      	subs	r3, #1
 800a666:	60fb      	str	r3, [r7, #12]
 800a668:	e001      	b.n	800a66e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800a66a:	2303      	movs	r3, #3
 800a66c:	e009      	b.n	800a682 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a66e:	4b07      	ldr	r3, [pc, #28]	@ (800a68c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a670:	695a      	ldr	r2, [r3, #20]
 800a672:	2380      	movs	r3, #128	@ 0x80
 800a674:	00db      	lsls	r3, r3, #3
 800a676:	401a      	ands	r2, r3
 800a678:	2380      	movs	r3, #128	@ 0x80
 800a67a:	00db      	lsls	r3, r3, #3
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d0ed      	beq.n	800a65c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800a680:	2300      	movs	r3, #0
}
 800a682:	0018      	movs	r0, r3
 800a684:	46bd      	mov	sp, r7
 800a686:	b004      	add	sp, #16
 800a688:	bd80      	pop	{r7, pc}
 800a68a:	46c0      	nop			@ (mov r8, r8)
 800a68c:	40007000 	.word	0x40007000
 800a690:	fffff9ff 	.word	0xfffff9ff
 800a694:	20000000 	.word	0x20000000
 800a698:	000f4240 	.word	0x000f4240

0800a69c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800a6a0:	4b03      	ldr	r3, [pc, #12]	@ (800a6b0 <LL_RCC_GetAPB1Prescaler+0x14>)
 800a6a2:	689a      	ldr	r2, [r3, #8]
 800a6a4:	23e0      	movs	r3, #224	@ 0xe0
 800a6a6:	01db      	lsls	r3, r3, #7
 800a6a8:	4013      	ands	r3, r2
}
 800a6aa:	0018      	movs	r0, r3
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	40021000 	.word	0x40021000

0800a6b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b088      	sub	sp, #32
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d101      	bne.n	800a6c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e2fe      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	4013      	ands	r3, r2
 800a6ce:	d100      	bne.n	800a6d2 <HAL_RCC_OscConfig+0x1e>
 800a6d0:	e07c      	b.n	800a7cc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6d2:	4bc3      	ldr	r3, [pc, #780]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a6d4:	689b      	ldr	r3, [r3, #8]
 800a6d6:	2238      	movs	r2, #56	@ 0x38
 800a6d8:	4013      	ands	r3, r2
 800a6da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a6dc:	4bc0      	ldr	r3, [pc, #768]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a6de:	68db      	ldr	r3, [r3, #12]
 800a6e0:	2203      	movs	r2, #3
 800a6e2:	4013      	ands	r3, r2
 800a6e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800a6e6:	69bb      	ldr	r3, [r7, #24]
 800a6e8:	2b10      	cmp	r3, #16
 800a6ea:	d102      	bne.n	800a6f2 <HAL_RCC_OscConfig+0x3e>
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	2b03      	cmp	r3, #3
 800a6f0:	d002      	beq.n	800a6f8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800a6f2:	69bb      	ldr	r3, [r7, #24]
 800a6f4:	2b08      	cmp	r3, #8
 800a6f6:	d10b      	bne.n	800a710 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6f8:	4bb9      	ldr	r3, [pc, #740]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a6fa:	681a      	ldr	r2, [r3, #0]
 800a6fc:	2380      	movs	r3, #128	@ 0x80
 800a6fe:	029b      	lsls	r3, r3, #10
 800a700:	4013      	ands	r3, r2
 800a702:	d062      	beq.n	800a7ca <HAL_RCC_OscConfig+0x116>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d15e      	bne.n	800a7ca <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800a70c:	2301      	movs	r3, #1
 800a70e:	e2d9      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	685a      	ldr	r2, [r3, #4]
 800a714:	2380      	movs	r3, #128	@ 0x80
 800a716:	025b      	lsls	r3, r3, #9
 800a718:	429a      	cmp	r2, r3
 800a71a:	d107      	bne.n	800a72c <HAL_RCC_OscConfig+0x78>
 800a71c:	4bb0      	ldr	r3, [pc, #704]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	4baf      	ldr	r3, [pc, #700]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a722:	2180      	movs	r1, #128	@ 0x80
 800a724:	0249      	lsls	r1, r1, #9
 800a726:	430a      	orrs	r2, r1
 800a728:	601a      	str	r2, [r3, #0]
 800a72a:	e020      	b.n	800a76e <HAL_RCC_OscConfig+0xba>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	685a      	ldr	r2, [r3, #4]
 800a730:	23a0      	movs	r3, #160	@ 0xa0
 800a732:	02db      	lsls	r3, r3, #11
 800a734:	429a      	cmp	r2, r3
 800a736:	d10e      	bne.n	800a756 <HAL_RCC_OscConfig+0xa2>
 800a738:	4ba9      	ldr	r3, [pc, #676]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a73a:	681a      	ldr	r2, [r3, #0]
 800a73c:	4ba8      	ldr	r3, [pc, #672]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a73e:	2180      	movs	r1, #128	@ 0x80
 800a740:	02c9      	lsls	r1, r1, #11
 800a742:	430a      	orrs	r2, r1
 800a744:	601a      	str	r2, [r3, #0]
 800a746:	4ba6      	ldr	r3, [pc, #664]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	4ba5      	ldr	r3, [pc, #660]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a74c:	2180      	movs	r1, #128	@ 0x80
 800a74e:	0249      	lsls	r1, r1, #9
 800a750:	430a      	orrs	r2, r1
 800a752:	601a      	str	r2, [r3, #0]
 800a754:	e00b      	b.n	800a76e <HAL_RCC_OscConfig+0xba>
 800a756:	4ba2      	ldr	r3, [pc, #648]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a758:	681a      	ldr	r2, [r3, #0]
 800a75a:	4ba1      	ldr	r3, [pc, #644]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a75c:	49a1      	ldr	r1, [pc, #644]	@ (800a9e4 <HAL_RCC_OscConfig+0x330>)
 800a75e:	400a      	ands	r2, r1
 800a760:	601a      	str	r2, [r3, #0]
 800a762:	4b9f      	ldr	r3, [pc, #636]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	4b9e      	ldr	r3, [pc, #632]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a768:	499f      	ldr	r1, [pc, #636]	@ (800a9e8 <HAL_RCC_OscConfig+0x334>)
 800a76a:	400a      	ands	r2, r1
 800a76c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d014      	beq.n	800a7a0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a776:	f7fd fd6d 	bl	8008254 <HAL_GetTick>
 800a77a:	0003      	movs	r3, r0
 800a77c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a77e:	e008      	b.n	800a792 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a780:	f7fd fd68 	bl	8008254 <HAL_GetTick>
 800a784:	0002      	movs	r2, r0
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	1ad3      	subs	r3, r2, r3
 800a78a:	2b64      	cmp	r3, #100	@ 0x64
 800a78c:	d901      	bls.n	800a792 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800a78e:	2303      	movs	r3, #3
 800a790:	e298      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a792:	4b93      	ldr	r3, [pc, #588]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a794:	681a      	ldr	r2, [r3, #0]
 800a796:	2380      	movs	r3, #128	@ 0x80
 800a798:	029b      	lsls	r3, r3, #10
 800a79a:	4013      	ands	r3, r2
 800a79c:	d0f0      	beq.n	800a780 <HAL_RCC_OscConfig+0xcc>
 800a79e:	e015      	b.n	800a7cc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7a0:	f7fd fd58 	bl	8008254 <HAL_GetTick>
 800a7a4:	0003      	movs	r3, r0
 800a7a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a7a8:	e008      	b.n	800a7bc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7aa:	f7fd fd53 	bl	8008254 <HAL_GetTick>
 800a7ae:	0002      	movs	r2, r0
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	1ad3      	subs	r3, r2, r3
 800a7b4:	2b64      	cmp	r3, #100	@ 0x64
 800a7b6:	d901      	bls.n	800a7bc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800a7b8:	2303      	movs	r3, #3
 800a7ba:	e283      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a7bc:	4b88      	ldr	r3, [pc, #544]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	2380      	movs	r3, #128	@ 0x80
 800a7c2:	029b      	lsls	r3, r3, #10
 800a7c4:	4013      	ands	r3, r2
 800a7c6:	d1f0      	bne.n	800a7aa <HAL_RCC_OscConfig+0xf6>
 800a7c8:	e000      	b.n	800a7cc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7ca:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	2202      	movs	r2, #2
 800a7d2:	4013      	ands	r3, r2
 800a7d4:	d100      	bne.n	800a7d8 <HAL_RCC_OscConfig+0x124>
 800a7d6:	e099      	b.n	800a90c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a7d8:	4b81      	ldr	r3, [pc, #516]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	2238      	movs	r2, #56	@ 0x38
 800a7de:	4013      	ands	r3, r2
 800a7e0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a7e2:	4b7f      	ldr	r3, [pc, #508]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a7e4:	68db      	ldr	r3, [r3, #12]
 800a7e6:	2203      	movs	r2, #3
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	2b10      	cmp	r3, #16
 800a7f0:	d102      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x144>
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	2b02      	cmp	r3, #2
 800a7f6:	d002      	beq.n	800a7fe <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d135      	bne.n	800a86a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a7fe:	4b78      	ldr	r3, [pc, #480]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a800:	681a      	ldr	r2, [r3, #0]
 800a802:	2380      	movs	r3, #128	@ 0x80
 800a804:	00db      	lsls	r3, r3, #3
 800a806:	4013      	ands	r3, r2
 800a808:	d005      	beq.n	800a816 <HAL_RCC_OscConfig+0x162>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d101      	bne.n	800a816 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	e256      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a816:	4b72      	ldr	r3, [pc, #456]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a818:	685b      	ldr	r3, [r3, #4]
 800a81a:	4a74      	ldr	r2, [pc, #464]	@ (800a9ec <HAL_RCC_OscConfig+0x338>)
 800a81c:	4013      	ands	r3, r2
 800a81e:	0019      	movs	r1, r3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	695b      	ldr	r3, [r3, #20]
 800a824:	021a      	lsls	r2, r3, #8
 800a826:	4b6e      	ldr	r3, [pc, #440]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a828:	430a      	orrs	r2, r1
 800a82a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a82c:	69bb      	ldr	r3, [r7, #24]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d112      	bne.n	800a858 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a832:	4b6b      	ldr	r3, [pc, #428]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a6e      	ldr	r2, [pc, #440]	@ (800a9f0 <HAL_RCC_OscConfig+0x33c>)
 800a838:	4013      	ands	r3, r2
 800a83a:	0019      	movs	r1, r3
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	691a      	ldr	r2, [r3, #16]
 800a840:	4b67      	ldr	r3, [pc, #412]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a842:	430a      	orrs	r2, r1
 800a844:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800a846:	4b66      	ldr	r3, [pc, #408]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	0adb      	lsrs	r3, r3, #11
 800a84c:	2207      	movs	r2, #7
 800a84e:	4013      	ands	r3, r2
 800a850:	4a68      	ldr	r2, [pc, #416]	@ (800a9f4 <HAL_RCC_OscConfig+0x340>)
 800a852:	40da      	lsrs	r2, r3
 800a854:	4b68      	ldr	r3, [pc, #416]	@ (800a9f8 <HAL_RCC_OscConfig+0x344>)
 800a856:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a858:	4b68      	ldr	r3, [pc, #416]	@ (800a9fc <HAL_RCC_OscConfig+0x348>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	0018      	movs	r0, r3
 800a85e:	f7fd fc9d 	bl	800819c <HAL_InitTick>
 800a862:	1e03      	subs	r3, r0, #0
 800a864:	d051      	beq.n	800a90a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800a866:	2301      	movs	r3, #1
 800a868:	e22c      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d030      	beq.n	800a8d4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a872:	4b5b      	ldr	r3, [pc, #364]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4a5e      	ldr	r2, [pc, #376]	@ (800a9f0 <HAL_RCC_OscConfig+0x33c>)
 800a878:	4013      	ands	r3, r2
 800a87a:	0019      	movs	r1, r3
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	691a      	ldr	r2, [r3, #16]
 800a880:	4b57      	ldr	r3, [pc, #348]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a882:	430a      	orrs	r2, r1
 800a884:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800a886:	4b56      	ldr	r3, [pc, #344]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	4b55      	ldr	r3, [pc, #340]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a88c:	2180      	movs	r1, #128	@ 0x80
 800a88e:	0049      	lsls	r1, r1, #1
 800a890:	430a      	orrs	r2, r1
 800a892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a894:	f7fd fcde 	bl	8008254 <HAL_GetTick>
 800a898:	0003      	movs	r3, r0
 800a89a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a89c:	e008      	b.n	800a8b0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a89e:	f7fd fcd9 	bl	8008254 <HAL_GetTick>
 800a8a2:	0002      	movs	r2, r0
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	1ad3      	subs	r3, r2, r3
 800a8a8:	2b02      	cmp	r3, #2
 800a8aa:	d901      	bls.n	800a8b0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800a8ac:	2303      	movs	r3, #3
 800a8ae:	e209      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a8b0:	4b4b      	ldr	r3, [pc, #300]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	2380      	movs	r3, #128	@ 0x80
 800a8b6:	00db      	lsls	r3, r3, #3
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	d0f0      	beq.n	800a89e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8bc:	4b48      	ldr	r3, [pc, #288]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	4a4a      	ldr	r2, [pc, #296]	@ (800a9ec <HAL_RCC_OscConfig+0x338>)
 800a8c2:	4013      	ands	r3, r2
 800a8c4:	0019      	movs	r1, r3
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	695b      	ldr	r3, [r3, #20]
 800a8ca:	021a      	lsls	r2, r3, #8
 800a8cc:	4b44      	ldr	r3, [pc, #272]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a8ce:	430a      	orrs	r2, r1
 800a8d0:	605a      	str	r2, [r3, #4]
 800a8d2:	e01b      	b.n	800a90c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800a8d4:	4b42      	ldr	r3, [pc, #264]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	4b41      	ldr	r3, [pc, #260]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a8da:	4949      	ldr	r1, [pc, #292]	@ (800aa00 <HAL_RCC_OscConfig+0x34c>)
 800a8dc:	400a      	ands	r2, r1
 800a8de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8e0:	f7fd fcb8 	bl	8008254 <HAL_GetTick>
 800a8e4:	0003      	movs	r3, r0
 800a8e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a8e8:	e008      	b.n	800a8fc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8ea:	f7fd fcb3 	bl	8008254 <HAL_GetTick>
 800a8ee:	0002      	movs	r2, r0
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	1ad3      	subs	r3, r2, r3
 800a8f4:	2b02      	cmp	r3, #2
 800a8f6:	d901      	bls.n	800a8fc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800a8f8:	2303      	movs	r3, #3
 800a8fa:	e1e3      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a8fc:	4b38      	ldr	r3, [pc, #224]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a8fe:	681a      	ldr	r2, [r3, #0]
 800a900:	2380      	movs	r3, #128	@ 0x80
 800a902:	00db      	lsls	r3, r3, #3
 800a904:	4013      	ands	r3, r2
 800a906:	d1f0      	bne.n	800a8ea <HAL_RCC_OscConfig+0x236>
 800a908:	e000      	b.n	800a90c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a90a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2208      	movs	r2, #8
 800a912:	4013      	ands	r3, r2
 800a914:	d047      	beq.n	800a9a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a916:	4b32      	ldr	r3, [pc, #200]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	2238      	movs	r2, #56	@ 0x38
 800a91c:	4013      	ands	r3, r2
 800a91e:	2b18      	cmp	r3, #24
 800a920:	d10a      	bne.n	800a938 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800a922:	4b2f      	ldr	r3, [pc, #188]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a926:	2202      	movs	r2, #2
 800a928:	4013      	ands	r3, r2
 800a92a:	d03c      	beq.n	800a9a6 <HAL_RCC_OscConfig+0x2f2>
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	699b      	ldr	r3, [r3, #24]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d138      	bne.n	800a9a6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800a934:	2301      	movs	r3, #1
 800a936:	e1c5      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	699b      	ldr	r3, [r3, #24]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d019      	beq.n	800a974 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800a940:	4b27      	ldr	r3, [pc, #156]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a942:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a944:	4b26      	ldr	r3, [pc, #152]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a946:	2101      	movs	r1, #1
 800a948:	430a      	orrs	r2, r1
 800a94a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a94c:	f7fd fc82 	bl	8008254 <HAL_GetTick>
 800a950:	0003      	movs	r3, r0
 800a952:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a954:	e008      	b.n	800a968 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a956:	f7fd fc7d 	bl	8008254 <HAL_GetTick>
 800a95a:	0002      	movs	r2, r0
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	1ad3      	subs	r3, r2, r3
 800a960:	2b02      	cmp	r3, #2
 800a962:	d901      	bls.n	800a968 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800a964:	2303      	movs	r3, #3
 800a966:	e1ad      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a968:	4b1d      	ldr	r3, [pc, #116]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a96a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a96c:	2202      	movs	r2, #2
 800a96e:	4013      	ands	r3, r2
 800a970:	d0f1      	beq.n	800a956 <HAL_RCC_OscConfig+0x2a2>
 800a972:	e018      	b.n	800a9a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800a974:	4b1a      	ldr	r3, [pc, #104]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a976:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a978:	4b19      	ldr	r3, [pc, #100]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a97a:	2101      	movs	r1, #1
 800a97c:	438a      	bics	r2, r1
 800a97e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a980:	f7fd fc68 	bl	8008254 <HAL_GetTick>
 800a984:	0003      	movs	r3, r0
 800a986:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a988:	e008      	b.n	800a99c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a98a:	f7fd fc63 	bl	8008254 <HAL_GetTick>
 800a98e:	0002      	movs	r2, r0
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	1ad3      	subs	r3, r2, r3
 800a994:	2b02      	cmp	r3, #2
 800a996:	d901      	bls.n	800a99c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800a998:	2303      	movs	r3, #3
 800a99a:	e193      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a99c:	4b10      	ldr	r3, [pc, #64]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a99e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9a0:	2202      	movs	r2, #2
 800a9a2:	4013      	ands	r3, r2
 800a9a4:	d1f1      	bne.n	800a98a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	2204      	movs	r2, #4
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	d100      	bne.n	800a9b2 <HAL_RCC_OscConfig+0x2fe>
 800a9b0:	e0c6      	b.n	800ab40 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a9b2:	231f      	movs	r3, #31
 800a9b4:	18fb      	adds	r3, r7, r3
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a9ba:	4b09      	ldr	r3, [pc, #36]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a9bc:	689b      	ldr	r3, [r3, #8]
 800a9be:	2238      	movs	r2, #56	@ 0x38
 800a9c0:	4013      	ands	r3, r2
 800a9c2:	2b20      	cmp	r3, #32
 800a9c4:	d11e      	bne.n	800aa04 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800a9c6:	4b06      	ldr	r3, [pc, #24]	@ (800a9e0 <HAL_RCC_OscConfig+0x32c>)
 800a9c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9ca:	2202      	movs	r2, #2
 800a9cc:	4013      	ands	r3, r2
 800a9ce:	d100      	bne.n	800a9d2 <HAL_RCC_OscConfig+0x31e>
 800a9d0:	e0b6      	b.n	800ab40 <HAL_RCC_OscConfig+0x48c>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	689b      	ldr	r3, [r3, #8]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d000      	beq.n	800a9dc <HAL_RCC_OscConfig+0x328>
 800a9da:	e0b1      	b.n	800ab40 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	e171      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
 800a9e0:	40021000 	.word	0x40021000
 800a9e4:	fffeffff 	.word	0xfffeffff
 800a9e8:	fffbffff 	.word	0xfffbffff
 800a9ec:	ffff80ff 	.word	0xffff80ff
 800a9f0:	ffffc7ff 	.word	0xffffc7ff
 800a9f4:	00f42400 	.word	0x00f42400
 800a9f8:	20000000 	.word	0x20000000
 800a9fc:	200000fc 	.word	0x200000fc
 800aa00:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aa04:	4bb1      	ldr	r3, [pc, #708]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aa06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa08:	2380      	movs	r3, #128	@ 0x80
 800aa0a:	055b      	lsls	r3, r3, #21
 800aa0c:	4013      	ands	r3, r2
 800aa0e:	d101      	bne.n	800aa14 <HAL_RCC_OscConfig+0x360>
 800aa10:	2301      	movs	r3, #1
 800aa12:	e000      	b.n	800aa16 <HAL_RCC_OscConfig+0x362>
 800aa14:	2300      	movs	r3, #0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d011      	beq.n	800aa3e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800aa1a:	4bac      	ldr	r3, [pc, #688]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aa1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa1e:	4bab      	ldr	r3, [pc, #684]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aa20:	2180      	movs	r1, #128	@ 0x80
 800aa22:	0549      	lsls	r1, r1, #21
 800aa24:	430a      	orrs	r2, r1
 800aa26:	63da      	str	r2, [r3, #60]	@ 0x3c
 800aa28:	4ba8      	ldr	r3, [pc, #672]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aa2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa2c:	2380      	movs	r3, #128	@ 0x80
 800aa2e:	055b      	lsls	r3, r3, #21
 800aa30:	4013      	ands	r3, r2
 800aa32:	60fb      	str	r3, [r7, #12]
 800aa34:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800aa36:	231f      	movs	r3, #31
 800aa38:	18fb      	adds	r3, r7, r3
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa3e:	4ba4      	ldr	r3, [pc, #656]	@ (800acd0 <HAL_RCC_OscConfig+0x61c>)
 800aa40:	681a      	ldr	r2, [r3, #0]
 800aa42:	2380      	movs	r3, #128	@ 0x80
 800aa44:	005b      	lsls	r3, r3, #1
 800aa46:	4013      	ands	r3, r2
 800aa48:	d11a      	bne.n	800aa80 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa4a:	4ba1      	ldr	r3, [pc, #644]	@ (800acd0 <HAL_RCC_OscConfig+0x61c>)
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	4ba0      	ldr	r3, [pc, #640]	@ (800acd0 <HAL_RCC_OscConfig+0x61c>)
 800aa50:	2180      	movs	r1, #128	@ 0x80
 800aa52:	0049      	lsls	r1, r1, #1
 800aa54:	430a      	orrs	r2, r1
 800aa56:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800aa58:	f7fd fbfc 	bl	8008254 <HAL_GetTick>
 800aa5c:	0003      	movs	r3, r0
 800aa5e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa60:	e008      	b.n	800aa74 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa62:	f7fd fbf7 	bl	8008254 <HAL_GetTick>
 800aa66:	0002      	movs	r2, r0
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	1ad3      	subs	r3, r2, r3
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d901      	bls.n	800aa74 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800aa70:	2303      	movs	r3, #3
 800aa72:	e127      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa74:	4b96      	ldr	r3, [pc, #600]	@ (800acd0 <HAL_RCC_OscConfig+0x61c>)
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	2380      	movs	r3, #128	@ 0x80
 800aa7a:	005b      	lsls	r3, r3, #1
 800aa7c:	4013      	ands	r3, r2
 800aa7e:	d0f0      	beq.n	800aa62 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	689b      	ldr	r3, [r3, #8]
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d106      	bne.n	800aa96 <HAL_RCC_OscConfig+0x3e2>
 800aa88:	4b90      	ldr	r3, [pc, #576]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aa8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aa8c:	4b8f      	ldr	r3, [pc, #572]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aa8e:	2101      	movs	r1, #1
 800aa90:	430a      	orrs	r2, r1
 800aa92:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aa94:	e01c      	b.n	800aad0 <HAL_RCC_OscConfig+0x41c>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	2b05      	cmp	r3, #5
 800aa9c:	d10c      	bne.n	800aab8 <HAL_RCC_OscConfig+0x404>
 800aa9e:	4b8b      	ldr	r3, [pc, #556]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aaa0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aaa2:	4b8a      	ldr	r3, [pc, #552]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aaa4:	2104      	movs	r1, #4
 800aaa6:	430a      	orrs	r2, r1
 800aaa8:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aaaa:	4b88      	ldr	r3, [pc, #544]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aaac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aaae:	4b87      	ldr	r3, [pc, #540]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aab0:	2101      	movs	r1, #1
 800aab2:	430a      	orrs	r2, r1
 800aab4:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aab6:	e00b      	b.n	800aad0 <HAL_RCC_OscConfig+0x41c>
 800aab8:	4b84      	ldr	r3, [pc, #528]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aaba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aabc:	4b83      	ldr	r3, [pc, #524]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aabe:	2101      	movs	r1, #1
 800aac0:	438a      	bics	r2, r1
 800aac2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aac4:	4b81      	ldr	r3, [pc, #516]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aac6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aac8:	4b80      	ldr	r3, [pc, #512]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aaca:	2104      	movs	r1, #4
 800aacc:	438a      	bics	r2, r1
 800aace:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d014      	beq.n	800ab02 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aad8:	f7fd fbbc 	bl	8008254 <HAL_GetTick>
 800aadc:	0003      	movs	r3, r0
 800aade:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aae0:	e009      	b.n	800aaf6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aae2:	f7fd fbb7 	bl	8008254 <HAL_GetTick>
 800aae6:	0002      	movs	r2, r0
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	1ad3      	subs	r3, r2, r3
 800aaec:	4a79      	ldr	r2, [pc, #484]	@ (800acd4 <HAL_RCC_OscConfig+0x620>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d901      	bls.n	800aaf6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800aaf2:	2303      	movs	r3, #3
 800aaf4:	e0e6      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aaf6:	4b75      	ldr	r3, [pc, #468]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800aaf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aafa:	2202      	movs	r2, #2
 800aafc:	4013      	ands	r3, r2
 800aafe:	d0f0      	beq.n	800aae2 <HAL_RCC_OscConfig+0x42e>
 800ab00:	e013      	b.n	800ab2a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab02:	f7fd fba7 	bl	8008254 <HAL_GetTick>
 800ab06:	0003      	movs	r3, r0
 800ab08:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab0a:	e009      	b.n	800ab20 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab0c:	f7fd fba2 	bl	8008254 <HAL_GetTick>
 800ab10:	0002      	movs	r2, r0
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	1ad3      	subs	r3, r2, r3
 800ab16:	4a6f      	ldr	r2, [pc, #444]	@ (800acd4 <HAL_RCC_OscConfig+0x620>)
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d901      	bls.n	800ab20 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800ab1c:	2303      	movs	r3, #3
 800ab1e:	e0d1      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab20:	4b6a      	ldr	r3, [pc, #424]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab24:	2202      	movs	r2, #2
 800ab26:	4013      	ands	r3, r2
 800ab28:	d1f0      	bne.n	800ab0c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800ab2a:	231f      	movs	r3, #31
 800ab2c:	18fb      	adds	r3, r7, r3
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d105      	bne.n	800ab40 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800ab34:	4b65      	ldr	r3, [pc, #404]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab38:	4b64      	ldr	r3, [pc, #400]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab3a:	4967      	ldr	r1, [pc, #412]	@ (800acd8 <HAL_RCC_OscConfig+0x624>)
 800ab3c:	400a      	ands	r2, r1
 800ab3e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	69db      	ldr	r3, [r3, #28]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d100      	bne.n	800ab4a <HAL_RCC_OscConfig+0x496>
 800ab48:	e0bb      	b.n	800acc2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ab4a:	4b60      	ldr	r3, [pc, #384]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	2238      	movs	r2, #56	@ 0x38
 800ab50:	4013      	ands	r3, r2
 800ab52:	2b10      	cmp	r3, #16
 800ab54:	d100      	bne.n	800ab58 <HAL_RCC_OscConfig+0x4a4>
 800ab56:	e07b      	b.n	800ac50 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	69db      	ldr	r3, [r3, #28]
 800ab5c:	2b02      	cmp	r3, #2
 800ab5e:	d156      	bne.n	800ac0e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab60:	4b5a      	ldr	r3, [pc, #360]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	4b59      	ldr	r3, [pc, #356]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab66:	495d      	ldr	r1, [pc, #372]	@ (800acdc <HAL_RCC_OscConfig+0x628>)
 800ab68:	400a      	ands	r2, r1
 800ab6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab6c:	f7fd fb72 	bl	8008254 <HAL_GetTick>
 800ab70:	0003      	movs	r3, r0
 800ab72:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab74:	e008      	b.n	800ab88 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab76:	f7fd fb6d 	bl	8008254 <HAL_GetTick>
 800ab7a:	0002      	movs	r2, r0
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	1ad3      	subs	r3, r2, r3
 800ab80:	2b02      	cmp	r3, #2
 800ab82:	d901      	bls.n	800ab88 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800ab84:	2303      	movs	r3, #3
 800ab86:	e09d      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab88:	4b50      	ldr	r3, [pc, #320]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab8a:	681a      	ldr	r2, [r3, #0]
 800ab8c:	2380      	movs	r3, #128	@ 0x80
 800ab8e:	049b      	lsls	r3, r3, #18
 800ab90:	4013      	ands	r3, r2
 800ab92:	d1f0      	bne.n	800ab76 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ab94:	4b4d      	ldr	r3, [pc, #308]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ab96:	68db      	ldr	r3, [r3, #12]
 800ab98:	4a51      	ldr	r2, [pc, #324]	@ (800ace0 <HAL_RCC_OscConfig+0x62c>)
 800ab9a:	4013      	ands	r3, r2
 800ab9c:	0019      	movs	r1, r3
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6a1a      	ldr	r2, [r3, #32]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba6:	431a      	orrs	r2, r3
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abac:	021b      	lsls	r3, r3, #8
 800abae:	431a      	orrs	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abb4:	431a      	orrs	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abba:	431a      	orrs	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abc0:	431a      	orrs	r2, r3
 800abc2:	4b42      	ldr	r3, [pc, #264]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800abc4:	430a      	orrs	r2, r1
 800abc6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800abc8:	4b40      	ldr	r3, [pc, #256]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	4b3f      	ldr	r3, [pc, #252]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800abce:	2180      	movs	r1, #128	@ 0x80
 800abd0:	0449      	lsls	r1, r1, #17
 800abd2:	430a      	orrs	r2, r1
 800abd4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800abd6:	4b3d      	ldr	r3, [pc, #244]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800abd8:	68da      	ldr	r2, [r3, #12]
 800abda:	4b3c      	ldr	r3, [pc, #240]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800abdc:	2180      	movs	r1, #128	@ 0x80
 800abde:	0549      	lsls	r1, r1, #21
 800abe0:	430a      	orrs	r2, r1
 800abe2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abe4:	f7fd fb36 	bl	8008254 <HAL_GetTick>
 800abe8:	0003      	movs	r3, r0
 800abea:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800abec:	e008      	b.n	800ac00 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800abee:	f7fd fb31 	bl	8008254 <HAL_GetTick>
 800abf2:	0002      	movs	r2, r0
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	2b02      	cmp	r3, #2
 800abfa:	d901      	bls.n	800ac00 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800abfc:	2303      	movs	r3, #3
 800abfe:	e061      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac00:	4b32      	ldr	r3, [pc, #200]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	2380      	movs	r3, #128	@ 0x80
 800ac06:	049b      	lsls	r3, r3, #18
 800ac08:	4013      	ands	r3, r2
 800ac0a:	d0f0      	beq.n	800abee <HAL_RCC_OscConfig+0x53a>
 800ac0c:	e059      	b.n	800acc2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac0e:	4b2f      	ldr	r3, [pc, #188]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	4b2e      	ldr	r3, [pc, #184]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ac14:	4931      	ldr	r1, [pc, #196]	@ (800acdc <HAL_RCC_OscConfig+0x628>)
 800ac16:	400a      	ands	r2, r1
 800ac18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac1a:	f7fd fb1b 	bl	8008254 <HAL_GetTick>
 800ac1e:	0003      	movs	r3, r0
 800ac20:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac22:	e008      	b.n	800ac36 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac24:	f7fd fb16 	bl	8008254 <HAL_GetTick>
 800ac28:	0002      	movs	r2, r0
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	1ad3      	subs	r3, r2, r3
 800ac2e:	2b02      	cmp	r3, #2
 800ac30:	d901      	bls.n	800ac36 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800ac32:	2303      	movs	r3, #3
 800ac34:	e046      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac36:	4b25      	ldr	r3, [pc, #148]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	2380      	movs	r3, #128	@ 0x80
 800ac3c:	049b      	lsls	r3, r3, #18
 800ac3e:	4013      	ands	r3, r2
 800ac40:	d1f0      	bne.n	800ac24 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800ac42:	4b22      	ldr	r3, [pc, #136]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ac44:	68da      	ldr	r2, [r3, #12]
 800ac46:	4b21      	ldr	r3, [pc, #132]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ac48:	4926      	ldr	r1, [pc, #152]	@ (800ace4 <HAL_RCC_OscConfig+0x630>)
 800ac4a:	400a      	ands	r2, r1
 800ac4c:	60da      	str	r2, [r3, #12]
 800ac4e:	e038      	b.n	800acc2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	69db      	ldr	r3, [r3, #28]
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d101      	bne.n	800ac5c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800ac58:	2301      	movs	r3, #1
 800ac5a:	e033      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800ac5c:	4b1b      	ldr	r3, [pc, #108]	@ (800accc <HAL_RCC_OscConfig+0x618>)
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	2203      	movs	r2, #3
 800ac66:	401a      	ands	r2, r3
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6a1b      	ldr	r3, [r3, #32]
 800ac6c:	429a      	cmp	r2, r3
 800ac6e:	d126      	bne.n	800acbe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	2270      	movs	r2, #112	@ 0x70
 800ac74:	401a      	ands	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d11f      	bne.n	800acbe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ac7e:	697a      	ldr	r2, [r7, #20]
 800ac80:	23fe      	movs	r3, #254	@ 0xfe
 800ac82:	01db      	lsls	r3, r3, #7
 800ac84:	401a      	ands	r2, r3
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac8a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	d116      	bne.n	800acbe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ac90:	697a      	ldr	r2, [r7, #20]
 800ac92:	23f8      	movs	r3, #248	@ 0xf8
 800ac94:	039b      	lsls	r3, r3, #14
 800ac96:	401a      	ands	r2, r3
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d10e      	bne.n	800acbe <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800aca0:	697a      	ldr	r2, [r7, #20]
 800aca2:	23e0      	movs	r3, #224	@ 0xe0
 800aca4:	051b      	lsls	r3, r3, #20
 800aca6:	401a      	ands	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800acac:	429a      	cmp	r2, r3
 800acae:	d106      	bne.n	800acbe <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	0f5b      	lsrs	r3, r3, #29
 800acb4:	075a      	lsls	r2, r3, #29
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800acba:	429a      	cmp	r2, r3
 800acbc:	d001      	beq.n	800acc2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800acbe:	2301      	movs	r3, #1
 800acc0:	e000      	b.n	800acc4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	0018      	movs	r0, r3
 800acc6:	46bd      	mov	sp, r7
 800acc8:	b008      	add	sp, #32
 800acca:	bd80      	pop	{r7, pc}
 800accc:	40021000 	.word	0x40021000
 800acd0:	40007000 	.word	0x40007000
 800acd4:	00001388 	.word	0x00001388
 800acd8:	efffffff 	.word	0xefffffff
 800acdc:	feffffff 	.word	0xfeffffff
 800ace0:	11c1808c 	.word	0x11c1808c
 800ace4:	eefefffc 	.word	0xeefefffc

0800ace8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d101      	bne.n	800acfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800acf8:	2301      	movs	r3, #1
 800acfa:	e0e9      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800acfc:	4b76      	ldr	r3, [pc, #472]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2207      	movs	r2, #7
 800ad02:	4013      	ands	r3, r2
 800ad04:	683a      	ldr	r2, [r7, #0]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d91e      	bls.n	800ad48 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad0a:	4b73      	ldr	r3, [pc, #460]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2207      	movs	r2, #7
 800ad10:	4393      	bics	r3, r2
 800ad12:	0019      	movs	r1, r3
 800ad14:	4b70      	ldr	r3, [pc, #448]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad16:	683a      	ldr	r2, [r7, #0]
 800ad18:	430a      	orrs	r2, r1
 800ad1a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ad1c:	f7fd fa9a 	bl	8008254 <HAL_GetTick>
 800ad20:	0003      	movs	r3, r0
 800ad22:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ad24:	e009      	b.n	800ad3a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad26:	f7fd fa95 	bl	8008254 <HAL_GetTick>
 800ad2a:	0002      	movs	r2, r0
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	1ad3      	subs	r3, r2, r3
 800ad30:	4a6a      	ldr	r2, [pc, #424]	@ (800aedc <HAL_RCC_ClockConfig+0x1f4>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d901      	bls.n	800ad3a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800ad36:	2303      	movs	r3, #3
 800ad38:	e0ca      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ad3a:	4b67      	ldr	r3, [pc, #412]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	2207      	movs	r2, #7
 800ad40:	4013      	ands	r3, r2
 800ad42:	683a      	ldr	r2, [r7, #0]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d1ee      	bne.n	800ad26 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	2202      	movs	r2, #2
 800ad4e:	4013      	ands	r3, r2
 800ad50:	d015      	beq.n	800ad7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	2204      	movs	r2, #4
 800ad58:	4013      	ands	r3, r2
 800ad5a:	d006      	beq.n	800ad6a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800ad5c:	4b60      	ldr	r3, [pc, #384]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ad5e:	689a      	ldr	r2, [r3, #8]
 800ad60:	4b5f      	ldr	r3, [pc, #380]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ad62:	21e0      	movs	r1, #224	@ 0xe0
 800ad64:	01c9      	lsls	r1, r1, #7
 800ad66:	430a      	orrs	r2, r1
 800ad68:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ad6a:	4b5d      	ldr	r3, [pc, #372]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	4a5d      	ldr	r2, [pc, #372]	@ (800aee4 <HAL_RCC_ClockConfig+0x1fc>)
 800ad70:	4013      	ands	r3, r2
 800ad72:	0019      	movs	r1, r3
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	689a      	ldr	r2, [r3, #8]
 800ad78:	4b59      	ldr	r3, [pc, #356]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ad7a:	430a      	orrs	r2, r1
 800ad7c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	2201      	movs	r2, #1
 800ad84:	4013      	ands	r3, r2
 800ad86:	d057      	beq.n	800ae38 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d107      	bne.n	800ada0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ad90:	4b53      	ldr	r3, [pc, #332]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ad92:	681a      	ldr	r2, [r3, #0]
 800ad94:	2380      	movs	r3, #128	@ 0x80
 800ad96:	029b      	lsls	r3, r3, #10
 800ad98:	4013      	ands	r3, r2
 800ad9a:	d12b      	bne.n	800adf4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	e097      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	2b02      	cmp	r3, #2
 800ada6:	d107      	bne.n	800adb8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ada8:	4b4d      	ldr	r3, [pc, #308]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	2380      	movs	r3, #128	@ 0x80
 800adae:	049b      	lsls	r3, r3, #18
 800adb0:	4013      	ands	r3, r2
 800adb2:	d11f      	bne.n	800adf4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800adb4:	2301      	movs	r3, #1
 800adb6:	e08b      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	685b      	ldr	r3, [r3, #4]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d107      	bne.n	800add0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800adc0:	4b47      	ldr	r3, [pc, #284]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	2380      	movs	r3, #128	@ 0x80
 800adc6:	00db      	lsls	r3, r3, #3
 800adc8:	4013      	ands	r3, r2
 800adca:	d113      	bne.n	800adf4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	e07f      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	685b      	ldr	r3, [r3, #4]
 800add4:	2b03      	cmp	r3, #3
 800add6:	d106      	bne.n	800ade6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800add8:	4b41      	ldr	r3, [pc, #260]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800adda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800addc:	2202      	movs	r2, #2
 800adde:	4013      	ands	r3, r2
 800ade0:	d108      	bne.n	800adf4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ade2:	2301      	movs	r3, #1
 800ade4:	e074      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ade6:	4b3e      	ldr	r3, [pc, #248]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ade8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800adea:	2202      	movs	r2, #2
 800adec:	4013      	ands	r3, r2
 800adee:	d101      	bne.n	800adf4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800adf0:	2301      	movs	r3, #1
 800adf2:	e06d      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800adf4:	4b3a      	ldr	r3, [pc, #232]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800adf6:	689b      	ldr	r3, [r3, #8]
 800adf8:	2207      	movs	r2, #7
 800adfa:	4393      	bics	r3, r2
 800adfc:	0019      	movs	r1, r3
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	685a      	ldr	r2, [r3, #4]
 800ae02:	4b37      	ldr	r3, [pc, #220]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ae04:	430a      	orrs	r2, r1
 800ae06:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae08:	f7fd fa24 	bl	8008254 <HAL_GetTick>
 800ae0c:	0003      	movs	r3, r0
 800ae0e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae10:	e009      	b.n	800ae26 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae12:	f7fd fa1f 	bl	8008254 <HAL_GetTick>
 800ae16:	0002      	movs	r2, r0
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	1ad3      	subs	r3, r2, r3
 800ae1c:	4a2f      	ldr	r2, [pc, #188]	@ (800aedc <HAL_RCC_ClockConfig+0x1f4>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d901      	bls.n	800ae26 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800ae22:	2303      	movs	r3, #3
 800ae24:	e054      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae26:	4b2e      	ldr	r3, [pc, #184]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ae28:	689b      	ldr	r3, [r3, #8]
 800ae2a:	2238      	movs	r2, #56	@ 0x38
 800ae2c:	401a      	ands	r2, r3
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	00db      	lsls	r3, r3, #3
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d1ec      	bne.n	800ae12 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ae38:	4b27      	ldr	r3, [pc, #156]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2207      	movs	r2, #7
 800ae3e:	4013      	ands	r3, r2
 800ae40:	683a      	ldr	r2, [r7, #0]
 800ae42:	429a      	cmp	r2, r3
 800ae44:	d21e      	bcs.n	800ae84 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae46:	4b24      	ldr	r3, [pc, #144]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	2207      	movs	r2, #7
 800ae4c:	4393      	bics	r3, r2
 800ae4e:	0019      	movs	r1, r3
 800ae50:	4b21      	ldr	r3, [pc, #132]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800ae52:	683a      	ldr	r2, [r7, #0]
 800ae54:	430a      	orrs	r2, r1
 800ae56:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ae58:	f7fd f9fc 	bl	8008254 <HAL_GetTick>
 800ae5c:	0003      	movs	r3, r0
 800ae5e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ae60:	e009      	b.n	800ae76 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae62:	f7fd f9f7 	bl	8008254 <HAL_GetTick>
 800ae66:	0002      	movs	r2, r0
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	1ad3      	subs	r3, r2, r3
 800ae6c:	4a1b      	ldr	r2, [pc, #108]	@ (800aedc <HAL_RCC_ClockConfig+0x1f4>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d901      	bls.n	800ae76 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800ae72:	2303      	movs	r3, #3
 800ae74:	e02c      	b.n	800aed0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ae76:	4b18      	ldr	r3, [pc, #96]	@ (800aed8 <HAL_RCC_ClockConfig+0x1f0>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	2207      	movs	r2, #7
 800ae7c:	4013      	ands	r3, r2
 800ae7e:	683a      	ldr	r2, [r7, #0]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d1ee      	bne.n	800ae62 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2204      	movs	r2, #4
 800ae8a:	4013      	ands	r3, r2
 800ae8c:	d009      	beq.n	800aea2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800ae8e:	4b14      	ldr	r3, [pc, #80]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ae90:	689b      	ldr	r3, [r3, #8]
 800ae92:	4a15      	ldr	r2, [pc, #84]	@ (800aee8 <HAL_RCC_ClockConfig+0x200>)
 800ae94:	4013      	ands	r3, r2
 800ae96:	0019      	movs	r1, r3
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	68da      	ldr	r2, [r3, #12]
 800ae9c:	4b10      	ldr	r3, [pc, #64]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800ae9e:	430a      	orrs	r2, r1
 800aea0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800aea2:	f000 f829 	bl	800aef8 <HAL_RCC_GetSysClockFreq>
 800aea6:	0001      	movs	r1, r0
 800aea8:	4b0d      	ldr	r3, [pc, #52]	@ (800aee0 <HAL_RCC_ClockConfig+0x1f8>)
 800aeaa:	689b      	ldr	r3, [r3, #8]
 800aeac:	0a1b      	lsrs	r3, r3, #8
 800aeae:	220f      	movs	r2, #15
 800aeb0:	401a      	ands	r2, r3
 800aeb2:	4b0e      	ldr	r3, [pc, #56]	@ (800aeec <HAL_RCC_ClockConfig+0x204>)
 800aeb4:	0092      	lsls	r2, r2, #2
 800aeb6:	58d3      	ldr	r3, [r2, r3]
 800aeb8:	221f      	movs	r2, #31
 800aeba:	4013      	ands	r3, r2
 800aebc:	000a      	movs	r2, r1
 800aebe:	40da      	lsrs	r2, r3
 800aec0:	4b0b      	ldr	r3, [pc, #44]	@ (800aef0 <HAL_RCC_ClockConfig+0x208>)
 800aec2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800aec4:	4b0b      	ldr	r3, [pc, #44]	@ (800aef4 <HAL_RCC_ClockConfig+0x20c>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	0018      	movs	r0, r3
 800aeca:	f7fd f967 	bl	800819c <HAL_InitTick>
 800aece:	0003      	movs	r3, r0
}
 800aed0:	0018      	movs	r0, r3
 800aed2:	46bd      	mov	sp, r7
 800aed4:	b004      	add	sp, #16
 800aed6:	bd80      	pop	{r7, pc}
 800aed8:	40022000 	.word	0x40022000
 800aedc:	00001388 	.word	0x00001388
 800aee0:	40021000 	.word	0x40021000
 800aee4:	fffff0ff 	.word	0xfffff0ff
 800aee8:	ffff8fff 	.word	0xffff8fff
 800aeec:	0800ef00 	.word	0x0800ef00
 800aef0:	20000000 	.word	0x20000000
 800aef4:	200000fc 	.word	0x200000fc

0800aef8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b086      	sub	sp, #24
 800aefc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800aefe:	4b3c      	ldr	r3, [pc, #240]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	2238      	movs	r2, #56	@ 0x38
 800af04:	4013      	ands	r3, r2
 800af06:	d10f      	bne.n	800af28 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800af08:	4b39      	ldr	r3, [pc, #228]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	0adb      	lsrs	r3, r3, #11
 800af0e:	2207      	movs	r2, #7
 800af10:	4013      	ands	r3, r2
 800af12:	2201      	movs	r2, #1
 800af14:	409a      	lsls	r2, r3
 800af16:	0013      	movs	r3, r2
 800af18:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800af1a:	6839      	ldr	r1, [r7, #0]
 800af1c:	4835      	ldr	r0, [pc, #212]	@ (800aff4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800af1e:	f7f5 f8fb 	bl	8000118 <__udivsi3>
 800af22:	0003      	movs	r3, r0
 800af24:	613b      	str	r3, [r7, #16]
 800af26:	e05d      	b.n	800afe4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800af28:	4b31      	ldr	r3, [pc, #196]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	2238      	movs	r2, #56	@ 0x38
 800af2e:	4013      	ands	r3, r2
 800af30:	2b08      	cmp	r3, #8
 800af32:	d102      	bne.n	800af3a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800af34:	4b30      	ldr	r3, [pc, #192]	@ (800aff8 <HAL_RCC_GetSysClockFreq+0x100>)
 800af36:	613b      	str	r3, [r7, #16]
 800af38:	e054      	b.n	800afe4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800af3a:	4b2d      	ldr	r3, [pc, #180]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	2238      	movs	r2, #56	@ 0x38
 800af40:	4013      	ands	r3, r2
 800af42:	2b10      	cmp	r3, #16
 800af44:	d138      	bne.n	800afb8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800af46:	4b2a      	ldr	r3, [pc, #168]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af48:	68db      	ldr	r3, [r3, #12]
 800af4a:	2203      	movs	r2, #3
 800af4c:	4013      	ands	r3, r2
 800af4e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800af50:	4b27      	ldr	r3, [pc, #156]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	091b      	lsrs	r3, r3, #4
 800af56:	2207      	movs	r2, #7
 800af58:	4013      	ands	r3, r2
 800af5a:	3301      	adds	r3, #1
 800af5c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2b03      	cmp	r3, #3
 800af62:	d10d      	bne.n	800af80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af64:	68b9      	ldr	r1, [r7, #8]
 800af66:	4824      	ldr	r0, [pc, #144]	@ (800aff8 <HAL_RCC_GetSysClockFreq+0x100>)
 800af68:	f7f5 f8d6 	bl	8000118 <__udivsi3>
 800af6c:	0003      	movs	r3, r0
 800af6e:	0019      	movs	r1, r3
 800af70:	4b1f      	ldr	r3, [pc, #124]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af72:	68db      	ldr	r3, [r3, #12]
 800af74:	0a1b      	lsrs	r3, r3, #8
 800af76:	227f      	movs	r2, #127	@ 0x7f
 800af78:	4013      	ands	r3, r2
 800af7a:	434b      	muls	r3, r1
 800af7c:	617b      	str	r3, [r7, #20]
        break;
 800af7e:	e00d      	b.n	800af9c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800af80:	68b9      	ldr	r1, [r7, #8]
 800af82:	481c      	ldr	r0, [pc, #112]	@ (800aff4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800af84:	f7f5 f8c8 	bl	8000118 <__udivsi3>
 800af88:	0003      	movs	r3, r0
 800af8a:	0019      	movs	r1, r3
 800af8c:	4b18      	ldr	r3, [pc, #96]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	0a1b      	lsrs	r3, r3, #8
 800af92:	227f      	movs	r2, #127	@ 0x7f
 800af94:	4013      	ands	r3, r2
 800af96:	434b      	muls	r3, r1
 800af98:	617b      	str	r3, [r7, #20]
        break;
 800af9a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800af9c:	4b14      	ldr	r3, [pc, #80]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800af9e:	68db      	ldr	r3, [r3, #12]
 800afa0:	0f5b      	lsrs	r3, r3, #29
 800afa2:	2207      	movs	r2, #7
 800afa4:	4013      	ands	r3, r2
 800afa6:	3301      	adds	r3, #1
 800afa8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800afaa:	6879      	ldr	r1, [r7, #4]
 800afac:	6978      	ldr	r0, [r7, #20]
 800afae:	f7f5 f8b3 	bl	8000118 <__udivsi3>
 800afb2:	0003      	movs	r3, r0
 800afb4:	613b      	str	r3, [r7, #16]
 800afb6:	e015      	b.n	800afe4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800afb8:	4b0d      	ldr	r3, [pc, #52]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	2238      	movs	r2, #56	@ 0x38
 800afbe:	4013      	ands	r3, r2
 800afc0:	2b20      	cmp	r3, #32
 800afc2:	d103      	bne.n	800afcc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800afc4:	2380      	movs	r3, #128	@ 0x80
 800afc6:	021b      	lsls	r3, r3, #8
 800afc8:	613b      	str	r3, [r7, #16]
 800afca:	e00b      	b.n	800afe4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800afcc:	4b08      	ldr	r3, [pc, #32]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	2238      	movs	r2, #56	@ 0x38
 800afd2:	4013      	ands	r3, r2
 800afd4:	2b18      	cmp	r3, #24
 800afd6:	d103      	bne.n	800afe0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800afd8:	23fa      	movs	r3, #250	@ 0xfa
 800afda:	01db      	lsls	r3, r3, #7
 800afdc:	613b      	str	r3, [r7, #16]
 800afde:	e001      	b.n	800afe4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800afe0:	2300      	movs	r3, #0
 800afe2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800afe4:	693b      	ldr	r3, [r7, #16]
}
 800afe6:	0018      	movs	r0, r3
 800afe8:	46bd      	mov	sp, r7
 800afea:	b006      	add	sp, #24
 800afec:	bd80      	pop	{r7, pc}
 800afee:	46c0      	nop			@ (mov r8, r8)
 800aff0:	40021000 	.word	0x40021000
 800aff4:	00f42400 	.word	0x00f42400
 800aff8:	007a1200 	.word	0x007a1200

0800affc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b000:	4b02      	ldr	r3, [pc, #8]	@ (800b00c <HAL_RCC_GetHCLKFreq+0x10>)
 800b002:	681b      	ldr	r3, [r3, #0]
}
 800b004:	0018      	movs	r0, r3
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
 800b00a:	46c0      	nop			@ (mov r8, r8)
 800b00c:	20000000 	.word	0x20000000

0800b010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b010:	b5b0      	push	{r4, r5, r7, lr}
 800b012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800b014:	f7ff fff2 	bl	800affc <HAL_RCC_GetHCLKFreq>
 800b018:	0004      	movs	r4, r0
 800b01a:	f7ff fb3f 	bl	800a69c <LL_RCC_GetAPB1Prescaler>
 800b01e:	0003      	movs	r3, r0
 800b020:	0b1a      	lsrs	r2, r3, #12
 800b022:	4b05      	ldr	r3, [pc, #20]	@ (800b038 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b024:	0092      	lsls	r2, r2, #2
 800b026:	58d3      	ldr	r3, [r2, r3]
 800b028:	221f      	movs	r2, #31
 800b02a:	4013      	ands	r3, r2
 800b02c:	40dc      	lsrs	r4, r3
 800b02e:	0023      	movs	r3, r4
}
 800b030:	0018      	movs	r0, r3
 800b032:	46bd      	mov	sp, r7
 800b034:	bdb0      	pop	{r4, r5, r7, pc}
 800b036:	46c0      	nop			@ (mov r8, r8)
 800b038:	0800ef40 	.word	0x0800ef40

0800b03c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b086      	sub	sp, #24
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800b044:	2313      	movs	r3, #19
 800b046:	18fb      	adds	r3, r7, r3
 800b048:	2200      	movs	r2, #0
 800b04a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b04c:	2312      	movs	r3, #18
 800b04e:	18fb      	adds	r3, r7, r3
 800b050:	2200      	movs	r2, #0
 800b052:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681a      	ldr	r2, [r3, #0]
 800b058:	2380      	movs	r3, #128	@ 0x80
 800b05a:	029b      	lsls	r3, r3, #10
 800b05c:	4013      	ands	r3, r2
 800b05e:	d100      	bne.n	800b062 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800b060:	e0a3      	b.n	800b1aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b062:	2011      	movs	r0, #17
 800b064:	183b      	adds	r3, r7, r0
 800b066:	2200      	movs	r2, #0
 800b068:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b06a:	4bc3      	ldr	r3, [pc, #780]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b06c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b06e:	2380      	movs	r3, #128	@ 0x80
 800b070:	055b      	lsls	r3, r3, #21
 800b072:	4013      	ands	r3, r2
 800b074:	d110      	bne.n	800b098 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b076:	4bc0      	ldr	r3, [pc, #768]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b078:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b07a:	4bbf      	ldr	r3, [pc, #764]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b07c:	2180      	movs	r1, #128	@ 0x80
 800b07e:	0549      	lsls	r1, r1, #21
 800b080:	430a      	orrs	r2, r1
 800b082:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b084:	4bbc      	ldr	r3, [pc, #752]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b088:	2380      	movs	r3, #128	@ 0x80
 800b08a:	055b      	lsls	r3, r3, #21
 800b08c:	4013      	ands	r3, r2
 800b08e:	60bb      	str	r3, [r7, #8]
 800b090:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b092:	183b      	adds	r3, r7, r0
 800b094:	2201      	movs	r2, #1
 800b096:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b098:	4bb8      	ldr	r3, [pc, #736]	@ (800b37c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800b09a:	681a      	ldr	r2, [r3, #0]
 800b09c:	4bb7      	ldr	r3, [pc, #732]	@ (800b37c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800b09e:	2180      	movs	r1, #128	@ 0x80
 800b0a0:	0049      	lsls	r1, r1, #1
 800b0a2:	430a      	orrs	r2, r1
 800b0a4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b0a6:	f7fd f8d5 	bl	8008254 <HAL_GetTick>
 800b0aa:	0003      	movs	r3, r0
 800b0ac:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b0ae:	e00b      	b.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b0b0:	f7fd f8d0 	bl	8008254 <HAL_GetTick>
 800b0b4:	0002      	movs	r2, r0
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	1ad3      	subs	r3, r2, r3
 800b0ba:	2b02      	cmp	r3, #2
 800b0bc:	d904      	bls.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800b0be:	2313      	movs	r3, #19
 800b0c0:	18fb      	adds	r3, r7, r3
 800b0c2:	2203      	movs	r2, #3
 800b0c4:	701a      	strb	r2, [r3, #0]
        break;
 800b0c6:	e005      	b.n	800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b0c8:	4bac      	ldr	r3, [pc, #688]	@ (800b37c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800b0ca:	681a      	ldr	r2, [r3, #0]
 800b0cc:	2380      	movs	r3, #128	@ 0x80
 800b0ce:	005b      	lsls	r3, r3, #1
 800b0d0:	4013      	ands	r3, r2
 800b0d2:	d0ed      	beq.n	800b0b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800b0d4:	2313      	movs	r3, #19
 800b0d6:	18fb      	adds	r3, r7, r3
 800b0d8:	781b      	ldrb	r3, [r3, #0]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d154      	bne.n	800b188 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b0de:	4ba6      	ldr	r3, [pc, #664]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b0e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b0e2:	23c0      	movs	r3, #192	@ 0xc0
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	4013      	ands	r3, r2
 800b0e8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d019      	beq.n	800b124 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0f4:	697a      	ldr	r2, [r7, #20]
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d014      	beq.n	800b124 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b0fa:	4b9f      	ldr	r3, [pc, #636]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b0fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0fe:	4aa0      	ldr	r2, [pc, #640]	@ (800b380 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800b100:	4013      	ands	r3, r2
 800b102:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b104:	4b9c      	ldr	r3, [pc, #624]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b106:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b108:	4b9b      	ldr	r3, [pc, #620]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b10a:	2180      	movs	r1, #128	@ 0x80
 800b10c:	0249      	lsls	r1, r1, #9
 800b10e:	430a      	orrs	r2, r1
 800b110:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b112:	4b99      	ldr	r3, [pc, #612]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b114:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b116:	4b98      	ldr	r3, [pc, #608]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b118:	499a      	ldr	r1, [pc, #616]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800b11a:	400a      	ands	r2, r1
 800b11c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b11e:	4b96      	ldr	r3, [pc, #600]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b120:	697a      	ldr	r2, [r7, #20]
 800b122:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	2201      	movs	r2, #1
 800b128:	4013      	ands	r3, r2
 800b12a:	d016      	beq.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b12c:	f7fd f892 	bl	8008254 <HAL_GetTick>
 800b130:	0003      	movs	r3, r0
 800b132:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b134:	e00c      	b.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b136:	f7fd f88d 	bl	8008254 <HAL_GetTick>
 800b13a:	0002      	movs	r2, r0
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	1ad3      	subs	r3, r2, r3
 800b140:	4a91      	ldr	r2, [pc, #580]	@ (800b388 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d904      	bls.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800b146:	2313      	movs	r3, #19
 800b148:	18fb      	adds	r3, r7, r3
 800b14a:	2203      	movs	r2, #3
 800b14c:	701a      	strb	r2, [r3, #0]
            break;
 800b14e:	e004      	b.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b150:	4b89      	ldr	r3, [pc, #548]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b154:	2202      	movs	r2, #2
 800b156:	4013      	ands	r3, r2
 800b158:	d0ed      	beq.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800b15a:	2313      	movs	r3, #19
 800b15c:	18fb      	adds	r3, r7, r3
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d10a      	bne.n	800b17a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b164:	4b84      	ldr	r3, [pc, #528]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b168:	4a85      	ldr	r2, [pc, #532]	@ (800b380 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800b16a:	4013      	ands	r3, r2
 800b16c:	0019      	movs	r1, r3
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b172:	4b81      	ldr	r3, [pc, #516]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b174:	430a      	orrs	r2, r1
 800b176:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b178:	e00c      	b.n	800b194 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b17a:	2312      	movs	r3, #18
 800b17c:	18fb      	adds	r3, r7, r3
 800b17e:	2213      	movs	r2, #19
 800b180:	18ba      	adds	r2, r7, r2
 800b182:	7812      	ldrb	r2, [r2, #0]
 800b184:	701a      	strb	r2, [r3, #0]
 800b186:	e005      	b.n	800b194 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b188:	2312      	movs	r3, #18
 800b18a:	18fb      	adds	r3, r7, r3
 800b18c:	2213      	movs	r2, #19
 800b18e:	18ba      	adds	r2, r7, r2
 800b190:	7812      	ldrb	r2, [r2, #0]
 800b192:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b194:	2311      	movs	r3, #17
 800b196:	18fb      	adds	r3, r7, r3
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	2b01      	cmp	r3, #1
 800b19c:	d105      	bne.n	800b1aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b19e:	4b76      	ldr	r3, [pc, #472]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b1a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b1a2:	4b75      	ldr	r3, [pc, #468]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b1a4:	4979      	ldr	r1, [pc, #484]	@ (800b38c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800b1a6:	400a      	ands	r2, r1
 800b1a8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	2201      	movs	r2, #1
 800b1b0:	4013      	ands	r3, r2
 800b1b2:	d009      	beq.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b1b4:	4b70      	ldr	r3, [pc, #448]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b1b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1b8:	2203      	movs	r2, #3
 800b1ba:	4393      	bics	r3, r2
 800b1bc:	0019      	movs	r1, r3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	685a      	ldr	r2, [r3, #4]
 800b1c2:	4b6d      	ldr	r3, [pc, #436]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b1c4:	430a      	orrs	r2, r1
 800b1c6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	2202      	movs	r2, #2
 800b1ce:	4013      	ands	r3, r2
 800b1d0:	d009      	beq.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b1d2:	4b69      	ldr	r3, [pc, #420]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b1d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1d6:	220c      	movs	r2, #12
 800b1d8:	4393      	bics	r3, r2
 800b1da:	0019      	movs	r1, r3
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	689a      	ldr	r2, [r3, #8]
 800b1e0:	4b65      	ldr	r3, [pc, #404]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b1e2:	430a      	orrs	r2, r1
 800b1e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2210      	movs	r2, #16
 800b1ec:	4013      	ands	r3, r2
 800b1ee:	d009      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b1f0:	4b61      	ldr	r3, [pc, #388]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b1f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1f4:	4a66      	ldr	r2, [pc, #408]	@ (800b390 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800b1f6:	4013      	ands	r3, r2
 800b1f8:	0019      	movs	r1, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	68da      	ldr	r2, [r3, #12]
 800b1fe:	4b5e      	ldr	r3, [pc, #376]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b200:	430a      	orrs	r2, r1
 800b202:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681a      	ldr	r2, [r3, #0]
 800b208:	2380      	movs	r3, #128	@ 0x80
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	4013      	ands	r3, r2
 800b20e:	d009      	beq.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b210:	4b59      	ldr	r3, [pc, #356]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b214:	4a5f      	ldr	r2, [pc, #380]	@ (800b394 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800b216:	4013      	ands	r3, r2
 800b218:	0019      	movs	r1, r3
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	699a      	ldr	r2, [r3, #24]
 800b21e:	4b56      	ldr	r3, [pc, #344]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b220:	430a      	orrs	r2, r1
 800b222:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681a      	ldr	r2, [r3, #0]
 800b228:	2380      	movs	r3, #128	@ 0x80
 800b22a:	00db      	lsls	r3, r3, #3
 800b22c:	4013      	ands	r3, r2
 800b22e:	d009      	beq.n	800b244 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b230:	4b51      	ldr	r3, [pc, #324]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b234:	4a58      	ldr	r2, [pc, #352]	@ (800b398 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800b236:	4013      	ands	r3, r2
 800b238:	0019      	movs	r1, r3
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	69da      	ldr	r2, [r3, #28]
 800b23e:	4b4e      	ldr	r3, [pc, #312]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b240:	430a      	orrs	r2, r1
 800b242:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	2220      	movs	r2, #32
 800b24a:	4013      	ands	r3, r2
 800b24c:	d009      	beq.n	800b262 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b24e:	4b4a      	ldr	r3, [pc, #296]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b252:	4a52      	ldr	r2, [pc, #328]	@ (800b39c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800b254:	4013      	ands	r3, r2
 800b256:	0019      	movs	r1, r3
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	691a      	ldr	r2, [r3, #16]
 800b25c:	4b46      	ldr	r3, [pc, #280]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b25e:	430a      	orrs	r2, r1
 800b260:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	2380      	movs	r3, #128	@ 0x80
 800b268:	01db      	lsls	r3, r3, #7
 800b26a:	4013      	ands	r3, r2
 800b26c:	d015      	beq.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b26e:	4b42      	ldr	r3, [pc, #264]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b272:	009b      	lsls	r3, r3, #2
 800b274:	0899      	lsrs	r1, r3, #2
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6a1a      	ldr	r2, [r3, #32]
 800b27a:	4b3f      	ldr	r3, [pc, #252]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b27c:	430a      	orrs	r2, r1
 800b27e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6a1a      	ldr	r2, [r3, #32]
 800b284:	2380      	movs	r3, #128	@ 0x80
 800b286:	05db      	lsls	r3, r3, #23
 800b288:	429a      	cmp	r2, r3
 800b28a:	d106      	bne.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b28c:	4b3a      	ldr	r3, [pc, #232]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b28e:	68da      	ldr	r2, [r3, #12]
 800b290:	4b39      	ldr	r3, [pc, #228]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b292:	2180      	movs	r1, #128	@ 0x80
 800b294:	0249      	lsls	r1, r1, #9
 800b296:	430a      	orrs	r2, r1
 800b298:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681a      	ldr	r2, [r3, #0]
 800b29e:	2380      	movs	r3, #128	@ 0x80
 800b2a0:	031b      	lsls	r3, r3, #12
 800b2a2:	4013      	ands	r3, r2
 800b2a4:	d009      	beq.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b2a6:	4b34      	ldr	r3, [pc, #208]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b2a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2aa:	2240      	movs	r2, #64	@ 0x40
 800b2ac:	4393      	bics	r3, r2
 800b2ae:	0019      	movs	r1, r3
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2b4:	4b30      	ldr	r3, [pc, #192]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b2b6:	430a      	orrs	r2, r1
 800b2b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	2380      	movs	r3, #128	@ 0x80
 800b2c0:	039b      	lsls	r3, r3, #14
 800b2c2:	4013      	ands	r3, r2
 800b2c4:	d016      	beq.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800b2c6:	4b2c      	ldr	r3, [pc, #176]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b2c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2ca:	4a35      	ldr	r2, [pc, #212]	@ (800b3a0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800b2cc:	4013      	ands	r3, r2
 800b2ce:	0019      	movs	r1, r3
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b2d4:	4b28      	ldr	r3, [pc, #160]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b2d6:	430a      	orrs	r2, r1
 800b2d8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b2de:	2380      	movs	r3, #128	@ 0x80
 800b2e0:	03db      	lsls	r3, r3, #15
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d106      	bne.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b2e6:	4b24      	ldr	r3, [pc, #144]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b2e8:	68da      	ldr	r2, [r3, #12]
 800b2ea:	4b23      	ldr	r3, [pc, #140]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b2ec:	2180      	movs	r1, #128	@ 0x80
 800b2ee:	0449      	lsls	r1, r1, #17
 800b2f0:	430a      	orrs	r2, r1
 800b2f2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681a      	ldr	r2, [r3, #0]
 800b2f8:	2380      	movs	r3, #128	@ 0x80
 800b2fa:	03db      	lsls	r3, r3, #15
 800b2fc:	4013      	ands	r3, r2
 800b2fe:	d016      	beq.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800b300:	4b1d      	ldr	r3, [pc, #116]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b304:	4a27      	ldr	r2, [pc, #156]	@ (800b3a4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800b306:	4013      	ands	r3, r2
 800b308:	0019      	movs	r1, r3
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b30e:	4b1a      	ldr	r3, [pc, #104]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b310:	430a      	orrs	r2, r1
 800b312:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b318:	2380      	movs	r3, #128	@ 0x80
 800b31a:	045b      	lsls	r3, r3, #17
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d106      	bne.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b320:	4b15      	ldr	r3, [pc, #84]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b322:	68da      	ldr	r2, [r3, #12]
 800b324:	4b14      	ldr	r3, [pc, #80]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b326:	2180      	movs	r1, #128	@ 0x80
 800b328:	0449      	lsls	r1, r1, #17
 800b32a:	430a      	orrs	r2, r1
 800b32c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681a      	ldr	r2, [r3, #0]
 800b332:	2380      	movs	r3, #128	@ 0x80
 800b334:	011b      	lsls	r3, r3, #4
 800b336:	4013      	ands	r3, r2
 800b338:	d016      	beq.n	800b368 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800b33a:	4b0f      	ldr	r3, [pc, #60]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b33c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b33e:	4a1a      	ldr	r2, [pc, #104]	@ (800b3a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800b340:	4013      	ands	r3, r2
 800b342:	0019      	movs	r1, r3
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	695a      	ldr	r2, [r3, #20]
 800b348:	4b0b      	ldr	r3, [pc, #44]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b34a:	430a      	orrs	r2, r1
 800b34c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	695a      	ldr	r2, [r3, #20]
 800b352:	2380      	movs	r3, #128	@ 0x80
 800b354:	01db      	lsls	r3, r3, #7
 800b356:	429a      	cmp	r2, r3
 800b358:	d106      	bne.n	800b368 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b35a:	4b07      	ldr	r3, [pc, #28]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b35c:	68da      	ldr	r2, [r3, #12]
 800b35e:	4b06      	ldr	r3, [pc, #24]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800b360:	2180      	movs	r1, #128	@ 0x80
 800b362:	0249      	lsls	r1, r1, #9
 800b364:	430a      	orrs	r2, r1
 800b366:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800b368:	2312      	movs	r3, #18
 800b36a:	18fb      	adds	r3, r7, r3
 800b36c:	781b      	ldrb	r3, [r3, #0]
}
 800b36e:	0018      	movs	r0, r3
 800b370:	46bd      	mov	sp, r7
 800b372:	b006      	add	sp, #24
 800b374:	bd80      	pop	{r7, pc}
 800b376:	46c0      	nop			@ (mov r8, r8)
 800b378:	40021000 	.word	0x40021000
 800b37c:	40007000 	.word	0x40007000
 800b380:	fffffcff 	.word	0xfffffcff
 800b384:	fffeffff 	.word	0xfffeffff
 800b388:	00001388 	.word	0x00001388
 800b38c:	efffffff 	.word	0xefffffff
 800b390:	fffff3ff 	.word	0xfffff3ff
 800b394:	fff3ffff 	.word	0xfff3ffff
 800b398:	ffcfffff 	.word	0xffcfffff
 800b39c:	ffffcfff 	.word	0xffffcfff
 800b3a0:	ffbfffff 	.word	0xffbfffff
 800b3a4:	feffffff 	.word	0xfeffffff
 800b3a8:	ffff3fff 	.word	0xffff3fff

0800b3ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b082      	sub	sp, #8
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d101      	bne.n	800b3be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	e046      	b.n	800b44c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2288      	movs	r2, #136	@ 0x88
 800b3c2:	589b      	ldr	r3, [r3, r2]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d107      	bne.n	800b3d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	2284      	movs	r2, #132	@ 0x84
 800b3cc:	2100      	movs	r1, #0
 800b3ce:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	0018      	movs	r0, r3
 800b3d4:	f000 f840 	bl	800b458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2288      	movs	r2, #136	@ 0x88
 800b3dc:	2124      	movs	r1, #36	@ 0x24
 800b3de:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	681a      	ldr	r2, [r3, #0]
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	2101      	movs	r1, #1
 800b3ec:	438a      	bics	r2, r1
 800b3ee:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d003      	beq.n	800b400 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	0018      	movs	r0, r3
 800b3fc:	f000 fb96 	bl	800bb2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	0018      	movs	r0, r3
 800b404:	f000 f8d4 	bl	800b5b0 <UART_SetConfig>
 800b408:	0003      	movs	r3, r0
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	d101      	bne.n	800b412 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800b40e:	2301      	movs	r3, #1
 800b410:	e01c      	b.n	800b44c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	685a      	ldr	r2, [r3, #4]
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	490d      	ldr	r1, [pc, #52]	@ (800b454 <HAL_UART_Init+0xa8>)
 800b41e:	400a      	ands	r2, r1
 800b420:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	689a      	ldr	r2, [r3, #8]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	212a      	movs	r1, #42	@ 0x2a
 800b42e:	438a      	bics	r2, r1
 800b430:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	681a      	ldr	r2, [r3, #0]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	2101      	movs	r1, #1
 800b43e:	430a      	orrs	r2, r1
 800b440:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	0018      	movs	r0, r3
 800b446:	f000 fc25 	bl	800bc94 <UART_CheckIdleState>
 800b44a:	0003      	movs	r3, r0
}
 800b44c:	0018      	movs	r0, r3
 800b44e:	46bd      	mov	sp, r7
 800b450:	b002      	add	sp, #8
 800b452:	bd80      	pop	{r7, pc}
 800b454:	ffffb7ff 	.word	0xffffb7ff

0800b458 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b082      	sub	sp, #8
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800b460:	46c0      	nop			@ (mov r8, r8)
 800b462:	46bd      	mov	sp, r7
 800b464:	b002      	add	sp, #8
 800b466:	bd80      	pop	{r7, pc}

0800b468 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b08a      	sub	sp, #40	@ 0x28
 800b46c:	af02      	add	r7, sp, #8
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	60b9      	str	r1, [r7, #8]
 800b472:	603b      	str	r3, [r7, #0]
 800b474:	1dbb      	adds	r3, r7, #6
 800b476:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	2288      	movs	r2, #136	@ 0x88
 800b47c:	589b      	ldr	r3, [r3, r2]
 800b47e:	2b20      	cmp	r3, #32
 800b480:	d000      	beq.n	800b484 <HAL_UART_Transmit+0x1c>
 800b482:	e090      	b.n	800b5a6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d003      	beq.n	800b492 <HAL_UART_Transmit+0x2a>
 800b48a:	1dbb      	adds	r3, r7, #6
 800b48c:	881b      	ldrh	r3, [r3, #0]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d101      	bne.n	800b496 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800b492:	2301      	movs	r3, #1
 800b494:	e088      	b.n	800b5a8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	689a      	ldr	r2, [r3, #8]
 800b49a:	2380      	movs	r3, #128	@ 0x80
 800b49c:	015b      	lsls	r3, r3, #5
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d109      	bne.n	800b4b6 <HAL_UART_Transmit+0x4e>
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	691b      	ldr	r3, [r3, #16]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d105      	bne.n	800b4b6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	4013      	ands	r3, r2
 800b4b0:	d001      	beq.n	800b4b6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	e078      	b.n	800b5a8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2290      	movs	r2, #144	@ 0x90
 800b4ba:	2100      	movs	r1, #0
 800b4bc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2288      	movs	r2, #136	@ 0x88
 800b4c2:	2121      	movs	r1, #33	@ 0x21
 800b4c4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b4c6:	f7fc fec5 	bl	8008254 <HAL_GetTick>
 800b4ca:	0003      	movs	r3, r0
 800b4cc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	1dba      	adds	r2, r7, #6
 800b4d2:	2154      	movs	r1, #84	@ 0x54
 800b4d4:	8812      	ldrh	r2, [r2, #0]
 800b4d6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	1dba      	adds	r2, r7, #6
 800b4dc:	2156      	movs	r1, #86	@ 0x56
 800b4de:	8812      	ldrh	r2, [r2, #0]
 800b4e0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	689a      	ldr	r2, [r3, #8]
 800b4e6:	2380      	movs	r3, #128	@ 0x80
 800b4e8:	015b      	lsls	r3, r3, #5
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d108      	bne.n	800b500 <HAL_UART_Transmit+0x98>
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	691b      	ldr	r3, [r3, #16]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d104      	bne.n	800b500 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	61bb      	str	r3, [r7, #24]
 800b4fe:	e003      	b.n	800b508 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b504:	2300      	movs	r3, #0
 800b506:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b508:	e030      	b.n	800b56c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b50a:	697a      	ldr	r2, [r7, #20]
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	9300      	str	r3, [sp, #0]
 800b512:	0013      	movs	r3, r2
 800b514:	2200      	movs	r2, #0
 800b516:	2180      	movs	r1, #128	@ 0x80
 800b518:	f000 fc66 	bl	800bde8 <UART_WaitOnFlagUntilTimeout>
 800b51c:	1e03      	subs	r3, r0, #0
 800b51e:	d005      	beq.n	800b52c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	2288      	movs	r2, #136	@ 0x88
 800b524:	2120      	movs	r1, #32
 800b526:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b528:	2303      	movs	r3, #3
 800b52a:	e03d      	b.n	800b5a8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800b52c:	69fb      	ldr	r3, [r7, #28]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d10b      	bne.n	800b54a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b532:	69bb      	ldr	r3, [r7, #24]
 800b534:	881b      	ldrh	r3, [r3, #0]
 800b536:	001a      	movs	r2, r3
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	05d2      	lsls	r2, r2, #23
 800b53e:	0dd2      	lsrs	r2, r2, #23
 800b540:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b542:	69bb      	ldr	r3, [r7, #24]
 800b544:	3302      	adds	r3, #2
 800b546:	61bb      	str	r3, [r7, #24]
 800b548:	e007      	b.n	800b55a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b54a:	69fb      	ldr	r3, [r7, #28]
 800b54c:	781a      	ldrb	r2, [r3, #0]
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b554:	69fb      	ldr	r3, [r7, #28]
 800b556:	3301      	adds	r3, #1
 800b558:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2256      	movs	r2, #86	@ 0x56
 800b55e:	5a9b      	ldrh	r3, [r3, r2]
 800b560:	b29b      	uxth	r3, r3
 800b562:	3b01      	subs	r3, #1
 800b564:	b299      	uxth	r1, r3
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2256      	movs	r2, #86	@ 0x56
 800b56a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	2256      	movs	r2, #86	@ 0x56
 800b570:	5a9b      	ldrh	r3, [r3, r2]
 800b572:	b29b      	uxth	r3, r3
 800b574:	2b00      	cmp	r3, #0
 800b576:	d1c8      	bne.n	800b50a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b578:	697a      	ldr	r2, [r7, #20]
 800b57a:	68f8      	ldr	r0, [r7, #12]
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	9300      	str	r3, [sp, #0]
 800b580:	0013      	movs	r3, r2
 800b582:	2200      	movs	r2, #0
 800b584:	2140      	movs	r1, #64	@ 0x40
 800b586:	f000 fc2f 	bl	800bde8 <UART_WaitOnFlagUntilTimeout>
 800b58a:	1e03      	subs	r3, r0, #0
 800b58c:	d005      	beq.n	800b59a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	2288      	movs	r2, #136	@ 0x88
 800b592:	2120      	movs	r1, #32
 800b594:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800b596:	2303      	movs	r3, #3
 800b598:	e006      	b.n	800b5a8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2288      	movs	r2, #136	@ 0x88
 800b59e:	2120      	movs	r1, #32
 800b5a0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	e000      	b.n	800b5a8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800b5a6:	2302      	movs	r3, #2
  }
}
 800b5a8:	0018      	movs	r0, r3
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	b008      	add	sp, #32
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5b0:	b5b0      	push	{r4, r5, r7, lr}
 800b5b2:	b090      	sub	sp, #64	@ 0x40
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b5b8:	231a      	movs	r3, #26
 800b5ba:	2220      	movs	r2, #32
 800b5bc:	189b      	adds	r3, r3, r2
 800b5be:	19db      	adds	r3, r3, r7
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b5c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c6:	689a      	ldr	r2, [r3, #8]
 800b5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ca:	691b      	ldr	r3, [r3, #16]
 800b5cc:	431a      	orrs	r2, r3
 800b5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d0:	695b      	ldr	r3, [r3, #20]
 800b5d2:	431a      	orrs	r2, r3
 800b5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d6:	69db      	ldr	r3, [r3, #28]
 800b5d8:	4313      	orrs	r3, r2
 800b5da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4aaf      	ldr	r2, [pc, #700]	@ (800b8a0 <UART_SetConfig+0x2f0>)
 800b5e4:	4013      	ands	r3, r2
 800b5e6:	0019      	movs	r1, r3
 800b5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ea:	681a      	ldr	r2, [r3, #0]
 800b5ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5ee:	430b      	orrs	r3, r1
 800b5f0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	4aaa      	ldr	r2, [pc, #680]	@ (800b8a4 <UART_SetConfig+0x2f4>)
 800b5fa:	4013      	ands	r3, r2
 800b5fc:	0018      	movs	r0, r3
 800b5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b600:	68d9      	ldr	r1, [r3, #12]
 800b602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b604:	681a      	ldr	r2, [r3, #0]
 800b606:	0003      	movs	r3, r0
 800b608:	430b      	orrs	r3, r1
 800b60a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b60e:	699b      	ldr	r3, [r3, #24]
 800b610:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4aa4      	ldr	r2, [pc, #656]	@ (800b8a8 <UART_SetConfig+0x2f8>)
 800b618:	4293      	cmp	r3, r2
 800b61a:	d004      	beq.n	800b626 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b61c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b61e:	6a1b      	ldr	r3, [r3, #32]
 800b620:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b622:	4313      	orrs	r3, r2
 800b624:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	4a9f      	ldr	r2, [pc, #636]	@ (800b8ac <UART_SetConfig+0x2fc>)
 800b62e:	4013      	ands	r3, r2
 800b630:	0019      	movs	r1, r3
 800b632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b634:	681a      	ldr	r2, [r3, #0]
 800b636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b638:	430b      	orrs	r3, r1
 800b63a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b642:	220f      	movs	r2, #15
 800b644:	4393      	bics	r3, r2
 800b646:	0018      	movs	r0, r3
 800b648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b64a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b64e:	681a      	ldr	r2, [r3, #0]
 800b650:	0003      	movs	r3, r0
 800b652:	430b      	orrs	r3, r1
 800b654:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	4a95      	ldr	r2, [pc, #596]	@ (800b8b0 <UART_SetConfig+0x300>)
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d131      	bne.n	800b6c4 <UART_SetConfig+0x114>
 800b660:	4b94      	ldr	r3, [pc, #592]	@ (800b8b4 <UART_SetConfig+0x304>)
 800b662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b664:	2203      	movs	r2, #3
 800b666:	4013      	ands	r3, r2
 800b668:	2b03      	cmp	r3, #3
 800b66a:	d01d      	beq.n	800b6a8 <UART_SetConfig+0xf8>
 800b66c:	d823      	bhi.n	800b6b6 <UART_SetConfig+0x106>
 800b66e:	2b02      	cmp	r3, #2
 800b670:	d00c      	beq.n	800b68c <UART_SetConfig+0xdc>
 800b672:	d820      	bhi.n	800b6b6 <UART_SetConfig+0x106>
 800b674:	2b00      	cmp	r3, #0
 800b676:	d002      	beq.n	800b67e <UART_SetConfig+0xce>
 800b678:	2b01      	cmp	r3, #1
 800b67a:	d00e      	beq.n	800b69a <UART_SetConfig+0xea>
 800b67c:	e01b      	b.n	800b6b6 <UART_SetConfig+0x106>
 800b67e:	231b      	movs	r3, #27
 800b680:	2220      	movs	r2, #32
 800b682:	189b      	adds	r3, r3, r2
 800b684:	19db      	adds	r3, r3, r7
 800b686:	2200      	movs	r2, #0
 800b688:	701a      	strb	r2, [r3, #0]
 800b68a:	e0b4      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b68c:	231b      	movs	r3, #27
 800b68e:	2220      	movs	r2, #32
 800b690:	189b      	adds	r3, r3, r2
 800b692:	19db      	adds	r3, r3, r7
 800b694:	2202      	movs	r2, #2
 800b696:	701a      	strb	r2, [r3, #0]
 800b698:	e0ad      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b69a:	231b      	movs	r3, #27
 800b69c:	2220      	movs	r2, #32
 800b69e:	189b      	adds	r3, r3, r2
 800b6a0:	19db      	adds	r3, r3, r7
 800b6a2:	2204      	movs	r2, #4
 800b6a4:	701a      	strb	r2, [r3, #0]
 800b6a6:	e0a6      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b6a8:	231b      	movs	r3, #27
 800b6aa:	2220      	movs	r2, #32
 800b6ac:	189b      	adds	r3, r3, r2
 800b6ae:	19db      	adds	r3, r3, r7
 800b6b0:	2208      	movs	r2, #8
 800b6b2:	701a      	strb	r2, [r3, #0]
 800b6b4:	e09f      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b6b6:	231b      	movs	r3, #27
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	189b      	adds	r3, r3, r2
 800b6bc:	19db      	adds	r3, r3, r7
 800b6be:	2210      	movs	r2, #16
 800b6c0:	701a      	strb	r2, [r3, #0]
 800b6c2:	e098      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4a7b      	ldr	r2, [pc, #492]	@ (800b8b8 <UART_SetConfig+0x308>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d131      	bne.n	800b732 <UART_SetConfig+0x182>
 800b6ce:	4b79      	ldr	r3, [pc, #484]	@ (800b8b4 <UART_SetConfig+0x304>)
 800b6d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6d2:	220c      	movs	r2, #12
 800b6d4:	4013      	ands	r3, r2
 800b6d6:	2b0c      	cmp	r3, #12
 800b6d8:	d01d      	beq.n	800b716 <UART_SetConfig+0x166>
 800b6da:	d823      	bhi.n	800b724 <UART_SetConfig+0x174>
 800b6dc:	2b08      	cmp	r3, #8
 800b6de:	d00c      	beq.n	800b6fa <UART_SetConfig+0x14a>
 800b6e0:	d820      	bhi.n	800b724 <UART_SetConfig+0x174>
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d002      	beq.n	800b6ec <UART_SetConfig+0x13c>
 800b6e6:	2b04      	cmp	r3, #4
 800b6e8:	d00e      	beq.n	800b708 <UART_SetConfig+0x158>
 800b6ea:	e01b      	b.n	800b724 <UART_SetConfig+0x174>
 800b6ec:	231b      	movs	r3, #27
 800b6ee:	2220      	movs	r2, #32
 800b6f0:	189b      	adds	r3, r3, r2
 800b6f2:	19db      	adds	r3, r3, r7
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	701a      	strb	r2, [r3, #0]
 800b6f8:	e07d      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b6fa:	231b      	movs	r3, #27
 800b6fc:	2220      	movs	r2, #32
 800b6fe:	189b      	adds	r3, r3, r2
 800b700:	19db      	adds	r3, r3, r7
 800b702:	2202      	movs	r2, #2
 800b704:	701a      	strb	r2, [r3, #0]
 800b706:	e076      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b708:	231b      	movs	r3, #27
 800b70a:	2220      	movs	r2, #32
 800b70c:	189b      	adds	r3, r3, r2
 800b70e:	19db      	adds	r3, r3, r7
 800b710:	2204      	movs	r2, #4
 800b712:	701a      	strb	r2, [r3, #0]
 800b714:	e06f      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b716:	231b      	movs	r3, #27
 800b718:	2220      	movs	r2, #32
 800b71a:	189b      	adds	r3, r3, r2
 800b71c:	19db      	adds	r3, r3, r7
 800b71e:	2208      	movs	r2, #8
 800b720:	701a      	strb	r2, [r3, #0]
 800b722:	e068      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b724:	231b      	movs	r3, #27
 800b726:	2220      	movs	r2, #32
 800b728:	189b      	adds	r3, r3, r2
 800b72a:	19db      	adds	r3, r3, r7
 800b72c:	2210      	movs	r2, #16
 800b72e:	701a      	strb	r2, [r3, #0]
 800b730:	e061      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4a61      	ldr	r2, [pc, #388]	@ (800b8bc <UART_SetConfig+0x30c>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d106      	bne.n	800b74a <UART_SetConfig+0x19a>
 800b73c:	231b      	movs	r3, #27
 800b73e:	2220      	movs	r2, #32
 800b740:	189b      	adds	r3, r3, r2
 800b742:	19db      	adds	r3, r3, r7
 800b744:	2200      	movs	r2, #0
 800b746:	701a      	strb	r2, [r3, #0]
 800b748:	e055      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	4a5c      	ldr	r2, [pc, #368]	@ (800b8c0 <UART_SetConfig+0x310>)
 800b750:	4293      	cmp	r3, r2
 800b752:	d106      	bne.n	800b762 <UART_SetConfig+0x1b2>
 800b754:	231b      	movs	r3, #27
 800b756:	2220      	movs	r2, #32
 800b758:	189b      	adds	r3, r3, r2
 800b75a:	19db      	adds	r3, r3, r7
 800b75c:	2200      	movs	r2, #0
 800b75e:	701a      	strb	r2, [r3, #0]
 800b760:	e049      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	4a50      	ldr	r2, [pc, #320]	@ (800b8a8 <UART_SetConfig+0x2f8>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d13e      	bne.n	800b7ea <UART_SetConfig+0x23a>
 800b76c:	4b51      	ldr	r3, [pc, #324]	@ (800b8b4 <UART_SetConfig+0x304>)
 800b76e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b770:	23c0      	movs	r3, #192	@ 0xc0
 800b772:	011b      	lsls	r3, r3, #4
 800b774:	4013      	ands	r3, r2
 800b776:	22c0      	movs	r2, #192	@ 0xc0
 800b778:	0112      	lsls	r2, r2, #4
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d027      	beq.n	800b7ce <UART_SetConfig+0x21e>
 800b77e:	22c0      	movs	r2, #192	@ 0xc0
 800b780:	0112      	lsls	r2, r2, #4
 800b782:	4293      	cmp	r3, r2
 800b784:	d82a      	bhi.n	800b7dc <UART_SetConfig+0x22c>
 800b786:	2280      	movs	r2, #128	@ 0x80
 800b788:	0112      	lsls	r2, r2, #4
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d011      	beq.n	800b7b2 <UART_SetConfig+0x202>
 800b78e:	2280      	movs	r2, #128	@ 0x80
 800b790:	0112      	lsls	r2, r2, #4
 800b792:	4293      	cmp	r3, r2
 800b794:	d822      	bhi.n	800b7dc <UART_SetConfig+0x22c>
 800b796:	2b00      	cmp	r3, #0
 800b798:	d004      	beq.n	800b7a4 <UART_SetConfig+0x1f4>
 800b79a:	2280      	movs	r2, #128	@ 0x80
 800b79c:	00d2      	lsls	r2, r2, #3
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d00e      	beq.n	800b7c0 <UART_SetConfig+0x210>
 800b7a2:	e01b      	b.n	800b7dc <UART_SetConfig+0x22c>
 800b7a4:	231b      	movs	r3, #27
 800b7a6:	2220      	movs	r2, #32
 800b7a8:	189b      	adds	r3, r3, r2
 800b7aa:	19db      	adds	r3, r3, r7
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	701a      	strb	r2, [r3, #0]
 800b7b0:	e021      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b7b2:	231b      	movs	r3, #27
 800b7b4:	2220      	movs	r2, #32
 800b7b6:	189b      	adds	r3, r3, r2
 800b7b8:	19db      	adds	r3, r3, r7
 800b7ba:	2202      	movs	r2, #2
 800b7bc:	701a      	strb	r2, [r3, #0]
 800b7be:	e01a      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b7c0:	231b      	movs	r3, #27
 800b7c2:	2220      	movs	r2, #32
 800b7c4:	189b      	adds	r3, r3, r2
 800b7c6:	19db      	adds	r3, r3, r7
 800b7c8:	2204      	movs	r2, #4
 800b7ca:	701a      	strb	r2, [r3, #0]
 800b7cc:	e013      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b7ce:	231b      	movs	r3, #27
 800b7d0:	2220      	movs	r2, #32
 800b7d2:	189b      	adds	r3, r3, r2
 800b7d4:	19db      	adds	r3, r3, r7
 800b7d6:	2208      	movs	r2, #8
 800b7d8:	701a      	strb	r2, [r3, #0]
 800b7da:	e00c      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b7dc:	231b      	movs	r3, #27
 800b7de:	2220      	movs	r2, #32
 800b7e0:	189b      	adds	r3, r3, r2
 800b7e2:	19db      	adds	r3, r3, r7
 800b7e4:	2210      	movs	r2, #16
 800b7e6:	701a      	strb	r2, [r3, #0]
 800b7e8:	e005      	b.n	800b7f6 <UART_SetConfig+0x246>
 800b7ea:	231b      	movs	r3, #27
 800b7ec:	2220      	movs	r2, #32
 800b7ee:	189b      	adds	r3, r3, r2
 800b7f0:	19db      	adds	r3, r3, r7
 800b7f2:	2210      	movs	r2, #16
 800b7f4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	4a2b      	ldr	r2, [pc, #172]	@ (800b8a8 <UART_SetConfig+0x2f8>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d000      	beq.n	800b802 <UART_SetConfig+0x252>
 800b800:	e0a9      	b.n	800b956 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b802:	231b      	movs	r3, #27
 800b804:	2220      	movs	r2, #32
 800b806:	189b      	adds	r3, r3, r2
 800b808:	19db      	adds	r3, r3, r7
 800b80a:	781b      	ldrb	r3, [r3, #0]
 800b80c:	2b08      	cmp	r3, #8
 800b80e:	d015      	beq.n	800b83c <UART_SetConfig+0x28c>
 800b810:	dc18      	bgt.n	800b844 <UART_SetConfig+0x294>
 800b812:	2b04      	cmp	r3, #4
 800b814:	d00d      	beq.n	800b832 <UART_SetConfig+0x282>
 800b816:	dc15      	bgt.n	800b844 <UART_SetConfig+0x294>
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d002      	beq.n	800b822 <UART_SetConfig+0x272>
 800b81c:	2b02      	cmp	r3, #2
 800b81e:	d005      	beq.n	800b82c <UART_SetConfig+0x27c>
 800b820:	e010      	b.n	800b844 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b822:	f7ff fbf5 	bl	800b010 <HAL_RCC_GetPCLK1Freq>
 800b826:	0003      	movs	r3, r0
 800b828:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b82a:	e014      	b.n	800b856 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b82c:	4b25      	ldr	r3, [pc, #148]	@ (800b8c4 <UART_SetConfig+0x314>)
 800b82e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b830:	e011      	b.n	800b856 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b832:	f7ff fb61 	bl	800aef8 <HAL_RCC_GetSysClockFreq>
 800b836:	0003      	movs	r3, r0
 800b838:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b83a:	e00c      	b.n	800b856 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b83c:	2380      	movs	r3, #128	@ 0x80
 800b83e:	021b      	lsls	r3, r3, #8
 800b840:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b842:	e008      	b.n	800b856 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800b844:	2300      	movs	r3, #0
 800b846:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800b848:	231a      	movs	r3, #26
 800b84a:	2220      	movs	r2, #32
 800b84c:	189b      	adds	r3, r3, r2
 800b84e:	19db      	adds	r3, r3, r7
 800b850:	2201      	movs	r2, #1
 800b852:	701a      	strb	r2, [r3, #0]
        break;
 800b854:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d100      	bne.n	800b85e <UART_SetConfig+0x2ae>
 800b85c:	e14b      	b.n	800baf6 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b860:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b862:	4b19      	ldr	r3, [pc, #100]	@ (800b8c8 <UART_SetConfig+0x318>)
 800b864:	0052      	lsls	r2, r2, #1
 800b866:	5ad3      	ldrh	r3, [r2, r3]
 800b868:	0019      	movs	r1, r3
 800b86a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b86c:	f7f4 fc54 	bl	8000118 <__udivsi3>
 800b870:	0003      	movs	r3, r0
 800b872:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b876:	685a      	ldr	r2, [r3, #4]
 800b878:	0013      	movs	r3, r2
 800b87a:	005b      	lsls	r3, r3, #1
 800b87c:	189b      	adds	r3, r3, r2
 800b87e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b880:	429a      	cmp	r2, r3
 800b882:	d305      	bcc.n	800b890 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b886:	685b      	ldr	r3, [r3, #4]
 800b888:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b88a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b88c:	429a      	cmp	r2, r3
 800b88e:	d91d      	bls.n	800b8cc <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800b890:	231a      	movs	r3, #26
 800b892:	2220      	movs	r2, #32
 800b894:	189b      	adds	r3, r3, r2
 800b896:	19db      	adds	r3, r3, r7
 800b898:	2201      	movs	r2, #1
 800b89a:	701a      	strb	r2, [r3, #0]
 800b89c:	e12b      	b.n	800baf6 <UART_SetConfig+0x546>
 800b89e:	46c0      	nop			@ (mov r8, r8)
 800b8a0:	cfff69f3 	.word	0xcfff69f3
 800b8a4:	ffffcfff 	.word	0xffffcfff
 800b8a8:	40008000 	.word	0x40008000
 800b8ac:	11fff4ff 	.word	0x11fff4ff
 800b8b0:	40013800 	.word	0x40013800
 800b8b4:	40021000 	.word	0x40021000
 800b8b8:	40004400 	.word	0x40004400
 800b8bc:	40004800 	.word	0x40004800
 800b8c0:	40004c00 	.word	0x40004c00
 800b8c4:	00f42400 	.word	0x00f42400
 800b8c8:	0800f250 	.word	0x0800f250
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b8cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ce:	61bb      	str	r3, [r7, #24]
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	61fb      	str	r3, [r7, #28]
 800b8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b8d8:	4b92      	ldr	r3, [pc, #584]	@ (800bb24 <UART_SetConfig+0x574>)
 800b8da:	0052      	lsls	r2, r2, #1
 800b8dc:	5ad3      	ldrh	r3, [r2, r3]
 800b8de:	613b      	str	r3, [r7, #16]
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	617b      	str	r3, [r7, #20]
 800b8e4:	693a      	ldr	r2, [r7, #16]
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	69b8      	ldr	r0, [r7, #24]
 800b8ea:	69f9      	ldr	r1, [r7, #28]
 800b8ec:	f7f4 fe02 	bl	80004f4 <__aeabi_uldivmod>
 800b8f0:	0002      	movs	r2, r0
 800b8f2:	000b      	movs	r3, r1
 800b8f4:	0e11      	lsrs	r1, r2, #24
 800b8f6:	021d      	lsls	r5, r3, #8
 800b8f8:	430d      	orrs	r5, r1
 800b8fa:	0214      	lsls	r4, r2, #8
 800b8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fe:	685b      	ldr	r3, [r3, #4]
 800b900:	085b      	lsrs	r3, r3, #1
 800b902:	60bb      	str	r3, [r7, #8]
 800b904:	2300      	movs	r3, #0
 800b906:	60fb      	str	r3, [r7, #12]
 800b908:	68b8      	ldr	r0, [r7, #8]
 800b90a:	68f9      	ldr	r1, [r7, #12]
 800b90c:	1900      	adds	r0, r0, r4
 800b90e:	4169      	adcs	r1, r5
 800b910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	603b      	str	r3, [r7, #0]
 800b916:	2300      	movs	r3, #0
 800b918:	607b      	str	r3, [r7, #4]
 800b91a:	683a      	ldr	r2, [r7, #0]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f7f4 fde9 	bl	80004f4 <__aeabi_uldivmod>
 800b922:	0002      	movs	r2, r0
 800b924:	000b      	movs	r3, r1
 800b926:	0013      	movs	r3, r2
 800b928:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b92a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b92c:	23c0      	movs	r3, #192	@ 0xc0
 800b92e:	009b      	lsls	r3, r3, #2
 800b930:	429a      	cmp	r2, r3
 800b932:	d309      	bcc.n	800b948 <UART_SetConfig+0x398>
 800b934:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b936:	2380      	movs	r3, #128	@ 0x80
 800b938:	035b      	lsls	r3, r3, #13
 800b93a:	429a      	cmp	r2, r3
 800b93c:	d204      	bcs.n	800b948 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800b93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b944:	60da      	str	r2, [r3, #12]
 800b946:	e0d6      	b.n	800baf6 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800b948:	231a      	movs	r3, #26
 800b94a:	2220      	movs	r2, #32
 800b94c:	189b      	adds	r3, r3, r2
 800b94e:	19db      	adds	r3, r3, r7
 800b950:	2201      	movs	r2, #1
 800b952:	701a      	strb	r2, [r3, #0]
 800b954:	e0cf      	b.n	800baf6 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b958:	69da      	ldr	r2, [r3, #28]
 800b95a:	2380      	movs	r3, #128	@ 0x80
 800b95c:	021b      	lsls	r3, r3, #8
 800b95e:	429a      	cmp	r2, r3
 800b960:	d000      	beq.n	800b964 <UART_SetConfig+0x3b4>
 800b962:	e070      	b.n	800ba46 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 800b964:	231b      	movs	r3, #27
 800b966:	2220      	movs	r2, #32
 800b968:	189b      	adds	r3, r3, r2
 800b96a:	19db      	adds	r3, r3, r7
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	2b08      	cmp	r3, #8
 800b970:	d015      	beq.n	800b99e <UART_SetConfig+0x3ee>
 800b972:	dc18      	bgt.n	800b9a6 <UART_SetConfig+0x3f6>
 800b974:	2b04      	cmp	r3, #4
 800b976:	d00d      	beq.n	800b994 <UART_SetConfig+0x3e4>
 800b978:	dc15      	bgt.n	800b9a6 <UART_SetConfig+0x3f6>
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d002      	beq.n	800b984 <UART_SetConfig+0x3d4>
 800b97e:	2b02      	cmp	r3, #2
 800b980:	d005      	beq.n	800b98e <UART_SetConfig+0x3de>
 800b982:	e010      	b.n	800b9a6 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b984:	f7ff fb44 	bl	800b010 <HAL_RCC_GetPCLK1Freq>
 800b988:	0003      	movs	r3, r0
 800b98a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b98c:	e014      	b.n	800b9b8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b98e:	4b66      	ldr	r3, [pc, #408]	@ (800bb28 <UART_SetConfig+0x578>)
 800b990:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b992:	e011      	b.n	800b9b8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b994:	f7ff fab0 	bl	800aef8 <HAL_RCC_GetSysClockFreq>
 800b998:	0003      	movs	r3, r0
 800b99a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b99c:	e00c      	b.n	800b9b8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b99e:	2380      	movs	r3, #128	@ 0x80
 800b9a0:	021b      	lsls	r3, r3, #8
 800b9a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b9a4:	e008      	b.n	800b9b8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800b9aa:	231a      	movs	r3, #26
 800b9ac:	2220      	movs	r2, #32
 800b9ae:	189b      	adds	r3, r3, r2
 800b9b0:	19db      	adds	r3, r3, r7
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	701a      	strb	r2, [r3, #0]
        break;
 800b9b6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b9b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d100      	bne.n	800b9c0 <UART_SetConfig+0x410>
 800b9be:	e09a      	b.n	800baf6 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b9c4:	4b57      	ldr	r3, [pc, #348]	@ (800bb24 <UART_SetConfig+0x574>)
 800b9c6:	0052      	lsls	r2, r2, #1
 800b9c8:	5ad3      	ldrh	r3, [r2, r3]
 800b9ca:	0019      	movs	r1, r3
 800b9cc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b9ce:	f7f4 fba3 	bl	8000118 <__udivsi3>
 800b9d2:	0003      	movs	r3, r0
 800b9d4:	005a      	lsls	r2, r3, #1
 800b9d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d8:	685b      	ldr	r3, [r3, #4]
 800b9da:	085b      	lsrs	r3, r3, #1
 800b9dc:	18d2      	adds	r2, r2, r3
 800b9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e0:	685b      	ldr	r3, [r3, #4]
 800b9e2:	0019      	movs	r1, r3
 800b9e4:	0010      	movs	r0, r2
 800b9e6:	f7f4 fb97 	bl	8000118 <__udivsi3>
 800b9ea:	0003      	movs	r3, r0
 800b9ec:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f0:	2b0f      	cmp	r3, #15
 800b9f2:	d921      	bls.n	800ba38 <UART_SetConfig+0x488>
 800b9f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9f6:	2380      	movs	r3, #128	@ 0x80
 800b9f8:	025b      	lsls	r3, r3, #9
 800b9fa:	429a      	cmp	r2, r3
 800b9fc:	d21c      	bcs.n	800ba38 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b9fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba00:	b29a      	uxth	r2, r3
 800ba02:	200e      	movs	r0, #14
 800ba04:	2420      	movs	r4, #32
 800ba06:	1903      	adds	r3, r0, r4
 800ba08:	19db      	adds	r3, r3, r7
 800ba0a:	210f      	movs	r1, #15
 800ba0c:	438a      	bics	r2, r1
 800ba0e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ba10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba12:	085b      	lsrs	r3, r3, #1
 800ba14:	b29b      	uxth	r3, r3
 800ba16:	2207      	movs	r2, #7
 800ba18:	4013      	ands	r3, r2
 800ba1a:	b299      	uxth	r1, r3
 800ba1c:	1903      	adds	r3, r0, r4
 800ba1e:	19db      	adds	r3, r3, r7
 800ba20:	1902      	adds	r2, r0, r4
 800ba22:	19d2      	adds	r2, r2, r7
 800ba24:	8812      	ldrh	r2, [r2, #0]
 800ba26:	430a      	orrs	r2, r1
 800ba28:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800ba2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	1902      	adds	r2, r0, r4
 800ba30:	19d2      	adds	r2, r2, r7
 800ba32:	8812      	ldrh	r2, [r2, #0]
 800ba34:	60da      	str	r2, [r3, #12]
 800ba36:	e05e      	b.n	800baf6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800ba38:	231a      	movs	r3, #26
 800ba3a:	2220      	movs	r2, #32
 800ba3c:	189b      	adds	r3, r3, r2
 800ba3e:	19db      	adds	r3, r3, r7
 800ba40:	2201      	movs	r2, #1
 800ba42:	701a      	strb	r2, [r3, #0]
 800ba44:	e057      	b.n	800baf6 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ba46:	231b      	movs	r3, #27
 800ba48:	2220      	movs	r2, #32
 800ba4a:	189b      	adds	r3, r3, r2
 800ba4c:	19db      	adds	r3, r3, r7
 800ba4e:	781b      	ldrb	r3, [r3, #0]
 800ba50:	2b08      	cmp	r3, #8
 800ba52:	d015      	beq.n	800ba80 <UART_SetConfig+0x4d0>
 800ba54:	dc18      	bgt.n	800ba88 <UART_SetConfig+0x4d8>
 800ba56:	2b04      	cmp	r3, #4
 800ba58:	d00d      	beq.n	800ba76 <UART_SetConfig+0x4c6>
 800ba5a:	dc15      	bgt.n	800ba88 <UART_SetConfig+0x4d8>
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d002      	beq.n	800ba66 <UART_SetConfig+0x4b6>
 800ba60:	2b02      	cmp	r3, #2
 800ba62:	d005      	beq.n	800ba70 <UART_SetConfig+0x4c0>
 800ba64:	e010      	b.n	800ba88 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba66:	f7ff fad3 	bl	800b010 <HAL_RCC_GetPCLK1Freq>
 800ba6a:	0003      	movs	r3, r0
 800ba6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba6e:	e014      	b.n	800ba9a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba70:	4b2d      	ldr	r3, [pc, #180]	@ (800bb28 <UART_SetConfig+0x578>)
 800ba72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba74:	e011      	b.n	800ba9a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba76:	f7ff fa3f 	bl	800aef8 <HAL_RCC_GetSysClockFreq>
 800ba7a:	0003      	movs	r3, r0
 800ba7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba7e:	e00c      	b.n	800ba9a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba80:	2380      	movs	r3, #128	@ 0x80
 800ba82:	021b      	lsls	r3, r3, #8
 800ba84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba86:	e008      	b.n	800ba9a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800ba8c:	231a      	movs	r3, #26
 800ba8e:	2220      	movs	r2, #32
 800ba90:	189b      	adds	r3, r3, r2
 800ba92:	19db      	adds	r3, r3, r7
 800ba94:	2201      	movs	r2, #1
 800ba96:	701a      	strb	r2, [r3, #0]
        break;
 800ba98:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800ba9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d02a      	beq.n	800baf6 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800baa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800baa4:	4b1f      	ldr	r3, [pc, #124]	@ (800bb24 <UART_SetConfig+0x574>)
 800baa6:	0052      	lsls	r2, r2, #1
 800baa8:	5ad3      	ldrh	r3, [r2, r3]
 800baaa:	0019      	movs	r1, r3
 800baac:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800baae:	f7f4 fb33 	bl	8000118 <__udivsi3>
 800bab2:	0003      	movs	r3, r0
 800bab4:	001a      	movs	r2, r3
 800bab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab8:	685b      	ldr	r3, [r3, #4]
 800baba:	085b      	lsrs	r3, r3, #1
 800babc:	18d2      	adds	r2, r2, r3
 800babe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac0:	685b      	ldr	r3, [r3, #4]
 800bac2:	0019      	movs	r1, r3
 800bac4:	0010      	movs	r0, r2
 800bac6:	f7f4 fb27 	bl	8000118 <__udivsi3>
 800baca:	0003      	movs	r3, r0
 800bacc:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad0:	2b0f      	cmp	r3, #15
 800bad2:	d90a      	bls.n	800baea <UART_SetConfig+0x53a>
 800bad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bad6:	2380      	movs	r3, #128	@ 0x80
 800bad8:	025b      	lsls	r3, r3, #9
 800bada:	429a      	cmp	r2, r3
 800badc:	d205      	bcs.n	800baea <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae0:	b29a      	uxth	r2, r3
 800bae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	60da      	str	r2, [r3, #12]
 800bae8:	e005      	b.n	800baf6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800baea:	231a      	movs	r3, #26
 800baec:	2220      	movs	r2, #32
 800baee:	189b      	adds	r3, r3, r2
 800baf0:	19db      	adds	r3, r3, r7
 800baf2:	2201      	movs	r2, #1
 800baf4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800baf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf8:	226a      	movs	r2, #106	@ 0x6a
 800bafa:	2101      	movs	r1, #1
 800bafc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800bafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb00:	2268      	movs	r2, #104	@ 0x68
 800bb02:	2101      	movs	r1, #1
 800bb04:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb08:	2200      	movs	r2, #0
 800bb0a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb0e:	2200      	movs	r2, #0
 800bb10:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bb12:	231a      	movs	r3, #26
 800bb14:	2220      	movs	r2, #32
 800bb16:	189b      	adds	r3, r3, r2
 800bb18:	19db      	adds	r3, r3, r7
 800bb1a:	781b      	ldrb	r3, [r3, #0]
}
 800bb1c:	0018      	movs	r0, r3
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	b010      	add	sp, #64	@ 0x40
 800bb22:	bdb0      	pop	{r4, r5, r7, pc}
 800bb24:	0800f250 	.word	0x0800f250
 800bb28:	00f42400 	.word	0x00f42400

0800bb2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b082      	sub	sp, #8
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb38:	2208      	movs	r2, #8
 800bb3a:	4013      	ands	r3, r2
 800bb3c:	d00b      	beq.n	800bb56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	685b      	ldr	r3, [r3, #4]
 800bb44:	4a4a      	ldr	r2, [pc, #296]	@ (800bc70 <UART_AdvFeatureConfig+0x144>)
 800bb46:	4013      	ands	r3, r2
 800bb48:	0019      	movs	r1, r3
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	430a      	orrs	r2, r1
 800bb54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	4013      	ands	r3, r2
 800bb5e:	d00b      	beq.n	800bb78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	4a43      	ldr	r2, [pc, #268]	@ (800bc74 <UART_AdvFeatureConfig+0x148>)
 800bb68:	4013      	ands	r3, r2
 800bb6a:	0019      	movs	r1, r3
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	430a      	orrs	r2, r1
 800bb76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb7c:	2202      	movs	r2, #2
 800bb7e:	4013      	ands	r3, r2
 800bb80:	d00b      	beq.n	800bb9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	4a3b      	ldr	r2, [pc, #236]	@ (800bc78 <UART_AdvFeatureConfig+0x14c>)
 800bb8a:	4013      	ands	r3, r2
 800bb8c:	0019      	movs	r1, r3
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	430a      	orrs	r2, r1
 800bb98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb9e:	2204      	movs	r2, #4
 800bba0:	4013      	ands	r3, r2
 800bba2:	d00b      	beq.n	800bbbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	4a34      	ldr	r2, [pc, #208]	@ (800bc7c <UART_AdvFeatureConfig+0x150>)
 800bbac:	4013      	ands	r3, r2
 800bbae:	0019      	movs	r1, r3
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	430a      	orrs	r2, r1
 800bbba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc0:	2210      	movs	r2, #16
 800bbc2:	4013      	ands	r3, r2
 800bbc4:	d00b      	beq.n	800bbde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	689b      	ldr	r3, [r3, #8]
 800bbcc:	4a2c      	ldr	r2, [pc, #176]	@ (800bc80 <UART_AdvFeatureConfig+0x154>)
 800bbce:	4013      	ands	r3, r2
 800bbd0:	0019      	movs	r1, r3
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	430a      	orrs	r2, r1
 800bbdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbe2:	2220      	movs	r2, #32
 800bbe4:	4013      	ands	r3, r2
 800bbe6:	d00b      	beq.n	800bc00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	689b      	ldr	r3, [r3, #8]
 800bbee:	4a25      	ldr	r2, [pc, #148]	@ (800bc84 <UART_AdvFeatureConfig+0x158>)
 800bbf0:	4013      	ands	r3, r2
 800bbf2:	0019      	movs	r1, r3
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	430a      	orrs	r2, r1
 800bbfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc04:	2240      	movs	r2, #64	@ 0x40
 800bc06:	4013      	ands	r3, r2
 800bc08:	d01d      	beq.n	800bc46 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	685b      	ldr	r3, [r3, #4]
 800bc10:	4a1d      	ldr	r2, [pc, #116]	@ (800bc88 <UART_AdvFeatureConfig+0x15c>)
 800bc12:	4013      	ands	r3, r2
 800bc14:	0019      	movs	r1, r3
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	430a      	orrs	r2, r1
 800bc20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc26:	2380      	movs	r3, #128	@ 0x80
 800bc28:	035b      	lsls	r3, r3, #13
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	d10b      	bne.n	800bc46 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	4a15      	ldr	r2, [pc, #84]	@ (800bc8c <UART_AdvFeatureConfig+0x160>)
 800bc36:	4013      	ands	r3, r2
 800bc38:	0019      	movs	r1, r3
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	430a      	orrs	r2, r1
 800bc44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc4a:	2280      	movs	r2, #128	@ 0x80
 800bc4c:	4013      	ands	r3, r2
 800bc4e:	d00b      	beq.n	800bc68 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	4a0e      	ldr	r2, [pc, #56]	@ (800bc90 <UART_AdvFeatureConfig+0x164>)
 800bc58:	4013      	ands	r3, r2
 800bc5a:	0019      	movs	r1, r3
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	430a      	orrs	r2, r1
 800bc66:	605a      	str	r2, [r3, #4]
  }
}
 800bc68:	46c0      	nop			@ (mov r8, r8)
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	b002      	add	sp, #8
 800bc6e:	bd80      	pop	{r7, pc}
 800bc70:	ffff7fff 	.word	0xffff7fff
 800bc74:	fffdffff 	.word	0xfffdffff
 800bc78:	fffeffff 	.word	0xfffeffff
 800bc7c:	fffbffff 	.word	0xfffbffff
 800bc80:	ffffefff 	.word	0xffffefff
 800bc84:	ffffdfff 	.word	0xffffdfff
 800bc88:	ffefffff 	.word	0xffefffff
 800bc8c:	ff9fffff 	.word	0xff9fffff
 800bc90:	fff7ffff 	.word	0xfff7ffff

0800bc94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b092      	sub	sp, #72	@ 0x48
 800bc98:	af02      	add	r7, sp, #8
 800bc9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2290      	movs	r2, #144	@ 0x90
 800bca0:	2100      	movs	r1, #0
 800bca2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bca4:	f7fc fad6 	bl	8008254 <HAL_GetTick>
 800bca8:	0003      	movs	r3, r0
 800bcaa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	2208      	movs	r2, #8
 800bcb4:	4013      	ands	r3, r2
 800bcb6:	2b08      	cmp	r3, #8
 800bcb8:	d12d      	bne.n	800bd16 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bcba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcbc:	2280      	movs	r2, #128	@ 0x80
 800bcbe:	0391      	lsls	r1, r2, #14
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	4a47      	ldr	r2, [pc, #284]	@ (800bde0 <UART_CheckIdleState+0x14c>)
 800bcc4:	9200      	str	r2, [sp, #0]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	f000 f88e 	bl	800bde8 <UART_WaitOnFlagUntilTimeout>
 800bccc:	1e03      	subs	r3, r0, #0
 800bcce:	d022      	beq.n	800bd16 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bcd0:	f3ef 8310 	mrs	r3, PRIMASK
 800bcd4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800bcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bcd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bcda:	2301      	movs	r3, #1
 800bcdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bcde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce0:	f383 8810 	msr	PRIMASK, r3
}
 800bce4:	46c0      	nop			@ (mov r8, r8)
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	2180      	movs	r1, #128	@ 0x80
 800bcf2:	438a      	bics	r2, r1
 800bcf4:	601a      	str	r2, [r3, #0]
 800bcf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bcfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcfc:	f383 8810 	msr	PRIMASK, r3
}
 800bd00:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2288      	movs	r2, #136	@ 0x88
 800bd06:	2120      	movs	r1, #32
 800bd08:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2284      	movs	r2, #132	@ 0x84
 800bd0e:	2100      	movs	r1, #0
 800bd10:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd12:	2303      	movs	r3, #3
 800bd14:	e060      	b.n	800bdd8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	2204      	movs	r2, #4
 800bd1e:	4013      	ands	r3, r2
 800bd20:	2b04      	cmp	r3, #4
 800bd22:	d146      	bne.n	800bdb2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd26:	2280      	movs	r2, #128	@ 0x80
 800bd28:	03d1      	lsls	r1, r2, #15
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	4a2c      	ldr	r2, [pc, #176]	@ (800bde0 <UART_CheckIdleState+0x14c>)
 800bd2e:	9200      	str	r2, [sp, #0]
 800bd30:	2200      	movs	r2, #0
 800bd32:	f000 f859 	bl	800bde8 <UART_WaitOnFlagUntilTimeout>
 800bd36:	1e03      	subs	r3, r0, #0
 800bd38:	d03b      	beq.n	800bdb2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd3a:	f3ef 8310 	mrs	r3, PRIMASK
 800bd3e:	60fb      	str	r3, [r7, #12]
  return(result);
 800bd40:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd42:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd44:	2301      	movs	r3, #1
 800bd46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	f383 8810 	msr	PRIMASK, r3
}
 800bd4e:	46c0      	nop			@ (mov r8, r8)
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	681a      	ldr	r2, [r3, #0]
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4922      	ldr	r1, [pc, #136]	@ (800bde4 <UART_CheckIdleState+0x150>)
 800bd5c:	400a      	ands	r2, r1
 800bd5e:	601a      	str	r2, [r3, #0]
 800bd60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	f383 8810 	msr	PRIMASK, r3
}
 800bd6a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd6c:	f3ef 8310 	mrs	r3, PRIMASK
 800bd70:	61bb      	str	r3, [r7, #24]
  return(result);
 800bd72:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd74:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd76:	2301      	movs	r3, #1
 800bd78:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd7a:	69fb      	ldr	r3, [r7, #28]
 800bd7c:	f383 8810 	msr	PRIMASK, r3
}
 800bd80:	46c0      	nop			@ (mov r8, r8)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	689a      	ldr	r2, [r3, #8]
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	2101      	movs	r1, #1
 800bd8e:	438a      	bics	r2, r1
 800bd90:	609a      	str	r2, [r3, #8]
 800bd92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd94:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd96:	6a3b      	ldr	r3, [r7, #32]
 800bd98:	f383 8810 	msr	PRIMASK, r3
}
 800bd9c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	228c      	movs	r2, #140	@ 0x8c
 800bda2:	2120      	movs	r1, #32
 800bda4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2284      	movs	r2, #132	@ 0x84
 800bdaa:	2100      	movs	r1, #0
 800bdac:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bdae:	2303      	movs	r3, #3
 800bdb0:	e012      	b.n	800bdd8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2288      	movs	r2, #136	@ 0x88
 800bdb6:	2120      	movs	r1, #32
 800bdb8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	228c      	movs	r2, #140	@ 0x8c
 800bdbe:	2120      	movs	r1, #32
 800bdc0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2284      	movs	r2, #132	@ 0x84
 800bdd2:	2100      	movs	r1, #0
 800bdd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bdd6:	2300      	movs	r3, #0
}
 800bdd8:	0018      	movs	r0, r3
 800bdda:	46bd      	mov	sp, r7
 800bddc:	b010      	add	sp, #64	@ 0x40
 800bdde:	bd80      	pop	{r7, pc}
 800bde0:	01ffffff 	.word	0x01ffffff
 800bde4:	fffffedf 	.word	0xfffffedf

0800bde8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b084      	sub	sp, #16
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	60f8      	str	r0, [r7, #12]
 800bdf0:	60b9      	str	r1, [r7, #8]
 800bdf2:	603b      	str	r3, [r7, #0]
 800bdf4:	1dfb      	adds	r3, r7, #7
 800bdf6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bdf8:	e051      	b.n	800be9e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdfa:	69bb      	ldr	r3, [r7, #24]
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	d04e      	beq.n	800be9e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be00:	f7fc fa28 	bl	8008254 <HAL_GetTick>
 800be04:	0002      	movs	r2, r0
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	1ad3      	subs	r3, r2, r3
 800be0a:	69ba      	ldr	r2, [r7, #24]
 800be0c:	429a      	cmp	r2, r3
 800be0e:	d302      	bcc.n	800be16 <UART_WaitOnFlagUntilTimeout+0x2e>
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d101      	bne.n	800be1a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800be16:	2303      	movs	r3, #3
 800be18:	e051      	b.n	800bebe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	2204      	movs	r2, #4
 800be22:	4013      	ands	r3, r2
 800be24:	d03b      	beq.n	800be9e <UART_WaitOnFlagUntilTimeout+0xb6>
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	2b80      	cmp	r3, #128	@ 0x80
 800be2a:	d038      	beq.n	800be9e <UART_WaitOnFlagUntilTimeout+0xb6>
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	2b40      	cmp	r3, #64	@ 0x40
 800be30:	d035      	beq.n	800be9e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	69db      	ldr	r3, [r3, #28]
 800be38:	2208      	movs	r2, #8
 800be3a:	4013      	ands	r3, r2
 800be3c:	2b08      	cmp	r3, #8
 800be3e:	d111      	bne.n	800be64 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	2208      	movs	r2, #8
 800be46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	0018      	movs	r0, r3
 800be4c:	f000 f83c 	bl	800bec8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2290      	movs	r2, #144	@ 0x90
 800be54:	2108      	movs	r1, #8
 800be56:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2284      	movs	r2, #132	@ 0x84
 800be5c:	2100      	movs	r1, #0
 800be5e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800be60:	2301      	movs	r3, #1
 800be62:	e02c      	b.n	800bebe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	69da      	ldr	r2, [r3, #28]
 800be6a:	2380      	movs	r3, #128	@ 0x80
 800be6c:	011b      	lsls	r3, r3, #4
 800be6e:	401a      	ands	r2, r3
 800be70:	2380      	movs	r3, #128	@ 0x80
 800be72:	011b      	lsls	r3, r3, #4
 800be74:	429a      	cmp	r2, r3
 800be76:	d112      	bne.n	800be9e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	2280      	movs	r2, #128	@ 0x80
 800be7e:	0112      	lsls	r2, r2, #4
 800be80:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	0018      	movs	r0, r3
 800be86:	f000 f81f 	bl	800bec8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	2290      	movs	r2, #144	@ 0x90
 800be8e:	2120      	movs	r1, #32
 800be90:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	2284      	movs	r2, #132	@ 0x84
 800be96:	2100      	movs	r1, #0
 800be98:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800be9a:	2303      	movs	r3, #3
 800be9c:	e00f      	b.n	800bebe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	69db      	ldr	r3, [r3, #28]
 800bea4:	68ba      	ldr	r2, [r7, #8]
 800bea6:	4013      	ands	r3, r2
 800bea8:	68ba      	ldr	r2, [r7, #8]
 800beaa:	1ad3      	subs	r3, r2, r3
 800beac:	425a      	negs	r2, r3
 800beae:	4153      	adcs	r3, r2
 800beb0:	b2db      	uxtb	r3, r3
 800beb2:	001a      	movs	r2, r3
 800beb4:	1dfb      	adds	r3, r7, #7
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	429a      	cmp	r2, r3
 800beba:	d09e      	beq.n	800bdfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bebc:	2300      	movs	r3, #0
}
 800bebe:	0018      	movs	r0, r3
 800bec0:	46bd      	mov	sp, r7
 800bec2:	b004      	add	sp, #16
 800bec4:	bd80      	pop	{r7, pc}
	...

0800bec8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b08e      	sub	sp, #56	@ 0x38
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bed0:	f3ef 8310 	mrs	r3, PRIMASK
 800bed4:	617b      	str	r3, [r7, #20]
  return(result);
 800bed6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bed8:	637b      	str	r3, [r7, #52]	@ 0x34
 800beda:	2301      	movs	r3, #1
 800bedc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bede:	69bb      	ldr	r3, [r7, #24]
 800bee0:	f383 8810 	msr	PRIMASK, r3
}
 800bee4:	46c0      	nop			@ (mov r8, r8)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	4926      	ldr	r1, [pc, #152]	@ (800bf8c <UART_EndRxTransfer+0xc4>)
 800bef2:	400a      	ands	r2, r1
 800bef4:	601a      	str	r2, [r3, #0]
 800bef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bef8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800befa:	69fb      	ldr	r3, [r7, #28]
 800befc:	f383 8810 	msr	PRIMASK, r3
}
 800bf00:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bf02:	f3ef 8310 	mrs	r3, PRIMASK
 800bf06:	623b      	str	r3, [r7, #32]
  return(result);
 800bf08:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bf0a:	633b      	str	r3, [r7, #48]	@ 0x30
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf12:	f383 8810 	msr	PRIMASK, r3
}
 800bf16:	46c0      	nop			@ (mov r8, r8)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	689a      	ldr	r2, [r3, #8]
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	491b      	ldr	r1, [pc, #108]	@ (800bf90 <UART_EndRxTransfer+0xc8>)
 800bf24:	400a      	ands	r2, r1
 800bf26:	609a      	str	r2, [r3, #8]
 800bf28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf2e:	f383 8810 	msr	PRIMASK, r3
}
 800bf32:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d118      	bne.n	800bf6e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bf3c:	f3ef 8310 	mrs	r3, PRIMASK
 800bf40:	60bb      	str	r3, [r7, #8]
  return(result);
 800bf42:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf46:	2301      	movs	r3, #1
 800bf48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f383 8810 	msr	PRIMASK, r3
}
 800bf50:	46c0      	nop			@ (mov r8, r8)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	681a      	ldr	r2, [r3, #0]
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2110      	movs	r1, #16
 800bf5e:	438a      	bics	r2, r1
 800bf60:	601a      	str	r2, [r3, #0]
 800bf62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	f383 8810 	msr	PRIMASK, r3
}
 800bf6c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	228c      	movs	r2, #140	@ 0x8c
 800bf72:	2120      	movs	r1, #32
 800bf74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bf82:	46c0      	nop			@ (mov r8, r8)
 800bf84:	46bd      	mov	sp, r7
 800bf86:	b00e      	add	sp, #56	@ 0x38
 800bf88:	bd80      	pop	{r7, pc}
 800bf8a:	46c0      	nop			@ (mov r8, r8)
 800bf8c:	fffffedf 	.word	0xfffffedf
 800bf90:	effffffe 	.word	0xeffffffe

0800bf94 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b084      	sub	sp, #16
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2284      	movs	r2, #132	@ 0x84
 800bfa0:	5c9b      	ldrb	r3, [r3, r2]
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d101      	bne.n	800bfaa <HAL_UARTEx_DisableFifoMode+0x16>
 800bfa6:	2302      	movs	r3, #2
 800bfa8:	e027      	b.n	800bffa <HAL_UARTEx_DisableFifoMode+0x66>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2284      	movs	r2, #132	@ 0x84
 800bfae:	2101      	movs	r1, #1
 800bfb0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2288      	movs	r2, #136	@ 0x88
 800bfb6:	2124      	movs	r1, #36	@ 0x24
 800bfb8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	681a      	ldr	r2, [r3, #0]
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	2101      	movs	r1, #1
 800bfce:	438a      	bics	r2, r1
 800bfd0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	4a0b      	ldr	r2, [pc, #44]	@ (800c004 <HAL_UARTEx_DisableFifoMode+0x70>)
 800bfd6:	4013      	ands	r3, r2
 800bfd8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	68fa      	ldr	r2, [r7, #12]
 800bfe6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2288      	movs	r2, #136	@ 0x88
 800bfec:	2120      	movs	r1, #32
 800bfee:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2284      	movs	r2, #132	@ 0x84
 800bff4:	2100      	movs	r1, #0
 800bff6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bff8:	2300      	movs	r3, #0
}
 800bffa:	0018      	movs	r0, r3
 800bffc:	46bd      	mov	sp, r7
 800bffe:	b004      	add	sp, #16
 800c000:	bd80      	pop	{r7, pc}
 800c002:	46c0      	nop			@ (mov r8, r8)
 800c004:	dfffffff 	.word	0xdfffffff

0800c008 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b084      	sub	sp, #16
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
 800c010:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	2284      	movs	r2, #132	@ 0x84
 800c016:	5c9b      	ldrb	r3, [r3, r2]
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d101      	bne.n	800c020 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c01c:	2302      	movs	r3, #2
 800c01e:	e02e      	b.n	800c07e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2284      	movs	r2, #132	@ 0x84
 800c024:	2101      	movs	r1, #1
 800c026:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2288      	movs	r2, #136	@ 0x88
 800c02c:	2124      	movs	r1, #36	@ 0x24
 800c02e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	2101      	movs	r1, #1
 800c044:	438a      	bics	r2, r1
 800c046:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	00db      	lsls	r3, r3, #3
 800c050:	08d9      	lsrs	r1, r3, #3
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	683a      	ldr	r2, [r7, #0]
 800c058:	430a      	orrs	r2, r1
 800c05a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	0018      	movs	r0, r3
 800c060:	f000 f854 	bl	800c10c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2288      	movs	r2, #136	@ 0x88
 800c070:	2120      	movs	r1, #32
 800c072:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2284      	movs	r2, #132	@ 0x84
 800c078:	2100      	movs	r1, #0
 800c07a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c07c:	2300      	movs	r3, #0
}
 800c07e:	0018      	movs	r0, r3
 800c080:	46bd      	mov	sp, r7
 800c082:	b004      	add	sp, #16
 800c084:	bd80      	pop	{r7, pc}
	...

0800c088 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b084      	sub	sp, #16
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2284      	movs	r2, #132	@ 0x84
 800c096:	5c9b      	ldrb	r3, [r3, r2]
 800c098:	2b01      	cmp	r3, #1
 800c09a:	d101      	bne.n	800c0a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c09c:	2302      	movs	r3, #2
 800c09e:	e02f      	b.n	800c100 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2284      	movs	r2, #132	@ 0x84
 800c0a4:	2101      	movs	r1, #1
 800c0a6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2288      	movs	r2, #136	@ 0x88
 800c0ac:	2124      	movs	r1, #36	@ 0x24
 800c0ae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	681a      	ldr	r2, [r3, #0]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	2101      	movs	r1, #1
 800c0c4:	438a      	bics	r2, r1
 800c0c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	689b      	ldr	r3, [r3, #8]
 800c0ce:	4a0e      	ldr	r2, [pc, #56]	@ (800c108 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800c0d0:	4013      	ands	r3, r2
 800c0d2:	0019      	movs	r1, r3
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	683a      	ldr	r2, [r7, #0]
 800c0da:	430a      	orrs	r2, r1
 800c0dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	0018      	movs	r0, r3
 800c0e2:	f000 f813 	bl	800c10c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	68fa      	ldr	r2, [r7, #12]
 800c0ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2288      	movs	r2, #136	@ 0x88
 800c0f2:	2120      	movs	r1, #32
 800c0f4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2284      	movs	r2, #132	@ 0x84
 800c0fa:	2100      	movs	r1, #0
 800c0fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c0fe:	2300      	movs	r3, #0
}
 800c100:	0018      	movs	r0, r3
 800c102:	46bd      	mov	sp, r7
 800c104:	b004      	add	sp, #16
 800c106:	bd80      	pop	{r7, pc}
 800c108:	f1ffffff 	.word	0xf1ffffff

0800c10c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c10c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c10e:	b085      	sub	sp, #20
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d108      	bne.n	800c12e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	226a      	movs	r2, #106	@ 0x6a
 800c120:	2101      	movs	r1, #1
 800c122:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2268      	movs	r2, #104	@ 0x68
 800c128:	2101      	movs	r1, #1
 800c12a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c12c:	e043      	b.n	800c1b6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c12e:	260f      	movs	r6, #15
 800c130:	19bb      	adds	r3, r7, r6
 800c132:	2208      	movs	r2, #8
 800c134:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c136:	200e      	movs	r0, #14
 800c138:	183b      	adds	r3, r7, r0
 800c13a:	2208      	movs	r2, #8
 800c13c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	689b      	ldr	r3, [r3, #8]
 800c144:	0e5b      	lsrs	r3, r3, #25
 800c146:	b2da      	uxtb	r2, r3
 800c148:	240d      	movs	r4, #13
 800c14a:	193b      	adds	r3, r7, r4
 800c14c:	2107      	movs	r1, #7
 800c14e:	400a      	ands	r2, r1
 800c150:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	0f5b      	lsrs	r3, r3, #29
 800c15a:	b2da      	uxtb	r2, r3
 800c15c:	250c      	movs	r5, #12
 800c15e:	197b      	adds	r3, r7, r5
 800c160:	2107      	movs	r1, #7
 800c162:	400a      	ands	r2, r1
 800c164:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c166:	183b      	adds	r3, r7, r0
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	197a      	adds	r2, r7, r5
 800c16c:	7812      	ldrb	r2, [r2, #0]
 800c16e:	4914      	ldr	r1, [pc, #80]	@ (800c1c0 <UARTEx_SetNbDataToProcess+0xb4>)
 800c170:	5c8a      	ldrb	r2, [r1, r2]
 800c172:	435a      	muls	r2, r3
 800c174:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800c176:	197b      	adds	r3, r7, r5
 800c178:	781b      	ldrb	r3, [r3, #0]
 800c17a:	4a12      	ldr	r2, [pc, #72]	@ (800c1c4 <UARTEx_SetNbDataToProcess+0xb8>)
 800c17c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c17e:	0019      	movs	r1, r3
 800c180:	f7f4 f854 	bl	800022c <__divsi3>
 800c184:	0003      	movs	r3, r0
 800c186:	b299      	uxth	r1, r3
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	226a      	movs	r2, #106	@ 0x6a
 800c18c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c18e:	19bb      	adds	r3, r7, r6
 800c190:	781b      	ldrb	r3, [r3, #0]
 800c192:	193a      	adds	r2, r7, r4
 800c194:	7812      	ldrb	r2, [r2, #0]
 800c196:	490a      	ldr	r1, [pc, #40]	@ (800c1c0 <UARTEx_SetNbDataToProcess+0xb4>)
 800c198:	5c8a      	ldrb	r2, [r1, r2]
 800c19a:	435a      	muls	r2, r3
 800c19c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800c19e:	193b      	adds	r3, r7, r4
 800c1a0:	781b      	ldrb	r3, [r3, #0]
 800c1a2:	4a08      	ldr	r2, [pc, #32]	@ (800c1c4 <UARTEx_SetNbDataToProcess+0xb8>)
 800c1a4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c1a6:	0019      	movs	r1, r3
 800c1a8:	f7f4 f840 	bl	800022c <__divsi3>
 800c1ac:	0003      	movs	r3, r0
 800c1ae:	b299      	uxth	r1, r3
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2268      	movs	r2, #104	@ 0x68
 800c1b4:	5299      	strh	r1, [r3, r2]
}
 800c1b6:	46c0      	nop			@ (mov r8, r8)
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	b005      	add	sp, #20
 800c1bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1be:	46c0      	nop			@ (mov r8, r8)
 800c1c0:	0800f268 	.word	0x0800f268
 800c1c4:	0800f270 	.word	0x0800f270

0800c1c8 <MX_MEMS_Init>:
static void Magneto_Sensor_Handler(uint32_t Instance);
static void MX_IKS02A1_DataLogTerminal_Init(void);
static void MX_IKS02A1_DataLogTerminal_Process(void);

void MX_MEMS_Init(void)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	af00      	add	r7, sp, #0

  /* USER CODE END MEMS_Init_PreTreatment */

  /* Initialize the peripherals and the MEMS components */

  MX_IKS02A1_DataLogTerminal_Init();
 800c1cc:	f000 f80a 	bl	800c1e4 <MX_IKS02A1_DataLogTerminal_Init>

  /* USER CODE BEGIN MEMS_Init_PostTreatment */

  /* USER CODE END MEMS_Init_PostTreatment */
}
 800c1d0:	46c0      	nop			@ (mov r8, r8)
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}

0800c1d6 <MX_MEMS_Process>:

/*
 * LM background task
 */
void MX_MEMS_Process(void)
{
 800c1d6:	b580      	push	{r7, lr}
 800c1d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MEMS_Process_PreTreatment */

  /* USER CODE END MEMS_Process_PreTreatment */

  MX_IKS02A1_DataLogTerminal_Process();
 800c1da:	f000 f94f 	bl	800c47c <MX_IKS02A1_DataLogTerminal_Process>

  /* USER CODE BEGIN MEMS_Process_PostTreatment */

  /* USER CODE END MEMS_Process_PostTreatment */
}
 800c1de:	46c0      	nop			@ (mov r8, r8)
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <MX_IKS02A1_DataLogTerminal_Init>:
/**
  * @brief  Initialize the DataLogTerminal application
  * @retval None
  */
void MX_IKS02A1_DataLogTerminal_Init(void)
{
 800c1e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1e6:	46c6      	mov	lr, r8
 800c1e8:	b500      	push	{lr}
 800c1ea:	b088      	sub	sp, #32
 800c1ec:	af04      	add	r7, sp, #16
  displayFloatToInt_t out_value_odr;
  int16_t i;

  /* Initialize LED */
  BSP_LED_Init(LED2);
 800c1ee:	2000      	movs	r0, #0
 800c1f0:	f7fb fd86 	bl	8007d00 <BSP_LED_Init>

  /* Initialize button */
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800c1f4:	2101      	movs	r1, #1
 800c1f6:	2000      	movs	r0, #0
 800c1f8:	f7fb fdda 	bl	8007db0 <BSP_PB_Init>

  /* Check what is the Push Button State when the button is not pressed. It can change across families */
  PushButtonState = (BSP_PB_GetState(BUTTON_KEY)) ?  0 : 1;
 800c1fc:	2000      	movs	r0, #0
 800c1fe:	f7fb fe37 	bl	8007e70 <BSP_PB_GetState>
 800c202:	0003      	movs	r3, r0
 800c204:	425a      	negs	r2, r3
 800c206:	4153      	adcs	r3, r2
 800c208:	b2db      	uxtb	r3, r3
 800c20a:	001a      	movs	r2, r3
 800c20c:	4b8b      	ldr	r3, [pc, #556]	@ (800c43c <MX_IKS02A1_DataLogTerminal_Init+0x258>)
 800c20e:	601a      	str	r2, [r3, #0]

  /* Initialize Virtual COM Port */
  BSP_COM_Init(COM1);
 800c210:	2000      	movs	r0, #0
 800c212:	f7fb fe8d 	bl	8007f30 <BSP_COM_Init>

  IKS02A1_MOTION_SENSOR_Init(IKS02A1_ISM330DHCX_0, MOTION_ACCELERO | MOTION_GYRO);
 800c216:	2103      	movs	r1, #3
 800c218:	2000      	movs	r0, #0
 800c21a:	f7fb f8ff 	bl	800741c <IKS02A1_MOTION_SENSOR_Init>

  IKS02A1_MOTION_SENSOR_Init(IKS02A1_IIS2DLPC_0, MOTION_ACCELERO);
 800c21e:	2102      	movs	r1, #2
 800c220:	2001      	movs	r0, #1
 800c222:	f7fb f8fb 	bl	800741c <IKS02A1_MOTION_SENSOR_Init>

  IKS02A1_MOTION_SENSOR_Init(IKS02A1_IIS2MDC_0, MOTION_MAGNETO);
 800c226:	2104      	movs	r1, #4
 800c228:	2002      	movs	r0, #2
 800c22a:	f7fb f8f7 	bl	800741c <IKS02A1_MOTION_SENSOR_Init>

  for(i = 0; i < IKS02A1_MOTION_INSTANCES_NBR; i++)
 800c22e:	230e      	movs	r3, #14
 800c230:	18fb      	adds	r3, r7, r3
 800c232:	2200      	movs	r2, #0
 800c234:	801a      	strh	r2, [r3, #0]
 800c236:	e0f3      	b.n	800c420 <MX_IKS02A1_DataLogTerminal_Init+0x23c>
  {
    IKS02A1_MOTION_SENSOR_GetCapabilities(i, &MotionCapabilities[i]);
 800c238:	240e      	movs	r4, #14
 800c23a:	193b      	adds	r3, r7, r4
 800c23c:	2000      	movs	r0, #0
 800c23e:	5e18      	ldrsh	r0, [r3, r0]
 800c240:	193b      	adds	r3, r7, r4
 800c242:	2200      	movs	r2, #0
 800c244:	5e9a      	ldrsh	r2, [r3, r2]
 800c246:	0013      	movs	r3, r2
 800c248:	00db      	lsls	r3, r3, #3
 800c24a:	1a9b      	subs	r3, r3, r2
 800c24c:	009b      	lsls	r3, r3, #2
 800c24e:	4a7c      	ldr	r2, [pc, #496]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c250:	189b      	adds	r3, r3, r2
 800c252:	0019      	movs	r1, r3
 800c254:	f7fb f9ee 	bl	8007634 <IKS02A1_MOTION_SENSOR_GetCapabilities>
    snprintf(dataOut, MAX_BUF_SIZE,
 800c258:	0020      	movs	r0, r4
 800c25a:	183b      	adds	r3, r7, r0
 800c25c:	2400      	movs	r4, #0
 800c25e:	5f1c      	ldrsh	r4, [r3, r4]
             "\r\nMotion Sensor Instance %d capabilities: \r\n ACCELEROMETER: %d\r\n GYROSCOPE: %d\r\n MAGNETOMETER: %d\r\n LOW POWER: %d\r\n",
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 800c260:	183b      	adds	r3, r7, r0
 800c262:	2200      	movs	r2, #0
 800c264:	5e9a      	ldrsh	r2, [r3, r2]
 800c266:	4976      	ldr	r1, [pc, #472]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c268:	0013      	movs	r3, r2
 800c26a:	00db      	lsls	r3, r3, #3
 800c26c:	1a9b      	subs	r3, r3, r2
 800c26e:	009b      	lsls	r3, r3, #2
 800c270:	5c5b      	ldrb	r3, [r3, r1]
    snprintf(dataOut, MAX_BUF_SIZE,
 800c272:	001d      	movs	r5, r3
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 800c274:	183b      	adds	r3, r7, r0
 800c276:	2200      	movs	r2, #0
 800c278:	5e9a      	ldrsh	r2, [r3, r2]
 800c27a:	4971      	ldr	r1, [pc, #452]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c27c:	0013      	movs	r3, r2
 800c27e:	00db      	lsls	r3, r3, #3
 800c280:	1a9b      	subs	r3, r3, r2
 800c282:	009b      	lsls	r3, r3, #2
 800c284:	18cb      	adds	r3, r1, r3
 800c286:	3301      	adds	r3, #1
 800c288:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 800c28a:	001e      	movs	r6, r3
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 800c28c:	183b      	adds	r3, r7, r0
 800c28e:	2200      	movs	r2, #0
 800c290:	5e9a      	ldrsh	r2, [r3, r2]
 800c292:	496b      	ldr	r1, [pc, #428]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c294:	0013      	movs	r3, r2
 800c296:	00db      	lsls	r3, r3, #3
 800c298:	1a9b      	subs	r3, r3, r2
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	18cb      	adds	r3, r1, r3
 800c29e:	3302      	adds	r3, #2
 800c2a0:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 800c2a2:	469c      	mov	ip, r3
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 800c2a4:	183b      	adds	r3, r7, r0
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	5e9a      	ldrsh	r2, [r3, r2]
 800c2aa:	4965      	ldr	r1, [pc, #404]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c2ac:	0013      	movs	r3, r2
 800c2ae:	00db      	lsls	r3, r3, #3
 800c2b0:	1a9b      	subs	r3, r3, r2
 800c2b2:	009b      	lsls	r3, r3, #2
 800c2b4:	18cb      	adds	r3, r1, r3
 800c2b6:	3303      	adds	r3, #3
 800c2b8:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 800c2ba:	4698      	mov	r8, r3
 800c2bc:	4a61      	ldr	r2, [pc, #388]	@ (800c444 <MX_IKS02A1_DataLogTerminal_Init+0x260>)
 800c2be:	2380      	movs	r3, #128	@ 0x80
 800c2c0:	0059      	lsls	r1, r3, #1
 800c2c2:	4861      	ldr	r0, [pc, #388]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c2c4:	4643      	mov	r3, r8
 800c2c6:	9303      	str	r3, [sp, #12]
 800c2c8:	4663      	mov	r3, ip
 800c2ca:	9302      	str	r3, [sp, #8]
 800c2cc:	9601      	str	r6, [sp, #4]
 800c2ce:	9500      	str	r5, [sp, #0]
 800c2d0:	0023      	movs	r3, r4
 800c2d2:	f000 fce3 	bl	800cc9c <sniprintf>
    printf("%s", dataOut);
 800c2d6:	4a5c      	ldr	r2, [pc, #368]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c2d8:	4b5c      	ldr	r3, [pc, #368]	@ (800c44c <MX_IKS02A1_DataLogTerminal_Init+0x268>)
 800c2da:	0011      	movs	r1, r2
 800c2dc:	0018      	movs	r0, r3
 800c2de:	f000 fccd 	bl	800cc7c <iprintf>
    floatToInt(MotionCapabilities[i].AccMaxOdr, &out_value_odr, 3);
 800c2e2:	250e      	movs	r5, #14
 800c2e4:	197b      	adds	r3, r7, r5
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	5e9a      	ldrsh	r2, [r3, r2]
 800c2ea:	4955      	ldr	r1, [pc, #340]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c2ec:	0013      	movs	r3, r2
 800c2ee:	00db      	lsls	r3, r3, #3
 800c2f0:	1a9b      	subs	r3, r3, r2
 800c2f2:	009b      	lsls	r3, r3, #2
 800c2f4:	18cb      	adds	r3, r1, r3
 800c2f6:	3314      	adds	r3, #20
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	0039      	movs	r1, r7
 800c2fc:	2203      	movs	r2, #3
 800c2fe:	1c18      	adds	r0, r3, #0
 800c300:	f000 f91a 	bl	800c538 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX ACC ODR: %d.%03d Hz, MAX ACC FS: %d\r\n", (int)out_value_odr.out_int,
 800c304:	003b      	movs	r3, r7
 800c306:	685b      	ldr	r3, [r3, #4]
 800c308:	001e      	movs	r6, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].AccMaxFS);
 800c30a:	003b      	movs	r3, r7
 800c30c:	689b      	ldr	r3, [r3, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX ACC ODR: %d.%03d Hz, MAX ACC FS: %d\r\n", (int)out_value_odr.out_int,
 800c30e:	001c      	movs	r4, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].AccMaxFS);
 800c310:	197b      	adds	r3, r7, r5
 800c312:	2200      	movs	r2, #0
 800c314:	5e9a      	ldrsh	r2, [r3, r2]
 800c316:	494a      	ldr	r1, [pc, #296]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c318:	0013      	movs	r3, r2
 800c31a:	00db      	lsls	r3, r3, #3
 800c31c:	1a9b      	subs	r3, r3, r2
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	18cb      	adds	r3, r1, r3
 800c322:	3308      	adds	r3, #8
 800c324:	681b      	ldr	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX ACC ODR: %d.%03d Hz, MAX ACC FS: %d\r\n", (int)out_value_odr.out_int,
 800c326:	001d      	movs	r5, r3
 800c328:	4a49      	ldr	r2, [pc, #292]	@ (800c450 <MX_IKS02A1_DataLogTerminal_Init+0x26c>)
 800c32a:	2380      	movs	r3, #128	@ 0x80
 800c32c:	0059      	lsls	r1, r3, #1
 800c32e:	4846      	ldr	r0, [pc, #280]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c330:	9501      	str	r5, [sp, #4]
 800c332:	9400      	str	r4, [sp, #0]
 800c334:	0033      	movs	r3, r6
 800c336:	f000 fcb1 	bl	800cc9c <sniprintf>
    printf("%s", dataOut);
 800c33a:	4a43      	ldr	r2, [pc, #268]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c33c:	4b43      	ldr	r3, [pc, #268]	@ (800c44c <MX_IKS02A1_DataLogTerminal_Init+0x268>)
 800c33e:	0011      	movs	r1, r2
 800c340:	0018      	movs	r0, r3
 800c342:	f000 fc9b 	bl	800cc7c <iprintf>
    floatToInt(MotionCapabilities[i].GyroMaxOdr, &out_value_odr, 3);
 800c346:	250e      	movs	r5, #14
 800c348:	197b      	adds	r3, r7, r5
 800c34a:	2200      	movs	r2, #0
 800c34c:	5e9a      	ldrsh	r2, [r3, r2]
 800c34e:	493c      	ldr	r1, [pc, #240]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c350:	0013      	movs	r3, r2
 800c352:	00db      	lsls	r3, r3, #3
 800c354:	1a9b      	subs	r3, r3, r2
 800c356:	009b      	lsls	r3, r3, #2
 800c358:	18cb      	adds	r3, r1, r3
 800c35a:	3310      	adds	r3, #16
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	0039      	movs	r1, r7
 800c360:	2203      	movs	r2, #3
 800c362:	1c18      	adds	r0, r3, #0
 800c364:	f000 f8e8 	bl	800c538 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX GYRO ODR: %d.%03d Hz, MAX GYRO FS: %d\r\n", (int)out_value_odr.out_int,
 800c368:	003b      	movs	r3, r7
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	001e      	movs	r6, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].GyroMaxFS);
 800c36e:	003b      	movs	r3, r7
 800c370:	689b      	ldr	r3, [r3, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX GYRO ODR: %d.%03d Hz, MAX GYRO FS: %d\r\n", (int)out_value_odr.out_int,
 800c372:	001c      	movs	r4, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].GyroMaxFS);
 800c374:	197b      	adds	r3, r7, r5
 800c376:	2200      	movs	r2, #0
 800c378:	5e9a      	ldrsh	r2, [r3, r2]
 800c37a:	4931      	ldr	r1, [pc, #196]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c37c:	0013      	movs	r3, r2
 800c37e:	00db      	lsls	r3, r3, #3
 800c380:	1a9b      	subs	r3, r3, r2
 800c382:	009b      	lsls	r3, r3, #2
 800c384:	18cb      	adds	r3, r1, r3
 800c386:	3304      	adds	r3, #4
 800c388:	681b      	ldr	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX GYRO ODR: %d.%03d Hz, MAX GYRO FS: %d\r\n", (int)out_value_odr.out_int,
 800c38a:	001d      	movs	r5, r3
 800c38c:	4a31      	ldr	r2, [pc, #196]	@ (800c454 <MX_IKS02A1_DataLogTerminal_Init+0x270>)
 800c38e:	2380      	movs	r3, #128	@ 0x80
 800c390:	0059      	lsls	r1, r3, #1
 800c392:	482d      	ldr	r0, [pc, #180]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c394:	9501      	str	r5, [sp, #4]
 800c396:	9400      	str	r4, [sp, #0]
 800c398:	0033      	movs	r3, r6
 800c39a:	f000 fc7f 	bl	800cc9c <sniprintf>
    printf("%s", dataOut);
 800c39e:	4a2a      	ldr	r2, [pc, #168]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c3a0:	4b2a      	ldr	r3, [pc, #168]	@ (800c44c <MX_IKS02A1_DataLogTerminal_Init+0x268>)
 800c3a2:	0011      	movs	r1, r2
 800c3a4:	0018      	movs	r0, r3
 800c3a6:	f000 fc69 	bl	800cc7c <iprintf>
    floatToInt(MotionCapabilities[i].MagMaxOdr, &out_value_odr, 3);
 800c3aa:	250e      	movs	r5, #14
 800c3ac:	197b      	adds	r3, r7, r5
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	5e9a      	ldrsh	r2, [r3, r2]
 800c3b2:	4923      	ldr	r1, [pc, #140]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c3b4:	0013      	movs	r3, r2
 800c3b6:	00db      	lsls	r3, r3, #3
 800c3b8:	1a9b      	subs	r3, r3, r2
 800c3ba:	009b      	lsls	r3, r3, #2
 800c3bc:	18cb      	adds	r3, r1, r3
 800c3be:	3318      	adds	r3, #24
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	0039      	movs	r1, r7
 800c3c4:	2203      	movs	r2, #3
 800c3c6:	1c18      	adds	r0, r3, #0
 800c3c8:	f000 f8b6 	bl	800c538 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX MAG ODR: %d.%03d Hz, MAX MAG FS: %d\r\n", (int)out_value_odr.out_int,
 800c3cc:	003b      	movs	r3, r7
 800c3ce:	685b      	ldr	r3, [r3, #4]
 800c3d0:	001e      	movs	r6, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].MagMaxFS);
 800c3d2:	003b      	movs	r3, r7
 800c3d4:	689b      	ldr	r3, [r3, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX MAG ODR: %d.%03d Hz, MAX MAG FS: %d\r\n", (int)out_value_odr.out_int,
 800c3d6:	001c      	movs	r4, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].MagMaxFS);
 800c3d8:	197b      	adds	r3, r7, r5
 800c3da:	2200      	movs	r2, #0
 800c3dc:	5e9a      	ldrsh	r2, [r3, r2]
 800c3de:	4918      	ldr	r1, [pc, #96]	@ (800c440 <MX_IKS02A1_DataLogTerminal_Init+0x25c>)
 800c3e0:	0013      	movs	r3, r2
 800c3e2:	00db      	lsls	r3, r3, #3
 800c3e4:	1a9b      	subs	r3, r3, r2
 800c3e6:	009b      	lsls	r3, r3, #2
 800c3e8:	18cb      	adds	r3, r1, r3
 800c3ea:	330c      	adds	r3, #12
 800c3ec:	681b      	ldr	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX MAG ODR: %d.%03d Hz, MAX MAG FS: %d\r\n", (int)out_value_odr.out_int,
 800c3ee:	001d      	movs	r5, r3
 800c3f0:	4a19      	ldr	r2, [pc, #100]	@ (800c458 <MX_IKS02A1_DataLogTerminal_Init+0x274>)
 800c3f2:	2380      	movs	r3, #128	@ 0x80
 800c3f4:	0059      	lsls	r1, r3, #1
 800c3f6:	4814      	ldr	r0, [pc, #80]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c3f8:	9501      	str	r5, [sp, #4]
 800c3fa:	9400      	str	r4, [sp, #0]
 800c3fc:	0033      	movs	r3, r6
 800c3fe:	f000 fc4d 	bl	800cc9c <sniprintf>
    printf("%s", dataOut);
 800c402:	4a11      	ldr	r2, [pc, #68]	@ (800c448 <MX_IKS02A1_DataLogTerminal_Init+0x264>)
 800c404:	4b11      	ldr	r3, [pc, #68]	@ (800c44c <MX_IKS02A1_DataLogTerminal_Init+0x268>)
 800c406:	0011      	movs	r1, r2
 800c408:	0018      	movs	r0, r3
 800c40a:	f000 fc37 	bl	800cc7c <iprintf>
  for(i = 0; i < IKS02A1_MOTION_INSTANCES_NBR; i++)
 800c40e:	250e      	movs	r5, #14
 800c410:	197b      	adds	r3, r7, r5
 800c412:	2200      	movs	r2, #0
 800c414:	5e9b      	ldrsh	r3, [r3, r2]
 800c416:	b29b      	uxth	r3, r3
 800c418:	3301      	adds	r3, #1
 800c41a:	b29a      	uxth	r2, r3
 800c41c:	197b      	adds	r3, r7, r5
 800c41e:	801a      	strh	r2, [r3, #0]
 800c420:	230e      	movs	r3, #14
 800c422:	18fb      	adds	r3, r7, r3
 800c424:	881b      	ldrh	r3, [r3, #0]
 800c426:	2b02      	cmp	r3, #2
 800c428:	d800      	bhi.n	800c42c <MX_IKS02A1_DataLogTerminal_Init+0x248>
 800c42a:	e705      	b.n	800c238 <MX_IKS02A1_DataLogTerminal_Init+0x54>
  }
}
 800c42c:	46c0      	nop			@ (mov r8, r8)
 800c42e:	46c0      	nop			@ (mov r8, r8)
 800c430:	46bd      	mov	sp, r7
 800c432:	b004      	add	sp, #16
 800c434:	bc80      	pop	{r7}
 800c436:	46b8      	mov	r8, r7
 800c438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c43a:	46c0      	nop			@ (mov r8, r8)
 800c43c:	200004cc 	.word	0x200004cc
 800c440:	20000378 	.word	0x20000378
 800c444:	0800ec58 	.word	0x0800ec58
 800c448:	200003cc 	.word	0x200003cc
 800c44c:	0800eccc 	.word	0x0800eccc
 800c450:	0800ecd0 	.word	0x0800ecd0
 800c454:	0800ecfc 	.word	0x0800ecfc
 800c458:	0800ed2c 	.word	0x0800ed2c

0800c45c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b082      	sub	sp, #8
 800c460:	af00      	add	r7, sp, #0
 800c462:	0002      	movs	r2, r0
 800c464:	1dfb      	adds	r3, r7, #7
 800c466:	701a      	strb	r2, [r3, #0]
  PushButtonDetected = 1;
 800c468:	4b03      	ldr	r3, [pc, #12]	@ (800c478 <BSP_PB_Callback+0x1c>)
 800c46a:	2201      	movs	r2, #1
 800c46c:	701a      	strb	r2, [r3, #0]
}
 800c46e:	46c0      	nop			@ (mov r8, r8)
 800c470:	46bd      	mov	sp, r7
 800c472:	b002      	add	sp, #8
 800c474:	bd80      	pop	{r7, pc}
 800c476:	46c0      	nop			@ (mov r8, r8)
 800c478:	20000374 	.word	0x20000374

0800c47c <MX_IKS02A1_DataLogTerminal_Process>:
/**
  * @brief  Process of the DataLogTerminal application
  * @retval None
  */
void MX_IKS02A1_DataLogTerminal_Process(void)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b082      	sub	sp, #8
 800c480:	af00      	add	r7, sp, #0
  int32_t i;

  if (PushButtonDetected != 0U)
 800c482:	4b2a      	ldr	r3, [pc, #168]	@ (800c52c <MX_IKS02A1_DataLogTerminal_Process+0xb0>)
 800c484:	781b      	ldrb	r3, [r3, #0]
 800c486:	b2db      	uxtb	r3, r3
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d011      	beq.n	800c4b0 <MX_IKS02A1_DataLogTerminal_Process+0x34>
  {
    /* Debouncing */
    HAL_Delay(50);
 800c48c:	2032      	movs	r0, #50	@ 0x32
 800c48e:	f7fb feeb 	bl	8008268 <HAL_Delay>

    /* Wait until the button is released */
    while ((BSP_PB_GetState(BUTTON_KEY) == PushButtonState));
 800c492:	46c0      	nop			@ (mov r8, r8)
 800c494:	2000      	movs	r0, #0
 800c496:	f7fb fceb 	bl	8007e70 <BSP_PB_GetState>
 800c49a:	0002      	movs	r2, r0
 800c49c:	4b24      	ldr	r3, [pc, #144]	@ (800c530 <MX_IKS02A1_DataLogTerminal_Process+0xb4>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	429a      	cmp	r2, r3
 800c4a2:	d0f7      	beq.n	800c494 <MX_IKS02A1_DataLogTerminal_Process+0x18>

    /* Debouncing */
    HAL_Delay(50);
 800c4a4:	2032      	movs	r0, #50	@ 0x32
 800c4a6:	f7fb fedf 	bl	8008268 <HAL_Delay>

    /* Reset Interrupt flag */
    PushButtonDetected = 0;
 800c4aa:	4b20      	ldr	r3, [pc, #128]	@ (800c52c <MX_IKS02A1_DataLogTerminal_Process+0xb0>)
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	701a      	strb	r2, [r3, #0]

    /* Do nothing */
  }

  for(i = 0; i < IKS02A1_MOTION_INSTANCES_NBR; i++)
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	607b      	str	r3, [r7, #4]
 800c4b4:	e02d      	b.n	800c512 <MX_IKS02A1_DataLogTerminal_Process+0x96>
  {
    if(MotionCapabilities[i].Acc)
 800c4b6:	491f      	ldr	r1, [pc, #124]	@ (800c534 <MX_IKS02A1_DataLogTerminal_Process+0xb8>)
 800c4b8:	687a      	ldr	r2, [r7, #4]
 800c4ba:	0013      	movs	r3, r2
 800c4bc:	00db      	lsls	r3, r3, #3
 800c4be:	1a9b      	subs	r3, r3, r2
 800c4c0:	009b      	lsls	r3, r3, #2
 800c4c2:	5c5b      	ldrb	r3, [r3, r1]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d003      	beq.n	800c4d0 <MX_IKS02A1_DataLogTerminal_Process+0x54>
    {
      Accelero_Sensor_Handler(i);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	0018      	movs	r0, r3
 800c4cc:	f000 f8ae 	bl	800c62c <Accelero_Sensor_Handler>
    }
    if(MotionCapabilities[i].Gyro)
 800c4d0:	4918      	ldr	r1, [pc, #96]	@ (800c534 <MX_IKS02A1_DataLogTerminal_Process+0xb8>)
 800c4d2:	687a      	ldr	r2, [r7, #4]
 800c4d4:	0013      	movs	r3, r2
 800c4d6:	00db      	lsls	r3, r3, #3
 800c4d8:	1a9b      	subs	r3, r3, r2
 800c4da:	009b      	lsls	r3, r3, #2
 800c4dc:	18cb      	adds	r3, r1, r3
 800c4de:	3301      	adds	r3, #1
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d003      	beq.n	800c4ee <MX_IKS02A1_DataLogTerminal_Process+0x72>
    {
      Gyro_Sensor_Handler(i);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	0018      	movs	r0, r3
 800c4ea:	f000 f96b 	bl	800c7c4 <Gyro_Sensor_Handler>
    }
    if(MotionCapabilities[i].Magneto)
 800c4ee:	4911      	ldr	r1, [pc, #68]	@ (800c534 <MX_IKS02A1_DataLogTerminal_Process+0xb8>)
 800c4f0:	687a      	ldr	r2, [r7, #4]
 800c4f2:	0013      	movs	r3, r2
 800c4f4:	00db      	lsls	r3, r3, #3
 800c4f6:	1a9b      	subs	r3, r3, r2
 800c4f8:	009b      	lsls	r3, r3, #2
 800c4fa:	18cb      	adds	r3, r1, r3
 800c4fc:	3302      	adds	r3, #2
 800c4fe:	781b      	ldrb	r3, [r3, #0]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d003      	beq.n	800c50c <MX_IKS02A1_DataLogTerminal_Process+0x90>
    {
      Magneto_Sensor_Handler(i);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	0018      	movs	r0, r3
 800c508:	f000 fa28 	bl	800c95c <Magneto_Sensor_Handler>
  for(i = 0; i < IKS02A1_MOTION_INSTANCES_NBR; i++)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	3301      	adds	r3, #1
 800c510:	607b      	str	r3, [r7, #4]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2b02      	cmp	r3, #2
 800c516:	d9ce      	bls.n	800c4b6 <MX_IKS02A1_DataLogTerminal_Process+0x3a>
    }
  }

  HAL_Delay( 1000 );
 800c518:	23fa      	movs	r3, #250	@ 0xfa
 800c51a:	009b      	lsls	r3, r3, #2
 800c51c:	0018      	movs	r0, r3
 800c51e:	f7fb fea3 	bl	8008268 <HAL_Delay>
}
 800c522:	46c0      	nop			@ (mov r8, r8)
 800c524:	46bd      	mov	sp, r7
 800c526:	b002      	add	sp, #8
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	46c0      	nop			@ (mov r8, r8)
 800c52c:	20000374 	.word	0x20000374
 800c530:	200004cc 	.word	0x200004cc
 800c534:	20000378 	.word	0x20000378

0800c538 <floatToInt>:
  * @param  out_value the pointer to the output integer structure
  * @param  dec_prec the decimal precision to be used
  * @retval None
  */
static void floatToInt(float in, displayFloatToInt_t *out_value, int32_t dec_prec)
{
 800c538:	b5b0      	push	{r4, r5, r7, lr}
 800c53a:	b084      	sub	sp, #16
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	60f8      	str	r0, [r7, #12]
 800c540:	60b9      	str	r1, [r7, #8]
 800c542:	607a      	str	r2, [r7, #4]
  if(in >= 0.0f)
 800c544:	2100      	movs	r1, #0
 800c546:	68f8      	ldr	r0, [r7, #12]
 800c548:	f7f3 ffca 	bl	80004e0 <__aeabi_fcmpge>
 800c54c:	1e03      	subs	r3, r0, #0
 800c54e:	d003      	beq.n	800c558 <floatToInt+0x20>
  {
    out_value->sign = 0;
 800c550:	68bb      	ldr	r3, [r7, #8]
 800c552:	2200      	movs	r2, #0
 800c554:	701a      	strb	r2, [r3, #0]
 800c556:	e007      	b.n	800c568 <floatToInt+0x30>
  }else
  {
    out_value->sign = 1;
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	2201      	movs	r2, #1
 800c55c:	701a      	strb	r2, [r3, #0]
    in = -in;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	2280      	movs	r2, #128	@ 0x80
 800c562:	0612      	lsls	r2, r2, #24
 800c564:	4053      	eors	r3, r2
 800c566:	60fb      	str	r3, [r7, #12]
  }

  in = in + (0.5f / pow(10, dec_prec));
 800c568:	68f8      	ldr	r0, [r7, #12]
 800c56a:	f7f6 fb9d 	bl	8002ca8 <__aeabi_f2d>
 800c56e:	0004      	movs	r4, r0
 800c570:	000d      	movs	r5, r1
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f7f6 fb6a 	bl	8002c4c <__aeabi_i2d>
 800c578:	0002      	movs	r2, r0
 800c57a:	000b      	movs	r3, r1
 800c57c:	2000      	movs	r0, #0
 800c57e:	4929      	ldr	r1, [pc, #164]	@ (800c624 <floatToInt+0xec>)
 800c580:	f001 fc00 	bl	800dd84 <pow>
 800c584:	0002      	movs	r2, r0
 800c586:	000b      	movs	r3, r1
 800c588:	2000      	movs	r0, #0
 800c58a:	4927      	ldr	r1, [pc, #156]	@ (800c628 <floatToInt+0xf0>)
 800c58c:	f7f5 f858 	bl	8001640 <__aeabi_ddiv>
 800c590:	0002      	movs	r2, r0
 800c592:	000b      	movs	r3, r1
 800c594:	0020      	movs	r0, r4
 800c596:	0029      	movs	r1, r5
 800c598:	f7f4 fcee 	bl	8000f78 <__aeabi_dadd>
 800c59c:	0002      	movs	r2, r0
 800c59e:	000b      	movs	r3, r1
 800c5a0:	0010      	movs	r0, r2
 800c5a2:	0019      	movs	r1, r3
 800c5a4:	f7f6 fbc8 	bl	8002d38 <__aeabi_d2f>
 800c5a8:	1c03      	adds	r3, r0, #0
 800c5aa:	60fb      	str	r3, [r7, #12]
  out_value->out_int = (int32_t)in;
 800c5ac:	68f8      	ldr	r0, [r7, #12]
 800c5ae:	f7f4 fc35 	bl	8000e1c <__aeabi_f2iz>
 800c5b2:	0003      	movs	r3, r0
 800c5b4:	001a      	movs	r2, r3
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	605a      	str	r2, [r3, #4]
  in = in - (float)(out_value->out_int);
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	0018      	movs	r0, r3
 800c5c0:	f7f4 fc98 	bl	8000ef4 <__aeabi_ui2f>
 800c5c4:	1c03      	adds	r3, r0, #0
 800c5c6:	1c19      	adds	r1, r3, #0
 800c5c8:	68f8      	ldr	r0, [r7, #12]
 800c5ca:	f7f4 fa83 	bl	8000ad4 <__aeabi_fsub>
 800c5ce:	1c03      	adds	r3, r0, #0
 800c5d0:	60fb      	str	r3, [r7, #12]
  out_value->out_dec = (int32_t)trunc(in * pow(10, dec_prec));
 800c5d2:	68f8      	ldr	r0, [r7, #12]
 800c5d4:	f7f6 fb68 	bl	8002ca8 <__aeabi_f2d>
 800c5d8:	0004      	movs	r4, r0
 800c5da:	000d      	movs	r5, r1
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f7f6 fb35 	bl	8002c4c <__aeabi_i2d>
 800c5e2:	0002      	movs	r2, r0
 800c5e4:	000b      	movs	r3, r1
 800c5e6:	2000      	movs	r0, #0
 800c5e8:	490e      	ldr	r1, [pc, #56]	@ (800c624 <floatToInt+0xec>)
 800c5ea:	f001 fbcb 	bl	800dd84 <pow>
 800c5ee:	0002      	movs	r2, r0
 800c5f0:	000b      	movs	r3, r1
 800c5f2:	0020      	movs	r0, r4
 800c5f4:	0029      	movs	r1, r5
 800c5f6:	f7f5 fc67 	bl	8001ec8 <__aeabi_dmul>
 800c5fa:	0002      	movs	r2, r0
 800c5fc:	000b      	movs	r3, r1
 800c5fe:	0010      	movs	r0, r2
 800c600:	0019      	movs	r1, r3
 800c602:	f001 fc35 	bl	800de70 <trunc>
 800c606:	0002      	movs	r2, r0
 800c608:	000b      	movs	r3, r1
 800c60a:	0010      	movs	r0, r2
 800c60c:	0019      	movs	r1, r3
 800c60e:	f7f6 fae1 	bl	8002bd4 <__aeabi_d2iz>
 800c612:	0003      	movs	r3, r0
 800c614:	001a      	movs	r2, r3
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	609a      	str	r2, [r3, #8]
}
 800c61a:	46c0      	nop			@ (mov r8, r8)
 800c61c:	46bd      	mov	sp, r7
 800c61e:	b004      	add	sp, #16
 800c620:	bdb0      	pop	{r4, r5, r7, pc}
 800c622:	46c0      	nop			@ (mov r8, r8)
 800c624:	40240000 	.word	0x40240000
 800c628:	3fe00000 	.word	0x3fe00000

0800c62c <Accelero_Sensor_Handler>:
  * @brief  Handles the accelerometer axes data getting/sending
  * @param  Instance the device instance
  * @retval None
  */
static void Accelero_Sensor_Handler(uint32_t Instance)
{
 800c62c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c62e:	46c6      	mov	lr, r8
 800c630:	b500      	push	{lr}
 800c632:	b092      	sub	sp, #72	@ 0x48
 800c634:	af06      	add	r7, sp, #24
 800c636:	6078      	str	r0, [r7, #4]
  int32_t fullScale;
  IKS02A1_MOTION_SENSOR_Axes_t acceleration;
  displayFloatToInt_t out_value;
  uint8_t whoami;

  if (IKS02A1_MOTION_SENSOR_GetAxes(Instance, MOTION_ACCELERO, &acceleration))
 800c638:	231c      	movs	r3, #28
 800c63a:	18fa      	adds	r2, r7, r3
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2102      	movs	r1, #2
 800c640:	0018      	movs	r0, r3
 800c642:	f7fb f84b 	bl	80076dc <IKS02A1_MOTION_SENSOR_GetAxes>
 800c646:	1e03      	subs	r3, r0, #0
 800c648:	d007      	beq.n	800c65a <Accelero_Sensor_Handler+0x2e>
  {
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nACC[%d]: Error\r\n", (int)Instance);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	4a52      	ldr	r2, [pc, #328]	@ (800c798 <Accelero_Sensor_Handler+0x16c>)
 800c64e:	2180      	movs	r1, #128	@ 0x80
 800c650:	0049      	lsls	r1, r1, #1
 800c652:	4852      	ldr	r0, [pc, #328]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c654:	f000 fb22 	bl	800cc9c <sniprintf>
 800c658:	e01a      	b.n	800c690 <Accelero_Sensor_Handler+0x64>
  }
  else
  {
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nACC_X[%d]: %d, ACC_Y[%d]: %d, ACC_Z[%d]: %d\r\n", (int)Instance,
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	4698      	mov	r8, r3
             (int)acceleration.x, (int)Instance, (int)acceleration.y, (int)Instance, (int)acceleration.z);
 800c65e:	251c      	movs	r5, #28
 800c660:	197b      	adds	r3, r7, r5
 800c662:	681a      	ldr	r2, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nACC_X[%d]: %d, ACC_Y[%d]: %d, ACC_Z[%d]: %d\r\n", (int)Instance,
 800c664:	6879      	ldr	r1, [r7, #4]
             (int)acceleration.x, (int)Instance, (int)acceleration.y, (int)Instance, (int)acceleration.z);
 800c666:	197b      	adds	r3, r7, r5
 800c668:	6858      	ldr	r0, [r3, #4]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nACC_X[%d]: %d, ACC_Y[%d]: %d, ACC_Z[%d]: %d\r\n", (int)Instance,
 800c66a:	687c      	ldr	r4, [r7, #4]
             (int)acceleration.x, (int)Instance, (int)acceleration.y, (int)Instance, (int)acceleration.z);
 800c66c:	197b      	adds	r3, r7, r5
 800c66e:	689b      	ldr	r3, [r3, #8]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nACC_X[%d]: %d, ACC_Y[%d]: %d, ACC_Z[%d]: %d\r\n", (int)Instance,
 800c670:	4d4b      	ldr	r5, [pc, #300]	@ (800c7a0 <Accelero_Sensor_Handler+0x174>)
 800c672:	46ac      	mov	ip, r5
 800c674:	2580      	movs	r5, #128	@ 0x80
 800c676:	006e      	lsls	r6, r5, #1
 800c678:	4d48      	ldr	r5, [pc, #288]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c67a:	9304      	str	r3, [sp, #16]
 800c67c:	9403      	str	r4, [sp, #12]
 800c67e:	9002      	str	r0, [sp, #8]
 800c680:	9101      	str	r1, [sp, #4]
 800c682:	9200      	str	r2, [sp, #0]
 800c684:	4643      	mov	r3, r8
 800c686:	4662      	mov	r2, ip
 800c688:	0031      	movs	r1, r6
 800c68a:	0028      	movs	r0, r5
 800c68c:	f000 fb06 	bl	800cc9c <sniprintf>
  }

  printf("%s", dataOut);
 800c690:	4a42      	ldr	r2, [pc, #264]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c692:	4b44      	ldr	r3, [pc, #272]	@ (800c7a4 <Accelero_Sensor_Handler+0x178>)
 800c694:	0011      	movs	r1, r2
 800c696:	0018      	movs	r0, r3
 800c698:	f000 faf0 	bl	800cc7c <iprintf>

  if (verbose == 1)
 800c69c:	4b42      	ldr	r3, [pc, #264]	@ (800c7a8 <Accelero_Sensor_Handler+0x17c>)
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	d173      	bne.n	800c78c <Accelero_Sensor_Handler+0x160>
  {
    if (IKS02A1_MOTION_SENSOR_ReadID(Instance, &whoami))
 800c6a4:	230f      	movs	r3, #15
 800c6a6:	18fa      	adds	r2, r7, r3
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	0011      	movs	r1, r2
 800c6ac:	0018      	movs	r0, r3
 800c6ae:	f7fa ffeb 	bl	8007688 <IKS02A1_MOTION_SENSOR_ReadID>
 800c6b2:	1e03      	subs	r3, r0, #0
 800c6b4:	d007      	beq.n	800c6c6 <Accelero_Sensor_Handler+0x9a>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "WHOAMI[%d]: Error\r\n", (int)Instance);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	4a3c      	ldr	r2, [pc, #240]	@ (800c7ac <Accelero_Sensor_Handler+0x180>)
 800c6ba:	2180      	movs	r1, #128	@ 0x80
 800c6bc:	0049      	lsls	r1, r1, #1
 800c6be:	4837      	ldr	r0, [pc, #220]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c6c0:	f000 faec 	bl	800cc9c <sniprintf>
 800c6c4:	e00c      	b.n	800c6e0 <Accelero_Sensor_Handler+0xb4>
    }
    else
    {
      snprintf(dataOut, MAX_BUF_SIZE, "WHOAMI[%d]: 0x%x\r\n", (int)Instance, (int)whoami);
 800c6c6:	687c      	ldr	r4, [r7, #4]
 800c6c8:	230f      	movs	r3, #15
 800c6ca:	18fb      	adds	r3, r7, r3
 800c6cc:	781b      	ldrb	r3, [r3, #0]
 800c6ce:	001d      	movs	r5, r3
 800c6d0:	4a37      	ldr	r2, [pc, #220]	@ (800c7b0 <Accelero_Sensor_Handler+0x184>)
 800c6d2:	2380      	movs	r3, #128	@ 0x80
 800c6d4:	0059      	lsls	r1, r3, #1
 800c6d6:	4831      	ldr	r0, [pc, #196]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c6d8:	9500      	str	r5, [sp, #0]
 800c6da:	0023      	movs	r3, r4
 800c6dc:	f000 fade 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800c6e0:	4a2e      	ldr	r2, [pc, #184]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c6e2:	4b30      	ldr	r3, [pc, #192]	@ (800c7a4 <Accelero_Sensor_Handler+0x178>)
 800c6e4:	0011      	movs	r1, r2
 800c6e6:	0018      	movs	r0, r3
 800c6e8:	f000 fac8 	bl	800cc7c <iprintf>

    if (IKS02A1_MOTION_SENSOR_GetOutputDataRate(Instance, MOTION_ACCELERO, &odr))
 800c6ec:	232c      	movs	r3, #44	@ 0x2c
 800c6ee:	18fa      	adds	r2, r7, r3
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2102      	movs	r1, #2
 800c6f4:	0018      	movs	r0, r3
 800c6f6:	f7fb f835 	bl	8007764 <IKS02A1_MOTION_SENSOR_GetOutputDataRate>
 800c6fa:	1e03      	subs	r3, r0, #0
 800c6fc:	d007      	beq.n	800c70e <Accelero_Sensor_Handler+0xe2>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: ERROR\r\n", (int)Instance);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	4a2c      	ldr	r2, [pc, #176]	@ (800c7b4 <Accelero_Sensor_Handler+0x188>)
 800c702:	2180      	movs	r1, #128	@ 0x80
 800c704:	0049      	lsls	r1, r1, #1
 800c706:	4825      	ldr	r0, [pc, #148]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c708:	f000 fac8 	bl	800cc9c <sniprintf>
 800c70c:	e017      	b.n	800c73e <Accelero_Sensor_Handler+0x112>
    }
    else
    {
      floatToInt(odr, &out_value, 3);
 800c70e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c710:	2510      	movs	r5, #16
 800c712:	1979      	adds	r1, r7, r5
 800c714:	2203      	movs	r2, #3
 800c716:	1c18      	adds	r0, r3, #0
 800c718:	f7ff ff0e 	bl	800c538 <floatToInt>
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: %d.%03d Hz\r\n", (int)Instance, (int)out_value.out_int,
 800c71c:	687c      	ldr	r4, [r7, #4]
 800c71e:	002a      	movs	r2, r5
 800c720:	18bb      	adds	r3, r7, r2
 800c722:	685b      	ldr	r3, [r3, #4]
 800c724:	001d      	movs	r5, r3
               (int)out_value.out_dec);
 800c726:	18bb      	adds	r3, r7, r2
 800c728:	689b      	ldr	r3, [r3, #8]
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: %d.%03d Hz\r\n", (int)Instance, (int)out_value.out_int,
 800c72a:	001e      	movs	r6, r3
 800c72c:	4a22      	ldr	r2, [pc, #136]	@ (800c7b8 <Accelero_Sensor_Handler+0x18c>)
 800c72e:	2380      	movs	r3, #128	@ 0x80
 800c730:	0059      	lsls	r1, r3, #1
 800c732:	481a      	ldr	r0, [pc, #104]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c734:	9601      	str	r6, [sp, #4]
 800c736:	9500      	str	r5, [sp, #0]
 800c738:	0023      	movs	r3, r4
 800c73a:	f000 faaf 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800c73e:	4a17      	ldr	r2, [pc, #92]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c740:	4b18      	ldr	r3, [pc, #96]	@ (800c7a4 <Accelero_Sensor_Handler+0x178>)
 800c742:	0011      	movs	r1, r2
 800c744:	0018      	movs	r0, r3
 800c746:	f000 fa99 	bl	800cc7c <iprintf>

    if (IKS02A1_MOTION_SENSOR_GetFullScale(Instance, MOTION_ACCELERO, &fullScale))
 800c74a:	2328      	movs	r3, #40	@ 0x28
 800c74c:	18fa      	adds	r2, r7, r3
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2102      	movs	r1, #2
 800c752:	0018      	movs	r0, r3
 800c754:	f7fb f84a 	bl	80077ec <IKS02A1_MOTION_SENSOR_GetFullScale>
 800c758:	1e03      	subs	r3, r0, #0
 800c75a:	d007      	beq.n	800c76c <Accelero_Sensor_Handler+0x140>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "FS[%d]: ERROR\r\n", (int)Instance);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	4a17      	ldr	r2, [pc, #92]	@ (800c7bc <Accelero_Sensor_Handler+0x190>)
 800c760:	2180      	movs	r1, #128	@ 0x80
 800c762:	0049      	lsls	r1, r1, #1
 800c764:	480d      	ldr	r0, [pc, #52]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c766:	f000 fa99 	bl	800cc9c <sniprintf>
 800c76a:	e009      	b.n	800c780 <Accelero_Sensor_Handler+0x154>
    }
    else
    {
      snprintf(dataOut, MAX_BUF_SIZE, "FS[%d]: %d g\r\n", (int)Instance, (int)fullScale);
 800c76c:	687c      	ldr	r4, [r7, #4]
 800c76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c770:	4a13      	ldr	r2, [pc, #76]	@ (800c7c0 <Accelero_Sensor_Handler+0x194>)
 800c772:	2180      	movs	r1, #128	@ 0x80
 800c774:	0049      	lsls	r1, r1, #1
 800c776:	4809      	ldr	r0, [pc, #36]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c778:	9300      	str	r3, [sp, #0]
 800c77a:	0023      	movs	r3, r4
 800c77c:	f000 fa8e 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800c780:	4a06      	ldr	r2, [pc, #24]	@ (800c79c <Accelero_Sensor_Handler+0x170>)
 800c782:	4b08      	ldr	r3, [pc, #32]	@ (800c7a4 <Accelero_Sensor_Handler+0x178>)
 800c784:	0011      	movs	r1, r2
 800c786:	0018      	movs	r0, r3
 800c788:	f000 fa78 	bl	800cc7c <iprintf>
  }
}
 800c78c:	46c0      	nop			@ (mov r8, r8)
 800c78e:	46bd      	mov	sp, r7
 800c790:	b00c      	add	sp, #48	@ 0x30
 800c792:	bc80      	pop	{r7}
 800c794:	46b8      	mov	r8, r7
 800c796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c798:	0800ed58 	.word	0x0800ed58
 800c79c:	200003cc 	.word	0x200003cc
 800c7a0:	0800ed6c 	.word	0x0800ed6c
 800c7a4:	0800eccc 	.word	0x0800eccc
 800c7a8:	20000101 	.word	0x20000101
 800c7ac:	0800ed9c 	.word	0x0800ed9c
 800c7b0:	0800edb0 	.word	0x0800edb0
 800c7b4:	0800edc4 	.word	0x0800edc4
 800c7b8:	0800edd8 	.word	0x0800edd8
 800c7bc:	0800edf0 	.word	0x0800edf0
 800c7c0:	0800ee00 	.word	0x0800ee00

0800c7c4 <Gyro_Sensor_Handler>:
  * @brief  Handles the gyroscope axes data getting/sending
  * @param  Instance the device instance
  * @retval None
  */
static void Gyro_Sensor_Handler(uint32_t Instance)
{
 800c7c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7c6:	46c6      	mov	lr, r8
 800c7c8:	b500      	push	{lr}
 800c7ca:	b092      	sub	sp, #72	@ 0x48
 800c7cc:	af06      	add	r7, sp, #24
 800c7ce:	6078      	str	r0, [r7, #4]
  int32_t fullScale;
  IKS02A1_MOTION_SENSOR_Axes_t angular_velocity;
  displayFloatToInt_t out_value;
  uint8_t whoami;

  if (IKS02A1_MOTION_SENSOR_GetAxes(Instance, MOTION_GYRO, &angular_velocity))
 800c7d0:	231c      	movs	r3, #28
 800c7d2:	18fa      	adds	r2, r7, r3
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	2101      	movs	r1, #1
 800c7d8:	0018      	movs	r0, r3
 800c7da:	f7fa ff7f 	bl	80076dc <IKS02A1_MOTION_SENSOR_GetAxes>
 800c7de:	1e03      	subs	r3, r0, #0
 800c7e0:	d007      	beq.n	800c7f2 <Gyro_Sensor_Handler+0x2e>
  {
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nGYR[%d]: Error\r\n", (int)Instance);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	4a52      	ldr	r2, [pc, #328]	@ (800c930 <Gyro_Sensor_Handler+0x16c>)
 800c7e6:	2180      	movs	r1, #128	@ 0x80
 800c7e8:	0049      	lsls	r1, r1, #1
 800c7ea:	4852      	ldr	r0, [pc, #328]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c7ec:	f000 fa56 	bl	800cc9c <sniprintf>
 800c7f0:	e01a      	b.n	800c828 <Gyro_Sensor_Handler+0x64>
  }
  else
  {
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nGYR_X[%d]: %d, GYR_Y[%d]: %d, GYR_Z[%d]: %d\r\n", (int)Instance,
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	4698      	mov	r8, r3
             (int)angular_velocity.x, (int)Instance, (int)angular_velocity.y, (int)Instance, (int)angular_velocity.z);
 800c7f6:	251c      	movs	r5, #28
 800c7f8:	197b      	adds	r3, r7, r5
 800c7fa:	681a      	ldr	r2, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nGYR_X[%d]: %d, GYR_Y[%d]: %d, GYR_Z[%d]: %d\r\n", (int)Instance,
 800c7fc:	6879      	ldr	r1, [r7, #4]
             (int)angular_velocity.x, (int)Instance, (int)angular_velocity.y, (int)Instance, (int)angular_velocity.z);
 800c7fe:	197b      	adds	r3, r7, r5
 800c800:	6858      	ldr	r0, [r3, #4]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nGYR_X[%d]: %d, GYR_Y[%d]: %d, GYR_Z[%d]: %d\r\n", (int)Instance,
 800c802:	687c      	ldr	r4, [r7, #4]
             (int)angular_velocity.x, (int)Instance, (int)angular_velocity.y, (int)Instance, (int)angular_velocity.z);
 800c804:	197b      	adds	r3, r7, r5
 800c806:	689b      	ldr	r3, [r3, #8]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nGYR_X[%d]: %d, GYR_Y[%d]: %d, GYR_Z[%d]: %d\r\n", (int)Instance,
 800c808:	4d4b      	ldr	r5, [pc, #300]	@ (800c938 <Gyro_Sensor_Handler+0x174>)
 800c80a:	46ac      	mov	ip, r5
 800c80c:	2580      	movs	r5, #128	@ 0x80
 800c80e:	006e      	lsls	r6, r5, #1
 800c810:	4d48      	ldr	r5, [pc, #288]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c812:	9304      	str	r3, [sp, #16]
 800c814:	9403      	str	r4, [sp, #12]
 800c816:	9002      	str	r0, [sp, #8]
 800c818:	9101      	str	r1, [sp, #4]
 800c81a:	9200      	str	r2, [sp, #0]
 800c81c:	4643      	mov	r3, r8
 800c81e:	4662      	mov	r2, ip
 800c820:	0031      	movs	r1, r6
 800c822:	0028      	movs	r0, r5
 800c824:	f000 fa3a 	bl	800cc9c <sniprintf>
  }

  printf("%s", dataOut);
 800c828:	4a42      	ldr	r2, [pc, #264]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c82a:	4b44      	ldr	r3, [pc, #272]	@ (800c93c <Gyro_Sensor_Handler+0x178>)
 800c82c:	0011      	movs	r1, r2
 800c82e:	0018      	movs	r0, r3
 800c830:	f000 fa24 	bl	800cc7c <iprintf>

  if (verbose == 1)
 800c834:	4b42      	ldr	r3, [pc, #264]	@ (800c940 <Gyro_Sensor_Handler+0x17c>)
 800c836:	781b      	ldrb	r3, [r3, #0]
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d173      	bne.n	800c924 <Gyro_Sensor_Handler+0x160>
  {
    if (IKS02A1_MOTION_SENSOR_ReadID(Instance, &whoami))
 800c83c:	230f      	movs	r3, #15
 800c83e:	18fa      	adds	r2, r7, r3
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	0011      	movs	r1, r2
 800c844:	0018      	movs	r0, r3
 800c846:	f7fa ff1f 	bl	8007688 <IKS02A1_MOTION_SENSOR_ReadID>
 800c84a:	1e03      	subs	r3, r0, #0
 800c84c:	d007      	beq.n	800c85e <Gyro_Sensor_Handler+0x9a>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "WHOAMI[%d]: Error\r\n", (int)Instance);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	4a3c      	ldr	r2, [pc, #240]	@ (800c944 <Gyro_Sensor_Handler+0x180>)
 800c852:	2180      	movs	r1, #128	@ 0x80
 800c854:	0049      	lsls	r1, r1, #1
 800c856:	4837      	ldr	r0, [pc, #220]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c858:	f000 fa20 	bl	800cc9c <sniprintf>
 800c85c:	e00c      	b.n	800c878 <Gyro_Sensor_Handler+0xb4>
    }
    else
    {
      snprintf(dataOut, MAX_BUF_SIZE, "WHOAMI[%d]: 0x%x\r\n", (int)Instance, (int)whoami);
 800c85e:	687c      	ldr	r4, [r7, #4]
 800c860:	230f      	movs	r3, #15
 800c862:	18fb      	adds	r3, r7, r3
 800c864:	781b      	ldrb	r3, [r3, #0]
 800c866:	001d      	movs	r5, r3
 800c868:	4a37      	ldr	r2, [pc, #220]	@ (800c948 <Gyro_Sensor_Handler+0x184>)
 800c86a:	2380      	movs	r3, #128	@ 0x80
 800c86c:	0059      	lsls	r1, r3, #1
 800c86e:	4831      	ldr	r0, [pc, #196]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c870:	9500      	str	r5, [sp, #0]
 800c872:	0023      	movs	r3, r4
 800c874:	f000 fa12 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800c878:	4a2e      	ldr	r2, [pc, #184]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c87a:	4b30      	ldr	r3, [pc, #192]	@ (800c93c <Gyro_Sensor_Handler+0x178>)
 800c87c:	0011      	movs	r1, r2
 800c87e:	0018      	movs	r0, r3
 800c880:	f000 f9fc 	bl	800cc7c <iprintf>

    if (IKS02A1_MOTION_SENSOR_GetOutputDataRate(Instance, MOTION_GYRO, &odr))
 800c884:	232c      	movs	r3, #44	@ 0x2c
 800c886:	18fa      	adds	r2, r7, r3
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2101      	movs	r1, #1
 800c88c:	0018      	movs	r0, r3
 800c88e:	f7fa ff69 	bl	8007764 <IKS02A1_MOTION_SENSOR_GetOutputDataRate>
 800c892:	1e03      	subs	r3, r0, #0
 800c894:	d007      	beq.n	800c8a6 <Gyro_Sensor_Handler+0xe2>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: ERROR\r\n", (int)Instance);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	4a2c      	ldr	r2, [pc, #176]	@ (800c94c <Gyro_Sensor_Handler+0x188>)
 800c89a:	2180      	movs	r1, #128	@ 0x80
 800c89c:	0049      	lsls	r1, r1, #1
 800c89e:	4825      	ldr	r0, [pc, #148]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c8a0:	f000 f9fc 	bl	800cc9c <sniprintf>
 800c8a4:	e017      	b.n	800c8d6 <Gyro_Sensor_Handler+0x112>
    }
    else
    {
      floatToInt(odr, &out_value, 3);
 800c8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8a8:	2510      	movs	r5, #16
 800c8aa:	1979      	adds	r1, r7, r5
 800c8ac:	2203      	movs	r2, #3
 800c8ae:	1c18      	adds	r0, r3, #0
 800c8b0:	f7ff fe42 	bl	800c538 <floatToInt>
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: %d.%03d Hz\r\n", (int)Instance, (int)out_value.out_int,
 800c8b4:	687c      	ldr	r4, [r7, #4]
 800c8b6:	002a      	movs	r2, r5
 800c8b8:	18bb      	adds	r3, r7, r2
 800c8ba:	685b      	ldr	r3, [r3, #4]
 800c8bc:	001d      	movs	r5, r3
               (int)out_value.out_dec);
 800c8be:	18bb      	adds	r3, r7, r2
 800c8c0:	689b      	ldr	r3, [r3, #8]
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: %d.%03d Hz\r\n", (int)Instance, (int)out_value.out_int,
 800c8c2:	001e      	movs	r6, r3
 800c8c4:	4a22      	ldr	r2, [pc, #136]	@ (800c950 <Gyro_Sensor_Handler+0x18c>)
 800c8c6:	2380      	movs	r3, #128	@ 0x80
 800c8c8:	0059      	lsls	r1, r3, #1
 800c8ca:	481a      	ldr	r0, [pc, #104]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c8cc:	9601      	str	r6, [sp, #4]
 800c8ce:	9500      	str	r5, [sp, #0]
 800c8d0:	0023      	movs	r3, r4
 800c8d2:	f000 f9e3 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800c8d6:	4a17      	ldr	r2, [pc, #92]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c8d8:	4b18      	ldr	r3, [pc, #96]	@ (800c93c <Gyro_Sensor_Handler+0x178>)
 800c8da:	0011      	movs	r1, r2
 800c8dc:	0018      	movs	r0, r3
 800c8de:	f000 f9cd 	bl	800cc7c <iprintf>

    if (IKS02A1_MOTION_SENSOR_GetFullScale(Instance, MOTION_GYRO, &fullScale))
 800c8e2:	2328      	movs	r3, #40	@ 0x28
 800c8e4:	18fa      	adds	r2, r7, r3
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2101      	movs	r1, #1
 800c8ea:	0018      	movs	r0, r3
 800c8ec:	f7fa ff7e 	bl	80077ec <IKS02A1_MOTION_SENSOR_GetFullScale>
 800c8f0:	1e03      	subs	r3, r0, #0
 800c8f2:	d007      	beq.n	800c904 <Gyro_Sensor_Handler+0x140>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "FS[%d]: ERROR\r\n", (int)Instance);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	4a17      	ldr	r2, [pc, #92]	@ (800c954 <Gyro_Sensor_Handler+0x190>)
 800c8f8:	2180      	movs	r1, #128	@ 0x80
 800c8fa:	0049      	lsls	r1, r1, #1
 800c8fc:	480d      	ldr	r0, [pc, #52]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c8fe:	f000 f9cd 	bl	800cc9c <sniprintf>
 800c902:	e009      	b.n	800c918 <Gyro_Sensor_Handler+0x154>
    }
    else
    {
      snprintf(dataOut, MAX_BUF_SIZE, "FS[%d]: %d dps\r\n", (int)Instance, (int)fullScale);
 800c904:	687c      	ldr	r4, [r7, #4]
 800c906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c908:	4a13      	ldr	r2, [pc, #76]	@ (800c958 <Gyro_Sensor_Handler+0x194>)
 800c90a:	2180      	movs	r1, #128	@ 0x80
 800c90c:	0049      	lsls	r1, r1, #1
 800c90e:	4809      	ldr	r0, [pc, #36]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c910:	9300      	str	r3, [sp, #0]
 800c912:	0023      	movs	r3, r4
 800c914:	f000 f9c2 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800c918:	4a06      	ldr	r2, [pc, #24]	@ (800c934 <Gyro_Sensor_Handler+0x170>)
 800c91a:	4b08      	ldr	r3, [pc, #32]	@ (800c93c <Gyro_Sensor_Handler+0x178>)
 800c91c:	0011      	movs	r1, r2
 800c91e:	0018      	movs	r0, r3
 800c920:	f000 f9ac 	bl	800cc7c <iprintf>
  }
}
 800c924:	46c0      	nop			@ (mov r8, r8)
 800c926:	46bd      	mov	sp, r7
 800c928:	b00c      	add	sp, #48	@ 0x30
 800c92a:	bc80      	pop	{r7}
 800c92c:	46b8      	mov	r8, r7
 800c92e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c930:	0800ee10 	.word	0x0800ee10
 800c934:	200003cc 	.word	0x200003cc
 800c938:	0800ee24 	.word	0x0800ee24
 800c93c:	0800eccc 	.word	0x0800eccc
 800c940:	20000101 	.word	0x20000101
 800c944:	0800ed9c 	.word	0x0800ed9c
 800c948:	0800edb0 	.word	0x0800edb0
 800c94c:	0800edc4 	.word	0x0800edc4
 800c950:	0800edd8 	.word	0x0800edd8
 800c954:	0800edf0 	.word	0x0800edf0
 800c958:	0800ee54 	.word	0x0800ee54

0800c95c <Magneto_Sensor_Handler>:
  * @brief  Handles the magneto axes data getting/sending
  * @param  Instance the device instance
  * @retval None
  */
static void Magneto_Sensor_Handler(uint32_t Instance)
{
 800c95c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c95e:	46c6      	mov	lr, r8
 800c960:	b500      	push	{lr}
 800c962:	b092      	sub	sp, #72	@ 0x48
 800c964:	af06      	add	r7, sp, #24
 800c966:	6078      	str	r0, [r7, #4]
  int32_t fullScale;
  IKS02A1_MOTION_SENSOR_Axes_t magnetic_field;
  displayFloatToInt_t out_value;
  uint8_t whoami;

  if (IKS02A1_MOTION_SENSOR_GetAxes(Instance, MOTION_MAGNETO, &magnetic_field))
 800c968:	231c      	movs	r3, #28
 800c96a:	18fa      	adds	r2, r7, r3
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2104      	movs	r1, #4
 800c970:	0018      	movs	r0, r3
 800c972:	f7fa feb3 	bl	80076dc <IKS02A1_MOTION_SENSOR_GetAxes>
 800c976:	1e03      	subs	r3, r0, #0
 800c978:	d007      	beq.n	800c98a <Magneto_Sensor_Handler+0x2e>
  {
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nMAG[%d]: Error\r\n", (int)Instance);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	4a52      	ldr	r2, [pc, #328]	@ (800cac8 <Magneto_Sensor_Handler+0x16c>)
 800c97e:	2180      	movs	r1, #128	@ 0x80
 800c980:	0049      	lsls	r1, r1, #1
 800c982:	4852      	ldr	r0, [pc, #328]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800c984:	f000 f98a 	bl	800cc9c <sniprintf>
 800c988:	e01a      	b.n	800c9c0 <Magneto_Sensor_Handler+0x64>
  }
  else
  {
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nMAG_X[%d]: %d, MAG_Y[%d]: %d, MAG_Z[%d]: %d\r\n", (int)Instance,
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	4698      	mov	r8, r3
             (int)magnetic_field.x, (int)Instance, (int)magnetic_field.y, (int)Instance, (int)magnetic_field.z);
 800c98e:	251c      	movs	r5, #28
 800c990:	197b      	adds	r3, r7, r5
 800c992:	681a      	ldr	r2, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nMAG_X[%d]: %d, MAG_Y[%d]: %d, MAG_Z[%d]: %d\r\n", (int)Instance,
 800c994:	6879      	ldr	r1, [r7, #4]
             (int)magnetic_field.x, (int)Instance, (int)magnetic_field.y, (int)Instance, (int)magnetic_field.z);
 800c996:	197b      	adds	r3, r7, r5
 800c998:	6858      	ldr	r0, [r3, #4]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nMAG_X[%d]: %d, MAG_Y[%d]: %d, MAG_Z[%d]: %d\r\n", (int)Instance,
 800c99a:	687c      	ldr	r4, [r7, #4]
             (int)magnetic_field.x, (int)Instance, (int)magnetic_field.y, (int)Instance, (int)magnetic_field.z);
 800c99c:	197b      	adds	r3, r7, r5
 800c99e:	689b      	ldr	r3, [r3, #8]
    snprintf(dataOut, MAX_BUF_SIZE, "\r\nMAG_X[%d]: %d, MAG_Y[%d]: %d, MAG_Z[%d]: %d\r\n", (int)Instance,
 800c9a0:	4d4b      	ldr	r5, [pc, #300]	@ (800cad0 <Magneto_Sensor_Handler+0x174>)
 800c9a2:	46ac      	mov	ip, r5
 800c9a4:	2580      	movs	r5, #128	@ 0x80
 800c9a6:	006e      	lsls	r6, r5, #1
 800c9a8:	4d48      	ldr	r5, [pc, #288]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800c9aa:	9304      	str	r3, [sp, #16]
 800c9ac:	9403      	str	r4, [sp, #12]
 800c9ae:	9002      	str	r0, [sp, #8]
 800c9b0:	9101      	str	r1, [sp, #4]
 800c9b2:	9200      	str	r2, [sp, #0]
 800c9b4:	4643      	mov	r3, r8
 800c9b6:	4662      	mov	r2, ip
 800c9b8:	0031      	movs	r1, r6
 800c9ba:	0028      	movs	r0, r5
 800c9bc:	f000 f96e 	bl	800cc9c <sniprintf>
  }

  printf("%s", dataOut);
 800c9c0:	4a42      	ldr	r2, [pc, #264]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800c9c2:	4b44      	ldr	r3, [pc, #272]	@ (800cad4 <Magneto_Sensor_Handler+0x178>)
 800c9c4:	0011      	movs	r1, r2
 800c9c6:	0018      	movs	r0, r3
 800c9c8:	f000 f958 	bl	800cc7c <iprintf>

  if (verbose == 1)
 800c9cc:	4b42      	ldr	r3, [pc, #264]	@ (800cad8 <Magneto_Sensor_Handler+0x17c>)
 800c9ce:	781b      	ldrb	r3, [r3, #0]
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d173      	bne.n	800cabc <Magneto_Sensor_Handler+0x160>
  {
    if (IKS02A1_MOTION_SENSOR_ReadID(Instance, &whoami))
 800c9d4:	230f      	movs	r3, #15
 800c9d6:	18fa      	adds	r2, r7, r3
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	0011      	movs	r1, r2
 800c9dc:	0018      	movs	r0, r3
 800c9de:	f7fa fe53 	bl	8007688 <IKS02A1_MOTION_SENSOR_ReadID>
 800c9e2:	1e03      	subs	r3, r0, #0
 800c9e4:	d007      	beq.n	800c9f6 <Magneto_Sensor_Handler+0x9a>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "WHOAMI[%d]: Error\r\n", (int)Instance);
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a3c      	ldr	r2, [pc, #240]	@ (800cadc <Magneto_Sensor_Handler+0x180>)
 800c9ea:	2180      	movs	r1, #128	@ 0x80
 800c9ec:	0049      	lsls	r1, r1, #1
 800c9ee:	4837      	ldr	r0, [pc, #220]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800c9f0:	f000 f954 	bl	800cc9c <sniprintf>
 800c9f4:	e00c      	b.n	800ca10 <Magneto_Sensor_Handler+0xb4>
    }
    else
    {
      snprintf(dataOut, MAX_BUF_SIZE, "WHOAMI[%d]: 0x%x\r\n", (int)Instance, (int)whoami);
 800c9f6:	687c      	ldr	r4, [r7, #4]
 800c9f8:	230f      	movs	r3, #15
 800c9fa:	18fb      	adds	r3, r7, r3
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	001d      	movs	r5, r3
 800ca00:	4a37      	ldr	r2, [pc, #220]	@ (800cae0 <Magneto_Sensor_Handler+0x184>)
 800ca02:	2380      	movs	r3, #128	@ 0x80
 800ca04:	0059      	lsls	r1, r3, #1
 800ca06:	4831      	ldr	r0, [pc, #196]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800ca08:	9500      	str	r5, [sp, #0]
 800ca0a:	0023      	movs	r3, r4
 800ca0c:	f000 f946 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800ca10:	4a2e      	ldr	r2, [pc, #184]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800ca12:	4b30      	ldr	r3, [pc, #192]	@ (800cad4 <Magneto_Sensor_Handler+0x178>)
 800ca14:	0011      	movs	r1, r2
 800ca16:	0018      	movs	r0, r3
 800ca18:	f000 f930 	bl	800cc7c <iprintf>

    if (IKS02A1_MOTION_SENSOR_GetOutputDataRate(Instance, MOTION_MAGNETO, &odr))
 800ca1c:	232c      	movs	r3, #44	@ 0x2c
 800ca1e:	18fa      	adds	r2, r7, r3
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2104      	movs	r1, #4
 800ca24:	0018      	movs	r0, r3
 800ca26:	f7fa fe9d 	bl	8007764 <IKS02A1_MOTION_SENSOR_GetOutputDataRate>
 800ca2a:	1e03      	subs	r3, r0, #0
 800ca2c:	d007      	beq.n	800ca3e <Magneto_Sensor_Handler+0xe2>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: ERROR\r\n", (int)Instance);
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	4a2c      	ldr	r2, [pc, #176]	@ (800cae4 <Magneto_Sensor_Handler+0x188>)
 800ca32:	2180      	movs	r1, #128	@ 0x80
 800ca34:	0049      	lsls	r1, r1, #1
 800ca36:	4825      	ldr	r0, [pc, #148]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800ca38:	f000 f930 	bl	800cc9c <sniprintf>
 800ca3c:	e017      	b.n	800ca6e <Magneto_Sensor_Handler+0x112>
    }
    else
    {
      floatToInt(odr, &out_value, 3);
 800ca3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca40:	2510      	movs	r5, #16
 800ca42:	1979      	adds	r1, r7, r5
 800ca44:	2203      	movs	r2, #3
 800ca46:	1c18      	adds	r0, r3, #0
 800ca48:	f7ff fd76 	bl	800c538 <floatToInt>
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: %d.%03d Hz\r\n", (int)Instance, (int)out_value.out_int,
 800ca4c:	687c      	ldr	r4, [r7, #4]
 800ca4e:	002a      	movs	r2, r5
 800ca50:	18bb      	adds	r3, r7, r2
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	001d      	movs	r5, r3
               (int)out_value.out_dec);
 800ca56:	18bb      	adds	r3, r7, r2
 800ca58:	689b      	ldr	r3, [r3, #8]
      snprintf(dataOut, MAX_BUF_SIZE, "ODR[%d]: %d.%03d Hz\r\n", (int)Instance, (int)out_value.out_int,
 800ca5a:	001e      	movs	r6, r3
 800ca5c:	4a22      	ldr	r2, [pc, #136]	@ (800cae8 <Magneto_Sensor_Handler+0x18c>)
 800ca5e:	2380      	movs	r3, #128	@ 0x80
 800ca60:	0059      	lsls	r1, r3, #1
 800ca62:	481a      	ldr	r0, [pc, #104]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800ca64:	9601      	str	r6, [sp, #4]
 800ca66:	9500      	str	r5, [sp, #0]
 800ca68:	0023      	movs	r3, r4
 800ca6a:	f000 f917 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800ca6e:	4a17      	ldr	r2, [pc, #92]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800ca70:	4b18      	ldr	r3, [pc, #96]	@ (800cad4 <Magneto_Sensor_Handler+0x178>)
 800ca72:	0011      	movs	r1, r2
 800ca74:	0018      	movs	r0, r3
 800ca76:	f000 f901 	bl	800cc7c <iprintf>

    if (IKS02A1_MOTION_SENSOR_GetFullScale(Instance, MOTION_MAGNETO, &fullScale))
 800ca7a:	2328      	movs	r3, #40	@ 0x28
 800ca7c:	18fa      	adds	r2, r7, r3
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	2104      	movs	r1, #4
 800ca82:	0018      	movs	r0, r3
 800ca84:	f7fa feb2 	bl	80077ec <IKS02A1_MOTION_SENSOR_GetFullScale>
 800ca88:	1e03      	subs	r3, r0, #0
 800ca8a:	d007      	beq.n	800ca9c <Magneto_Sensor_Handler+0x140>
    {
      snprintf(dataOut, MAX_BUF_SIZE, "FS[%d]: ERROR\r\n", (int)Instance);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	4a17      	ldr	r2, [pc, #92]	@ (800caec <Magneto_Sensor_Handler+0x190>)
 800ca90:	2180      	movs	r1, #128	@ 0x80
 800ca92:	0049      	lsls	r1, r1, #1
 800ca94:	480d      	ldr	r0, [pc, #52]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800ca96:	f000 f901 	bl	800cc9c <sniprintf>
 800ca9a:	e009      	b.n	800cab0 <Magneto_Sensor_Handler+0x154>
    }
    else
    {
      snprintf(dataOut, MAX_BUF_SIZE, "FS[%d]: %d gauss\r\n", (int)Instance, (int)fullScale);
 800ca9c:	687c      	ldr	r4, [r7, #4]
 800ca9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caa0:	4a13      	ldr	r2, [pc, #76]	@ (800caf0 <Magneto_Sensor_Handler+0x194>)
 800caa2:	2180      	movs	r1, #128	@ 0x80
 800caa4:	0049      	lsls	r1, r1, #1
 800caa6:	4809      	ldr	r0, [pc, #36]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800caa8:	9300      	str	r3, [sp, #0]
 800caaa:	0023      	movs	r3, r4
 800caac:	f000 f8f6 	bl	800cc9c <sniprintf>
    }

    printf("%s", dataOut);
 800cab0:	4a06      	ldr	r2, [pc, #24]	@ (800cacc <Magneto_Sensor_Handler+0x170>)
 800cab2:	4b08      	ldr	r3, [pc, #32]	@ (800cad4 <Magneto_Sensor_Handler+0x178>)
 800cab4:	0011      	movs	r1, r2
 800cab6:	0018      	movs	r0, r3
 800cab8:	f000 f8e0 	bl	800cc7c <iprintf>
  }
}
 800cabc:	46c0      	nop			@ (mov r8, r8)
 800cabe:	46bd      	mov	sp, r7
 800cac0:	b00c      	add	sp, #48	@ 0x30
 800cac2:	bc80      	pop	{r7}
 800cac4:	46b8      	mov	r8, r7
 800cac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cac8:	0800ee68 	.word	0x0800ee68
 800cacc:	200003cc 	.word	0x200003cc
 800cad0:	0800ee7c 	.word	0x0800ee7c
 800cad4:	0800eccc 	.word	0x0800eccc
 800cad8:	20000101 	.word	0x20000101
 800cadc:	0800ed9c 	.word	0x0800ed9c
 800cae0:	0800edb0 	.word	0x0800edb0
 800cae4:	0800edc4 	.word	0x0800edc4
 800cae8:	0800edd8 	.word	0x0800edd8
 800caec:	0800edf0 	.word	0x0800edf0
 800caf0:	0800eeac 	.word	0x0800eeac

0800caf4 <std>:
 800caf4:	2300      	movs	r3, #0
 800caf6:	b510      	push	{r4, lr}
 800caf8:	0004      	movs	r4, r0
 800cafa:	6003      	str	r3, [r0, #0]
 800cafc:	6043      	str	r3, [r0, #4]
 800cafe:	6083      	str	r3, [r0, #8]
 800cb00:	8181      	strh	r1, [r0, #12]
 800cb02:	6643      	str	r3, [r0, #100]	@ 0x64
 800cb04:	81c2      	strh	r2, [r0, #14]
 800cb06:	6103      	str	r3, [r0, #16]
 800cb08:	6143      	str	r3, [r0, #20]
 800cb0a:	6183      	str	r3, [r0, #24]
 800cb0c:	0019      	movs	r1, r3
 800cb0e:	2208      	movs	r2, #8
 800cb10:	305c      	adds	r0, #92	@ 0x5c
 800cb12:	f000 f943 	bl	800cd9c <memset>
 800cb16:	4b0b      	ldr	r3, [pc, #44]	@ (800cb44 <std+0x50>)
 800cb18:	6224      	str	r4, [r4, #32]
 800cb1a:	6263      	str	r3, [r4, #36]	@ 0x24
 800cb1c:	4b0a      	ldr	r3, [pc, #40]	@ (800cb48 <std+0x54>)
 800cb1e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cb20:	4b0a      	ldr	r3, [pc, #40]	@ (800cb4c <std+0x58>)
 800cb22:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cb24:	4b0a      	ldr	r3, [pc, #40]	@ (800cb50 <std+0x5c>)
 800cb26:	6323      	str	r3, [r4, #48]	@ 0x30
 800cb28:	4b0a      	ldr	r3, [pc, #40]	@ (800cb54 <std+0x60>)
 800cb2a:	429c      	cmp	r4, r3
 800cb2c:	d005      	beq.n	800cb3a <std+0x46>
 800cb2e:	4b0a      	ldr	r3, [pc, #40]	@ (800cb58 <std+0x64>)
 800cb30:	429c      	cmp	r4, r3
 800cb32:	d002      	beq.n	800cb3a <std+0x46>
 800cb34:	4b09      	ldr	r3, [pc, #36]	@ (800cb5c <std+0x68>)
 800cb36:	429c      	cmp	r4, r3
 800cb38:	d103      	bne.n	800cb42 <std+0x4e>
 800cb3a:	0020      	movs	r0, r4
 800cb3c:	3058      	adds	r0, #88	@ 0x58
 800cb3e:	f000 f9ad 	bl	800ce9c <__retarget_lock_init_recursive>
 800cb42:	bd10      	pop	{r4, pc}
 800cb44:	0800cd05 	.word	0x0800cd05
 800cb48:	0800cd2d 	.word	0x0800cd2d
 800cb4c:	0800cd65 	.word	0x0800cd65
 800cb50:	0800cd91 	.word	0x0800cd91
 800cb54:	200004d0 	.word	0x200004d0
 800cb58:	20000538 	.word	0x20000538
 800cb5c:	200005a0 	.word	0x200005a0

0800cb60 <stdio_exit_handler>:
 800cb60:	b510      	push	{r4, lr}
 800cb62:	4a03      	ldr	r2, [pc, #12]	@ (800cb70 <stdio_exit_handler+0x10>)
 800cb64:	4903      	ldr	r1, [pc, #12]	@ (800cb74 <stdio_exit_handler+0x14>)
 800cb66:	4804      	ldr	r0, [pc, #16]	@ (800cb78 <stdio_exit_handler+0x18>)
 800cb68:	f000 f86c 	bl	800cc44 <_fwalk_sglue>
 800cb6c:	bd10      	pop	{r4, pc}
 800cb6e:	46c0      	nop			@ (mov r8, r8)
 800cb70:	20000104 	.word	0x20000104
 800cb74:	0800d9e9 	.word	0x0800d9e9
 800cb78:	20000114 	.word	0x20000114

0800cb7c <cleanup_stdio>:
 800cb7c:	6841      	ldr	r1, [r0, #4]
 800cb7e:	4b0b      	ldr	r3, [pc, #44]	@ (800cbac <cleanup_stdio+0x30>)
 800cb80:	b510      	push	{r4, lr}
 800cb82:	0004      	movs	r4, r0
 800cb84:	4299      	cmp	r1, r3
 800cb86:	d001      	beq.n	800cb8c <cleanup_stdio+0x10>
 800cb88:	f000 ff2e 	bl	800d9e8 <_fflush_r>
 800cb8c:	68a1      	ldr	r1, [r4, #8]
 800cb8e:	4b08      	ldr	r3, [pc, #32]	@ (800cbb0 <cleanup_stdio+0x34>)
 800cb90:	4299      	cmp	r1, r3
 800cb92:	d002      	beq.n	800cb9a <cleanup_stdio+0x1e>
 800cb94:	0020      	movs	r0, r4
 800cb96:	f000 ff27 	bl	800d9e8 <_fflush_r>
 800cb9a:	68e1      	ldr	r1, [r4, #12]
 800cb9c:	4b05      	ldr	r3, [pc, #20]	@ (800cbb4 <cleanup_stdio+0x38>)
 800cb9e:	4299      	cmp	r1, r3
 800cba0:	d002      	beq.n	800cba8 <cleanup_stdio+0x2c>
 800cba2:	0020      	movs	r0, r4
 800cba4:	f000 ff20 	bl	800d9e8 <_fflush_r>
 800cba8:	bd10      	pop	{r4, pc}
 800cbaa:	46c0      	nop			@ (mov r8, r8)
 800cbac:	200004d0 	.word	0x200004d0
 800cbb0:	20000538 	.word	0x20000538
 800cbb4:	200005a0 	.word	0x200005a0

0800cbb8 <global_stdio_init.part.0>:
 800cbb8:	b510      	push	{r4, lr}
 800cbba:	4b09      	ldr	r3, [pc, #36]	@ (800cbe0 <global_stdio_init.part.0+0x28>)
 800cbbc:	4a09      	ldr	r2, [pc, #36]	@ (800cbe4 <global_stdio_init.part.0+0x2c>)
 800cbbe:	2104      	movs	r1, #4
 800cbc0:	601a      	str	r2, [r3, #0]
 800cbc2:	4809      	ldr	r0, [pc, #36]	@ (800cbe8 <global_stdio_init.part.0+0x30>)
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	f7ff ff95 	bl	800caf4 <std>
 800cbca:	2201      	movs	r2, #1
 800cbcc:	2109      	movs	r1, #9
 800cbce:	4807      	ldr	r0, [pc, #28]	@ (800cbec <global_stdio_init.part.0+0x34>)
 800cbd0:	f7ff ff90 	bl	800caf4 <std>
 800cbd4:	2202      	movs	r2, #2
 800cbd6:	2112      	movs	r1, #18
 800cbd8:	4805      	ldr	r0, [pc, #20]	@ (800cbf0 <global_stdio_init.part.0+0x38>)
 800cbda:	f7ff ff8b 	bl	800caf4 <std>
 800cbde:	bd10      	pop	{r4, pc}
 800cbe0:	20000608 	.word	0x20000608
 800cbe4:	0800cb61 	.word	0x0800cb61
 800cbe8:	200004d0 	.word	0x200004d0
 800cbec:	20000538 	.word	0x20000538
 800cbf0:	200005a0 	.word	0x200005a0

0800cbf4 <__sfp_lock_acquire>:
 800cbf4:	b510      	push	{r4, lr}
 800cbf6:	4802      	ldr	r0, [pc, #8]	@ (800cc00 <__sfp_lock_acquire+0xc>)
 800cbf8:	f000 f951 	bl	800ce9e <__retarget_lock_acquire_recursive>
 800cbfc:	bd10      	pop	{r4, pc}
 800cbfe:	46c0      	nop			@ (mov r8, r8)
 800cc00:	20000611 	.word	0x20000611

0800cc04 <__sfp_lock_release>:
 800cc04:	b510      	push	{r4, lr}
 800cc06:	4802      	ldr	r0, [pc, #8]	@ (800cc10 <__sfp_lock_release+0xc>)
 800cc08:	f000 f94a 	bl	800cea0 <__retarget_lock_release_recursive>
 800cc0c:	bd10      	pop	{r4, pc}
 800cc0e:	46c0      	nop			@ (mov r8, r8)
 800cc10:	20000611 	.word	0x20000611

0800cc14 <__sinit>:
 800cc14:	b510      	push	{r4, lr}
 800cc16:	0004      	movs	r4, r0
 800cc18:	f7ff ffec 	bl	800cbf4 <__sfp_lock_acquire>
 800cc1c:	6a23      	ldr	r3, [r4, #32]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d002      	beq.n	800cc28 <__sinit+0x14>
 800cc22:	f7ff ffef 	bl	800cc04 <__sfp_lock_release>
 800cc26:	bd10      	pop	{r4, pc}
 800cc28:	4b04      	ldr	r3, [pc, #16]	@ (800cc3c <__sinit+0x28>)
 800cc2a:	6223      	str	r3, [r4, #32]
 800cc2c:	4b04      	ldr	r3, [pc, #16]	@ (800cc40 <__sinit+0x2c>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d1f6      	bne.n	800cc22 <__sinit+0xe>
 800cc34:	f7ff ffc0 	bl	800cbb8 <global_stdio_init.part.0>
 800cc38:	e7f3      	b.n	800cc22 <__sinit+0xe>
 800cc3a:	46c0      	nop			@ (mov r8, r8)
 800cc3c:	0800cb7d 	.word	0x0800cb7d
 800cc40:	20000608 	.word	0x20000608

0800cc44 <_fwalk_sglue>:
 800cc44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc46:	0014      	movs	r4, r2
 800cc48:	2600      	movs	r6, #0
 800cc4a:	9000      	str	r0, [sp, #0]
 800cc4c:	9101      	str	r1, [sp, #4]
 800cc4e:	68a5      	ldr	r5, [r4, #8]
 800cc50:	6867      	ldr	r7, [r4, #4]
 800cc52:	3f01      	subs	r7, #1
 800cc54:	d504      	bpl.n	800cc60 <_fwalk_sglue+0x1c>
 800cc56:	6824      	ldr	r4, [r4, #0]
 800cc58:	2c00      	cmp	r4, #0
 800cc5a:	d1f8      	bne.n	800cc4e <_fwalk_sglue+0xa>
 800cc5c:	0030      	movs	r0, r6
 800cc5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cc60:	89ab      	ldrh	r3, [r5, #12]
 800cc62:	2b01      	cmp	r3, #1
 800cc64:	d908      	bls.n	800cc78 <_fwalk_sglue+0x34>
 800cc66:	220e      	movs	r2, #14
 800cc68:	5eab      	ldrsh	r3, [r5, r2]
 800cc6a:	3301      	adds	r3, #1
 800cc6c:	d004      	beq.n	800cc78 <_fwalk_sglue+0x34>
 800cc6e:	0029      	movs	r1, r5
 800cc70:	9800      	ldr	r0, [sp, #0]
 800cc72:	9b01      	ldr	r3, [sp, #4]
 800cc74:	4798      	blx	r3
 800cc76:	4306      	orrs	r6, r0
 800cc78:	3568      	adds	r5, #104	@ 0x68
 800cc7a:	e7ea      	b.n	800cc52 <_fwalk_sglue+0xe>

0800cc7c <iprintf>:
 800cc7c:	b40f      	push	{r0, r1, r2, r3}
 800cc7e:	b507      	push	{r0, r1, r2, lr}
 800cc80:	4905      	ldr	r1, [pc, #20]	@ (800cc98 <iprintf+0x1c>)
 800cc82:	ab04      	add	r3, sp, #16
 800cc84:	6808      	ldr	r0, [r1, #0]
 800cc86:	cb04      	ldmia	r3!, {r2}
 800cc88:	6881      	ldr	r1, [r0, #8]
 800cc8a:	9301      	str	r3, [sp, #4]
 800cc8c:	f000 fb8c 	bl	800d3a8 <_vfiprintf_r>
 800cc90:	b003      	add	sp, #12
 800cc92:	bc08      	pop	{r3}
 800cc94:	b004      	add	sp, #16
 800cc96:	4718      	bx	r3
 800cc98:	20000110 	.word	0x20000110

0800cc9c <sniprintf>:
 800cc9c:	b40c      	push	{r2, r3}
 800cc9e:	b530      	push	{r4, r5, lr}
 800cca0:	4b17      	ldr	r3, [pc, #92]	@ (800cd00 <sniprintf+0x64>)
 800cca2:	000c      	movs	r4, r1
 800cca4:	681d      	ldr	r5, [r3, #0]
 800cca6:	b09d      	sub	sp, #116	@ 0x74
 800cca8:	2900      	cmp	r1, #0
 800ccaa:	da08      	bge.n	800ccbe <sniprintf+0x22>
 800ccac:	238b      	movs	r3, #139	@ 0x8b
 800ccae:	2001      	movs	r0, #1
 800ccb0:	602b      	str	r3, [r5, #0]
 800ccb2:	4240      	negs	r0, r0
 800ccb4:	b01d      	add	sp, #116	@ 0x74
 800ccb6:	bc30      	pop	{r4, r5}
 800ccb8:	bc08      	pop	{r3}
 800ccba:	b002      	add	sp, #8
 800ccbc:	4718      	bx	r3
 800ccbe:	2382      	movs	r3, #130	@ 0x82
 800ccc0:	466a      	mov	r2, sp
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	8293      	strh	r3, [r2, #20]
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9002      	str	r0, [sp, #8]
 800ccca:	9006      	str	r0, [sp, #24]
 800cccc:	4299      	cmp	r1, r3
 800ccce:	d000      	beq.n	800ccd2 <sniprintf+0x36>
 800ccd0:	1e4b      	subs	r3, r1, #1
 800ccd2:	9304      	str	r3, [sp, #16]
 800ccd4:	9307      	str	r3, [sp, #28]
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	466a      	mov	r2, sp
 800ccda:	425b      	negs	r3, r3
 800ccdc:	82d3      	strh	r3, [r2, #22]
 800ccde:	0028      	movs	r0, r5
 800cce0:	ab21      	add	r3, sp, #132	@ 0x84
 800cce2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cce4:	a902      	add	r1, sp, #8
 800cce6:	9301      	str	r3, [sp, #4]
 800cce8:	f000 fa38 	bl	800d15c <_svfiprintf_r>
 800ccec:	1c43      	adds	r3, r0, #1
 800ccee:	da01      	bge.n	800ccf4 <sniprintf+0x58>
 800ccf0:	238b      	movs	r3, #139	@ 0x8b
 800ccf2:	602b      	str	r3, [r5, #0]
 800ccf4:	2c00      	cmp	r4, #0
 800ccf6:	d0dd      	beq.n	800ccb4 <sniprintf+0x18>
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	9b02      	ldr	r3, [sp, #8]
 800ccfc:	701a      	strb	r2, [r3, #0]
 800ccfe:	e7d9      	b.n	800ccb4 <sniprintf+0x18>
 800cd00:	20000110 	.word	0x20000110

0800cd04 <__sread>:
 800cd04:	b570      	push	{r4, r5, r6, lr}
 800cd06:	000c      	movs	r4, r1
 800cd08:	250e      	movs	r5, #14
 800cd0a:	5f49      	ldrsh	r1, [r1, r5]
 800cd0c:	f000 f874 	bl	800cdf8 <_read_r>
 800cd10:	2800      	cmp	r0, #0
 800cd12:	db03      	blt.n	800cd1c <__sread+0x18>
 800cd14:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800cd16:	181b      	adds	r3, r3, r0
 800cd18:	6563      	str	r3, [r4, #84]	@ 0x54
 800cd1a:	bd70      	pop	{r4, r5, r6, pc}
 800cd1c:	89a3      	ldrh	r3, [r4, #12]
 800cd1e:	4a02      	ldr	r2, [pc, #8]	@ (800cd28 <__sread+0x24>)
 800cd20:	4013      	ands	r3, r2
 800cd22:	81a3      	strh	r3, [r4, #12]
 800cd24:	e7f9      	b.n	800cd1a <__sread+0x16>
 800cd26:	46c0      	nop			@ (mov r8, r8)
 800cd28:	ffffefff 	.word	0xffffefff

0800cd2c <__swrite>:
 800cd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd2e:	001f      	movs	r7, r3
 800cd30:	898b      	ldrh	r3, [r1, #12]
 800cd32:	0005      	movs	r5, r0
 800cd34:	000c      	movs	r4, r1
 800cd36:	0016      	movs	r6, r2
 800cd38:	05db      	lsls	r3, r3, #23
 800cd3a:	d505      	bpl.n	800cd48 <__swrite+0x1c>
 800cd3c:	230e      	movs	r3, #14
 800cd3e:	5ec9      	ldrsh	r1, [r1, r3]
 800cd40:	2200      	movs	r2, #0
 800cd42:	2302      	movs	r3, #2
 800cd44:	f000 f844 	bl	800cdd0 <_lseek_r>
 800cd48:	89a3      	ldrh	r3, [r4, #12]
 800cd4a:	4a05      	ldr	r2, [pc, #20]	@ (800cd60 <__swrite+0x34>)
 800cd4c:	0028      	movs	r0, r5
 800cd4e:	4013      	ands	r3, r2
 800cd50:	81a3      	strh	r3, [r4, #12]
 800cd52:	0032      	movs	r2, r6
 800cd54:	230e      	movs	r3, #14
 800cd56:	5ee1      	ldrsh	r1, [r4, r3]
 800cd58:	003b      	movs	r3, r7
 800cd5a:	f000 f861 	bl	800ce20 <_write_r>
 800cd5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd60:	ffffefff 	.word	0xffffefff

0800cd64 <__sseek>:
 800cd64:	b570      	push	{r4, r5, r6, lr}
 800cd66:	000c      	movs	r4, r1
 800cd68:	250e      	movs	r5, #14
 800cd6a:	5f49      	ldrsh	r1, [r1, r5]
 800cd6c:	f000 f830 	bl	800cdd0 <_lseek_r>
 800cd70:	89a3      	ldrh	r3, [r4, #12]
 800cd72:	1c42      	adds	r2, r0, #1
 800cd74:	d103      	bne.n	800cd7e <__sseek+0x1a>
 800cd76:	4a05      	ldr	r2, [pc, #20]	@ (800cd8c <__sseek+0x28>)
 800cd78:	4013      	ands	r3, r2
 800cd7a:	81a3      	strh	r3, [r4, #12]
 800cd7c:	bd70      	pop	{r4, r5, r6, pc}
 800cd7e:	2280      	movs	r2, #128	@ 0x80
 800cd80:	0152      	lsls	r2, r2, #5
 800cd82:	4313      	orrs	r3, r2
 800cd84:	81a3      	strh	r3, [r4, #12]
 800cd86:	6560      	str	r0, [r4, #84]	@ 0x54
 800cd88:	e7f8      	b.n	800cd7c <__sseek+0x18>
 800cd8a:	46c0      	nop			@ (mov r8, r8)
 800cd8c:	ffffefff 	.word	0xffffefff

0800cd90 <__sclose>:
 800cd90:	b510      	push	{r4, lr}
 800cd92:	230e      	movs	r3, #14
 800cd94:	5ec9      	ldrsh	r1, [r1, r3]
 800cd96:	f000 f809 	bl	800cdac <_close_r>
 800cd9a:	bd10      	pop	{r4, pc}

0800cd9c <memset>:
 800cd9c:	0003      	movs	r3, r0
 800cd9e:	1882      	adds	r2, r0, r2
 800cda0:	4293      	cmp	r3, r2
 800cda2:	d100      	bne.n	800cda6 <memset+0xa>
 800cda4:	4770      	bx	lr
 800cda6:	7019      	strb	r1, [r3, #0]
 800cda8:	3301      	adds	r3, #1
 800cdaa:	e7f9      	b.n	800cda0 <memset+0x4>

0800cdac <_close_r>:
 800cdac:	2300      	movs	r3, #0
 800cdae:	b570      	push	{r4, r5, r6, lr}
 800cdb0:	4d06      	ldr	r5, [pc, #24]	@ (800cdcc <_close_r+0x20>)
 800cdb2:	0004      	movs	r4, r0
 800cdb4:	0008      	movs	r0, r1
 800cdb6:	602b      	str	r3, [r5, #0]
 800cdb8:	f7f6 fb85 	bl	80034c6 <_close>
 800cdbc:	1c43      	adds	r3, r0, #1
 800cdbe:	d103      	bne.n	800cdc8 <_close_r+0x1c>
 800cdc0:	682b      	ldr	r3, [r5, #0]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d000      	beq.n	800cdc8 <_close_r+0x1c>
 800cdc6:	6023      	str	r3, [r4, #0]
 800cdc8:	bd70      	pop	{r4, r5, r6, pc}
 800cdca:	46c0      	nop			@ (mov r8, r8)
 800cdcc:	2000060c 	.word	0x2000060c

0800cdd0 <_lseek_r>:
 800cdd0:	b570      	push	{r4, r5, r6, lr}
 800cdd2:	0004      	movs	r4, r0
 800cdd4:	0008      	movs	r0, r1
 800cdd6:	0011      	movs	r1, r2
 800cdd8:	001a      	movs	r2, r3
 800cdda:	2300      	movs	r3, #0
 800cddc:	4d05      	ldr	r5, [pc, #20]	@ (800cdf4 <_lseek_r+0x24>)
 800cdde:	602b      	str	r3, [r5, #0]
 800cde0:	f7f6 fb92 	bl	8003508 <_lseek>
 800cde4:	1c43      	adds	r3, r0, #1
 800cde6:	d103      	bne.n	800cdf0 <_lseek_r+0x20>
 800cde8:	682b      	ldr	r3, [r5, #0]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d000      	beq.n	800cdf0 <_lseek_r+0x20>
 800cdee:	6023      	str	r3, [r4, #0]
 800cdf0:	bd70      	pop	{r4, r5, r6, pc}
 800cdf2:	46c0      	nop			@ (mov r8, r8)
 800cdf4:	2000060c 	.word	0x2000060c

0800cdf8 <_read_r>:
 800cdf8:	b570      	push	{r4, r5, r6, lr}
 800cdfa:	0004      	movs	r4, r0
 800cdfc:	0008      	movs	r0, r1
 800cdfe:	0011      	movs	r1, r2
 800ce00:	001a      	movs	r2, r3
 800ce02:	2300      	movs	r3, #0
 800ce04:	4d05      	ldr	r5, [pc, #20]	@ (800ce1c <_read_r+0x24>)
 800ce06:	602b      	str	r3, [r5, #0]
 800ce08:	f7f6 fb24 	bl	8003454 <_read>
 800ce0c:	1c43      	adds	r3, r0, #1
 800ce0e:	d103      	bne.n	800ce18 <_read_r+0x20>
 800ce10:	682b      	ldr	r3, [r5, #0]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d000      	beq.n	800ce18 <_read_r+0x20>
 800ce16:	6023      	str	r3, [r4, #0]
 800ce18:	bd70      	pop	{r4, r5, r6, pc}
 800ce1a:	46c0      	nop			@ (mov r8, r8)
 800ce1c:	2000060c 	.word	0x2000060c

0800ce20 <_write_r>:
 800ce20:	b570      	push	{r4, r5, r6, lr}
 800ce22:	0004      	movs	r4, r0
 800ce24:	0008      	movs	r0, r1
 800ce26:	0011      	movs	r1, r2
 800ce28:	001a      	movs	r2, r3
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	4d05      	ldr	r5, [pc, #20]	@ (800ce44 <_write_r+0x24>)
 800ce2e:	602b      	str	r3, [r5, #0]
 800ce30:	f7f6 fb2d 	bl	800348e <_write>
 800ce34:	1c43      	adds	r3, r0, #1
 800ce36:	d103      	bne.n	800ce40 <_write_r+0x20>
 800ce38:	682b      	ldr	r3, [r5, #0]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d000      	beq.n	800ce40 <_write_r+0x20>
 800ce3e:	6023      	str	r3, [r4, #0]
 800ce40:	bd70      	pop	{r4, r5, r6, pc}
 800ce42:	46c0      	nop			@ (mov r8, r8)
 800ce44:	2000060c 	.word	0x2000060c

0800ce48 <__errno>:
 800ce48:	4b01      	ldr	r3, [pc, #4]	@ (800ce50 <__errno+0x8>)
 800ce4a:	6818      	ldr	r0, [r3, #0]
 800ce4c:	4770      	bx	lr
 800ce4e:	46c0      	nop			@ (mov r8, r8)
 800ce50:	20000110 	.word	0x20000110

0800ce54 <__libc_init_array>:
 800ce54:	b570      	push	{r4, r5, r6, lr}
 800ce56:	2600      	movs	r6, #0
 800ce58:	4c0c      	ldr	r4, [pc, #48]	@ (800ce8c <__libc_init_array+0x38>)
 800ce5a:	4d0d      	ldr	r5, [pc, #52]	@ (800ce90 <__libc_init_array+0x3c>)
 800ce5c:	1b64      	subs	r4, r4, r5
 800ce5e:	10a4      	asrs	r4, r4, #2
 800ce60:	42a6      	cmp	r6, r4
 800ce62:	d109      	bne.n	800ce78 <__libc_init_array+0x24>
 800ce64:	2600      	movs	r6, #0
 800ce66:	f001 fee9 	bl	800ec3c <_init>
 800ce6a:	4c0a      	ldr	r4, [pc, #40]	@ (800ce94 <__libc_init_array+0x40>)
 800ce6c:	4d0a      	ldr	r5, [pc, #40]	@ (800ce98 <__libc_init_array+0x44>)
 800ce6e:	1b64      	subs	r4, r4, r5
 800ce70:	10a4      	asrs	r4, r4, #2
 800ce72:	42a6      	cmp	r6, r4
 800ce74:	d105      	bne.n	800ce82 <__libc_init_array+0x2e>
 800ce76:	bd70      	pop	{r4, r5, r6, pc}
 800ce78:	00b3      	lsls	r3, r6, #2
 800ce7a:	58eb      	ldr	r3, [r5, r3]
 800ce7c:	4798      	blx	r3
 800ce7e:	3601      	adds	r6, #1
 800ce80:	e7ee      	b.n	800ce60 <__libc_init_array+0xc>
 800ce82:	00b3      	lsls	r3, r6, #2
 800ce84:	58eb      	ldr	r3, [r5, r3]
 800ce86:	4798      	blx	r3
 800ce88:	3601      	adds	r6, #1
 800ce8a:	e7f2      	b.n	800ce72 <__libc_init_array+0x1e>
 800ce8c:	0800f2e8 	.word	0x0800f2e8
 800ce90:	0800f2e8 	.word	0x0800f2e8
 800ce94:	0800f2ec 	.word	0x0800f2ec
 800ce98:	0800f2e8 	.word	0x0800f2e8

0800ce9c <__retarget_lock_init_recursive>:
 800ce9c:	4770      	bx	lr

0800ce9e <__retarget_lock_acquire_recursive>:
 800ce9e:	4770      	bx	lr

0800cea0 <__retarget_lock_release_recursive>:
 800cea0:	4770      	bx	lr
	...

0800cea4 <_free_r>:
 800cea4:	b570      	push	{r4, r5, r6, lr}
 800cea6:	0005      	movs	r5, r0
 800cea8:	1e0c      	subs	r4, r1, #0
 800ceaa:	d010      	beq.n	800cece <_free_r+0x2a>
 800ceac:	3c04      	subs	r4, #4
 800ceae:	6823      	ldr	r3, [r4, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	da00      	bge.n	800ceb6 <_free_r+0x12>
 800ceb4:	18e4      	adds	r4, r4, r3
 800ceb6:	0028      	movs	r0, r5
 800ceb8:	f000 f8e0 	bl	800d07c <__malloc_lock>
 800cebc:	4a1d      	ldr	r2, [pc, #116]	@ (800cf34 <_free_r+0x90>)
 800cebe:	6813      	ldr	r3, [r2, #0]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d105      	bne.n	800ced0 <_free_r+0x2c>
 800cec4:	6063      	str	r3, [r4, #4]
 800cec6:	6014      	str	r4, [r2, #0]
 800cec8:	0028      	movs	r0, r5
 800ceca:	f000 f8df 	bl	800d08c <__malloc_unlock>
 800cece:	bd70      	pop	{r4, r5, r6, pc}
 800ced0:	42a3      	cmp	r3, r4
 800ced2:	d908      	bls.n	800cee6 <_free_r+0x42>
 800ced4:	6820      	ldr	r0, [r4, #0]
 800ced6:	1821      	adds	r1, r4, r0
 800ced8:	428b      	cmp	r3, r1
 800ceda:	d1f3      	bne.n	800cec4 <_free_r+0x20>
 800cedc:	6819      	ldr	r1, [r3, #0]
 800cede:	685b      	ldr	r3, [r3, #4]
 800cee0:	1809      	adds	r1, r1, r0
 800cee2:	6021      	str	r1, [r4, #0]
 800cee4:	e7ee      	b.n	800cec4 <_free_r+0x20>
 800cee6:	001a      	movs	r2, r3
 800cee8:	685b      	ldr	r3, [r3, #4]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d001      	beq.n	800cef2 <_free_r+0x4e>
 800ceee:	42a3      	cmp	r3, r4
 800cef0:	d9f9      	bls.n	800cee6 <_free_r+0x42>
 800cef2:	6811      	ldr	r1, [r2, #0]
 800cef4:	1850      	adds	r0, r2, r1
 800cef6:	42a0      	cmp	r0, r4
 800cef8:	d10b      	bne.n	800cf12 <_free_r+0x6e>
 800cefa:	6820      	ldr	r0, [r4, #0]
 800cefc:	1809      	adds	r1, r1, r0
 800cefe:	1850      	adds	r0, r2, r1
 800cf00:	6011      	str	r1, [r2, #0]
 800cf02:	4283      	cmp	r3, r0
 800cf04:	d1e0      	bne.n	800cec8 <_free_r+0x24>
 800cf06:	6818      	ldr	r0, [r3, #0]
 800cf08:	685b      	ldr	r3, [r3, #4]
 800cf0a:	1841      	adds	r1, r0, r1
 800cf0c:	6011      	str	r1, [r2, #0]
 800cf0e:	6053      	str	r3, [r2, #4]
 800cf10:	e7da      	b.n	800cec8 <_free_r+0x24>
 800cf12:	42a0      	cmp	r0, r4
 800cf14:	d902      	bls.n	800cf1c <_free_r+0x78>
 800cf16:	230c      	movs	r3, #12
 800cf18:	602b      	str	r3, [r5, #0]
 800cf1a:	e7d5      	b.n	800cec8 <_free_r+0x24>
 800cf1c:	6820      	ldr	r0, [r4, #0]
 800cf1e:	1821      	adds	r1, r4, r0
 800cf20:	428b      	cmp	r3, r1
 800cf22:	d103      	bne.n	800cf2c <_free_r+0x88>
 800cf24:	6819      	ldr	r1, [r3, #0]
 800cf26:	685b      	ldr	r3, [r3, #4]
 800cf28:	1809      	adds	r1, r1, r0
 800cf2a:	6021      	str	r1, [r4, #0]
 800cf2c:	6063      	str	r3, [r4, #4]
 800cf2e:	6054      	str	r4, [r2, #4]
 800cf30:	e7ca      	b.n	800cec8 <_free_r+0x24>
 800cf32:	46c0      	nop			@ (mov r8, r8)
 800cf34:	20000618 	.word	0x20000618

0800cf38 <sbrk_aligned>:
 800cf38:	b570      	push	{r4, r5, r6, lr}
 800cf3a:	4e0f      	ldr	r6, [pc, #60]	@ (800cf78 <sbrk_aligned+0x40>)
 800cf3c:	000d      	movs	r5, r1
 800cf3e:	6831      	ldr	r1, [r6, #0]
 800cf40:	0004      	movs	r4, r0
 800cf42:	2900      	cmp	r1, #0
 800cf44:	d102      	bne.n	800cf4c <sbrk_aligned+0x14>
 800cf46:	f000 fe2f 	bl	800dba8 <_sbrk_r>
 800cf4a:	6030      	str	r0, [r6, #0]
 800cf4c:	0029      	movs	r1, r5
 800cf4e:	0020      	movs	r0, r4
 800cf50:	f000 fe2a 	bl	800dba8 <_sbrk_r>
 800cf54:	1c43      	adds	r3, r0, #1
 800cf56:	d103      	bne.n	800cf60 <sbrk_aligned+0x28>
 800cf58:	2501      	movs	r5, #1
 800cf5a:	426d      	negs	r5, r5
 800cf5c:	0028      	movs	r0, r5
 800cf5e:	bd70      	pop	{r4, r5, r6, pc}
 800cf60:	2303      	movs	r3, #3
 800cf62:	1cc5      	adds	r5, r0, #3
 800cf64:	439d      	bics	r5, r3
 800cf66:	42a8      	cmp	r0, r5
 800cf68:	d0f8      	beq.n	800cf5c <sbrk_aligned+0x24>
 800cf6a:	1a29      	subs	r1, r5, r0
 800cf6c:	0020      	movs	r0, r4
 800cf6e:	f000 fe1b 	bl	800dba8 <_sbrk_r>
 800cf72:	3001      	adds	r0, #1
 800cf74:	d1f2      	bne.n	800cf5c <sbrk_aligned+0x24>
 800cf76:	e7ef      	b.n	800cf58 <sbrk_aligned+0x20>
 800cf78:	20000614 	.word	0x20000614

0800cf7c <_malloc_r>:
 800cf7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf7e:	2203      	movs	r2, #3
 800cf80:	1ccb      	adds	r3, r1, #3
 800cf82:	4393      	bics	r3, r2
 800cf84:	3308      	adds	r3, #8
 800cf86:	0005      	movs	r5, r0
 800cf88:	001f      	movs	r7, r3
 800cf8a:	2b0c      	cmp	r3, #12
 800cf8c:	d234      	bcs.n	800cff8 <_malloc_r+0x7c>
 800cf8e:	270c      	movs	r7, #12
 800cf90:	42b9      	cmp	r1, r7
 800cf92:	d833      	bhi.n	800cffc <_malloc_r+0x80>
 800cf94:	0028      	movs	r0, r5
 800cf96:	f000 f871 	bl	800d07c <__malloc_lock>
 800cf9a:	4e37      	ldr	r6, [pc, #220]	@ (800d078 <_malloc_r+0xfc>)
 800cf9c:	6833      	ldr	r3, [r6, #0]
 800cf9e:	001c      	movs	r4, r3
 800cfa0:	2c00      	cmp	r4, #0
 800cfa2:	d12f      	bne.n	800d004 <_malloc_r+0x88>
 800cfa4:	0039      	movs	r1, r7
 800cfa6:	0028      	movs	r0, r5
 800cfa8:	f7ff ffc6 	bl	800cf38 <sbrk_aligned>
 800cfac:	0004      	movs	r4, r0
 800cfae:	1c43      	adds	r3, r0, #1
 800cfb0:	d15f      	bne.n	800d072 <_malloc_r+0xf6>
 800cfb2:	6834      	ldr	r4, [r6, #0]
 800cfb4:	9400      	str	r4, [sp, #0]
 800cfb6:	9b00      	ldr	r3, [sp, #0]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d14a      	bne.n	800d052 <_malloc_r+0xd6>
 800cfbc:	2c00      	cmp	r4, #0
 800cfbe:	d052      	beq.n	800d066 <_malloc_r+0xea>
 800cfc0:	6823      	ldr	r3, [r4, #0]
 800cfc2:	0028      	movs	r0, r5
 800cfc4:	18e3      	adds	r3, r4, r3
 800cfc6:	9900      	ldr	r1, [sp, #0]
 800cfc8:	9301      	str	r3, [sp, #4]
 800cfca:	f000 fded 	bl	800dba8 <_sbrk_r>
 800cfce:	9b01      	ldr	r3, [sp, #4]
 800cfd0:	4283      	cmp	r3, r0
 800cfd2:	d148      	bne.n	800d066 <_malloc_r+0xea>
 800cfd4:	6823      	ldr	r3, [r4, #0]
 800cfd6:	0028      	movs	r0, r5
 800cfd8:	1aff      	subs	r7, r7, r3
 800cfda:	0039      	movs	r1, r7
 800cfdc:	f7ff ffac 	bl	800cf38 <sbrk_aligned>
 800cfe0:	3001      	adds	r0, #1
 800cfe2:	d040      	beq.n	800d066 <_malloc_r+0xea>
 800cfe4:	6823      	ldr	r3, [r4, #0]
 800cfe6:	19db      	adds	r3, r3, r7
 800cfe8:	6023      	str	r3, [r4, #0]
 800cfea:	6833      	ldr	r3, [r6, #0]
 800cfec:	685a      	ldr	r2, [r3, #4]
 800cfee:	2a00      	cmp	r2, #0
 800cff0:	d133      	bne.n	800d05a <_malloc_r+0xde>
 800cff2:	9b00      	ldr	r3, [sp, #0]
 800cff4:	6033      	str	r3, [r6, #0]
 800cff6:	e019      	b.n	800d02c <_malloc_r+0xb0>
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	dac9      	bge.n	800cf90 <_malloc_r+0x14>
 800cffc:	230c      	movs	r3, #12
 800cffe:	602b      	str	r3, [r5, #0]
 800d000:	2000      	movs	r0, #0
 800d002:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d004:	6821      	ldr	r1, [r4, #0]
 800d006:	1bc9      	subs	r1, r1, r7
 800d008:	d420      	bmi.n	800d04c <_malloc_r+0xd0>
 800d00a:	290b      	cmp	r1, #11
 800d00c:	d90a      	bls.n	800d024 <_malloc_r+0xa8>
 800d00e:	19e2      	adds	r2, r4, r7
 800d010:	6027      	str	r7, [r4, #0]
 800d012:	42a3      	cmp	r3, r4
 800d014:	d104      	bne.n	800d020 <_malloc_r+0xa4>
 800d016:	6032      	str	r2, [r6, #0]
 800d018:	6863      	ldr	r3, [r4, #4]
 800d01a:	6011      	str	r1, [r2, #0]
 800d01c:	6053      	str	r3, [r2, #4]
 800d01e:	e005      	b.n	800d02c <_malloc_r+0xb0>
 800d020:	605a      	str	r2, [r3, #4]
 800d022:	e7f9      	b.n	800d018 <_malloc_r+0x9c>
 800d024:	6862      	ldr	r2, [r4, #4]
 800d026:	42a3      	cmp	r3, r4
 800d028:	d10e      	bne.n	800d048 <_malloc_r+0xcc>
 800d02a:	6032      	str	r2, [r6, #0]
 800d02c:	0028      	movs	r0, r5
 800d02e:	f000 f82d 	bl	800d08c <__malloc_unlock>
 800d032:	0020      	movs	r0, r4
 800d034:	2207      	movs	r2, #7
 800d036:	300b      	adds	r0, #11
 800d038:	1d23      	adds	r3, r4, #4
 800d03a:	4390      	bics	r0, r2
 800d03c:	1ac2      	subs	r2, r0, r3
 800d03e:	4298      	cmp	r0, r3
 800d040:	d0df      	beq.n	800d002 <_malloc_r+0x86>
 800d042:	1a1b      	subs	r3, r3, r0
 800d044:	50a3      	str	r3, [r4, r2]
 800d046:	e7dc      	b.n	800d002 <_malloc_r+0x86>
 800d048:	605a      	str	r2, [r3, #4]
 800d04a:	e7ef      	b.n	800d02c <_malloc_r+0xb0>
 800d04c:	0023      	movs	r3, r4
 800d04e:	6864      	ldr	r4, [r4, #4]
 800d050:	e7a6      	b.n	800cfa0 <_malloc_r+0x24>
 800d052:	9c00      	ldr	r4, [sp, #0]
 800d054:	6863      	ldr	r3, [r4, #4]
 800d056:	9300      	str	r3, [sp, #0]
 800d058:	e7ad      	b.n	800cfb6 <_malloc_r+0x3a>
 800d05a:	001a      	movs	r2, r3
 800d05c:	685b      	ldr	r3, [r3, #4]
 800d05e:	42a3      	cmp	r3, r4
 800d060:	d1fb      	bne.n	800d05a <_malloc_r+0xde>
 800d062:	2300      	movs	r3, #0
 800d064:	e7da      	b.n	800d01c <_malloc_r+0xa0>
 800d066:	230c      	movs	r3, #12
 800d068:	0028      	movs	r0, r5
 800d06a:	602b      	str	r3, [r5, #0]
 800d06c:	f000 f80e 	bl	800d08c <__malloc_unlock>
 800d070:	e7c6      	b.n	800d000 <_malloc_r+0x84>
 800d072:	6007      	str	r7, [r0, #0]
 800d074:	e7da      	b.n	800d02c <_malloc_r+0xb0>
 800d076:	46c0      	nop			@ (mov r8, r8)
 800d078:	20000618 	.word	0x20000618

0800d07c <__malloc_lock>:
 800d07c:	b510      	push	{r4, lr}
 800d07e:	4802      	ldr	r0, [pc, #8]	@ (800d088 <__malloc_lock+0xc>)
 800d080:	f7ff ff0d 	bl	800ce9e <__retarget_lock_acquire_recursive>
 800d084:	bd10      	pop	{r4, pc}
 800d086:	46c0      	nop			@ (mov r8, r8)
 800d088:	20000610 	.word	0x20000610

0800d08c <__malloc_unlock>:
 800d08c:	b510      	push	{r4, lr}
 800d08e:	4802      	ldr	r0, [pc, #8]	@ (800d098 <__malloc_unlock+0xc>)
 800d090:	f7ff ff06 	bl	800cea0 <__retarget_lock_release_recursive>
 800d094:	bd10      	pop	{r4, pc}
 800d096:	46c0      	nop			@ (mov r8, r8)
 800d098:	20000610 	.word	0x20000610

0800d09c <__ssputs_r>:
 800d09c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d09e:	688e      	ldr	r6, [r1, #8]
 800d0a0:	b085      	sub	sp, #20
 800d0a2:	001f      	movs	r7, r3
 800d0a4:	000c      	movs	r4, r1
 800d0a6:	680b      	ldr	r3, [r1, #0]
 800d0a8:	9002      	str	r0, [sp, #8]
 800d0aa:	9203      	str	r2, [sp, #12]
 800d0ac:	42be      	cmp	r6, r7
 800d0ae:	d830      	bhi.n	800d112 <__ssputs_r+0x76>
 800d0b0:	210c      	movs	r1, #12
 800d0b2:	5e62      	ldrsh	r2, [r4, r1]
 800d0b4:	2190      	movs	r1, #144	@ 0x90
 800d0b6:	00c9      	lsls	r1, r1, #3
 800d0b8:	420a      	tst	r2, r1
 800d0ba:	d028      	beq.n	800d10e <__ssputs_r+0x72>
 800d0bc:	2003      	movs	r0, #3
 800d0be:	6921      	ldr	r1, [r4, #16]
 800d0c0:	1a5b      	subs	r3, r3, r1
 800d0c2:	9301      	str	r3, [sp, #4]
 800d0c4:	6963      	ldr	r3, [r4, #20]
 800d0c6:	4343      	muls	r3, r0
 800d0c8:	9801      	ldr	r0, [sp, #4]
 800d0ca:	0fdd      	lsrs	r5, r3, #31
 800d0cc:	18ed      	adds	r5, r5, r3
 800d0ce:	1c7b      	adds	r3, r7, #1
 800d0d0:	181b      	adds	r3, r3, r0
 800d0d2:	106d      	asrs	r5, r5, #1
 800d0d4:	42ab      	cmp	r3, r5
 800d0d6:	d900      	bls.n	800d0da <__ssputs_r+0x3e>
 800d0d8:	001d      	movs	r5, r3
 800d0da:	0552      	lsls	r2, r2, #21
 800d0dc:	d528      	bpl.n	800d130 <__ssputs_r+0x94>
 800d0de:	0029      	movs	r1, r5
 800d0e0:	9802      	ldr	r0, [sp, #8]
 800d0e2:	f7ff ff4b 	bl	800cf7c <_malloc_r>
 800d0e6:	1e06      	subs	r6, r0, #0
 800d0e8:	d02c      	beq.n	800d144 <__ssputs_r+0xa8>
 800d0ea:	9a01      	ldr	r2, [sp, #4]
 800d0ec:	6921      	ldr	r1, [r4, #16]
 800d0ee:	f000 fd78 	bl	800dbe2 <memcpy>
 800d0f2:	89a2      	ldrh	r2, [r4, #12]
 800d0f4:	4b18      	ldr	r3, [pc, #96]	@ (800d158 <__ssputs_r+0xbc>)
 800d0f6:	401a      	ands	r2, r3
 800d0f8:	2380      	movs	r3, #128	@ 0x80
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	81a3      	strh	r3, [r4, #12]
 800d0fe:	9b01      	ldr	r3, [sp, #4]
 800d100:	6126      	str	r6, [r4, #16]
 800d102:	18f6      	adds	r6, r6, r3
 800d104:	6026      	str	r6, [r4, #0]
 800d106:	003e      	movs	r6, r7
 800d108:	6165      	str	r5, [r4, #20]
 800d10a:	1aed      	subs	r5, r5, r3
 800d10c:	60a5      	str	r5, [r4, #8]
 800d10e:	42be      	cmp	r6, r7
 800d110:	d900      	bls.n	800d114 <__ssputs_r+0x78>
 800d112:	003e      	movs	r6, r7
 800d114:	0032      	movs	r2, r6
 800d116:	9903      	ldr	r1, [sp, #12]
 800d118:	6820      	ldr	r0, [r4, #0]
 800d11a:	f000 fd31 	bl	800db80 <memmove>
 800d11e:	2000      	movs	r0, #0
 800d120:	68a3      	ldr	r3, [r4, #8]
 800d122:	1b9b      	subs	r3, r3, r6
 800d124:	60a3      	str	r3, [r4, #8]
 800d126:	6823      	ldr	r3, [r4, #0]
 800d128:	199b      	adds	r3, r3, r6
 800d12a:	6023      	str	r3, [r4, #0]
 800d12c:	b005      	add	sp, #20
 800d12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d130:	002a      	movs	r2, r5
 800d132:	9802      	ldr	r0, [sp, #8]
 800d134:	f000 fd5e 	bl	800dbf4 <_realloc_r>
 800d138:	1e06      	subs	r6, r0, #0
 800d13a:	d1e0      	bne.n	800d0fe <__ssputs_r+0x62>
 800d13c:	6921      	ldr	r1, [r4, #16]
 800d13e:	9802      	ldr	r0, [sp, #8]
 800d140:	f7ff feb0 	bl	800cea4 <_free_r>
 800d144:	230c      	movs	r3, #12
 800d146:	2001      	movs	r0, #1
 800d148:	9a02      	ldr	r2, [sp, #8]
 800d14a:	4240      	negs	r0, r0
 800d14c:	6013      	str	r3, [r2, #0]
 800d14e:	89a2      	ldrh	r2, [r4, #12]
 800d150:	3334      	adds	r3, #52	@ 0x34
 800d152:	4313      	orrs	r3, r2
 800d154:	81a3      	strh	r3, [r4, #12]
 800d156:	e7e9      	b.n	800d12c <__ssputs_r+0x90>
 800d158:	fffffb7f 	.word	0xfffffb7f

0800d15c <_svfiprintf_r>:
 800d15c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d15e:	b0a1      	sub	sp, #132	@ 0x84
 800d160:	9003      	str	r0, [sp, #12]
 800d162:	001d      	movs	r5, r3
 800d164:	898b      	ldrh	r3, [r1, #12]
 800d166:	000f      	movs	r7, r1
 800d168:	0016      	movs	r6, r2
 800d16a:	061b      	lsls	r3, r3, #24
 800d16c:	d511      	bpl.n	800d192 <_svfiprintf_r+0x36>
 800d16e:	690b      	ldr	r3, [r1, #16]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d10e      	bne.n	800d192 <_svfiprintf_r+0x36>
 800d174:	2140      	movs	r1, #64	@ 0x40
 800d176:	f7ff ff01 	bl	800cf7c <_malloc_r>
 800d17a:	6038      	str	r0, [r7, #0]
 800d17c:	6138      	str	r0, [r7, #16]
 800d17e:	2800      	cmp	r0, #0
 800d180:	d105      	bne.n	800d18e <_svfiprintf_r+0x32>
 800d182:	230c      	movs	r3, #12
 800d184:	9a03      	ldr	r2, [sp, #12]
 800d186:	6013      	str	r3, [r2, #0]
 800d188:	2001      	movs	r0, #1
 800d18a:	4240      	negs	r0, r0
 800d18c:	e0cf      	b.n	800d32e <_svfiprintf_r+0x1d2>
 800d18e:	2340      	movs	r3, #64	@ 0x40
 800d190:	617b      	str	r3, [r7, #20]
 800d192:	2300      	movs	r3, #0
 800d194:	ac08      	add	r4, sp, #32
 800d196:	6163      	str	r3, [r4, #20]
 800d198:	3320      	adds	r3, #32
 800d19a:	7663      	strb	r3, [r4, #25]
 800d19c:	3310      	adds	r3, #16
 800d19e:	76a3      	strb	r3, [r4, #26]
 800d1a0:	9507      	str	r5, [sp, #28]
 800d1a2:	0035      	movs	r5, r6
 800d1a4:	782b      	ldrb	r3, [r5, #0]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d001      	beq.n	800d1ae <_svfiprintf_r+0x52>
 800d1aa:	2b25      	cmp	r3, #37	@ 0x25
 800d1ac:	d148      	bne.n	800d240 <_svfiprintf_r+0xe4>
 800d1ae:	1bab      	subs	r3, r5, r6
 800d1b0:	9305      	str	r3, [sp, #20]
 800d1b2:	42b5      	cmp	r5, r6
 800d1b4:	d00b      	beq.n	800d1ce <_svfiprintf_r+0x72>
 800d1b6:	0032      	movs	r2, r6
 800d1b8:	0039      	movs	r1, r7
 800d1ba:	9803      	ldr	r0, [sp, #12]
 800d1bc:	f7ff ff6e 	bl	800d09c <__ssputs_r>
 800d1c0:	3001      	adds	r0, #1
 800d1c2:	d100      	bne.n	800d1c6 <_svfiprintf_r+0x6a>
 800d1c4:	e0ae      	b.n	800d324 <_svfiprintf_r+0x1c8>
 800d1c6:	6963      	ldr	r3, [r4, #20]
 800d1c8:	9a05      	ldr	r2, [sp, #20]
 800d1ca:	189b      	adds	r3, r3, r2
 800d1cc:	6163      	str	r3, [r4, #20]
 800d1ce:	782b      	ldrb	r3, [r5, #0]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d100      	bne.n	800d1d6 <_svfiprintf_r+0x7a>
 800d1d4:	e0a6      	b.n	800d324 <_svfiprintf_r+0x1c8>
 800d1d6:	2201      	movs	r2, #1
 800d1d8:	2300      	movs	r3, #0
 800d1da:	4252      	negs	r2, r2
 800d1dc:	6062      	str	r2, [r4, #4]
 800d1de:	a904      	add	r1, sp, #16
 800d1e0:	3254      	adds	r2, #84	@ 0x54
 800d1e2:	1852      	adds	r2, r2, r1
 800d1e4:	1c6e      	adds	r6, r5, #1
 800d1e6:	6023      	str	r3, [r4, #0]
 800d1e8:	60e3      	str	r3, [r4, #12]
 800d1ea:	60a3      	str	r3, [r4, #8]
 800d1ec:	7013      	strb	r3, [r2, #0]
 800d1ee:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d1f0:	4b54      	ldr	r3, [pc, #336]	@ (800d344 <_svfiprintf_r+0x1e8>)
 800d1f2:	2205      	movs	r2, #5
 800d1f4:	0018      	movs	r0, r3
 800d1f6:	7831      	ldrb	r1, [r6, #0]
 800d1f8:	9305      	str	r3, [sp, #20]
 800d1fa:	f000 fce7 	bl	800dbcc <memchr>
 800d1fe:	1c75      	adds	r5, r6, #1
 800d200:	2800      	cmp	r0, #0
 800d202:	d11f      	bne.n	800d244 <_svfiprintf_r+0xe8>
 800d204:	6822      	ldr	r2, [r4, #0]
 800d206:	06d3      	lsls	r3, r2, #27
 800d208:	d504      	bpl.n	800d214 <_svfiprintf_r+0xb8>
 800d20a:	2353      	movs	r3, #83	@ 0x53
 800d20c:	a904      	add	r1, sp, #16
 800d20e:	185b      	adds	r3, r3, r1
 800d210:	2120      	movs	r1, #32
 800d212:	7019      	strb	r1, [r3, #0]
 800d214:	0713      	lsls	r3, r2, #28
 800d216:	d504      	bpl.n	800d222 <_svfiprintf_r+0xc6>
 800d218:	2353      	movs	r3, #83	@ 0x53
 800d21a:	a904      	add	r1, sp, #16
 800d21c:	185b      	adds	r3, r3, r1
 800d21e:	212b      	movs	r1, #43	@ 0x2b
 800d220:	7019      	strb	r1, [r3, #0]
 800d222:	7833      	ldrb	r3, [r6, #0]
 800d224:	2b2a      	cmp	r3, #42	@ 0x2a
 800d226:	d016      	beq.n	800d256 <_svfiprintf_r+0xfa>
 800d228:	0035      	movs	r5, r6
 800d22a:	2100      	movs	r1, #0
 800d22c:	200a      	movs	r0, #10
 800d22e:	68e3      	ldr	r3, [r4, #12]
 800d230:	782a      	ldrb	r2, [r5, #0]
 800d232:	1c6e      	adds	r6, r5, #1
 800d234:	3a30      	subs	r2, #48	@ 0x30
 800d236:	2a09      	cmp	r2, #9
 800d238:	d950      	bls.n	800d2dc <_svfiprintf_r+0x180>
 800d23a:	2900      	cmp	r1, #0
 800d23c:	d111      	bne.n	800d262 <_svfiprintf_r+0x106>
 800d23e:	e017      	b.n	800d270 <_svfiprintf_r+0x114>
 800d240:	3501      	adds	r5, #1
 800d242:	e7af      	b.n	800d1a4 <_svfiprintf_r+0x48>
 800d244:	9b05      	ldr	r3, [sp, #20]
 800d246:	6822      	ldr	r2, [r4, #0]
 800d248:	1ac0      	subs	r0, r0, r3
 800d24a:	2301      	movs	r3, #1
 800d24c:	4083      	lsls	r3, r0
 800d24e:	4313      	orrs	r3, r2
 800d250:	002e      	movs	r6, r5
 800d252:	6023      	str	r3, [r4, #0]
 800d254:	e7cc      	b.n	800d1f0 <_svfiprintf_r+0x94>
 800d256:	9b07      	ldr	r3, [sp, #28]
 800d258:	1d19      	adds	r1, r3, #4
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	9107      	str	r1, [sp, #28]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	db01      	blt.n	800d266 <_svfiprintf_r+0x10a>
 800d262:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d264:	e004      	b.n	800d270 <_svfiprintf_r+0x114>
 800d266:	425b      	negs	r3, r3
 800d268:	60e3      	str	r3, [r4, #12]
 800d26a:	2302      	movs	r3, #2
 800d26c:	4313      	orrs	r3, r2
 800d26e:	6023      	str	r3, [r4, #0]
 800d270:	782b      	ldrb	r3, [r5, #0]
 800d272:	2b2e      	cmp	r3, #46	@ 0x2e
 800d274:	d10c      	bne.n	800d290 <_svfiprintf_r+0x134>
 800d276:	786b      	ldrb	r3, [r5, #1]
 800d278:	2b2a      	cmp	r3, #42	@ 0x2a
 800d27a:	d134      	bne.n	800d2e6 <_svfiprintf_r+0x18a>
 800d27c:	9b07      	ldr	r3, [sp, #28]
 800d27e:	3502      	adds	r5, #2
 800d280:	1d1a      	adds	r2, r3, #4
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	9207      	str	r2, [sp, #28]
 800d286:	2b00      	cmp	r3, #0
 800d288:	da01      	bge.n	800d28e <_svfiprintf_r+0x132>
 800d28a:	2301      	movs	r3, #1
 800d28c:	425b      	negs	r3, r3
 800d28e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d290:	4e2d      	ldr	r6, [pc, #180]	@ (800d348 <_svfiprintf_r+0x1ec>)
 800d292:	2203      	movs	r2, #3
 800d294:	0030      	movs	r0, r6
 800d296:	7829      	ldrb	r1, [r5, #0]
 800d298:	f000 fc98 	bl	800dbcc <memchr>
 800d29c:	2800      	cmp	r0, #0
 800d29e:	d006      	beq.n	800d2ae <_svfiprintf_r+0x152>
 800d2a0:	2340      	movs	r3, #64	@ 0x40
 800d2a2:	1b80      	subs	r0, r0, r6
 800d2a4:	4083      	lsls	r3, r0
 800d2a6:	6822      	ldr	r2, [r4, #0]
 800d2a8:	3501      	adds	r5, #1
 800d2aa:	4313      	orrs	r3, r2
 800d2ac:	6023      	str	r3, [r4, #0]
 800d2ae:	7829      	ldrb	r1, [r5, #0]
 800d2b0:	2206      	movs	r2, #6
 800d2b2:	4826      	ldr	r0, [pc, #152]	@ (800d34c <_svfiprintf_r+0x1f0>)
 800d2b4:	1c6e      	adds	r6, r5, #1
 800d2b6:	7621      	strb	r1, [r4, #24]
 800d2b8:	f000 fc88 	bl	800dbcc <memchr>
 800d2bc:	2800      	cmp	r0, #0
 800d2be:	d038      	beq.n	800d332 <_svfiprintf_r+0x1d6>
 800d2c0:	4b23      	ldr	r3, [pc, #140]	@ (800d350 <_svfiprintf_r+0x1f4>)
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d122      	bne.n	800d30c <_svfiprintf_r+0x1b0>
 800d2c6:	2207      	movs	r2, #7
 800d2c8:	9b07      	ldr	r3, [sp, #28]
 800d2ca:	3307      	adds	r3, #7
 800d2cc:	4393      	bics	r3, r2
 800d2ce:	3308      	adds	r3, #8
 800d2d0:	9307      	str	r3, [sp, #28]
 800d2d2:	6963      	ldr	r3, [r4, #20]
 800d2d4:	9a04      	ldr	r2, [sp, #16]
 800d2d6:	189b      	adds	r3, r3, r2
 800d2d8:	6163      	str	r3, [r4, #20]
 800d2da:	e762      	b.n	800d1a2 <_svfiprintf_r+0x46>
 800d2dc:	4343      	muls	r3, r0
 800d2de:	0035      	movs	r5, r6
 800d2e0:	2101      	movs	r1, #1
 800d2e2:	189b      	adds	r3, r3, r2
 800d2e4:	e7a4      	b.n	800d230 <_svfiprintf_r+0xd4>
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	200a      	movs	r0, #10
 800d2ea:	0019      	movs	r1, r3
 800d2ec:	3501      	adds	r5, #1
 800d2ee:	6063      	str	r3, [r4, #4]
 800d2f0:	782a      	ldrb	r2, [r5, #0]
 800d2f2:	1c6e      	adds	r6, r5, #1
 800d2f4:	3a30      	subs	r2, #48	@ 0x30
 800d2f6:	2a09      	cmp	r2, #9
 800d2f8:	d903      	bls.n	800d302 <_svfiprintf_r+0x1a6>
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d0c8      	beq.n	800d290 <_svfiprintf_r+0x134>
 800d2fe:	9109      	str	r1, [sp, #36]	@ 0x24
 800d300:	e7c6      	b.n	800d290 <_svfiprintf_r+0x134>
 800d302:	4341      	muls	r1, r0
 800d304:	0035      	movs	r5, r6
 800d306:	2301      	movs	r3, #1
 800d308:	1889      	adds	r1, r1, r2
 800d30a:	e7f1      	b.n	800d2f0 <_svfiprintf_r+0x194>
 800d30c:	aa07      	add	r2, sp, #28
 800d30e:	9200      	str	r2, [sp, #0]
 800d310:	0021      	movs	r1, r4
 800d312:	003a      	movs	r2, r7
 800d314:	4b0f      	ldr	r3, [pc, #60]	@ (800d354 <_svfiprintf_r+0x1f8>)
 800d316:	9803      	ldr	r0, [sp, #12]
 800d318:	e000      	b.n	800d31c <_svfiprintf_r+0x1c0>
 800d31a:	bf00      	nop
 800d31c:	9004      	str	r0, [sp, #16]
 800d31e:	9b04      	ldr	r3, [sp, #16]
 800d320:	3301      	adds	r3, #1
 800d322:	d1d6      	bne.n	800d2d2 <_svfiprintf_r+0x176>
 800d324:	89bb      	ldrh	r3, [r7, #12]
 800d326:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d328:	065b      	lsls	r3, r3, #25
 800d32a:	d500      	bpl.n	800d32e <_svfiprintf_r+0x1d2>
 800d32c:	e72c      	b.n	800d188 <_svfiprintf_r+0x2c>
 800d32e:	b021      	add	sp, #132	@ 0x84
 800d330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d332:	aa07      	add	r2, sp, #28
 800d334:	9200      	str	r2, [sp, #0]
 800d336:	0021      	movs	r1, r4
 800d338:	003a      	movs	r2, r7
 800d33a:	4b06      	ldr	r3, [pc, #24]	@ (800d354 <_svfiprintf_r+0x1f8>)
 800d33c:	9803      	ldr	r0, [sp, #12]
 800d33e:	f000 f9bf 	bl	800d6c0 <_printf_i>
 800d342:	e7eb      	b.n	800d31c <_svfiprintf_r+0x1c0>
 800d344:	0800f278 	.word	0x0800f278
 800d348:	0800f27e 	.word	0x0800f27e
 800d34c:	0800f282 	.word	0x0800f282
 800d350:	00000000 	.word	0x00000000
 800d354:	0800d09d 	.word	0x0800d09d

0800d358 <__sfputc_r>:
 800d358:	6893      	ldr	r3, [r2, #8]
 800d35a:	b510      	push	{r4, lr}
 800d35c:	3b01      	subs	r3, #1
 800d35e:	6093      	str	r3, [r2, #8]
 800d360:	2b00      	cmp	r3, #0
 800d362:	da04      	bge.n	800d36e <__sfputc_r+0x16>
 800d364:	6994      	ldr	r4, [r2, #24]
 800d366:	42a3      	cmp	r3, r4
 800d368:	db07      	blt.n	800d37a <__sfputc_r+0x22>
 800d36a:	290a      	cmp	r1, #10
 800d36c:	d005      	beq.n	800d37a <__sfputc_r+0x22>
 800d36e:	6813      	ldr	r3, [r2, #0]
 800d370:	1c58      	adds	r0, r3, #1
 800d372:	6010      	str	r0, [r2, #0]
 800d374:	7019      	strb	r1, [r3, #0]
 800d376:	0008      	movs	r0, r1
 800d378:	bd10      	pop	{r4, pc}
 800d37a:	f000 fb60 	bl	800da3e <__swbuf_r>
 800d37e:	0001      	movs	r1, r0
 800d380:	e7f9      	b.n	800d376 <__sfputc_r+0x1e>

0800d382 <__sfputs_r>:
 800d382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d384:	0006      	movs	r6, r0
 800d386:	000f      	movs	r7, r1
 800d388:	0014      	movs	r4, r2
 800d38a:	18d5      	adds	r5, r2, r3
 800d38c:	42ac      	cmp	r4, r5
 800d38e:	d101      	bne.n	800d394 <__sfputs_r+0x12>
 800d390:	2000      	movs	r0, #0
 800d392:	e007      	b.n	800d3a4 <__sfputs_r+0x22>
 800d394:	7821      	ldrb	r1, [r4, #0]
 800d396:	003a      	movs	r2, r7
 800d398:	0030      	movs	r0, r6
 800d39a:	f7ff ffdd 	bl	800d358 <__sfputc_r>
 800d39e:	3401      	adds	r4, #1
 800d3a0:	1c43      	adds	r3, r0, #1
 800d3a2:	d1f3      	bne.n	800d38c <__sfputs_r+0xa>
 800d3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d3a8 <_vfiprintf_r>:
 800d3a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3aa:	b0a1      	sub	sp, #132	@ 0x84
 800d3ac:	000f      	movs	r7, r1
 800d3ae:	0015      	movs	r5, r2
 800d3b0:	001e      	movs	r6, r3
 800d3b2:	9003      	str	r0, [sp, #12]
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	d004      	beq.n	800d3c2 <_vfiprintf_r+0x1a>
 800d3b8:	6a03      	ldr	r3, [r0, #32]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d101      	bne.n	800d3c2 <_vfiprintf_r+0x1a>
 800d3be:	f7ff fc29 	bl	800cc14 <__sinit>
 800d3c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3c4:	07db      	lsls	r3, r3, #31
 800d3c6:	d405      	bmi.n	800d3d4 <_vfiprintf_r+0x2c>
 800d3c8:	89bb      	ldrh	r3, [r7, #12]
 800d3ca:	059b      	lsls	r3, r3, #22
 800d3cc:	d402      	bmi.n	800d3d4 <_vfiprintf_r+0x2c>
 800d3ce:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d3d0:	f7ff fd65 	bl	800ce9e <__retarget_lock_acquire_recursive>
 800d3d4:	89bb      	ldrh	r3, [r7, #12]
 800d3d6:	071b      	lsls	r3, r3, #28
 800d3d8:	d502      	bpl.n	800d3e0 <_vfiprintf_r+0x38>
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d113      	bne.n	800d408 <_vfiprintf_r+0x60>
 800d3e0:	0039      	movs	r1, r7
 800d3e2:	9803      	ldr	r0, [sp, #12]
 800d3e4:	f000 fb6e 	bl	800dac4 <__swsetup_r>
 800d3e8:	2800      	cmp	r0, #0
 800d3ea:	d00d      	beq.n	800d408 <_vfiprintf_r+0x60>
 800d3ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3ee:	07db      	lsls	r3, r3, #31
 800d3f0:	d503      	bpl.n	800d3fa <_vfiprintf_r+0x52>
 800d3f2:	2001      	movs	r0, #1
 800d3f4:	4240      	negs	r0, r0
 800d3f6:	b021      	add	sp, #132	@ 0x84
 800d3f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3fa:	89bb      	ldrh	r3, [r7, #12]
 800d3fc:	059b      	lsls	r3, r3, #22
 800d3fe:	d4f8      	bmi.n	800d3f2 <_vfiprintf_r+0x4a>
 800d400:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d402:	f7ff fd4d 	bl	800cea0 <__retarget_lock_release_recursive>
 800d406:	e7f4      	b.n	800d3f2 <_vfiprintf_r+0x4a>
 800d408:	2300      	movs	r3, #0
 800d40a:	ac08      	add	r4, sp, #32
 800d40c:	6163      	str	r3, [r4, #20]
 800d40e:	3320      	adds	r3, #32
 800d410:	7663      	strb	r3, [r4, #25]
 800d412:	3310      	adds	r3, #16
 800d414:	76a3      	strb	r3, [r4, #26]
 800d416:	9607      	str	r6, [sp, #28]
 800d418:	002e      	movs	r6, r5
 800d41a:	7833      	ldrb	r3, [r6, #0]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d001      	beq.n	800d424 <_vfiprintf_r+0x7c>
 800d420:	2b25      	cmp	r3, #37	@ 0x25
 800d422:	d148      	bne.n	800d4b6 <_vfiprintf_r+0x10e>
 800d424:	1b73      	subs	r3, r6, r5
 800d426:	9305      	str	r3, [sp, #20]
 800d428:	42ae      	cmp	r6, r5
 800d42a:	d00b      	beq.n	800d444 <_vfiprintf_r+0x9c>
 800d42c:	002a      	movs	r2, r5
 800d42e:	0039      	movs	r1, r7
 800d430:	9803      	ldr	r0, [sp, #12]
 800d432:	f7ff ffa6 	bl	800d382 <__sfputs_r>
 800d436:	3001      	adds	r0, #1
 800d438:	d100      	bne.n	800d43c <_vfiprintf_r+0x94>
 800d43a:	e0ae      	b.n	800d59a <_vfiprintf_r+0x1f2>
 800d43c:	6963      	ldr	r3, [r4, #20]
 800d43e:	9a05      	ldr	r2, [sp, #20]
 800d440:	189b      	adds	r3, r3, r2
 800d442:	6163      	str	r3, [r4, #20]
 800d444:	7833      	ldrb	r3, [r6, #0]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d100      	bne.n	800d44c <_vfiprintf_r+0xa4>
 800d44a:	e0a6      	b.n	800d59a <_vfiprintf_r+0x1f2>
 800d44c:	2201      	movs	r2, #1
 800d44e:	2300      	movs	r3, #0
 800d450:	4252      	negs	r2, r2
 800d452:	6062      	str	r2, [r4, #4]
 800d454:	a904      	add	r1, sp, #16
 800d456:	3254      	adds	r2, #84	@ 0x54
 800d458:	1852      	adds	r2, r2, r1
 800d45a:	1c75      	adds	r5, r6, #1
 800d45c:	6023      	str	r3, [r4, #0]
 800d45e:	60e3      	str	r3, [r4, #12]
 800d460:	60a3      	str	r3, [r4, #8]
 800d462:	7013      	strb	r3, [r2, #0]
 800d464:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d466:	4b59      	ldr	r3, [pc, #356]	@ (800d5cc <_vfiprintf_r+0x224>)
 800d468:	2205      	movs	r2, #5
 800d46a:	0018      	movs	r0, r3
 800d46c:	7829      	ldrb	r1, [r5, #0]
 800d46e:	9305      	str	r3, [sp, #20]
 800d470:	f000 fbac 	bl	800dbcc <memchr>
 800d474:	1c6e      	adds	r6, r5, #1
 800d476:	2800      	cmp	r0, #0
 800d478:	d11f      	bne.n	800d4ba <_vfiprintf_r+0x112>
 800d47a:	6822      	ldr	r2, [r4, #0]
 800d47c:	06d3      	lsls	r3, r2, #27
 800d47e:	d504      	bpl.n	800d48a <_vfiprintf_r+0xe2>
 800d480:	2353      	movs	r3, #83	@ 0x53
 800d482:	a904      	add	r1, sp, #16
 800d484:	185b      	adds	r3, r3, r1
 800d486:	2120      	movs	r1, #32
 800d488:	7019      	strb	r1, [r3, #0]
 800d48a:	0713      	lsls	r3, r2, #28
 800d48c:	d504      	bpl.n	800d498 <_vfiprintf_r+0xf0>
 800d48e:	2353      	movs	r3, #83	@ 0x53
 800d490:	a904      	add	r1, sp, #16
 800d492:	185b      	adds	r3, r3, r1
 800d494:	212b      	movs	r1, #43	@ 0x2b
 800d496:	7019      	strb	r1, [r3, #0]
 800d498:	782b      	ldrb	r3, [r5, #0]
 800d49a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d49c:	d016      	beq.n	800d4cc <_vfiprintf_r+0x124>
 800d49e:	002e      	movs	r6, r5
 800d4a0:	2100      	movs	r1, #0
 800d4a2:	200a      	movs	r0, #10
 800d4a4:	68e3      	ldr	r3, [r4, #12]
 800d4a6:	7832      	ldrb	r2, [r6, #0]
 800d4a8:	1c75      	adds	r5, r6, #1
 800d4aa:	3a30      	subs	r2, #48	@ 0x30
 800d4ac:	2a09      	cmp	r2, #9
 800d4ae:	d950      	bls.n	800d552 <_vfiprintf_r+0x1aa>
 800d4b0:	2900      	cmp	r1, #0
 800d4b2:	d111      	bne.n	800d4d8 <_vfiprintf_r+0x130>
 800d4b4:	e017      	b.n	800d4e6 <_vfiprintf_r+0x13e>
 800d4b6:	3601      	adds	r6, #1
 800d4b8:	e7af      	b.n	800d41a <_vfiprintf_r+0x72>
 800d4ba:	9b05      	ldr	r3, [sp, #20]
 800d4bc:	6822      	ldr	r2, [r4, #0]
 800d4be:	1ac0      	subs	r0, r0, r3
 800d4c0:	2301      	movs	r3, #1
 800d4c2:	4083      	lsls	r3, r0
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	0035      	movs	r5, r6
 800d4c8:	6023      	str	r3, [r4, #0]
 800d4ca:	e7cc      	b.n	800d466 <_vfiprintf_r+0xbe>
 800d4cc:	9b07      	ldr	r3, [sp, #28]
 800d4ce:	1d19      	adds	r1, r3, #4
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	9107      	str	r1, [sp, #28]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	db01      	blt.n	800d4dc <_vfiprintf_r+0x134>
 800d4d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d4da:	e004      	b.n	800d4e6 <_vfiprintf_r+0x13e>
 800d4dc:	425b      	negs	r3, r3
 800d4de:	60e3      	str	r3, [r4, #12]
 800d4e0:	2302      	movs	r3, #2
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	6023      	str	r3, [r4, #0]
 800d4e6:	7833      	ldrb	r3, [r6, #0]
 800d4e8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4ea:	d10c      	bne.n	800d506 <_vfiprintf_r+0x15e>
 800d4ec:	7873      	ldrb	r3, [r6, #1]
 800d4ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4f0:	d134      	bne.n	800d55c <_vfiprintf_r+0x1b4>
 800d4f2:	9b07      	ldr	r3, [sp, #28]
 800d4f4:	3602      	adds	r6, #2
 800d4f6:	1d1a      	adds	r2, r3, #4
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	9207      	str	r2, [sp, #28]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	da01      	bge.n	800d504 <_vfiprintf_r+0x15c>
 800d500:	2301      	movs	r3, #1
 800d502:	425b      	negs	r3, r3
 800d504:	9309      	str	r3, [sp, #36]	@ 0x24
 800d506:	4d32      	ldr	r5, [pc, #200]	@ (800d5d0 <_vfiprintf_r+0x228>)
 800d508:	2203      	movs	r2, #3
 800d50a:	0028      	movs	r0, r5
 800d50c:	7831      	ldrb	r1, [r6, #0]
 800d50e:	f000 fb5d 	bl	800dbcc <memchr>
 800d512:	2800      	cmp	r0, #0
 800d514:	d006      	beq.n	800d524 <_vfiprintf_r+0x17c>
 800d516:	2340      	movs	r3, #64	@ 0x40
 800d518:	1b40      	subs	r0, r0, r5
 800d51a:	4083      	lsls	r3, r0
 800d51c:	6822      	ldr	r2, [r4, #0]
 800d51e:	3601      	adds	r6, #1
 800d520:	4313      	orrs	r3, r2
 800d522:	6023      	str	r3, [r4, #0]
 800d524:	7831      	ldrb	r1, [r6, #0]
 800d526:	2206      	movs	r2, #6
 800d528:	482a      	ldr	r0, [pc, #168]	@ (800d5d4 <_vfiprintf_r+0x22c>)
 800d52a:	1c75      	adds	r5, r6, #1
 800d52c:	7621      	strb	r1, [r4, #24]
 800d52e:	f000 fb4d 	bl	800dbcc <memchr>
 800d532:	2800      	cmp	r0, #0
 800d534:	d040      	beq.n	800d5b8 <_vfiprintf_r+0x210>
 800d536:	4b28      	ldr	r3, [pc, #160]	@ (800d5d8 <_vfiprintf_r+0x230>)
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d122      	bne.n	800d582 <_vfiprintf_r+0x1da>
 800d53c:	2207      	movs	r2, #7
 800d53e:	9b07      	ldr	r3, [sp, #28]
 800d540:	3307      	adds	r3, #7
 800d542:	4393      	bics	r3, r2
 800d544:	3308      	adds	r3, #8
 800d546:	9307      	str	r3, [sp, #28]
 800d548:	6963      	ldr	r3, [r4, #20]
 800d54a:	9a04      	ldr	r2, [sp, #16]
 800d54c:	189b      	adds	r3, r3, r2
 800d54e:	6163      	str	r3, [r4, #20]
 800d550:	e762      	b.n	800d418 <_vfiprintf_r+0x70>
 800d552:	4343      	muls	r3, r0
 800d554:	002e      	movs	r6, r5
 800d556:	2101      	movs	r1, #1
 800d558:	189b      	adds	r3, r3, r2
 800d55a:	e7a4      	b.n	800d4a6 <_vfiprintf_r+0xfe>
 800d55c:	2300      	movs	r3, #0
 800d55e:	200a      	movs	r0, #10
 800d560:	0019      	movs	r1, r3
 800d562:	3601      	adds	r6, #1
 800d564:	6063      	str	r3, [r4, #4]
 800d566:	7832      	ldrb	r2, [r6, #0]
 800d568:	1c75      	adds	r5, r6, #1
 800d56a:	3a30      	subs	r2, #48	@ 0x30
 800d56c:	2a09      	cmp	r2, #9
 800d56e:	d903      	bls.n	800d578 <_vfiprintf_r+0x1d0>
 800d570:	2b00      	cmp	r3, #0
 800d572:	d0c8      	beq.n	800d506 <_vfiprintf_r+0x15e>
 800d574:	9109      	str	r1, [sp, #36]	@ 0x24
 800d576:	e7c6      	b.n	800d506 <_vfiprintf_r+0x15e>
 800d578:	4341      	muls	r1, r0
 800d57a:	002e      	movs	r6, r5
 800d57c:	2301      	movs	r3, #1
 800d57e:	1889      	adds	r1, r1, r2
 800d580:	e7f1      	b.n	800d566 <_vfiprintf_r+0x1be>
 800d582:	aa07      	add	r2, sp, #28
 800d584:	9200      	str	r2, [sp, #0]
 800d586:	0021      	movs	r1, r4
 800d588:	003a      	movs	r2, r7
 800d58a:	4b14      	ldr	r3, [pc, #80]	@ (800d5dc <_vfiprintf_r+0x234>)
 800d58c:	9803      	ldr	r0, [sp, #12]
 800d58e:	e000      	b.n	800d592 <_vfiprintf_r+0x1ea>
 800d590:	bf00      	nop
 800d592:	9004      	str	r0, [sp, #16]
 800d594:	9b04      	ldr	r3, [sp, #16]
 800d596:	3301      	adds	r3, #1
 800d598:	d1d6      	bne.n	800d548 <_vfiprintf_r+0x1a0>
 800d59a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d59c:	07db      	lsls	r3, r3, #31
 800d59e:	d405      	bmi.n	800d5ac <_vfiprintf_r+0x204>
 800d5a0:	89bb      	ldrh	r3, [r7, #12]
 800d5a2:	059b      	lsls	r3, r3, #22
 800d5a4:	d402      	bmi.n	800d5ac <_vfiprintf_r+0x204>
 800d5a6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d5a8:	f7ff fc7a 	bl	800cea0 <__retarget_lock_release_recursive>
 800d5ac:	89bb      	ldrh	r3, [r7, #12]
 800d5ae:	065b      	lsls	r3, r3, #25
 800d5b0:	d500      	bpl.n	800d5b4 <_vfiprintf_r+0x20c>
 800d5b2:	e71e      	b.n	800d3f2 <_vfiprintf_r+0x4a>
 800d5b4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d5b6:	e71e      	b.n	800d3f6 <_vfiprintf_r+0x4e>
 800d5b8:	aa07      	add	r2, sp, #28
 800d5ba:	9200      	str	r2, [sp, #0]
 800d5bc:	0021      	movs	r1, r4
 800d5be:	003a      	movs	r2, r7
 800d5c0:	4b06      	ldr	r3, [pc, #24]	@ (800d5dc <_vfiprintf_r+0x234>)
 800d5c2:	9803      	ldr	r0, [sp, #12]
 800d5c4:	f000 f87c 	bl	800d6c0 <_printf_i>
 800d5c8:	e7e3      	b.n	800d592 <_vfiprintf_r+0x1ea>
 800d5ca:	46c0      	nop			@ (mov r8, r8)
 800d5cc:	0800f278 	.word	0x0800f278
 800d5d0:	0800f27e 	.word	0x0800f27e
 800d5d4:	0800f282 	.word	0x0800f282
 800d5d8:	00000000 	.word	0x00000000
 800d5dc:	0800d383 	.word	0x0800d383

0800d5e0 <_printf_common>:
 800d5e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5e2:	0016      	movs	r6, r2
 800d5e4:	9301      	str	r3, [sp, #4]
 800d5e6:	688a      	ldr	r2, [r1, #8]
 800d5e8:	690b      	ldr	r3, [r1, #16]
 800d5ea:	000c      	movs	r4, r1
 800d5ec:	9000      	str	r0, [sp, #0]
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	da00      	bge.n	800d5f4 <_printf_common+0x14>
 800d5f2:	0013      	movs	r3, r2
 800d5f4:	0022      	movs	r2, r4
 800d5f6:	6033      	str	r3, [r6, #0]
 800d5f8:	3243      	adds	r2, #67	@ 0x43
 800d5fa:	7812      	ldrb	r2, [r2, #0]
 800d5fc:	2a00      	cmp	r2, #0
 800d5fe:	d001      	beq.n	800d604 <_printf_common+0x24>
 800d600:	3301      	adds	r3, #1
 800d602:	6033      	str	r3, [r6, #0]
 800d604:	6823      	ldr	r3, [r4, #0]
 800d606:	069b      	lsls	r3, r3, #26
 800d608:	d502      	bpl.n	800d610 <_printf_common+0x30>
 800d60a:	6833      	ldr	r3, [r6, #0]
 800d60c:	3302      	adds	r3, #2
 800d60e:	6033      	str	r3, [r6, #0]
 800d610:	6822      	ldr	r2, [r4, #0]
 800d612:	2306      	movs	r3, #6
 800d614:	0015      	movs	r5, r2
 800d616:	401d      	ands	r5, r3
 800d618:	421a      	tst	r2, r3
 800d61a:	d027      	beq.n	800d66c <_printf_common+0x8c>
 800d61c:	0023      	movs	r3, r4
 800d61e:	3343      	adds	r3, #67	@ 0x43
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	1e5a      	subs	r2, r3, #1
 800d624:	4193      	sbcs	r3, r2
 800d626:	6822      	ldr	r2, [r4, #0]
 800d628:	0692      	lsls	r2, r2, #26
 800d62a:	d430      	bmi.n	800d68e <_printf_common+0xae>
 800d62c:	0022      	movs	r2, r4
 800d62e:	9901      	ldr	r1, [sp, #4]
 800d630:	9800      	ldr	r0, [sp, #0]
 800d632:	9d08      	ldr	r5, [sp, #32]
 800d634:	3243      	adds	r2, #67	@ 0x43
 800d636:	47a8      	blx	r5
 800d638:	3001      	adds	r0, #1
 800d63a:	d025      	beq.n	800d688 <_printf_common+0xa8>
 800d63c:	2206      	movs	r2, #6
 800d63e:	6823      	ldr	r3, [r4, #0]
 800d640:	2500      	movs	r5, #0
 800d642:	4013      	ands	r3, r2
 800d644:	2b04      	cmp	r3, #4
 800d646:	d105      	bne.n	800d654 <_printf_common+0x74>
 800d648:	6833      	ldr	r3, [r6, #0]
 800d64a:	68e5      	ldr	r5, [r4, #12]
 800d64c:	1aed      	subs	r5, r5, r3
 800d64e:	43eb      	mvns	r3, r5
 800d650:	17db      	asrs	r3, r3, #31
 800d652:	401d      	ands	r5, r3
 800d654:	68a3      	ldr	r3, [r4, #8]
 800d656:	6922      	ldr	r2, [r4, #16]
 800d658:	4293      	cmp	r3, r2
 800d65a:	dd01      	ble.n	800d660 <_printf_common+0x80>
 800d65c:	1a9b      	subs	r3, r3, r2
 800d65e:	18ed      	adds	r5, r5, r3
 800d660:	2600      	movs	r6, #0
 800d662:	42b5      	cmp	r5, r6
 800d664:	d120      	bne.n	800d6a8 <_printf_common+0xc8>
 800d666:	2000      	movs	r0, #0
 800d668:	e010      	b.n	800d68c <_printf_common+0xac>
 800d66a:	3501      	adds	r5, #1
 800d66c:	68e3      	ldr	r3, [r4, #12]
 800d66e:	6832      	ldr	r2, [r6, #0]
 800d670:	1a9b      	subs	r3, r3, r2
 800d672:	42ab      	cmp	r3, r5
 800d674:	ddd2      	ble.n	800d61c <_printf_common+0x3c>
 800d676:	0022      	movs	r2, r4
 800d678:	2301      	movs	r3, #1
 800d67a:	9901      	ldr	r1, [sp, #4]
 800d67c:	9800      	ldr	r0, [sp, #0]
 800d67e:	9f08      	ldr	r7, [sp, #32]
 800d680:	3219      	adds	r2, #25
 800d682:	47b8      	blx	r7
 800d684:	3001      	adds	r0, #1
 800d686:	d1f0      	bne.n	800d66a <_printf_common+0x8a>
 800d688:	2001      	movs	r0, #1
 800d68a:	4240      	negs	r0, r0
 800d68c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d68e:	2030      	movs	r0, #48	@ 0x30
 800d690:	18e1      	adds	r1, r4, r3
 800d692:	3143      	adds	r1, #67	@ 0x43
 800d694:	7008      	strb	r0, [r1, #0]
 800d696:	0021      	movs	r1, r4
 800d698:	1c5a      	adds	r2, r3, #1
 800d69a:	3145      	adds	r1, #69	@ 0x45
 800d69c:	7809      	ldrb	r1, [r1, #0]
 800d69e:	18a2      	adds	r2, r4, r2
 800d6a0:	3243      	adds	r2, #67	@ 0x43
 800d6a2:	3302      	adds	r3, #2
 800d6a4:	7011      	strb	r1, [r2, #0]
 800d6a6:	e7c1      	b.n	800d62c <_printf_common+0x4c>
 800d6a8:	0022      	movs	r2, r4
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	9901      	ldr	r1, [sp, #4]
 800d6ae:	9800      	ldr	r0, [sp, #0]
 800d6b0:	9f08      	ldr	r7, [sp, #32]
 800d6b2:	321a      	adds	r2, #26
 800d6b4:	47b8      	blx	r7
 800d6b6:	3001      	adds	r0, #1
 800d6b8:	d0e6      	beq.n	800d688 <_printf_common+0xa8>
 800d6ba:	3601      	adds	r6, #1
 800d6bc:	e7d1      	b.n	800d662 <_printf_common+0x82>
	...

0800d6c0 <_printf_i>:
 800d6c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6c2:	b08b      	sub	sp, #44	@ 0x2c
 800d6c4:	9206      	str	r2, [sp, #24]
 800d6c6:	000a      	movs	r2, r1
 800d6c8:	3243      	adds	r2, #67	@ 0x43
 800d6ca:	9307      	str	r3, [sp, #28]
 800d6cc:	9005      	str	r0, [sp, #20]
 800d6ce:	9203      	str	r2, [sp, #12]
 800d6d0:	7e0a      	ldrb	r2, [r1, #24]
 800d6d2:	000c      	movs	r4, r1
 800d6d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d6d6:	2a78      	cmp	r2, #120	@ 0x78
 800d6d8:	d809      	bhi.n	800d6ee <_printf_i+0x2e>
 800d6da:	2a62      	cmp	r2, #98	@ 0x62
 800d6dc:	d80b      	bhi.n	800d6f6 <_printf_i+0x36>
 800d6de:	2a00      	cmp	r2, #0
 800d6e0:	d100      	bne.n	800d6e4 <_printf_i+0x24>
 800d6e2:	e0bc      	b.n	800d85e <_printf_i+0x19e>
 800d6e4:	497b      	ldr	r1, [pc, #492]	@ (800d8d4 <_printf_i+0x214>)
 800d6e6:	9104      	str	r1, [sp, #16]
 800d6e8:	2a58      	cmp	r2, #88	@ 0x58
 800d6ea:	d100      	bne.n	800d6ee <_printf_i+0x2e>
 800d6ec:	e090      	b.n	800d810 <_printf_i+0x150>
 800d6ee:	0025      	movs	r5, r4
 800d6f0:	3542      	adds	r5, #66	@ 0x42
 800d6f2:	702a      	strb	r2, [r5, #0]
 800d6f4:	e022      	b.n	800d73c <_printf_i+0x7c>
 800d6f6:	0010      	movs	r0, r2
 800d6f8:	3863      	subs	r0, #99	@ 0x63
 800d6fa:	2815      	cmp	r0, #21
 800d6fc:	d8f7      	bhi.n	800d6ee <_printf_i+0x2e>
 800d6fe:	f7f2 fd01 	bl	8000104 <__gnu_thumb1_case_shi>
 800d702:	0016      	.short	0x0016
 800d704:	fff6001f 	.word	0xfff6001f
 800d708:	fff6fff6 	.word	0xfff6fff6
 800d70c:	001ffff6 	.word	0x001ffff6
 800d710:	fff6fff6 	.word	0xfff6fff6
 800d714:	fff6fff6 	.word	0xfff6fff6
 800d718:	003600a1 	.word	0x003600a1
 800d71c:	fff60080 	.word	0xfff60080
 800d720:	00b2fff6 	.word	0x00b2fff6
 800d724:	0036fff6 	.word	0x0036fff6
 800d728:	fff6fff6 	.word	0xfff6fff6
 800d72c:	0084      	.short	0x0084
 800d72e:	0025      	movs	r5, r4
 800d730:	681a      	ldr	r2, [r3, #0]
 800d732:	3542      	adds	r5, #66	@ 0x42
 800d734:	1d11      	adds	r1, r2, #4
 800d736:	6019      	str	r1, [r3, #0]
 800d738:	6813      	ldr	r3, [r2, #0]
 800d73a:	702b      	strb	r3, [r5, #0]
 800d73c:	2301      	movs	r3, #1
 800d73e:	e0a0      	b.n	800d882 <_printf_i+0x1c2>
 800d740:	6818      	ldr	r0, [r3, #0]
 800d742:	6809      	ldr	r1, [r1, #0]
 800d744:	1d02      	adds	r2, r0, #4
 800d746:	060d      	lsls	r5, r1, #24
 800d748:	d50b      	bpl.n	800d762 <_printf_i+0xa2>
 800d74a:	6806      	ldr	r6, [r0, #0]
 800d74c:	601a      	str	r2, [r3, #0]
 800d74e:	2e00      	cmp	r6, #0
 800d750:	da03      	bge.n	800d75a <_printf_i+0x9a>
 800d752:	232d      	movs	r3, #45	@ 0x2d
 800d754:	9a03      	ldr	r2, [sp, #12]
 800d756:	4276      	negs	r6, r6
 800d758:	7013      	strb	r3, [r2, #0]
 800d75a:	4b5e      	ldr	r3, [pc, #376]	@ (800d8d4 <_printf_i+0x214>)
 800d75c:	270a      	movs	r7, #10
 800d75e:	9304      	str	r3, [sp, #16]
 800d760:	e018      	b.n	800d794 <_printf_i+0xd4>
 800d762:	6806      	ldr	r6, [r0, #0]
 800d764:	601a      	str	r2, [r3, #0]
 800d766:	0649      	lsls	r1, r1, #25
 800d768:	d5f1      	bpl.n	800d74e <_printf_i+0x8e>
 800d76a:	b236      	sxth	r6, r6
 800d76c:	e7ef      	b.n	800d74e <_printf_i+0x8e>
 800d76e:	6808      	ldr	r0, [r1, #0]
 800d770:	6819      	ldr	r1, [r3, #0]
 800d772:	c940      	ldmia	r1!, {r6}
 800d774:	0605      	lsls	r5, r0, #24
 800d776:	d402      	bmi.n	800d77e <_printf_i+0xbe>
 800d778:	0640      	lsls	r0, r0, #25
 800d77a:	d500      	bpl.n	800d77e <_printf_i+0xbe>
 800d77c:	b2b6      	uxth	r6, r6
 800d77e:	6019      	str	r1, [r3, #0]
 800d780:	4b54      	ldr	r3, [pc, #336]	@ (800d8d4 <_printf_i+0x214>)
 800d782:	270a      	movs	r7, #10
 800d784:	9304      	str	r3, [sp, #16]
 800d786:	2a6f      	cmp	r2, #111	@ 0x6f
 800d788:	d100      	bne.n	800d78c <_printf_i+0xcc>
 800d78a:	3f02      	subs	r7, #2
 800d78c:	0023      	movs	r3, r4
 800d78e:	2200      	movs	r2, #0
 800d790:	3343      	adds	r3, #67	@ 0x43
 800d792:	701a      	strb	r2, [r3, #0]
 800d794:	6863      	ldr	r3, [r4, #4]
 800d796:	60a3      	str	r3, [r4, #8]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	db03      	blt.n	800d7a4 <_printf_i+0xe4>
 800d79c:	2104      	movs	r1, #4
 800d79e:	6822      	ldr	r2, [r4, #0]
 800d7a0:	438a      	bics	r2, r1
 800d7a2:	6022      	str	r2, [r4, #0]
 800d7a4:	2e00      	cmp	r6, #0
 800d7a6:	d102      	bne.n	800d7ae <_printf_i+0xee>
 800d7a8:	9d03      	ldr	r5, [sp, #12]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d00c      	beq.n	800d7c8 <_printf_i+0x108>
 800d7ae:	9d03      	ldr	r5, [sp, #12]
 800d7b0:	0030      	movs	r0, r6
 800d7b2:	0039      	movs	r1, r7
 800d7b4:	f7f2 fd36 	bl	8000224 <__aeabi_uidivmod>
 800d7b8:	9b04      	ldr	r3, [sp, #16]
 800d7ba:	3d01      	subs	r5, #1
 800d7bc:	5c5b      	ldrb	r3, [r3, r1]
 800d7be:	702b      	strb	r3, [r5, #0]
 800d7c0:	0033      	movs	r3, r6
 800d7c2:	0006      	movs	r6, r0
 800d7c4:	429f      	cmp	r7, r3
 800d7c6:	d9f3      	bls.n	800d7b0 <_printf_i+0xf0>
 800d7c8:	2f08      	cmp	r7, #8
 800d7ca:	d109      	bne.n	800d7e0 <_printf_i+0x120>
 800d7cc:	6823      	ldr	r3, [r4, #0]
 800d7ce:	07db      	lsls	r3, r3, #31
 800d7d0:	d506      	bpl.n	800d7e0 <_printf_i+0x120>
 800d7d2:	6862      	ldr	r2, [r4, #4]
 800d7d4:	6923      	ldr	r3, [r4, #16]
 800d7d6:	429a      	cmp	r2, r3
 800d7d8:	dc02      	bgt.n	800d7e0 <_printf_i+0x120>
 800d7da:	2330      	movs	r3, #48	@ 0x30
 800d7dc:	3d01      	subs	r5, #1
 800d7de:	702b      	strb	r3, [r5, #0]
 800d7e0:	9b03      	ldr	r3, [sp, #12]
 800d7e2:	1b5b      	subs	r3, r3, r5
 800d7e4:	6123      	str	r3, [r4, #16]
 800d7e6:	9b07      	ldr	r3, [sp, #28]
 800d7e8:	0021      	movs	r1, r4
 800d7ea:	9300      	str	r3, [sp, #0]
 800d7ec:	9805      	ldr	r0, [sp, #20]
 800d7ee:	9b06      	ldr	r3, [sp, #24]
 800d7f0:	aa09      	add	r2, sp, #36	@ 0x24
 800d7f2:	f7ff fef5 	bl	800d5e0 <_printf_common>
 800d7f6:	3001      	adds	r0, #1
 800d7f8:	d148      	bne.n	800d88c <_printf_i+0x1cc>
 800d7fa:	2001      	movs	r0, #1
 800d7fc:	4240      	negs	r0, r0
 800d7fe:	b00b      	add	sp, #44	@ 0x2c
 800d800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d802:	2220      	movs	r2, #32
 800d804:	6809      	ldr	r1, [r1, #0]
 800d806:	430a      	orrs	r2, r1
 800d808:	6022      	str	r2, [r4, #0]
 800d80a:	2278      	movs	r2, #120	@ 0x78
 800d80c:	4932      	ldr	r1, [pc, #200]	@ (800d8d8 <_printf_i+0x218>)
 800d80e:	9104      	str	r1, [sp, #16]
 800d810:	0021      	movs	r1, r4
 800d812:	3145      	adds	r1, #69	@ 0x45
 800d814:	700a      	strb	r2, [r1, #0]
 800d816:	6819      	ldr	r1, [r3, #0]
 800d818:	6822      	ldr	r2, [r4, #0]
 800d81a:	c940      	ldmia	r1!, {r6}
 800d81c:	0610      	lsls	r0, r2, #24
 800d81e:	d402      	bmi.n	800d826 <_printf_i+0x166>
 800d820:	0650      	lsls	r0, r2, #25
 800d822:	d500      	bpl.n	800d826 <_printf_i+0x166>
 800d824:	b2b6      	uxth	r6, r6
 800d826:	6019      	str	r1, [r3, #0]
 800d828:	07d3      	lsls	r3, r2, #31
 800d82a:	d502      	bpl.n	800d832 <_printf_i+0x172>
 800d82c:	2320      	movs	r3, #32
 800d82e:	4313      	orrs	r3, r2
 800d830:	6023      	str	r3, [r4, #0]
 800d832:	2e00      	cmp	r6, #0
 800d834:	d001      	beq.n	800d83a <_printf_i+0x17a>
 800d836:	2710      	movs	r7, #16
 800d838:	e7a8      	b.n	800d78c <_printf_i+0xcc>
 800d83a:	2220      	movs	r2, #32
 800d83c:	6823      	ldr	r3, [r4, #0]
 800d83e:	4393      	bics	r3, r2
 800d840:	6023      	str	r3, [r4, #0]
 800d842:	e7f8      	b.n	800d836 <_printf_i+0x176>
 800d844:	681a      	ldr	r2, [r3, #0]
 800d846:	680d      	ldr	r5, [r1, #0]
 800d848:	1d10      	adds	r0, r2, #4
 800d84a:	6949      	ldr	r1, [r1, #20]
 800d84c:	6018      	str	r0, [r3, #0]
 800d84e:	6813      	ldr	r3, [r2, #0]
 800d850:	062e      	lsls	r6, r5, #24
 800d852:	d501      	bpl.n	800d858 <_printf_i+0x198>
 800d854:	6019      	str	r1, [r3, #0]
 800d856:	e002      	b.n	800d85e <_printf_i+0x19e>
 800d858:	066d      	lsls	r5, r5, #25
 800d85a:	d5fb      	bpl.n	800d854 <_printf_i+0x194>
 800d85c:	8019      	strh	r1, [r3, #0]
 800d85e:	2300      	movs	r3, #0
 800d860:	9d03      	ldr	r5, [sp, #12]
 800d862:	6123      	str	r3, [r4, #16]
 800d864:	e7bf      	b.n	800d7e6 <_printf_i+0x126>
 800d866:	681a      	ldr	r2, [r3, #0]
 800d868:	1d11      	adds	r1, r2, #4
 800d86a:	6019      	str	r1, [r3, #0]
 800d86c:	6815      	ldr	r5, [r2, #0]
 800d86e:	2100      	movs	r1, #0
 800d870:	0028      	movs	r0, r5
 800d872:	6862      	ldr	r2, [r4, #4]
 800d874:	f000 f9aa 	bl	800dbcc <memchr>
 800d878:	2800      	cmp	r0, #0
 800d87a:	d001      	beq.n	800d880 <_printf_i+0x1c0>
 800d87c:	1b40      	subs	r0, r0, r5
 800d87e:	6060      	str	r0, [r4, #4]
 800d880:	6863      	ldr	r3, [r4, #4]
 800d882:	6123      	str	r3, [r4, #16]
 800d884:	2300      	movs	r3, #0
 800d886:	9a03      	ldr	r2, [sp, #12]
 800d888:	7013      	strb	r3, [r2, #0]
 800d88a:	e7ac      	b.n	800d7e6 <_printf_i+0x126>
 800d88c:	002a      	movs	r2, r5
 800d88e:	6923      	ldr	r3, [r4, #16]
 800d890:	9906      	ldr	r1, [sp, #24]
 800d892:	9805      	ldr	r0, [sp, #20]
 800d894:	9d07      	ldr	r5, [sp, #28]
 800d896:	47a8      	blx	r5
 800d898:	3001      	adds	r0, #1
 800d89a:	d0ae      	beq.n	800d7fa <_printf_i+0x13a>
 800d89c:	6823      	ldr	r3, [r4, #0]
 800d89e:	079b      	lsls	r3, r3, #30
 800d8a0:	d415      	bmi.n	800d8ce <_printf_i+0x20e>
 800d8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8a4:	68e0      	ldr	r0, [r4, #12]
 800d8a6:	4298      	cmp	r0, r3
 800d8a8:	daa9      	bge.n	800d7fe <_printf_i+0x13e>
 800d8aa:	0018      	movs	r0, r3
 800d8ac:	e7a7      	b.n	800d7fe <_printf_i+0x13e>
 800d8ae:	0022      	movs	r2, r4
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	9906      	ldr	r1, [sp, #24]
 800d8b4:	9805      	ldr	r0, [sp, #20]
 800d8b6:	9e07      	ldr	r6, [sp, #28]
 800d8b8:	3219      	adds	r2, #25
 800d8ba:	47b0      	blx	r6
 800d8bc:	3001      	adds	r0, #1
 800d8be:	d09c      	beq.n	800d7fa <_printf_i+0x13a>
 800d8c0:	3501      	adds	r5, #1
 800d8c2:	68e3      	ldr	r3, [r4, #12]
 800d8c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8c6:	1a9b      	subs	r3, r3, r2
 800d8c8:	42ab      	cmp	r3, r5
 800d8ca:	dcf0      	bgt.n	800d8ae <_printf_i+0x1ee>
 800d8cc:	e7e9      	b.n	800d8a2 <_printf_i+0x1e2>
 800d8ce:	2500      	movs	r5, #0
 800d8d0:	e7f7      	b.n	800d8c2 <_printf_i+0x202>
 800d8d2:	46c0      	nop			@ (mov r8, r8)
 800d8d4:	0800f289 	.word	0x0800f289
 800d8d8:	0800f29a 	.word	0x0800f29a

0800d8dc <__sflush_r>:
 800d8dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8de:	220c      	movs	r2, #12
 800d8e0:	5e8b      	ldrsh	r3, [r1, r2]
 800d8e2:	0005      	movs	r5, r0
 800d8e4:	000c      	movs	r4, r1
 800d8e6:	071a      	lsls	r2, r3, #28
 800d8e8:	d456      	bmi.n	800d998 <__sflush_r+0xbc>
 800d8ea:	684a      	ldr	r2, [r1, #4]
 800d8ec:	2a00      	cmp	r2, #0
 800d8ee:	dc02      	bgt.n	800d8f6 <__sflush_r+0x1a>
 800d8f0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d8f2:	2a00      	cmp	r2, #0
 800d8f4:	dd4e      	ble.n	800d994 <__sflush_r+0xb8>
 800d8f6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d8f8:	2f00      	cmp	r7, #0
 800d8fa:	d04b      	beq.n	800d994 <__sflush_r+0xb8>
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	2080      	movs	r0, #128	@ 0x80
 800d900:	682e      	ldr	r6, [r5, #0]
 800d902:	602a      	str	r2, [r5, #0]
 800d904:	001a      	movs	r2, r3
 800d906:	0140      	lsls	r0, r0, #5
 800d908:	6a21      	ldr	r1, [r4, #32]
 800d90a:	4002      	ands	r2, r0
 800d90c:	4203      	tst	r3, r0
 800d90e:	d033      	beq.n	800d978 <__sflush_r+0x9c>
 800d910:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d912:	89a3      	ldrh	r3, [r4, #12]
 800d914:	075b      	lsls	r3, r3, #29
 800d916:	d506      	bpl.n	800d926 <__sflush_r+0x4a>
 800d918:	6863      	ldr	r3, [r4, #4]
 800d91a:	1ad2      	subs	r2, r2, r3
 800d91c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d001      	beq.n	800d926 <__sflush_r+0x4a>
 800d922:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d924:	1ad2      	subs	r2, r2, r3
 800d926:	2300      	movs	r3, #0
 800d928:	0028      	movs	r0, r5
 800d92a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d92c:	6a21      	ldr	r1, [r4, #32]
 800d92e:	47b8      	blx	r7
 800d930:	89a2      	ldrh	r2, [r4, #12]
 800d932:	1c43      	adds	r3, r0, #1
 800d934:	d106      	bne.n	800d944 <__sflush_r+0x68>
 800d936:	6829      	ldr	r1, [r5, #0]
 800d938:	291d      	cmp	r1, #29
 800d93a:	d846      	bhi.n	800d9ca <__sflush_r+0xee>
 800d93c:	4b29      	ldr	r3, [pc, #164]	@ (800d9e4 <__sflush_r+0x108>)
 800d93e:	410b      	asrs	r3, r1
 800d940:	07db      	lsls	r3, r3, #31
 800d942:	d442      	bmi.n	800d9ca <__sflush_r+0xee>
 800d944:	2300      	movs	r3, #0
 800d946:	6063      	str	r3, [r4, #4]
 800d948:	6923      	ldr	r3, [r4, #16]
 800d94a:	6023      	str	r3, [r4, #0]
 800d94c:	04d2      	lsls	r2, r2, #19
 800d94e:	d505      	bpl.n	800d95c <__sflush_r+0x80>
 800d950:	1c43      	adds	r3, r0, #1
 800d952:	d102      	bne.n	800d95a <__sflush_r+0x7e>
 800d954:	682b      	ldr	r3, [r5, #0]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d100      	bne.n	800d95c <__sflush_r+0x80>
 800d95a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d95c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d95e:	602e      	str	r6, [r5, #0]
 800d960:	2900      	cmp	r1, #0
 800d962:	d017      	beq.n	800d994 <__sflush_r+0xb8>
 800d964:	0023      	movs	r3, r4
 800d966:	3344      	adds	r3, #68	@ 0x44
 800d968:	4299      	cmp	r1, r3
 800d96a:	d002      	beq.n	800d972 <__sflush_r+0x96>
 800d96c:	0028      	movs	r0, r5
 800d96e:	f7ff fa99 	bl	800cea4 <_free_r>
 800d972:	2300      	movs	r3, #0
 800d974:	6363      	str	r3, [r4, #52]	@ 0x34
 800d976:	e00d      	b.n	800d994 <__sflush_r+0xb8>
 800d978:	2301      	movs	r3, #1
 800d97a:	0028      	movs	r0, r5
 800d97c:	47b8      	blx	r7
 800d97e:	0002      	movs	r2, r0
 800d980:	1c43      	adds	r3, r0, #1
 800d982:	d1c6      	bne.n	800d912 <__sflush_r+0x36>
 800d984:	682b      	ldr	r3, [r5, #0]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d0c3      	beq.n	800d912 <__sflush_r+0x36>
 800d98a:	2b1d      	cmp	r3, #29
 800d98c:	d001      	beq.n	800d992 <__sflush_r+0xb6>
 800d98e:	2b16      	cmp	r3, #22
 800d990:	d11a      	bne.n	800d9c8 <__sflush_r+0xec>
 800d992:	602e      	str	r6, [r5, #0]
 800d994:	2000      	movs	r0, #0
 800d996:	e01e      	b.n	800d9d6 <__sflush_r+0xfa>
 800d998:	690e      	ldr	r6, [r1, #16]
 800d99a:	2e00      	cmp	r6, #0
 800d99c:	d0fa      	beq.n	800d994 <__sflush_r+0xb8>
 800d99e:	680f      	ldr	r7, [r1, #0]
 800d9a0:	600e      	str	r6, [r1, #0]
 800d9a2:	1bba      	subs	r2, r7, r6
 800d9a4:	9201      	str	r2, [sp, #4]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	079b      	lsls	r3, r3, #30
 800d9aa:	d100      	bne.n	800d9ae <__sflush_r+0xd2>
 800d9ac:	694a      	ldr	r2, [r1, #20]
 800d9ae:	60a2      	str	r2, [r4, #8]
 800d9b0:	9b01      	ldr	r3, [sp, #4]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	ddee      	ble.n	800d994 <__sflush_r+0xb8>
 800d9b6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d9b8:	0032      	movs	r2, r6
 800d9ba:	001f      	movs	r7, r3
 800d9bc:	0028      	movs	r0, r5
 800d9be:	9b01      	ldr	r3, [sp, #4]
 800d9c0:	6a21      	ldr	r1, [r4, #32]
 800d9c2:	47b8      	blx	r7
 800d9c4:	2800      	cmp	r0, #0
 800d9c6:	dc07      	bgt.n	800d9d8 <__sflush_r+0xfc>
 800d9c8:	89a2      	ldrh	r2, [r4, #12]
 800d9ca:	2340      	movs	r3, #64	@ 0x40
 800d9cc:	2001      	movs	r0, #1
 800d9ce:	4313      	orrs	r3, r2
 800d9d0:	b21b      	sxth	r3, r3
 800d9d2:	81a3      	strh	r3, [r4, #12]
 800d9d4:	4240      	negs	r0, r0
 800d9d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d9d8:	9b01      	ldr	r3, [sp, #4]
 800d9da:	1836      	adds	r6, r6, r0
 800d9dc:	1a1b      	subs	r3, r3, r0
 800d9de:	9301      	str	r3, [sp, #4]
 800d9e0:	e7e6      	b.n	800d9b0 <__sflush_r+0xd4>
 800d9e2:	46c0      	nop			@ (mov r8, r8)
 800d9e4:	dfbffffe 	.word	0xdfbffffe

0800d9e8 <_fflush_r>:
 800d9e8:	690b      	ldr	r3, [r1, #16]
 800d9ea:	b570      	push	{r4, r5, r6, lr}
 800d9ec:	0005      	movs	r5, r0
 800d9ee:	000c      	movs	r4, r1
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d102      	bne.n	800d9fa <_fflush_r+0x12>
 800d9f4:	2500      	movs	r5, #0
 800d9f6:	0028      	movs	r0, r5
 800d9f8:	bd70      	pop	{r4, r5, r6, pc}
 800d9fa:	2800      	cmp	r0, #0
 800d9fc:	d004      	beq.n	800da08 <_fflush_r+0x20>
 800d9fe:	6a03      	ldr	r3, [r0, #32]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d101      	bne.n	800da08 <_fflush_r+0x20>
 800da04:	f7ff f906 	bl	800cc14 <__sinit>
 800da08:	220c      	movs	r2, #12
 800da0a:	5ea3      	ldrsh	r3, [r4, r2]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d0f1      	beq.n	800d9f4 <_fflush_r+0xc>
 800da10:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da12:	07d2      	lsls	r2, r2, #31
 800da14:	d404      	bmi.n	800da20 <_fflush_r+0x38>
 800da16:	059b      	lsls	r3, r3, #22
 800da18:	d402      	bmi.n	800da20 <_fflush_r+0x38>
 800da1a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da1c:	f7ff fa3f 	bl	800ce9e <__retarget_lock_acquire_recursive>
 800da20:	0028      	movs	r0, r5
 800da22:	0021      	movs	r1, r4
 800da24:	f7ff ff5a 	bl	800d8dc <__sflush_r>
 800da28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da2a:	0005      	movs	r5, r0
 800da2c:	07db      	lsls	r3, r3, #31
 800da2e:	d4e2      	bmi.n	800d9f6 <_fflush_r+0xe>
 800da30:	89a3      	ldrh	r3, [r4, #12]
 800da32:	059b      	lsls	r3, r3, #22
 800da34:	d4df      	bmi.n	800d9f6 <_fflush_r+0xe>
 800da36:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da38:	f7ff fa32 	bl	800cea0 <__retarget_lock_release_recursive>
 800da3c:	e7db      	b.n	800d9f6 <_fflush_r+0xe>

0800da3e <__swbuf_r>:
 800da3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da40:	0006      	movs	r6, r0
 800da42:	000d      	movs	r5, r1
 800da44:	0014      	movs	r4, r2
 800da46:	2800      	cmp	r0, #0
 800da48:	d004      	beq.n	800da54 <__swbuf_r+0x16>
 800da4a:	6a03      	ldr	r3, [r0, #32]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d101      	bne.n	800da54 <__swbuf_r+0x16>
 800da50:	f7ff f8e0 	bl	800cc14 <__sinit>
 800da54:	69a3      	ldr	r3, [r4, #24]
 800da56:	60a3      	str	r3, [r4, #8]
 800da58:	89a3      	ldrh	r3, [r4, #12]
 800da5a:	071b      	lsls	r3, r3, #28
 800da5c:	d502      	bpl.n	800da64 <__swbuf_r+0x26>
 800da5e:	6923      	ldr	r3, [r4, #16]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d109      	bne.n	800da78 <__swbuf_r+0x3a>
 800da64:	0021      	movs	r1, r4
 800da66:	0030      	movs	r0, r6
 800da68:	f000 f82c 	bl	800dac4 <__swsetup_r>
 800da6c:	2800      	cmp	r0, #0
 800da6e:	d003      	beq.n	800da78 <__swbuf_r+0x3a>
 800da70:	2501      	movs	r5, #1
 800da72:	426d      	negs	r5, r5
 800da74:	0028      	movs	r0, r5
 800da76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da78:	6923      	ldr	r3, [r4, #16]
 800da7a:	6820      	ldr	r0, [r4, #0]
 800da7c:	b2ef      	uxtb	r7, r5
 800da7e:	1ac0      	subs	r0, r0, r3
 800da80:	6963      	ldr	r3, [r4, #20]
 800da82:	b2ed      	uxtb	r5, r5
 800da84:	4283      	cmp	r3, r0
 800da86:	dc05      	bgt.n	800da94 <__swbuf_r+0x56>
 800da88:	0021      	movs	r1, r4
 800da8a:	0030      	movs	r0, r6
 800da8c:	f7ff ffac 	bl	800d9e8 <_fflush_r>
 800da90:	2800      	cmp	r0, #0
 800da92:	d1ed      	bne.n	800da70 <__swbuf_r+0x32>
 800da94:	68a3      	ldr	r3, [r4, #8]
 800da96:	3001      	adds	r0, #1
 800da98:	3b01      	subs	r3, #1
 800da9a:	60a3      	str	r3, [r4, #8]
 800da9c:	6823      	ldr	r3, [r4, #0]
 800da9e:	1c5a      	adds	r2, r3, #1
 800daa0:	6022      	str	r2, [r4, #0]
 800daa2:	701f      	strb	r7, [r3, #0]
 800daa4:	6963      	ldr	r3, [r4, #20]
 800daa6:	4283      	cmp	r3, r0
 800daa8:	d004      	beq.n	800dab4 <__swbuf_r+0x76>
 800daaa:	89a3      	ldrh	r3, [r4, #12]
 800daac:	07db      	lsls	r3, r3, #31
 800daae:	d5e1      	bpl.n	800da74 <__swbuf_r+0x36>
 800dab0:	2d0a      	cmp	r5, #10
 800dab2:	d1df      	bne.n	800da74 <__swbuf_r+0x36>
 800dab4:	0021      	movs	r1, r4
 800dab6:	0030      	movs	r0, r6
 800dab8:	f7ff ff96 	bl	800d9e8 <_fflush_r>
 800dabc:	2800      	cmp	r0, #0
 800dabe:	d0d9      	beq.n	800da74 <__swbuf_r+0x36>
 800dac0:	e7d6      	b.n	800da70 <__swbuf_r+0x32>
	...

0800dac4 <__swsetup_r>:
 800dac4:	4b2d      	ldr	r3, [pc, #180]	@ (800db7c <__swsetup_r+0xb8>)
 800dac6:	b570      	push	{r4, r5, r6, lr}
 800dac8:	0005      	movs	r5, r0
 800daca:	6818      	ldr	r0, [r3, #0]
 800dacc:	000c      	movs	r4, r1
 800dace:	2800      	cmp	r0, #0
 800dad0:	d004      	beq.n	800dadc <__swsetup_r+0x18>
 800dad2:	6a03      	ldr	r3, [r0, #32]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d101      	bne.n	800dadc <__swsetup_r+0x18>
 800dad8:	f7ff f89c 	bl	800cc14 <__sinit>
 800dadc:	230c      	movs	r3, #12
 800dade:	5ee2      	ldrsh	r2, [r4, r3]
 800dae0:	0713      	lsls	r3, r2, #28
 800dae2:	d423      	bmi.n	800db2c <__swsetup_r+0x68>
 800dae4:	06d3      	lsls	r3, r2, #27
 800dae6:	d407      	bmi.n	800daf8 <__swsetup_r+0x34>
 800dae8:	2309      	movs	r3, #9
 800daea:	602b      	str	r3, [r5, #0]
 800daec:	2340      	movs	r3, #64	@ 0x40
 800daee:	2001      	movs	r0, #1
 800daf0:	4313      	orrs	r3, r2
 800daf2:	81a3      	strh	r3, [r4, #12]
 800daf4:	4240      	negs	r0, r0
 800daf6:	e03a      	b.n	800db6e <__swsetup_r+0xaa>
 800daf8:	0752      	lsls	r2, r2, #29
 800dafa:	d513      	bpl.n	800db24 <__swsetup_r+0x60>
 800dafc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dafe:	2900      	cmp	r1, #0
 800db00:	d008      	beq.n	800db14 <__swsetup_r+0x50>
 800db02:	0023      	movs	r3, r4
 800db04:	3344      	adds	r3, #68	@ 0x44
 800db06:	4299      	cmp	r1, r3
 800db08:	d002      	beq.n	800db10 <__swsetup_r+0x4c>
 800db0a:	0028      	movs	r0, r5
 800db0c:	f7ff f9ca 	bl	800cea4 <_free_r>
 800db10:	2300      	movs	r3, #0
 800db12:	6363      	str	r3, [r4, #52]	@ 0x34
 800db14:	2224      	movs	r2, #36	@ 0x24
 800db16:	89a3      	ldrh	r3, [r4, #12]
 800db18:	4393      	bics	r3, r2
 800db1a:	81a3      	strh	r3, [r4, #12]
 800db1c:	2300      	movs	r3, #0
 800db1e:	6063      	str	r3, [r4, #4]
 800db20:	6923      	ldr	r3, [r4, #16]
 800db22:	6023      	str	r3, [r4, #0]
 800db24:	2308      	movs	r3, #8
 800db26:	89a2      	ldrh	r2, [r4, #12]
 800db28:	4313      	orrs	r3, r2
 800db2a:	81a3      	strh	r3, [r4, #12]
 800db2c:	6923      	ldr	r3, [r4, #16]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d10b      	bne.n	800db4a <__swsetup_r+0x86>
 800db32:	21a0      	movs	r1, #160	@ 0xa0
 800db34:	2280      	movs	r2, #128	@ 0x80
 800db36:	89a3      	ldrh	r3, [r4, #12]
 800db38:	0089      	lsls	r1, r1, #2
 800db3a:	0092      	lsls	r2, r2, #2
 800db3c:	400b      	ands	r3, r1
 800db3e:	4293      	cmp	r3, r2
 800db40:	d003      	beq.n	800db4a <__swsetup_r+0x86>
 800db42:	0021      	movs	r1, r4
 800db44:	0028      	movs	r0, r5
 800db46:	f000 f8af 	bl	800dca8 <__smakebuf_r>
 800db4a:	230c      	movs	r3, #12
 800db4c:	5ee2      	ldrsh	r2, [r4, r3]
 800db4e:	2101      	movs	r1, #1
 800db50:	0013      	movs	r3, r2
 800db52:	400b      	ands	r3, r1
 800db54:	420a      	tst	r2, r1
 800db56:	d00b      	beq.n	800db70 <__swsetup_r+0xac>
 800db58:	2300      	movs	r3, #0
 800db5a:	60a3      	str	r3, [r4, #8]
 800db5c:	6963      	ldr	r3, [r4, #20]
 800db5e:	425b      	negs	r3, r3
 800db60:	61a3      	str	r3, [r4, #24]
 800db62:	2000      	movs	r0, #0
 800db64:	6923      	ldr	r3, [r4, #16]
 800db66:	4283      	cmp	r3, r0
 800db68:	d101      	bne.n	800db6e <__swsetup_r+0xaa>
 800db6a:	0613      	lsls	r3, r2, #24
 800db6c:	d4be      	bmi.n	800daec <__swsetup_r+0x28>
 800db6e:	bd70      	pop	{r4, r5, r6, pc}
 800db70:	0791      	lsls	r1, r2, #30
 800db72:	d400      	bmi.n	800db76 <__swsetup_r+0xb2>
 800db74:	6963      	ldr	r3, [r4, #20]
 800db76:	60a3      	str	r3, [r4, #8]
 800db78:	e7f3      	b.n	800db62 <__swsetup_r+0x9e>
 800db7a:	46c0      	nop			@ (mov r8, r8)
 800db7c:	20000110 	.word	0x20000110

0800db80 <memmove>:
 800db80:	b510      	push	{r4, lr}
 800db82:	4288      	cmp	r0, r1
 800db84:	d806      	bhi.n	800db94 <memmove+0x14>
 800db86:	2300      	movs	r3, #0
 800db88:	429a      	cmp	r2, r3
 800db8a:	d008      	beq.n	800db9e <memmove+0x1e>
 800db8c:	5ccc      	ldrb	r4, [r1, r3]
 800db8e:	54c4      	strb	r4, [r0, r3]
 800db90:	3301      	adds	r3, #1
 800db92:	e7f9      	b.n	800db88 <memmove+0x8>
 800db94:	188b      	adds	r3, r1, r2
 800db96:	4298      	cmp	r0, r3
 800db98:	d2f5      	bcs.n	800db86 <memmove+0x6>
 800db9a:	3a01      	subs	r2, #1
 800db9c:	d200      	bcs.n	800dba0 <memmove+0x20>
 800db9e:	bd10      	pop	{r4, pc}
 800dba0:	5c8b      	ldrb	r3, [r1, r2]
 800dba2:	5483      	strb	r3, [r0, r2]
 800dba4:	e7f9      	b.n	800db9a <memmove+0x1a>
	...

0800dba8 <_sbrk_r>:
 800dba8:	2300      	movs	r3, #0
 800dbaa:	b570      	push	{r4, r5, r6, lr}
 800dbac:	4d06      	ldr	r5, [pc, #24]	@ (800dbc8 <_sbrk_r+0x20>)
 800dbae:	0004      	movs	r4, r0
 800dbb0:	0008      	movs	r0, r1
 800dbb2:	602b      	str	r3, [r5, #0]
 800dbb4:	f7f5 fcb4 	bl	8003520 <_sbrk>
 800dbb8:	1c43      	adds	r3, r0, #1
 800dbba:	d103      	bne.n	800dbc4 <_sbrk_r+0x1c>
 800dbbc:	682b      	ldr	r3, [r5, #0]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d000      	beq.n	800dbc4 <_sbrk_r+0x1c>
 800dbc2:	6023      	str	r3, [r4, #0]
 800dbc4:	bd70      	pop	{r4, r5, r6, pc}
 800dbc6:	46c0      	nop			@ (mov r8, r8)
 800dbc8:	2000060c 	.word	0x2000060c

0800dbcc <memchr>:
 800dbcc:	b2c9      	uxtb	r1, r1
 800dbce:	1882      	adds	r2, r0, r2
 800dbd0:	4290      	cmp	r0, r2
 800dbd2:	d101      	bne.n	800dbd8 <memchr+0xc>
 800dbd4:	2000      	movs	r0, #0
 800dbd6:	4770      	bx	lr
 800dbd8:	7803      	ldrb	r3, [r0, #0]
 800dbda:	428b      	cmp	r3, r1
 800dbdc:	d0fb      	beq.n	800dbd6 <memchr+0xa>
 800dbde:	3001      	adds	r0, #1
 800dbe0:	e7f6      	b.n	800dbd0 <memchr+0x4>

0800dbe2 <memcpy>:
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	b510      	push	{r4, lr}
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d100      	bne.n	800dbec <memcpy+0xa>
 800dbea:	bd10      	pop	{r4, pc}
 800dbec:	5ccc      	ldrb	r4, [r1, r3]
 800dbee:	54c4      	strb	r4, [r0, r3]
 800dbf0:	3301      	adds	r3, #1
 800dbf2:	e7f8      	b.n	800dbe6 <memcpy+0x4>

0800dbf4 <_realloc_r>:
 800dbf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbf6:	0006      	movs	r6, r0
 800dbf8:	000c      	movs	r4, r1
 800dbfa:	0015      	movs	r5, r2
 800dbfc:	2900      	cmp	r1, #0
 800dbfe:	d105      	bne.n	800dc0c <_realloc_r+0x18>
 800dc00:	0011      	movs	r1, r2
 800dc02:	f7ff f9bb 	bl	800cf7c <_malloc_r>
 800dc06:	0004      	movs	r4, r0
 800dc08:	0020      	movs	r0, r4
 800dc0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dc0c:	2a00      	cmp	r2, #0
 800dc0e:	d103      	bne.n	800dc18 <_realloc_r+0x24>
 800dc10:	f7ff f948 	bl	800cea4 <_free_r>
 800dc14:	2400      	movs	r4, #0
 800dc16:	e7f7      	b.n	800dc08 <_realloc_r+0x14>
 800dc18:	f000 f8ac 	bl	800dd74 <_malloc_usable_size_r>
 800dc1c:	0007      	movs	r7, r0
 800dc1e:	4285      	cmp	r5, r0
 800dc20:	d802      	bhi.n	800dc28 <_realloc_r+0x34>
 800dc22:	0843      	lsrs	r3, r0, #1
 800dc24:	42ab      	cmp	r3, r5
 800dc26:	d3ef      	bcc.n	800dc08 <_realloc_r+0x14>
 800dc28:	0029      	movs	r1, r5
 800dc2a:	0030      	movs	r0, r6
 800dc2c:	f7ff f9a6 	bl	800cf7c <_malloc_r>
 800dc30:	9001      	str	r0, [sp, #4]
 800dc32:	2800      	cmp	r0, #0
 800dc34:	d0ee      	beq.n	800dc14 <_realloc_r+0x20>
 800dc36:	002a      	movs	r2, r5
 800dc38:	42bd      	cmp	r5, r7
 800dc3a:	d900      	bls.n	800dc3e <_realloc_r+0x4a>
 800dc3c:	003a      	movs	r2, r7
 800dc3e:	0021      	movs	r1, r4
 800dc40:	9801      	ldr	r0, [sp, #4]
 800dc42:	f7ff ffce 	bl	800dbe2 <memcpy>
 800dc46:	0021      	movs	r1, r4
 800dc48:	0030      	movs	r0, r6
 800dc4a:	f7ff f92b 	bl	800cea4 <_free_r>
 800dc4e:	9c01      	ldr	r4, [sp, #4]
 800dc50:	e7da      	b.n	800dc08 <_realloc_r+0x14>
	...

0800dc54 <__swhatbuf_r>:
 800dc54:	b570      	push	{r4, r5, r6, lr}
 800dc56:	000e      	movs	r6, r1
 800dc58:	001d      	movs	r5, r3
 800dc5a:	230e      	movs	r3, #14
 800dc5c:	5ec9      	ldrsh	r1, [r1, r3]
 800dc5e:	0014      	movs	r4, r2
 800dc60:	b096      	sub	sp, #88	@ 0x58
 800dc62:	2900      	cmp	r1, #0
 800dc64:	da0c      	bge.n	800dc80 <__swhatbuf_r+0x2c>
 800dc66:	89b2      	ldrh	r2, [r6, #12]
 800dc68:	2380      	movs	r3, #128	@ 0x80
 800dc6a:	0011      	movs	r1, r2
 800dc6c:	4019      	ands	r1, r3
 800dc6e:	421a      	tst	r2, r3
 800dc70:	d114      	bne.n	800dc9c <__swhatbuf_r+0x48>
 800dc72:	2380      	movs	r3, #128	@ 0x80
 800dc74:	00db      	lsls	r3, r3, #3
 800dc76:	2000      	movs	r0, #0
 800dc78:	6029      	str	r1, [r5, #0]
 800dc7a:	6023      	str	r3, [r4, #0]
 800dc7c:	b016      	add	sp, #88	@ 0x58
 800dc7e:	bd70      	pop	{r4, r5, r6, pc}
 800dc80:	466a      	mov	r2, sp
 800dc82:	f000 f853 	bl	800dd2c <_fstat_r>
 800dc86:	2800      	cmp	r0, #0
 800dc88:	dbed      	blt.n	800dc66 <__swhatbuf_r+0x12>
 800dc8a:	23f0      	movs	r3, #240	@ 0xf0
 800dc8c:	9901      	ldr	r1, [sp, #4]
 800dc8e:	021b      	lsls	r3, r3, #8
 800dc90:	4019      	ands	r1, r3
 800dc92:	4b04      	ldr	r3, [pc, #16]	@ (800dca4 <__swhatbuf_r+0x50>)
 800dc94:	18c9      	adds	r1, r1, r3
 800dc96:	424b      	negs	r3, r1
 800dc98:	4159      	adcs	r1, r3
 800dc9a:	e7ea      	b.n	800dc72 <__swhatbuf_r+0x1e>
 800dc9c:	2100      	movs	r1, #0
 800dc9e:	2340      	movs	r3, #64	@ 0x40
 800dca0:	e7e9      	b.n	800dc76 <__swhatbuf_r+0x22>
 800dca2:	46c0      	nop			@ (mov r8, r8)
 800dca4:	ffffe000 	.word	0xffffe000

0800dca8 <__smakebuf_r>:
 800dca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dcaa:	2602      	movs	r6, #2
 800dcac:	898b      	ldrh	r3, [r1, #12]
 800dcae:	0005      	movs	r5, r0
 800dcb0:	000c      	movs	r4, r1
 800dcb2:	b085      	sub	sp, #20
 800dcb4:	4233      	tst	r3, r6
 800dcb6:	d007      	beq.n	800dcc8 <__smakebuf_r+0x20>
 800dcb8:	0023      	movs	r3, r4
 800dcba:	3347      	adds	r3, #71	@ 0x47
 800dcbc:	6023      	str	r3, [r4, #0]
 800dcbe:	6123      	str	r3, [r4, #16]
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	6163      	str	r3, [r4, #20]
 800dcc4:	b005      	add	sp, #20
 800dcc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcc8:	ab03      	add	r3, sp, #12
 800dcca:	aa02      	add	r2, sp, #8
 800dccc:	f7ff ffc2 	bl	800dc54 <__swhatbuf_r>
 800dcd0:	9f02      	ldr	r7, [sp, #8]
 800dcd2:	9001      	str	r0, [sp, #4]
 800dcd4:	0039      	movs	r1, r7
 800dcd6:	0028      	movs	r0, r5
 800dcd8:	f7ff f950 	bl	800cf7c <_malloc_r>
 800dcdc:	2800      	cmp	r0, #0
 800dcde:	d108      	bne.n	800dcf2 <__smakebuf_r+0x4a>
 800dce0:	220c      	movs	r2, #12
 800dce2:	5ea3      	ldrsh	r3, [r4, r2]
 800dce4:	059a      	lsls	r2, r3, #22
 800dce6:	d4ed      	bmi.n	800dcc4 <__smakebuf_r+0x1c>
 800dce8:	2203      	movs	r2, #3
 800dcea:	4393      	bics	r3, r2
 800dcec:	431e      	orrs	r6, r3
 800dcee:	81a6      	strh	r6, [r4, #12]
 800dcf0:	e7e2      	b.n	800dcb8 <__smakebuf_r+0x10>
 800dcf2:	2380      	movs	r3, #128	@ 0x80
 800dcf4:	89a2      	ldrh	r2, [r4, #12]
 800dcf6:	6020      	str	r0, [r4, #0]
 800dcf8:	4313      	orrs	r3, r2
 800dcfa:	81a3      	strh	r3, [r4, #12]
 800dcfc:	9b03      	ldr	r3, [sp, #12]
 800dcfe:	6120      	str	r0, [r4, #16]
 800dd00:	6167      	str	r7, [r4, #20]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d00c      	beq.n	800dd20 <__smakebuf_r+0x78>
 800dd06:	0028      	movs	r0, r5
 800dd08:	230e      	movs	r3, #14
 800dd0a:	5ee1      	ldrsh	r1, [r4, r3]
 800dd0c:	f000 f820 	bl	800dd50 <_isatty_r>
 800dd10:	2800      	cmp	r0, #0
 800dd12:	d005      	beq.n	800dd20 <__smakebuf_r+0x78>
 800dd14:	2303      	movs	r3, #3
 800dd16:	89a2      	ldrh	r2, [r4, #12]
 800dd18:	439a      	bics	r2, r3
 800dd1a:	3b02      	subs	r3, #2
 800dd1c:	4313      	orrs	r3, r2
 800dd1e:	81a3      	strh	r3, [r4, #12]
 800dd20:	89a3      	ldrh	r3, [r4, #12]
 800dd22:	9a01      	ldr	r2, [sp, #4]
 800dd24:	4313      	orrs	r3, r2
 800dd26:	81a3      	strh	r3, [r4, #12]
 800dd28:	e7cc      	b.n	800dcc4 <__smakebuf_r+0x1c>
	...

0800dd2c <_fstat_r>:
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	b570      	push	{r4, r5, r6, lr}
 800dd30:	4d06      	ldr	r5, [pc, #24]	@ (800dd4c <_fstat_r+0x20>)
 800dd32:	0004      	movs	r4, r0
 800dd34:	0008      	movs	r0, r1
 800dd36:	0011      	movs	r1, r2
 800dd38:	602b      	str	r3, [r5, #0]
 800dd3a:	f7f5 fbce 	bl	80034da <_fstat>
 800dd3e:	1c43      	adds	r3, r0, #1
 800dd40:	d103      	bne.n	800dd4a <_fstat_r+0x1e>
 800dd42:	682b      	ldr	r3, [r5, #0]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d000      	beq.n	800dd4a <_fstat_r+0x1e>
 800dd48:	6023      	str	r3, [r4, #0]
 800dd4a:	bd70      	pop	{r4, r5, r6, pc}
 800dd4c:	2000060c 	.word	0x2000060c

0800dd50 <_isatty_r>:
 800dd50:	2300      	movs	r3, #0
 800dd52:	b570      	push	{r4, r5, r6, lr}
 800dd54:	4d06      	ldr	r5, [pc, #24]	@ (800dd70 <_isatty_r+0x20>)
 800dd56:	0004      	movs	r4, r0
 800dd58:	0008      	movs	r0, r1
 800dd5a:	602b      	str	r3, [r5, #0]
 800dd5c:	f7f5 fbcb 	bl	80034f6 <_isatty>
 800dd60:	1c43      	adds	r3, r0, #1
 800dd62:	d103      	bne.n	800dd6c <_isatty_r+0x1c>
 800dd64:	682b      	ldr	r3, [r5, #0]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d000      	beq.n	800dd6c <_isatty_r+0x1c>
 800dd6a:	6023      	str	r3, [r4, #0]
 800dd6c:	bd70      	pop	{r4, r5, r6, pc}
 800dd6e:	46c0      	nop			@ (mov r8, r8)
 800dd70:	2000060c 	.word	0x2000060c

0800dd74 <_malloc_usable_size_r>:
 800dd74:	1f0b      	subs	r3, r1, #4
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	1f18      	subs	r0, r3, #4
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	da01      	bge.n	800dd82 <_malloc_usable_size_r+0xe>
 800dd7e:	580b      	ldr	r3, [r1, r0]
 800dd80:	18c0      	adds	r0, r0, r3
 800dd82:	4770      	bx	lr

0800dd84 <pow>:
 800dd84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd86:	0014      	movs	r4, r2
 800dd88:	001d      	movs	r5, r3
 800dd8a:	9000      	str	r0, [sp, #0]
 800dd8c:	9101      	str	r1, [sp, #4]
 800dd8e:	f000 f8a3 	bl	800ded8 <__ieee754_pow>
 800dd92:	0022      	movs	r2, r4
 800dd94:	0006      	movs	r6, r0
 800dd96:	000f      	movs	r7, r1
 800dd98:	002b      	movs	r3, r5
 800dd9a:	0020      	movs	r0, r4
 800dd9c:	0029      	movs	r1, r5
 800dd9e:	f7f4 fef7 	bl	8002b90 <__aeabi_dcmpun>
 800dda2:	2800      	cmp	r0, #0
 800dda4:	d13f      	bne.n	800de26 <pow+0xa2>
 800dda6:	9800      	ldr	r0, [sp, #0]
 800dda8:	9901      	ldr	r1, [sp, #4]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	2300      	movs	r3, #0
 800ddae:	f7f2 fb39 	bl	8000424 <__aeabi_dcmpeq>
 800ddb2:	2800      	cmp	r0, #0
 800ddb4:	d019      	beq.n	800ddea <pow+0x66>
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	2300      	movs	r3, #0
 800ddba:	0020      	movs	r0, r4
 800ddbc:	0029      	movs	r1, r5
 800ddbe:	f7f2 fb31 	bl	8000424 <__aeabi_dcmpeq>
 800ddc2:	2800      	cmp	r0, #0
 800ddc4:	d146      	bne.n	800de54 <pow+0xd0>
 800ddc6:	0020      	movs	r0, r4
 800ddc8:	0029      	movs	r1, r5
 800ddca:	f000 f849 	bl	800de60 <finite>
 800ddce:	2800      	cmp	r0, #0
 800ddd0:	d029      	beq.n	800de26 <pow+0xa2>
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	0020      	movs	r0, r4
 800ddd8:	0029      	movs	r1, r5
 800ddda:	f7f2 fb29 	bl	8000430 <__aeabi_dcmplt>
 800ddde:	2800      	cmp	r0, #0
 800dde0:	d021      	beq.n	800de26 <pow+0xa2>
 800dde2:	f7ff f831 	bl	800ce48 <__errno>
 800dde6:	2322      	movs	r3, #34	@ 0x22
 800dde8:	e01c      	b.n	800de24 <pow+0xa0>
 800ddea:	0030      	movs	r0, r6
 800ddec:	0039      	movs	r1, r7
 800ddee:	f000 f837 	bl	800de60 <finite>
 800ddf2:	2800      	cmp	r0, #0
 800ddf4:	d11b      	bne.n	800de2e <pow+0xaa>
 800ddf6:	9800      	ldr	r0, [sp, #0]
 800ddf8:	9901      	ldr	r1, [sp, #4]
 800ddfa:	f000 f831 	bl	800de60 <finite>
 800ddfe:	2800      	cmp	r0, #0
 800de00:	d015      	beq.n	800de2e <pow+0xaa>
 800de02:	0020      	movs	r0, r4
 800de04:	0029      	movs	r1, r5
 800de06:	f000 f82b 	bl	800de60 <finite>
 800de0a:	2800      	cmp	r0, #0
 800de0c:	d00f      	beq.n	800de2e <pow+0xaa>
 800de0e:	0032      	movs	r2, r6
 800de10:	003b      	movs	r3, r7
 800de12:	0030      	movs	r0, r6
 800de14:	0039      	movs	r1, r7
 800de16:	f7f4 febb 	bl	8002b90 <__aeabi_dcmpun>
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d0e1      	beq.n	800dde2 <pow+0x5e>
 800de1e:	f7ff f813 	bl	800ce48 <__errno>
 800de22:	2321      	movs	r3, #33	@ 0x21
 800de24:	6003      	str	r3, [r0, #0]
 800de26:	0030      	movs	r0, r6
 800de28:	0039      	movs	r1, r7
 800de2a:	b003      	add	sp, #12
 800de2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de2e:	2200      	movs	r2, #0
 800de30:	2300      	movs	r3, #0
 800de32:	0030      	movs	r0, r6
 800de34:	0039      	movs	r1, r7
 800de36:	f7f2 faf5 	bl	8000424 <__aeabi_dcmpeq>
 800de3a:	2800      	cmp	r0, #0
 800de3c:	d0f3      	beq.n	800de26 <pow+0xa2>
 800de3e:	9800      	ldr	r0, [sp, #0]
 800de40:	9901      	ldr	r1, [sp, #4]
 800de42:	f000 f80d 	bl	800de60 <finite>
 800de46:	2800      	cmp	r0, #0
 800de48:	d0ed      	beq.n	800de26 <pow+0xa2>
 800de4a:	0020      	movs	r0, r4
 800de4c:	0029      	movs	r1, r5
 800de4e:	f000 f807 	bl	800de60 <finite>
 800de52:	e7c4      	b.n	800ddde <pow+0x5a>
 800de54:	2600      	movs	r6, #0
 800de56:	4f01      	ldr	r7, [pc, #4]	@ (800de5c <pow+0xd8>)
 800de58:	e7e5      	b.n	800de26 <pow+0xa2>
 800de5a:	46c0      	nop			@ (mov r8, r8)
 800de5c:	3ff00000 	.word	0x3ff00000

0800de60 <finite>:
 800de60:	4b02      	ldr	r3, [pc, #8]	@ (800de6c <finite+0xc>)
 800de62:	0048      	lsls	r0, r1, #1
 800de64:	0840      	lsrs	r0, r0, #1
 800de66:	18c0      	adds	r0, r0, r3
 800de68:	0fc0      	lsrs	r0, r0, #31
 800de6a:	4770      	bx	lr
 800de6c:	80100000 	.word	0x80100000

0800de70 <trunc>:
 800de70:	4a16      	ldr	r2, [pc, #88]	@ (800decc <trunc+0x5c>)
 800de72:	004b      	lsls	r3, r1, #1
 800de74:	0d5b      	lsrs	r3, r3, #21
 800de76:	189a      	adds	r2, r3, r2
 800de78:	b570      	push	{r4, r5, r6, lr}
 800de7a:	000e      	movs	r6, r1
 800de7c:	2a13      	cmp	r2, #19
 800de7e:	dc0f      	bgt.n	800dea0 <trunc+0x30>
 800de80:	0fc9      	lsrs	r1, r1, #31
 800de82:	07c9      	lsls	r1, r1, #31
 800de84:	2a00      	cmp	r2, #0
 800de86:	da02      	bge.n	800de8e <trunc+0x1e>
 800de88:	2200      	movs	r2, #0
 800de8a:	0010      	movs	r0, r2
 800de8c:	bd70      	pop	{r4, r5, r6, pc}
 800de8e:	4b10      	ldr	r3, [pc, #64]	@ (800ded0 <trunc+0x60>)
 800de90:	2400      	movs	r4, #0
 800de92:	4113      	asrs	r3, r2
 800de94:	4033      	ands	r3, r6
 800de96:	430b      	orrs	r3, r1
 800de98:	001d      	movs	r5, r3
 800de9a:	0020      	movs	r0, r4
 800de9c:	0029      	movs	r1, r5
 800de9e:	e7f5      	b.n	800de8c <trunc+0x1c>
 800dea0:	2a33      	cmp	r2, #51	@ 0x33
 800dea2:	dd08      	ble.n	800deb6 <trunc+0x46>
 800dea4:	2380      	movs	r3, #128	@ 0x80
 800dea6:	00db      	lsls	r3, r3, #3
 800dea8:	429a      	cmp	r2, r3
 800deaa:	d1ef      	bne.n	800de8c <trunc+0x1c>
 800deac:	0002      	movs	r2, r0
 800deae:	000b      	movs	r3, r1
 800deb0:	f7f3 f862 	bl	8000f78 <__aeabi_dadd>
 800deb4:	e7ea      	b.n	800de8c <trunc+0x1c>
 800deb6:	4a07      	ldr	r2, [pc, #28]	@ (800ded4 <trunc+0x64>)
 800deb8:	000d      	movs	r5, r1
 800deba:	189b      	adds	r3, r3, r2
 800debc:	2201      	movs	r2, #1
 800debe:	4252      	negs	r2, r2
 800dec0:	40da      	lsrs	r2, r3
 800dec2:	0003      	movs	r3, r0
 800dec4:	4393      	bics	r3, r2
 800dec6:	001c      	movs	r4, r3
 800dec8:	e7e7      	b.n	800de9a <trunc+0x2a>
 800deca:	46c0      	nop			@ (mov r8, r8)
 800decc:	fffffc01 	.word	0xfffffc01
 800ded0:	fff00000 	.word	0xfff00000
 800ded4:	fffffbed 	.word	0xfffffbed

0800ded8 <__ieee754_pow>:
 800ded8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800deda:	b095      	sub	sp, #84	@ 0x54
 800dedc:	9202      	str	r2, [sp, #8]
 800dede:	9303      	str	r3, [sp, #12]
 800dee0:	9b03      	ldr	r3, [sp, #12]
 800dee2:	9a03      	ldr	r2, [sp, #12]
 800dee4:	9306      	str	r3, [sp, #24]
 800dee6:	0052      	lsls	r2, r2, #1
 800dee8:	9b02      	ldr	r3, [sp, #8]
 800deea:	0852      	lsrs	r2, r2, #1
 800deec:	9204      	str	r2, [sp, #16]
 800deee:	001a      	movs	r2, r3
 800def0:	000f      	movs	r7, r1
 800def2:	9904      	ldr	r1, [sp, #16]
 800def4:	0006      	movs	r6, r0
 800def6:	430a      	orrs	r2, r1
 800def8:	d119      	bne.n	800df2e <__ieee754_pow+0x56>
 800defa:	2180      	movs	r1, #128	@ 0x80
 800defc:	0309      	lsls	r1, r1, #12
 800defe:	4079      	eors	r1, r7
 800df00:	0002      	movs	r2, r0
 800df02:	000b      	movs	r3, r1
 800df04:	1892      	adds	r2, r2, r2
 800df06:	415b      	adcs	r3, r3
 800df08:	499b      	ldr	r1, [pc, #620]	@ (800e178 <__ieee754_pow+0x2a0>)
 800df0a:	428b      	cmp	r3, r1
 800df0c:	d806      	bhi.n	800df1c <__ieee754_pow+0x44>
 800df0e:	d001      	beq.n	800df14 <__ieee754_pow+0x3c>
 800df10:	f000 fcde 	bl	800e8d0 <__ieee754_pow+0x9f8>
 800df14:	2a00      	cmp	r2, #0
 800df16:	d101      	bne.n	800df1c <__ieee754_pow+0x44>
 800df18:	f000 fcda 	bl	800e8d0 <__ieee754_pow+0x9f8>
 800df1c:	9a02      	ldr	r2, [sp, #8]
 800df1e:	9b03      	ldr	r3, [sp, #12]
 800df20:	0030      	movs	r0, r6
 800df22:	0039      	movs	r1, r7
 800df24:	f7f3 f828 	bl	8000f78 <__aeabi_dadd>
 800df28:	9000      	str	r0, [sp, #0]
 800df2a:	9101      	str	r1, [sp, #4]
 800df2c:	e0af      	b.n	800e08e <__ieee754_pow+0x1b6>
 800df2e:	4a93      	ldr	r2, [pc, #588]	@ (800e17c <__ieee754_pow+0x2a4>)
 800df30:	007c      	lsls	r4, r7, #1
 800df32:	9708      	str	r7, [sp, #32]
 800df34:	900e      	str	r0, [sp, #56]	@ 0x38
 800df36:	0864      	lsrs	r4, r4, #1
 800df38:	4294      	cmp	r4, r2
 800df3a:	d809      	bhi.n	800df50 <__ieee754_pow+0x78>
 800df3c:	d101      	bne.n	800df42 <__ieee754_pow+0x6a>
 800df3e:	2800      	cmp	r0, #0
 800df40:	d1ec      	bne.n	800df1c <__ieee754_pow+0x44>
 800df42:	9904      	ldr	r1, [sp, #16]
 800df44:	4a8d      	ldr	r2, [pc, #564]	@ (800e17c <__ieee754_pow+0x2a4>)
 800df46:	4291      	cmp	r1, r2
 800df48:	d802      	bhi.n	800df50 <__ieee754_pow+0x78>
 800df4a:	d10c      	bne.n	800df66 <__ieee754_pow+0x8e>
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d00a      	beq.n	800df66 <__ieee754_pow+0x8e>
 800df50:	4b8b      	ldr	r3, [pc, #556]	@ (800e180 <__ieee754_pow+0x2a8>)
 800df52:	18fb      	adds	r3, r7, r3
 800df54:	4333      	orrs	r3, r6
 800df56:	d1e1      	bne.n	800df1c <__ieee754_pow+0x44>
 800df58:	2180      	movs	r1, #128	@ 0x80
 800df5a:	9803      	ldr	r0, [sp, #12]
 800df5c:	0309      	lsls	r1, r1, #12
 800df5e:	4048      	eors	r0, r1
 800df60:	0003      	movs	r3, r0
 800df62:	9a02      	ldr	r2, [sp, #8]
 800df64:	e7ce      	b.n	800df04 <__ieee754_pow+0x2c>
 800df66:	2500      	movs	r5, #0
 800df68:	9a08      	ldr	r2, [sp, #32]
 800df6a:	940a      	str	r4, [sp, #40]	@ 0x28
 800df6c:	42aa      	cmp	r2, r5
 800df6e:	da68      	bge.n	800e042 <__ieee754_pow+0x16a>
 800df70:	4a84      	ldr	r2, [pc, #528]	@ (800e184 <__ieee754_pow+0x2ac>)
 800df72:	9904      	ldr	r1, [sp, #16]
 800df74:	4291      	cmp	r1, r2
 800df76:	d863      	bhi.n	800e040 <__ieee754_pow+0x168>
 800df78:	4a83      	ldr	r2, [pc, #524]	@ (800e188 <__ieee754_pow+0x2b0>)
 800df7a:	4291      	cmp	r1, r2
 800df7c:	d910      	bls.n	800dfa0 <__ieee754_pow+0xc8>
 800df7e:	150a      	asrs	r2, r1, #20
 800df80:	4982      	ldr	r1, [pc, #520]	@ (800e18c <__ieee754_pow+0x2b4>)
 800df82:	1852      	adds	r2, r2, r1
 800df84:	2a14      	cmp	r2, #20
 800df86:	dd3b      	ble.n	800e000 <__ieee754_pow+0x128>
 800df88:	2134      	movs	r1, #52	@ 0x34
 800df8a:	1a89      	subs	r1, r1, r2
 800df8c:	9a02      	ldr	r2, [sp, #8]
 800df8e:	40ca      	lsrs	r2, r1
 800df90:	0010      	movs	r0, r2
 800df92:	4088      	lsls	r0, r1
 800df94:	4298      	cmp	r0, r3
 800df96:	d103      	bne.n	800dfa0 <__ieee754_pow+0xc8>
 800df98:	2101      	movs	r1, #1
 800df9a:	3502      	adds	r5, #2
 800df9c:	400a      	ands	r2, r1
 800df9e:	1aad      	subs	r5, r5, r2
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d03d      	beq.n	800e020 <__ieee754_pow+0x148>
 800dfa4:	0030      	movs	r0, r6
 800dfa6:	0039      	movs	r1, r7
 800dfa8:	f000 fcc2 	bl	800e930 <fabs>
 800dfac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfae:	9000      	str	r0, [sp, #0]
 800dfb0:	9101      	str	r1, [sp, #4]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d000      	beq.n	800dfb8 <__ieee754_pow+0xe0>
 800dfb6:	e093      	b.n	800e0e0 <__ieee754_pow+0x208>
 800dfb8:	4a75      	ldr	r2, [pc, #468]	@ (800e190 <__ieee754_pow+0x2b8>)
 800dfba:	00bb      	lsls	r3, r7, #2
 800dfbc:	089b      	lsrs	r3, r3, #2
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	d002      	beq.n	800dfc8 <__ieee754_pow+0xf0>
 800dfc2:	2c00      	cmp	r4, #0
 800dfc4:	d000      	beq.n	800dfc8 <__ieee754_pow+0xf0>
 800dfc6:	e08b      	b.n	800e0e0 <__ieee754_pow+0x208>
 800dfc8:	9b06      	ldr	r3, [sp, #24]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	da07      	bge.n	800dfde <__ieee754_pow+0x106>
 800dfce:	9a00      	ldr	r2, [sp, #0]
 800dfd0:	9b01      	ldr	r3, [sp, #4]
 800dfd2:	2000      	movs	r0, #0
 800dfd4:	496e      	ldr	r1, [pc, #440]	@ (800e190 <__ieee754_pow+0x2b8>)
 800dfd6:	f7f3 fb33 	bl	8001640 <__aeabi_ddiv>
 800dfda:	9000      	str	r0, [sp, #0]
 800dfdc:	9101      	str	r1, [sp, #4]
 800dfde:	9b08      	ldr	r3, [sp, #32]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	da54      	bge.n	800e08e <__ieee754_pow+0x1b6>
 800dfe4:	4b66      	ldr	r3, [pc, #408]	@ (800e180 <__ieee754_pow+0x2a8>)
 800dfe6:	18e4      	adds	r4, r4, r3
 800dfe8:	432c      	orrs	r4, r5
 800dfea:	d000      	beq.n	800dfee <__ieee754_pow+0x116>
 800dfec:	e06d      	b.n	800e0ca <__ieee754_pow+0x1f2>
 800dfee:	9a00      	ldr	r2, [sp, #0]
 800dff0:	9b01      	ldr	r3, [sp, #4]
 800dff2:	0010      	movs	r0, r2
 800dff4:	0019      	movs	r1, r3
 800dff6:	f7f4 fa2f 	bl	8002458 <__aeabi_dsub>
 800dffa:	0002      	movs	r2, r0
 800dffc:	000b      	movs	r3, r1
 800dffe:	e01c      	b.n	800e03a <__ieee754_pow+0x162>
 800e000:	2b00      	cmp	r3, #0
 800e002:	d1cf      	bne.n	800dfa4 <__ieee754_pow+0xcc>
 800e004:	3314      	adds	r3, #20
 800e006:	1a9a      	subs	r2, r3, r2
 800e008:	9b04      	ldr	r3, [sp, #16]
 800e00a:	4113      	asrs	r3, r2
 800e00c:	0019      	movs	r1, r3
 800e00e:	4091      	lsls	r1, r2
 800e010:	000a      	movs	r2, r1
 800e012:	9904      	ldr	r1, [sp, #16]
 800e014:	428a      	cmp	r2, r1
 800e016:	d103      	bne.n	800e020 <__ieee754_pow+0x148>
 800e018:	2201      	movs	r2, #1
 800e01a:	2502      	movs	r5, #2
 800e01c:	4013      	ands	r3, r2
 800e01e:	1aed      	subs	r5, r5, r3
 800e020:	4b5b      	ldr	r3, [pc, #364]	@ (800e190 <__ieee754_pow+0x2b8>)
 800e022:	9a04      	ldr	r2, [sp, #16]
 800e024:	429a      	cmp	r2, r3
 800e026:	d136      	bne.n	800e096 <__ieee754_pow+0x1be>
 800e028:	9b06      	ldr	r3, [sp, #24]
 800e02a:	9600      	str	r6, [sp, #0]
 800e02c:	9701      	str	r7, [sp, #4]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	da2d      	bge.n	800e08e <__ieee754_pow+0x1b6>
 800e032:	0032      	movs	r2, r6
 800e034:	003b      	movs	r3, r7
 800e036:	2000      	movs	r0, #0
 800e038:	4955      	ldr	r1, [pc, #340]	@ (800e190 <__ieee754_pow+0x2b8>)
 800e03a:	f7f3 fb01 	bl	8001640 <__aeabi_ddiv>
 800e03e:	e773      	b.n	800df28 <__ieee754_pow+0x50>
 800e040:	2502      	movs	r5, #2
 800e042:	2b00      	cmp	r3, #0
 800e044:	d1ae      	bne.n	800dfa4 <__ieee754_pow+0xcc>
 800e046:	9b04      	ldr	r3, [sp, #16]
 800e048:	4a4c      	ldr	r2, [pc, #304]	@ (800e17c <__ieee754_pow+0x2a4>)
 800e04a:	4293      	cmp	r3, r2
 800e04c:	d1e8      	bne.n	800e020 <__ieee754_pow+0x148>
 800e04e:	4b4c      	ldr	r3, [pc, #304]	@ (800e180 <__ieee754_pow+0x2a8>)
 800e050:	18e3      	adds	r3, r4, r3
 800e052:	4333      	orrs	r3, r6
 800e054:	d101      	bne.n	800e05a <__ieee754_pow+0x182>
 800e056:	f000 fc3b 	bl	800e8d0 <__ieee754_pow+0x9f8>
 800e05a:	4b4b      	ldr	r3, [pc, #300]	@ (800e188 <__ieee754_pow+0x2b0>)
 800e05c:	429c      	cmp	r4, r3
 800e05e:	d909      	bls.n	800e074 <__ieee754_pow+0x19c>
 800e060:	9b06      	ldr	r3, [sp, #24]
 800e062:	2b00      	cmp	r3, #0
 800e064:	da01      	bge.n	800e06a <__ieee754_pow+0x192>
 800e066:	f000 fc37 	bl	800e8d8 <__ieee754_pow+0xa00>
 800e06a:	9b02      	ldr	r3, [sp, #8]
 800e06c:	9c03      	ldr	r4, [sp, #12]
 800e06e:	9300      	str	r3, [sp, #0]
 800e070:	9401      	str	r4, [sp, #4]
 800e072:	e00c      	b.n	800e08e <__ieee754_pow+0x1b6>
 800e074:	9b06      	ldr	r3, [sp, #24]
 800e076:	2b00      	cmp	r3, #0
 800e078:	db01      	blt.n	800e07e <__ieee754_pow+0x1a6>
 800e07a:	f000 fc2d 	bl	800e8d8 <__ieee754_pow+0xa00>
 800e07e:	2280      	movs	r2, #128	@ 0x80
 800e080:	0612      	lsls	r2, r2, #24
 800e082:	4694      	mov	ip, r2
 800e084:	9b02      	ldr	r3, [sp, #8]
 800e086:	9300      	str	r3, [sp, #0]
 800e088:	9b03      	ldr	r3, [sp, #12]
 800e08a:	4463      	add	r3, ip
 800e08c:	9301      	str	r3, [sp, #4]
 800e08e:	9800      	ldr	r0, [sp, #0]
 800e090:	9901      	ldr	r1, [sp, #4]
 800e092:	b015      	add	sp, #84	@ 0x54
 800e094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e096:	2380      	movs	r3, #128	@ 0x80
 800e098:	9a06      	ldr	r2, [sp, #24]
 800e09a:	05db      	lsls	r3, r3, #23
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d106      	bne.n	800e0ae <__ieee754_pow+0x1d6>
 800e0a0:	0032      	movs	r2, r6
 800e0a2:	003b      	movs	r3, r7
 800e0a4:	0030      	movs	r0, r6
 800e0a6:	0039      	movs	r1, r7
 800e0a8:	f7f3 ff0e 	bl	8001ec8 <__aeabi_dmul>
 800e0ac:	e73c      	b.n	800df28 <__ieee754_pow+0x50>
 800e0ae:	4b39      	ldr	r3, [pc, #228]	@ (800e194 <__ieee754_pow+0x2bc>)
 800e0b0:	9a06      	ldr	r2, [sp, #24]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d000      	beq.n	800e0b8 <__ieee754_pow+0x1e0>
 800e0b6:	e775      	b.n	800dfa4 <__ieee754_pow+0xcc>
 800e0b8:	9b08      	ldr	r3, [sp, #32]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	da00      	bge.n	800e0c0 <__ieee754_pow+0x1e8>
 800e0be:	e771      	b.n	800dfa4 <__ieee754_pow+0xcc>
 800e0c0:	0030      	movs	r0, r6
 800e0c2:	0039      	movs	r1, r7
 800e0c4:	f000 fcd2 	bl	800ea6c <__ieee754_sqrt>
 800e0c8:	e72e      	b.n	800df28 <__ieee754_pow+0x50>
 800e0ca:	2d01      	cmp	r5, #1
 800e0cc:	d1df      	bne.n	800e08e <__ieee754_pow+0x1b6>
 800e0ce:	9800      	ldr	r0, [sp, #0]
 800e0d0:	2180      	movs	r1, #128	@ 0x80
 800e0d2:	0002      	movs	r2, r0
 800e0d4:	9801      	ldr	r0, [sp, #4]
 800e0d6:	0609      	lsls	r1, r1, #24
 800e0d8:	1843      	adds	r3, r0, r1
 800e0da:	9200      	str	r2, [sp, #0]
 800e0dc:	9301      	str	r3, [sp, #4]
 800e0de:	e7d6      	b.n	800e08e <__ieee754_pow+0x1b6>
 800e0e0:	0ffb      	lsrs	r3, r7, #31
 800e0e2:	3b01      	subs	r3, #1
 800e0e4:	001a      	movs	r2, r3
 800e0e6:	432a      	orrs	r2, r5
 800e0e8:	d104      	bne.n	800e0f4 <__ieee754_pow+0x21c>
 800e0ea:	0032      	movs	r2, r6
 800e0ec:	003b      	movs	r3, r7
 800e0ee:	0030      	movs	r0, r6
 800e0f0:	0039      	movs	r1, r7
 800e0f2:	e780      	b.n	800dff6 <__ieee754_pow+0x11e>
 800e0f4:	3d01      	subs	r5, #1
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	431d      	orrs	r5, r3
 800e0fa:	d015      	beq.n	800e128 <__ieee754_pow+0x250>
 800e0fc:	4b24      	ldr	r3, [pc, #144]	@ (800e190 <__ieee754_pow+0x2b8>)
 800e0fe:	9208      	str	r2, [sp, #32]
 800e100:	9309      	str	r3, [sp, #36]	@ 0x24
 800e102:	2384      	movs	r3, #132	@ 0x84
 800e104:	9a04      	ldr	r2, [sp, #16]
 800e106:	05db      	lsls	r3, r3, #23
 800e108:	429a      	cmp	r2, r3
 800e10a:	d800      	bhi.n	800e10e <__ieee754_pow+0x236>
 800e10c:	e102      	b.n	800e314 <__ieee754_pow+0x43c>
 800e10e:	4b22      	ldr	r3, [pc, #136]	@ (800e198 <__ieee754_pow+0x2c0>)
 800e110:	429a      	cmp	r2, r3
 800e112:	d912      	bls.n	800e13a <__ieee754_pow+0x262>
 800e114:	4b1c      	ldr	r3, [pc, #112]	@ (800e188 <__ieee754_pow+0x2b0>)
 800e116:	429c      	cmp	r4, r3
 800e118:	d808      	bhi.n	800e12c <__ieee754_pow+0x254>
 800e11a:	9b06      	ldr	r3, [sp, #24]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	da08      	bge.n	800e132 <__ieee754_pow+0x25a>
 800e120:	2000      	movs	r0, #0
 800e122:	f000 fc9b 	bl	800ea5c <__math_oflow>
 800e126:	e6ff      	b.n	800df28 <__ieee754_pow+0x50>
 800e128:	4b1c      	ldr	r3, [pc, #112]	@ (800e19c <__ieee754_pow+0x2c4>)
 800e12a:	e7e8      	b.n	800e0fe <__ieee754_pow+0x226>
 800e12c:	9b06      	ldr	r3, [sp, #24]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	dcf6      	bgt.n	800e120 <__ieee754_pow+0x248>
 800e132:	2000      	movs	r0, #0
 800e134:	f000 fc8b 	bl	800ea4e <__math_uflow>
 800e138:	e6f6      	b.n	800df28 <__ieee754_pow+0x50>
 800e13a:	4b19      	ldr	r3, [pc, #100]	@ (800e1a0 <__ieee754_pow+0x2c8>)
 800e13c:	429c      	cmp	r4, r3
 800e13e:	d80b      	bhi.n	800e158 <__ieee754_pow+0x280>
 800e140:	9808      	ldr	r0, [sp, #32]
 800e142:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e144:	2300      	movs	r3, #0
 800e146:	2200      	movs	r2, #0
 800e148:	f7f2 f972 	bl	8000430 <__aeabi_dcmplt>
 800e14c:	1e43      	subs	r3, r0, #1
 800e14e:	4198      	sbcs	r0, r3
 800e150:	9b06      	ldr	r3, [sp, #24]
 800e152:	2b00      	cmp	r3, #0
 800e154:	daee      	bge.n	800e134 <__ieee754_pow+0x25c>
 800e156:	e7e4      	b.n	800e122 <__ieee754_pow+0x24a>
 800e158:	4b0d      	ldr	r3, [pc, #52]	@ (800e190 <__ieee754_pow+0x2b8>)
 800e15a:	2200      	movs	r2, #0
 800e15c:	429c      	cmp	r4, r3
 800e15e:	d921      	bls.n	800e1a4 <__ieee754_pow+0x2cc>
 800e160:	9808      	ldr	r0, [sp, #32]
 800e162:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e164:	2300      	movs	r3, #0
 800e166:	f7f2 f963 	bl	8000430 <__aeabi_dcmplt>
 800e16a:	1e43      	subs	r3, r0, #1
 800e16c:	4198      	sbcs	r0, r3
 800e16e:	9b06      	ldr	r3, [sp, #24]
 800e170:	2b00      	cmp	r3, #0
 800e172:	dcd6      	bgt.n	800e122 <__ieee754_pow+0x24a>
 800e174:	e7de      	b.n	800e134 <__ieee754_pow+0x25c>
 800e176:	46c0      	nop			@ (mov r8, r8)
 800e178:	fff00000 	.word	0xfff00000
 800e17c:	7ff00000 	.word	0x7ff00000
 800e180:	c0100000 	.word	0xc0100000
 800e184:	433fffff 	.word	0x433fffff
 800e188:	3fefffff 	.word	0x3fefffff
 800e18c:	fffffc01 	.word	0xfffffc01
 800e190:	3ff00000 	.word	0x3ff00000
 800e194:	3fe00000 	.word	0x3fe00000
 800e198:	43f00000 	.word	0x43f00000
 800e19c:	bff00000 	.word	0xbff00000
 800e1a0:	3feffffe 	.word	0x3feffffe
 800e1a4:	9800      	ldr	r0, [sp, #0]
 800e1a6:	9901      	ldr	r1, [sp, #4]
 800e1a8:	4b4f      	ldr	r3, [pc, #316]	@ (800e2e8 <__ieee754_pow+0x410>)
 800e1aa:	f7f4 f955 	bl	8002458 <__aeabi_dsub>
 800e1ae:	22c0      	movs	r2, #192	@ 0xc0
 800e1b0:	4b4e      	ldr	r3, [pc, #312]	@ (800e2ec <__ieee754_pow+0x414>)
 800e1b2:	05d2      	lsls	r2, r2, #23
 800e1b4:	0006      	movs	r6, r0
 800e1b6:	000f      	movs	r7, r1
 800e1b8:	f7f3 fe86 	bl	8001ec8 <__aeabi_dmul>
 800e1bc:	4a4c      	ldr	r2, [pc, #304]	@ (800e2f0 <__ieee754_pow+0x418>)
 800e1be:	9004      	str	r0, [sp, #16]
 800e1c0:	9105      	str	r1, [sp, #20]
 800e1c2:	4b4c      	ldr	r3, [pc, #304]	@ (800e2f4 <__ieee754_pow+0x41c>)
 800e1c4:	0030      	movs	r0, r6
 800e1c6:	0039      	movs	r1, r7
 800e1c8:	f7f3 fe7e 	bl	8001ec8 <__aeabi_dmul>
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	9000      	str	r0, [sp, #0]
 800e1d0:	9101      	str	r1, [sp, #4]
 800e1d2:	4b49      	ldr	r3, [pc, #292]	@ (800e2f8 <__ieee754_pow+0x420>)
 800e1d4:	0030      	movs	r0, r6
 800e1d6:	0039      	movs	r1, r7
 800e1d8:	f7f3 fe76 	bl	8001ec8 <__aeabi_dmul>
 800e1dc:	0002      	movs	r2, r0
 800e1de:	000b      	movs	r3, r1
 800e1e0:	4846      	ldr	r0, [pc, #280]	@ (800e2fc <__ieee754_pow+0x424>)
 800e1e2:	4947      	ldr	r1, [pc, #284]	@ (800e300 <__ieee754_pow+0x428>)
 800e1e4:	f7f4 f938 	bl	8002458 <__aeabi_dsub>
 800e1e8:	0032      	movs	r2, r6
 800e1ea:	003b      	movs	r3, r7
 800e1ec:	f7f3 fe6c 	bl	8001ec8 <__aeabi_dmul>
 800e1f0:	0002      	movs	r2, r0
 800e1f2:	000b      	movs	r3, r1
 800e1f4:	2000      	movs	r0, #0
 800e1f6:	4943      	ldr	r1, [pc, #268]	@ (800e304 <__ieee754_pow+0x42c>)
 800e1f8:	f7f4 f92e 	bl	8002458 <__aeabi_dsub>
 800e1fc:	0032      	movs	r2, r6
 800e1fe:	0004      	movs	r4, r0
 800e200:	000d      	movs	r5, r1
 800e202:	003b      	movs	r3, r7
 800e204:	0030      	movs	r0, r6
 800e206:	0039      	movs	r1, r7
 800e208:	f7f3 fe5e 	bl	8001ec8 <__aeabi_dmul>
 800e20c:	0002      	movs	r2, r0
 800e20e:	000b      	movs	r3, r1
 800e210:	0020      	movs	r0, r4
 800e212:	0029      	movs	r1, r5
 800e214:	f7f3 fe58 	bl	8001ec8 <__aeabi_dmul>
 800e218:	4a3b      	ldr	r2, [pc, #236]	@ (800e308 <__ieee754_pow+0x430>)
 800e21a:	4b34      	ldr	r3, [pc, #208]	@ (800e2ec <__ieee754_pow+0x414>)
 800e21c:	f7f3 fe54 	bl	8001ec8 <__aeabi_dmul>
 800e220:	0002      	movs	r2, r0
 800e222:	000b      	movs	r3, r1
 800e224:	9800      	ldr	r0, [sp, #0]
 800e226:	9901      	ldr	r1, [sp, #4]
 800e228:	f7f4 f916 	bl	8002458 <__aeabi_dsub>
 800e22c:	0002      	movs	r2, r0
 800e22e:	000b      	movs	r3, r1
 800e230:	0004      	movs	r4, r0
 800e232:	000d      	movs	r5, r1
 800e234:	9804      	ldr	r0, [sp, #16]
 800e236:	9905      	ldr	r1, [sp, #20]
 800e238:	f7f2 fe9e 	bl	8000f78 <__aeabi_dadd>
 800e23c:	9a04      	ldr	r2, [sp, #16]
 800e23e:	9b05      	ldr	r3, [sp, #20]
 800e240:	2000      	movs	r0, #0
 800e242:	9000      	str	r0, [sp, #0]
 800e244:	9101      	str	r1, [sp, #4]
 800e246:	f7f4 f907 	bl	8002458 <__aeabi_dsub>
 800e24a:	0002      	movs	r2, r0
 800e24c:	000b      	movs	r3, r1
 800e24e:	0020      	movs	r0, r4
 800e250:	0029      	movs	r1, r5
 800e252:	f7f4 f901 	bl	8002458 <__aeabi_dsub>
 800e256:	9b02      	ldr	r3, [sp, #8]
 800e258:	9c03      	ldr	r4, [sp, #12]
 800e25a:	9304      	str	r3, [sp, #16]
 800e25c:	9405      	str	r4, [sp, #20]
 800e25e:	2300      	movs	r3, #0
 800e260:	9304      	str	r3, [sp, #16]
 800e262:	9c04      	ldr	r4, [sp, #16]
 800e264:	9d05      	ldr	r5, [sp, #20]
 800e266:	0006      	movs	r6, r0
 800e268:	000f      	movs	r7, r1
 800e26a:	9802      	ldr	r0, [sp, #8]
 800e26c:	9903      	ldr	r1, [sp, #12]
 800e26e:	0022      	movs	r2, r4
 800e270:	002b      	movs	r3, r5
 800e272:	f7f4 f8f1 	bl	8002458 <__aeabi_dsub>
 800e276:	9a00      	ldr	r2, [sp, #0]
 800e278:	9b01      	ldr	r3, [sp, #4]
 800e27a:	f7f3 fe25 	bl	8001ec8 <__aeabi_dmul>
 800e27e:	9a02      	ldr	r2, [sp, #8]
 800e280:	9b03      	ldr	r3, [sp, #12]
 800e282:	9006      	str	r0, [sp, #24]
 800e284:	9107      	str	r1, [sp, #28]
 800e286:	0030      	movs	r0, r6
 800e288:	0039      	movs	r1, r7
 800e28a:	f7f3 fe1d 	bl	8001ec8 <__aeabi_dmul>
 800e28e:	0002      	movs	r2, r0
 800e290:	000b      	movs	r3, r1
 800e292:	9806      	ldr	r0, [sp, #24]
 800e294:	9907      	ldr	r1, [sp, #28]
 800e296:	f7f2 fe6f 	bl	8000f78 <__aeabi_dadd>
 800e29a:	0022      	movs	r2, r4
 800e29c:	002b      	movs	r3, r5
 800e29e:	9002      	str	r0, [sp, #8]
 800e2a0:	9103      	str	r1, [sp, #12]
 800e2a2:	9800      	ldr	r0, [sp, #0]
 800e2a4:	9901      	ldr	r1, [sp, #4]
 800e2a6:	f7f3 fe0f 	bl	8001ec8 <__aeabi_dmul>
 800e2aa:	000b      	movs	r3, r1
 800e2ac:	0002      	movs	r2, r0
 800e2ae:	0006      	movs	r6, r0
 800e2b0:	000f      	movs	r7, r1
 800e2b2:	9802      	ldr	r0, [sp, #8]
 800e2b4:	9903      	ldr	r1, [sp, #12]
 800e2b6:	f7f2 fe5f 	bl	8000f78 <__aeabi_dadd>
 800e2ba:	9000      	str	r0, [sp, #0]
 800e2bc:	9101      	str	r1, [sp, #4]
 800e2be:	9c01      	ldr	r4, [sp, #4]
 800e2c0:	4b12      	ldr	r3, [pc, #72]	@ (800e30c <__ieee754_pow+0x434>)
 800e2c2:	9406      	str	r4, [sp, #24]
 800e2c4:	429c      	cmp	r4, r3
 800e2c6:	dc00      	bgt.n	800e2ca <__ieee754_pow+0x3f2>
 800e2c8:	e222      	b.n	800e710 <__ieee754_pow+0x838>
 800e2ca:	4a11      	ldr	r2, [pc, #68]	@ (800e310 <__ieee754_pow+0x438>)
 800e2cc:	18a3      	adds	r3, r4, r2
 800e2ce:	9a00      	ldr	r2, [sp, #0]
 800e2d0:	4313      	orrs	r3, r2
 800e2d2:	d100      	bne.n	800e2d6 <__ieee754_pow+0x3fe>
 800e2d4:	e1a0      	b.n	800e618 <__ieee754_pow+0x740>
 800e2d6:	9808      	ldr	r0, [sp, #32]
 800e2d8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e2da:	2300      	movs	r3, #0
 800e2dc:	2200      	movs	r2, #0
 800e2de:	f7f2 f8a7 	bl	8000430 <__aeabi_dcmplt>
 800e2e2:	1e43      	subs	r3, r0, #1
 800e2e4:	4198      	sbcs	r0, r3
 800e2e6:	e71c      	b.n	800e122 <__ieee754_pow+0x24a>
 800e2e8:	3ff00000 	.word	0x3ff00000
 800e2ec:	3ff71547 	.word	0x3ff71547
 800e2f0:	f85ddf44 	.word	0xf85ddf44
 800e2f4:	3e54ae0b 	.word	0x3e54ae0b
 800e2f8:	3fd00000 	.word	0x3fd00000
 800e2fc:	55555555 	.word	0x55555555
 800e300:	3fd55555 	.word	0x3fd55555
 800e304:	3fe00000 	.word	0x3fe00000
 800e308:	652b82fe 	.word	0x652b82fe
 800e30c:	408fffff 	.word	0x408fffff
 800e310:	bf700000 	.word	0xbf700000
 800e314:	4be0      	ldr	r3, [pc, #896]	@ (800e698 <__ieee754_pow+0x7c0>)
 800e316:	2200      	movs	r2, #0
 800e318:	423b      	tst	r3, r7
 800e31a:	d10b      	bne.n	800e334 <__ieee754_pow+0x45c>
 800e31c:	9800      	ldr	r0, [sp, #0]
 800e31e:	9901      	ldr	r1, [sp, #4]
 800e320:	2200      	movs	r2, #0
 800e322:	4bde      	ldr	r3, [pc, #888]	@ (800e69c <__ieee754_pow+0x7c4>)
 800e324:	f7f3 fdd0 	bl	8001ec8 <__aeabi_dmul>
 800e328:	2235      	movs	r2, #53	@ 0x35
 800e32a:	9000      	str	r0, [sp, #0]
 800e32c:	9101      	str	r1, [sp, #4]
 800e32e:	9b01      	ldr	r3, [sp, #4]
 800e330:	4252      	negs	r2, r2
 800e332:	930a      	str	r3, [sp, #40]	@ 0x28
 800e334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e336:	49da      	ldr	r1, [pc, #872]	@ (800e6a0 <__ieee754_pow+0x7c8>)
 800e338:	151b      	asrs	r3, r3, #20
 800e33a:	185b      	adds	r3, r3, r1
 800e33c:	189b      	adds	r3, r3, r2
 800e33e:	930e      	str	r3, [sp, #56]	@ 0x38
 800e340:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e342:	4dd8      	ldr	r5, [pc, #864]	@ (800e6a4 <__ieee754_pow+0x7cc>)
 800e344:	031b      	lsls	r3, r3, #12
 800e346:	4ad8      	ldr	r2, [pc, #864]	@ (800e6a8 <__ieee754_pow+0x7d0>)
 800e348:	0b1b      	lsrs	r3, r3, #12
 800e34a:	2600      	movs	r6, #0
 800e34c:	431d      	orrs	r5, r3
 800e34e:	4293      	cmp	r3, r2
 800e350:	dd09      	ble.n	800e366 <__ieee754_pow+0x48e>
 800e352:	4ad6      	ldr	r2, [pc, #856]	@ (800e6ac <__ieee754_pow+0x7d4>)
 800e354:	3601      	adds	r6, #1
 800e356:	4293      	cmp	r3, r2
 800e358:	dd05      	ble.n	800e366 <__ieee754_pow+0x48e>
 800e35a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e35c:	199b      	adds	r3, r3, r6
 800e35e:	2600      	movs	r6, #0
 800e360:	930e      	str	r3, [sp, #56]	@ 0x38
 800e362:	4bd3      	ldr	r3, [pc, #844]	@ (800e6b0 <__ieee754_pow+0x7d8>)
 800e364:	18ed      	adds	r5, r5, r3
 800e366:	9800      	ldr	r0, [sp, #0]
 800e368:	9901      	ldr	r1, [sp, #4]
 800e36a:	0029      	movs	r1, r5
 800e36c:	4bd1      	ldr	r3, [pc, #836]	@ (800e6b4 <__ieee754_pow+0x7dc>)
 800e36e:	00f2      	lsls	r2, r6, #3
 800e370:	189b      	adds	r3, r3, r2
 800e372:	685c      	ldr	r4, [r3, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e378:	930a      	str	r3, [sp, #40]	@ 0x28
 800e37a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e37c:	001a      	movs	r2, r3
 800e37e:	0023      	movs	r3, r4
 800e380:	900c      	str	r0, [sp, #48]	@ 0x30
 800e382:	910d      	str	r1, [sp, #52]	@ 0x34
 800e384:	f7f4 f868 	bl	8002458 <__aeabi_dsub>
 800e388:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e38a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e38c:	9010      	str	r0, [sp, #64]	@ 0x40
 800e38e:	9111      	str	r1, [sp, #68]	@ 0x44
 800e390:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e392:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e394:	f7f2 fdf0 	bl	8000f78 <__aeabi_dadd>
 800e398:	0002      	movs	r2, r0
 800e39a:	000b      	movs	r3, r1
 800e39c:	2000      	movs	r0, #0
 800e39e:	49c1      	ldr	r1, [pc, #772]	@ (800e6a4 <__ieee754_pow+0x7cc>)
 800e3a0:	f7f3 f94e 	bl	8001640 <__aeabi_ddiv>
 800e3a4:	0002      	movs	r2, r0
 800e3a6:	000b      	movs	r3, r1
 800e3a8:	9012      	str	r0, [sp, #72]	@ 0x48
 800e3aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e3ac:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e3ae:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e3b0:	f7f3 fd8a 	bl	8001ec8 <__aeabi_dmul>
 800e3b4:	9006      	str	r0, [sp, #24]
 800e3b6:	9107      	str	r1, [sp, #28]
 800e3b8:	9b06      	ldr	r3, [sp, #24]
 800e3ba:	9c07      	ldr	r4, [sp, #28]
 800e3bc:	2180      	movs	r1, #128	@ 0x80
 800e3be:	9304      	str	r3, [sp, #16]
 800e3c0:	9405      	str	r4, [sp, #20]
 800e3c2:	2080      	movs	r0, #128	@ 0x80
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	106d      	asrs	r5, r5, #1
 800e3ca:	0589      	lsls	r1, r1, #22
 800e3cc:	9304      	str	r3, [sp, #16]
 800e3ce:	4329      	orrs	r1, r5
 800e3d0:	0300      	lsls	r0, r0, #12
 800e3d2:	9b04      	ldr	r3, [sp, #16]
 800e3d4:	9c05      	ldr	r4, [sp, #20]
 800e3d6:	1809      	adds	r1, r1, r0
 800e3d8:	9300      	str	r3, [sp, #0]
 800e3da:	9401      	str	r4, [sp, #4]
 800e3dc:	04b6      	lsls	r6, r6, #18
 800e3de:	198b      	adds	r3, r1, r6
 800e3e0:	9800      	ldr	r0, [sp, #0]
 800e3e2:	9901      	ldr	r1, [sp, #4]
 800e3e4:	0014      	movs	r4, r2
 800e3e6:	001d      	movs	r5, r3
 800e3e8:	f7f3 fd6e 	bl	8001ec8 <__aeabi_dmul>
 800e3ec:	0002      	movs	r2, r0
 800e3ee:	000b      	movs	r3, r1
 800e3f0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e3f2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e3f4:	f7f4 f830 	bl	8002458 <__aeabi_dsub>
 800e3f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e3fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3fc:	0006      	movs	r6, r0
 800e3fe:	000f      	movs	r7, r1
 800e400:	0020      	movs	r0, r4
 800e402:	0029      	movs	r1, r5
 800e404:	f7f4 f828 	bl	8002458 <__aeabi_dsub>
 800e408:	0002      	movs	r2, r0
 800e40a:	000b      	movs	r3, r1
 800e40c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800e40e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e410:	f7f4 f822 	bl	8002458 <__aeabi_dsub>
 800e414:	9a00      	ldr	r2, [sp, #0]
 800e416:	9b01      	ldr	r3, [sp, #4]
 800e418:	f7f3 fd56 	bl	8001ec8 <__aeabi_dmul>
 800e41c:	0002      	movs	r2, r0
 800e41e:	000b      	movs	r3, r1
 800e420:	0030      	movs	r0, r6
 800e422:	0039      	movs	r1, r7
 800e424:	f7f4 f818 	bl	8002458 <__aeabi_dsub>
 800e428:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e42a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e42c:	f7f3 fd4c 	bl	8001ec8 <__aeabi_dmul>
 800e430:	9a06      	ldr	r2, [sp, #24]
 800e432:	9b07      	ldr	r3, [sp, #28]
 800e434:	900a      	str	r0, [sp, #40]	@ 0x28
 800e436:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e438:	0010      	movs	r0, r2
 800e43a:	0019      	movs	r1, r3
 800e43c:	f7f3 fd44 	bl	8001ec8 <__aeabi_dmul>
 800e440:	0006      	movs	r6, r0
 800e442:	000f      	movs	r7, r1
 800e444:	4a9c      	ldr	r2, [pc, #624]	@ (800e6b8 <__ieee754_pow+0x7e0>)
 800e446:	4b9d      	ldr	r3, [pc, #628]	@ (800e6bc <__ieee754_pow+0x7e4>)
 800e448:	f7f3 fd3e 	bl	8001ec8 <__aeabi_dmul>
 800e44c:	4a9c      	ldr	r2, [pc, #624]	@ (800e6c0 <__ieee754_pow+0x7e8>)
 800e44e:	4b9d      	ldr	r3, [pc, #628]	@ (800e6c4 <__ieee754_pow+0x7ec>)
 800e450:	f7f2 fd92 	bl	8000f78 <__aeabi_dadd>
 800e454:	0032      	movs	r2, r6
 800e456:	003b      	movs	r3, r7
 800e458:	f7f3 fd36 	bl	8001ec8 <__aeabi_dmul>
 800e45c:	4a9a      	ldr	r2, [pc, #616]	@ (800e6c8 <__ieee754_pow+0x7f0>)
 800e45e:	4b9b      	ldr	r3, [pc, #620]	@ (800e6cc <__ieee754_pow+0x7f4>)
 800e460:	f7f2 fd8a 	bl	8000f78 <__aeabi_dadd>
 800e464:	0032      	movs	r2, r6
 800e466:	003b      	movs	r3, r7
 800e468:	f7f3 fd2e 	bl	8001ec8 <__aeabi_dmul>
 800e46c:	4a98      	ldr	r2, [pc, #608]	@ (800e6d0 <__ieee754_pow+0x7f8>)
 800e46e:	4b99      	ldr	r3, [pc, #612]	@ (800e6d4 <__ieee754_pow+0x7fc>)
 800e470:	f7f2 fd82 	bl	8000f78 <__aeabi_dadd>
 800e474:	0032      	movs	r2, r6
 800e476:	003b      	movs	r3, r7
 800e478:	f7f3 fd26 	bl	8001ec8 <__aeabi_dmul>
 800e47c:	4a96      	ldr	r2, [pc, #600]	@ (800e6d8 <__ieee754_pow+0x800>)
 800e47e:	4b97      	ldr	r3, [pc, #604]	@ (800e6dc <__ieee754_pow+0x804>)
 800e480:	f7f2 fd7a 	bl	8000f78 <__aeabi_dadd>
 800e484:	0032      	movs	r2, r6
 800e486:	003b      	movs	r3, r7
 800e488:	f7f3 fd1e 	bl	8001ec8 <__aeabi_dmul>
 800e48c:	4a94      	ldr	r2, [pc, #592]	@ (800e6e0 <__ieee754_pow+0x808>)
 800e48e:	4b95      	ldr	r3, [pc, #596]	@ (800e6e4 <__ieee754_pow+0x80c>)
 800e490:	f7f2 fd72 	bl	8000f78 <__aeabi_dadd>
 800e494:	0032      	movs	r2, r6
 800e496:	0004      	movs	r4, r0
 800e498:	000d      	movs	r5, r1
 800e49a:	003b      	movs	r3, r7
 800e49c:	0030      	movs	r0, r6
 800e49e:	0039      	movs	r1, r7
 800e4a0:	f7f3 fd12 	bl	8001ec8 <__aeabi_dmul>
 800e4a4:	0002      	movs	r2, r0
 800e4a6:	000b      	movs	r3, r1
 800e4a8:	0020      	movs	r0, r4
 800e4aa:	0029      	movs	r1, r5
 800e4ac:	f7f3 fd0c 	bl	8001ec8 <__aeabi_dmul>
 800e4b0:	9a00      	ldr	r2, [sp, #0]
 800e4b2:	9b01      	ldr	r3, [sp, #4]
 800e4b4:	0004      	movs	r4, r0
 800e4b6:	000d      	movs	r5, r1
 800e4b8:	9806      	ldr	r0, [sp, #24]
 800e4ba:	9907      	ldr	r1, [sp, #28]
 800e4bc:	f7f2 fd5c 	bl	8000f78 <__aeabi_dadd>
 800e4c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e4c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4c4:	f7f3 fd00 	bl	8001ec8 <__aeabi_dmul>
 800e4c8:	0022      	movs	r2, r4
 800e4ca:	002b      	movs	r3, r5
 800e4cc:	f7f2 fd54 	bl	8000f78 <__aeabi_dadd>
 800e4d0:	9a00      	ldr	r2, [sp, #0]
 800e4d2:	9b01      	ldr	r3, [sp, #4]
 800e4d4:	900c      	str	r0, [sp, #48]	@ 0x30
 800e4d6:	910d      	str	r1, [sp, #52]	@ 0x34
 800e4d8:	0010      	movs	r0, r2
 800e4da:	0019      	movs	r1, r3
 800e4dc:	f7f3 fcf4 	bl	8001ec8 <__aeabi_dmul>
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	4b81      	ldr	r3, [pc, #516]	@ (800e6e8 <__ieee754_pow+0x810>)
 800e4e4:	0004      	movs	r4, r0
 800e4e6:	000d      	movs	r5, r1
 800e4e8:	f7f2 fd46 	bl	8000f78 <__aeabi_dadd>
 800e4ec:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e4ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4f0:	f7f2 fd42 	bl	8000f78 <__aeabi_dadd>
 800e4f4:	2000      	movs	r0, #0
 800e4f6:	000f      	movs	r7, r1
 800e4f8:	0006      	movs	r6, r0
 800e4fa:	0002      	movs	r2, r0
 800e4fc:	000b      	movs	r3, r1
 800e4fe:	9800      	ldr	r0, [sp, #0]
 800e500:	9901      	ldr	r1, [sp, #4]
 800e502:	f7f3 fce1 	bl	8001ec8 <__aeabi_dmul>
 800e506:	2200      	movs	r2, #0
 800e508:	9000      	str	r0, [sp, #0]
 800e50a:	9101      	str	r1, [sp, #4]
 800e50c:	4b76      	ldr	r3, [pc, #472]	@ (800e6e8 <__ieee754_pow+0x810>)
 800e50e:	0030      	movs	r0, r6
 800e510:	0039      	movs	r1, r7
 800e512:	f7f3 ffa1 	bl	8002458 <__aeabi_dsub>
 800e516:	0022      	movs	r2, r4
 800e518:	002b      	movs	r3, r5
 800e51a:	f7f3 ff9d 	bl	8002458 <__aeabi_dsub>
 800e51e:	0002      	movs	r2, r0
 800e520:	000b      	movs	r3, r1
 800e522:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800e524:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e526:	f7f3 ff97 	bl	8002458 <__aeabi_dsub>
 800e52a:	9a06      	ldr	r2, [sp, #24]
 800e52c:	9b07      	ldr	r3, [sp, #28]
 800e52e:	f7f3 fccb 	bl	8001ec8 <__aeabi_dmul>
 800e532:	0032      	movs	r2, r6
 800e534:	0004      	movs	r4, r0
 800e536:	000d      	movs	r5, r1
 800e538:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e53a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e53c:	003b      	movs	r3, r7
 800e53e:	f7f3 fcc3 	bl	8001ec8 <__aeabi_dmul>
 800e542:	0002      	movs	r2, r0
 800e544:	000b      	movs	r3, r1
 800e546:	0020      	movs	r0, r4
 800e548:	0029      	movs	r1, r5
 800e54a:	f7f2 fd15 	bl	8000f78 <__aeabi_dadd>
 800e54e:	0004      	movs	r4, r0
 800e550:	000d      	movs	r5, r1
 800e552:	0002      	movs	r2, r0
 800e554:	000b      	movs	r3, r1
 800e556:	9800      	ldr	r0, [sp, #0]
 800e558:	9901      	ldr	r1, [sp, #4]
 800e55a:	f7f2 fd0d 	bl	8000f78 <__aeabi_dadd>
 800e55e:	22e0      	movs	r2, #224	@ 0xe0
 800e560:	2000      	movs	r0, #0
 800e562:	4b62      	ldr	r3, [pc, #392]	@ (800e6ec <__ieee754_pow+0x814>)
 800e564:	0612      	lsls	r2, r2, #24
 800e566:	0006      	movs	r6, r0
 800e568:	000f      	movs	r7, r1
 800e56a:	f7f3 fcad 	bl	8001ec8 <__aeabi_dmul>
 800e56e:	9006      	str	r0, [sp, #24]
 800e570:	9107      	str	r1, [sp, #28]
 800e572:	9a00      	ldr	r2, [sp, #0]
 800e574:	9b01      	ldr	r3, [sp, #4]
 800e576:	0030      	movs	r0, r6
 800e578:	0039      	movs	r1, r7
 800e57a:	f7f3 ff6d 	bl	8002458 <__aeabi_dsub>
 800e57e:	0002      	movs	r2, r0
 800e580:	000b      	movs	r3, r1
 800e582:	0020      	movs	r0, r4
 800e584:	0029      	movs	r1, r5
 800e586:	f7f3 ff67 	bl	8002458 <__aeabi_dsub>
 800e58a:	4a59      	ldr	r2, [pc, #356]	@ (800e6f0 <__ieee754_pow+0x818>)
 800e58c:	4b57      	ldr	r3, [pc, #348]	@ (800e6ec <__ieee754_pow+0x814>)
 800e58e:	f7f3 fc9b 	bl	8001ec8 <__aeabi_dmul>
 800e592:	4a58      	ldr	r2, [pc, #352]	@ (800e6f4 <__ieee754_pow+0x81c>)
 800e594:	0004      	movs	r4, r0
 800e596:	000d      	movs	r5, r1
 800e598:	0030      	movs	r0, r6
 800e59a:	0039      	movs	r1, r7
 800e59c:	4b56      	ldr	r3, [pc, #344]	@ (800e6f8 <__ieee754_pow+0x820>)
 800e59e:	f7f3 fc93 	bl	8001ec8 <__aeabi_dmul>
 800e5a2:	0002      	movs	r2, r0
 800e5a4:	000b      	movs	r3, r1
 800e5a6:	0020      	movs	r0, r4
 800e5a8:	0029      	movs	r1, r5
 800e5aa:	f7f2 fce5 	bl	8000f78 <__aeabi_dadd>
 800e5ae:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e5b0:	4b52      	ldr	r3, [pc, #328]	@ (800e6fc <__ieee754_pow+0x824>)
 800e5b2:	189b      	adds	r3, r3, r2
 800e5b4:	681a      	ldr	r2, [r3, #0]
 800e5b6:	685b      	ldr	r3, [r3, #4]
 800e5b8:	f7f2 fcde 	bl	8000f78 <__aeabi_dadd>
 800e5bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800e5be:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e5c0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800e5c2:	f7f4 fb43 	bl	8002c4c <__aeabi_i2d>
 800e5c6:	0004      	movs	r4, r0
 800e5c8:	000d      	movs	r5, r1
 800e5ca:	9806      	ldr	r0, [sp, #24]
 800e5cc:	9907      	ldr	r1, [sp, #28]
 800e5ce:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e5d0:	4b4b      	ldr	r3, [pc, #300]	@ (800e700 <__ieee754_pow+0x828>)
 800e5d2:	189b      	adds	r3, r3, r2
 800e5d4:	681e      	ldr	r6, [r3, #0]
 800e5d6:	685f      	ldr	r7, [r3, #4]
 800e5d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5dc:	f7f2 fccc 	bl	8000f78 <__aeabi_dadd>
 800e5e0:	0032      	movs	r2, r6
 800e5e2:	003b      	movs	r3, r7
 800e5e4:	f7f2 fcc8 	bl	8000f78 <__aeabi_dadd>
 800e5e8:	0022      	movs	r2, r4
 800e5ea:	002b      	movs	r3, r5
 800e5ec:	f7f2 fcc4 	bl	8000f78 <__aeabi_dadd>
 800e5f0:	2000      	movs	r0, #0
 800e5f2:	0022      	movs	r2, r4
 800e5f4:	002b      	movs	r3, r5
 800e5f6:	9000      	str	r0, [sp, #0]
 800e5f8:	9101      	str	r1, [sp, #4]
 800e5fa:	f7f3 ff2d 	bl	8002458 <__aeabi_dsub>
 800e5fe:	0032      	movs	r2, r6
 800e600:	003b      	movs	r3, r7
 800e602:	f7f3 ff29 	bl	8002458 <__aeabi_dsub>
 800e606:	9a06      	ldr	r2, [sp, #24]
 800e608:	9b07      	ldr	r3, [sp, #28]
 800e60a:	f7f3 ff25 	bl	8002458 <__aeabi_dsub>
 800e60e:	0002      	movs	r2, r0
 800e610:	000b      	movs	r3, r1
 800e612:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e614:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e616:	e61c      	b.n	800e252 <__ieee754_pow+0x37a>
 800e618:	4a3a      	ldr	r2, [pc, #232]	@ (800e704 <__ieee754_pow+0x82c>)
 800e61a:	4b3b      	ldr	r3, [pc, #236]	@ (800e708 <__ieee754_pow+0x830>)
 800e61c:	9802      	ldr	r0, [sp, #8]
 800e61e:	9903      	ldr	r1, [sp, #12]
 800e620:	f7f2 fcaa 	bl	8000f78 <__aeabi_dadd>
 800e624:	0032      	movs	r2, r6
 800e626:	003b      	movs	r3, r7
 800e628:	9004      	str	r0, [sp, #16]
 800e62a:	9105      	str	r1, [sp, #20]
 800e62c:	9800      	ldr	r0, [sp, #0]
 800e62e:	9901      	ldr	r1, [sp, #4]
 800e630:	f7f3 ff12 	bl	8002458 <__aeabi_dsub>
 800e634:	0002      	movs	r2, r0
 800e636:	000b      	movs	r3, r1
 800e638:	9804      	ldr	r0, [sp, #16]
 800e63a:	9905      	ldr	r1, [sp, #20]
 800e63c:	f7f1 ff0c 	bl	8000458 <__aeabi_dcmpgt>
 800e640:	2800      	cmp	r0, #0
 800e642:	d000      	beq.n	800e646 <__ieee754_pow+0x76e>
 800e644:	e647      	b.n	800e2d6 <__ieee754_pow+0x3fe>
 800e646:	2580      	movs	r5, #128	@ 0x80
 800e648:	4b30      	ldr	r3, [pc, #192]	@ (800e70c <__ieee754_pow+0x834>)
 800e64a:	036d      	lsls	r5, r5, #13
 800e64c:	1524      	asrs	r4, r4, #20
 800e64e:	18e4      	adds	r4, r4, r3
 800e650:	002b      	movs	r3, r5
 800e652:	4123      	asrs	r3, r4
 800e654:	9a06      	ldr	r2, [sp, #24]
 800e656:	4912      	ldr	r1, [pc, #72]	@ (800e6a0 <__ieee754_pow+0x7c8>)
 800e658:	189b      	adds	r3, r3, r2
 800e65a:	005a      	lsls	r2, r3, #1
 800e65c:	4c14      	ldr	r4, [pc, #80]	@ (800e6b0 <__ieee754_pow+0x7d8>)
 800e65e:	0d52      	lsrs	r2, r2, #21
 800e660:	1852      	adds	r2, r2, r1
 800e662:	4114      	asrs	r4, r2
 800e664:	401c      	ands	r4, r3
 800e666:	0021      	movs	r1, r4
 800e668:	2414      	movs	r4, #20
 800e66a:	031b      	lsls	r3, r3, #12
 800e66c:	0b1b      	lsrs	r3, r3, #12
 800e66e:	432b      	orrs	r3, r5
 800e670:	1aa2      	subs	r2, r4, r2
 800e672:	4113      	asrs	r3, r2
 800e674:	9300      	str	r3, [sp, #0]
 800e676:	9b06      	ldr	r3, [sp, #24]
 800e678:	2000      	movs	r0, #0
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	da02      	bge.n	800e684 <__ieee754_pow+0x7ac>
 800e67e:	9b00      	ldr	r3, [sp, #0]
 800e680:	425b      	negs	r3, r3
 800e682:	9300      	str	r3, [sp, #0]
 800e684:	0002      	movs	r2, r0
 800e686:	000b      	movs	r3, r1
 800e688:	0030      	movs	r0, r6
 800e68a:	0039      	movs	r1, r7
 800e68c:	f7f3 fee4 	bl	8002458 <__aeabi_dsub>
 800e690:	0006      	movs	r6, r0
 800e692:	000f      	movs	r7, r1
 800e694:	e065      	b.n	800e762 <__ieee754_pow+0x88a>
 800e696:	46c0      	nop			@ (mov r8, r8)
 800e698:	7ff00000 	.word	0x7ff00000
 800e69c:	43400000 	.word	0x43400000
 800e6a0:	fffffc01 	.word	0xfffffc01
 800e6a4:	3ff00000 	.word	0x3ff00000
 800e6a8:	0003988e 	.word	0x0003988e
 800e6ac:	000bb679 	.word	0x000bb679
 800e6b0:	fff00000 	.word	0xfff00000
 800e6b4:	0800f2d0 	.word	0x0800f2d0
 800e6b8:	4a454eef 	.word	0x4a454eef
 800e6bc:	3fca7e28 	.word	0x3fca7e28
 800e6c0:	93c9db65 	.word	0x93c9db65
 800e6c4:	3fcd864a 	.word	0x3fcd864a
 800e6c8:	a91d4101 	.word	0xa91d4101
 800e6cc:	3fd17460 	.word	0x3fd17460
 800e6d0:	518f264d 	.word	0x518f264d
 800e6d4:	3fd55555 	.word	0x3fd55555
 800e6d8:	db6fabff 	.word	0xdb6fabff
 800e6dc:	3fdb6db6 	.word	0x3fdb6db6
 800e6e0:	33333303 	.word	0x33333303
 800e6e4:	3fe33333 	.word	0x3fe33333
 800e6e8:	40080000 	.word	0x40080000
 800e6ec:	3feec709 	.word	0x3feec709
 800e6f0:	dc3a03fd 	.word	0xdc3a03fd
 800e6f4:	145b01f5 	.word	0x145b01f5
 800e6f8:	be3e2fe0 	.word	0xbe3e2fe0
 800e6fc:	0800f2b0 	.word	0x0800f2b0
 800e700:	0800f2c0 	.word	0x0800f2c0
 800e704:	652b82fe 	.word	0x652b82fe
 800e708:	3c971547 	.word	0x3c971547
 800e70c:	fffffc02 	.word	0xfffffc02
 800e710:	9b01      	ldr	r3, [sp, #4]
 800e712:	005c      	lsls	r4, r3, #1
 800e714:	4b72      	ldr	r3, [pc, #456]	@ (800e8e0 <__ieee754_pow+0xa08>)
 800e716:	0864      	lsrs	r4, r4, #1
 800e718:	429c      	cmp	r4, r3
 800e71a:	d91c      	bls.n	800e756 <__ieee754_pow+0x87e>
 800e71c:	4a71      	ldr	r2, [pc, #452]	@ (800e8e4 <__ieee754_pow+0xa0c>)
 800e71e:	9b01      	ldr	r3, [sp, #4]
 800e720:	189b      	adds	r3, r3, r2
 800e722:	9a00      	ldr	r2, [sp, #0]
 800e724:	4313      	orrs	r3, r2
 800e726:	d008      	beq.n	800e73a <__ieee754_pow+0x862>
 800e728:	9808      	ldr	r0, [sp, #32]
 800e72a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e72c:	2300      	movs	r3, #0
 800e72e:	2200      	movs	r2, #0
 800e730:	f7f1 fe7e 	bl	8000430 <__aeabi_dcmplt>
 800e734:	1e43      	subs	r3, r0, #1
 800e736:	4198      	sbcs	r0, r3
 800e738:	e4fc      	b.n	800e134 <__ieee754_pow+0x25c>
 800e73a:	0032      	movs	r2, r6
 800e73c:	9800      	ldr	r0, [sp, #0]
 800e73e:	9901      	ldr	r1, [sp, #4]
 800e740:	003b      	movs	r3, r7
 800e742:	f7f3 fe89 	bl	8002458 <__aeabi_dsub>
 800e746:	9a02      	ldr	r2, [sp, #8]
 800e748:	9b03      	ldr	r3, [sp, #12]
 800e74a:	f7f1 fe8f 	bl	800046c <__aeabi_dcmpge>
 800e74e:	2800      	cmp	r0, #0
 800e750:	d1ea      	bne.n	800e728 <__ieee754_pow+0x850>
 800e752:	4c65      	ldr	r4, [pc, #404]	@ (800e8e8 <__ieee754_pow+0xa10>)
 800e754:	e777      	b.n	800e646 <__ieee754_pow+0x76e>
 800e756:	9a04      	ldr	r2, [sp, #16]
 800e758:	4b64      	ldr	r3, [pc, #400]	@ (800e8ec <__ieee754_pow+0xa14>)
 800e75a:	9200      	str	r2, [sp, #0]
 800e75c:	429c      	cmp	r4, r3
 800e75e:	d900      	bls.n	800e762 <__ieee754_pow+0x88a>
 800e760:	e771      	b.n	800e646 <__ieee754_pow+0x76e>
 800e762:	9a02      	ldr	r2, [sp, #8]
 800e764:	9b03      	ldr	r3, [sp, #12]
 800e766:	0030      	movs	r0, r6
 800e768:	0039      	movs	r1, r7
 800e76a:	f7f2 fc05 	bl	8000f78 <__aeabi_dadd>
 800e76e:	2000      	movs	r0, #0
 800e770:	2200      	movs	r2, #0
 800e772:	4b5f      	ldr	r3, [pc, #380]	@ (800e8f0 <__ieee754_pow+0xa18>)
 800e774:	9004      	str	r0, [sp, #16]
 800e776:	9105      	str	r1, [sp, #20]
 800e778:	f7f3 fba6 	bl	8001ec8 <__aeabi_dmul>
 800e77c:	0032      	movs	r2, r6
 800e77e:	003b      	movs	r3, r7
 800e780:	9006      	str	r0, [sp, #24]
 800e782:	9107      	str	r1, [sp, #28]
 800e784:	9804      	ldr	r0, [sp, #16]
 800e786:	9905      	ldr	r1, [sp, #20]
 800e788:	f7f3 fe66 	bl	8002458 <__aeabi_dsub>
 800e78c:	0002      	movs	r2, r0
 800e78e:	000b      	movs	r3, r1
 800e790:	9802      	ldr	r0, [sp, #8]
 800e792:	9903      	ldr	r1, [sp, #12]
 800e794:	f7f3 fe60 	bl	8002458 <__aeabi_dsub>
 800e798:	4a56      	ldr	r2, [pc, #344]	@ (800e8f4 <__ieee754_pow+0xa1c>)
 800e79a:	4b57      	ldr	r3, [pc, #348]	@ (800e8f8 <__ieee754_pow+0xa20>)
 800e79c:	f7f3 fb94 	bl	8001ec8 <__aeabi_dmul>
 800e7a0:	4a56      	ldr	r2, [pc, #344]	@ (800e8fc <__ieee754_pow+0xa24>)
 800e7a2:	0004      	movs	r4, r0
 800e7a4:	000d      	movs	r5, r1
 800e7a6:	9804      	ldr	r0, [sp, #16]
 800e7a8:	9905      	ldr	r1, [sp, #20]
 800e7aa:	4b55      	ldr	r3, [pc, #340]	@ (800e900 <__ieee754_pow+0xa28>)
 800e7ac:	f7f3 fb8c 	bl	8001ec8 <__aeabi_dmul>
 800e7b0:	0002      	movs	r2, r0
 800e7b2:	000b      	movs	r3, r1
 800e7b4:	0020      	movs	r0, r4
 800e7b6:	0029      	movs	r1, r5
 800e7b8:	f7f2 fbde 	bl	8000f78 <__aeabi_dadd>
 800e7bc:	0004      	movs	r4, r0
 800e7be:	000d      	movs	r5, r1
 800e7c0:	0002      	movs	r2, r0
 800e7c2:	000b      	movs	r3, r1
 800e7c4:	9806      	ldr	r0, [sp, #24]
 800e7c6:	9907      	ldr	r1, [sp, #28]
 800e7c8:	f7f2 fbd6 	bl	8000f78 <__aeabi_dadd>
 800e7cc:	9a06      	ldr	r2, [sp, #24]
 800e7ce:	9b07      	ldr	r3, [sp, #28]
 800e7d0:	0006      	movs	r6, r0
 800e7d2:	000f      	movs	r7, r1
 800e7d4:	f7f3 fe40 	bl	8002458 <__aeabi_dsub>
 800e7d8:	0002      	movs	r2, r0
 800e7da:	000b      	movs	r3, r1
 800e7dc:	0020      	movs	r0, r4
 800e7de:	0029      	movs	r1, r5
 800e7e0:	f7f3 fe3a 	bl	8002458 <__aeabi_dsub>
 800e7e4:	0032      	movs	r2, r6
 800e7e6:	9002      	str	r0, [sp, #8]
 800e7e8:	9103      	str	r1, [sp, #12]
 800e7ea:	003b      	movs	r3, r7
 800e7ec:	0030      	movs	r0, r6
 800e7ee:	0039      	movs	r1, r7
 800e7f0:	f7f3 fb6a 	bl	8001ec8 <__aeabi_dmul>
 800e7f4:	0004      	movs	r4, r0
 800e7f6:	000d      	movs	r5, r1
 800e7f8:	4a42      	ldr	r2, [pc, #264]	@ (800e904 <__ieee754_pow+0xa2c>)
 800e7fa:	4b43      	ldr	r3, [pc, #268]	@ (800e908 <__ieee754_pow+0xa30>)
 800e7fc:	f7f3 fb64 	bl	8001ec8 <__aeabi_dmul>
 800e800:	4a42      	ldr	r2, [pc, #264]	@ (800e90c <__ieee754_pow+0xa34>)
 800e802:	4b43      	ldr	r3, [pc, #268]	@ (800e910 <__ieee754_pow+0xa38>)
 800e804:	f7f3 fe28 	bl	8002458 <__aeabi_dsub>
 800e808:	0022      	movs	r2, r4
 800e80a:	002b      	movs	r3, r5
 800e80c:	f7f3 fb5c 	bl	8001ec8 <__aeabi_dmul>
 800e810:	4a40      	ldr	r2, [pc, #256]	@ (800e914 <__ieee754_pow+0xa3c>)
 800e812:	4b41      	ldr	r3, [pc, #260]	@ (800e918 <__ieee754_pow+0xa40>)
 800e814:	f7f2 fbb0 	bl	8000f78 <__aeabi_dadd>
 800e818:	0022      	movs	r2, r4
 800e81a:	002b      	movs	r3, r5
 800e81c:	f7f3 fb54 	bl	8001ec8 <__aeabi_dmul>
 800e820:	4a3e      	ldr	r2, [pc, #248]	@ (800e91c <__ieee754_pow+0xa44>)
 800e822:	4b3f      	ldr	r3, [pc, #252]	@ (800e920 <__ieee754_pow+0xa48>)
 800e824:	f7f3 fe18 	bl	8002458 <__aeabi_dsub>
 800e828:	0022      	movs	r2, r4
 800e82a:	002b      	movs	r3, r5
 800e82c:	f7f3 fb4c 	bl	8001ec8 <__aeabi_dmul>
 800e830:	4a3c      	ldr	r2, [pc, #240]	@ (800e924 <__ieee754_pow+0xa4c>)
 800e832:	4b3d      	ldr	r3, [pc, #244]	@ (800e928 <__ieee754_pow+0xa50>)
 800e834:	f7f2 fba0 	bl	8000f78 <__aeabi_dadd>
 800e838:	0022      	movs	r2, r4
 800e83a:	002b      	movs	r3, r5
 800e83c:	f7f3 fb44 	bl	8001ec8 <__aeabi_dmul>
 800e840:	0002      	movs	r2, r0
 800e842:	000b      	movs	r3, r1
 800e844:	0030      	movs	r0, r6
 800e846:	0039      	movs	r1, r7
 800e848:	f7f3 fe06 	bl	8002458 <__aeabi_dsub>
 800e84c:	0004      	movs	r4, r0
 800e84e:	000d      	movs	r5, r1
 800e850:	0002      	movs	r2, r0
 800e852:	000b      	movs	r3, r1
 800e854:	0030      	movs	r0, r6
 800e856:	0039      	movs	r1, r7
 800e858:	f7f3 fb36 	bl	8001ec8 <__aeabi_dmul>
 800e85c:	2380      	movs	r3, #128	@ 0x80
 800e85e:	9004      	str	r0, [sp, #16]
 800e860:	9105      	str	r1, [sp, #20]
 800e862:	2200      	movs	r2, #0
 800e864:	0020      	movs	r0, r4
 800e866:	0029      	movs	r1, r5
 800e868:	05db      	lsls	r3, r3, #23
 800e86a:	f7f3 fdf5 	bl	8002458 <__aeabi_dsub>
 800e86e:	0002      	movs	r2, r0
 800e870:	000b      	movs	r3, r1
 800e872:	9804      	ldr	r0, [sp, #16]
 800e874:	9905      	ldr	r1, [sp, #20]
 800e876:	f7f2 fee3 	bl	8001640 <__aeabi_ddiv>
 800e87a:	9a02      	ldr	r2, [sp, #8]
 800e87c:	9b03      	ldr	r3, [sp, #12]
 800e87e:	0004      	movs	r4, r0
 800e880:	000d      	movs	r5, r1
 800e882:	0030      	movs	r0, r6
 800e884:	0039      	movs	r1, r7
 800e886:	f7f3 fb1f 	bl	8001ec8 <__aeabi_dmul>
 800e88a:	9a02      	ldr	r2, [sp, #8]
 800e88c:	9b03      	ldr	r3, [sp, #12]
 800e88e:	f7f2 fb73 	bl	8000f78 <__aeabi_dadd>
 800e892:	0002      	movs	r2, r0
 800e894:	000b      	movs	r3, r1
 800e896:	0020      	movs	r0, r4
 800e898:	0029      	movs	r1, r5
 800e89a:	f7f3 fddd 	bl	8002458 <__aeabi_dsub>
 800e89e:	0032      	movs	r2, r6
 800e8a0:	003b      	movs	r3, r7
 800e8a2:	f7f3 fdd9 	bl	8002458 <__aeabi_dsub>
 800e8a6:	0002      	movs	r2, r0
 800e8a8:	000b      	movs	r3, r1
 800e8aa:	2000      	movs	r0, #0
 800e8ac:	491f      	ldr	r1, [pc, #124]	@ (800e92c <__ieee754_pow+0xa54>)
 800e8ae:	f7f3 fdd3 	bl	8002458 <__aeabi_dsub>
 800e8b2:	9b00      	ldr	r3, [sp, #0]
 800e8b4:	051b      	lsls	r3, r3, #20
 800e8b6:	185b      	adds	r3, r3, r1
 800e8b8:	151a      	asrs	r2, r3, #20
 800e8ba:	2a00      	cmp	r2, #0
 800e8bc:	dc06      	bgt.n	800e8cc <__ieee754_pow+0x9f4>
 800e8be:	9a00      	ldr	r2, [sp, #0]
 800e8c0:	f000 f83a 	bl	800e938 <scalbn>
 800e8c4:	9a08      	ldr	r2, [sp, #32]
 800e8c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8c8:	f7ff fbee 	bl	800e0a8 <__ieee754_pow+0x1d0>
 800e8cc:	0019      	movs	r1, r3
 800e8ce:	e7f9      	b.n	800e8c4 <__ieee754_pow+0x9ec>
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	4c16      	ldr	r4, [pc, #88]	@ (800e92c <__ieee754_pow+0xa54>)
 800e8d4:	f7ff fbcb 	bl	800e06e <__ieee754_pow+0x196>
 800e8d8:	2300      	movs	r3, #0
 800e8da:	2400      	movs	r4, #0
 800e8dc:	f7ff fbc7 	bl	800e06e <__ieee754_pow+0x196>
 800e8e0:	4090cbff 	.word	0x4090cbff
 800e8e4:	3f6f3400 	.word	0x3f6f3400
 800e8e8:	4090cc00 	.word	0x4090cc00
 800e8ec:	3fe00000 	.word	0x3fe00000
 800e8f0:	3fe62e43 	.word	0x3fe62e43
 800e8f4:	fefa39ef 	.word	0xfefa39ef
 800e8f8:	3fe62e42 	.word	0x3fe62e42
 800e8fc:	0ca86c39 	.word	0x0ca86c39
 800e900:	be205c61 	.word	0xbe205c61
 800e904:	72bea4d0 	.word	0x72bea4d0
 800e908:	3e663769 	.word	0x3e663769
 800e90c:	c5d26bf1 	.word	0xc5d26bf1
 800e910:	3ebbbd41 	.word	0x3ebbbd41
 800e914:	af25de2c 	.word	0xaf25de2c
 800e918:	3f11566a 	.word	0x3f11566a
 800e91c:	16bebd93 	.word	0x16bebd93
 800e920:	3f66c16c 	.word	0x3f66c16c
 800e924:	5555553e 	.word	0x5555553e
 800e928:	3fc55555 	.word	0x3fc55555
 800e92c:	3ff00000 	.word	0x3ff00000

0800e930 <fabs>:
 800e930:	0049      	lsls	r1, r1, #1
 800e932:	084b      	lsrs	r3, r1, #1
 800e934:	0019      	movs	r1, r3
 800e936:	4770      	bx	lr

0800e938 <scalbn>:
 800e938:	004b      	lsls	r3, r1, #1
 800e93a:	b570      	push	{r4, r5, r6, lr}
 800e93c:	0d5b      	lsrs	r3, r3, #21
 800e93e:	0014      	movs	r4, r2
 800e940:	000d      	movs	r5, r1
 800e942:	2b00      	cmp	r3, #0
 800e944:	d10f      	bne.n	800e966 <scalbn+0x2e>
 800e946:	004b      	lsls	r3, r1, #1
 800e948:	085b      	lsrs	r3, r3, #1
 800e94a:	4303      	orrs	r3, r0
 800e94c:	d012      	beq.n	800e974 <scalbn+0x3c>
 800e94e:	4b23      	ldr	r3, [pc, #140]	@ (800e9dc <scalbn+0xa4>)
 800e950:	2200      	movs	r2, #0
 800e952:	f7f3 fab9 	bl	8001ec8 <__aeabi_dmul>
 800e956:	4b22      	ldr	r3, [pc, #136]	@ (800e9e0 <scalbn+0xa8>)
 800e958:	429c      	cmp	r4, r3
 800e95a:	da0c      	bge.n	800e976 <scalbn+0x3e>
 800e95c:	4a21      	ldr	r2, [pc, #132]	@ (800e9e4 <scalbn+0xac>)
 800e95e:	4b22      	ldr	r3, [pc, #136]	@ (800e9e8 <scalbn+0xb0>)
 800e960:	f7f3 fab2 	bl	8001ec8 <__aeabi_dmul>
 800e964:	e006      	b.n	800e974 <scalbn+0x3c>
 800e966:	4a21      	ldr	r2, [pc, #132]	@ (800e9ec <scalbn+0xb4>)
 800e968:	4293      	cmp	r3, r2
 800e96a:	d108      	bne.n	800e97e <scalbn+0x46>
 800e96c:	0002      	movs	r2, r0
 800e96e:	000b      	movs	r3, r1
 800e970:	f7f2 fb02 	bl	8000f78 <__aeabi_dadd>
 800e974:	bd70      	pop	{r4, r5, r6, pc}
 800e976:	000d      	movs	r5, r1
 800e978:	004b      	lsls	r3, r1, #1
 800e97a:	0d5b      	lsrs	r3, r3, #21
 800e97c:	3b36      	subs	r3, #54	@ 0x36
 800e97e:	4a1c      	ldr	r2, [pc, #112]	@ (800e9f0 <scalbn+0xb8>)
 800e980:	4294      	cmp	r4, r2
 800e982:	dd0a      	ble.n	800e99a <scalbn+0x62>
 800e984:	4c1b      	ldr	r4, [pc, #108]	@ (800e9f4 <scalbn+0xbc>)
 800e986:	4d1c      	ldr	r5, [pc, #112]	@ (800e9f8 <scalbn+0xc0>)
 800e988:	2900      	cmp	r1, #0
 800e98a:	da01      	bge.n	800e990 <scalbn+0x58>
 800e98c:	4c19      	ldr	r4, [pc, #100]	@ (800e9f4 <scalbn+0xbc>)
 800e98e:	4d1b      	ldr	r5, [pc, #108]	@ (800e9fc <scalbn+0xc4>)
 800e990:	4a18      	ldr	r2, [pc, #96]	@ (800e9f4 <scalbn+0xbc>)
 800e992:	4b19      	ldr	r3, [pc, #100]	@ (800e9f8 <scalbn+0xc0>)
 800e994:	0020      	movs	r0, r4
 800e996:	0029      	movs	r1, r5
 800e998:	e7e2      	b.n	800e960 <scalbn+0x28>
 800e99a:	18e2      	adds	r2, r4, r3
 800e99c:	4b18      	ldr	r3, [pc, #96]	@ (800ea00 <scalbn+0xc8>)
 800e99e:	429a      	cmp	r2, r3
 800e9a0:	dcf0      	bgt.n	800e984 <scalbn+0x4c>
 800e9a2:	2a00      	cmp	r2, #0
 800e9a4:	dd05      	ble.n	800e9b2 <scalbn+0x7a>
 800e9a6:	4b17      	ldr	r3, [pc, #92]	@ (800ea04 <scalbn+0xcc>)
 800e9a8:	0512      	lsls	r2, r2, #20
 800e9aa:	402b      	ands	r3, r5
 800e9ac:	431a      	orrs	r2, r3
 800e9ae:	0011      	movs	r1, r2
 800e9b0:	e7e0      	b.n	800e974 <scalbn+0x3c>
 800e9b2:	0013      	movs	r3, r2
 800e9b4:	3335      	adds	r3, #53	@ 0x35
 800e9b6:	da08      	bge.n	800e9ca <scalbn+0x92>
 800e9b8:	4c0a      	ldr	r4, [pc, #40]	@ (800e9e4 <scalbn+0xac>)
 800e9ba:	4d0b      	ldr	r5, [pc, #44]	@ (800e9e8 <scalbn+0xb0>)
 800e9bc:	2900      	cmp	r1, #0
 800e9be:	da01      	bge.n	800e9c4 <scalbn+0x8c>
 800e9c0:	4c08      	ldr	r4, [pc, #32]	@ (800e9e4 <scalbn+0xac>)
 800e9c2:	4d11      	ldr	r5, [pc, #68]	@ (800ea08 <scalbn+0xd0>)
 800e9c4:	4a07      	ldr	r2, [pc, #28]	@ (800e9e4 <scalbn+0xac>)
 800e9c6:	4b08      	ldr	r3, [pc, #32]	@ (800e9e8 <scalbn+0xb0>)
 800e9c8:	e7e4      	b.n	800e994 <scalbn+0x5c>
 800e9ca:	4b0e      	ldr	r3, [pc, #56]	@ (800ea04 <scalbn+0xcc>)
 800e9cc:	3236      	adds	r2, #54	@ 0x36
 800e9ce:	401d      	ands	r5, r3
 800e9d0:	0512      	lsls	r2, r2, #20
 800e9d2:	432a      	orrs	r2, r5
 800e9d4:	0011      	movs	r1, r2
 800e9d6:	4b0d      	ldr	r3, [pc, #52]	@ (800ea0c <scalbn+0xd4>)
 800e9d8:	2200      	movs	r2, #0
 800e9da:	e7c1      	b.n	800e960 <scalbn+0x28>
 800e9dc:	43500000 	.word	0x43500000
 800e9e0:	ffff3cb0 	.word	0xffff3cb0
 800e9e4:	c2f8f359 	.word	0xc2f8f359
 800e9e8:	01a56e1f 	.word	0x01a56e1f
 800e9ec:	000007ff 	.word	0x000007ff
 800e9f0:	0000c350 	.word	0x0000c350
 800e9f4:	8800759c 	.word	0x8800759c
 800e9f8:	7e37e43c 	.word	0x7e37e43c
 800e9fc:	fe37e43c 	.word	0xfe37e43c
 800ea00:	000007fe 	.word	0x000007fe
 800ea04:	800fffff 	.word	0x800fffff
 800ea08:	81a56e1f 	.word	0x81a56e1f
 800ea0c:	3c900000 	.word	0x3c900000

0800ea10 <with_errno>:
 800ea10:	b570      	push	{r4, r5, r6, lr}
 800ea12:	000d      	movs	r5, r1
 800ea14:	0016      	movs	r6, r2
 800ea16:	0004      	movs	r4, r0
 800ea18:	f7fe fa16 	bl	800ce48 <__errno>
 800ea1c:	0029      	movs	r1, r5
 800ea1e:	6006      	str	r6, [r0, #0]
 800ea20:	0020      	movs	r0, r4
 800ea22:	bd70      	pop	{r4, r5, r6, pc}

0800ea24 <xflow>:
 800ea24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ea26:	0014      	movs	r4, r2
 800ea28:	001d      	movs	r5, r3
 800ea2a:	2800      	cmp	r0, #0
 800ea2c:	d002      	beq.n	800ea34 <xflow+0x10>
 800ea2e:	2180      	movs	r1, #128	@ 0x80
 800ea30:	0609      	lsls	r1, r1, #24
 800ea32:	185b      	adds	r3, r3, r1
 800ea34:	9200      	str	r2, [sp, #0]
 800ea36:	9301      	str	r3, [sp, #4]
 800ea38:	9a00      	ldr	r2, [sp, #0]
 800ea3a:	9b01      	ldr	r3, [sp, #4]
 800ea3c:	0020      	movs	r0, r4
 800ea3e:	0029      	movs	r1, r5
 800ea40:	f7f3 fa42 	bl	8001ec8 <__aeabi_dmul>
 800ea44:	2222      	movs	r2, #34	@ 0x22
 800ea46:	f7ff ffe3 	bl	800ea10 <with_errno>
 800ea4a:	b003      	add	sp, #12
 800ea4c:	bd30      	pop	{r4, r5, pc}

0800ea4e <__math_uflow>:
 800ea4e:	2380      	movs	r3, #128	@ 0x80
 800ea50:	b510      	push	{r4, lr}
 800ea52:	2200      	movs	r2, #0
 800ea54:	055b      	lsls	r3, r3, #21
 800ea56:	f7ff ffe5 	bl	800ea24 <xflow>
 800ea5a:	bd10      	pop	{r4, pc}

0800ea5c <__math_oflow>:
 800ea5c:	23e0      	movs	r3, #224	@ 0xe0
 800ea5e:	b510      	push	{r4, lr}
 800ea60:	2200      	movs	r2, #0
 800ea62:	05db      	lsls	r3, r3, #23
 800ea64:	f7ff ffde 	bl	800ea24 <xflow>
 800ea68:	bd10      	pop	{r4, pc}
	...

0800ea6c <__ieee754_sqrt>:
 800ea6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea6e:	000a      	movs	r2, r1
 800ea70:	000d      	movs	r5, r1
 800ea72:	496d      	ldr	r1, [pc, #436]	@ (800ec28 <__ieee754_sqrt+0x1bc>)
 800ea74:	0004      	movs	r4, r0
 800ea76:	0003      	movs	r3, r0
 800ea78:	0008      	movs	r0, r1
 800ea7a:	b087      	sub	sp, #28
 800ea7c:	4028      	ands	r0, r5
 800ea7e:	4288      	cmp	r0, r1
 800ea80:	d111      	bne.n	800eaa6 <__ieee754_sqrt+0x3a>
 800ea82:	0022      	movs	r2, r4
 800ea84:	002b      	movs	r3, r5
 800ea86:	0020      	movs	r0, r4
 800ea88:	0029      	movs	r1, r5
 800ea8a:	f7f3 fa1d 	bl	8001ec8 <__aeabi_dmul>
 800ea8e:	0002      	movs	r2, r0
 800ea90:	000b      	movs	r3, r1
 800ea92:	0020      	movs	r0, r4
 800ea94:	0029      	movs	r1, r5
 800ea96:	f7f2 fa6f 	bl	8000f78 <__aeabi_dadd>
 800ea9a:	0004      	movs	r4, r0
 800ea9c:	000d      	movs	r5, r1
 800ea9e:	0020      	movs	r0, r4
 800eaa0:	0029      	movs	r1, r5
 800eaa2:	b007      	add	sp, #28
 800eaa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eaa6:	2d00      	cmp	r5, #0
 800eaa8:	dc11      	bgt.n	800eace <__ieee754_sqrt+0x62>
 800eaaa:	0069      	lsls	r1, r5, #1
 800eaac:	0849      	lsrs	r1, r1, #1
 800eaae:	4321      	orrs	r1, r4
 800eab0:	d0f5      	beq.n	800ea9e <__ieee754_sqrt+0x32>
 800eab2:	2000      	movs	r0, #0
 800eab4:	4285      	cmp	r5, r0
 800eab6:	d010      	beq.n	800eada <__ieee754_sqrt+0x6e>
 800eab8:	0022      	movs	r2, r4
 800eaba:	002b      	movs	r3, r5
 800eabc:	0020      	movs	r0, r4
 800eabe:	0029      	movs	r1, r5
 800eac0:	f7f3 fcca 	bl	8002458 <__aeabi_dsub>
 800eac4:	0002      	movs	r2, r0
 800eac6:	000b      	movs	r3, r1
 800eac8:	f7f2 fdba 	bl	8001640 <__aeabi_ddiv>
 800eacc:	e7e5      	b.n	800ea9a <__ieee754_sqrt+0x2e>
 800eace:	1528      	asrs	r0, r5, #20
 800ead0:	d115      	bne.n	800eafe <__ieee754_sqrt+0x92>
 800ead2:	2480      	movs	r4, #128	@ 0x80
 800ead4:	2100      	movs	r1, #0
 800ead6:	0364      	lsls	r4, r4, #13
 800ead8:	e007      	b.n	800eaea <__ieee754_sqrt+0x7e>
 800eada:	0ada      	lsrs	r2, r3, #11
 800eadc:	3815      	subs	r0, #21
 800eade:	055b      	lsls	r3, r3, #21
 800eae0:	2a00      	cmp	r2, #0
 800eae2:	d0fa      	beq.n	800eada <__ieee754_sqrt+0x6e>
 800eae4:	e7f5      	b.n	800ead2 <__ieee754_sqrt+0x66>
 800eae6:	0052      	lsls	r2, r2, #1
 800eae8:	3101      	adds	r1, #1
 800eaea:	4222      	tst	r2, r4
 800eaec:	d0fb      	beq.n	800eae6 <__ieee754_sqrt+0x7a>
 800eaee:	1e4c      	subs	r4, r1, #1
 800eaf0:	1b00      	subs	r0, r0, r4
 800eaf2:	2420      	movs	r4, #32
 800eaf4:	001d      	movs	r5, r3
 800eaf6:	1a64      	subs	r4, r4, r1
 800eaf8:	40e5      	lsrs	r5, r4
 800eafa:	408b      	lsls	r3, r1
 800eafc:	432a      	orrs	r2, r5
 800eafe:	494b      	ldr	r1, [pc, #300]	@ (800ec2c <__ieee754_sqrt+0x1c0>)
 800eb00:	0312      	lsls	r2, r2, #12
 800eb02:	1844      	adds	r4, r0, r1
 800eb04:	2180      	movs	r1, #128	@ 0x80
 800eb06:	0b12      	lsrs	r2, r2, #12
 800eb08:	0349      	lsls	r1, r1, #13
 800eb0a:	4311      	orrs	r1, r2
 800eb0c:	07c0      	lsls	r0, r0, #31
 800eb0e:	d403      	bmi.n	800eb18 <__ieee754_sqrt+0xac>
 800eb10:	0fda      	lsrs	r2, r3, #31
 800eb12:	0049      	lsls	r1, r1, #1
 800eb14:	1851      	adds	r1, r2, r1
 800eb16:	005b      	lsls	r3, r3, #1
 800eb18:	2500      	movs	r5, #0
 800eb1a:	1062      	asrs	r2, r4, #1
 800eb1c:	0049      	lsls	r1, r1, #1
 800eb1e:	2480      	movs	r4, #128	@ 0x80
 800eb20:	9205      	str	r2, [sp, #20]
 800eb22:	0fda      	lsrs	r2, r3, #31
 800eb24:	1852      	adds	r2, r2, r1
 800eb26:	2016      	movs	r0, #22
 800eb28:	0029      	movs	r1, r5
 800eb2a:	005b      	lsls	r3, r3, #1
 800eb2c:	03a4      	lsls	r4, r4, #14
 800eb2e:	190e      	adds	r6, r1, r4
 800eb30:	4296      	cmp	r6, r2
 800eb32:	dc02      	bgt.n	800eb3a <__ieee754_sqrt+0xce>
 800eb34:	1931      	adds	r1, r6, r4
 800eb36:	1b92      	subs	r2, r2, r6
 800eb38:	192d      	adds	r5, r5, r4
 800eb3a:	0fde      	lsrs	r6, r3, #31
 800eb3c:	0052      	lsls	r2, r2, #1
 800eb3e:	3801      	subs	r0, #1
 800eb40:	1992      	adds	r2, r2, r6
 800eb42:	005b      	lsls	r3, r3, #1
 800eb44:	0864      	lsrs	r4, r4, #1
 800eb46:	2800      	cmp	r0, #0
 800eb48:	d1f1      	bne.n	800eb2e <__ieee754_sqrt+0xc2>
 800eb4a:	2620      	movs	r6, #32
 800eb4c:	2780      	movs	r7, #128	@ 0x80
 800eb4e:	0004      	movs	r4, r0
 800eb50:	9604      	str	r6, [sp, #16]
 800eb52:	063f      	lsls	r7, r7, #24
 800eb54:	19c6      	adds	r6, r0, r7
 800eb56:	46b4      	mov	ip, r6
 800eb58:	4291      	cmp	r1, r2
 800eb5a:	db02      	blt.n	800eb62 <__ieee754_sqrt+0xf6>
 800eb5c:	d114      	bne.n	800eb88 <__ieee754_sqrt+0x11c>
 800eb5e:	429e      	cmp	r6, r3
 800eb60:	d812      	bhi.n	800eb88 <__ieee754_sqrt+0x11c>
 800eb62:	4660      	mov	r0, ip
 800eb64:	4666      	mov	r6, ip
 800eb66:	19c0      	adds	r0, r0, r7
 800eb68:	9100      	str	r1, [sp, #0]
 800eb6a:	2e00      	cmp	r6, #0
 800eb6c:	da03      	bge.n	800eb76 <__ieee754_sqrt+0x10a>
 800eb6e:	43c6      	mvns	r6, r0
 800eb70:	0ff6      	lsrs	r6, r6, #31
 800eb72:	198e      	adds	r6, r1, r6
 800eb74:	9600      	str	r6, [sp, #0]
 800eb76:	1a52      	subs	r2, r2, r1
 800eb78:	4563      	cmp	r3, ip
 800eb7a:	4189      	sbcs	r1, r1
 800eb7c:	4249      	negs	r1, r1
 800eb7e:	1a52      	subs	r2, r2, r1
 800eb80:	4661      	mov	r1, ip
 800eb82:	1a5b      	subs	r3, r3, r1
 800eb84:	9900      	ldr	r1, [sp, #0]
 800eb86:	19e4      	adds	r4, r4, r7
 800eb88:	0fde      	lsrs	r6, r3, #31
 800eb8a:	0052      	lsls	r2, r2, #1
 800eb8c:	1992      	adds	r2, r2, r6
 800eb8e:	9e04      	ldr	r6, [sp, #16]
 800eb90:	005b      	lsls	r3, r3, #1
 800eb92:	3e01      	subs	r6, #1
 800eb94:	087f      	lsrs	r7, r7, #1
 800eb96:	9604      	str	r6, [sp, #16]
 800eb98:	2e00      	cmp	r6, #0
 800eb9a:	d1db      	bne.n	800eb54 <__ieee754_sqrt+0xe8>
 800eb9c:	431a      	orrs	r2, r3
 800eb9e:	d01f      	beq.n	800ebe0 <__ieee754_sqrt+0x174>
 800eba0:	4e23      	ldr	r6, [pc, #140]	@ (800ec30 <__ieee754_sqrt+0x1c4>)
 800eba2:	4f24      	ldr	r7, [pc, #144]	@ (800ec34 <__ieee754_sqrt+0x1c8>)
 800eba4:	6830      	ldr	r0, [r6, #0]
 800eba6:	6871      	ldr	r1, [r6, #4]
 800eba8:	683a      	ldr	r2, [r7, #0]
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	9200      	str	r2, [sp, #0]
 800ebae:	9301      	str	r3, [sp, #4]
 800ebb0:	6832      	ldr	r2, [r6, #0]
 800ebb2:	6873      	ldr	r3, [r6, #4]
 800ebb4:	9202      	str	r2, [sp, #8]
 800ebb6:	9303      	str	r3, [sp, #12]
 800ebb8:	9a00      	ldr	r2, [sp, #0]
 800ebba:	9b01      	ldr	r3, [sp, #4]
 800ebbc:	f7f3 fc4c 	bl	8002458 <__aeabi_dsub>
 800ebc0:	0002      	movs	r2, r0
 800ebc2:	000b      	movs	r3, r1
 800ebc4:	9802      	ldr	r0, [sp, #8]
 800ebc6:	9903      	ldr	r1, [sp, #12]
 800ebc8:	f7f1 fc3c 	bl	8000444 <__aeabi_dcmple>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	d007      	beq.n	800ebe0 <__ieee754_sqrt+0x174>
 800ebd0:	6830      	ldr	r0, [r6, #0]
 800ebd2:	6871      	ldr	r1, [r6, #4]
 800ebd4:	683a      	ldr	r2, [r7, #0]
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	1c67      	adds	r7, r4, #1
 800ebda:	d10f      	bne.n	800ebfc <__ieee754_sqrt+0x190>
 800ebdc:	9c04      	ldr	r4, [sp, #16]
 800ebde:	3501      	adds	r5, #1
 800ebe0:	4b15      	ldr	r3, [pc, #84]	@ (800ec38 <__ieee754_sqrt+0x1cc>)
 800ebe2:	106a      	asrs	r2, r5, #1
 800ebe4:	18d2      	adds	r2, r2, r3
 800ebe6:	0863      	lsrs	r3, r4, #1
 800ebe8:	07ed      	lsls	r5, r5, #31
 800ebea:	d502      	bpl.n	800ebf2 <__ieee754_sqrt+0x186>
 800ebec:	2180      	movs	r1, #128	@ 0x80
 800ebee:	0609      	lsls	r1, r1, #24
 800ebf0:	430b      	orrs	r3, r1
 800ebf2:	9905      	ldr	r1, [sp, #20]
 800ebf4:	001c      	movs	r4, r3
 800ebf6:	0509      	lsls	r1, r1, #20
 800ebf8:	188d      	adds	r5, r1, r2
 800ebfa:	e750      	b.n	800ea9e <__ieee754_sqrt+0x32>
 800ebfc:	f7f2 f9bc 	bl	8000f78 <__aeabi_dadd>
 800ec00:	6877      	ldr	r7, [r6, #4]
 800ec02:	6836      	ldr	r6, [r6, #0]
 800ec04:	0002      	movs	r2, r0
 800ec06:	000b      	movs	r3, r1
 800ec08:	0030      	movs	r0, r6
 800ec0a:	0039      	movs	r1, r7
 800ec0c:	f7f1 fc10 	bl	8000430 <__aeabi_dcmplt>
 800ec10:	2800      	cmp	r0, #0
 800ec12:	d004      	beq.n	800ec1e <__ieee754_sqrt+0x1b2>
 800ec14:	3402      	adds	r4, #2
 800ec16:	4263      	negs	r3, r4
 800ec18:	4163      	adcs	r3, r4
 800ec1a:	18ed      	adds	r5, r5, r3
 800ec1c:	e7e0      	b.n	800ebe0 <__ieee754_sqrt+0x174>
 800ec1e:	2301      	movs	r3, #1
 800ec20:	3401      	adds	r4, #1
 800ec22:	439c      	bics	r4, r3
 800ec24:	e7dc      	b.n	800ebe0 <__ieee754_sqrt+0x174>
 800ec26:	46c0      	nop			@ (mov r8, r8)
 800ec28:	7ff00000 	.word	0x7ff00000
 800ec2c:	fffffc01 	.word	0xfffffc01
 800ec30:	20000168 	.word	0x20000168
 800ec34:	20000160 	.word	0x20000160
 800ec38:	3fe00000 	.word	0x3fe00000

0800ec3c <_init>:
 800ec3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec3e:	46c0      	nop			@ (mov r8, r8)
 800ec40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec42:	bc08      	pop	{r3}
 800ec44:	469e      	mov	lr, r3
 800ec46:	4770      	bx	lr

0800ec48 <_fini>:
 800ec48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec4a:	46c0      	nop			@ (mov r8, r8)
 800ec4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec4e:	bc08      	pop	{r3}
 800ec50:	469e      	mov	lr, r3
 800ec52:	4770      	bx	lr
