
========================================================================

** ELF Header Information

    File Name: .\obj\UART_AutoFlow.axf

    Machine class: ELFCLASS32 (32-bit)
    Data encoding: ELFDATA2LSB (Little endian)
    Header version: EV_CURRENT (Current version)
    Operating System ABI: none
    ABI Version: 0
    File Type: ET_EXEC (Executable) (2)
    Machine: EM_ARM (ARM)

    Image Entry point: 0x000002e9
    Flags: EF_ARM_HASENTRY (0x05000002)

    ARM ELF revision: 5 (ABI version 2)

    Conforms to Base float procedure-call standard

    Built with
    Component: ARM Compiler 5.06 update 7 (build 960) Tool: armasm [4d35fa]
    Component: ARM Compiler 5.06 update 7 (build 960) Tool: armlink [4d3601]

    Header size: 52 bytes (0x34)
    Program header entry size: 32 bytes (0x20)
    Section header entry size: 40 bytes (0x28)

    Program header entries: 1
    Section header entries: 16

    Program header offset: 300576 (0x00049620)
    Section header offset: 300608 (0x00049640)

    Section header string table index: 15

========================================================================

** Program header #0 (PT_LOAD) [PF_X + PF_W + PF_R + PF_ARM_ENTRY]
    Size : 14484 bytes (12100 bytes in file)
    Virtual address: 0x00000000 (Alignment 8)


========================================================================

** Section #1 'ER_RO' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 10596 bytes (alignment 4)
    Address: 0x00000000

    $d.realdata
    RESET
    __Vectors
        0x00000000:    20000f30    0..     DCD    536874800
        0x00000004:    000002e9    ....    DCD    745
        0x00000008:    00000329    )...    DCD    809
        0x0000000c:    0000020d    ....    DCD    525
        0x00000010:    0000032d    -...    DCD    813
        0x00000014:    0000032f    /...    DCD    815
        0x00000018:    00000331    1...    DCD    817
        0x0000001c:    00000000    ....    DCD    0
        0x00000020:    00000000    ....    DCD    0
        0x00000024:    00000000    ....    DCD    0
        0x00000028:    00000000    ....    DCD    0
        0x0000002c:    00000333    3...    DCD    819
        0x00000030:    00000335    5...    DCD    821
        0x00000034:    00000000    ....    DCD    0
        0x00000038:    00000337    7...    DCD    823
        0x0000003c:    00000339    9...    DCD    825
        0x00000040:    0000033b    ;...    DCD    827
        0x00000044:    0000033b    ;...    DCD    827
        0x00000048:    0000033b    ;...    DCD    827
        0x0000004c:    0000033b    ;...    DCD    827
        0x00000050:    0000033b    ;...    DCD    827
        0x00000054:    0000033b    ;...    DCD    827
        0x00000058:    0000033b    ;...    DCD    827
        0x0000005c:    0000033b    ;...    DCD    827
        0x00000060:    0000033b    ;...    DCD    827
        0x00000064:    0000033b    ;...    DCD    827
        0x00000068:    0000033b    ;...    DCD    827
        0x0000006c:    0000033b    ;...    DCD    827
        0x00000070:    0000033b    ;...    DCD    827
        0x00000074:    0000033b    ;...    DCD    827
        0x00000078:    0000033b    ;...    DCD    827
        0x0000007c:    0000033b    ;...    DCD    827
        0x00000080:    0000033b    ;...    DCD    827
        0x00000084:    0000033b    ;...    DCD    827
        0x00000088:    0000033b    ;...    DCD    827
        0x0000008c:    0000033b    ;...    DCD    827
        0x00000090:    0000033b    ;...    DCD    827
        0x00000094:    0000033b    ;...    DCD    827
        0x00000098:    0000033b    ;...    DCD    827
        0x0000009c:    0000033b    ;...    DCD    827
        0x000000a0:    0000033b    ;...    DCD    827
        0x000000a4:    0000033b    ;...    DCD    827
        0x000000a8:    0000033b    ;...    DCD    827
        0x000000ac:    0000033b    ;...    DCD    827
        0x000000b0:    0000033b    ;...    DCD    827
        0x000000b4:    0000033b    ;...    DCD    827
        0x000000b8:    0000033b    ;...    DCD    827
        0x000000bc:    0000033b    ;...    DCD    827
        0x000000c0:    00000351    Q...    DCD    849
        0x000000c4:    0000033b    ;...    DCD    827
        0x000000c8:    0000033b    ;...    DCD    827
        0x000000cc:    0000033b    ;...    DCD    827
        0x000000d0:    00000eb9    ....    DCD    3769
        0x000000d4:    00000eb7    ....    DCD    3767
        0x000000d8:    0000033b    ;...    DCD    827
        0x000000dc:    0000033b    ;...    DCD    827
        0x000000e0:    0000033b    ;...    DCD    827
        0x000000e4:    0000033b    ;...    DCD    827
        0x000000e8:    0000033b    ;...    DCD    827
        0x000000ec:    0000033b    ;...    DCD    827
        0x000000f0:    0000033b    ;...    DCD    827
        0x000000f4:    0000033b    ;...    DCD    827
        0x000000f8:    0000033b    ;...    DCD    827
        0x000000fc:    0000033b    ;...    DCD    827
        0x00000100:    0000033b    ;...    DCD    827
        0x00000104:    0000033b    ;...    DCD    827
        0x00000108:    0000033b    ;...    DCD    827
        0x0000010c:    0000033b    ;...    DCD    827
        0x00000110:    0000033b    ;...    DCD    827
        0x00000114:    0000033b    ;...    DCD    827
        0x00000118:    0000033b    ;...    DCD    827
        0x0000011c:    0000033b    ;...    DCD    827
        0x00000120:    0000033b    ;...    DCD    827
        0x00000124:    0000033b    ;...    DCD    827
        0x00000128:    0000033b    ;...    DCD    827
        0x0000012c:    0000033b    ;...    DCD    827
        0x00000130:    0000033b    ;...    DCD    827
        0x00000134:    0000033b    ;...    DCD    827
        0x00000138:    0000033b    ;...    DCD    827
        0x0000013c:    0000033b    ;...    DCD    827
        0x00000140:    0000033b    ;...    DCD    827
        0x00000144:    0000033b    ;...    DCD    827
        0x00000148:    0000033b    ;...    DCD    827
        0x0000014c:    0000033b    ;...    DCD    827
        0x00000150:    0000033b    ;...    DCD    827
        0x00000154:    0000033b    ;...    DCD    827
        0x00000158:    0000033b    ;...    DCD    827
        0x0000015c:    0000033b    ;...    DCD    827
        0x00000160:    0000033b    ;...    DCD    827
        0x00000164:    0000033b    ;...    DCD    827
        0x00000168:    0000033b    ;...    DCD    827
        0x0000016c:    0000033b    ;...    DCD    827
        0x00000170:    0000033b    ;...    DCD    827
        0x00000174:    0000033b    ;...    DCD    827
        0x00000178:    0000033b    ;...    DCD    827
        0x0000017c:    0000033b    ;...    DCD    827
        0x00000180:    0000033b    ;...    DCD    827
        0x00000184:    0000033b    ;...    DCD    827
        0x00000188:    0000033b    ;...    DCD    827
        0x0000018c:    0000033b    ;...    DCD    827
        0x00000190:    0000033b    ;...    DCD    827
        0x00000194:    0000033b    ;...    DCD    827
        0x00000198:    0000033b    ;...    DCD    827
        0x0000019c:    0000033b    ;...    DCD    827
        0x000001a0:    0000033b    ;...    DCD    827
        0x000001a4:    0000033b    ;...    DCD    827
        0x000001a8:    0000033b    ;...    DCD    827
        0x000001ac:    0000033b    ;...    DCD    827
        0x000001b0:    0000033b    ;...    DCD    827
        0x000001b4:    0000033b    ;...    DCD    827
        0x000001b8:    0000033b    ;...    DCD    827
        0x000001bc:    0000033b    ;...    DCD    827
        0x000001c0:    0000033b    ;...    DCD    827
        0x000001c4:    0000033b    ;...    DCD    827
        0x000001c8:    0000033b    ;...    DCD    827
        0x000001cc:    0000033b    ;...    DCD    827
        0x000001d0:    0000033b    ;...    DCD    827
        0x000001d4:    0000033b    ;...    DCD    827
        0x000001d8:    0000033b    ;...    DCD    827
        0x000001dc:    0000033b    ;...    DCD    827
        0x000001e0:    0000033b    ;...    DCD    827
        0x000001e4:    0000033b    ;...    DCD    827
        0x000001e8:    0000033b    ;...    DCD    827
        0x000001ec:    0000033b    ;...    DCD    827
        0x000001f0:    0000033b    ;...    DCD    827
    $t
    .ARM.Collect$$$$00000000
    .ARM.Collect$$$$00000001
    __Vectors_End
    __main
    _main_stk
        0x000001f4:    f8dfd010    ....    LDR      sp,__lit__00000000 ; [0x208] = 0x20000f30
    .ARM.Collect$$$$00000004
    _main_scatterload
        0x000001f8:    f002f9ca    ....    BL       __scatterload ; 0x2590
    .ARM.Collect$$$$00000008
    .ARM.Collect$$$$0000000A
    .ARM.Collect$$$$0000000B
    __main_after_scatterload
    _main_clock
    _main_cpp_init
    _main_init
        0x000001fc:    4800        .H      LDR      r0,[pc,#0] ; [0x200] = 0x45d
        0x000001fe:    4700        .G      BX       r0
    $d
        0x00000200:    0000045d    ]...    DCD    1117
    $t
    .ARM.Collect$$$$0000000E
    __rt_lib_shutdown_fini
        0x00000204:    f3af8000    ....    NOP.W    
    $d
    .ARM.Collect$$$$00002712
    __lit__00000000
    .ARM.Collect$$$$0000000F
    .ARM.Collect$$$$00000011
    __rt_final_cpp
    __rt_final_exit
        0x00000208:    20000f30    0..     DCD    536874800
    $t
    .emb_text
    $v0
    HardFault_Handler
        0x0000020c:    2004        .       MOVS     r0,#4
        0x0000020e:    4671        qF      MOV      r1,lr
        0x00000210:    4208        .B      TST      r0,r1
        0x00000212:    d002        ..      BEQ      0x21a ; HardFault_Handler + 14
        0x00000214:    f3ef8009    ....    MRS      r0,PSP
        0x00000218:    e001        ..      B        0x21e ; HardFault_Handler + 18
        0x0000021a:    f3ef8008    ....    MRS      r0,MSP
        0x0000021e:    4671        qF      MOV      r1,lr
        0x00000220:    4a00        .J      LDR      r2,[pc,#0] ; [0x224] = 0x1c9d
        0x00000222:    4710        .G      BX       r2
    $d
        0x00000224:    00001c9d    ....    DCD    7325
    $t
    .text
    SystemCoreClockUpdate
        0x00000228:    b510        ..      PUSH     {r4,lr}
        0x0000022a:    f001feb4    ....    BL       CLK_GetPLLClockFreq ; 0x1f96
        0x0000022e:    4a29        )J      LDR      r2,[pc,#164] ; [0x2d4] = 0x20000000
        0x00000230:    f04f4380    O..C    MOV      r3,#0x40000000
        0x00000234:    6090        .`      STR      r0,[r2,#8]
        0x00000236:    f8d31210    ....    LDR      r1,[r3,#0x210]
        0x0000023a:    f0010107    ....    AND      r1,r1,#7
        0x0000023e:    2902        .)      CMP      r1,#2
        0x00000240:    d003        ..      BEQ      0x24a ; SystemCoreClockUpdate + 34
        0x00000242:    f102000c    ....    ADD      r0,r2,#0xc
        0x00000246:    f8500021    P.!.    LDR      r0,[r0,r1,LSL #2]
        0x0000024a:    f8d31220    .. .    LDR      r1,[r3,#0x220]
        0x0000024e:    f001010f    ....    AND      r1,r1,#0xf
        0x00000252:    1c49        I.      ADDS     r1,r1,#1
        0x00000254:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00000258:    491f        .I      LDR      r1,[pc,#124] ; [0x2d8] = 0x7a120
        0x0000025a:    6010        .`      STR      r0,[r2,#0]
        0x0000025c:    4408        .D      ADD      r0,r0,r1
        0x0000025e:    0049        I.      LSLS     r1,r1,#1
        0x00000260:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00000264:    6050        P`      STR      r0,[r2,#4]
        0x00000266:    bd10        ..      POP      {r4,pc}
    SystemInit
        0x00000268:    481c        .H      LDR      r0,[pc,#112] ; [0x2dc] = 0xe000ed88
        0x0000026a:    6801        .h      LDR      r1,[r0,#0]
        0x0000026c:    f4410170    A.p.    ORR      r1,r1,#0xf00000
        0x00000270:    6001        .`      STR      r1,[r0,#0]
        0x00000272:    481b        .H      LDR      r0,[pc,#108] ; [0x2e0] = 0x4000c000
        0x00000274:    6cc1        .l      LDR      r1,[r0,#0x4c]
        0x00000276:    f021010f    !...    BIC      r1,r1,#0xf
        0x0000027a:    f0410108    A...    ORR      r1,r1,#8
        0x0000027e:    64c1        .d      STR      r1,[r0,#0x4c]
        0x00000280:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00000284:    f8d01298    ....    LDR      r1,[r0,#0x298]
        0x00000288:    f4412180    A..!    ORR      r1,r1,#0x40000
        0x0000028c:    f8c01298    ....    STR      r1,[r0,#0x298]
        0x00000290:    f8d01208    ....    LDR      r1,[r0,#0x208]
        0x00000294:    f0410102    A...    ORR      r1,r1,#2
        0x00000298:    f8c01208    ....    STR      r1,[r0,#0x208]
        0x0000029c:    4911        .I      LDR      r1,[pc,#68] ; [0x2e4] = 0x40041000
        0x0000029e:    f8d12104    ...!    LDR      r2,[r1,#0x104]
        0x000002a2:    f00232f7    ...2    AND      r2,r2,#0xf7f7f7f7
        0x000002a6:    f8c12104    ...!    STR      r2,[r1,#0x104]
        0x000002aa:    f8d12108    ...!    LDR      r2,[r1,#0x108]
        0x000002ae:    f00232f7    ...2    AND      r2,r2,#0xf7f7f7f7
        0x000002b2:    f8c12108    ...!    STR      r2,[r1,#0x108]
        0x000002b6:    f8d01208    ....    LDR      r1,[r0,#0x208]
        0x000002ba:    f0210102    !...    BIC      r1,r1,#2
        0x000002be:    f8c01208    ....    STR      r1,[r0,#0x208]
        0x000002c2:    f04f2040    O.@     MOV      r0,#0x40004000
        0x000002c6:    f8d01140    ..@.    LDR      r1,[r0,#0x140]
        0x000002ca:    f02101f0    !...    BIC      r1,r1,#0xf0
        0x000002ce:    f8c01140    ..@.    STR      r1,[r0,#0x140]
        0x000002d2:    4770        pG      BX       lr
    $d
        0x000002d4:    20000000    ...     DCD    536870912
        0x000002d8:    0007a120     ...    DCD    500000
        0x000002dc:    e000ed88    ....    DCD    3758157192
        0x000002e0:    4000c000    ...@    DCD    1073790976
        0x000002e4:    40041000    ...@    DCD    1074008064
    $t
    .text
    $v0
    Reset_Handler
        0x000002e8:    4814        .H      LDR      r0,[pc,#80] ; [0x33c] = 0x40000100
        0x000002ea:    f04f0159    O.Y.    MOV      r1,#0x59
        0x000002ee:    6001        .`      STR      r1,[r0,#0]
        0x000002f0:    f04f0116    O...    MOV      r1,#0x16
        0x000002f4:    6001        .`      STR      r1,[r0,#0]
        0x000002f6:    f04f0188    O...    MOV      r1,#0x88
        0x000002fa:    6001        .`      STR      r1,[r0,#0]
        0x000002fc:    4810        .H      LDR      r0,[pc,#64] ; [0x340] = 0x40000200
        0x000002fe:    6841        Ah      LDR      r1,[r0,#4]
        0x00000300:    f4414180    A..A    ORR      r1,r1,#0x4000
        0x00000304:    6041        A`      STR      r1,[r0,#4]
        0x00000306:    480f        .H      LDR      r0,[pc,#60] ; [0x344] = 0x40007000
        0x00000308:    6841        Ah      LDR      r1,[r0,#4]
        0x0000030a:    f0410102    A...    ORR      r1,r1,#2
        0x0000030e:    6041        A`      STR      r1,[r0,#4]
        0x00000310:    6841        Ah      LDR      r1,[r0,#4]
        0x00000312:    f0410104    A...    ORR      r1,r1,#4
        0x00000316:    6041        A`      STR      r1,[r0,#4]
        0x00000318:    480b        .H      LDR      r0,[pc,#44] ; [0x348] = 0x269
        0x0000031a:    4780        .G      BLX      r0
        0x0000031c:    4807        .H      LDR      r0,[pc,#28] ; [0x33c] = 0x40000100
        0x0000031e:    f04f0100    O...    MOV      r1,#0
        0x00000322:    6001        .`      STR      r1,[r0,#0]
        0x00000324:    4809        .H      LDR      r0,[pc,#36] ; [0x34c] = 0x1f5
        0x00000326:    4700        .G      BX       r0
    NMI_Handler
        0x00000328:    e7fe        ..      B        NMI_Handler ; 0x328
        0x0000032a:    e7fe        ..      B        0x32a ; NMI_Handler + 2
    MemManage_Handler
        0x0000032c:    e7fe        ..      B        MemManage_Handler ; 0x32c
    BusFault_Handler
        0x0000032e:    e7fe        ..      B        BusFault_Handler ; 0x32e
    UsageFault_Handler
        0x00000330:    e7fe        ..      B        UsageFault_Handler ; 0x330
    SVC_Handler
        0x00000332:    e7fe        ..      B        SVC_Handler ; 0x332
    DebugMon_Handler
        0x00000334:    e7fe        ..      B        DebugMon_Handler ; 0x334
    PendSV_Handler
        0x00000336:    e7fe        ..      B        PendSV_Handler ; 0x336
    SysTick_Handler
        0x00000338:    e7fe        ..      B        SysTick_Handler ; 0x338
    Default_Handler
    ACMP01_IRQHandler
    BOD_IRQHandler
    BPWM0_IRQHandler
    BPWM1_IRQHandler
    BRAKE0_IRQHandler
    BRAKE1_IRQHandler
    CAN0_IRQHandler
    CAN1_IRQHandler
    CAN2_IRQHandler
    CCAP_IRQHandler
    CKFAIL_IRQHandler
    CRYPTO_IRQHandler
    DAC_IRQHandler
    EADC00_IRQHandler
    EADC01_IRQHandler
    EADC02_IRQHandler
    EADC03_IRQHandler
    EADC10_IRQHandler
    EADC11_IRQHandler
    EADC12_IRQHandler
    EADC13_IRQHandler
    ECAP0_IRQHandler
    ECAP1_IRQHandler
    EHCI_IRQHandler
    EINT0_IRQHandler
    EINT1_IRQHandler
    EINT2_IRQHandler
    EINT3_IRQHandler
    EINT4_IRQHandler
    EINT5_IRQHandler
    EINT6_IRQHandler
    EINT7_IRQHandler
    EMAC_RX_IRQHandler
    EMAC_TX_IRQHandler
    EPWM0P0_IRQHandler
    EPWM0P1_IRQHandler
    EPWM0P2_IRQHandler
    EPWM1P0_IRQHandler
    EPWM1P1_IRQHandler
    EPWM1P2_IRQHandler
    GPA_IRQHandler
    GPB_IRQHandler
    GPC_IRQHandler
    GPD_IRQHandler
    GPE_IRQHandler
    GPF_IRQHandler
    GPG_IRQHandler
    GPH_IRQHandler
    I2C0_IRQHandler
    I2C1_IRQHandler
    I2C2_IRQHandler
    I2S0_IRQHandler
    IRC_IRQHandler
    OHCI_IRQHandler
    OPA0_IRQHandler
    PDMA_IRQHandler
    PWRWU_IRQHandler
    QEI0_IRQHandler
    QEI1_IRQHandler
    QSPI0_IRQHandler
    QSPI1_IRQHandler
    RAMPE_IRQHandler
    RTC_IRQHandler
    SC0_IRQHandler
    SC1_IRQHandler
    SC2_IRQHandler
    SDH0_IRQHandler
    SDH1_IRQHandler
    SPI0_IRQHandler
    SPI1_IRQHandler
    SPI2_IRQHandler
    SPI3_IRQHandler
    SPIM_IRQHandler
    TAMPER_IRQHandler
    TMR1_IRQHandler
    TMR2_IRQHandler
    TMR3_IRQHandler
    TRNG_IRQHandler
    UART2_IRQHandler
    UART3_IRQHandler
    UART4_IRQHandler
    UART5_IRQHandler
    UART6_IRQHandler
    UART7_IRQHandler
    USBD20_IRQHandler
    USBD_IRQHandler
    USBOTG20_IRQHandler
    USBOTG_IRQHandler
    USCI0_IRQHandler
    USCI1_IRQHandler
    WDT_IRQHandler
    WWDT_IRQHandler
        0x0000033a:    e7fe        ..      B        Default_Handler ; 0x33a
    $d
        0x0000033c:    40000100    ...@    DCD    1073742080
        0x00000340:    40000200    ...@    DCD    1073742336
        0x00000344:    40007000    .p.@    DCD    1073770496
        0x00000348:    00000269    i...    DCD    617
        0x0000034c:    000001f5    ....    DCD    501
    $t
    .text
    TMR0_IRQHandler
        0x00000350:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00000354:    f000f9fe    ....    BL       read_broken_transducer ; 0x754
        0x00000358:    2601        .&      MOVS     r6,#1
        0x0000035a:    4d56        VM      LDR      r5,[pc,#344] ; [0x4b4] = 0x2000003d
        0x0000035c:    4c56        VL      LDR      r4,[pc,#344] ; [0x4b8] = 0x20000030
        0x0000035e:    2801        .(      CMP      r0,#1
        0x00000360:    d101        ..      BNE      0x366 ; TMR0_IRQHandler + 22
        0x00000362:    6860        `h      LDR      r0,[r4,#4]
        0x00000364:    b120         .      CBZ      r0,0x370 ; TMR0_IRQHandler + 32
        0x00000366:    f000f99d    ....    BL       read_overload_display ; 0x6a4
        0x0000036a:    2801        .(      CMP      r0,#1
        0x0000036c:    d011        ..      BEQ      0x392 ; TMR0_IRQHandler + 66
        0x0000036e:    e016        ..      B        0x39e ; TMR0_IRQHandler + 78
        0x00000370:    f000f9ff    ....    BL       read_entered_main_page ; 0x772
        0x00000374:    2801        .(      CMP      r0,#1
        0x00000376:    68a0        .h      LDR      r0,[r4,#8]
        0x00000378:    d101        ..      BNE      0x37e ; TMR0_IRQHandler + 46
        0x0000037a:    1c40        @.      ADDS     r0,r0,#1
        0x0000037c:    60a0        .`      STR      r0,[r4,#8]
        0x0000037e:    280a        .(      CMP      r0,#0xa
        0x00000380:    dd04        ..      BLE      0x38c ; TMR0_IRQHandler + 60
        0x00000382:    f000f9f6    ....    BL       read_entered_main_page ; 0x772
        0x00000386:    2801        .(      CMP      r0,#1
        0x00000388:    d100        ..      BNE      0x38c ; TMR0_IRQHandler + 60
        0x0000038a:    6066        f`      STR      r6,[r4,#4]
        0x0000038c:    f000fdee    ....    BL       print_page_broken_transducer ; 0xf6c
        0x00000390:    e02c        ,.      B        0x3ec ; TMR0_IRQHandler + 156
        0x00000392:    7828        (x      LDRB     r0,[r5,#0]
        0x00000394:    2807        .(      CMP      r0,#7
        0x00000396:    d002        ..      BEQ      0x39e ; TMR0_IRQHandler + 78
        0x00000398:    f000fddc    ....    BL       print_page_overload ; 0xf54
        0x0000039c:    e026        &.      B        0x3ec ; TMR0_IRQHandler + 156
        0x0000039e:    6820         h      LDR      r0,[r4,#0]
        0x000003a0:    b968        h.      CBNZ     r0,0x3be ; TMR0_IRQHandler + 110
        0x000003a2:    f000f9a5    ....    BL       read_timeout_occured ; 0x6f0
        0x000003a6:    b150        P.      CBZ      r0,0x3be ; TMR0_IRQHandler + 110
        0x000003a8:    6026        &`      STR      r6,[r4,#0]
        0x000003aa:    7828        (x      LDRB     r0,[r5,#0]
        0x000003ac:    280a        .(      CMP      r0,#0xa
        0x000003ae:    d01d        ..      BEQ      0x3ec ; TMR0_IRQHandler + 156
        0x000003b0:    2807        .(      CMP      r0,#7
        0x000003b2:    d01b        ..      BEQ      0x3ec ; TMR0_IRQHandler + 156
        0x000003b4:    2809        .(      CMP      r0,#9
        0x000003b6:    d019        ..      BEQ      0x3ec ; TMR0_IRQHandler + 156
        0x000003b8:    f000fdd2    ....    BL       print_page_timeout ; 0xf60
        0x000003bc:    e016        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x000003be:    7828        (x      LDRB     r0,[r5,#0]
        0x000003c0:    2802        .(      CMP      r0,#2
        0x000003c2:    d018        ..      BEQ      0x3f6 ; TMR0_IRQHandler + 166
        0x000003c4:    2803        .(      CMP      r0,#3
        0x000003c6:    d020         .      BEQ      0x40a ; TMR0_IRQHandler + 186
        0x000003c8:    2804        .(      CMP      r0,#4
        0x000003ca:    d021        !.      BEQ      0x410 ; TMR0_IRQHandler + 192
        0x000003cc:    2805        .(      CMP      r0,#5
        0x000003ce:    d022        ".      BEQ      0x416 ; TMR0_IRQHandler + 198
        0x000003d0:    2806        .(      CMP      r0,#6
        0x000003d2:    d020         .      BEQ      0x416 ; TMR0_IRQHandler + 198
        0x000003d4:    2807        .(      CMP      r0,#7
        0x000003d6:    d021        !.      BEQ      0x41c ; TMR0_IRQHandler + 204
        0x000003d8:    2808        .(      CMP      r0,#8
        0x000003da:    d022        ".      BEQ      0x422 ; TMR0_IRQHandler + 210
        0x000003dc:    2809        .(      CMP      r0,#9
        0x000003de:    d023        #.      BEQ      0x428 ; TMR0_IRQHandler + 216
        0x000003e0:    280a        .(      CMP      r0,#0xa
        0x000003e2:    d024        $.      BEQ      0x42e ; TMR0_IRQHandler + 222
        0x000003e4:    2105        .!      MOVS     r1,#5
        0x000003e6:    4835        5H      LDR      r0,[pc,#212] ; [0x4bc] = 0x40050100
        0x000003e8:    f002f814    ....    BL       TIMER_Delay ; 0x2414
        0x000003ec:    f000f980    ....    BL       read_timeout_occured ; 0x6f0
        0x000003f0:    2700        .'      MOVS     r7,#0
        0x000003f2:    b1f8        ..      CBZ      r0,0x434 ; TMR0_IRQHandler + 228
        0x000003f4:    e01f        ..      B        0x436 ; TMR0_IRQHandler + 230
        0x000003f6:    4832        2H      LDR      r0,[pc,#200] ; [0x4c0] = 0x2000003e
        0x000003f8:    7800        .x      LDRB     r0,[r0,#0]
        0x000003fa:    2801        .(      CMP      r0,#1
        0x000003fc:    d002        ..      BEQ      0x404 ; TMR0_IRQHandler + 180
        0x000003fe:    f000fda4    ....    BL       print_page_lock_freq ; 0xf4a
        0x00000402:    e7f3        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x00000404:    f000fdb8    ....    BL       print_page_setting_1 ; 0xf78
        0x00000408:    e7f0        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x0000040a:    f000fe8b    ....    BL       print_page_setting_2 ; 0x1124
        0x0000040e:    e7ed        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x00000410:    f000fea2    ....    BL       print_page_SectionVib ; 0x1158
        0x00000414:    e7ea        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x00000416:    f001fa0f    ....    BL       print_page_early_after_trigger ; 0x1838
        0x0000041a:    e7e7        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x0000041c:    f001faba    ....    BL       print_page_head_diagnosis ; 0x1994
        0x00000420:    e7e4        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x00000422:    f000ff8c    ....    BL       print_page_weld_record ; 0x133e
        0x00000426:    e7e1        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x00000428:    f000ff0b    ....    BL       print_page_head_down ; 0x1242
        0x0000042c:    e7de        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x0000042e:    f001f9c3    ....    BL       print_page_head_test ; 0x17b8
        0x00000432:    e7db        ..      B        0x3ec ; TMR0_IRQHandler + 156
        0x00000434:    6027        '`      STR      r7,[r4,#0]
        0x00000436:    f000f98d    ....    BL       read_broken_transducer ; 0x754
        0x0000043a:    b908        ..      CBNZ     r0,0x440 ; TMR0_IRQHandler + 240
        0x0000043c:    6067        g`      STR      r7,[r4,#4]
        0x0000043e:    60a7        .`      STR      r7,[r4,#8]
        0x00000440:    7828        (x      LDRB     r0,[r5,#0]
        0x00000442:    280a        .(      CMP      r0,#0xa
        0x00000444:    d006        ..      BEQ      0x454 ; TMR0_IRQHandler + 260
        0x00000446:    f000f98b    ....    BL       read_button_test_display ; 0x760
        0x0000044a:    2801        .(      CMP      r0,#1
        0x0000044c:    d102        ..      BNE      0x454 ; TMR0_IRQHandler + 260
        0x0000044e:    2000        .       MOVS     r0,#0
        0x00000450:    f000f983    ....    BL       write_button_test ; 0x75a
        0x00000454:    481b        .H      LDR      r0,[pc,#108] ; [0x4c4] = 0x40050000
        0x00000456:    6086        .`      STR      r6,[r0,#8]
        0x00000458:    e8bd81f0    ....    POP      {r4-r8,pc}
    main
        0x0000045c:    f000fcb9    ....    BL       SYS_Init ; 0xdd2
        0x00000460:    f000fd1f    ....    BL       UART0_Init ; 0xea2
        0x00000464:    f000fd22    ..".    BL       UART1_Init ; 0xeac
        0x00000468:    f04f4080    O..@    MOV      r0,#0x40000000
        0x0000046c:    6c01        .l      LDR      r1,[r0,#0x40]
        0x0000046e:    f0216170    !.pa    BIC      r1,r1,#0xf000000
        0x00000472:    6401        .d      STR      r1,[r0,#0x40]
        0x00000474:    2201        ."      MOVS     r2,#1
        0x00000476:    2140        @!      MOVS     r1,#0x40
        0x00000478:    4813        .H      LDR      r0,[pc,#76] ; [0x4c8] = 0x40004080
        0x0000047a:    f002f82f    ../.    BL       GPIO_SetMode ; 0x24dc
        0x0000047e:    4913        .I      LDR      r1,[pc,#76] ; [0x4cc] = 0x40004898
        0x00000480:    2000        .       MOVS     r0,#0
        0x00000482:    6008        .`      STR      r0,[r1,#0]
        0x00000484:    4c0f        .L      LDR      r4,[pc,#60] ; [0x4c4] = 0x40050000
        0x00000486:    220a        ."      MOVS     r2,#0xa
        0x00000488:    f04f6100    O..a    MOV      r1,#0x8000000
        0x0000048c:    4620         F      MOV      r0,r4
        0x0000048e:    f001ffa6    ....    BL       TIMER_Open ; 0x23de
        0x00000492:    6820         h      LDR      r0,[r4,#0]
        0x00000494:    f0405000    @..P    ORR      r0,r0,#0x20000000
        0x00000498:    6020         `      STR      r0,[r4,#0]
        0x0000049a:    490d        .I      LDR      r1,[pc,#52] ; [0x4d0] = 0xe000e004
        0x0000049c:    2001        .       MOVS     r0,#1
        0x0000049e:    f8c10100    ....    STR      r0,[r1,#0x100]
        0x000004a2:    6820         h      LDR      r0,[r4,#0]
        0x000004a4:    f0404080    @..@    ORR      r0,r0,#0x40000000
        0x000004a8:    6020         `      STR      r0,[r4,#0]
        0x000004aa:    f000fc5a    ..Z.    BL       UART1_interrrupt ; 0xd62
        0x000004ae:    f000fc74    ..t.    BL       UART0_interrrupt ; 0xd9a
        0x000004b2:    e7fe        ..      B        0x4b2 ; main + 86
    $d
        0x000004b4:    2000003d    =..     DCD    536870973
        0x000004b8:    20000030    0..     DCD    536870960
        0x000004bc:    40050100    ...@    DCD    1074069760
        0x000004c0:    2000003e    >..     DCD    536870974
        0x000004c4:    40050000    ...@    DCD    1074069504
        0x000004c8:    40004080    .@.@    DCD    1073758336
        0x000004cc:    40004898    .H.@    DCD    1073760408
        0x000004d0:    e000e004    ....    DCD    3758153732
    $t
    .text
    write_amplitude_head_test_set
        0x000004d4:    49fe        .I      LDR      r1,[pc,#1016] ; [0x8d0] = 0x2000003c
        0x000004d6:    6288        .b      STR      r0,[r1,#0x28]
        0x000004d8:    4770        pG      BX       lr
    write_amplitude_set
        0x000004da:    49fd        .I      LDR      r1,[pc,#1012] ; [0x8d0] = 0x2000003c
        0x000004dc:    6188        .a      STR      r0,[r1,#0x18]
        0x000004de:    4770        pG      BX       lr
    write_timeout_set
        0x000004e0:    49fb        .I      LDR      r1,[pc,#1004] ; [0x8d0] = 0x2000003c
        0x000004e2:    6208        .b      STR      r0,[r1,#0x20]
        0x000004e4:    4770        pG      BX       lr
    write_force_set
        0x000004e6:    49fa        .I      LDR      r1,[pc,#1000] ; [0x8d0] = 0x2000003c
        0x000004e8:    61c8        .a      STR      r0,[r1,#0x1c]
        0x000004ea:    4770        pG      BX       lr
    write_hold_time_set
        0x000004ec:    49f8        .I      LDR      r1,[pc,#992] ; [0x8d0] = 0x2000003c
        0x000004ee:    6248        Hb      STR      r0,[r1,#0x24]
        0x000004f0:    4770        pG      BX       lr
    read_amplitude_set_display
        0x000004f2:    48f7        .H      LDR      r0,[pc,#988] ; [0x8d0] = 0x2000003c
        0x000004f4:    6f00        .o      LDR      r0,[r0,#0x70]
        0x000004f6:    4770        pG      BX       lr
    read_timeout_set_display
        0x000004f8:    48f5        .H      LDR      r0,[pc,#980] ; [0x8d0] = 0x2000003c
        0x000004fa:    6f80        .o      LDR      r0,[r0,#0x78]
        0x000004fc:    4770        pG      BX       lr
    read_force_set_display
        0x000004fe:    48f4        .H      LDR      r0,[pc,#976] ; [0x8d0] = 0x2000003c
        0x00000500:    6fc0        .o      LDR      r0,[r0,#0x7c]
        0x00000502:    4770        pG      BX       lr
    read_hold_time_display
        0x00000504:    48f2        .H      LDR      r0,[pc,#968] ; [0x8d0] = 0x2000003c
        0x00000506:    3080        .0      ADDS     r0,r0,#0x80
        0x00000508:    6840        @h      LDR      r0,[r0,#4]
        0x0000050a:    4770        pG      BX       lr
    write_mode_set
        0x0000050c:    49f0        .I      LDR      r1,[pc,#960] ; [0x8d0] = 0x2000003c
        0x0000050e:    6388        .c      STR      r0,[r1,#0x38]
        0x00000510:    4770        pG      BX       lr
    write_distance_absolute_set
        0x00000512:    49ef        .I      LDR      r1,[pc,#956] ; [0x8d0] = 0x2000003c
        0x00000514:    3180        .1      ADDS     r1,r1,#0x80
        0x00000516:    61c8        .a      STR      r0,[r1,#0x1c]
        0x00000518:    4770        pG      BX       lr
    write_distance_relative_set
        0x0000051a:    49ed        .I      LDR      r1,[pc,#948] ; [0x8d0] = 0x2000003c
        0x0000051c:    62c8        .b      STR      r0,[r1,#0x2c]
        0x0000051e:    4770        pG      BX       lr
    write_energy_set
        0x00000520:    49eb        .I      LDR      r1,[pc,#940] ; [0x8d0] = 0x2000003c
        0x00000522:    6348        Hc      STR      r0,[r1,#0x34]
        0x00000524:    4770        pG      BX       lr
    write_time_set_stage_one_set
        0x00000526:    49ea        .I      LDR      r1,[pc,#936] ; [0x8d0] = 0x2000003c
        0x00000528:    6308        .c      STR      r0,[r1,#0x30]
        0x0000052a:    4770        pG      BX       lr
    write_power_stage_one_set
        0x0000052c:    49e8        .I      LDR      r1,[pc,#928] ; [0x8d0] = 0x2000003c
        0x0000052e:    63c8        .c      STR      r0,[r1,#0x3c]
        0x00000530:    4770        pG      BX       lr
    read_mode_set
        0x00000532:    48e7        .H      LDR      r0,[pc,#924] ; [0x8d0] = 0x2000003c
        0x00000534:    6b80        .k      LDR      r0,[r0,#0x38]
        0x00000536:    4770        pG      BX       lr
    read_distance_absolute_set_display
        0x00000538:    48e5        .H      LDR      r0,[pc,#916] ; [0x8d0] = 0x2000003c
        0x0000053a:    3080        .0      ADDS     r0,r0,#0x80
        0x0000053c:    6880        .h      LDR      r0,[r0,#8]
        0x0000053e:    4770        pG      BX       lr
    read_distance_relative_set_display
        0x00000540:    48e3        .H      LDR      r0,[pc,#908] ; [0x8d0] = 0x2000003c
        0x00000542:    3080        .0      ADDS     r0,r0,#0x80
        0x00000544:    68c0        .h      LDR      r0,[r0,#0xc]
        0x00000546:    4770        pG      BX       lr
    read_energy_set_display
        0x00000548:    48e1        .H      LDR      r0,[pc,#900] ; [0x8d0] = 0x2000003c
        0x0000054a:    3080        .0      ADDS     r0,r0,#0x80
        0x0000054c:    6900        .i      LDR      r0,[r0,#0x10]
        0x0000054e:    4770        pG      BX       lr
    read_time_set_stage_one_display
        0x00000550:    48df        .H      LDR      r0,[pc,#892] ; [0x8d0] = 0x2000003c
        0x00000552:    3080        .0      ADDS     r0,r0,#0x80
        0x00000554:    6940        @i      LDR      r0,[r0,#0x14]
        0x00000556:    4770        pG      BX       lr
    read_power_stage_one_display
        0x00000558:    48dd        .H      LDR      r0,[pc,#884] ; [0x8d0] = 0x2000003c
        0x0000055a:    3080        .0      ADDS     r0,r0,#0x80
        0x0000055c:    6980        .i      LDR      r0,[r0,#0x18]
        0x0000055e:    4770        pG      BX       lr
    write_amplitudeA_set_stage2
        0x00000560:    49db        .I      LDR      r1,[pc,#876] ; [0x8d0] = 0x2000003c
        0x00000562:    6188        .a      STR      r0,[r1,#0x18]
        0x00000564:    4770        pG      BX       lr
    write_amplitudeB_set_stage2
        0x00000566:    49da        .I      LDR      r1,[pc,#872] ; [0x8d0] = 0x2000003c
        0x00000568:    6408        .d      STR      r0,[r1,#0x40]
        0x0000056a:    4770        pG      BX       lr
    write_distance_set_stage2
        0x0000056c:    49d8        .I      LDR      r1,[pc,#864] ; [0x8d0] = 0x2000003c
        0x0000056e:    3180        .1      ADDS     r1,r1,#0x80
        0x00000570:    6248        Hb      STR      r0,[r1,#0x24]
        0x00000572:    4770        pG      BX       lr
    write_power_set_stage2
        0x00000574:    49d6        .I      LDR      r1,[pc,#856] ; [0x8d0] = 0x2000003c
        0x00000576:    3180        .1      ADDS     r1,r1,#0x80
        0x00000578:    62c8        .b      STR      r0,[r1,#0x2c]
        0x0000057a:    4770        pG      BX       lr
    write_energy_set_stage2
        0x0000057c:    49d4        .I      LDR      r1,[pc,#848] ; [0x8d0] = 0x2000003c
        0x0000057e:    3180        .1      ADDS     r1,r1,#0x80
        0x00000580:    6288        .b      STR      r0,[r1,#0x28]
        0x00000582:    4770        pG      BX       lr
    write_time_set_stage2
        0x00000584:    49d2        .I      LDR      r1,[pc,#840] ; [0x8d0] = 0x2000003c
        0x00000586:    3180        .1      ADDS     r1,r1,#0x80
        0x00000588:    6208        .b      STR      r0,[r1,#0x20]
        0x0000058a:    4770        pG      BX       lr
    write_stage2_mode_address_set
        0x0000058c:    49d0        .I      LDR      r1,[pc,#832] ; [0x8d0] = 0x2000003c
        0x0000058e:    3180        .1      ADDS     r1,r1,#0x80
        0x00000590:    6348        Hc      STR      r0,[r1,#0x34]
        0x00000592:    4770        pG      BX       lr
    read_stage2_mode_address_display
        0x00000594:    48ce        .H      LDR      r0,[pc,#824] ; [0x8d0] = 0x2000003c
        0x00000596:    3080        .0      ADDS     r0,r0,#0x80
        0x00000598:    6bc0        .k      LDR      r0,[r0,#0x3c]
        0x0000059a:    4770        pG      BX       lr
    read_amplitudeA_set_stage2_display
        0x0000059c:    48cc        .H      LDR      r0,[pc,#816] ; [0x8d0] = 0x2000003c
        0x0000059e:    6f00        .o      LDR      r0,[r0,#0x70]
        0x000005a0:    4770        pG      BX       lr
    read_amplitudeB_set_stage2_display
        0x000005a2:    48cb        .H      LDR      r0,[pc,#812] ; [0x8d0] = 0x2000003c
        0x000005a4:    3080        .0      ADDS     r0,r0,#0x80
        0x000005a6:    6b00        .k      LDR      r0,[r0,#0x30]
        0x000005a8:    4770        pG      BX       lr
    read_time_set_stage2_display
        0x000005aa:    48c9        .H      LDR      r0,[pc,#804] ; [0x8d0] = 0x2000003c
        0x000005ac:    3080        .0      ADDS     r0,r0,#0x80
        0x000005ae:    6bc1        .k      LDR      r1,[r0,#0x3c]
        0x000005b0:    2903        .)      CMP      r1,#3
        0x000005b2:    d001        ..      BEQ      0x5b8 ; read_time_set_stage2_display + 14
        0x000005b4:    2000        .       MOVS     r0,#0
        0x000005b6:    4770        pG      BX       lr
        0x000005b8:    6b80        .k      LDR      r0,[r0,#0x38]
        0x000005ba:    4770        pG      BX       lr
    read_distance_set_stage2_display
        0x000005bc:    48c4        .H      LDR      r0,[pc,#784] ; [0x8d0] = 0x2000003c
        0x000005be:    3080        .0      ADDS     r0,r0,#0x80
        0x000005c0:    6bc1        .k      LDR      r1,[r0,#0x3c]
        0x000005c2:    2904        .)      CMP      r1,#4
        0x000005c4:    d001        ..      BEQ      0x5ca ; read_distance_set_stage2_display + 14
        0x000005c6:    2000        .       MOVS     r0,#0
        0x000005c8:    4770        pG      BX       lr
        0x000005ca:    6b80        .k      LDR      r0,[r0,#0x38]
        0x000005cc:    4770        pG      BX       lr
    read_power_set_stage2_display
        0x000005ce:    48c0        .H      LDR      r0,[pc,#768] ; [0x8d0] = 0x2000003c
        0x000005d0:    3080        .0      ADDS     r0,r0,#0x80
        0x000005d2:    6bc1        .k      LDR      r1,[r0,#0x3c]
        0x000005d4:    2905        .)      CMP      r1,#5
        0x000005d6:    d001        ..      BEQ      0x5dc ; read_power_set_stage2_display + 14
        0x000005d8:    2000        .       MOVS     r0,#0
        0x000005da:    4770        pG      BX       lr
        0x000005dc:    6b80        .k      LDR      r0,[r0,#0x38]
        0x000005de:    4770        pG      BX       lr
    read_energy_set_stage2_display
        0x000005e0:    48bb        .H      LDR      r0,[pc,#748] ; [0x8d0] = 0x2000003c
        0x000005e2:    3080        .0      ADDS     r0,r0,#0x80
        0x000005e4:    6bc1        .k      LDR      r1,[r0,#0x3c]
        0x000005e6:    2906        .)      CMP      r1,#6
        0x000005e8:    d001        ..      BEQ      0x5ee ; read_energy_set_stage2_display + 14
        0x000005ea:    2000        .       MOVS     r0,#0
        0x000005ec:    4770        pG      BX       lr
        0x000005ee:    6b80        .k      LDR      r0,[r0,#0x38]
        0x000005f0:    4770        pG      BX       lr
    read_stage2_mode_address_set
        0x000005f2:    48b7        .H      LDR      r0,[pc,#732] ; [0x8d0] = 0x2000003c
        0x000005f4:    3080        .0      ADDS     r0,r0,#0x80
        0x000005f6:    6b40        @k      LDR      r0,[r0,#0x34]
        0x000005f8:    4770        pG      BX       lr
    write_power_early_stage_set
        0x000005fa:    49b5        .I      LDR      r1,[pc,#724] ; [0x8d0] = 0x2000003c
        0x000005fc:    6448        Hd      STR      r0,[r1,#0x44]
        0x000005fe:    4770        pG      BX       lr
    write_mode_early_stage_set
        0x00000600:    49b3        .I      LDR      r1,[pc,#716] ; [0x8d0] = 0x2000003c
        0x00000602:    3180        .1      ADDS     r1,r1,#0x80
        0x00000604:    64c8        .d      STR      r0,[r1,#0x4c]
        0x00000606:    4770        pG      BX       lr
    write_time_early_trigger_set
        0x00000608:    49b1        .I      LDR      r1,[pc,#708] ; [0x8d0] = 0x2000003c
        0x0000060a:    6488        .d      STR      r0,[r1,#0x48]
        0x0000060c:    4770        pG      BX       lr
    write_distance_early_trigger_set
        0x0000060e:    49b0        .I      LDR      r1,[pc,#704] ; [0x8d0] = 0x2000003c
        0x00000610:    64c8        .d      STR      r0,[r1,#0x4c]
        0x00000612:    4770        pG      BX       lr
    read_power_early_stage_display
        0x00000614:    48ae        .H      LDR      r0,[pc,#696] ; [0x8d0] = 0x2000003c
        0x00000616:    3080        .0      ADDS     r0,r0,#0x80
        0x00000618:    6c00        .l      LDR      r0,[r0,#0x40]
        0x0000061a:    4770        pG      BX       lr
    read_mode_early_stage_display
        0x0000061c:    48ac        .H      LDR      r0,[pc,#688] ; [0x8d0] = 0x2000003c
        0x0000061e:    3080        .0      ADDS     r0,r0,#0x80
        0x00000620:    6c40        @l      LDR      r0,[r0,#0x44]
        0x00000622:    4770        pG      BX       lr
    read_time_early_trigger_display
        0x00000624:    48aa        .H      LDR      r0,[pc,#680] ; [0x8d0] = 0x2000003c
        0x00000626:    3080        .0      ADDS     r0,r0,#0x80
        0x00000628:    6c41        Al      LDR      r1,[r0,#0x44]
        0x0000062a:    2901        .)      CMP      r1,#1
        0x0000062c:    d001        ..      BEQ      0x632 ; read_time_early_trigger_display + 14
        0x0000062e:    2000        .       MOVS     r0,#0
        0x00000630:    4770        pG      BX       lr
        0x00000632:    6c80        .l      LDR      r0,[r0,#0x48]
        0x00000634:    4770        pG      BX       lr
    read_distance_early_trigger_display
        0x00000636:    48a6        .H      LDR      r0,[pc,#664] ; [0x8d0] = 0x2000003c
        0x00000638:    3080        .0      ADDS     r0,r0,#0x80
        0x0000063a:    6c41        Al      LDR      r1,[r0,#0x44]
        0x0000063c:    2902        .)      CMP      r1,#2
        0x0000063e:    d001        ..      BEQ      0x644 ; read_distance_early_trigger_display + 14
        0x00000640:    2000        .       MOVS     r0,#0
        0x00000642:    4770        pG      BX       lr
        0x00000644:    6c80        .l      LDR      r0,[r0,#0x48]
        0x00000646:    4770        pG      BX       lr
    write_power_after_stage_set
        0x00000648:    49a1        .I      LDR      r1,[pc,#644] ; [0x8d0] = 0x2000003c
        0x0000064a:    6508        .e      STR      r0,[r1,#0x50]
        0x0000064c:    4770        pG      BX       lr
    write_mode_after_stage_set
        0x0000064e:    49a0        .I      LDR      r1,[pc,#640] ; [0x8d0] = 0x2000003c
        0x00000650:    3180        .1      ADDS     r1,r1,#0x80
        0x00000652:    6608        .f      STR      r0,[r1,#0x60]
        0x00000654:    4770        pG      BX       lr
    write_time_after_trigger_set
        0x00000656:    499e        .I      LDR      r1,[pc,#632] ; [0x8d0] = 0x2000003c
        0x00000658:    6548        He      STR      r0,[r1,#0x54]
        0x0000065a:    4770        pG      BX       lr
    write_distance_after_trigger_set
        0x0000065c:    499c        .I      LDR      r1,[pc,#624] ; [0x8d0] = 0x2000003c
        0x0000065e:    6588        .e      STR      r0,[r1,#0x58]
        0x00000660:    4770        pG      BX       lr
    write_time_on_after_stage_set
        0x00000662:    499b        .I      LDR      r1,[pc,#620] ; [0x8d0] = 0x2000003c
        0x00000664:    65c8        .e      STR      r0,[r1,#0x5c]
        0x00000666:    4770        pG      BX       lr
    read_power_after_stage_display
        0x00000668:    4899        .H      LDR      r0,[pc,#612] ; [0x8d0] = 0x2000003c
        0x0000066a:    3080        .0      ADDS     r0,r0,#0x80
        0x0000066c:    6d00        .m      LDR      r0,[r0,#0x50]
        0x0000066e:    4770        pG      BX       lr
    read_mode_after_stage_display
        0x00000670:    4897        .H      LDR      r0,[pc,#604] ; [0x8d0] = 0x2000003c
        0x00000672:    3080        .0      ADDS     r0,r0,#0x80
        0x00000674:    6d40        @m      LDR      r0,[r0,#0x54]
        0x00000676:    4770        pG      BX       lr
    read_time_after_trigger_display
        0x00000678:    4895        .H      LDR      r0,[pc,#596] ; [0x8d0] = 0x2000003c
        0x0000067a:    3080        .0      ADDS     r0,r0,#0x80
        0x0000067c:    6d41        Am      LDR      r1,[r0,#0x54]
        0x0000067e:    2904        .)      CMP      r1,#4
        0x00000680:    d001        ..      BEQ      0x686 ; read_time_after_trigger_display + 14
        0x00000682:    2000        .       MOVS     r0,#0
        0x00000684:    4770        pG      BX       lr
        0x00000686:    6d80        .m      LDR      r0,[r0,#0x58]
        0x00000688:    4770        pG      BX       lr
    read_distance_after_trigger_display
        0x0000068a:    4891        .H      LDR      r0,[pc,#580] ; [0x8d0] = 0x2000003c
        0x0000068c:    3080        .0      ADDS     r0,r0,#0x80
        0x0000068e:    6d41        Am      LDR      r1,[r0,#0x54]
        0x00000690:    2905        .)      CMP      r1,#5
        0x00000692:    d001        ..      BEQ      0x698 ; read_distance_after_trigger_display + 14
        0x00000694:    2000        .       MOVS     r0,#0
        0x00000696:    4770        pG      BX       lr
        0x00000698:    6d80        .m      LDR      r0,[r0,#0x58]
        0x0000069a:    4770        pG      BX       lr
    read_time_on_after_stage_display
        0x0000069c:    488c        .H      LDR      r0,[pc,#560] ; [0x8d0] = 0x2000003c
        0x0000069e:    3080        .0      ADDS     r0,r0,#0x80
        0x000006a0:    6dc0        .m      LDR      r0,[r0,#0x5c]
        0x000006a2:    4770        pG      BX       lr
    read_overload_display
        0x000006a4:    488a        .H      LDR      r0,[pc,#552] ; [0x8d0] = 0x2000003c
        0x000006a6:    3080        .0      ADDS     r0,r0,#0x80
        0x000006a8:    6fc0        .o      LDR      r0,[r0,#0x7c]
        0x000006aa:    4770        pG      BX       lr
    read_power_read_display
        0x000006ac:    4888        .H      LDR      r0,[pc,#544] ; [0x8d0] = 0x2000003c
        0x000006ae:    3080        .0      ADDS     r0,r0,#0x80
        0x000006b0:    6e80        .n      LDR      r0,[r0,#0x68]
        0x000006b2:    4770        pG      BX       lr
    read_freq_min
        0x000006b4:    4887        .H      LDR      r0,[pc,#540] ; [0x8d4] = 0x2000013c
        0x000006b6:    6840        @h      LDR      r0,[r0,#4]
        0x000006b8:    4770        pG      BX       lr
    read_freq_max
        0x000006ba:    4886        .H      LDR      r0,[pc,#536] ; [0x8d4] = 0x2000013c
        0x000006bc:    6880        .h      LDR      r0,[r0,#8]
        0x000006be:    4770        pG      BX       lr
    read_freq_start
        0x000006c0:    4884        .H      LDR      r0,[pc,#528] ; [0x8d4] = 0x2000013c
        0x000006c2:    68c0        .h      LDR      r0,[r0,#0xc]
        0x000006c4:    4770        pG      BX       lr
    read_freq_end
        0x000006c6:    4883        .H      LDR      r0,[pc,#524] ; [0x8d4] = 0x2000013c
        0x000006c8:    6900        .i      LDR      r0,[r0,#0x10]
        0x000006ca:    4770        pG      BX       lr
    read_F_start
        0x000006cc:    4881        .H      LDR      r0,[pc,#516] ; [0x8d4] = 0x2000013c
        0x000006ce:    6940        @i      LDR      r0,[r0,#0x14]
        0x000006d0:    4770        pG      BX       lr
    read_F_max
        0x000006d2:    4880        .H      LDR      r0,[pc,#512] ; [0x8d4] = 0x2000013c
        0x000006d4:    6980        .i      LDR      r0,[r0,#0x18]
        0x000006d6:    4770        pG      BX       lr
    read_P_max
        0x000006d8:    487e        ~H      LDR      r0,[pc,#504] ; [0x8d4] = 0x2000013c
        0x000006da:    69c0        .i      LDR      r0,[r0,#0x1c]
        0x000006dc:    4770        pG      BX       lr
    read_distance_travelled
        0x000006de:    487d        }H      LDR      r0,[pc,#500] ; [0x8d4] = 0x2000013c
        0x000006e0:    6a00        .j      LDR      r0,[r0,#0x20]
        0x000006e2:    4770        pG      BX       lr
    read_distance_reached
        0x000006e4:    487b        {H      LDR      r0,[pc,#492] ; [0x8d4] = 0x2000013c
        0x000006e6:    6a80        .j      LDR      r0,[r0,#0x28]
        0x000006e8:    4770        pG      BX       lr
    read_time_on
        0x000006ea:    487a        zH      LDR      r0,[pc,#488] ; [0x8d4] = 0x2000013c
        0x000006ec:    6a40        @j      LDR      r0,[r0,#0x24]
        0x000006ee:    4770        pG      BX       lr
    read_timeout_occured
        0x000006f0:    4877        wH      LDR      r0,[pc,#476] ; [0x8d0] = 0x2000003c
        0x000006f2:    6e00        .n      LDR      r0,[r0,#0x60]
        0x000006f4:    4770        pG      BX       lr
    read_collapse_hold
        0x000006f6:    4877        wH      LDR      r0,[pc,#476] ; [0x8d4] = 0x2000013c
        0x000006f8:    6a01        .j      LDR      r1,[r0,#0x20]
        0x000006fa:    6ac0        .j      LDR      r0,[r0,#0x2c]
        0x000006fc:    4408        .D      ADD      r0,r0,r1
        0x000006fe:    4770        pG      BX       lr
    read_absolute_hold
        0x00000700:    4874        tH      LDR      r0,[pc,#464] ; [0x8d4] = 0x2000013c
        0x00000702:    e9d0100a    ....    LDRD     r1,r0,[r0,#0x28]
        0x00000706:    4408        .D      ADD      r0,r0,r1
        0x00000708:    4770        pG      BX       lr
    read_freq_display
        0x0000070a:    4871        qH      LDR      r0,[pc,#452] ; [0x8d0] = 0x2000003c
        0x0000070c:    6f40        @o      LDR      r0,[r0,#0x74]
        0x0000070e:    4770        pG      BX       lr
    read_force_display
        0x00000710:    486f        oH      LDR      r0,[pc,#444] ; [0x8d0] = 0x2000003c
        0x00000712:    3080        .0      ADDS     r0,r0,#0x80
        0x00000714:    6ec0        .n      LDR      r0,[r0,#0x6c]
        0x00000716:    4770        pG      BX       lr
    read_distance_display
        0x00000718:    486d        mH      LDR      r0,[pc,#436] ; [0x8d0] = 0x2000003c
        0x0000071a:    3080        .0      ADDS     r0,r0,#0x80
        0x0000071c:    6f00        .o      LDR      r0,[r0,#0x70]
        0x0000071e:    4770        pG      BX       lr
    read_energy_display
        0x00000720:    486b        kH      LDR      r0,[pc,#428] ; [0x8d0] = 0x2000003c
        0x00000722:    3080        .0      ADDS     r0,r0,#0x80
        0x00000724:    6f40        @o      LDR      r0,[r0,#0x74]
        0x00000726:    4770        pG      BX       lr
    read_pressure_display
        0x00000728:    4869        iH      LDR      r0,[pc,#420] ; [0x8d0] = 0x2000003c
        0x0000072a:    3080        .0      ADDS     r0,r0,#0x80
        0x0000072c:    6f80        .o      LDR      r0,[r0,#0x78]
        0x0000072e:    4770        pG      BX       lr
    read_total_time_display
        0x00000730:    4868        hH      LDR      r0,[pc,#416] ; [0x8d4] = 0x2000013c
        0x00000732:    6800        .h      LDR      r0,[r0,#0]
        0x00000734:    4770        pG      BX       lr
    read_encoder_speed_display
        0x00000736:    4867        gH      LDR      r0,[pc,#412] ; [0x8d4] = 0x2000013c
        0x00000738:    6b00        .k      LDR      r0,[r0,#0x30]
        0x0000073a:    4770        pG      BX       lr
    write_head_sweep_set
        0x0000073c:    4965        eI      LDR      r1,[pc,#404] ; [0x8d4] = 0x2000013c
        0x0000073e:    6388        .c      STR      r0,[r1,#0x38]
        0x00000740:    4770        pG      BX       lr
    read_head_sweep_display
        0x00000742:    4864        dH      LDR      r0,[pc,#400] ; [0x8d4] = 0x2000013c
        0x00000744:    6b40        @k      LDR      r0,[r0,#0x34]
        0x00000746:    4770        pG      BX       lr
    read_anti_resonance_frequency
        0x00000748:    4862        bH      LDR      r0,[pc,#392] ; [0x8d4] = 0x2000013c
        0x0000074a:    6bc0        .k      LDR      r0,[r0,#0x3c]
        0x0000074c:    4770        pG      BX       lr
    read_resonance_frequency
        0x0000074e:    4861        aH      LDR      r0,[pc,#388] ; [0x8d4] = 0x2000013c
        0x00000750:    6c00        .l      LDR      r0,[r0,#0x40]
        0x00000752:    4770        pG      BX       lr
    read_broken_transducer
        0x00000754:    485e        ^H      LDR      r0,[pc,#376] ; [0x8d0] = 0x2000003c
        0x00000756:    6e40        @n      LDR      r0,[r0,#0x64]
        0x00000758:    4770        pG      BX       lr
    write_button_test
        0x0000075a:    495e        ^I      LDR      r1,[pc,#376] ; [0x8d4] = 0x2000013c
        0x0000075c:    6448        Hd      STR      r0,[r1,#0x44]
        0x0000075e:    4770        pG      BX       lr
    read_button_test_display
        0x00000760:    485c        \H      LDR      r0,[pc,#368] ; [0x8d4] = 0x2000013c
        0x00000762:    6c80        .l      LDR      r0,[r0,#0x48]
        0x00000764:    4770        pG      BX       lr
    write_head_up_set
        0x00000766:    495b        [I      LDR      r1,[pc,#364] ; [0x8d4] = 0x2000013c
        0x00000768:    64c8        .d      STR      r0,[r1,#0x4c]
        0x0000076a:    4770        pG      BX       lr
    write_entered_main_page
        0x0000076c:    4958        XI      LDR      r1,[pc,#352] ; [0x8d0] = 0x2000003c
        0x0000076e:    6688        .f      STR      r0,[r1,#0x68]
        0x00000770:    4770        pG      BX       lr
    read_entered_main_page
        0x00000772:    4857        WH      LDR      r0,[pc,#348] ; [0x8d0] = 0x2000003c
        0x00000774:    6e80        .n      LDR      r0,[r0,#0x68]
        0x00000776:    4770        pG      BX       lr
    fpga_to_mcu
        0x00000778:    b530        0.      PUSH     {r4,r5,lr}
        0x0000077a:    4857        WH      LDR      r0,[pc,#348] ; [0x8d8] = 0x200006e0
        0x0000077c:    7801        .x      LDRB     r1,[r0,#0]
        0x0000077e:    29ff        .)      CMP      r1,#0xff
        0x00000780:    d17e        ~.      BNE      0x880 ; fpga_to_mcu + 264
        0x00000782:    7841        Ax      LDRB     r1,[r0,#1]
        0x00000784:    29ff        .)      CMP      r1,#0xff
        0x00000786:    d17b        {.      BNE      0x880 ; fpga_to_mcu + 264
        0x00000788:    7881        .x      LDRB     r1,[r0,#2]
        0x0000078a:    29ff        .)      CMP      r1,#0xff
        0x0000078c:    d178        x.      BNE      0x880 ; fpga_to_mcu + 264
        0x0000078e:    78c1        .x      LDRB     r1,[r0,#3]
        0x00000790:    29ff        .)      CMP      r1,#0xff
        0x00000792:    d175        u.      BNE      0x880 ; fpga_to_mcu + 264
        0x00000794:    f890104e    ..N.    LDRB     r1,[r0,#0x4e]
        0x00000798:    2968        h)      CMP      r1,#0x68
        0x0000079a:    d171        q.      BNE      0x880 ; fpga_to_mcu + 264
        0x0000079c:    4c4c        LL      LDR      r4,[pc,#304] ; [0x8d0] = 0x2000003c
        0x0000079e:    7901        .y      LDRB     r1,[r0,#4]
        0x000007a0:    6721        !g      STR      r1,[r4,#0x70]
        0x000007a2:    f8301f05    0...    LDRH     r1,[r0,#5]!
        0x000007a6:    ba49        I.      REV16    r1,r1
        0x000007a8:    67a1        .g      STR      r1,[r4,#0x78]
        0x000007aa:    8841        A.      LDRH     r1,[r0,#2]
        0x000007ac:    ba4a        J.      REV16    r2,r1
        0x000007ae:    f1040180    ....    ADD      r1,r4,#0x80
        0x000007b2:    60ca        .`      STR      r2,[r1,#0xc]
        0x000007b4:    8882        ..      LDRH     r2,[r0,#4]
        0x000007b6:    ba52        R.      REV16    r2,r2
        0x000007b8:    608a        .`      STR      r2,[r1,#8]
        0x000007ba:    88c2        ..      LDRH     r2,[r0,#6]
        0x000007bc:    ba52        R.      REV16    r2,r2
        0x000007be:    67e2        .g      STR      r2,[r4,#0x7c]
        0x000007c0:    8902        ..      LDRH     r2,[r0,#8]
        0x000007c2:    ba52        R.      REV16    r2,r2
        0x000007c4:    610a        .a      STR      r2,[r1,#0x10]
        0x000007c6:    8942        B.      LDRH     r2,[r0,#0xa]
        0x000007c8:    ba52        R.      REV16    r2,r2
        0x000007ca:    6762        bg      STR      r2,[r4,#0x74]
        0x000007cc:    8982        ..      LDRH     r2,[r0,#0xc]
        0x000007ce:    ba52        R.      REV16    r2,r2
        0x000007d0:    664a        Jf      STR      r2,[r1,#0x64]
        0x000007d2:    89c2        ..      LDRH     r2,[r0,#0xe]
        0x000007d4:    ba52        R.      REV16    r2,r2
        0x000007d6:    668a        .f      STR      r2,[r1,#0x68]
        0x000007d8:    7bc2        .{      LDRB     r2,[r0,#0xf]
        0x000007da:    70e2        .p      STRB     r2,[r4,#3]
        0x000007dc:    8a02        ..      LDRH     r2,[r0,#0x10]
        0x000007de:    ba52        R.      REV16    r2,r2
        0x000007e0:    66ca        .f      STR      r2,[r1,#0x6c]
        0x000007e2:    8a42        B.      LDRH     r2,[r0,#0x12]
        0x000007e4:    ba52        R.      REV16    r2,r2
        0x000007e6:    670a        .g      STR      r2,[r1,#0x70]
        0x000007e8:    8a82        ..      LDRH     r2,[r0,#0x14]
        0x000007ea:    ba52        R.      REV16    r2,r2
        0x000007ec:    674a        Jg      STR      r2,[r1,#0x74]
        0x000007ee:    7d82        .}      LDRB     r2,[r0,#0x16]
        0x000007f0:    678a        .g      STR      r2,[r1,#0x78]
        0x000007f2:    7dc3        .}      LDRB     r3,[r0,#0x17]
        0x000007f4:    4a37        7J      LDR      r2,[pc,#220] ; [0x8d4] = 0x2000013c
        0x000007f6:    f0030501    ....    AND      r5,r3,#1
        0x000007fa:    6495        .d      STR      r5,[r2,#0x48]
        0x000007fc:    f3c30540    ..@.    UBFX     r5,r3,#1,#1
        0x00000800:    6665        ef      STR      r5,[r4,#0x64]
        0x00000802:    f3c30580    ....    UBFX     r5,r3,#2,#1
        0x00000806:    7125        %q      STRB     r5,[r4,#4]
        0x00000808:    f3c305c0    ....    UBFX     r5,r3,#3,#1
        0x0000080c:    6355        Uc      STR      r5,[r2,#0x34]
        0x0000080e:    f3c31500    ....    UBFX     r5,r3,#4,#1
        0x00000812:    6625        %f      STR      r5,[r4,#0x60]
        0x00000814:    f3c31540    ..@.    UBFX     r5,r3,#5,#1
        0x00000818:    67cd        .g      STR      r5,[r1,#0x7c]
        0x0000081a:    f3c31580    ....    UBFX     r5,r3,#6,#1
        0x0000081e:    09db        ..      LSRS     r3,r3,#7
        0x00000820:    600d        .`      STR      r5,[r1,#0]
        0x00000822:    70a3        .p      STRB     r3,[r4,#2]
        0x00000824:    8b03        ..      LDRH     r3,[r0,#0x18]
        0x00000826:    ba5b        [.      REV16    r3,r3
        0x00000828:    6053        S`      STR      r3,[r2,#4]
        0x0000082a:    8b43        C.      LDRH     r3,[r0,#0x1a]
        0x0000082c:    ba5b        [.      REV16    r3,r3
        0x0000082e:    6093        .`      STR      r3,[r2,#8]
        0x00000830:    8b83        ..      LDRH     r3,[r0,#0x1c]
        0x00000832:    ba5b        [.      REV16    r3,r3
        0x00000834:    60d3        .`      STR      r3,[r2,#0xc]
        0x00000836:    8bc3        ..      LDRH     r3,[r0,#0x1e]
        0x00000838:    ba5b        [.      REV16    r3,r3
        0x0000083a:    6113        .a      STR      r3,[r2,#0x10]
        0x0000083c:    8c03        ..      LDRH     r3,[r0,#0x20]
        0x0000083e:    ba5b        [.      REV16    r3,r3
        0x00000840:    6153        Sa      STR      r3,[r2,#0x14]
        0x00000842:    8c43        C.      LDRH     r3,[r0,#0x22]
        0x00000844:    ba5b        [.      REV16    r3,r3
        0x00000846:    6193        .a      STR      r3,[r2,#0x18]
        0x00000848:    8c83        ..      LDRH     r3,[r0,#0x24]
        0x0000084a:    ba5b        [.      REV16    r3,r3
        0x0000084c:    61d3        .a      STR      r3,[r2,#0x1c]
        0x0000084e:    8cc3        ..      LDRH     r3,[r0,#0x26]
        0x00000850:    ba5b        [.      REV16    r3,r3
        0x00000852:    6253        Sb      STR      r3,[r2,#0x24]
        0x00000854:    8d03        ..      LDRH     r3,[r0,#0x28]
        0x00000856:    ba5b        [.      REV16    r3,r3
        0x00000858:    6213        .b      STR      r3,[r2,#0x20]
        0x0000085a:    8d43        C.      LDRH     r3,[r0,#0x2a]
        0x0000085c:    ba5b        [.      REV16    r3,r3
        0x0000085e:    6293        .b      STR      r3,[r2,#0x28]
        0x00000860:    8d83        ..      LDRH     r3,[r0,#0x2c]
        0x00000862:    ba5b        [.      REV16    r3,r3
        0x00000864:    614b        Ka      STR      r3,[r1,#0x14]
        0x00000866:    f890302e    ...0    LDRB     r3,[r0,#0x2e]
        0x0000086a:    630b        .c      STR      r3,[r1,#0x30]
        0x0000086c:    f890302f    ../0    LDRB     r3,[r0,#0x2f]
        0x00000870:    63cb        .c      STR      r3,[r1,#0x3c]
        0x00000872:    8e03        ..      LDRH     r3,[r0,#0x30]
        0x00000874:    ba5b        [.      REV16    r3,r3
        0x00000876:    638b        .c      STR      r3,[r1,#0x38]
        0x00000878:    8e43        C.      LDRH     r3,[r0,#0x32]
        0x0000087a:    ba5b        [.      REV16    r3,r3
        0x0000087c:    604b        K`      STR      r3,[r1,#4]
        0x0000087e:    e000        ..      B        0x882 ; fpga_to_mcu + 266
        0x00000880:    e031        1.      B        0x8e6 ; fpga_to_mcu + 366
        0x00000882:    8e83        ..      LDRH     r3,[r0,#0x34]
        0x00000884:    ba5b        [.      REV16    r3,r3
        0x00000886:    618b        .a      STR      r3,[r1,#0x18]
        0x00000888:    f8903036    ..60    LDRB     r3,[r0,#0x36]
        0x0000088c:    640b        .d      STR      r3,[r1,#0x40]
        0x0000088e:    f8903037    ..70    LDRB     r3,[r0,#0x37]
        0x00000892:    644b        Kd      STR      r3,[r1,#0x44]
        0x00000894:    8f03        ..      LDRH     r3,[r0,#0x38]
        0x00000896:    ba5b        [.      REV16    r3,r3
        0x00000898:    648b        .d      STR      r3,[r1,#0x48]
        0x0000089a:    f890303a    ..:0    LDRB     r3,[r0,#0x3a]
        0x0000089e:    650b        .e      STR      r3,[r1,#0x50]
        0x000008a0:    f890303b    ..;0    LDRB     r3,[r0,#0x3b]
        0x000008a4:    654b        Ke      STR      r3,[r1,#0x54]
        0x000008a6:    8f83        ..      LDRH     r3,[r0,#0x3c]
        0x000008a8:    ba5b        [.      REV16    r3,r3
        0x000008aa:    658b        .e      STR      r3,[r1,#0x58]
        0x000008ac:    8fc3        ..      LDRH     r3,[r0,#0x3e]
        0x000008ae:    ba5b        [.      REV16    r3,r3
        0x000008b0:    65cb        .e      STR      r3,[r1,#0x5c]
        0x000008b2:    f8b01040    ..@.    LDRH     r1,[r0,#0x40]
        0x000008b6:    ba49        I.      REV16    r1,r1
        0x000008b8:    6011        .`      STR      r1,[r2,#0]
        0x000008ba:    f8b01042    ..B.    LDRH     r1,[r0,#0x42]
        0x000008be:    ba49        I.      REV16    r1,r1
        0x000008c0:    6411        .d      STR      r1,[r2,#0x40]
        0x000008c2:    f8b01044    ..D.    LDRH     r1,[r0,#0x44]
        0x000008c6:    ba49        I.      REV16    r1,r1
        0x000008c8:    63d1        .c      STR      r1,[r2,#0x3c]
        0x000008ca:    f8b01046    ..F.    LDRH     r1,[r0,#0x46]
        0x000008ce:    e005        ..      B        0x8dc ; fpga_to_mcu + 356
    $d
        0x000008d0:    2000003c    <..     DCD    536870972
        0x000008d4:    2000013c    <..     DCD    536871228
        0x000008d8:    200006e0    ...     DCD    536872672
    $t
        0x000008dc:    ba49        I.      REV16    r1,r1
        0x000008de:    6311        .c      STR      r1,[r2,#0x30]
        0x000008e0:    f8900048    ..H.    LDRB     r0,[r0,#0x48]
        0x000008e4:    62d0        .b      STR      r0,[r2,#0x2c]
        0x000008e6:    bd30        0.      POP      {r4,r5,pc}
    mcu_to_fpga
        0x000008e8:    e92d4ff0    -..O    PUSH     {r4-r11,lr}
        0x000008ec:    48f7        .H      LDR      r0,[pc,#988] ; [0xccc] = 0x2000003c
        0x000008ee:    2500        .%      MOVS     r5,#0
        0x000008f0:    4602        .F      MOV      r2,r0
        0x000008f2:    7841        Ax      LDRB     r1,[r0,#1]
        0x000008f4:    6f97        .o      LDR      r7,[r2,#0x78]
        0x000008f6:    f5007480    ...t    ADD      r4,r0,#0x100
        0x000008fa:    f50073c0    ...s    ADD      r3,r0,#0x180
        0x000008fe:    2909        .)      CMP      r1,#9
        0x00000900:    d065        e.      BEQ      0x9ce ; mcu_to_fpga + 230
        0x00000902:    f44f62fa    O..b    MOV      r2,#0x7d0
        0x00000906:    290a        .)      CMP      r1,#0xa
        0x00000908:    d06e        n.      BEQ      0x9e8 ; mcu_to_fpga + 256
        0x0000090a:    2907        .)      CMP      r1,#7
        0x0000090c:    d070        p.      BEQ      0x9f0 ; mcu_to_fpga + 264
        0x0000090e:    6a02        .j      LDR      r2,[r0,#0x20]
        0x00000910:    6662        bf      STR      r2,[r4,#0x64]
        0x00000912:    6982        .i      LDR      r2,[r0,#0x18]
        0x00000914:    601a        .`      STR      r2,[r3,#0]
        0x00000916:    f8dfc3b4    ....    LDR      r12,[pc,#948] ; [0xccc] = 0x2000003c
        0x0000091a:    6b82        .k      LDR      r2,[r0,#0x38]
        0x0000091c:    f10c0c80    ....    ADD      r12,r12,#0x80
        0x00000920:    2a02        .*      CMP      r2,#2
        0x00000922:    d068        h.      BEQ      0x9f6 ; mcu_to_fpga + 270
        0x00000924:    2a03        .*      CMP      r2,#3
        0x00000926:    d06b        k.      BEQ      0xa00 ; mcu_to_fpga + 280
        0x00000928:    2a04        .*      CMP      r2,#4
        0x0000092a:    d072        r.      BEQ      0xa12 ; mcu_to_fpga + 298
        0x0000092c:    2a05        .*      CMP      r2,#5
        0x0000092e:    d077        w.      BEQ      0xa20 ; mcu_to_fpga + 312
        0x00000930:    6b02        .k      LDR      r2,[r0,#0x30]
        0x00000932:    6565        ee      STR      r5,[r4,#0x54]
        0x00000934:    65a5        .e      STR      r5,[r4,#0x58]
        0x00000936:    e9c45217    ...R    STRD     r5,r2,[r4,#0x5c]
        0x0000093a:    6525        %e      STR      r5,[r4,#0x50]
        0x0000093c:    f8dc6034    ..4`    LDR      r6,[r12,#0x34]
        0x00000940:    2e03        ..      CMP      r6,#3
        0x00000942:    d079        y.      BEQ      0xa38 ; mcu_to_fpga + 336
        0x00000944:    2e04        ..      CMP      r6,#4
        0x00000946:    d07c        |.      BEQ      0xa42 ; mcu_to_fpga + 346
        0x00000948:    2e05        ..      CMP      r6,#5
        0x0000094a:    d07f        ..      BEQ      0xa4c ; mcu_to_fpga + 356
        0x0000094c:    2e06        ..      CMP      r6,#6
        0x0000094e:    d070        p.      BEQ      0xa32 ; mcu_to_fpga + 330
        0x00000950:    66a5        .f      STR      r5,[r4,#0x68]
        0x00000952:    f8dc204c    ..L     LDR      r2,[r12,#0x4c]
        0x00000956:    4692        .F      MOV      r10,r2
        0x00000958:    2a01        .*      CMP      r2,#1
        0x0000095a:    d06b        k.      BEQ      0xa34 ; mcu_to_fpga + 332
        0x0000095c:    f1ba0f02    ....    CMP      r10,#2
        0x00000960:    d069        i.      BEQ      0xa36 ; mcu_to_fpga + 334
        0x00000962:    66e5        .f      STR      r5,[r4,#0x6c]
        0x00000964:    f8dc2060    ..`     LDR      r2,[r12,#0x60]
        0x00000968:    4691        .F      MOV      r9,r2
        0x0000096a:    2a04        .*      CMP      r2,#4
        0x0000096c:    d073        s.      BEQ      0xa56 ; mcu_to_fpga + 366
        0x0000096e:    f1b90f05    ....    CMP      r9,#5
        0x00000972:    d071        q.      BEQ      0xa58 ; mcu_to_fpga + 368
        0x00000974:    6725        %g      STR      r5,[r4,#0x70]
        0x00000976:    7882        .x      LDRB     r2,[r0,#2]
        0x00000978:    2a01        .*      CMP      r2,#1
        0x0000097a:    d16e        n.      BNE      0xa5a ; mcu_to_fpga + 370
        0x0000097c:    4ad3        .J      LDR      r2,[pc,#844] ; [0xccc] = 0x2000003c
        0x0000097e:    3280        .2      ADDS     r2,r2,#0x80
        0x00000980:    6812        .h      LDR      r2,[r2,#0]
        0x00000982:    2a01        .*      CMP      r2,#1
        0x00000984:    d001        ..      BEQ      0x98a ; mcu_to_fpga + 162
        0x00000986:    290a        .)      CMP      r1,#0xa
        0x00000988:    d167        g.      BNE      0xa5a ; mcu_to_fpga + 370
        0x0000098a:    49d1        .I      LDR      r1,[pc,#836] ; [0xcd0] = 0x200006e0
        0x0000098c:    780a        .x      LDRB     r2,[r1,#0]
        0x0000098e:    2aff        .*      CMP      r2,#0xff
        0x00000990:    d163        c.      BNE      0xa5a ; mcu_to_fpga + 370
        0x00000992:    784a        Jx      LDRB     r2,[r1,#1]
        0x00000994:    2aff        .*      CMP      r2,#0xff
        0x00000996:    d160        `.      BNE      0xa5a ; mcu_to_fpga + 370
        0x00000998:    788a        .x      LDRB     r2,[r1,#2]
        0x0000099a:    2aff        .*      CMP      r2,#0xff
        0x0000099c:    d15d        ].      BNE      0xa5a ; mcu_to_fpga + 370
        0x0000099e:    78ca        .x      LDRB     r2,[r1,#3]
        0x000009a0:    2aff        .*      CMP      r2,#0xff
        0x000009a2:    d15a        Z.      BNE      0xa5a ; mcu_to_fpga + 370
        0x000009a4:    f891104e    ..N.    LDRB     r1,[r1,#0x4e]
        0x000009a8:    2968        h)      CMP      r1,#0x68
        0x000009aa:    d156        V.      BNE      0xa5a ; mcu_to_fpga + 370
        0x000009ac:    4686        .F      MOV      lr,r0
        0x000009ae:    469b        .F      MOV      r11,r3
        0x000009b0:    f8d0c070    ..p.    LDR      r12,[r0,#0x70]
        0x000009b4:    f8d38000    ....    LDR      r8,[r3,#0]
        0x000009b8:    23ff        .#      MOVS     r3,#0xff
        0x000009ba:    4ac6        .J      LDR      r2,[pc,#792] ; [0xcd4] = 0x40070000
        0x000009bc:    49c6        .I      LDR      r1,[pc,#792] ; [0xcd8] = 0x40004898
        0x000009be:    2001        .       MOVS     r0,#1
        0x000009c0:    45c4        .E      CMP      r12,r8
        0x000009c2:    d063        c.      BEQ      0xa8c ; mcu_to_fpga + 420
        0x000009c4:    25c0        .%      MOVS     r5,#0xc0
        0x000009c6:    6015        .`      STR      r5,[r2,#0]
        0x000009c8:    f8c28000    ....    STR      r8,[r2,#0]
        0x000009cc:    e13a        :.      B        0xc44 ; mcu_to_fpga + 860
        0x000009ce:    6ce2        .l      LDR      r2,[r4,#0x4c]
        0x000009d0:    2a01        .*      CMP      r2,#1
        0x000009d2:    d105        ..      BNE      0x9e0 ; mcu_to_fpga + 248
        0x000009d4:    f44f72fa    O..r    MOV      r2,#0x1f4
        0x000009d8:    b127        '.      CBZ      r7,0x9e4 ; mcu_to_fpga + 252
        0x000009da:    4297        .B      CMP      r7,r2
        0x000009dc:    d100        ..      BNE      0x9e0 ; mcu_to_fpga + 248
        0x000009de:    64e5        .d      STR      r5,[r4,#0x4c]
        0x000009e0:    6665        ef      STR      r5,[r4,#0x64]
        0x000009e2:    e798        ..      B        0x916 ; mcu_to_fpga + 46
        0x000009e4:    6662        bf      STR      r2,[r4,#0x64]
        0x000009e6:    e796        ..      B        0x916 ; mcu_to_fpga + 46
        0x000009e8:    6662        bf      STR      r2,[r4,#0x64]
        0x000009ea:    6a82        .j      LDR      r2,[r0,#0x28]
        0x000009ec:    e792        ..      B        0x914 ; mcu_to_fpga + 44
        0x000009ee:    e7ff        ..      B        0x9f0 ; mcu_to_fpga + 264
        0x000009f0:    6662        bf      STR      r2,[r4,#0x64]
        0x000009f2:    2214        ."      MOVS     r2,#0x14
        0x000009f4:    e78e        ..      B        0x914 ; mcu_to_fpga + 44
        0x000009f6:    6ac2        .j      LDR      r2,[r0,#0x2c]
        0x000009f8:    e9c42515    ...%    STRD     r2,r5,[r4,#0x54]
        0x000009fc:    65e5        .e      STR      r5,[r4,#0x5c]
        0x000009fe:    e004        ..      B        0xa0a ; mcu_to_fpga + 290
        0x00000a00:    6565        ee      STR      r5,[r4,#0x54]
        0x00000a02:    f8dc201c    ...     LDR      r2,[r12,#0x1c]
        0x00000a06:    e9c42516    ...%    STRD     r2,r5,[r4,#0x58]
        0x00000a0a:    6625        %f      STR      r5,[r4,#0x60]
        0x00000a0c:    e795        ..      B        0x93a ; mcu_to_fpga + 82
        0x00000a0e:    e000        ..      B        0xa12 ; mcu_to_fpga + 298
        0x00000a10:    e006        ..      B        0xa20 ; mcu_to_fpga + 312
        0x00000a12:    6565        ee      STR      r5,[r4,#0x54]
        0x00000a14:    65a5        .e      STR      r5,[r4,#0x58]
        0x00000a16:    65e5        .e      STR      r5,[r4,#0x5c]
        0x00000a18:    6625        %f      STR      r5,[r4,#0x60]
        0x00000a1a:    6bc2        .k      LDR      r2,[r0,#0x3c]
        0x00000a1c:    6522        "e      STR      r2,[r4,#0x50]
        0x00000a1e:    e78d        ..      B        0x93c ; mcu_to_fpga + 84
        0x00000a20:    6565        ee      STR      r5,[r4,#0x54]
        0x00000a22:    65a5        .e      STR      r5,[r4,#0x58]
        0x00000a24:    6b42        Bk      LDR      r2,[r0,#0x34]
        0x00000a26:    e9c42517    ...%    STRD     r2,r5,[r4,#0x5c]
        0x00000a2a:    e786        ..      B        0x93a ; mcu_to_fpga + 82
        0x00000a2c:    e004        ..      B        0xa38 ; mcu_to_fpga + 336
        0x00000a2e:    e008        ..      B        0xa42 ; mcu_to_fpga + 346
        0x00000a30:    e00c        ..      B        0xa4c ; mcu_to_fpga + 356
        0x00000a32:    e013        ..      B        0xa5c ; mcu_to_fpga + 372
        0x00000a34:    e018        ..      B        0xa68 ; mcu_to_fpga + 384
        0x00000a36:    e01b        ..      B        0xa70 ; mcu_to_fpga + 392
        0x00000a38:    f8dc2020    ..      LDR      r2,[r12,#0x20]
        0x00000a3c:    66a2        .f      STR      r2,[r4,#0x68]
        0x00000a3e:    22d3        ."      MOVS     r2,#0xd3
        0x00000a40:    e010        ..      B        0xa64 ; mcu_to_fpga + 380
        0x00000a42:    f8dc2024    ..$     LDR      r2,[r12,#0x24]
        0x00000a46:    66a2        .f      STR      r2,[r4,#0x68]
        0x00000a48:    22d4        ."      MOVS     r2,#0xd4
        0x00000a4a:    e00b        ..      B        0xa64 ; mcu_to_fpga + 380
        0x00000a4c:    f8dc202c    ..,     LDR      r2,[r12,#0x2c]
        0x00000a50:    66a2        .f      STR      r2,[r4,#0x68]
        0x00000a52:    22d5        ."      MOVS     r2,#0xd5
        0x00000a54:    e006        ..      B        0xa64 ; mcu_to_fpga + 380
        0x00000a56:    e010        ..      B        0xa7a ; mcu_to_fpga + 402
        0x00000a58:    e013        ..      B        0xa82 ; mcu_to_fpga + 410
        0x00000a5a:    e104        ..      B        0xc66 ; mcu_to_fpga + 894
        0x00000a5c:    f8dc2028    ..(     LDR      r2,[r12,#0x28]
        0x00000a60:    66a2        .f      STR      r2,[r4,#0x68]
        0x00000a62:    22d6        ."      MOVS     r2,#0xd6
        0x00000a64:    6762        bg      STR      r2,[r4,#0x74]
        0x00000a66:    e774        t.      B        0x952 ; mcu_to_fpga + 106
        0x00000a68:    6c82        .l      LDR      r2,[r0,#0x48]
        0x00000a6a:    66e2        .f      STR      r2,[r4,#0x6c]
        0x00000a6c:    22e1        ."      MOVS     r2,#0xe1
        0x00000a6e:    e002        ..      B        0xa76 ; mcu_to_fpga + 398
        0x00000a70:    6cc2        .l      LDR      r2,[r0,#0x4c]
        0x00000a72:    66e2        .f      STR      r2,[r4,#0x6c]
        0x00000a74:    22e2        ."      MOVS     r2,#0xe2
        0x00000a76:    67a2        .g      STR      r2,[r4,#0x78]
        0x00000a78:    e774        t.      B        0x964 ; mcu_to_fpga + 124
        0x00000a7a:    6d42        Bm      LDR      r2,[r0,#0x54]
        0x00000a7c:    6722        "g      STR      r2,[r4,#0x70]
        0x00000a7e:    22e4        ."      MOVS     r2,#0xe4
        0x00000a80:    e002        ..      B        0xa88 ; mcu_to_fpga + 416
        0x00000a82:    6d82        .m      LDR      r2,[r0,#0x58]
        0x00000a84:    6722        "g      STR      r2,[r4,#0x70]
        0x00000a86:    22e5        ."      MOVS     r2,#0xe5
        0x00000a88:    67e2        .g      STR      r2,[r4,#0x7c]
        0x00000a8a:    e774        t.      B        0x976 ; mcu_to_fpga + 142
        0x00000a8c:    f8d4c064    ..d.    LDR      r12,[r4,#0x64]
        0x00000a90:    45bc        .E      CMP      r12,r7
        0x00000a92:    d001        ..      BEQ      0xa98 ; mcu_to_fpga + 432
        0x00000a94:    25cd        .%      MOVS     r5,#0xcd
        0x00000a96:    e01b        ..      B        0xad0 ; mcu_to_fpga + 488
        0x00000a98:    f8dfc230    ..0.    LDR      r12,[pc,#560] ; [0xccc] = 0x2000003c
        0x00000a9c:    6e27        'n      LDR      r7,[r4,#0x60]
        0x00000a9e:    f10c0c80    ....    ADD      r12,r12,#0x80
        0x00000aa2:    f8dc8014    ....    LDR      r8,[r12,#0x14]
        0x00000aa6:    4547        GE      CMP      r7,r8
        0x00000aa8:    d003        ..      BEQ      0xab2 ; mcu_to_fpga + 458
        0x00000aaa:    25c3        .%      MOVS     r5,#0xc3
        0x00000aac:    e036        6.      B        0xb1c ; mcu_to_fpga + 564
        0x00000aae:    6015        .`      STR      r5,[r2,#0]
        0x00000ab0:    e0c8        ..      B        0xc44 ; mcu_to_fpga + 860
        0x00000ab2:    6d67        gm      LDR      r7,[r4,#0x54]
        0x00000ab4:    f8dc800c    ....    LDR      r8,[r12,#0xc]
        0x00000ab8:    4547        GE      CMP      r7,r8
        0x00000aba:    d001        ..      BEQ      0xac0 ; mcu_to_fpga + 472
        0x00000abc:    25c4        .%      MOVS     r5,#0xc4
        0x00000abe:    e02d        -.      B        0xb1c ; mcu_to_fpga + 564
        0x00000ac0:    46e0        .F      MOV      r8,r12
        0x00000ac2:    f8dc7008    ...p    LDR      r7,[r12,#8]
        0x00000ac6:    f8d4c058    ..X.    LDR      r12,[r4,#0x58]
        0x00000aca:    4567        gE      CMP      r7,r12
        0x00000acc:    d007        ..      BEQ      0xade ; mcu_to_fpga + 502
        0x00000ace:    25c5        .%      MOVS     r5,#0xc5
        0x00000ad0:    6015        .`      STR      r5,[r2,#0]
        0x00000ad2:    f00c05ff    ....    AND      r5,r12,#0xff
        0x00000ad6:    6015        .`      STR      r5,[r2,#0]
        0x00000ad8:    ea4f251c    O..%    LSR      r5,r12,#8
        0x00000adc:    e7e7        ..      B        0xaae ; mcu_to_fpga + 454
        0x00000ade:    f8dec07c    ..|.    LDR      r12,[lr,#0x7c]
        0x00000ae2:    f8de701c    ...p    LDR      r7,[lr,#0x1c]
        0x00000ae6:    4567        gE      CMP      r7,r12
        0x00000ae8:    d001        ..      BEQ      0xaee ; mcu_to_fpga + 518
        0x00000aea:    25c6        .%      MOVS     r5,#0xc6
        0x00000aec:    e016        ..      B        0xb1c ; mcu_to_fpga + 564
        0x00000aee:    6de7        .m      LDR      r7,[r4,#0x5c]
        0x00000af0:    f8d8c010    ....    LDR      r12,[r8,#0x10]
        0x00000af4:    4567        gE      CMP      r7,r12
        0x00000af6:    d001        ..      BEQ      0xafc ; mcu_to_fpga + 532
        0x00000af8:    25c7        .%      MOVS     r5,#0xc7
        0x00000afa:    e00f        ..      B        0xb1c ; mcu_to_fpga + 564
        0x00000afc:    46c4        .F      MOV      r12,r8
        0x00000afe:    f8de7024    ..$p    LDR      r7,[lr,#0x24]
        0x00000b02:    f8d88004    ....    LDR      r8,[r8,#4]
        0x00000b06:    4547        GE      CMP      r7,r8
        0x00000b08:    d001        ..      BEQ      0xb0e ; mcu_to_fpga + 550
        0x00000b0a:    25c8        .%      MOVS     r5,#0xc8
        0x00000b0c:    e006        ..      B        0xb1c ; mcu_to_fpga + 564
        0x00000b0e:    46e0        .F      MOV      r8,r12
        0x00000b10:    6d27        'm      LDR      r7,[r4,#0x50]
        0x00000b12:    f8dcc018    ....    LDR      r12,[r12,#0x18]
        0x00000b16:    4567        gE      CMP      r7,r12
        0x00000b18:    d005        ..      BEQ      0xb26 ; mcu_to_fpga + 574
        0x00000b1a:    25c9        .%      MOVS     r5,#0xc9
        0x00000b1c:    6015        .`      STR      r5,[r2,#0]
        0x00000b1e:    b2fd        ..      UXTB     r5,r7
        0x00000b20:    6015        .`      STR      r5,[r2,#0]
        0x00000b22:    0a3d        =.      LSRS     r5,r7,#8
        0x00000b24:    e7c3        ..      B        0xaae ; mcu_to_fpga + 454
        0x00000b26:    4f69        iO      LDR      r7,[pc,#420] ; [0xccc] = 0x2000003c
        0x00000b28:    46c4        .F      MOV      r12,r8
        0x00000b2a:    f8d88030    ..0.    LDR      r8,[r8,#0x30]
        0x00000b2e:    6c3f        ?l      LDR      r7,[r7,#0x40]
        0x00000b30:    4547        GE      CMP      r7,r8
        0x00000b32:    d003        ..      BEQ      0xb3c ; mcu_to_fpga + 596
        0x00000b34:    25d2        .%      MOVS     r5,#0xd2
        0x00000b36:    6015        .`      STR      r5,[r2,#0]
        0x00000b38:    6017        .`      STR      r7,[r2,#0]
        0x00000b3a:    e083        ..      B        0xc44 ; mcu_to_fpga + 860
        0x00000b3c:    46e6        .F      MOV      lr,r12
        0x00000b3e:    b166        f.      CBZ      r6,0xb5a ; mcu_to_fpga + 626
        0x00000b40:    4667        gF      MOV      r7,r12
        0x00000b42:    f8dcc03c    ..<.    LDR      r12,[r12,#0x3c]
        0x00000b46:    4566        fE      CMP      r6,r12
        0x00000b48:    d103        ..      BNE      0xb52 ; mcu_to_fpga + 618
        0x00000b4a:    6ea6        .n      LDR      r6,[r4,#0x68]
        0x00000b4c:    6bbf        .k      LDR      r7,[r7,#0x38]
        0x00000b4e:    42be        .B      CMP      r6,r7
        0x00000b50:    d009        ..      BEQ      0xb66 ; mcu_to_fpga + 638
        0x00000b52:    6f65        eo      LDR      r5,[r4,#0x74]
        0x00000b54:    6015        .`      STR      r5,[r2,#0]
        0x00000b56:    6ea5        .n      LDR      r5,[r4,#0x68]
        0x00000b58:    e03f        ?.      B        0xbda ; mcu_to_fpga + 754
        0x00000b5a:    f8de603c    ..<`    LDR      r6,[lr,#0x3c]
        0x00000b5e:    b116        ..      CBZ      r6,0xb66 ; mcu_to_fpga + 638
        0x00000b60:    26d0        .&      MOVS     r6,#0xd0
        0x00000b62:    6016        .`      STR      r6,[r2,#0]
        0x00000b64:    e7a3        ..      B        0xaae ; mcu_to_fpga + 454
        0x00000b66:    f8df8164    ..d.    LDR      r8,[pc,#356] ; [0xccc] = 0x2000003c
        0x00000b6a:    f8dec040    ..@.    LDR      r12,[lr,#0x40]
        0x00000b6e:    4677        wF      MOV      r7,lr
        0x00000b70:    f8d86044    ..D`    LDR      r6,[r8,#0x44]
        0x00000b74:    4566        fE      CMP      r6,r12
        0x00000b76:    d001        ..      BEQ      0xb7c ; mcu_to_fpga + 660
        0x00000b78:    25e3        .%      MOVS     r5,#0xe3
        0x00000b7a:    e01c        ..      B        0xbb6 ; mcu_to_fpga + 718
        0x00000b7c:    f04f0ee0    O...    MOV      lr,#0xe0
        0x00000b80:    f1ba0f00    ....    CMP      r10,#0
        0x00000b84:    d00c        ..      BEQ      0xba0 ; mcu_to_fpga + 696
        0x00000b86:    f8d7c044    ..D.    LDR      r12,[r7,#0x44]
        0x00000b8a:    45e2        .E      CMP      r10,r12
        0x00000b8c:    d104        ..      BNE      0xb98 ; mcu_to_fpga + 688
        0x00000b8e:    6ee6        .n      LDR      r6,[r4,#0x6c]
        0x00000b90:    f8d7c048    ..H.    LDR      r12,[r7,#0x48]
        0x00000b94:    4566        fE      CMP      r6,r12
        0x00000b96:    d007        ..      BEQ      0xba8 ; mcu_to_fpga + 704
        0x00000b98:    6fa5        .o      LDR      r5,[r4,#0x78]
        0x00000b9a:    6015        .`      STR      r5,[r2,#0]
        0x00000b9c:    6ee5        .n      LDR      r5,[r4,#0x6c]
        0x00000b9e:    e01c        ..      B        0xbda ; mcu_to_fpga + 754
        0x00000ba0:    6c7e        ~l      LDR      r6,[r7,#0x44]
        0x00000ba2:    b10e        ..      CBZ      r6,0xba8 ; mcu_to_fpga + 704
        0x00000ba4:    4675        uF      MOV      r5,lr
        0x00000ba6:    e04b        K.      B        0xc40 ; mcu_to_fpga + 856
        0x00000ba8:    f8d86050    ..P`    LDR      r6,[r8,#0x50]
        0x00000bac:    f8d7c050    ..P.    LDR      r12,[r7,#0x50]
        0x00000bb0:    4566        fE      CMP      r6,r12
        0x00000bb2:    d003        ..      BEQ      0xbbc ; mcu_to_fpga + 724
        0x00000bb4:    25e6        .%      MOVS     r5,#0xe6
        0x00000bb6:    6015        .`      STR      r5,[r2,#0]
        0x00000bb8:    6016        .`      STR      r6,[r2,#0]
        0x00000bba:    e043        C.      B        0xc44 ; mcu_to_fpga + 860
        0x00000bbc:    f1b90f00    ....    CMP      r9,#0
        0x00000bc0:    d00f        ..      BEQ      0xbe2 ; mcu_to_fpga + 762
        0x00000bc2:    f8d7c054    ..T.    LDR      r12,[r7,#0x54]
        0x00000bc6:    45e1        .E      CMP      r9,r12
        0x00000bc8:    d104        ..      BNE      0xbd4 ; mcu_to_fpga + 748
        0x00000bca:    6f26        &o      LDR      r6,[r4,#0x70]
        0x00000bcc:    f8d7c058    ..X.    LDR      r12,[r7,#0x58]
        0x00000bd0:    4566        fE      CMP      r6,r12
        0x00000bd2:    d00c        ..      BEQ      0xbee ; mcu_to_fpga + 774
        0x00000bd4:    6fe5        .o      LDR      r5,[r4,#0x7c]
        0x00000bd6:    6015        .`      STR      r5,[r2,#0]
        0x00000bd8:    6f25        %o      LDR      r5,[r4,#0x70]
        0x00000bda:    b2ee        ..      UXTB     r6,r5
        0x00000bdc:    6016        .`      STR      r6,[r2,#0]
        0x00000bde:    0a2d        -.      LSRS     r5,r5,#8
        0x00000be0:    e765        e.      B        0xaae ; mcu_to_fpga + 454
        0x00000be2:    6d7e        ~m      LDR      r6,[r7,#0x54]
        0x00000be4:    b11e        ..      CBZ      r6,0xbee ; mcu_to_fpga + 774
        0x00000be6:    f8c2e000    ....    STR      lr,[r2,#0]
        0x00000bea:    2504        .%      MOVS     r5,#4
        0x00000bec:    e75f        _.      B        0xaae ; mcu_to_fpga + 454
        0x00000bee:    6dff        .m      LDR      r7,[r7,#0x5c]
        0x00000bf0:    f8d8605c    ..\`    LDR      r6,[r8,#0x5c]
        0x00000bf4:    42b7        .B      CMP      r7,r6
        0x00000bf6:    d005        ..      BEQ      0xc04 ; mcu_to_fpga + 796
        0x00000bf8:    25e7        .%      MOVS     r5,#0xe7
        0x00000bfa:    6015        .`      STR      r5,[r2,#0]
        0x00000bfc:    b2f5        ..      UXTB     r5,r6
        0x00000bfe:    6015        .`      STR      r5,[r2,#0]
        0x00000c00:    0a35        5.      LSRS     r5,r6,#8
        0x00000c02:    e754        T.      B        0xaae ; mcu_to_fpga + 454
        0x00000c04:    e9d46711    ...g    LDRD     r6,r7,[r4,#0x44]
        0x00000c08:    42b7        .B      CMP      r7,r6
        0x00000c0a:    d001        ..      BEQ      0xc10 ; mcu_to_fpga + 808
        0x00000c0c:    25f0        .%      MOVS     r5,#0xf0
        0x00000c0e:    e7d2        ..      B        0xbb6 ; mcu_to_fpga + 718
        0x00000c10:    4f2e        .O      LDR      r7,[pc,#184] ; [0xccc] = 0x2000003c
        0x00000c12:    e9d46c0d    ...l    LDRD     r6,r12,[r4,#0x34]
        0x00000c16:    793f        ?y      LDRB     r7,[r7,#4]
        0x00000c18:    4566        fE      CMP      r6,r12
        0x00000c1a:    d101        ..      BNE      0xc20 ; mcu_to_fpga + 824
        0x00000c1c:    4567        gE      CMP      r7,r12
        0x00000c1e:    d02c        ,.      BEQ      0xc7a ; mcu_to_fpga + 914
        0x00000c20:    ea560807    V...    ORRS     r8,r6,r7
        0x00000c24:    f04f09cf    O...    MOV      r9,#0xcf
        0x00000c28:    d102        ..      BNE      0xc30 ; mcu_to_fpga + 840
        0x00000c2a:    f1bc0f01    ....    CMP      r12,#1
        0x00000c2e:    d006        ..      BEQ      0xc3e ; mcu_to_fpga + 854
        0x00000c30:    b15e        ^.      CBZ      r6,0xc4a ; mcu_to_fpga + 866
        0x00000c32:    2e01        ..      CMP      r6,#1
        0x00000c34:    d117        ..      BNE      0xc66 ; mcu_to_fpga + 894
        0x00000c36:    f1bc0f00    ....    CMP      r12,#0
        0x00000c3a:    d016        ..      BEQ      0xc6a ; mcu_to_fpga + 898
        0x00000c3c:    e021        !.      B        0xc82 ; mcu_to_fpga + 922
        0x00000c3e:    464d        MF      MOV      r5,r9
        0x00000c40:    6015        .`      STR      r5,[r2,#0]
        0x00000c42:    6010        .`      STR      r0,[r2,#0]
        0x00000c44:    6013        .`      STR      r3,[r2,#0]
        0x00000c46:    6008        .`      STR      r0,[r1,#0]
        0x00000c48:    e018        ..      B        0xc7c ; mcu_to_fpga + 916
        0x00000c4a:    2f01        ./      CMP      r7,#1
        0x00000c4c:    d10b        ..      BNE      0xc66 ; mcu_to_fpga + 894
        0x00000c4e:    f8db6004    ...`    LDR      r6,[r11,#4]
        0x00000c52:    2e01        ..      CMP      r6,#1
        0x00000c54:    d107        ..      BNE      0xc66 ; mcu_to_fpga + 894
        0x00000c56:    f8c29000    ....    STR      r9,[r2,#0]
        0x00000c5a:    6015        .`      STR      r5,[r2,#0]
        0x00000c5c:    6013        .`      STR      r3,[r2,#0]
        0x00000c5e:    63a5        .c      STR      r5,[r4,#0x38]
        0x00000c60:    f8cb5004    ...P    STR      r5,[r11,#4]
        0x00000c64:    6008        .`      STR      r0,[r1,#0]
        0x00000c66:    e8bd8ff0    ....    POP      {r4-r11,pc}
        0x00000c6a:    f8c29000    ....    STR      r9,[r2,#0]
        0x00000c6e:    6015        .`      STR      r5,[r2,#0]
        0x00000c70:    6013        .`      STR      r3,[r2,#0]
        0x00000c72:    f8cb5004    ...P    STR      r5,[r11,#4]
        0x00000c76:    6008        .`      STR      r0,[r1,#0]
        0x00000c78:    e003        ..      B        0xc82 ; mcu_to_fpga + 922
        0x00000c7a:    600d        .`      STR      r5,[r1,#0]
        0x00000c7c:    6b61        ak      LDR      r1,[r4,#0x34]
        0x00000c7e:    2901        .)      CMP      r1,#1
        0x00000c80:    d1f1        ..      BNE      0xc66 ; mcu_to_fpga + 894
        0x00000c82:    f8cb0004    ....    STR      r0,[r11,#4]
        0x00000c86:    e7ee        ..      B        0xc66 ; mcu_to_fpga + 894
    UART0_TEST_HANDLE
        0x00000c88:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00000c8c:    4d11        .M      LDR      r5,[pc,#68] ; [0xcd4] = 0x40070000
        0x00000c8e:    69e8        .i      LDR      r0,[r5,#0x1c]
        0x00000c90:    05c0        ..      LSLS     r0,r0,#23
        0x00000c92:    d52a        *.      BPL      0xcea ; UART0_TEST_HANDLE + 98
        0x00000c94:    4c0d        .L      LDR      r4,[pc,#52] ; [0xccc] = 0x2000003c
        0x00000c96:    2200        ."      MOVS     r2,#0
        0x00000c98:    4610        .F      MOV      r0,r2
        0x00000c9a:    8122        ".      STRH     r2,[r4,#8]
        0x00000c9c:    4e0c        .N      LDR      r6,[pc,#48] ; [0xcd0] = 0x200006e0
        0x00000c9e:    88e1        ..      LDRH     r1,[r4,#6]
        0x00000ca0:    e001        ..      B        0xca6 ; UART0_TEST_HANDLE + 30
        0x00000ca2:    5432        2T      STRB     r2,[r6,r0]
        0x00000ca4:    1c40        @.      ADDS     r0,r0,#1
        0x00000ca6:    4288        .B      CMP      r0,r1
        0x00000ca8:    dbfb        ..      BLT      0xca2 ; UART0_TEST_HANDLE + 26
        0x00000caa:    4f0c        .O      LDR      r7,[pc,#48] ; [0xcdc] = 0x40050100
        0x00000cac:    69a8        .i      LDR      r0,[r5,#0x18]
        0x00000cae:    0440        @.      LSLS     r0,r0,#17
        0x00000cb0:    d416        ..      BMI      0xce0 ; UART0_TEST_HANDLE + 88
        0x00000cb2:    2105        .!      MOVS     r1,#5
        0x00000cb4:    4638        8F      MOV      r0,r7
        0x00000cb6:    f001fbad    ....    BL       TIMER_Delay ; 0x2414
        0x00000cba:    6829        )h      LDR      r1,[r5,#0]
        0x00000cbc:    6ee0        .n      LDR      r0,[r4,#0x6c]
        0x00000cbe:    1c40        @.      ADDS     r0,r0,#1
        0x00000cc0:    66e0        .f      STR      r0,[r4,#0x6c]
        0x00000cc2:    8920         .      LDRH     r0,[r4,#8]
        0x00000cc4:    5431        1T      STRB     r1,[r6,r0]
        0x00000cc6:    1c40        @.      ADDS     r0,r0,#1
        0x00000cc8:    8120         .      STRH     r0,[r4,#8]
        0x00000cca:    e7ef        ..      B        0xcac ; UART0_TEST_HANDLE + 36
    $d
        0x00000ccc:    2000003c    <..     DCD    536870972
        0x00000cd0:    200006e0    ...     DCD    536872672
        0x00000cd4:    40070000    ...@    DCD    1074200576
        0x00000cd8:    40004898    .H.@    DCD    1073760408
        0x00000cdc:    40050100    ...@    DCD    1074069760
    $t
        0x00000ce0:    f7fffd4a    ..J.    BL       fpga_to_mcu ; 0x778
        0x00000ce4:    e8bd41f0    ...A    POP      {r4-r8,lr}
        0x00000ce8:    e5fe        ..      B        mcu_to_fpga ; 0x8e8
        0x00000cea:    e8bd81f0    ....    POP      {r4-r8,pc}
    UART1_TEST_HANDLE
        0x00000cee:    e92d47f0    -..G    PUSH     {r4-r10,lr}
        0x00000cf2:    4d77        wM      LDR      r5,[pc,#476] ; [0xed0] = 0x40071000
        0x00000cf4:    69e8        .i      LDR      r0,[r5,#0x1c]
        0x00000cf6:    05c0        ..      LSLS     r0,r0,#23
        0x00000cf8:    d531        1.      BPL      0xd5e ; UART1_TEST_HANDLE + 112
        0x00000cfa:    4f76        vO      LDR      r7,[pc,#472] ; [0xed4] = 0x2000003c
        0x00000cfc:    2100        .!      MOVS     r1,#0
        0x00000cfe:    f1070214    ....    ADD      r2,r7,#0x14
        0x00000d02:    7039        9p      STRB     r1,[r7,#0]
        0x00000d04:    f50274b6    ...t    ADD      r4,r2,#0x16c
        0x00000d08:    60f9        .`      STR      r1,[r7,#0xc]
        0x00000d0a:    68f8        .h      LDR      r0,[r7,#0xc]
        0x00000d0c:    5411        .T      STRB     r1,[r2,r0]
        0x00000d0e:    1c40        @.      ADDS     r0,r0,#1
        0x00000d10:    60f8        .`      STR      r0,[r7,#0xc]
        0x00000d12:    2804        .(      CMP      r0,#4
        0x00000d14:    dbf9        ..      BLT      0xd0a ; UART1_TEST_HANDLE + 28
        0x00000d16:    4e70        pN      LDR      r6,[pc,#448] ; [0xed8] = 0x40050100
        0x00000d18:    4691        .F      MOV      r9,r2
        0x00000d1a:    4688        .F      MOV      r8,r1
        0x00000d1c:    69a8        .i      LDR      r0,[r5,#0x18]
        0x00000d1e:    0440        @.      LSLS     r0,r0,#17
        0x00000d20:    d419        ..      BMI      0xd56 ; UART1_TEST_HANDLE + 104
        0x00000d22:    6828        (h      LDR      r0,[r5,#0]
        0x00000d24:    b2c1        ..      UXTB     r1,r0
        0x00000d26:    7838        8x      LDRB     r0,[r7,#0]
        0x00000d28:    2804        .(      CMP      r0,#4
        0x00000d2a:    d201        ..      BCS      0xd30 ; UART1_TEST_HANDLE + 66
        0x00000d2c:    f8091000    ....    STRB     r1,[r9,r0]
        0x00000d30:    1c40        @.      ADDS     r0,r0,#1
        0x00000d32:    7038        8p      STRB     r0,[r7,#0]
        0x00000d34:    e006        ..      B        0xd44 ; UART1_TEST_HANDLE + 86
        0x00000d36:    211e        .!      MOVS     r1,#0x1e
        0x00000d38:    4630        0F      MOV      r0,r6
        0x00000d3a:    f001fb6b    ..k.    BL       TIMER_Delay ; 0x2414
        0x00000d3e:    68a0        .h      LDR      r0,[r4,#8]
        0x00000d40:    1c40        @.      ADDS     r0,r0,#1
        0x00000d42:    60a0        .`      STR      r0,[r4,#8]
        0x00000d44:    69a8        .i      LDR      r0,[r5,#0x18]
        0x00000d46:    0440        @.      LSLS     r0,r0,#17
        0x00000d48:    d502        ..      BPL      0xd50 ; UART1_TEST_HANDLE + 98
        0x00000d4a:    68a0        .h      LDR      r0,[r4,#8]
        0x00000d4c:    2805        .(      CMP      r0,#5
        0x00000d4e:    dbf2        ..      BLT      0xd36 ; UART1_TEST_HANDLE + 72
        0x00000d50:    f8c48008    ....    STR      r8,[r4,#8]
        0x00000d54:    e7e2        ..      B        0xd1c ; UART1_TEST_HANDLE + 46
        0x00000d56:    e8bd47f0    ...G    POP      {r4-r10,lr}
        0x00000d5a:    f000be55    ..U.    B.W      display_to_mcu ; 0x1a08
        0x00000d5e:    e8bd87f0    ....    POP      {r4-r10,pc}
    UART1_interrrupt
        0x00000d62:    485b        [H      LDR      r0,[pc,#364] ; [0xed0] = 0x40071000
        0x00000d64:    b510        ..      PUSH     {r4,lr}
        0x00000d66:    6901        .i      LDR      r1,[r0,#0x10]
        0x00000d68:    f4417100    A..q    ORR      r1,r1,#0x200
        0x00000d6c:    6101        .a      STR      r1,[r0,#0x10]
        0x00000d6e:    6941        Ai      LDR      r1,[r0,#0x14]
        0x00000d70:    f4417180    A..q    ORR      r1,r1,#0x100
        0x00000d74:    6141        Aa      STR      r1,[r0,#0x14]
        0x00000d76:    6881        .h      LDR      r1,[r0,#8]
        0x00000d78:    f4212170    !.p!    BIC      r1,r1,#0xf0000
        0x00000d7c:    f4413140    A.@1    ORR      r1,r1,#0x30000
        0x00000d80:    6081        .`      STR      r1,[r0,#8]
        0x00000d82:    6841        Ah      LDR      r1,[r0,#4]
        0x00000d84:    f0410115    A...    ORR      r1,r1,#0x15
        0x00000d88:    6041        A`      STR      r1,[r0,#4]
        0x00000d8a:    21ff        .!      MOVS     r1,#0xff
        0x00000d8c:    f001fabe    ....    BL       UART_SetTimeoutCnt ; 0x230c
        0x00000d90:    e8bd4010    ...@    POP      {r4,lr}
        0x00000d94:    2025        %       MOVS     r0,#0x25
        0x00000d96:    f000b890    ....    B.W      NVIC_EnableIRQ ; 0xeba
    UART0_interrrupt
        0x00000d9a:    4850        PH      LDR      r0,[pc,#320] ; [0xedc] = 0x40070000
        0x00000d9c:    b510        ..      PUSH     {r4,lr}
        0x00000d9e:    6901        .i      LDR      r1,[r0,#0x10]
        0x00000da0:    f4417100    A..q    ORR      r1,r1,#0x200
        0x00000da4:    6101        .a      STR      r1,[r0,#0x10]
        0x00000da6:    6941        Ai      LDR      r1,[r0,#0x14]
        0x00000da8:    f4417180    A..q    ORR      r1,r1,#0x100
        0x00000dac:    6141        Aa      STR      r1,[r0,#0x14]
        0x00000dae:    6881        .h      LDR      r1,[r0,#8]
        0x00000db0:    f4212170    !.p!    BIC      r1,r1,#0xf0000
        0x00000db4:    f4413140    A.@1    ORR      r1,r1,#0x30000
        0x00000db8:    6081        .`      STR      r1,[r0,#8]
        0x00000dba:    6841        Ah      LDR      r1,[r0,#4]
        0x00000dbc:    f0410115    A...    ORR      r1,r1,#0x15
        0x00000dc0:    6041        A`      STR      r1,[r0,#4]
        0x00000dc2:    21ff        .!      MOVS     r1,#0xff
        0x00000dc4:    f001faa2    ....    BL       UART_SetTimeoutCnt ; 0x230c
        0x00000dc8:    e8bd4010    ...@    POP      {r4,lr}
        0x00000dcc:    2024        $       MOVS     r0,#0x24
        0x00000dce:    f000b874    ..t.    B.W      NVIC_EnableIRQ ; 0xeba
    SYS_Init
        0x00000dd2:    b510        ..      PUSH     {r4,lr}
        0x00000dd4:    2159        Y!      MOVS     r1,#0x59
        0x00000dd6:    078c        ..      LSLS     r4,r1,#30
        0x00000dd8:    2016        .       MOVS     r0,#0x16
        0x00000dda:    2288        ."      MOVS     r2,#0x88
        0x00000ddc:    f8c41100    ....    STR      r1,[r4,#0x100]
        0x00000de0:    f8c40100    ....    STR      r0,[r4,#0x100]
        0x00000de4:    f8c42100    ...!    STR      r2,[r4,#0x100]
        0x00000de8:    f8d43100    ...1    LDR      r3,[r4,#0x100]
        0x00000dec:    2b00        .+      CMP      r3,#0
        0x00000dee:    d0f5        ..      BEQ      0xddc ; SYS_Init + 10
        0x00000df0:    f04f2040    O.@     MOV      r0,#0x40004000
        0x00000df4:    f8d01140    ..@.    LDR      r1,[r0,#0x140]
        0x00000df8:    f02101f0    !...    BIC      r1,r1,#0xf0
        0x00000dfc:    f8c01140    ..@.    STR      r1,[r0,#0x140]
        0x00000e00:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00000e04:    f0400001    @...    ORR      r0,r0,#1
        0x00000e08:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00000e0c:    2001        .       MOVS     r0,#1
        0x00000e0e:    f001f877    ..w.    BL       CLK_WaitClockReady ; 0x1f00
        0x00000e12:    4833        3H      LDR      r0,[pc,#204] ; [0xee0] = 0xb71b000
        0x00000e14:    f001f97e    ..~.    BL       CLK_SetCoreClock ; 0x2114
        0x00000e18:    2011        .       MOVS     r0,#0x11
        0x00000e1a:    f8c40234    ..4.    STR      r0,[r4,#0x234]
        0x00000e1e:    f8d40208    ....    LDR      r0,[r4,#0x208]
        0x00000e22:    f4403080    @..0    ORR      r0,r0,#0x10000
        0x00000e26:    f8c40208    ....    STR      r0,[r4,#0x208]
        0x00000e2a:    f8d40208    ....    LDR      r0,[r4,#0x208]
        0x00000e2e:    f4403000    @..0    ORR      r0,r0,#0x20000
        0x00000e32:    f8c40208    ....    STR      r0,[r4,#0x208]
        0x00000e36:    f8d40214    ....    LDR      r0,[r4,#0x214]
        0x00000e3a:    f0207040     .@p    BIC      r0,r0,#0x3000000
        0x00000e3e:    f8c40214    ....    STR      r0,[r4,#0x214]
        0x00000e42:    f8d40214    ....    LDR      r0,[r4,#0x214]
        0x00000e46:    f0206040     .@`    BIC      r0,r0,#0xc000000
        0x00000e4a:    f8c40214    ....    STR      r0,[r4,#0x214]
        0x00000e4e:    f7fff9eb    ....    BL       SystemCoreClockUpdate ; 0x228
        0x00000e52:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000e54:    f020407f     ..@    BIC      r0,r0,#0xff000000
        0x00000e58:    6320         c      STR      r0,[r4,#0x30]
        0x00000e5a:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000e5c:    f04040ee    @..@    ORR      r0,r0,#0x77000000
        0x00000e60:    6320         c      STR      r0,[r4,#0x30]
        0x00000e62:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000e64:    f36f000f    o...    BFC      r0,#0,#16
        0x00000e68:    6320         c      STR      r0,[r4,#0x30]
        0x00000e6a:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000e6c:    f6480188    H...    MOV      r1,#0x8888
        0x00000e70:    4308        .C      ORRS     r0,r0,r1
        0x00000e72:    6320         c      STR      r0,[r4,#0x30]
        0x00000e74:    2000        .       MOVS     r0,#0
        0x00000e76:    f8c40100    ....    STR      r0,[r4,#0x100]
        0x00000e7a:    4c1a        .L      LDR      r4,[pc,#104] ; [0xee4] = 0x5e800002
        0x00000e7c:    4620         F      MOV      r0,r4
        0x00000e7e:    f000ffd1    ....    BL       CLK_EnableModuleClock ; 0x1e24
        0x00000e82:    2200        ."      MOVS     r2,#0
        0x00000e84:    4611        .F      MOV      r1,r2
        0x00000e86:    4620         F      MOV      r0,r4
        0x00000e88:    f000ff86    ....    BL       CLK_SetModuleClock ; 0x1d98
        0x00000e8c:    4c16        .L      LDR      r4,[pc,#88] ; [0xee8] = 0x5ec00003
        0x00000e8e:    4620         F      MOV      r0,r4
        0x00000e90:    f000ffc8    ....    BL       CLK_EnableModuleClock ; 0x1e24
        0x00000e94:    4620         F      MOV      r0,r4
        0x00000e96:    2200        ."      MOVS     r2,#0
        0x00000e98:    e8bd4010    ...@    POP      {r4,lr}
        0x00000e9c:    4611        .F      MOV      r1,r2
        0x00000e9e:    f000bf7b    ..{.    B.W      CLK_SetModuleClock ; 0x1d98
    UART0_Init
        0x00000ea2:    f44f31e1    O..1    MOV      r1,#0x1c200
        0x00000ea6:    480d        .H      LDR      r0,[pc,#52] ; [0xedc] = 0x40070000
        0x00000ea8:    f001b992    ....    B.W      UART_Open ; 0x21d0
    UART1_Init
        0x00000eac:    f44f31e1    O..1    MOV      r1,#0x1c200
        0x00000eb0:    4807        .H      LDR      r0,[pc,#28] ; [0xed0] = 0x40071000
        0x00000eb2:    f001b98d    ....    B.W      UART_Open ; 0x21d0
    UART1_IRQHandler
        0x00000eb6:    e71a        ..      B        UART1_TEST_HANDLE ; 0xcee
    UART0_IRQHandler
        0x00000eb8:    e6e6        ..      B        UART0_TEST_HANDLE ; 0xc88
    NVIC_EnableIRQ
        0x00000eba:    f000021f    ....    AND      r2,r0,#0x1f
        0x00000ebe:    2101        .!      MOVS     r1,#1
        0x00000ec0:    4091        .@      LSLS     r1,r1,r2
        0x00000ec2:    0940        @.      LSRS     r0,r0,#5
        0x00000ec4:    0080        ..      LSLS     r0,r0,#2
        0x00000ec6:    f10020e0    ...     ADD      r0,r0,#0xe000e000
        0x00000eca:    f8c01100    ....    STR      r1,[r0,#0x100]
        0x00000ece:    4770        pG      BX       lr
    $d
        0x00000ed0:    40071000    ...@    DCD    1074204672
        0x00000ed4:    2000003c    <..     DCD    536870972
        0x00000ed8:    40050100    ...@    DCD    1074069760
        0x00000edc:    40070000    ...@    DCD    1074200576
        0x00000ee0:    0b71b000    ..q.    DCD    192000000
        0x00000ee4:    5e800002    ...^    DCD    1585446914
        0x00000ee8:    5ec00003    ...^    DCD    1589641219
    $t
    .text
    binary_to_bcd_array
        0x00000eec:    f2427110    B..q    MOV      r1,#0x2710
        0x00000ef0:    fb90f2f1    ....    SDIV     r2,r0,r1
        0x00000ef4:    210a        .!      MOVS     r1,#0xa
        0x00000ef6:    fb92f3f1    ....    SDIV     r3,r2,r1
        0x00000efa:    fb012313    ...#    MLS      r3,r1,r3,r2
        0x00000efe:    4aff        .J      LDR      r2,[pc,#1020] ; [0x12fc] = 0x200001d8
        0x00000f00:    b510        ..      PUSH     {r4,lr}
        0x00000f02:    3330        03      ADDS     r3,r3,#0x30
        0x00000f04:    7013        .p      STRB     r3,[r2,#0]
        0x00000f06:    f44f737a    O.zs    MOV      r3,#0x3e8
        0x00000f0a:    fb90f3f3    ....    SDIV     r3,r0,r3
        0x00000f0e:    fb93f4f1    ....    SDIV     r4,r3,r1
        0x00000f12:    fb013314    ...3    MLS      r3,r1,r4,r3
        0x00000f16:    3330        03      ADDS     r3,r3,#0x30
        0x00000f18:    7053        Sp      STRB     r3,[r2,#1]
        0x00000f1a:    2364        d#      MOVS     r3,#0x64
        0x00000f1c:    fb90f3f3    ....    SDIV     r3,r0,r3
        0x00000f20:    fb93f4f1    ....    SDIV     r4,r3,r1
        0x00000f24:    fb013314    ...3    MLS      r3,r1,r4,r3
        0x00000f28:    3330        03      ADDS     r3,r3,#0x30
        0x00000f2a:    7093        .p      STRB     r3,[r2,#2]
        0x00000f2c:    fb90f3f1    ....    SDIV     r3,r0,r1
        0x00000f30:    fb93f4f1    ....    SDIV     r4,r3,r1
        0x00000f34:    fb013314    ...3    MLS      r3,r1,r4,r3
        0x00000f38:    3330        03      ADDS     r3,r3,#0x30
        0x00000f3a:    70d3        .p      STRB     r3,[r2,#3]
        0x00000f3c:    fb90f3f1    ....    SDIV     r3,r0,r1
        0x00000f40:    fb010013    ....    MLS      r0,r1,r3,r0
        0x00000f44:    3030        00      ADDS     r0,r0,#0x30
        0x00000f46:    7110        .q      STRB     r0,[r2,#4]
        0x00000f48:    bd10        ..      POP      {r4,pc}
    print_page_lock_freq
        0x00000f4a:    2211        ."      MOVS     r2,#0x11
        0x00000f4c:    49ec        .I      LDR      r1,[pc,#944] ; [0x1300] = 0x200003b9
        0x00000f4e:    48ed        .H      LDR      r0,[pc,#948] ; [0x1304] = 0x40071000
        0x00000f50:    f001b9e6    ....    B.W      UART_Write ; 0x2320
    print_page_overload
        0x00000f54:    49ea        .I      LDR      r1,[pc,#936] ; [0x1300] = 0x200003b9
        0x00000f56:    2210        ."      MOVS     r2,#0x10
        0x00000f58:    31db        .1      ADDS     r1,r1,#0xdb
        0x00000f5a:    48ea        .H      LDR      r0,[pc,#936] ; [0x1304] = 0x40071000
        0x00000f5c:    f001b9e0    ....    B.W      UART_Write ; 0x2320
    print_page_timeout
        0x00000f60:    49e7        .I      LDR      r1,[pc,#924] ; [0x1300] = 0x200003b9
        0x00000f62:    220f        ."      MOVS     r2,#0xf
        0x00000f64:    31eb        .1      ADDS     r1,r1,#0xeb
        0x00000f66:    48e7        .H      LDR      r0,[pc,#924] ; [0x1304] = 0x40071000
        0x00000f68:    f001b9da    ....    B.W      UART_Write ; 0x2320
    print_page_broken_transducer
        0x00000f6c:    49e4        .I      LDR      r1,[pc,#912] ; [0x1300] = 0x200003b9
        0x00000f6e:    220e        ."      MOVS     r2,#0xe
        0x00000f70:    31fa        .1      ADDS     r1,r1,#0xfa
        0x00000f72:    48e4        .H      LDR      r0,[pc,#912] ; [0x1304] = 0x40071000
        0x00000f74:    f001b9d4    ....    B.W      UART_Write ; 0x2320
    print_page_setting_1
        0x00000f78:    b570        p.      PUSH     {r4-r6,lr}
        0x00000f7a:    f7fffada    ....    BL       read_mode_set ; 0x532
        0x00000f7e:    250a        .%      MOVS     r5,#0xa
        0x00000f80:    4ce0        .L      LDR      r4,[pc,#896] ; [0x1304] = 0x40071000
        0x00000f82:    2802        .(      CMP      r0,#2
        0x00000f84:    d02f        /.      BEQ      0xfe6 ; print_page_setting_1 + 110
        0x00000f86:    f7fffad4    ....    BL       read_mode_set ; 0x532
        0x00000f8a:    2803        .(      CMP      r0,#3
        0x00000f8c:    d03a        :.      BEQ      0x1004 ; print_page_setting_1 + 140
        0x00000f8e:    f7fffad0    ....    BL       read_mode_set ; 0x532
        0x00000f92:    2805        .(      CMP      r0,#5
        0x00000f94:    d045        E.      BEQ      0x1022 ; print_page_setting_1 + 170
        0x00000f96:    f7fffacc    ....    BL       read_mode_set ; 0x532
        0x00000f9a:    2804        .(      CMP      r0,#4
        0x00000f9c:    d051        Q.      BEQ      0x1042 ; print_page_setting_1 + 202
        0x00000f9e:    49d7        .I      LDR      r1,[pc,#860] ; [0x12fc] = 0x200001d8
        0x00000fa0:    223c        <"      MOVS     r2,#0x3c
        0x00000fa2:    3168        h1      ADDS     r1,r1,#0x68
        0x00000fa4:    4620         F      MOV      r0,r4
        0x00000fa6:    f001f9bb    ....    BL       UART_Write ; 0x2320
        0x00000faa:    49d5        .I      LDR      r1,[pc,#852] ; [0x1300] = 0x200003b9
        0x00000fac:    220a        ."      MOVS     r2,#0xa
        0x00000fae:    3936        69      SUBS     r1,r1,#0x36
        0x00000fb0:    4620         F      MOV      r0,r4
        0x00000fb2:    f001f9b5    ....    BL       UART_Write ; 0x2320
        0x00000fb6:    f7fffacb    ....    BL       read_time_set_stage_one_display ; 0x550
        0x00000fba:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x00000fbe:    f7ffff95    ....    BL       binary_to_bcd_array ; 0xeec
        0x00000fc2:    2205        ."      MOVS     r2,#5
        0x00000fc4:    49cd        .I      LDR      r1,[pc,#820] ; [0x12fc] = 0x200001d8
        0x00000fc6:    4620         F      MOV      r0,r4
        0x00000fc8:    f001f9aa    ....    BL       UART_Write ; 0x2320
        0x00000fcc:    2203        ."      MOVS     r2,#3
        0x00000fce:    49ce        .I      LDR      r1,[pc,#824] ; [0x1308] = 0x2000002c
        0x00000fd0:    4620         F      MOV      r0,r4
        0x00000fd2:    f001f9a5    ....    BL       UART_Write ; 0x2320
        0x00000fd6:    f7fffb0c    ....    BL       read_stage2_mode_address_set ; 0x5f2
        0x00000fda:    f04f0239    O.9.    MOV      r2,#0x39
        0x00000fde:    b378        x.      CBZ      r0,0x1040 ; print_page_setting_1 + 200
        0x00000fe0:    49c7        .I      LDR      r1,[pc,#796] ; [0x1300] = 0x200003b9
        0x00000fe2:    3111        .1      ADDS     r1,r1,#0x11
        0x00000fe4:    e041        A.      B        0x106a ; print_page_setting_1 + 242
        0x00000fe6:    49c5        .I      LDR      r1,[pc,#788] ; [0x12fc] = 0x200001d8
        0x00000fe8:    223d        ="      MOVS     r2,#0x3d
        0x00000fea:    31a4        .1      ADDS     r1,r1,#0xa4
        0x00000fec:    4620         F      MOV      r0,r4
        0x00000fee:    f001f997    ....    BL       UART_Write ; 0x2320
        0x00000ff2:    49c3        .I      LDR      r1,[pc,#780] ; [0x1300] = 0x200003b9
        0x00000ff4:    220a        ."      MOVS     r2,#0xa
        0x00000ff6:    3936        69      SUBS     r1,r1,#0x36
        0x00000ff8:    4620         F      MOV      r0,r4
        0x00000ffa:    f001f991    ....    BL       UART_Write ; 0x2320
        0x00000ffe:    f7fffa9f    ....    BL       read_distance_relative_set_display ; 0x540
        0x00001002:    e7dc        ..      B        0xfbe ; print_page_setting_1 + 70
        0x00001004:    49bd        .I      LDR      r1,[pc,#756] ; [0x12fc] = 0x200001d8
        0x00001006:    223d        ="      MOVS     r2,#0x3d
        0x00001008:    31e1        .1      ADDS     r1,r1,#0xe1
        0x0000100a:    4620         F      MOV      r0,r4
        0x0000100c:    f001f988    ....    BL       UART_Write ; 0x2320
        0x00001010:    49bb        .I      LDR      r1,[pc,#748] ; [0x1300] = 0x200003b9
        0x00001012:    220a        ."      MOVS     r2,#0xa
        0x00001014:    3936        69      SUBS     r1,r1,#0x36
        0x00001016:    4620         F      MOV      r0,r4
        0x00001018:    f001f982    ....    BL       UART_Write ; 0x2320
        0x0000101c:    f7fffa8c    ....    BL       read_distance_absolute_set_display ; 0x538
        0x00001020:    e7cd        ..      B        0xfbe ; print_page_setting_1 + 70
        0x00001022:    49b7        .I      LDR      r1,[pc,#732] ; [0x1300] = 0x200003b9
        0x00001024:    223c        <"      MOVS     r2,#0x3c
        0x00001026:    3972        r9      SUBS     r1,r1,#0x72
        0x00001028:    4620         F      MOV      r0,r4
        0x0000102a:    f001f979    ..y.    BL       UART_Write ; 0x2320
        0x0000102e:    49b4        .I      LDR      r1,[pc,#720] ; [0x1300] = 0x200003b9
        0x00001030:    220a        ."      MOVS     r2,#0xa
        0x00001032:    3936        69      SUBS     r1,r1,#0x36
        0x00001034:    4620         F      MOV      r0,r4
        0x00001036:    f001f973    ..s.    BL       UART_Write ; 0x2320
        0x0000103a:    f7fffa85    ....    BL       read_energy_set_display ; 0x548
        0x0000103e:    e7be        ..      B        0xfbe ; print_page_setting_1 + 70
        0x00001040:    e011        ..      B        0x1066 ; print_page_setting_1 + 238
        0x00001042:    49af        .I      LDR      r1,[pc,#700] ; [0x1300] = 0x200003b9
        0x00001044:    2251        Q"      MOVS     r2,#0x51
        0x00001046:    39c3        .9      SUBS     r1,r1,#0xc3
        0x00001048:    4620         F      MOV      r0,r4
        0x0000104a:    f001f969    ..i.    BL       UART_Write ; 0x2320
        0x0000104e:    49ac        .I      LDR      r1,[pc,#688] ; [0x1300] = 0x200003b9
        0x00001050:    220a        ."      MOVS     r2,#0xa
        0x00001052:    3936        69      SUBS     r1,r1,#0x36
        0x00001054:    4620         F      MOV      r0,r4
        0x00001056:    f001f963    ..c.    BL       UART_Write ; 0x2320
        0x0000105a:    f7fffa7d    ..}.    BL       read_power_stage_one_display ; 0x558
        0x0000105e:    2128        (!      MOVS     r1,#0x28
        0x00001060:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00001064:    e7ab        ..      B        0xfbe ; print_page_setting_1 + 70
        0x00001066:    49a6        .I      LDR      r1,[pc,#664] ; [0x1300] = 0x200003b9
        0x00001068:    314a        J1      ADDS     r1,r1,#0x4a
        0x0000106a:    4620         F      MOV      r0,r4
        0x0000106c:    f001f958    ..X.    BL       UART_Write ; 0x2320
        0x00001070:    f7fffad4    ....    BL       read_mode_early_stage_display ; 0x61c
        0x00001074:    f04f0215    O...    MOV      r2,#0x15
        0x00001078:    b110        ..      CBZ      r0,0x1080 ; print_page_setting_1 + 264
        0x0000107a:    49a1        .I      LDR      r1,[pc,#644] ; [0x1300] = 0x200003b9
        0x0000107c:    3183        .1      ADDS     r1,r1,#0x83
        0x0000107e:    e001        ..      B        0x1084 ; print_page_setting_1 + 268
        0x00001080:    499f        .I      LDR      r1,[pc,#636] ; [0x1300] = 0x200003b9
        0x00001082:    3198        .1      ADDS     r1,r1,#0x98
        0x00001084:    4620         F      MOV      r0,r4
        0x00001086:    f001f94b    ..K.    BL       UART_Write ; 0x2320
        0x0000108a:    f7fffaf1    ....    BL       read_mode_after_stage_display ; 0x670
        0x0000108e:    f04f0217    O...    MOV      r2,#0x17
        0x00001092:    b110        ..      CBZ      r0,0x109a ; print_page_setting_1 + 290
        0x00001094:    499a        .I      LDR      r1,[pc,#616] ; [0x1300] = 0x200003b9
        0x00001096:    31ad        .1      ADDS     r1,r1,#0xad
        0x00001098:    e001        ..      B        0x109e ; print_page_setting_1 + 294
        0x0000109a:    4999        .I      LDR      r1,[pc,#612] ; [0x1300] = 0x200003b9
        0x0000109c:    31c4        .1      ADDS     r1,r1,#0xc4
        0x0000109e:    4620         F      MOV      r0,r4
        0x000010a0:    f001f93e    ..>.    BL       UART_Write ; 0x2320
        0x000010a4:    4996        .I      LDR      r1,[pc,#600] ; [0x1300] = 0x200003b9
        0x000010a6:    2212        ."      MOVS     r2,#0x12
        0x000010a8:    392c        ,9      SUBS     r1,r1,#0x2c
        0x000010aa:    4620         F      MOV      r0,r4
        0x000010ac:    f001f938    ..8.    BL       UART_Write ; 0x2320
        0x000010b0:    f7fffa25    ..%.    BL       read_force_set_display ; 0x4fe
        0x000010b4:    f7ffff1a    ....    BL       binary_to_bcd_array ; 0xeec
        0x000010b8:    2205        ."      MOVS     r2,#5
        0x000010ba:    4990        .I      LDR      r1,[pc,#576] ; [0x12fc] = 0x200001d8
        0x000010bc:    4620         F      MOV      r0,r4
        0x000010be:    f001f92f    ../.    BL       UART_Write ; 0x2320
        0x000010c2:    2203        ."      MOVS     r2,#3
        0x000010c4:    4990        .I      LDR      r1,[pc,#576] ; [0x1308] = 0x2000002c
        0x000010c6:    4620         F      MOV      r0,r4
        0x000010c8:    f001f92a    ..*.    BL       UART_Write ; 0x2320
        0x000010cc:    498c        .I      LDR      r1,[pc,#560] ; [0x1300] = 0x200003b9
        0x000010ce:    220c        ."      MOVS     r2,#0xc
        0x000010d0:    391a        .9      SUBS     r1,r1,#0x1a
        0x000010d2:    4620         F      MOV      r0,r4
        0x000010d4:    f001f924    ..$.    BL       UART_Write ; 0x2320
        0x000010d8:    f7fffa0b    ....    BL       read_amplitude_set_display ; 0x4f2
        0x000010dc:    f7ffff06    ....    BL       binary_to_bcd_array ; 0xeec
        0x000010e0:    2205        ."      MOVS     r2,#5
        0x000010e2:    4986        .I      LDR      r1,[pc,#536] ; [0x12fc] = 0x200001d8
        0x000010e4:    4620         F      MOV      r0,r4
        0x000010e6:    f001f91b    ....    BL       UART_Write ; 0x2320
        0x000010ea:    2203        ."      MOVS     r2,#3
        0x000010ec:    4986        .I      LDR      r1,[pc,#536] ; [0x1308] = 0x2000002c
        0x000010ee:    4620         F      MOV      r0,r4
        0x000010f0:    f001f916    ....    BL       UART_Write ; 0x2320
        0x000010f4:    4982        .I      LDR      r1,[pc,#520] ; [0x1300] = 0x200003b9
        0x000010f6:    220e        ."      MOVS     r2,#0xe
        0x000010f8:    390e        .9      SUBS     r1,r1,#0xe
        0x000010fa:    4620         F      MOV      r0,r4
        0x000010fc:    f001f910    ....    BL       UART_Write ; 0x2320
        0x00001100:    f7fffa00    ....    BL       read_hold_time_display ; 0x504
        0x00001104:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x00001108:    f7fffef0    ....    BL       binary_to_bcd_array ; 0xeec
        0x0000110c:    2205        ."      MOVS     r2,#5
        0x0000110e:    497b        {I      LDR      r1,[pc,#492] ; [0x12fc] = 0x200001d8
        0x00001110:    4620         F      MOV      r0,r4
        0x00001112:    f001f905    ....    BL       UART_Write ; 0x2320
        0x00001116:    4620         F      MOV      r0,r4
        0x00001118:    e8bd4070    ..p@    POP      {r4-r6,lr}
        0x0000111c:    2203        ."      MOVS     r2,#3
        0x0000111e:    497a        zI      LDR      r1,[pc,#488] ; [0x1308] = 0x2000002c
        0x00001120:    f001b8fe    ....    B.W      UART_Write ; 0x2320
    print_page_setting_2
        0x00001124:    b510        ..      PUSH     {r4,lr}
        0x00001126:    4c77        wL      LDR      r4,[pc,#476] ; [0x1304] = 0x40071000
        0x00001128:    220f        ."      MOVS     r2,#0xf
        0x0000112a:    4978        xI      LDR      r1,[pc,#480] ; [0x130c] = 0x200004c1
        0x0000112c:    4620         F      MOV      r0,r4
        0x0000112e:    f001f8f7    ....    BL       UART_Write ; 0x2320
        0x00001132:    f7fff9e1    ....    BL       read_timeout_set_display ; 0x4f8
        0x00001136:    210a        .!      MOVS     r1,#0xa
        0x00001138:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x0000113c:    f7fffed6    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001140:    2205        ."      MOVS     r2,#5
        0x00001142:    496e        nI      LDR      r1,[pc,#440] ; [0x12fc] = 0x200001d8
        0x00001144:    4620         F      MOV      r0,r4
        0x00001146:    f001f8eb    ....    BL       UART_Write ; 0x2320
        0x0000114a:    4620         F      MOV      r0,r4
        0x0000114c:    e8bd4010    ...@    POP      {r4,lr}
        0x00001150:    2203        ."      MOVS     r2,#3
        0x00001152:    496d        mI      LDR      r1,[pc,#436] ; [0x1308] = 0x2000002c
        0x00001154:    f001b8e4    ....    B.W      UART_Write ; 0x2320
    print_page_SectionVib
        0x00001158:    b510        ..      PUSH     {r4,lr}
        0x0000115a:    496c        lI      LDR      r1,[pc,#432] ; [0x130c] = 0x200004c1
        0x0000115c:    4c69        iL      LDR      r4,[pc,#420] ; [0x1304] = 0x40071000
        0x0000115e:    220d        ."      MOVS     r2,#0xd
        0x00001160:    3120         1      ADDS     r1,r1,#0x20
        0x00001162:    4620         F      MOV      r0,r4
        0x00001164:    f001f8dc    ....    BL       UART_Write ; 0x2320
        0x00001168:    f7fffa18    ....    BL       read_amplitudeA_set_stage2_display ; 0x59c
        0x0000116c:    f7fffebe    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001170:    2205        ."      MOVS     r2,#5
        0x00001172:    4962        bI      LDR      r1,[pc,#392] ; [0x12fc] = 0x200001d8
        0x00001174:    4620         F      MOV      r0,r4
        0x00001176:    f001f8d3    ....    BL       UART_Write ; 0x2320
        0x0000117a:    2203        ."      MOVS     r2,#3
        0x0000117c:    4962        bI      LDR      r1,[pc,#392] ; [0x1308] = 0x2000002c
        0x0000117e:    4620         F      MOV      r0,r4
        0x00001180:    f001f8ce    ....    BL       UART_Write ; 0x2320
        0x00001184:    4961        aI      LDR      r1,[pc,#388] ; [0x130c] = 0x200004c1
        0x00001186:    220d        ."      MOVS     r2,#0xd
        0x00001188:    312d        -1      ADDS     r1,r1,#0x2d
        0x0000118a:    4620         F      MOV      r0,r4
        0x0000118c:    f001f8c8    ....    BL       UART_Write ; 0x2320
        0x00001190:    f7fffa07    ....    BL       read_amplitudeB_set_stage2_display ; 0x5a2
        0x00001194:    f7fffeaa    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001198:    2205        ."      MOVS     r2,#5
        0x0000119a:    4958        XI      LDR      r1,[pc,#352] ; [0x12fc] = 0x200001d8
        0x0000119c:    4620         F      MOV      r0,r4
        0x0000119e:    f001f8bf    ....    BL       UART_Write ; 0x2320
        0x000011a2:    2203        ."      MOVS     r2,#3
        0x000011a4:    4958        XI      LDR      r1,[pc,#352] ; [0x1308] = 0x2000002c
        0x000011a6:    4620         F      MOV      r0,r4
        0x000011a8:    f001f8ba    ....    BL       UART_Write ; 0x2320
        0x000011ac:    f7fff9f2    ....    BL       read_stage2_mode_address_display ; 0x594
        0x000011b0:    2803        .(      CMP      r0,#3
        0x000011b2:    d022        ".      BEQ      0x11fa ; print_page_SectionVib + 162
        0x000011b4:    f7fff9ee    ....    BL       read_stage2_mode_address_display ; 0x594
        0x000011b8:    2804        .(      CMP      r0,#4
        0x000011ba:    d028        (.      BEQ      0x120e ; print_page_SectionVib + 182
        0x000011bc:    f7fff9ea    ....    BL       read_stage2_mode_address_display ; 0x594
        0x000011c0:    2805        .(      CMP      r0,#5
        0x000011c2:    d02d        -.      BEQ      0x1220 ; print_page_SectionVib + 200
        0x000011c4:    f7fff9e6    ....    BL       read_stage2_mode_address_display ; 0x594
        0x000011c8:    4950        PI      LDR      r1,[pc,#320] ; [0x130c] = 0x200004c1
        0x000011ca:    2806        .(      CMP      r0,#6
        0x000011cc:    f04f0211    O...    MOV      r2,#0x11
        0x000011d0:    f101010f    ....    ADD      r1,r1,#0xf
        0x000011d4:    4620         F      MOV      r0,r4
        0x000011d6:    d02f        /.      BEQ      0x1238 ; print_page_SectionVib + 224
        0x000011d8:    f001f8a2    ....    BL       UART_Write ; 0x2320
        0x000011dc:    2000        .       MOVS     r0,#0
        0x000011de:    f7fffe85    ....    BL       binary_to_bcd_array ; 0xeec
        0x000011e2:    2205        ."      MOVS     r2,#5
        0x000011e4:    4945        EI      LDR      r1,[pc,#276] ; [0x12fc] = 0x200001d8
        0x000011e6:    4620         F      MOV      r0,r4
        0x000011e8:    f001f89a    ....    BL       UART_Write ; 0x2320
        0x000011ec:    4620         F      MOV      r0,r4
        0x000011ee:    e8bd4010    ...@    POP      {r4,lr}
        0x000011f2:    2203        ."      MOVS     r2,#3
        0x000011f4:    4944        DI      LDR      r1,[pc,#272] ; [0x1308] = 0x2000002c
        0x000011f6:    f001b893    ....    B.W      UART_Write ; 0x2320
        0x000011fa:    4944        DI      LDR      r1,[pc,#272] ; [0x130c] = 0x200004c1
        0x000011fc:    2211        ."      MOVS     r2,#0x11
        0x000011fe:    310f        .1      ADDS     r1,r1,#0xf
        0x00001200:    4620         F      MOV      r0,r4
        0x00001202:    f001f88d    ....    BL       UART_Write ; 0x2320
        0x00001206:    f7fff9d0    ....    BL       read_time_set_stage2_display ; 0x5aa
        0x0000120a:    210a        .!      MOVS     r1,#0xa
        0x0000120c:    e011        ..      B        0x1232 ; print_page_SectionVib + 218
        0x0000120e:    493f        ?I      LDR      r1,[pc,#252] ; [0x130c] = 0x200004c1
        0x00001210:    2211        ."      MOVS     r2,#0x11
        0x00001212:    310f        .1      ADDS     r1,r1,#0xf
        0x00001214:    4620         F      MOV      r0,r4
        0x00001216:    f001f883    ....    BL       UART_Write ; 0x2320
        0x0000121a:    f7fff9cf    ....    BL       read_distance_set_stage2_display ; 0x5bc
        0x0000121e:    e7de        ..      B        0x11de ; print_page_SectionVib + 134
        0x00001220:    493a        :I      LDR      r1,[pc,#232] ; [0x130c] = 0x200004c1
        0x00001222:    2211        ."      MOVS     r2,#0x11
        0x00001224:    310f        .1      ADDS     r1,r1,#0xf
        0x00001226:    4620         F      MOV      r0,r4
        0x00001228:    f001f87a    ..z.    BL       UART_Write ; 0x2320
        0x0000122c:    f7fff9cf    ....    BL       read_power_set_stage2_display ; 0x5ce
        0x00001230:    2128        (!      MOVS     r1,#0x28
        0x00001232:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00001236:    e7d2        ..      B        0x11de ; print_page_SectionVib + 134
        0x00001238:    f001f872    ..r.    BL       UART_Write ; 0x2320
        0x0000123c:    f7fff9d0    ....    BL       read_energy_set_stage2_display ; 0x5e0
        0x00001240:    e7cd        ..      B        0x11de ; print_page_SectionVib + 134
    print_page_head_down
        0x00001242:    b570        p.      PUSH     {r4-r6,lr}
        0x00001244:    4931        1I      LDR      r1,[pc,#196] ; [0x130c] = 0x200004c1
        0x00001246:    4d2f        /M      LDR      r5,[pc,#188] ; [0x1304] = 0x40071000
        0x00001248:    2209        ."      MOVS     r2,#9
        0x0000124a:    313a        :1      ADDS     r1,r1,#0x3a
        0x0000124c:    4628        (F      MOV      r0,r5
        0x0000124e:    f001f867    ..g.    BL       UART_Write ; 0x2320
        0x00001252:    f7fffa69    ..i.    BL       read_pressure_display ; 0x728
        0x00001256:    f7fffe49    ..I.    BL       binary_to_bcd_array ; 0xeec
        0x0000125a:    2205        ."      MOVS     r2,#5
        0x0000125c:    4927        'I      LDR      r1,[pc,#156] ; [0x12fc] = 0x200001d8
        0x0000125e:    4628        (F      MOV      r0,r5
        0x00001260:    f001f85e    ..^.    BL       UART_Write ; 0x2320
        0x00001264:    2203        ."      MOVS     r2,#3
        0x00001266:    4928        (I      LDR      r1,[pc,#160] ; [0x1308] = 0x2000002c
        0x00001268:    4628        (F      MOV      r0,r5
        0x0000126a:    f001f859    ..Y.    BL       UART_Write ; 0x2320
        0x0000126e:    4927        'I      LDR      r1,[pc,#156] ; [0x130c] = 0x200004c1
        0x00001270:    2209        ."      MOVS     r2,#9
        0x00001272:    3143        C1      ADDS     r1,r1,#0x43
        0x00001274:    4628        (F      MOV      r0,r5
        0x00001276:    f001f853    ..S.    BL       UART_Write ; 0x2320
        0x0000127a:    f7fffa49    ..I.    BL       read_force_display ; 0x710
        0x0000127e:    f7fffe35    ..5.    BL       binary_to_bcd_array ; 0xeec
        0x00001282:    2205        ."      MOVS     r2,#5
        0x00001284:    491d        .I      LDR      r1,[pc,#116] ; [0x12fc] = 0x200001d8
        0x00001286:    4628        (F      MOV      r0,r5
        0x00001288:    f001f84a    ..J.    BL       UART_Write ; 0x2320
        0x0000128c:    2203        ."      MOVS     r2,#3
        0x0000128e:    491e        .I      LDR      r1,[pc,#120] ; [0x1308] = 0x2000002c
        0x00001290:    4628        (F      MOV      r0,r5
        0x00001292:    f001f845    ..E.    BL       UART_Write ; 0x2320
        0x00001296:    491d        .I      LDR      r1,[pc,#116] ; [0x130c] = 0x200004c1
        0x00001298:    220b        ."      MOVS     r2,#0xb
        0x0000129a:    315a        Z1      ADDS     r1,r1,#0x5a
        0x0000129c:    4628        (F      MOV      r0,r5
        0x0000129e:    f001f83f    ..?.    BL       UART_Write ; 0x2320
        0x000012a2:    f7fffa48    ..H.    BL       read_encoder_speed_display ; 0x736
        0x000012a6:    f7fffe21    ..!.    BL       binary_to_bcd_array ; 0xeec
        0x000012aa:    2205        ."      MOVS     r2,#5
        0x000012ac:    4913        .I      LDR      r1,[pc,#76] ; [0x12fc] = 0x200001d8
        0x000012ae:    4628        (F      MOV      r0,r5
        0x000012b0:    f001f836    ..6.    BL       UART_Write ; 0x2320
        0x000012b4:    2203        ."      MOVS     r2,#3
        0x000012b6:    4914        .I      LDR      r1,[pc,#80] ; [0x1308] = 0x2000002c
        0x000012b8:    4628        (F      MOV      r0,r5
        0x000012ba:    f001f831    ..1.    BL       UART_Write ; 0x2320
        0x000012be:    4913        .I      LDR      r1,[pc,#76] ; [0x130c] = 0x200004c1
        0x000012c0:    220e        ."      MOVS     r2,#0xe
        0x000012c2:    314c        L1      ADDS     r1,r1,#0x4c
        0x000012c4:    4628        (F      MOV      r0,r5
        0x000012c6:    f001f82b    ..+.    BL       UART_Write ; 0x2320
        0x000012ca:    f7fffa25    ..%.    BL       read_distance_display ; 0x718
        0x000012ce:    f7fffe0d    ....    BL       binary_to_bcd_array ; 0xeec
        0x000012d2:    2203        ."      MOVS     r2,#3
        0x000012d4:    4909        .I      LDR      r1,[pc,#36] ; [0x12fc] = 0x200001d8
        0x000012d6:    4628        (F      MOV      r0,r5
        0x000012d8:    f001f822    ..".    BL       UART_Write ; 0x2320
        0x000012dc:    4c07        .L      LDR      r4,[pc,#28] ; [0x12fc] = 0x200001d8
        0x000012de:    202e        .       MOVS     r0,#0x2e
        0x000012e0:    3c10        .<      SUBS     r4,r4,#0x10
        0x000012e2:    2201        ."      MOVS     r2,#1
        0x000012e4:    7020         p      STRB     r0,[r4,#0]
        0x000012e6:    4621        !F      MOV      r1,r4
        0x000012e8:    4628        (F      MOV      r0,r5
        0x000012ea:    f001f819    ....    BL       UART_Write ; 0x2320
        0x000012ee:    4e03        .N      LDR      r6,[pc,#12] ; [0x12fc] = 0x200001d8
        0x000012f0:    2201        ."      MOVS     r2,#1
        0x000012f2:    4621        !F      MOV      r1,r4
        0x000012f4:    78f0        .x      LDRB     r0,[r6,#3]
        0x000012f6:    7020         p      STRB     r0,[r4,#0]
        0x000012f8:    4628        (F      MOV      r0,r5
        0x000012fa:    e009        ..      B        0x1310 ; print_page_head_down + 206
    $d
        0x000012fc:    200001d8    ...     DCD    536871384
        0x00001300:    200003b9    ...     DCD    536871865
        0x00001304:    40071000    ...@    DCD    1074204672
        0x00001308:    2000002c    ,..     DCD    536870956
        0x0000130c:    200004c1    ...     DCD    536872129
    $t
        0x00001310:    f001f806    ....    BL       UART_Write ; 0x2320
        0x00001314:    7930        0y      LDRB     r0,[r6,#4]
        0x00001316:    7020         p      STRB     r0,[r4,#0]
        0x00001318:    2201        ."      MOVS     r2,#1
        0x0000131a:    4621        !F      MOV      r1,r4
        0x0000131c:    4628        (F      MOV      r0,r5
        0x0000131e:    f000ffff    ....    BL       UART_Write ; 0x2320
        0x00001322:    2022        "       MOVS     r0,#0x22
        0x00001324:    7020         p      STRB     r0,[r4,#0]
        0x00001326:    2201        ."      MOVS     r2,#1
        0x00001328:    4621        !F      MOV      r1,r4
        0x0000132a:    4628        (F      MOV      r0,r5
        0x0000132c:    f000fff8    ....    BL       UART_Write ; 0x2320
        0x00001330:    4628        (F      MOV      r0,r5
        0x00001332:    e8bd4070    ..p@    POP      {r4-r6,lr}
        0x00001336:    2203        ."      MOVS     r2,#3
        0x00001338:    49fc        .I      LDR      r1,[pc,#1008] ; [0x172c] = 0x2000002c
        0x0000133a:    f000bff1    ....    B.W      UART_Write ; 0x2320
    print_page_weld_record
        0x0000133e:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00001342:    4ffc        .O      LDR      r7,[pc,#1008] ; [0x1734] = 0x40071000
        0x00001344:    2207        ."      MOVS     r2,#7
        0x00001346:    49fa        .I      LDR      r1,[pc,#1000] ; [0x1730] = 0x200001dd
        0x00001348:    4638        8F      MOV      r0,r7
        0x0000134a:    f000ffe9    ....    BL       UART_Write ; 0x2320
        0x0000134e:    f7fff9b7    ....    BL       read_freq_start ; 0x6c0
        0x00001352:    f7fffdcb    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001356:    49f6        .I      LDR      r1,[pc,#984] ; [0x1730] = 0x200001dd
        0x00001358:    2205        ."      MOVS     r2,#5
        0x0000135a:    1f49        I.      SUBS     r1,r1,#5
        0x0000135c:    4638        8F      MOV      r0,r7
        0x0000135e:    f000ffdf    ....    BL       UART_Write ; 0x2320
        0x00001362:    2203        ."      MOVS     r2,#3
        0x00001364:    49f1        .I      LDR      r1,[pc,#964] ; [0x172c] = 0x2000002c
        0x00001366:    4638        8F      MOV      r0,r7
        0x00001368:    f000ffda    ....    BL       UART_Write ; 0x2320
        0x0000136c:    49f0        .I      LDR      r1,[pc,#960] ; [0x1730] = 0x200001dd
        0x0000136e:    2207        ."      MOVS     r2,#7
        0x00001370:    1dc9        ..      ADDS     r1,r1,#7
        0x00001372:    4638        8F      MOV      r0,r7
        0x00001374:    f000ffd4    ....    BL       UART_Write ; 0x2320
        0x00001378:    f7fff9a5    ....    BL       read_freq_end ; 0x6c6
        0x0000137c:    f7fffdb6    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001380:    49eb        .I      LDR      r1,[pc,#940] ; [0x1730] = 0x200001dd
        0x00001382:    2205        ."      MOVS     r2,#5
        0x00001384:    1f49        I.      SUBS     r1,r1,#5
        0x00001386:    4638        8F      MOV      r0,r7
        0x00001388:    f000ffca    ....    BL       UART_Write ; 0x2320
        0x0000138c:    2203        ."      MOVS     r2,#3
        0x0000138e:    49e7        .I      LDR      r1,[pc,#924] ; [0x172c] = 0x2000002c
        0x00001390:    4638        8F      MOV      r0,r7
        0x00001392:    f000ffc5    ....    BL       UART_Write ; 0x2320
        0x00001396:    f7fff996    ....    BL       read_freq_end ; 0x6c6
        0x0000139a:    4604        .F      MOV      r4,r0
        0x0000139c:    f7fff990    ....    BL       read_freq_start ; 0x6c0
        0x000013a0:    4ee3        .N      LDR      r6,[pc,#908] ; [0x1730] = 0x200001dd
        0x000013a2:    1a20         .      SUBS     r0,r4,r0
        0x000013a4:    3e15        .>      SUBS     r6,r6,#0x15
        0x000013a6:    2209        ."      MOVS     r2,#9
        0x000013a8:    6070        p`      STR      r0,[r6,#4]
        0x000013aa:    f206318b    ...1    ADD      r1,r6,#0x38b
        0x000013ae:    4638        8F      MOV      r0,r7
        0x000013b0:    f000ffb6    ....    BL       UART_Write ; 0x2320
        0x000013b4:    6871        qh      LDR      r1,[r6,#4]
        0x000013b6:    4634        4F      MOV      r4,r6
        0x000013b8:    2900        .)      CMP      r1,#0
        0x000013ba:    da04        ..      BGE      0x13c6 ; print_page_weld_record + 136
        0x000013bc:    202d        -       MOVS     r0,#0x2d
        0x000013be:    7020         p      STRB     r0,[r4,#0]
        0x000013c0:    4248        HB      RSBS     r0,r1,#0
        0x000013c2:    60b0        .`      STR      r0,[r6,#8]
        0x000013c4:    e002        ..      B        0x13cc ; print_page_weld_record + 142
        0x000013c6:    202b        +       MOVS     r0,#0x2b
        0x000013c8:    7020         p      STRB     r0,[r4,#0]
        0x000013ca:    60b1        .`      STR      r1,[r6,#8]
        0x000013cc:    49d8        .I      LDR      r1,[pc,#864] ; [0x1730] = 0x200001dd
        0x000013ce:    2201        ."      MOVS     r2,#1
        0x000013d0:    3915        .9      SUBS     r1,r1,#0x15
        0x000013d2:    4638        8F      MOV      r0,r7
        0x000013d4:    f000ffa4    ....    BL       UART_Write ; 0x2320
        0x000013d8:    4dd5        .M      LDR      r5,[pc,#852] ; [0x1730] = 0x200001dd
        0x000013da:    68b0        .h      LDR      r0,[r6,#8]
        0x000013dc:    1f6d        m.      SUBS     r5,r5,#5
        0x000013de:    f5b07f7a    ..z.    CMP      r0,#0x3e8
        0x000013e2:    da7d        }.      BGE      0x14e0 ; print_page_weld_record + 418
        0x000013e4:    f7fffd82    ....    BL       binary_to_bcd_array ; 0xeec
        0x000013e8:    68b0        .h      LDR      r0,[r6,#8]
        0x000013ea:    2863        c(      CMP      r0,#0x63
        0x000013ec:    dd07        ..      BLE      0x13fe ; print_page_weld_record + 192
        0x000013ee:    78a8        .x      LDRB     r0,[r5,#2]
        0x000013f0:    7020         p      STRB     r0,[r4,#0]
        0x000013f2:    2201        ."      MOVS     r2,#1
        0x000013f4:    f1a50110    ....    SUB      r1,r5,#0x10
        0x000013f8:    4638        8F      MOV      r0,r7
        0x000013fa:    f000ff91    ....    BL       UART_Write ; 0x2320
        0x000013fe:    68b0        .h      LDR      r0,[r6,#8]
        0x00001400:    2809        .(      CMP      r0,#9
        0x00001402:    dd07        ..      BLE      0x1414 ; print_page_weld_record + 214
        0x00001404:    78e8        .x      LDRB     r0,[r5,#3]
        0x00001406:    49ca        .I      LDR      r1,[pc,#808] ; [0x1730] = 0x200001dd
        0x00001408:    7020         p      STRB     r0,[r4,#0]
        0x0000140a:    2201        ."      MOVS     r2,#1
        0x0000140c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000140e:    4638        8F      MOV      r0,r7
        0x00001410:    f000ff86    ....    BL       UART_Write ; 0x2320
        0x00001414:    7928        (y      LDRB     r0,[r5,#4]
        0x00001416:    49c6        .I      LDR      r1,[pc,#792] ; [0x1730] = 0x200001dd
        0x00001418:    7020         p      STRB     r0,[r4,#0]
        0x0000141a:    2201        ."      MOVS     r2,#1
        0x0000141c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000141e:    4638        8F      MOV      r0,r7
        0x00001420:    f000ff7e    ..~.    BL       UART_Write ; 0x2320
        0x00001424:    49c2        .I      LDR      r1,[pc,#776] ; [0x1730] = 0x200001dd
        0x00001426:    2622        "&      MOVS     r6,#0x22
        0x00001428:    7026        &p      STRB     r6,[r4,#0]
        0x0000142a:    2201        ."      MOVS     r2,#1
        0x0000142c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000142e:    46b8        .F      MOV      r8,r7
        0x00001430:    4638        8F      MOV      r0,r7
        0x00001432:    f000ff75    ..u.    BL       UART_Write ; 0x2320
        0x00001436:    2203        ."      MOVS     r2,#3
        0x00001438:    49bc        .I      LDR      r1,[pc,#752] ; [0x172c] = 0x2000002c
        0x0000143a:    4640        @F      MOV      r0,r8
        0x0000143c:    f000ff70    ..p.    BL       UART_Write ; 0x2320
        0x00001440:    49bb        .I      LDR      r1,[pc,#748] ; [0x1730] = 0x200001dd
        0x00001442:    2207        ."      MOVS     r2,#7
        0x00001444:    310e        .1      ADDS     r1,r1,#0xe
        0x00001446:    4640        @F      MOV      r0,r8
        0x00001448:    f000ff6a    ..j.    BL       UART_Write ; 0x2320
        0x0000144c:    f7fff935    ..5.    BL       read_freq_max ; 0x6ba
        0x00001450:    f7fffd4c    ..L.    BL       binary_to_bcd_array ; 0xeec
        0x00001454:    49b6        .I      LDR      r1,[pc,#728] ; [0x1730] = 0x200001dd
        0x00001456:    2205        ."      MOVS     r2,#5
        0x00001458:    1f49        I.      SUBS     r1,r1,#5
        0x0000145a:    4640        @F      MOV      r0,r8
        0x0000145c:    f000ff60    ..`.    BL       UART_Write ; 0x2320
        0x00001460:    2203        ."      MOVS     r2,#3
        0x00001462:    49b2        .I      LDR      r1,[pc,#712] ; [0x172c] = 0x2000002c
        0x00001464:    4640        @F      MOV      r0,r8
        0x00001466:    f000ff5b    ..[.    BL       UART_Write ; 0x2320
        0x0000146a:    49b1        .I      LDR      r1,[pc,#708] ; [0x1730] = 0x200001dd
        0x0000146c:    2207        ."      MOVS     r2,#7
        0x0000146e:    3115        .1      ADDS     r1,r1,#0x15
        0x00001470:    4640        @F      MOV      r0,r8
        0x00001472:    f000ff55    ..U.    BL       UART_Write ; 0x2320
        0x00001476:    f7fff91d    ....    BL       read_freq_min ; 0x6b4
        0x0000147a:    f7fffd37    ..7.    BL       binary_to_bcd_array ; 0xeec
        0x0000147e:    49ac        .I      LDR      r1,[pc,#688] ; [0x1730] = 0x200001dd
        0x00001480:    2205        ."      MOVS     r2,#5
        0x00001482:    1f49        I.      SUBS     r1,r1,#5
        0x00001484:    4640        @F      MOV      r0,r8
        0x00001486:    f000ff4b    ..K.    BL       UART_Write ; 0x2320
        0x0000148a:    2203        ."      MOVS     r2,#3
        0x0000148c:    49a7        .I      LDR      r1,[pc,#668] ; [0x172c] = 0x2000002c
        0x0000148e:    4640        @F      MOV      r0,r8
        0x00001490:    f000ff46    ..F.    BL       UART_Write ; 0x2320
        0x00001494:    49a6        .I      LDR      r1,[pc,#664] ; [0x1730] = 0x200001dd
        0x00001496:    2207        ."      MOVS     r2,#7
        0x00001498:    311c        .1      ADDS     r1,r1,#0x1c
        0x0000149a:    4640        @F      MOV      r0,r8
        0x0000149c:    f000ff40    ..@.    BL       UART_Write ; 0x2320
        0x000014a0:    f7fff91a    ....    BL       read_P_max ; 0x6d8
        0x000014a4:    f7fffd22    ..".    BL       binary_to_bcd_array ; 0xeec
        0x000014a8:    49a1        .I      LDR      r1,[pc,#644] ; [0x1730] = 0x200001dd
        0x000014aa:    2205        ."      MOVS     r2,#5
        0x000014ac:    1f49        I.      SUBS     r1,r1,#5
        0x000014ae:    4640        @F      MOV      r0,r8
        0x000014b0:    f000ff36    ..6.    BL       UART_Write ; 0x2320
        0x000014b4:    2203        ."      MOVS     r2,#3
        0x000014b6:    499d        .I      LDR      r1,[pc,#628] ; [0x172c] = 0x2000002c
        0x000014b8:    4640        @F      MOV      r0,r8
        0x000014ba:    f000ff31    ..1.    BL       UART_Write ; 0x2320
        0x000014be:    499c        .I      LDR      r1,[pc,#624] ; [0x1730] = 0x200001dd
        0x000014c0:    2207        ."      MOVS     r2,#7
        0x000014c2:    3123        #1      ADDS     r1,r1,#0x23
        0x000014c4:    4640        @F      MOV      r0,r8
        0x000014c6:    f000ff2b    ..+.    BL       UART_Write ; 0x2320
        0x000014ca:    f7fff929    ..).    BL       read_energy_display ; 0x720
        0x000014ce:    f7fffd0d    ....    BL       binary_to_bcd_array ; 0xeec
        0x000014d2:    4997        .I      LDR      r1,[pc,#604] ; [0x1730] = 0x200001dd
        0x000014d4:    2205        ."      MOVS     r2,#5
        0x000014d6:    1f49        I.      SUBS     r1,r1,#5
        0x000014d8:    4640        @F      MOV      r0,r8
        0x000014da:    f000ff21    ..!.    BL       UART_Write ; 0x2320
        0x000014de:    e000        ..      B        0x14e2 ; print_page_weld_record + 420
        0x000014e0:    e168        h.      B        0x17b4 ; print_page_weld_record + 1142
        0x000014e2:    2203        ."      MOVS     r2,#3
        0x000014e4:    4991        .I      LDR      r1,[pc,#580] ; [0x172c] = 0x2000002c
        0x000014e6:    4640        @F      MOV      r0,r8
        0x000014e8:    f000ff1a    ....    BL       UART_Write ; 0x2320
        0x000014ec:    4990        .I      LDR      r1,[pc,#576] ; [0x1730] = 0x200001dd
        0x000014ee:    2207        ."      MOVS     r2,#7
        0x000014f0:    3138        81      ADDS     r1,r1,#0x38
        0x000014f2:    4640        @F      MOV      r0,r8
        0x000014f4:    f000ff14    ....    BL       UART_Write ; 0x2320
        0x000014f8:    f7fff91a    ....    BL       read_total_time_display ; 0x730
        0x000014fc:    f7fffcf6    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001500:    498b        .I      LDR      r1,[pc,#556] ; [0x1730] = 0x200001dd
        0x00001502:    2205        ."      MOVS     r2,#5
        0x00001504:    1f49        I.      SUBS     r1,r1,#5
        0x00001506:    4640        @F      MOV      r0,r8
        0x00001508:    f000ff0a    ....    BL       UART_Write ; 0x2320
        0x0000150c:    2203        ."      MOVS     r2,#3
        0x0000150e:    4987        .I      LDR      r1,[pc,#540] ; [0x172c] = 0x2000002c
        0x00001510:    4640        @F      MOV      r0,r8
        0x00001512:    f000ff05    ....    BL       UART_Write ; 0x2320
        0x00001516:    2209        ."      MOVS     r2,#9
        0x00001518:    4987        .I      LDR      r1,[pc,#540] ; [0x1738] = 0x20000526
        0x0000151a:    4640        @F      MOV      r0,r8
        0x0000151c:    f000ff00    ....    BL       UART_Write ; 0x2320
        0x00001520:    f7fff8e3    ....    BL       read_time_on ; 0x6ea
        0x00001524:    f7fffce2    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001528:    4981        .I      LDR      r1,[pc,#516] ; [0x1730] = 0x200001dd
        0x0000152a:    2202        ."      MOVS     r2,#2
        0x0000152c:    1f49        I.      SUBS     r1,r1,#5
        0x0000152e:    4640        @F      MOV      r0,r8
        0x00001530:    f000fef6    ....    BL       UART_Write ; 0x2320
        0x00001534:    497e        ~I      LDR      r1,[pc,#504] ; [0x1730] = 0x200001dd
        0x00001536:    272e        .'      MOVS     r7,#0x2e
        0x00001538:    7027        'p      STRB     r7,[r4,#0]
        0x0000153a:    2201        ."      MOVS     r2,#1
        0x0000153c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000153e:    4640        @F      MOV      r0,r8
        0x00001540:    f000feee    ....    BL       UART_Write ; 0x2320
        0x00001544:    78a8        .x      LDRB     r0,[r5,#2]
        0x00001546:    497a        zI      LDR      r1,[pc,#488] ; [0x1730] = 0x200001dd
        0x00001548:    7020         p      STRB     r0,[r4,#0]
        0x0000154a:    2201        ."      MOVS     r2,#1
        0x0000154c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000154e:    4640        @F      MOV      r0,r8
        0x00001550:    f000fee6    ....    BL       UART_Write ; 0x2320
        0x00001554:    78e8        .x      LDRB     r0,[r5,#3]
        0x00001556:    4976        vI      LDR      r1,[pc,#472] ; [0x1730] = 0x200001dd
        0x00001558:    7020         p      STRB     r0,[r4,#0]
        0x0000155a:    2201        ."      MOVS     r2,#1
        0x0000155c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000155e:    4640        @F      MOV      r0,r8
        0x00001560:    f000fede    ....    BL       UART_Write ; 0x2320
        0x00001564:    7928        (y      LDRB     r0,[r5,#4]
        0x00001566:    4972        rI      LDR      r1,[pc,#456] ; [0x1730] = 0x200001dd
        0x00001568:    7020         p      STRB     r0,[r4,#0]
        0x0000156a:    2201        ."      MOVS     r2,#1
        0x0000156c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000156e:    4640        @F      MOV      r0,r8
        0x00001570:    f000fed6    ....    BL       UART_Write ; 0x2320
        0x00001574:    496e        nI      LDR      r1,[pc,#440] ; [0x1730] = 0x200001dd
        0x00001576:    7026        &p      STRB     r6,[r4,#0]
        0x00001578:    2201        ."      MOVS     r2,#1
        0x0000157a:    3915        .9      SUBS     r1,r1,#0x15
        0x0000157c:    4640        @F      MOV      r0,r8
        0x0000157e:    f000fecf    ....    BL       UART_Write ; 0x2320
        0x00001582:    2203        ."      MOVS     r2,#3
        0x00001584:    4969        iI      LDR      r1,[pc,#420] ; [0x172c] = 0x2000002c
        0x00001586:    4640        @F      MOV      r0,r8
        0x00001588:    f000feca    ....    BL       UART_Write ; 0x2320
        0x0000158c:    496a        jI      LDR      r1,[pc,#424] ; [0x1738] = 0x20000526
        0x0000158e:    2209        ."      MOVS     r2,#9
        0x00001590:    3109        .1      ADDS     r1,r1,#9
        0x00001592:    4640        @F      MOV      r0,r8
        0x00001594:    f000fec4    ....    BL       UART_Write ; 0x2320
        0x00001598:    f7fff8a1    ....    BL       read_distance_travelled ; 0x6de
        0x0000159c:    f7fffca6    ....    BL       binary_to_bcd_array ; 0xeec
        0x000015a0:    4963        cI      LDR      r1,[pc,#396] ; [0x1730] = 0x200001dd
        0x000015a2:    2203        ."      MOVS     r2,#3
        0x000015a4:    1f49        I.      SUBS     r1,r1,#5
        0x000015a6:    4640        @F      MOV      r0,r8
        0x000015a8:    f000feba    ....    BL       UART_Write ; 0x2320
        0x000015ac:    4960        `I      LDR      r1,[pc,#384] ; [0x1730] = 0x200001dd
        0x000015ae:    7027        'p      STRB     r7,[r4,#0]
        0x000015b0:    2201        ."      MOVS     r2,#1
        0x000015b2:    3915        .9      SUBS     r1,r1,#0x15
        0x000015b4:    4640        @F      MOV      r0,r8
        0x000015b6:    f000feb3    ....    BL       UART_Write ; 0x2320
        0x000015ba:    78e8        .x      LDRB     r0,[r5,#3]
        0x000015bc:    495c        \I      LDR      r1,[pc,#368] ; [0x1730] = 0x200001dd
        0x000015be:    7020         p      STRB     r0,[r4,#0]
        0x000015c0:    2201        ."      MOVS     r2,#1
        0x000015c2:    3915        .9      SUBS     r1,r1,#0x15
        0x000015c4:    4640        @F      MOV      r0,r8
        0x000015c6:    f000feab    ....    BL       UART_Write ; 0x2320
        0x000015ca:    7928        (y      LDRB     r0,[r5,#4]
        0x000015cc:    4958        XI      LDR      r1,[pc,#352] ; [0x1730] = 0x200001dd
        0x000015ce:    7020         p      STRB     r0,[r4,#0]
        0x000015d0:    2201        ."      MOVS     r2,#1
        0x000015d2:    3915        .9      SUBS     r1,r1,#0x15
        0x000015d4:    4640        @F      MOV      r0,r8
        0x000015d6:    f000fea3    ....    BL       UART_Write ; 0x2320
        0x000015da:    4955        UI      LDR      r1,[pc,#340] ; [0x1730] = 0x200001dd
        0x000015dc:    7026        &p      STRB     r6,[r4,#0]
        0x000015de:    2201        ."      MOVS     r2,#1
        0x000015e0:    3915        .9      SUBS     r1,r1,#0x15
        0x000015e2:    4640        @F      MOV      r0,r8
        0x000015e4:    f000fe9c    ....    BL       UART_Write ; 0x2320
        0x000015e8:    2203        ."      MOVS     r2,#3
        0x000015ea:    4950        PI      LDR      r1,[pc,#320] ; [0x172c] = 0x2000002c
        0x000015ec:    4640        @F      MOV      r0,r8
        0x000015ee:    f000fe97    ....    BL       UART_Write ; 0x2320
        0x000015f2:    4951        QI      LDR      r1,[pc,#324] ; [0x1738] = 0x20000526
        0x000015f4:    2209        ."      MOVS     r2,#9
        0x000015f6:    3112        .1      ADDS     r1,r1,#0x12
        0x000015f8:    4640        @F      MOV      r0,r8
        0x000015fa:    f000fe91    ....    BL       UART_Write ; 0x2320
        0x000015fe:    f7fff871    ..q.    BL       read_distance_reached ; 0x6e4
        0x00001602:    f7fffc73    ..s.    BL       binary_to_bcd_array ; 0xeec
        0x00001606:    494a        JI      LDR      r1,[pc,#296] ; [0x1730] = 0x200001dd
        0x00001608:    2203        ."      MOVS     r2,#3
        0x0000160a:    1f49        I.      SUBS     r1,r1,#5
        0x0000160c:    4640        @F      MOV      r0,r8
        0x0000160e:    f000fe87    ....    BL       UART_Write ; 0x2320
        0x00001612:    4947        GI      LDR      r1,[pc,#284] ; [0x1730] = 0x200001dd
        0x00001614:    7027        'p      STRB     r7,[r4,#0]
        0x00001616:    2201        ."      MOVS     r2,#1
        0x00001618:    3915        .9      SUBS     r1,r1,#0x15
        0x0000161a:    4640        @F      MOV      r0,r8
        0x0000161c:    f000fe80    ....    BL       UART_Write ; 0x2320
        0x00001620:    78e8        .x      LDRB     r0,[r5,#3]
        0x00001622:    4943        CI      LDR      r1,[pc,#268] ; [0x1730] = 0x200001dd
        0x00001624:    7020         p      STRB     r0,[r4,#0]
        0x00001626:    2201        ."      MOVS     r2,#1
        0x00001628:    3915        .9      SUBS     r1,r1,#0x15
        0x0000162a:    4640        @F      MOV      r0,r8
        0x0000162c:    f000fe78    ..x.    BL       UART_Write ; 0x2320
        0x00001630:    7928        (y      LDRB     r0,[r5,#4]
        0x00001632:    493f        ?I      LDR      r1,[pc,#252] ; [0x1730] = 0x200001dd
        0x00001634:    7020         p      STRB     r0,[r4,#0]
        0x00001636:    2201        ."      MOVS     r2,#1
        0x00001638:    3915        .9      SUBS     r1,r1,#0x15
        0x0000163a:    4640        @F      MOV      r0,r8
        0x0000163c:    f000fe70    ..p.    BL       UART_Write ; 0x2320
        0x00001640:    493b        ;I      LDR      r1,[pc,#236] ; [0x1730] = 0x200001dd
        0x00001642:    7026        &p      STRB     r6,[r4,#0]
        0x00001644:    2201        ."      MOVS     r2,#1
        0x00001646:    3915        .9      SUBS     r1,r1,#0x15
        0x00001648:    4640        @F      MOV      r0,r8
        0x0000164a:    f000fe69    ..i.    BL       UART_Write ; 0x2320
        0x0000164e:    2203        ."      MOVS     r2,#3
        0x00001650:    4936        6I      LDR      r1,[pc,#216] ; [0x172c] = 0x2000002c
        0x00001652:    4640        @F      MOV      r0,r8
        0x00001654:    f000fe64    ..d.    BL       UART_Write ; 0x2320
        0x00001658:    4935        5I      LDR      r1,[pc,#212] ; [0x1730] = 0x200001dd
        0x0000165a:    2207        ."      MOVS     r2,#7
        0x0000165c:    312a        *1      ADDS     r1,r1,#0x2a
        0x0000165e:    4640        @F      MOV      r0,r8
        0x00001660:    f000fe5e    ..^.    BL       UART_Write ; 0x2320
        0x00001664:    f7fff832    ..2.    BL       read_F_start ; 0x6cc
        0x00001668:    f7fffc40    ..@.    BL       binary_to_bcd_array ; 0xeec
        0x0000166c:    4930        0I      LDR      r1,[pc,#192] ; [0x1730] = 0x200001dd
        0x0000166e:    2205        ."      MOVS     r2,#5
        0x00001670:    1f49        I.      SUBS     r1,r1,#5
        0x00001672:    4640        @F      MOV      r0,r8
        0x00001674:    f000fe54    ..T.    BL       UART_Write ; 0x2320
        0x00001678:    2203        ."      MOVS     r2,#3
        0x0000167a:    492c        ,I      LDR      r1,[pc,#176] ; [0x172c] = 0x2000002c
        0x0000167c:    4640        @F      MOV      r0,r8
        0x0000167e:    f000fe4f    ..O.    BL       UART_Write ; 0x2320
        0x00001682:    492b        +I      LDR      r1,[pc,#172] ; [0x1730] = 0x200001dd
        0x00001684:    2207        ."      MOVS     r2,#7
        0x00001686:    3131        11      ADDS     r1,r1,#0x31
        0x00001688:    4640        @F      MOV      r0,r8
        0x0000168a:    f000fe49    ..I.    BL       UART_Write ; 0x2320
        0x0000168e:    f7feff36    ..6.    BL       read_force_set_display ; 0x4fe
        0x00001692:    f7fffc2b    ..+.    BL       binary_to_bcd_array ; 0xeec
        0x00001696:    4926        &I      LDR      r1,[pc,#152] ; [0x1730] = 0x200001dd
        0x00001698:    2205        ."      MOVS     r2,#5
        0x0000169a:    1f49        I.      SUBS     r1,r1,#5
        0x0000169c:    4640        @F      MOV      r0,r8
        0x0000169e:    f000fe3f    ..?.    BL       UART_Write ; 0x2320
        0x000016a2:    2203        ."      MOVS     r2,#3
        0x000016a4:    4921        !I      LDR      r1,[pc,#132] ; [0x172c] = 0x2000002c
        0x000016a6:    4640        @F      MOV      r0,r8
        0x000016a8:    f000fe3a    ..:.    BL       UART_Write ; 0x2320
        0x000016ac:    4920         I      LDR      r1,[pc,#128] ; [0x1730] = 0x200001dd
        0x000016ae:    2208        ."      MOVS     r2,#8
        0x000016b0:    315b        [1      ADDS     r1,r1,#0x5b
        0x000016b2:    4640        @F      MOV      r0,r8
        0x000016b4:    f000fe34    ..4.    BL       UART_Write ; 0x2320
        0x000016b8:    f7fff80b    ....    BL       read_F_max ; 0x6d2
        0x000016bc:    f7fffc16    ....    BL       binary_to_bcd_array ; 0xeec
        0x000016c0:    491b        .I      LDR      r1,[pc,#108] ; [0x1730] = 0x200001dd
        0x000016c2:    2205        ."      MOVS     r2,#5
        0x000016c4:    1f49        I.      SUBS     r1,r1,#5
        0x000016c6:    4640        @F      MOV      r0,r8
        0x000016c8:    f000fe2a    ..*.    BL       UART_Write ; 0x2320
        0x000016cc:    2203        ."      MOVS     r2,#3
        0x000016ce:    4917        .I      LDR      r1,[pc,#92] ; [0x172c] = 0x2000002c
        0x000016d0:    4640        @F      MOV      r0,r8
        0x000016d2:    f000fe25    ..%.    BL       UART_Write ; 0x2320
        0x000016d6:    4918        .I      LDR      r1,[pc,#96] ; [0x1738] = 0x20000526
        0x000016d8:    2209        ."      MOVS     r2,#9
        0x000016da:    3124        $1      ADDS     r1,r1,#0x24
        0x000016dc:    4640        @F      MOV      r0,r8
        0x000016de:    f000fe1f    ....    BL       UART_Write ; 0x2320
        0x000016e2:    f7fff808    ....    BL       read_collapse_hold ; 0x6f6
        0x000016e6:    f7fffc01    ....    BL       binary_to_bcd_array ; 0xeec
        0x000016ea:    4911        .I      LDR      r1,[pc,#68] ; [0x1730] = 0x200001dd
        0x000016ec:    2203        ."      MOVS     r2,#3
        0x000016ee:    1f49        I.      SUBS     r1,r1,#5
        0x000016f0:    4640        @F      MOV      r0,r8
        0x000016f2:    f000fe15    ....    BL       UART_Write ; 0x2320
        0x000016f6:    490e        .I      LDR      r1,[pc,#56] ; [0x1730] = 0x200001dd
        0x000016f8:    7027        'p      STRB     r7,[r4,#0]
        0x000016fa:    2201        ."      MOVS     r2,#1
        0x000016fc:    3915        .9      SUBS     r1,r1,#0x15
        0x000016fe:    4640        @F      MOV      r0,r8
        0x00001700:    f000fe0e    ....    BL       UART_Write ; 0x2320
        0x00001704:    78e8        .x      LDRB     r0,[r5,#3]
        0x00001706:    490a        .I      LDR      r1,[pc,#40] ; [0x1730] = 0x200001dd
        0x00001708:    7020         p      STRB     r0,[r4,#0]
        0x0000170a:    2201        ."      MOVS     r2,#1
        0x0000170c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000170e:    4640        @F      MOV      r0,r8
        0x00001710:    f000fe06    ....    BL       UART_Write ; 0x2320
        0x00001714:    7928        (y      LDRB     r0,[r5,#4]
        0x00001716:    4906        .I      LDR      r1,[pc,#24] ; [0x1730] = 0x200001dd
        0x00001718:    7020         p      STRB     r0,[r4,#0]
        0x0000171a:    2201        ."      MOVS     r2,#1
        0x0000171c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000171e:    4640        @F      MOV      r0,r8
        0x00001720:    f000fdfe    ....    BL       UART_Write ; 0x2320
        0x00001724:    7026        &p      STRB     r6,[r4,#0]
        0x00001726:    2201        ."      MOVS     r2,#1
        0x00001728:    4901        .I      LDR      r1,[pc,#4] ; [0x1730] = 0x200001dd
        0x0000172a:    e007        ..      B        0x173c ; print_page_weld_record + 1022
    $d
        0x0000172c:    2000002c    ,..     DCD    536870956
        0x00001730:    200001dd    ...     DCD    536871389
        0x00001734:    40071000    ...@    DCD    1074204672
        0x00001738:    20000526    &..     DCD    536872230
    $t
        0x0000173c:    3915        .9      SUBS     r1,r1,#0x15
        0x0000173e:    4640        @F      MOV      r0,r8
        0x00001740:    f000fdee    ....    BL       UART_Write ; 0x2320
        0x00001744:    2203        ."      MOVS     r2,#3
        0x00001746:    49fd        .I      LDR      r1,[pc,#1012] ; [0x1b3c] = 0x2000002c
        0x00001748:    4640        @F      MOV      r0,r8
        0x0000174a:    f000fde9    ....    BL       UART_Write ; 0x2320
        0x0000174e:    2209        ."      MOVS     r2,#9
        0x00001750:    49fb        .I      LDR      r1,[pc,#1004] ; [0x1b40] = 0x20000541
        0x00001752:    4640        @F      MOV      r0,r8
        0x00001754:    f000fde4    ....    BL       UART_Write ; 0x2320
        0x00001758:    f7feffd2    ....    BL       read_absolute_hold ; 0x700
        0x0000175c:    f7fffbc6    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001760:    2203        ."      MOVS     r2,#3
        0x00001762:    49f8        .I      LDR      r1,[pc,#992] ; [0x1b44] = 0x200001d8
        0x00001764:    4640        @F      MOV      r0,r8
        0x00001766:    f000fddb    ....    BL       UART_Write ; 0x2320
        0x0000176a:    49f6        .I      LDR      r1,[pc,#984] ; [0x1b44] = 0x200001d8
        0x0000176c:    7027        'p      STRB     r7,[r4,#0]
        0x0000176e:    2201        ."      MOVS     r2,#1
        0x00001770:    3910        .9      SUBS     r1,r1,#0x10
        0x00001772:    4640        @F      MOV      r0,r8
        0x00001774:    f000fdd4    ....    BL       UART_Write ; 0x2320
        0x00001778:    78e8        .x      LDRB     r0,[r5,#3]
        0x0000177a:    49f2        .I      LDR      r1,[pc,#968] ; [0x1b44] = 0x200001d8
        0x0000177c:    7020         p      STRB     r0,[r4,#0]
        0x0000177e:    2201        ."      MOVS     r2,#1
        0x00001780:    3910        .9      SUBS     r1,r1,#0x10
        0x00001782:    4640        @F      MOV      r0,r8
        0x00001784:    f000fdcc    ....    BL       UART_Write ; 0x2320
        0x00001788:    7928        (y      LDRB     r0,[r5,#4]
        0x0000178a:    49ee        .I      LDR      r1,[pc,#952] ; [0x1b44] = 0x200001d8
        0x0000178c:    7020         p      STRB     r0,[r4,#0]
        0x0000178e:    2201        ."      MOVS     r2,#1
        0x00001790:    3910        .9      SUBS     r1,r1,#0x10
        0x00001792:    4640        @F      MOV      r0,r8
        0x00001794:    f000fdc4    ....    BL       UART_Write ; 0x2320
        0x00001798:    49ea        .I      LDR      r1,[pc,#936] ; [0x1b44] = 0x200001d8
        0x0000179a:    7026        &p      STRB     r6,[r4,#0]
        0x0000179c:    2201        ."      MOVS     r2,#1
        0x0000179e:    3910        .9      SUBS     r1,r1,#0x10
        0x000017a0:    4640        @F      MOV      r0,r8
        0x000017a2:    f000fdbd    ....    BL       UART_Write ; 0x2320
        0x000017a6:    4640        @F      MOV      r0,r8
        0x000017a8:    e8bd41f0    ...A    POP      {r4-r8,lr}
        0x000017ac:    2203        ."      MOVS     r2,#3
        0x000017ae:    49e3        .I      LDR      r1,[pc,#908] ; [0x1b3c] = 0x2000002c
        0x000017b0:    f000bdb6    ....    B.W      UART_Write ; 0x2320
        0x000017b4:    2030        0       MOVS     r0,#0x30
        0x000017b6:    e62e        ..      B        0x1416 ; print_page_weld_record + 216
    print_page_head_test
        0x000017b8:    b510        ..      PUSH     {r4,lr}
        0x000017ba:    49e1        .I      LDR      r1,[pc,#900] ; [0x1b40] = 0x20000541
        0x000017bc:    4ce2        .L      LDR      r4,[pc,#904] ; [0x1b48] = 0x40071000
        0x000017be:    220c        ."      MOVS     r2,#0xc
        0x000017c0:    311b        .1      ADDS     r1,r1,#0x1b
        0x000017c2:    4620         F      MOV      r0,r4
        0x000017c4:    f000fdac    ....    BL       UART_Write ; 0x2320
        0x000017c8:    f7fefe93    ....    BL       read_amplitude_set_display ; 0x4f2
        0x000017cc:    f7fffb8e    ....    BL       binary_to_bcd_array ; 0xeec
        0x000017d0:    2205        ."      MOVS     r2,#5
        0x000017d2:    49dc        .I      LDR      r1,[pc,#880] ; [0x1b44] = 0x200001d8
        0x000017d4:    4620         F      MOV      r0,r4
        0x000017d6:    f000fda3    ....    BL       UART_Write ; 0x2320
        0x000017da:    2203        ."      MOVS     r2,#3
        0x000017dc:    49d7        .I      LDR      r1,[pc,#860] ; [0x1b3c] = 0x2000002c
        0x000017de:    4620         F      MOV      r0,r4
        0x000017e0:    f000fd9e    ....    BL       UART_Write ; 0x2320
        0x000017e4:    49d7        .I      LDR      r1,[pc,#860] ; [0x1b44] = 0x200001d8
        0x000017e6:    2207        ."      MOVS     r2,#7
        0x000017e8:    314b        K1      ADDS     r1,r1,#0x4b
        0x000017ea:    4620         F      MOV      r0,r4
        0x000017ec:    f000fd98    ....    BL       UART_Write ; 0x2320
        0x000017f0:    f7feff8b    ....    BL       read_freq_display ; 0x70a
        0x000017f4:    f7fffb7a    ..z.    BL       binary_to_bcd_array ; 0xeec
        0x000017f8:    2205        ."      MOVS     r2,#5
        0x000017fa:    49d2        .I      LDR      r1,[pc,#840] ; [0x1b44] = 0x200001d8
        0x000017fc:    4620         F      MOV      r0,r4
        0x000017fe:    f000fd8f    ....    BL       UART_Write ; 0x2320
        0x00001802:    2203        ."      MOVS     r2,#3
        0x00001804:    49cd        .I      LDR      r1,[pc,#820] ; [0x1b3c] = 0x2000002c
        0x00001806:    4620         F      MOV      r0,r4
        0x00001808:    f000fd8a    ....    BL       UART_Write ; 0x2320
        0x0000180c:    49cd        .I      LDR      r1,[pc,#820] ; [0x1b44] = 0x200001d8
        0x0000180e:    2207        ."      MOVS     r2,#7
        0x00001810:    3144        D1      ADDS     r1,r1,#0x44
        0x00001812:    4620         F      MOV      r0,r4
        0x00001814:    f000fd84    ....    BL       UART_Write ; 0x2320
        0x00001818:    f7feff48    ..H.    BL       read_power_read_display ; 0x6ac
        0x0000181c:    f7fffb66    ..f.    BL       binary_to_bcd_array ; 0xeec
        0x00001820:    2205        ."      MOVS     r2,#5
        0x00001822:    49c8        .I      LDR      r1,[pc,#800] ; [0x1b44] = 0x200001d8
        0x00001824:    4620         F      MOV      r0,r4
        0x00001826:    f000fd7b    ..{.    BL       UART_Write ; 0x2320
        0x0000182a:    4620         F      MOV      r0,r4
        0x0000182c:    e8bd4010    ...@    POP      {r4,lr}
        0x00001830:    2203        ."      MOVS     r2,#3
        0x00001832:    49c2        .I      LDR      r1,[pc,#776] ; [0x1b3c] = 0x2000002c
        0x00001834:    f000bd74    ..t.    B.W      UART_Write ; 0x2320
    print_page_early_after_trigger
        0x00001838:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x0000183c:    48c3        .H      LDR      r0,[pc,#780] ; [0x1b4c] = 0x2000003d
        0x0000183e:    4cc1        .L      LDR      r4,[pc,#772] ; [0x1b44] = 0x200001d8
        0x00001840:    4bc1        .K      LDR      r3,[pc,#772] ; [0x1b48] = 0x40071000
        0x00001842:    7800        .x      LDRB     r0,[r0,#0]
        0x00001844:    3c10        .<      SUBS     r4,r4,#0x10
        0x00001846:    2631        1&      MOVS     r6,#0x31
        0x00001848:    2730        0'      MOVS     r7,#0x30
        0x0000184a:    250a        .%      MOVS     r5,#0xa
        0x0000184c:    2805        .(      CMP      r0,#5
        0x0000184e:    f04f0211    O...    MOV      r2,#0x11
        0x00001852:    f5047168    ..hq    ADD      r1,r4,#0x3a0
        0x00001856:    4698        .F      MOV      r8,r3
        0x00001858:    4618        .F      MOV      r0,r3
        0x0000185a:    d058        X.      BEQ      0x190e ; print_page_early_after_trigger + 214
        0x0000185c:    f000fd60    ..`.    BL       UART_Write ; 0x2320
        0x00001860:    f7feff06    ....    BL       read_mode_after_stage_display ; 0x670
        0x00001864:    2805        .(      CMP      r0,#5
        0x00001866:    d07d        }.      BEQ      0x1964 ; print_page_early_after_trigger + 300
        0x00001868:    7027        'p      STRB     r7,[r4,#0]
        0x0000186a:    49b6        .I      LDR      r1,[pc,#728] ; [0x1b44] = 0x200001d8
        0x0000186c:    2201        ."      MOVS     r2,#1
        0x0000186e:    3910        .9      SUBS     r1,r1,#0x10
        0x00001870:    4644        DF      MOV      r4,r8
        0x00001872:    4640        @F      MOV      r0,r8
        0x00001874:    f000fd54    ..T.    BL       UART_Write ; 0x2320
        0x00001878:    2203        ."      MOVS     r2,#3
        0x0000187a:    49b0        .I      LDR      r1,[pc,#704] ; [0x1b3c] = 0x2000002c
        0x0000187c:    4620         F      MOV      r0,r4
        0x0000187e:    f000fd4f    ..O.    BL       UART_Write ; 0x2320
        0x00001882:    49af        .I      LDR      r1,[pc,#700] ; [0x1b40] = 0x20000541
        0x00001884:    220a        ."      MOVS     r2,#0xa
        0x00001886:    3138        81      ADDS     r1,r1,#0x38
        0x00001888:    4620         F      MOV      r0,r4
        0x0000188a:    f000fd49    ..I.    BL       UART_Write ; 0x2320
        0x0000188e:    f7fefeef    ....    BL       read_mode_after_stage_display ; 0x670
        0x00001892:    2805        .(      CMP      r0,#5
        0x00001894:    d07b        {.      BEQ      0x198e ; print_page_early_after_trigger + 342
        0x00001896:    f7fefeef    ....    BL       read_time_after_trigger_display ; 0x678
        0x0000189a:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x0000189e:    f7fffb25    ..%.    BL       binary_to_bcd_array ; 0xeec
        0x000018a2:    2205        ."      MOVS     r2,#5
        0x000018a4:    49a7        .I      LDR      r1,[pc,#668] ; [0x1b44] = 0x200001d8
        0x000018a6:    4620         F      MOV      r0,r4
        0x000018a8:    f000fd3a    ..:.    BL       UART_Write ; 0x2320
        0x000018ac:    2203        ."      MOVS     r2,#3
        0x000018ae:    49a3        .I      LDR      r1,[pc,#652] ; [0x1b3c] = 0x2000002c
        0x000018b0:    4620         F      MOV      r0,r4
        0x000018b2:    f000fd35    ..5.    BL       UART_Write ; 0x2320
        0x000018b6:    49a2        .I      LDR      r1,[pc,#648] ; [0x1b40] = 0x20000541
        0x000018b8:    220f        ."      MOVS     r2,#0xf
        0x000018ba:    3142        B1      ADDS     r1,r1,#0x42
        0x000018bc:    4620         F      MOV      r0,r4
        0x000018be:    f000fd2f    ../.    BL       UART_Write ; 0x2320
        0x000018c2:    f7fefed1    ....    BL       read_power_after_stage_display ; 0x668
        0x000018c6:    f7fffb11    ....    BL       binary_to_bcd_array ; 0xeec
        0x000018ca:    2205        ."      MOVS     r2,#5
        0x000018cc:    499d        .I      LDR      r1,[pc,#628] ; [0x1b44] = 0x200001d8
        0x000018ce:    4620         F      MOV      r0,r4
        0x000018d0:    f000fd26    ..&.    BL       UART_Write ; 0x2320
        0x000018d4:    2203        ."      MOVS     r2,#3
        0x000018d6:    4999        .I      LDR      r1,[pc,#612] ; [0x1b3c] = 0x2000002c
        0x000018d8:    4620         F      MOV      r0,r4
        0x000018da:    f000fd21    ..!.    BL       UART_Write ; 0x2320
        0x000018de:    4998        .I      LDR      r1,[pc,#608] ; [0x1b40] = 0x20000541
        0x000018e0:    2212        ."      MOVS     r2,#0x12
        0x000018e2:    3151        Q1      ADDS     r1,r1,#0x51
        0x000018e4:    4620         F      MOV      r0,r4
        0x000018e6:    f000fd1b    ....    BL       UART_Write ; 0x2320
        0x000018ea:    f7fefed7    ....    BL       read_time_on_after_stage_display ; 0x69c
        0x000018ee:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x000018f2:    f7fffafb    ....    BL       binary_to_bcd_array ; 0xeec
        0x000018f6:    2205        ."      MOVS     r2,#5
        0x000018f8:    4992        .I      LDR      r1,[pc,#584] ; [0x1b44] = 0x200001d8
        0x000018fa:    4620         F      MOV      r0,r4
        0x000018fc:    f000fd10    ....    BL       UART_Write ; 0x2320
        0x00001900:    4620         F      MOV      r0,r4
        0x00001902:    e8bd41f0    ...A    POP      {r4-r8,lr}
        0x00001906:    2203        ."      MOVS     r2,#3
        0x00001908:    498c        .I      LDR      r1,[pc,#560] ; [0x1b3c] = 0x2000002c
        0x0000190a:    f000bd09    ....    B.W      UART_Write ; 0x2320
        0x0000190e:    f000fd07    ....    BL       UART_Write ; 0x2320
        0x00001912:    f7fefe83    ....    BL       read_mode_early_stage_display ; 0x61c
        0x00001916:    2802        .(      CMP      r0,#2
        0x00001918:    d032        2.      BEQ      0x1980 ; print_page_early_after_trigger + 328
        0x0000191a:    7027        'p      STRB     r7,[r4,#0]
        0x0000191c:    4989        .I      LDR      r1,[pc,#548] ; [0x1b44] = 0x200001d8
        0x0000191e:    2201        ."      MOVS     r2,#1
        0x00001920:    3910        .9      SUBS     r1,r1,#0x10
        0x00001922:    4644        DF      MOV      r4,r8
        0x00001924:    4640        @F      MOV      r0,r8
        0x00001926:    f000fcfb    ....    BL       UART_Write ; 0x2320
        0x0000192a:    2203        ."      MOVS     r2,#3
        0x0000192c:    4983        .I      LDR      r1,[pc,#524] ; [0x1b3c] = 0x2000002c
        0x0000192e:    4620         F      MOV      r0,r4
        0x00001930:    f000fcf6    ....    BL       UART_Write ; 0x2320
        0x00001934:    4982        .I      LDR      r1,[pc,#520] ; [0x1b40] = 0x20000541
        0x00001936:    220a        ."      MOVS     r2,#0xa
        0x00001938:    3138        81      ADDS     r1,r1,#0x38
        0x0000193a:    4620         F      MOV      r0,r4
        0x0000193c:    f000fcf0    ....    BL       UART_Write ; 0x2320
        0x00001940:    f7fefe6c    ..l.    BL       read_mode_early_stage_display ; 0x61c
        0x00001944:    2802        .(      CMP      r0,#2
        0x00001946:    d01d        ..      BEQ      0x1984 ; print_page_early_after_trigger + 332
        0x00001948:    f7fefe6c    ..l.    BL       read_time_early_trigger_display ; 0x624
        0x0000194c:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x00001950:    f7fffacc    ....    BL       binary_to_bcd_array ; 0xeec
        0x00001954:    2205        ."      MOVS     r2,#5
        0x00001956:    497b        {I      LDR      r1,[pc,#492] ; [0x1b44] = 0x200001d8
        0x00001958:    4620         F      MOV      r0,r4
        0x0000195a:    f000fce1    ....    BL       UART_Write ; 0x2320
        0x0000195e:    2203        ."      MOVS     r2,#3
        0x00001960:    4976        vI      LDR      r1,[pc,#472] ; [0x1b3c] = 0x2000002c
        0x00001962:    e001        ..      B        0x1968 ; print_page_early_after_trigger + 304
        0x00001964:    e011        ..      B        0x198a ; print_page_early_after_trigger + 338
        0x00001966:    e012        ..      B        0x198e ; print_page_early_after_trigger + 342
        0x00001968:    4620         F      MOV      r0,r4
        0x0000196a:    f000fcd9    ....    BL       UART_Write ; 0x2320
        0x0000196e:    4974        tI      LDR      r1,[pc,#464] ; [0x1b40] = 0x20000541
        0x00001970:    220f        ."      MOVS     r2,#0xf
        0x00001972:    3142        B1      ADDS     r1,r1,#0x42
        0x00001974:    4620         F      MOV      r0,r4
        0x00001976:    f000fcd3    ....    BL       UART_Write ; 0x2320
        0x0000197a:    f7fefe4b    ..K.    BL       read_power_early_stage_display ; 0x614
        0x0000197e:    e7b8        ..      B        0x18f2 ; print_page_early_after_trigger + 186
        0x00001980:    7026        &p      STRB     r6,[r4,#0]
        0x00001982:    e7cb        ..      B        0x191c ; print_page_early_after_trigger + 228
        0x00001984:    f7fefe57    ..W.    BL       read_distance_early_trigger_display ; 0x636
        0x00001988:    e7e2        ..      B        0x1950 ; print_page_early_after_trigger + 280
        0x0000198a:    7026        &p      STRB     r6,[r4,#0]
        0x0000198c:    e76d        m.      B        0x186a ; print_page_early_after_trigger + 50
        0x0000198e:    f7fefe7c    ..|.    BL       read_distance_after_trigger_display ; 0x68a
        0x00001992:    e784        ..      B        0x189e ; print_page_early_after_trigger + 102
    print_page_head_diagnosis
        0x00001994:    b510        ..      PUSH     {r4,lr}
        0x00001996:    f7fefed4    ....    BL       read_head_sweep_display ; 0x742
        0x0000199a:    4c6b        kL      LDR      r4,[pc,#428] ; [0x1b48] = 0x40071000
        0x0000199c:    2801        .(      CMP      r0,#1
        0x0000199e:    d02f        /.      BEQ      0x1a00 ; print_page_head_diagnosis + 108
        0x000019a0:    4967        gI      LDR      r1,[pc,#412] ; [0x1b40] = 0x20000541
        0x000019a2:    2218        ."      MOVS     r2,#0x18
        0x000019a4:    3163        c1      ADDS     r1,r1,#0x63
        0x000019a6:    4620         F      MOV      r0,r4
        0x000019a8:    f000fcba    ....    BL       UART_Write ; 0x2320
        0x000019ac:    4965        eI      LDR      r1,[pc,#404] ; [0x1b44] = 0x200001d8
        0x000019ae:    2207        ."      MOVS     r2,#7
        0x000019b0:    3159        Y1      ADDS     r1,r1,#0x59
        0x000019b2:    4620         F      MOV      r0,r4
        0x000019b4:    f000fcb4    ....    BL       UART_Write ; 0x2320
        0x000019b8:    f7fefec9    ....    BL       read_resonance_frequency ; 0x74e
        0x000019bc:    f7fffa96    ....    BL       binary_to_bcd_array ; 0xeec
        0x000019c0:    2205        ."      MOVS     r2,#5
        0x000019c2:    4960        `I      LDR      r1,[pc,#384] ; [0x1b44] = 0x200001d8
        0x000019c4:    4620         F      MOV      r0,r4
        0x000019c6:    f000fcab    ....    BL       UART_Write ; 0x2320
        0x000019ca:    2203        ."      MOVS     r2,#3
        0x000019cc:    495b        [I      LDR      r1,[pc,#364] ; [0x1b3c] = 0x2000002c
        0x000019ce:    4620         F      MOV      r0,r4
        0x000019d0:    f000fca6    ....    BL       UART_Write ; 0x2320
        0x000019d4:    495b        [I      LDR      r1,[pc,#364] ; [0x1b44] = 0x200001d8
        0x000019d6:    2207        ."      MOVS     r2,#7
        0x000019d8:    3152        R1      ADDS     r1,r1,#0x52
        0x000019da:    4620         F      MOV      r0,r4
        0x000019dc:    f000fca0    ....    BL       UART_Write ; 0x2320
        0x000019e0:    f7fefeb2    ....    BL       read_anti_resonance_frequency ; 0x748
        0x000019e4:    f7fffa82    ....    BL       binary_to_bcd_array ; 0xeec
        0x000019e8:    2205        ."      MOVS     r2,#5
        0x000019ea:    4956        VI      LDR      r1,[pc,#344] ; [0x1b44] = 0x200001d8
        0x000019ec:    4620         F      MOV      r0,r4
        0x000019ee:    f000fc97    ....    BL       UART_Write ; 0x2320
        0x000019f2:    4620         F      MOV      r0,r4
        0x000019f4:    e8bd4010    ...@    POP      {r4,lr}
        0x000019f8:    2203        ."      MOVS     r2,#3
        0x000019fa:    4950        PI      LDR      r1,[pc,#320] ; [0x1b3c] = 0x2000002c
        0x000019fc:    f000bc90    ....    B.W      UART_Write ; 0x2320
        0x00001a00:    494f        OI      LDR      r1,[pc,#316] ; [0x1b40] = 0x20000541
        0x00001a02:    221a        ."      MOVS     r2,#0x1a
        0x00001a04:    317b        {1      ADDS     r1,r1,#0x7b
        0x00001a06:    e7ce        ..      B        0x19a6 ; print_page_head_diagnosis + 18
    display_to_mcu
        0x00001a08:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00001a0c:    4c50        PL      LDR      r4,[pc,#320] ; [0x1b50] = 0x20000050
        0x00001a0e:    2500        .%      MOVS     r5,#0
        0x00001a10:    78a7        .x      LDRB     r7,[r4,#2]
        0x00001a12:    2fff        ./      CMP      r7,#0xff
        0x00001a14:    d002        ..      BEQ      0x1a1c ; display_to_mcu + 20
        0x00001a16:    78e0        .x      LDRB     r0,[r4,#3]
        0x00001a18:    28ff        .(      CMP      r0,#0xff
        0x00001a1a:    d150        P.      BNE      0x1abe ; display_to_mcu + 182
        0x00001a1c:    484c        LH      LDR      r0,[pc,#304] ; [0x1b50] = 0x20000050
        0x00001a1e:    7821        !x      LDRB     r1,[r4,#0]
        0x00001a20:    f8b02001    ...     LDRH     r2,[r0,#1]
        0x00001a24:    7840        @x      LDRB     r0,[r0,#1]
        0x00001a26:    eb020382    ....    ADD      r3,r2,r2,LSL #2
        0x00001a2a:    eb020682    ....    ADD      r6,r2,r2,LSL #2
        0x00001a2e:    005b        [.      LSLS     r3,r3,#1
        0x00001a30:    00f6        ..      LSLS     r6,r6,#3
        0x00001a32:    29d1        .)      CMP      r1,#0xd1
        0x00001a34:    d07e        ~.      BEQ      0x1b34 ; display_to_mcu + 300
        0x00001a36:    dc1d        ..      BGT      0x1a74 ; display_to_mcu + 108
        0x00001a38:    29c7        .)      CMP      r1,#0xc7
        0x00001a3a:    d07c        |.      BEQ      0x1b36 ; display_to_mcu + 302
        0x00001a3c:    dc10        ..      BGT      0x1a60 ; display_to_mcu + 88
        0x00001a3e:    29c3        .)      CMP      r1,#0xc3
        0x00001a40:    d07a        z.      BEQ      0x1b38 ; display_to_mcu + 304
        0x00001a42:    dc06        ..      BGT      0x1a52 ; display_to_mcu + 74
        0x00001a44:    29aa        .)      CMP      r1,#0xaa
        0x00001a46:    d040        @.      BEQ      0x1aca ; display_to_mcu + 194
        0x00001a48:    29c0        .)      CMP      r1,#0xc0
        0x00001a4a:    d044        D.      BEQ      0x1ad6 ; display_to_mcu + 206
        0x00001a4c:    29c2        .)      CMP      r1,#0xc2
        0x00001a4e:    d133        3.      BNE      0x1ab8 ; display_to_mcu + 176
        0x00001a50:    e044        D.      B        0x1adc ; display_to_mcu + 212
        0x00001a52:    29c4        .)      CMP      r1,#0xc4
        0x00001a54:    d071        q.      BEQ      0x1b3a ; display_to_mcu + 306
        0x00001a56:    29c5        .)      CMP      r1,#0xc5
        0x00001a58:    d07c        |.      BEQ      0x1b54 ; display_to_mcu + 332
        0x00001a5a:    29c6        .)      CMP      r1,#0xc6
        0x00001a5c:    d12c        ,.      BNE      0x1ab8 ; display_to_mcu + 176
        0x00001a5e:    e09c        ..      B        0x1b9a ; display_to_mcu + 402
        0x00001a60:    39c8        .9      SUBS     r1,r1,#0xc8
        0x00001a62:    2909        .)      CMP      r1,#9
        0x00001a64:    d228        (.      BCS      0x1ab8 ; display_to_mcu + 176
        0x00001a66:    e8dff001    ....    TBB      [pc,r1]
    $d
        0x00001a6a:    a4b1        ..      DCW    42161
        0x00001a6c:    bc2727ad    .''.    DCD    3156682669
        0x00001a70:    00c0a7b9    ....    DCD    12625849
    $t
        0x00001a74:    29e2        .)      CMP      r1,#0xe2
        0x00001a76:    d06e        n.      BEQ      0x1b56 ; display_to_mcu + 334
        0x00001a78:    dc10        ..      BGT      0x1a9c ; display_to_mcu + 148
        0x00001a7a:    29d5        .)      CMP      r1,#0xd5
        0x00001a7c:    d06c        l.      BEQ      0x1b58 ; display_to_mcu + 336
        0x00001a7e:    dc06        ..      BGT      0x1a8e ; display_to_mcu + 134
        0x00001a80:    29d2        .)      CMP      r1,#0xd2
        0x00001a82:    d06a        j.      BEQ      0x1b5a ; display_to_mcu + 338
        0x00001a84:    29d3        .)      CMP      r1,#0xd3
        0x00001a86:    d069        i.      BEQ      0x1b5c ; display_to_mcu + 340
        0x00001a88:    29d4        .)      CMP      r1,#0xd4
        0x00001a8a:    d115        ..      BNE      0x1ab8 ; display_to_mcu + 176
        0x00001a8c:    e0bc        ..      B        0x1c08 ; display_to_mcu + 512
        0x00001a8e:    29d6        .)      CMP      r1,#0xd6
        0x00001a90:    d070        p.      BEQ      0x1b74 ; display_to_mcu + 364
        0x00001a92:    29e0        .)      CMP      r1,#0xe0
        0x00001a94:    d06f        o.      BEQ      0x1b76 ; display_to_mcu + 366
        0x00001a96:    29e1        .)      CMP      r1,#0xe1
        0x00001a98:    d10e        ..      BNE      0x1ab8 ; display_to_mcu + 176
        0x00001a9a:    e0c6        ..      B        0x1c2a ; display_to_mcu + 546
        0x00001a9c:    29e6        .)      CMP      r1,#0xe6
        0x00001a9e:    d06b        k.      BEQ      0x1b78 ; display_to_mcu + 368
        0x00001aa0:    dc06        ..      BGT      0x1ab0 ; display_to_mcu + 168
        0x00001aa2:    29e3        .)      CMP      r1,#0xe3
        0x00001aa4:    d069        i.      BEQ      0x1b7a ; display_to_mcu + 370
        0x00001aa6:    29e4        .)      CMP      r1,#0xe4
        0x00001aa8:    d068        h.      BEQ      0x1b7c ; display_to_mcu + 372
        0x00001aaa:    29e5        .)      CMP      r1,#0xe5
        0x00001aac:    d104        ..      BNE      0x1ab8 ; display_to_mcu + 176
        0x00001aae:    e0ce        ..      B        0x1c4e ; display_to_mcu + 582
        0x00001ab0:    29e7        .)      CMP      r1,#0xe7
        0x00001ab2:    d070        p.      BEQ      0x1b96 ; display_to_mcu + 398
        0x00001ab4:    29f0        .)      CMP      r1,#0xf0
        0x00001ab6:    d06f        o.      BEQ      0x1b98 ; display_to_mcu + 400
        0x00001ab8:    4822        "H      LDR      r0,[pc,#136] ; [0x1b44] = 0x200001d8
        0x00001aba:    3810        .8      SUBS     r0,r0,#0x10
        0x00001abc:    60c5        .`      STR      r5,[r0,#0xc]
        0x00001abe:    7025        %p      STRB     r5,[r4,#0]
        0x00001ac0:    7065        ep      STRB     r5,[r4,#1]
        0x00001ac2:    70a5        .p      STRB     r5,[r4,#2]
        0x00001ac4:    70e5        .p      STRB     r5,[r4,#3]
        0x00001ac6:    e8bd81f0    ....    POP      {r4-r8,pc}
        0x00001aca:    4920         I      LDR      r1,[pc,#128] ; [0x1b4c] = 0x2000003d
        0x00001acc:    7008        .p      STRB     r0,[r1,#0]
        0x00001ace:    2001        .       MOVS     r0,#1
        0x00001ad0:    f7fefe4c    ..L.    BL       write_entered_main_page ; 0x76c
        0x00001ad4:    e7f3        ..      B        0x1abe ; display_to_mcu + 182
        0x00001ad6:    f7fefd00    ....    BL       write_amplitude_set ; 0x4da
        0x00001ada:    e7f0        ..      B        0x1abe ; display_to_mcu + 182
        0x00001adc:    f7fefd16    ....    BL       write_mode_set ; 0x50c
        0x00001ae0:    7860        `x      LDRB     r0,[r4,#1]
        0x00001ae2:    2801        .(      CMP      r0,#1
        0x00001ae4:    d106        ..      BNE      0x1af4 ; display_to_mcu + 236
        0x00001ae6:    f7fefd55    ..U.    BL       read_stage2_mode_address_display ; 0x594
        0x00001aea:    2803        .(      CMP      r0,#3
        0x00001aec:    d002        ..      BEQ      0x1af4 ; display_to_mcu + 236
        0x00001aee:    2000        .       MOVS     r0,#0
        0x00001af0:    f7fefd4c    ..L.    BL       write_stage2_mode_address_set ; 0x58c
        0x00001af4:    7860        `x      LDRB     r0,[r4,#1]
        0x00001af6:    2802        .(      CMP      r0,#2
        0x00001af8:    d106        ..      BNE      0x1b08 ; display_to_mcu + 256
        0x00001afa:    f7fefd4b    ..K.    BL       read_stage2_mode_address_display ; 0x594
        0x00001afe:    2804        .(      CMP      r0,#4
        0x00001b00:    d002        ..      BEQ      0x1b08 ; display_to_mcu + 256
        0x00001b02:    2000        .       MOVS     r0,#0
        0x00001b04:    f7fefd42    ..B.    BL       write_stage2_mode_address_set ; 0x58c
        0x00001b08:    7860        `x      LDRB     r0,[r4,#1]
        0x00001b0a:    2803        .(      CMP      r0,#3
        0x00001b0c:    d102        ..      BNE      0x1b14 ; display_to_mcu + 268
        0x00001b0e:    2000        .       MOVS     r0,#0
        0x00001b10:    f7fefd3c    ..<.    BL       write_stage2_mode_address_set ; 0x58c
        0x00001b14:    7860        `x      LDRB     r0,[r4,#1]
        0x00001b16:    2804        .(      CMP      r0,#4
        0x00001b18:    d106        ..      BNE      0x1b28 ; display_to_mcu + 288
        0x00001b1a:    f7fefd3b    ..;.    BL       read_stage2_mode_address_display ; 0x594
        0x00001b1e:    2805        .(      CMP      r0,#5
        0x00001b20:    d002        ..      BEQ      0x1b28 ; display_to_mcu + 288
        0x00001b22:    2000        .       MOVS     r0,#0
        0x00001b24:    f7fefd32    ..2.    BL       write_stage2_mode_address_set ; 0x58c
        0x00001b28:    7860        `x      LDRB     r0,[r4,#1]
        0x00001b2a:    2805        .(      CMP      r0,#5
        0x00001b2c:    d1c7        ..      BNE      0x1abe ; display_to_mcu + 182
        0x00001b2e:    f7fefd31    ..1.    BL       read_stage2_mode_address_display ; 0x594
        0x00001b32:    e014        ..      B        0x1b5e ; display_to_mcu + 342
        0x00001b34:    e05d        ].      B        0x1bf2 ; display_to_mcu + 490
        0x00001b36:    e038        8.      B        0x1baa ; display_to_mcu + 418
        0x00001b38:    e014        ..      B        0x1b64 ; display_to_mcu + 348
        0x00001b3a:    e020         .      B        0x1b7e ; display_to_mcu + 374
    $d
        0x00001b3c:    2000002c    ,..     DCD    536870956
        0x00001b40:    20000541    A..     DCD    536872257
        0x00001b44:    200001d8    ...     DCD    536871384
        0x00001b48:    40071000    ...@    DCD    1074204672
        0x00001b4c:    2000003d    =..     DCD    536870973
        0x00001b50:    20000050    P..     DCD    536870992
    $t
        0x00001b54:    e01b        ..      B        0x1b8e ; display_to_mcu + 390
        0x00001b56:    e06c        l.      B        0x1c32 ; display_to_mcu + 554
        0x00001b58:    e05b        [.      B        0x1c12 ; display_to_mcu + 522
        0x00001b5a:    e04d        M.      B        0x1bf8 ; display_to_mcu + 496
        0x00001b5c:    e04f        O.      B        0x1bfe ; display_to_mcu + 502
        0x00001b5e:    2806        .(      CMP      r0,#6
        0x00001b60:    d145        E.      BNE      0x1bee ; display_to_mcu + 486
        0x00001b62:    e7ac        ..      B        0x1abe ; display_to_mcu + 182
        0x00001b64:    4618        .F      MOV      r0,r3
        0x00001b66:    f7fefcde    ....    BL       write_time_set_stage_one_set ; 0x526
        0x00001b6a:    f7fefd13    ....    BL       read_stage2_mode_address_display ; 0x594
        0x00001b6e:    2803        .(      CMP      r0,#3
        0x00001b70:    d13d        =.      BNE      0x1bee ; display_to_mcu + 486
        0x00001b72:    e7a4        ..      B        0x1abe ; display_to_mcu + 182
        0x00001b74:    e052        R.      B        0x1c1c ; display_to_mcu + 532
        0x00001b76:    e078        x.      B        0x1c6a ; display_to_mcu + 610
        0x00001b78:    e070        p.      B        0x1c5c ; display_to_mcu + 596
        0x00001b7a:    e061        a.      B        0x1c40 ; display_to_mcu + 568
        0x00001b7c:    e063        c.      B        0x1c46 ; display_to_mcu + 574
        0x00001b7e:    4610        .F      MOV      r0,r2
        0x00001b80:    f7fefccb    ....    BL       write_distance_relative_set ; 0x51a
        0x00001b84:    f7fefd06    ....    BL       read_stage2_mode_address_display ; 0x594
        0x00001b88:    2804        .(      CMP      r0,#4
        0x00001b8a:    d130        0.      BNE      0x1bee ; display_to_mcu + 486
        0x00001b8c:    e797        ..      B        0x1abe ; display_to_mcu + 182
        0x00001b8e:    4610        .F      MOV      r0,r2
        0x00001b90:    f7fefcbf    ....    BL       write_distance_absolute_set ; 0x512
        0x00001b94:    e793        ..      B        0x1abe ; display_to_mcu + 182
        0x00001b96:    e064        d.      B        0x1c62 ; display_to_mcu + 602
        0x00001b98:    e011        ..      B        0x1bbe ; display_to_mcu + 438
        0x00001b9a:    4630        0F      MOV      r0,r6
        0x00001b9c:    f7fefcc6    ....    BL       write_power_stage_one_set ; 0x52c
        0x00001ba0:    f7fefcf8    ....    BL       read_stage2_mode_address_display ; 0x594
        0x00001ba4:    2805        .(      CMP      r0,#5
        0x00001ba6:    d122        ".      BNE      0x1bee ; display_to_mcu + 486
        0x00001ba8:    e789        ..      B        0x1abe ; display_to_mcu + 182
        0x00001baa:    4610        .F      MOV      r0,r2
        0x00001bac:    f7fefcb8    ....    BL       write_energy_set ; 0x520
        0x00001bb0:    e7bd        ..      B        0x1b2e ; display_to_mcu + 294
        0x00001bb2:    f7fefc8f    ....    BL       write_amplitude_head_test_set ; 0x4d4
        0x00001bb6:    e782        ..      B        0x1abe ; display_to_mcu + 182
        0x00001bb8:    f7fefdc0    ....    BL       write_head_sweep_set ; 0x73c
        0x00001bbc:    e77f        ..      B        0x1abe ; display_to_mcu + 182
        0x00001bbe:    f7fefdcc    ....    BL       write_button_test ; 0x75a
        0x00001bc2:    e77c        |.      B        0x1abe ; display_to_mcu + 182
        0x00001bc4:    4610        .F      MOV      r0,r2
        0x00001bc6:    f7fefc8e    ....    BL       write_force_set ; 0x4e6
        0x00001bca:    e778        x.      B        0x1abe ; display_to_mcu + 182
        0x00001bcc:    0239        9.      LSLS     r1,r7,#8
        0x00001bce:    eb000080    ....    ADD      r0,r0,r0,LSL #2
        0x00001bd2:    ea410040    A.@.    ORR      r0,r1,r0,LSL #1
        0x00001bd6:    f7fefc89    ....    BL       write_hold_time_set ; 0x4ec
        0x00001bda:    e770        p.      B        0x1abe ; display_to_mcu + 182
        0x00001bdc:    f7fefdc3    ....    BL       write_head_up_set ; 0x766
        0x00001be0:    e76d        m.      B        0x1abe ; display_to_mcu + 182
        0x00001be2:    4618        .F      MOV      r0,r3
        0x00001be4:    f7fefc7c    ..|.    BL       write_timeout_set ; 0x4e0
        0x00001be8:    e769        i.      B        0x1abe ; display_to_mcu + 182
        0x00001bea:    2800        .(      CMP      r0,#0
        0x00001bec:    d1b9        ..      BNE      0x1b62 ; display_to_mcu + 346
        0x00001bee:    2000        .       MOVS     r0,#0
        0x00001bf0:    e018        ..      B        0x1c24 ; display_to_mcu + 540
        0x00001bf2:    f7fefcb5    ....    BL       write_amplitudeA_set_stage2 ; 0x560
        0x00001bf6:    e762        b.      B        0x1abe ; display_to_mcu + 182
        0x00001bf8:    f7fefcb5    ....    BL       write_amplitudeB_set_stage2 ; 0x566
        0x00001bfc:    e75f        _.      B        0x1abe ; display_to_mcu + 182
        0x00001bfe:    4618        .F      MOV      r0,r3
        0x00001c00:    f7fefcc0    ....    BL       write_time_set_stage2 ; 0x584
        0x00001c04:    2003        .       MOVS     r0,#3
        0x00001c06:    e00d        ..      B        0x1c24 ; display_to_mcu + 540
        0x00001c08:    4610        .F      MOV      r0,r2
        0x00001c0a:    f7fefcaf    ....    BL       write_distance_set_stage2 ; 0x56c
        0x00001c0e:    2004        .       MOVS     r0,#4
        0x00001c10:    e008        ..      B        0x1c24 ; display_to_mcu + 540
        0x00001c12:    4630        0F      MOV      r0,r6
        0x00001c14:    f7fefcae    ....    BL       write_power_set_stage2 ; 0x574
        0x00001c18:    2005        .       MOVS     r0,#5
        0x00001c1a:    e003        ..      B        0x1c24 ; display_to_mcu + 540
        0x00001c1c:    4610        .F      MOV      r0,r2
        0x00001c1e:    f7fefcad    ....    BL       write_energy_set_stage2 ; 0x57c
        0x00001c22:    2006        .       MOVS     r0,#6
        0x00001c24:    f7fefcb2    ....    BL       write_stage2_mode_address_set ; 0x58c
        0x00001c28:    e749        I.      B        0x1abe ; display_to_mcu + 182
        0x00001c2a:    4618        .F      MOV      r0,r3
        0x00001c2c:    f7fefcec    ....    BL       write_time_early_trigger_set ; 0x608
        0x00001c30:    e02b        +.      B        0x1c8a ; display_to_mcu + 642
        0x00001c32:    4610        .F      MOV      r0,r2
        0x00001c34:    f7fefceb    ....    BL       write_distance_early_trigger_set ; 0x60e
        0x00001c38:    e029        ).      B        0x1c8e ; display_to_mcu + 646
        0x00001c3a:    f7fefce1    ....    BL       write_mode_early_stage_set ; 0x600
        0x00001c3e:    e73e        >.      B        0x1abe ; display_to_mcu + 182
        0x00001c40:    f7fefcdb    ....    BL       write_power_early_stage_set ; 0x5fa
        0x00001c44:    e73b        ;.      B        0x1abe ; display_to_mcu + 182
        0x00001c46:    4618        .F      MOV      r0,r3
        0x00001c48:    f7fefd05    ....    BL       write_time_after_trigger_set ; 0x656
        0x00001c4c:    e023        #.      B        0x1c96 ; display_to_mcu + 654
        0x00001c4e:    4610        .F      MOV      r0,r2
        0x00001c50:    f7fefd04    ....    BL       write_distance_after_trigger_set ; 0x65c
        0x00001c54:    e015        ..      B        0x1c82 ; display_to_mcu + 634
        0x00001c56:    f7fefcfa    ....    BL       write_mode_after_stage_set ; 0x64e
        0x00001c5a:    e730        0.      B        0x1abe ; display_to_mcu + 182
        0x00001c5c:    f7fefcf4    ....    BL       write_power_after_stage_set ; 0x648
        0x00001c60:    e72d        -.      B        0x1abe ; display_to_mcu + 182
        0x00001c62:    4618        .F      MOV      r0,r3
        0x00001c64:    f7fefcfd    ....    BL       write_time_on_after_stage_set ; 0x662
        0x00001c68:    e729        ).      B        0x1abe ; display_to_mcu + 182
        0x00001c6a:    2801        .(      CMP      r0,#1
        0x00001c6c:    d00b        ..      BEQ      0x1c86 ; display_to_mcu + 638
        0x00001c6e:    2802        .(      CMP      r0,#2
        0x00001c70:    d00b        ..      BEQ      0x1c8a ; display_to_mcu + 642
        0x00001c72:    2803        .(      CMP      r0,#3
        0x00001c74:    d00b        ..      BEQ      0x1c8e ; display_to_mcu + 646
        0x00001c76:    2804        .(      CMP      r0,#4
        0x00001c78:    d00b        ..      BEQ      0x1c92 ; display_to_mcu + 650
        0x00001c7a:    2805        .(      CMP      r0,#5
        0x00001c7c:    d00b        ..      BEQ      0x1c96 ; display_to_mcu + 654
        0x00001c7e:    2806        .(      CMP      r0,#6
        0x00001c80:    d184        ..      BNE      0x1b8c ; display_to_mcu + 388
        0x00001c82:    2005        .       MOVS     r0,#5
        0x00001c84:    e7e7        ..      B        0x1c56 ; display_to_mcu + 590
        0x00001c86:    2000        .       MOVS     r0,#0
        0x00001c88:    e7d7        ..      B        0x1c3a ; display_to_mcu + 562
        0x00001c8a:    2001        .       MOVS     r0,#1
        0x00001c8c:    e7d5        ..      B        0x1c3a ; display_to_mcu + 562
        0x00001c8e:    2002        .       MOVS     r0,#2
        0x00001c90:    e7d3        ..      B        0x1c3a ; display_to_mcu + 562
        0x00001c92:    2000        .       MOVS     r0,#0
        0x00001c94:    e7df        ..      B        0x1c56 ; display_to_mcu + 590
        0x00001c96:    2004        .       MOVS     r0,#4
        0x00001c98:    e7dd        ..      B        0x1c56 ; display_to_mcu + 590
        0x00001c9a:    0000        ..      MOVS     r0,r0
    .text
    Hard_Fault_Handler
    __tagsym$$used
        0x00001c9c:    4604        .F      MOV      r4,r0
        0x00001c9e:    a01f        ..      ADR      r0,{pc}+0x7e ; 0x1d1c
        0x00001ca0:    f000fca8    ....    BL       __0printf$5 ; 0x25f4
        0x00001ca4:    4620         F      MOV      r0,r4
        0x00001ca6:    f000f807    ....    BL       stackDump ; 0x1cb8
        0x00001caa:    e7fe        ..      B        0x1caa ; Hard_Fault_Handler + 14
    fputc
        0x00001cac:    b510        ..      PUSH     {r4,lr}
        0x00001cae:    4604        .F      MOV      r4,r0
        0x00001cb0:    f000f826    ..&.    BL       SendChar ; 0x1d00
        0x00001cb4:    4620         F      MOV      r0,r4
        0x00001cb6:    bd10        ..      POP      {r4,pc}
    stackDump
        0x00001cb8:    b510        ..      PUSH     {r4,lr}
        0x00001cba:    4604        .F      MOV      r4,r0
        0x00001cbc:    6801        .h      LDR      r1,[r0,#0]
        0x00001cbe:    a01d        ..      ADR      r0,{pc}+0x76 ; 0x1d34
        0x00001cc0:    f000fc98    ....    BL       __0printf$5 ; 0x25f4
        0x00001cc4:    a01e        ..      ADR      r0,{pc}+0x7c ; 0x1d40
        0x00001cc6:    6861        ah      LDR      r1,[r4,#4]
        0x00001cc8:    f000fc94    ....    BL       __0printf$5 ; 0x25f4
        0x00001ccc:    a01f        ..      ADR      r0,{pc}+0x80 ; 0x1d4c
        0x00001cce:    68a1        .h      LDR      r1,[r4,#8]
        0x00001cd0:    f000fc90    ....    BL       __0printf$5 ; 0x25f4
        0x00001cd4:    a020         .      ADR      r0,{pc}+0x84 ; 0x1d58
        0x00001cd6:    68e1        .h      LDR      r1,[r4,#0xc]
        0x00001cd8:    f000fc8c    ....    BL       __0printf$5 ; 0x25f4
        0x00001cdc:    a021        !.      ADR      r0,{pc}+0x88 ; 0x1d64
        0x00001cde:    6921        !i      LDR      r1,[r4,#0x10]
        0x00001ce0:    f000fc88    ....    BL       __0printf$5 ; 0x25f4
        0x00001ce4:    a022        ".      ADR      r0,{pc}+0x8c ; 0x1d70
        0x00001ce6:    6961        ai      LDR      r1,[r4,#0x14]
        0x00001ce8:    f000fc84    ....    BL       __0printf$5 ; 0x25f4
        0x00001cec:    a023        #.      ADR      r0,{pc}+0x90 ; 0x1d7c
        0x00001cee:    69a1        .i      LDR      r1,[r4,#0x18]
        0x00001cf0:    f000fc80    ....    BL       __0printf$5 ; 0x25f4
        0x00001cf4:    69e1        .i      LDR      r1,[r4,#0x1c]
        0x00001cf6:    e8bd4010    ...@    POP      {r4,lr}
        0x00001cfa:    a023        #.      ADR      r0,{pc}+0x8e ; 0x1d88
        0x00001cfc:    f000bc7a    ..z.    B.W      __0printf$5 ; 0x25f4
    SendChar
        0x00001d00:    4924        $I      LDR      r1,[pc,#144] ; [0x1d94] = 0x40070000
        0x00001d02:    698a        .i      LDR      r2,[r1,#0x18]
        0x00001d04:    0212        ..      LSLS     r2,r2,#8
        0x00001d06:    d4fc        ..      BMI      0x1d02 ; SendChar + 2
        0x00001d08:    280a        .(      CMP      r0,#0xa
        0x00001d0a:    d104        ..      BNE      0x1d16 ; SendChar + 22
        0x00001d0c:    220d        ."      MOVS     r2,#0xd
        0x00001d0e:    600a        .`      STR      r2,[r1,#0]
        0x00001d10:    698a        .i      LDR      r2,[r1,#0x18]
        0x00001d12:    0212        ..      LSLS     r2,r2,#8
        0x00001d14:    d4fc        ..      BMI      0x1d10 ; SendChar + 16
        0x00001d16:    6008        .`      STR      r0,[r1,#0]
        0x00001d18:    4770        pG      BX       lr
    $d
        0x00001d1a:    0000        ..      DCW    0
        0x00001d1c:    48206e49    In H    DCD    1210084937
        0x00001d20:    20647261    ard     DCD    543453793
        0x00001d24:    6c756146    Faul    DCD    1819631942
        0x00001d28:    61482074    t Ha    DCD    1632116852
        0x00001d2c:    656c646e    ndle    DCD    1701602414
        0x00001d30:    00000a72    r...    DCD    2674
        0x00001d34:    20203072    r0      DCD    538980466
        0x00001d38:    7830203d    = 0x    DCD    2016419901
        0x00001d3c:    000a7825    %x..    DCD    686117
        0x00001d40:    20203172    r1      DCD    538980722
        0x00001d44:    7830203d    = 0x    DCD    2016419901
        0x00001d48:    000a7825    %x..    DCD    686117
        0x00001d4c:    20203272    r2      DCD    538980978
        0x00001d50:    7830203d    = 0x    DCD    2016419901
        0x00001d54:    000a7825    %x..    DCD    686117
        0x00001d58:    20203372    r3      DCD    538981234
        0x00001d5c:    7830203d    = 0x    DCD    2016419901
        0x00001d60:    000a7825    %x..    DCD    686117
        0x00001d64:    20323172    r12     DCD    540160370
        0x00001d68:    7830203d    = 0x    DCD    2016419901
        0x00001d6c:    000a7825    %x..    DCD    686117
        0x00001d70:    2020726c    lr      DCD    538997356
        0x00001d74:    7830203d    = 0x    DCD    2016419901
        0x00001d78:    000a7825    %x..    DCD    686117
        0x00001d7c:    20206370    pc      DCD    538993520
        0x00001d80:    7830203d    = 0x    DCD    2016419901
        0x00001d84:    000a7825    %x..    DCD    686117
        0x00001d88:    20727370    psr     DCD    544371568
        0x00001d8c:    7830203d    = 0x    DCD    2016419901
        0x00001d90:    000a7825    %x..    DCD    686117
        0x00001d94:    40070000    ...@    DCD    1074200576
    $t
    .text
    CLK_SetModuleClock
        0x00001d98:    b5f0        ..      PUSH     {r4-r7,lr}
        0x00001d9a:    f4103f7f    ...?    TST      r0,#0x3fc00
        0x00001d9e:    d02e        ..      BEQ      0x1dfe ; CLK_SetModuleClock + 102
        0x00001da0:    f04f4380    O..C    MOV      r3,#0x40000000
        0x00001da4:    f8d331f4    ...1    LDR      r3,[r3,#0x1f4]
        0x00001da8:    f8dfc3e8    ....    LDR      r12,[pc,#1000] ; [0x2194] = 0x4000022c
        0x00001dac:    b2df        ..      UXTB     r7,r3
        0x00001dae:    4bf9        .K      LDR      r3,[pc,#996] ; [0x2194] = 0x4000022c
        0x00001db0:    f3c04481    ...D    UBFX     r4,r0,#18,#2
        0x00001db4:    3b0c        .;      SUBS     r3,r3,#0xc
        0x00001db6:    ea6f4590    o..E    MVN      r5,r0,LSR #18
        0x00001dba:    f10c0604    ....    ADD      r6,r12,#4
        0x00001dbe:    eb030384    ....    ADD      r3,r3,r4,LSL #2
        0x00001dc2:    2f01        ./      CMP      r7,#1
        0x00001dc4:    d002        ..      BEQ      0x1dcc ; CLK_SetModuleClock + 52
        0x00001dc6:    2c02        .,      CMP      r4,#2
        0x00001dc8:    d00d        ..      BEQ      0x1de6 ; CLK_SetModuleClock + 78
        0x00001dca:    e001        ..      B        0x1dd0 ; CLK_SetModuleClock + 56
        0x00001dcc:    2c02        .,      CMP      r4,#2
        0x00001dce:    d002        ..      BEQ      0x1dd6 ; CLK_SetModuleClock + 62
        0x00001dd0:    07ac        ..      LSLS     r4,r5,#30
        0x00001dd2:    d00a        ..      BEQ      0x1dea ; CLK_SetModuleClock + 82
        0x00001dd4:    e00a        ..      B        0x1dec ; CLK_SetModuleClock + 84
        0x00001dd6:    43c3        .C      MVNS     r3,r0
        0x00001dd8:    06dc        ..      LSLS     r4,r3,#27
        0x00001dda:    4bef        .K      LDR      r3,[pc,#956] ; [0x2198] = 0x40000228
        0x00001ddc:    d006        ..      BEQ      0x1dec ; CLK_SetModuleClock + 84
        0x00001dde:    f000041f    ....    AND      r4,r0,#0x1f
        0x00001de2:    2c1d        .,      CMP      r4,#0x1d
        0x00001de4:    d002        ..      BEQ      0x1dec ; CLK_SetModuleClock + 84
        0x00001de6:    4663        cF      MOV      r3,r12
        0x00001de8:    e000        ..      B        0x1dec ; CLK_SetModuleClock + 84
        0x00001dea:    4633        3F      MOV      r3,r6
        0x00001dec:    681c        .h      LDR      r4,[r3,#0]
        0x00001dee:    f3c02587    ...%    UBFX     r5,r0,#10,#8
        0x00001df2:    f3c01644    ..D.    UBFX     r6,r0,#5,#5
        0x00001df6:    40b5        .@      LSLS     r5,r5,r6
        0x00001df8:    43ac        .C      BICS     r4,r4,r5
        0x00001dfa:    4314        .C      ORRS     r4,r4,r2
        0x00001dfc:    601c        .`      STR      r4,[r3,#0]
        0x00001dfe:    0e42        B.      LSRS     r2,r0,#25
        0x00001e00:    0752        R.      LSLS     r2,r2,#29
        0x00001e02:    d00e        ..      BEQ      0x1e22 ; CLK_SetModuleClock + 138
        0x00001e04:    4be4        .K      LDR      r3,[pc,#912] ; [0x2198] = 0x40000228
        0x00001e06:    f3c07201    ...r    UBFX     r2,r0,#28,#2
        0x00001e0a:    3b18        .;      SUBS     r3,r3,#0x18
        0x00001e0c:    eb030282    ....    ADD      r2,r3,r2,LSL #2
        0x00001e10:    6813        .h      LDR      r3,[r2,#0]
        0x00001e12:    f3c06442    ..Bd    UBFX     r4,r0,#25,#3
        0x00001e16:    f3c05004    ...P    UBFX     r0,r0,#20,#5
        0x00001e1a:    4084        .@      LSLS     r4,r4,r0
        0x00001e1c:    43a3        .C      BICS     r3,r3,r4
        0x00001e1e:    430b        .C      ORRS     r3,r3,r1
        0x00001e20:    6013        .`      STR      r3,[r2,#0]
        0x00001e22:    bdf0        ..      POP      {r4-r7,pc}
    CLK_EnableModuleClock
        0x00001e24:    f000021f    ....    AND      r2,r0,#0x1f
        0x00001e28:    2101        .!      MOVS     r1,#1
        0x00001e2a:    4091        .@      LSLS     r1,r1,r2
        0x00001e2c:    4ada        .J      LDR      r2,[pc,#872] ; [0x2198] = 0x40000228
        0x00001e2e:    3a24        $:      SUBS     r2,r2,#0x24
        0x00001e30:    0f80        ..      LSRS     r0,r0,#30
        0x00001e32:    eb020080    ....    ADD      r0,r2,r0,LSL #2
        0x00001e36:    6802        .h      LDR      r2,[r0,#0]
        0x00001e38:    430a        .C      ORRS     r2,r2,r1
        0x00001e3a:    6002        .`      STR      r2,[r0,#0]
        0x00001e3c:    4770        pG      BX       lr
    CLK_GetPCLK0Freq
        0x00001e3e:    b510        ..      PUSH     {r4,lr}
        0x00001e40:    f7fef9f2    ....    BL       SystemCoreClockUpdate ; 0x228
        0x00001e44:    f04f4180    O..A    MOV      r1,#0x40000000
        0x00001e48:    f8d10234    ..4.    LDR      r0,[r1,#0x234]
        0x00001e4c:    0742        B.      LSLS     r2,r0,#29
        0x00001e4e:    48d3        .H      LDR      r0,[pc,#844] ; [0x219c] = 0x20000000
        0x00001e50:    d017        ..      BEQ      0x1e82 ; CLK_GetPCLK0Freq + 68
        0x00001e52:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001e56:    f0020207    ....    AND      r2,r2,#7
        0x00001e5a:    2a01        .*      CMP      r2,#1
        0x00001e5c:    d013        ..      BEQ      0x1e86 ; CLK_GetPCLK0Freq + 72
        0x00001e5e:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001e62:    f0020207    ....    AND      r2,r2,#7
        0x00001e66:    2a02        .*      CMP      r2,#2
        0x00001e68:    d010        ..      BEQ      0x1e8c ; CLK_GetPCLK0Freq + 78
        0x00001e6a:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001e6e:    f0020207    ....    AND      r2,r2,#7
        0x00001e72:    2a03        .*      CMP      r2,#3
        0x00001e74:    d00d        ..      BEQ      0x1e92 ; CLK_GetPCLK0Freq + 84
        0x00001e76:    f8d11234    ..4.    LDR      r1,[r1,#0x234]
        0x00001e7a:    f0010107    ....    AND      r1,r1,#7
        0x00001e7e:    2904        .)      CMP      r1,#4
        0x00001e80:    d00a        ..      BEQ      0x1e98 ; CLK_GetPCLK0Freq + 90
        0x00001e82:    6800        .h      LDR      r0,[r0,#0]
        0x00001e84:    bd10        ..      POP      {r4,pc}
        0x00001e86:    6800        .h      LDR      r0,[r0,#0]
        0x00001e88:    0840        @.      LSRS     r0,r0,#1
        0x00001e8a:    bd10        ..      POP      {r4,pc}
        0x00001e8c:    6800        .h      LDR      r0,[r0,#0]
        0x00001e8e:    0880        ..      LSRS     r0,r0,#2
        0x00001e90:    bd10        ..      POP      {r4,pc}
        0x00001e92:    6800        .h      LDR      r0,[r0,#0]
        0x00001e94:    08c0        ..      LSRS     r0,r0,#3
        0x00001e96:    bd10        ..      POP      {r4,pc}
        0x00001e98:    6800        .h      LDR      r0,[r0,#0]
        0x00001e9a:    0900        ..      LSRS     r0,r0,#4
        0x00001e9c:    bd10        ..      POP      {r4,pc}
    CLK_GetPCLK1Freq
        0x00001e9e:    b510        ..      PUSH     {r4,lr}
        0x00001ea0:    f7fef9c2    ....    BL       SystemCoreClockUpdate ; 0x228
        0x00001ea4:    f04f4180    O..A    MOV      r1,#0x40000000
        0x00001ea8:    f8d10234    ..4.    LDR      r0,[r1,#0x234]
        0x00001eac:    f0100f70    ..p.    TST      r0,#0x70
        0x00001eb0:    48ba        .H      LDR      r0,[pc,#744] ; [0x219c] = 0x20000000
        0x00001eb2:    d017        ..      BEQ      0x1ee4 ; CLK_GetPCLK1Freq + 70
        0x00001eb4:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001eb8:    f3c21202    ....    UBFX     r2,r2,#4,#3
        0x00001ebc:    2a01        .*      CMP      r2,#1
        0x00001ebe:    d013        ..      BEQ      0x1ee8 ; CLK_GetPCLK1Freq + 74
        0x00001ec0:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001ec4:    f3c21202    ....    UBFX     r2,r2,#4,#3
        0x00001ec8:    2a02        .*      CMP      r2,#2
        0x00001eca:    d010        ..      BEQ      0x1eee ; CLK_GetPCLK1Freq + 80
        0x00001ecc:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001ed0:    f3c21202    ....    UBFX     r2,r2,#4,#3
        0x00001ed4:    2a03        .*      CMP      r2,#3
        0x00001ed6:    d00d        ..      BEQ      0x1ef4 ; CLK_GetPCLK1Freq + 86
        0x00001ed8:    f8d11234    ..4.    LDR      r1,[r1,#0x234]
        0x00001edc:    f3c11102    ....    UBFX     r1,r1,#4,#3
        0x00001ee0:    2904        .)      CMP      r1,#4
        0x00001ee2:    d00a        ..      BEQ      0x1efa ; CLK_GetPCLK1Freq + 92
        0x00001ee4:    6800        .h      LDR      r0,[r0,#0]
        0x00001ee6:    bd10        ..      POP      {r4,pc}
        0x00001ee8:    6800        .h      LDR      r0,[r0,#0]
        0x00001eea:    0840        @.      LSRS     r0,r0,#1
        0x00001eec:    bd10        ..      POP      {r4,pc}
        0x00001eee:    6800        .h      LDR      r0,[r0,#0]
        0x00001ef0:    0880        ..      LSRS     r0,r0,#2
        0x00001ef2:    bd10        ..      POP      {r4,pc}
        0x00001ef4:    6800        .h      LDR      r0,[r0,#0]
        0x00001ef6:    08c0        ..      LSRS     r0,r0,#3
        0x00001ef8:    bd10        ..      POP      {r4,pc}
        0x00001efa:    6800        .h      LDR      r0,[r0,#0]
        0x00001efc:    0900        ..      LSRS     r0,r0,#4
        0x00001efe:    bd10        ..      POP      {r4,pc}
    CLK_WaitClockReady
        0x00001f00:    b570        p.      PUSH     {r4-r6,lr}
        0x00001f02:    4605        .F      MOV      r5,r0
        0x00001f04:    48a5        .H      LDR      r0,[pc,#660] ; [0x219c] = 0x20000000
        0x00001f06:    4ea6        .N      LDR      r6,[pc,#664] ; [0x21a0] = 0x200005dc
        0x00001f08:    2401        .$      MOVS     r4,#1
        0x00001f0a:    6800        .h      LDR      r0,[r0,#0]
        0x00001f0c:    0841        A.      LSRS     r1,r0,#1
        0x00001f0e:    2000        .       MOVS     r0,#0
        0x00001f10:    07a2        ..      LSLS     r2,r4,#30
        0x00001f12:    6030        0`      STR      r0,[r6,#0]
        0x00001f14:    e001        ..      B        0x1f1a ; CLK_WaitClockReady + 26
        0x00001f16:    1e49        I.      SUBS     r1,r1,#1
        0x00001f18:    d006        ..      BEQ      0x1f28 ; CLK_WaitClockReady + 40
        0x00001f1a:    f8d23250    ..P2    LDR      r3,[r2,#0x250]
        0x00001f1e:    ea350003    5...    BICS     r0,r5,r3
        0x00001f22:    d1f8        ..      BNE      0x1f16 ; CLK_WaitClockReady + 22
        0x00001f24:    b109        ..      CBZ      r1,0x1f2a ; CLK_WaitClockReady + 42
        0x00001f26:    e003        ..      B        0x1f30 ; CLK_WaitClockReady + 48
        0x00001f28:    2400        .$      MOVS     r4,#0
        0x00001f2a:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x00001f2e:    6030        0`      STR      r0,[r6,#0]
        0x00001f30:    4620         F      MOV      r0,r4
        0x00001f32:    bd70        p.      POP      {r4-r6,pc}
    CLK_SetHCLK
        0x00001f34:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00001f38:    f04f4480    O..D    MOV      r4,#0x40000000
        0x00001f3c:    4607        .F      MOV      r7,r0
        0x00001f3e:    f8d40250    ..P.    LDR      r0,[r4,#0x250]
        0x00001f42:    460e        .F      MOV      r6,r1
        0x00001f44:    f0000510    ....    AND      r5,r0,#0x10
        0x00001f48:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00001f4c:    f0400004    @...    ORR      r0,r0,#4
        0x00001f50:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00001f54:    2010        .       MOVS     r0,#0x10
        0x00001f56:    f5047400    ...t    ADD      r4,r4,#0x200
        0x00001f5a:    f7ffffd1    ....    BL       CLK_WaitClockReady ; 0x1f00
        0x00001f5e:    6920         i      LDR      r0,[r4,#0x10]
        0x00001f60:    f0400007    @...    ORR      r0,r0,#7
        0x00001f64:    6120         a      STR      r0,[r4,#0x10]
        0x00001f66:    6a20         j      LDR      r0,[r4,#0x20]
        0x00001f68:    f020000f     ...    BIC      r0,r0,#0xf
        0x00001f6c:    4330        0C      ORRS     r0,r0,r6
        0x00001f6e:    6220         b      STR      r0,[r4,#0x20]
        0x00001f70:    6920         i      LDR      r0,[r4,#0x10]
        0x00001f72:    f0200007     ...    BIC      r0,r0,#7
        0x00001f76:    4338        8C      ORRS     r0,r0,r7
        0x00001f78:    6120         a      STR      r0,[r4,#0x10]
        0x00001f7a:    f5a47400    ...t    SUB      r4,r4,#0x200
        0x00001f7e:    f7fef953    ..S.    BL       SystemCoreClockUpdate ; 0x228
        0x00001f82:    2d00        .-      CMP      r5,#0
        0x00001f84:    d105        ..      BNE      0x1f92 ; CLK_SetHCLK + 94
        0x00001f86:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00001f8a:    f0200004     ...    BIC      r0,r0,#4
        0x00001f8e:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00001f92:    e8bd81f0    ....    POP      {r4-r8,pc}
    CLK_GetPLLClockFreq
        0x00001f96:    b508        ..      PUSH     {r3,lr}
        0x00001f98:    a182        ..      ADR      r1,{pc}+0x20c ; 0x21a4
        0x00001f9a:    2000        .       MOVS     r0,#0
        0x00001f9c:    6809        .h      LDR      r1,[r1,#0]
        0x00001f9e:    9100        ..      STR      r1,[sp,#0]
        0x00001fa0:    f04f4180    O..A    MOV      r1,#0x40000000
        0x00001fa4:    f8d11240    ..@.    LDR      r1,[r1,#0x240]
        0x00001fa8:    f4112fa0    .../    TST      r1,#0x50000
        0x00001fac:    d113        ..      BNE      0x1fd6 ; CLK_GetPLLClockFreq + 64
        0x00001fae:    487e        ~H      LDR      r0,[pc,#504] ; [0x21a8] = 0xb71b00
        0x00001fb0:    038a        ..      LSLS     r2,r1,#14
        0x00001fb2:    d410        ..      BMI      0x1fd6 ; CLK_GetPLLClockFreq + 64
        0x00001fb4:    f3c10008    ....    UBFX     r0,r1,#0,#9
        0x00001fb8:    f3c13281    ...2    UBFX     r2,r1,#14,#2
        0x00001fbc:    4b7b        {K      LDR      r3,[pc,#492] ; [0x21ac] = 0x2dc6c0
        0x00001fbe:    1c80        ..      ADDS     r0,r0,#2
        0x00001fc0:    f81d2002    ...     LDRB     r2,[sp,r2]
        0x00001fc4:    f3c12144    ..D!    UBFX     r1,r1,#9,#5
        0x00001fc8:    4358        XC      MULS     r0,r3,r0
        0x00001fca:    1c49        I.      ADDS     r1,r1,#1
        0x00001fcc:    fb11f102    ....    SMULBB   r1,r1,r2
        0x00001fd0:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00001fd4:    00c0        ..      LSLS     r0,r0,#3
        0x00001fd6:    bd08        ..      POP      {r3,pc}
    CLK_DisablePLL
        0x00001fd8:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00001fdc:    f8d01240    ..@.    LDR      r1,[r0,#0x240]
        0x00001fe0:    f4413180    A..1    ORR      r1,r1,#0x10000
        0x00001fe4:    f8c01240    ..@.    STR      r1,[r0,#0x240]
        0x00001fe8:    4770        pG      BX       lr
    CLK_EnablePLL
        0x00001fea:    e92d4ff8    -..O    PUSH     {r3-r11,lr}
        0x00001fee:    460e        .F      MOV      r6,r1
        0x00001ff0:    4604        .F      MOV      r4,r0
        0x00001ff2:    f7fffff1    ....    BL       CLK_DisablePLL ; 0x1fd8
        0x00001ff6:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00001ffa:    4d6b        kM      LDR      r5,[pc,#428] ; [0x21a8] = 0xb71b00
        0x00001ffc:    f8d01200    ....    LDR      r1,[r0,#0x200]
        0x00002000:    b1c4        ..      CBZ      r4,0x2034 ; CLK_EnablePLL + 74
        0x00002002:    f0410104    A...    ORR      r1,r1,#4
        0x00002006:    f8c01200    ....    STR      r1,[r0,#0x200]
        0x0000200a:    2010        .       MOVS     r0,#0x10
        0x0000200c:    f7ffff78    ..x.    BL       CLK_WaitClockReady ; 0x1f00
        0x00002010:    f44f2000    O..     MOV      r0,#0x80000
        0x00002014:    9000        ..      STR      r0,[sp,#0]
        0x00002016:    4866        fH      LDR      r0,[pc,#408] ; [0x21b0] = 0xfd050f80
        0x00002018:    4966        fI      LDR      r1,[pc,#408] ; [0x21b4] = 0x1ad27480
        0x0000201a:    4430        0D      ADD      r0,r0,r6
        0x0000201c:    46ab        .F      MOV      r11,r5
        0x0000201e:    4288        .B      CMP      r0,r1
        0x00002020:    d869        i.      BHI      0x20f6 ; CLK_EnablePLL + 268
        0x00002022:    f04f0900    O...    MOV      r9,#0
        0x00002026:    f04f31ff    O..1    MOV      r1,#0xffffffff
        0x0000202a:    46cc        .F      MOV      r12,r9
        0x0000202c:    464f        OF      MOV      r7,r9
        0x0000202e:    46b6        .F      MOV      lr,r6
        0x00002030:    2501        .%      MOVS     r5,#1
        0x00002032:    e015        ..      B        0x2060 ; CLK_EnablePLL + 118
        0x00002034:    f0410101    A...    ORR      r1,r1,#1
        0x00002038:    f8c01200    ....    STR      r1,[r0,#0x200]
        0x0000203c:    2001        .       MOVS     r0,#1
        0x0000203e:    f7ffff5f    .._.    BL       CLK_WaitClockReady ; 0x1f00
        0x00002042:    2000        .       MOVS     r0,#0
        0x00002044:    e7e6        ..      B        0x2014 ; CLK_EnablePLL + 42
        0x00002046:    b3d1        ..      CBZ      r1,0x20be ; CLK_EnablePLL + 212
        0x00002048:    2d03        .-      CMP      r5,#3
        0x0000204a:    d035        5.      BEQ      0x20b8 ; CLK_EnablePLL + 206
        0x0000204c:    2d04        .-      CMP      r5,#4
        0x0000204e:    d002        ..      BEQ      0x2056 ; CLK_EnablePLL + 108
        0x00002050:    2d02        .-      CMP      r5,#2
        0x00002052:    d105        ..      BNE      0x2060 ; CLK_EnablePLL + 118
        0x00002054:    e002        ..      B        0x205c ; CLK_EnablePLL + 114
        0x00002056:    ea4f068e    O...    LSL      r6,lr,#2
        0x0000205a:    e001        ..      B        0x2060 ; CLK_EnablePLL + 118
        0x0000205c:    ea4f064e    O.N.    LSL      r6,lr,#1
        0x00002060:    2202        ."      MOVS     r2,#2
        0x00002062:    b349        I.      CBZ      r1,0x20b8 ; CLK_EnablePLL + 206
        0x00002064:    fbbbf0f2    ....    UDIV     r0,r11,r2
        0x00002068:    4b53        SK      LDR      r3,[pc,#332] ; [0x21b8] = 0xffc2f700
        0x0000206a:    4c53        SL      LDR      r4,[pc,#332] ; [0x21b8] = 0xffc2f700
        0x0000206c:    4403        .D      ADD      r3,r3,r0
        0x0000206e:    4264        dB      RSBS     r4,r4,#0
        0x00002070:    42a3        .B      CMP      r3,r4
        0x00002072:    d81e        ..      BHI      0x20b2 ; CLK_EnablePLL + 200
        0x00002074:    2402        .$      MOVS     r4,#2
        0x00002076:    f3c00a5d    ..].    UBFX     r10,r0,#1,#30
        0x0000207a:    4b4d        MK      LDR      r3,[pc,#308] ; [0x21b0] = 0xfd050f80
        0x0000207c:    fb0af004    ....    MUL      r0,r10,r4
        0x00002080:    eb000803    ....    ADD      r8,r0,r3
        0x00002084:    4b4d        MK      LDR      r3,[pc,#308] ; [0x21bc] = 0x47868c0
        0x00002086:    4598        .E      CMP      r8,r3
        0x00002088:    d80e        ..      BHI      0x20a8 ; CLK_EnablePLL + 190
        0x0000208a:    ebb00f96    ....    CMP      r0,r6,LSR #2
        0x0000208e:    d902        ..      BLS      0x2096 ; CLK_EnablePLL + 172
        0x00002090:    eba00096    ....    SUB      r0,r0,r6,LSR #2
        0x00002094:    e001        ..      B        0x209a ; CLK_EnablePLL + 176
        0x00002096:    ebc00096    ....    RSB      r0,r0,r6,LSR #2
        0x0000209a:    4288        .B      CMP      r0,r1
        0x0000209c:    d204        ..      BCS      0x20a8 ; CLK_EnablePLL + 190
        0x0000209e:    0001        ..      MOVS     r1,r0
        0x000020a0:    4691        .F      MOV      r9,r2
        0x000020a2:    46a4        .F      MOV      r12,r4
        0x000020a4:    462f        /F      MOV      r7,r5
        0x000020a6:    d004        ..      BEQ      0x20b2 ; CLK_EnablePLL + 200
        0x000020a8:    f2402001    @..     MOV      r0,#0x201
        0x000020ac:    1c64        d.      ADDS     r4,r4,#1
        0x000020ae:    4284        .B      CMP      r4,r0
        0x000020b0:    d9e3        ..      BLS      0x207a ; CLK_EnablePLL + 144
        0x000020b2:    1c52        R.      ADDS     r2,r2,#1
        0x000020b4:    2a20         *      CMP      r2,#0x20
        0x000020b6:    d9d4        ..      BLS      0x2062 ; CLK_EnablePLL + 120
        0x000020b8:    1c6d        m.      ADDS     r5,r5,#1
        0x000020ba:    2d04        .-      CMP      r5,#4
        0x000020bc:    d9c3        ..      BLS      0x2046 ; CLK_EnablePLL + 92
        0x000020be:    4840        @H      LDR      r0,[pc,#256] ; [0x21c0] = 0xffffc000
        0x000020c0:    9900        ..      LDR      r1,[sp,#0]
        0x000020c2:    eb003087    ...0    ADD      r0,r0,r7,LSL #14
        0x000020c6:    4a3f        ?J      LDR      r2,[pc,#252] ; [0x21c4] = 0xfffffe00
        0x000020c8:    4308        .C      ORRS     r0,r0,r1
        0x000020ca:    eb022149    ..I!    ADD      r1,r2,r9,LSL #9
        0x000020ce:    4308        .C      ORRS     r0,r0,r1
        0x000020d0:    f1ac0102    ....    SUB      r1,r12,#2
        0x000020d4:    4308        .C      ORRS     r0,r0,r1
        0x000020d6:    f04f4180    O..A    MOV      r1,#0x40000000
        0x000020da:    f8c10240    ..@.    STR      r0,[r1,#0x240]
        0x000020de:    2004        .       MOVS     r0,#4
        0x000020e0:    f7ffff0e    ....    BL       CLK_WaitClockReady ; 0x1f00
        0x000020e4:    fb07f709    ....    MUL      r7,r7,r9
        0x000020e8:    fbbbf0f7    ....    UDIV     r0,r11,r7
        0x000020ec:    fb00f00c    ....    MUL      r0,r0,r12
        0x000020f0:    0040        @.      LSLS     r0,r0,#1
        0x000020f2:    e8bd8ff8    ....    POP      {r3-r11,pc}
        0x000020f6:    b154        T.      CBZ      r4,0x210e ; CLK_EnablePLL + 292
        0x000020f8:    4933        3I      LDR      r1,[pc,#204] ; [0x21c8] = 0x8421e
        0x000020fa:    f04f4080    O..@    MOV      r0,#0x40000000
        0x000020fe:    f8c01240    ..@.    STR      r1,[r0,#0x240]
        0x00002102:    2004        .       MOVS     r0,#4
        0x00002104:    f7fffefc    ....    BL       CLK_WaitClockReady ; 0x1f00
        0x00002108:    e8bd4ff8    ...O    POP      {r3-r11,lr}
        0x0000210c:    e743        C.      B        CLK_GetPLLClockFreq ; 0x1f96
        0x0000210e:    f244211e    D..!    MOV      r1,#0x421e
        0x00002112:    e7f2        ..      B        0x20fa ; CLK_EnablePLL + 272
    CLK_SetCoreClock
        0x00002114:    b570        p.      PUSH     {r4-r6,lr}
        0x00002116:    f04f4480    O..D    MOV      r4,#0x40000000
        0x0000211a:    4606        .F      MOV      r6,r0
        0x0000211c:    f8d40250    ..P.    LDR      r0,[r4,#0x250]
        0x00002120:    f0000510    ....    AND      r5,r0,#0x10
        0x00002124:    4829        )H      LDR      r0,[pc,#164] ; [0x21cc] = 0xb71b000
        0x00002126:    4286        .B      CMP      r6,r0
        0x00002128:    d900        ..      BLS      0x212c ; CLK_SetCoreClock + 24
        0x0000212a:    4606        .F      MOV      r6,r0
        0x0000212c:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00002130:    f0400004    @...    ORR      r0,r0,#4
        0x00002134:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00002138:    2010        .       MOVS     r0,#0x10
        0x0000213a:    f5047400    ...t    ADD      r4,r4,#0x200
        0x0000213e:    f7fffedf    ....    BL       CLK_WaitClockReady ; 0x1f00
        0x00002142:    6920         i      LDR      r0,[r4,#0x10]
        0x00002144:    f0400007    @...    ORR      r0,r0,#7
        0x00002148:    6120         a      STR      r0,[r4,#0x10]
        0x0000214a:    6a20         j      LDR      r0,[r4,#0x20]
        0x0000214c:    f020000f     ...    BIC      r0,r0,#0xf
        0x00002150:    6220         b      STR      r0,[r4,#0x20]
        0x00002152:    6820         h      LDR      r0,[r4,#0]
        0x00002154:    f5a47400    ...t    SUB      r4,r4,#0x200
        0x00002158:    07c0        ..      LSLS     r0,r0,#31
        0x0000215a:    4631        1F      MOV      r1,r6
        0x0000215c:    d004        ..      BEQ      0x2168 ; CLK_SetCoreClock + 84
        0x0000215e:    2000        .       MOVS     r0,#0
        0x00002160:    f7ffff43    ..C.    BL       CLK_EnablePLL ; 0x1fea
        0x00002164:    4606        .F      MOV      r6,r0
        0x00002166:    e008        ..      B        0x217a ; CLK_SetCoreClock + 102
        0x00002168:    f44f2000    O..     MOV      r0,#0x80000
        0x0000216c:    f7ffff3d    ..=.    BL       CLK_EnablePLL ; 0x1fea
        0x00002170:    4606        .F      MOV      r6,r0
        0x00002172:    f8d40250    ..P.    LDR      r0,[r4,#0x250]
        0x00002176:    f0000510    ....    AND      r5,r0,#0x10
        0x0000217a:    2100        .!      MOVS     r1,#0
        0x0000217c:    2002        .       MOVS     r0,#2
        0x0000217e:    f7fffed9    ....    BL       CLK_SetHCLK ; 0x1f34
        0x00002182:    b92d        -.      CBNZ     r5,0x2190 ; CLK_SetCoreClock + 124
        0x00002184:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00002188:    f0200004     ...    BIC      r0,r0,#4
        0x0000218c:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00002190:    4630        0F      MOV      r0,r6
        0x00002192:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x00002194:    4000022c    ,..@    DCD    1073742380
        0x00002198:    40000228    (..@    DCD    1073742376
        0x0000219c:    20000000    ...     DCD    536870912
        0x000021a0:    200005dc    ...     DCD    536872412
        0x000021a4:    04020201    ....    DCD    67240449
        0x000021a8:    00b71b00    ....    DCD    12000000
        0x000021ac:    002dc6c0    ..-.    DCD    3000000
        0x000021b0:    fd050f80    ....    DCD    4244967296
        0x000021b4:    1ad27480    .t..    DCD    450000000
        0x000021b8:    ffc2f700    ....    DCD    4290967296
        0x000021bc:    047868c0    .hx.    DCD    75000000
        0x000021c0:    ffffc000    ....    DCD    4294950912
        0x000021c4:    fffffe00    ....    DCD    4294966784
        0x000021c8:    0008421e    .B..    DCD    541214
        0x000021cc:    0b71b000    ..q.    DCD    192000000
    $t
    .text
    UART_Open
        0x000021d0:    e92d41ff    -..A    PUSH     {r0-r8,lr}
        0x000021d4:    4604        .F      MOV      r4,r0
        0x000021d6:    485e        ^H      LDR      r0,[pc,#376] ; [0x2350] = 0x28f4
        0x000021d8:    460f        .F      MOV      r7,r1
        0x000021da:    2500        .%      MOVS     r5,#0
        0x000021dc:    c80f        ..      LDM      r0,{r0-r3}
        0x000021de:    e88d000f    ....    STM      sp,{r0-r3}
        0x000021e2:    495c        \I      LDR      r1,[pc,#368] ; [0x2354] = 0x40070000
        0x000021e4:    462e        .F      MOV      r6,r5
        0x000021e6:    f04f4080    O..@    MOV      r0,#0x40000000
        0x000021ea:    428c        .B      CMP      r4,r1
        0x000021ec:    d106        ..      BNE      0x21fc ; UART_Open + 44
        0x000021ee:    f8d01214    ....    LDR      r1,[r0,#0x214]
        0x000021f2:    f8d00220    .. .    LDR      r0,[r0,#0x220]
        0x000021f6:    f3c16501    ...e    UBFX     r5,r1,#24,#2
        0x000021fa:    e02a        *.      B        0x2252 ; UART_Open + 130
        0x000021fc:    4956        VI      LDR      r1,[pc,#344] ; [0x2358] = 0x40071000
        0x000021fe:    428c        .B      CMP      r4,r1
        0x00002200:    d106        ..      BNE      0x2210 ; UART_Open + 64
        0x00002202:    f8d01214    ....    LDR      r1,[r0,#0x214]
        0x00002206:    f8d00220    .. .    LDR      r0,[r0,#0x220]
        0x0000220a:    f3c16581    ...e    UBFX     r5,r1,#26,#2
        0x0000220e:    e02b        +.      B        0x2268 ; UART_Open + 152
        0x00002210:    4952        RI      LDR      r1,[pc,#328] ; [0x235c] = 0x40072000
        0x00002212:    428c        .B      CMP      r4,r1
        0x00002214:    d108        ..      BNE      0x2228 ; UART_Open + 88
        0x00002216:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x0000221a:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x0000221e:    f3c16501    ...e    UBFX     r5,r1,#24,#2
        0x00002222:    f000060f    ....    AND      r6,r0,#0xf
        0x00002226:    e044        D.      B        0x22b2 ; UART_Open + 226
        0x00002228:    494d        MI      LDR      r1,[pc,#308] ; [0x2360] = 0x40073000
        0x0000222a:    428c        .B      CMP      r4,r1
        0x0000222c:    d108        ..      BNE      0x2240 ; UART_Open + 112
        0x0000222e:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00002232:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00002236:    f3c16581    ...e    UBFX     r5,r1,#26,#2
        0x0000223a:    f3c01603    ....    UBFX     r6,r0,#4,#4
        0x0000223e:    e038        8.      B        0x22b2 ; UART_Open + 226
        0x00002240:    4948        HI      LDR      r1,[pc,#288] ; [0x2364] = 0x40074000
        0x00002242:    428c        .B      CMP      r4,r1
        0x00002244:    d108        ..      BNE      0x2258 ; UART_Open + 136
        0x00002246:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x0000224a:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x0000224e:    f3c17501    ...u    UBFX     r5,r1,#28,#2
        0x00002252:    f3c02603    ...&    UBFX     r6,r0,#8,#4
        0x00002256:    e02c        ,.      B        0x22b2 ; UART_Open + 226
        0x00002258:    4943        CI      LDR      r1,[pc,#268] ; [0x2368] = 0x40075000
        0x0000225a:    428c        .B      CMP      r4,r1
        0x0000225c:    d107        ..      BNE      0x226e ; UART_Open + 158
        0x0000225e:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00002262:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00002266:    0f8d        ..      LSRS     r5,r1,#30
        0x00002268:    f3c03603    ...6    UBFX     r6,r0,#12,#4
        0x0000226c:    e021        !.      B        0x22b2 ; UART_Open + 226
        0x0000226e:    493f        ?I      LDR      r1,[pc,#252] ; [0x236c] = 0x40076000
        0x00002270:    428c        .B      CMP      r4,r1
        0x00002272:    d104        ..      BNE      0x227e ; UART_Open + 174
        0x00002274:    f8d011f4    ....    LDR      r1,[r0,#0x1f4]
        0x00002278:    b2c9        ..      UXTB     r1,r1
        0x0000227a:    2901        .)      CMP      r1,#1
        0x0000227c:    d008        ..      BEQ      0x2290 ; UART_Open + 192
        0x0000227e:    493c        <I      LDR      r1,[pc,#240] ; [0x2370] = 0x40077000
        0x00002280:    428c        .B      CMP      r4,r1
        0x00002282:    d116        ..      BNE      0x22b2 ; UART_Open + 226
        0x00002284:    f8d011f4    ....    LDR      r1,[r0,#0x1f4]
        0x00002288:    b2c9        ..      UXTB     r1,r1
        0x0000228a:    2901        .)      CMP      r1,#1
        0x0000228c:    d009        ..      BEQ      0x22a2 ; UART_Open + 210
        0x0000228e:    e010        ..      B        0x22b2 ; UART_Open + 226
        0x00002290:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00002294:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00002298:    f3c15501    ...U    UBFX     r5,r1,#20,#2
        0x0000229c:    f3c04603    ...F    UBFX     r6,r0,#16,#4
        0x000022a0:    e007        ..      B        0x22b2 ; UART_Open + 226
        0x000022a2:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x000022a6:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x000022aa:    f3c15581    ...U    UBFX     r5,r1,#22,#2
        0x000022ae:    f3c05603    ...V    UBFX     r6,r0,#20,#4
        0x000022b2:    2000        .       MOVS     r0,#0
        0x000022b4:    6320         c      STR      r0,[r4,#0x30]
        0x000022b6:    2003        .       MOVS     r0,#3
        0x000022b8:    60e0        .`      STR      r0,[r4,#0xc]
        0x000022ba:    68a0        .h      LDR      r0,[r4,#8]
        0x000022bc:    492d        -I      LDR      r1,[pc,#180] ; [0x2374] = 0xfff0ff0f
        0x000022be:    4008        .@      ANDS     r0,r0,r1
        0x000022c0:    60a0        .`      STR      r0,[r4,#8]
        0x000022c2:    46e8        .F      MOV      r8,sp
        0x000022c4:    2d01        .-      CMP      r5,#1
        0x000022c6:    d102        ..      BNE      0x22ce ; UART_Open + 254
        0x000022c8:    f7fffe65    ..e.    BL       CLK_GetPLLClockFreq ; 0x1f96
        0x000022cc:    9001        ..      STR      r0,[sp,#4]
        0x000022ce:    2f00        ./      CMP      r7,#0
        0x000022d0:    d01a        ..      BEQ      0x2308 ; UART_Open + 312
        0x000022d2:    f8581025    X.%.    LDR      r1,[r8,r5,LSL #2]
        0x000022d6:    1c76        v.      ADDS     r6,r6,#1
        0x000022d8:    fbb1f0f6    ....    UDIV     r0,r1,r6
        0x000022dc:    eb000057    ..W.    ADD      r0,r0,r7,LSR #1
        0x000022e0:    fbb0f0f7    ....    UDIV     r0,r0,r7
        0x000022e4:    1e80        ..      SUBS     r0,r0,#2
        0x000022e6:    f5b03f80    ...?    CMP      r0,#0x10000
        0x000022ea:    d30a        ..      BCC      0x2302 ; UART_Open + 306
        0x000022ec:    fbb1f0f6    ....    UDIV     r0,r1,r6
        0x000022f0:    eb0000c7    ....    ADD      r0,r0,r7,LSL #3
        0x000022f4:    fbb0f0f7    ....    UDIV     r0,r0,r7
        0x000022f8:    f06f0101    o...    MVN      r1,#1
        0x000022fc:    eb011010    ....    ADD      r0,r1,r0,LSR #4
        0x00002300:    e001        ..      B        0x2306 ; UART_Open + 310
        0x00002302:    f0405040    @.@P    ORR      r0,r0,#0x30000000
        0x00002306:    6260        `b      STR      r0,[r4,#0x24]
        0x00002308:    e8bd81ff    ....    POP      {r0-r8,pc}
    UART_SetTimeoutCnt
        0x0000230c:    6a02        .j      LDR      r2,[r0,#0x20]
        0x0000230e:    f02202ff    "...    BIC      r2,r2,#0xff
        0x00002312:    430a        .C      ORRS     r2,r2,r1
        0x00002314:    6202        .b      STR      r2,[r0,#0x20]
        0x00002316:    6841        Ah      LDR      r1,[r0,#4]
        0x00002318:    f4416100    A..a    ORR      r1,r1,#0x800
        0x0000231c:    6041        A`      STR      r1,[r0,#4]
        0x0000231e:    4770        pG      BX       lr
    UART_Write
        0x00002320:    b5f0        ..      PUSH     {r4-r7,lr}
        0x00002322:    4604        .F      MOV      r4,r0
        0x00002324:    2600        .&      MOVS     r6,#0
        0x00002326:    4630        0F      MOV      r0,r6
        0x00002328:    f04f4580    O..E    MOV      r5,#0x40000000
        0x0000232c:    e00c        ..      B        0x2348 ; UART_Write + 40
        0x0000232e:    2300        .#      MOVS     r3,#0
        0x00002330:    e002        ..      B        0x2338 ; UART_Write + 24
        0x00002332:    1c5b        [.      ADDS     r3,r3,#1
        0x00002334:    42ab        .B      CMP      r3,r5
        0x00002336:    d209        ..      BCS      0x234c ; UART_Write + 44
        0x00002338:    69a7        .i      LDR      r7,[r4,#0x18]
        0x0000233a:    023f        ?.      LSLS     r7,r7,#8
        0x0000233c:    d4f9        ..      BMI      0x2332 ; UART_Write + 18
        0x0000233e:    2e00        ..      CMP      r6,#0
        0x00002340:    d104        ..      BNE      0x234c ; UART_Write + 44
        0x00002342:    5c0b        .\      LDRB     r3,[r1,r0]
        0x00002344:    6023        #`      STR      r3,[r4,#0]
        0x00002346:    1c40        @.      ADDS     r0,r0,#1
        0x00002348:    4290        .B      CMP      r0,r2
        0x0000234a:    d1f0        ..      BNE      0x232e ; UART_Write + 14
        0x0000234c:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x0000234e:    0000        ..      DCW    0
        0x00002350:    000028f4    .(..    DCD    10484
        0x00002354:    40070000    ...@    DCD    1074200576
        0x00002358:    40071000    ...@    DCD    1074204672
        0x0000235c:    40072000    . .@    DCD    1074208768
        0x00002360:    40073000    .0.@    DCD    1074212864
        0x00002364:    40074000    .@.@    DCD    1074216960
        0x00002368:    40075000    .P.@    DCD    1074221056
        0x0000236c:    40076000    .`.@    DCD    1074225152
        0x00002370:    40077000    .p.@    DCD    1074229248
        0x00002374:    fff0ff0f    ....    DCD    4293984015
    $t
    .text
    TIMER_GetModuleClock
        0x00002378:    b510        ..      PUSH     {r4,lr}
        0x0000237a:    b088        ..      SUB      sp,sp,#0x20
        0x0000237c:    4604        .F      MOV      r4,r0
        0x0000237e:    2220         "      MOVS     r2,#0x20
        0x00002380:    494f        OI      LDR      r1,[pc,#316] ; [0x24c0] = 0x2924
        0x00002382:    4668        hF      MOV      r0,sp
        0x00002384:    f000f8c0    ....    BL       __aeabi_memcpy ; 0x2508
        0x00002388:    4a4e        NJ      LDR      r2,[pc,#312] ; [0x24c4] = 0x40050000
        0x0000238a:    4b4f        OK      LDR      r3,[pc,#316] ; [0x24c8] = 0x40050100
        0x0000238c:    0390        ..      LSLS     r0,r2,#14
        0x0000238e:    4294        .B      CMP      r4,r2
        0x00002390:    d104        ..      BNE      0x239c ; TIMER_GetModuleClock + 36
        0x00002392:    f8d00214    ....    LDR      r0,[r0,#0x214]
        0x00002396:    f3c02102    ...!    UBFX     r1,r0,#8,#3
        0x0000239a:    e010        ..      B        0x23be ; TIMER_GetModuleClock + 70
        0x0000239c:    429c        .B      CMP      r4,r3
        0x0000239e:    d104        ..      BNE      0x23aa ; TIMER_GetModuleClock + 50
        0x000023a0:    f8d00214    ....    LDR      r0,[r0,#0x214]
        0x000023a4:    f3c03102    ...1    UBFX     r1,r0,#12,#3
        0x000023a8:    e009        ..      B        0x23be ; TIMER_GetModuleClock + 70
        0x000023aa:    4948        HI      LDR      r1,[pc,#288] ; [0x24cc] = 0x40051000
        0x000023ac:    f8d00214    ....    LDR      r0,[r0,#0x214]
        0x000023b0:    428c        .B      CMP      r4,r1
        0x000023b2:    d102        ..      BNE      0x23ba ; TIMER_GetModuleClock + 66
        0x000023b4:    f3c04102    ...A    UBFX     r1,r0,#16,#3
        0x000023b8:    e001        ..      B        0x23be ; TIMER_GetModuleClock + 70
        0x000023ba:    f3c05102    ...Q    UBFX     r1,r0,#20,#3
        0x000023be:    2902        .)      CMP      r1,#2
        0x000023c0:    d003        ..      BEQ      0x23ca ; TIMER_GetModuleClock + 82
        0x000023c2:    f85d0021    ].!.    LDR      r0,[sp,r1,LSL #2]
        0x000023c6:    b008        ..      ADD      sp,sp,#0x20
        0x000023c8:    bd10        ..      POP      {r4,pc}
        0x000023ca:    4294        .B      CMP      r4,r2
        0x000023cc:    d001        ..      BEQ      0x23d2 ; TIMER_GetModuleClock + 90
        0x000023ce:    429c        .B      CMP      r4,r3
        0x000023d0:    d102        ..      BNE      0x23d8 ; TIMER_GetModuleClock + 96
        0x000023d2:    f7fffd34    ..4.    BL       CLK_GetPCLK0Freq ; 0x1e3e
        0x000023d6:    e7f6        ..      B        0x23c6 ; TIMER_GetModuleClock + 78
        0x000023d8:    f7fffd61    ..a.    BL       CLK_GetPCLK1Freq ; 0x1e9e
        0x000023dc:    e7f3        ..      B        0x23c6 ; TIMER_GetModuleClock + 78
    TIMER_Open
        0x000023de:    b570        p.      PUSH     {r4-r6,lr}
        0x000023e0:    4616        .F      MOV      r6,r2
        0x000023e2:    460d        .F      MOV      r5,r1
        0x000023e4:    4604        .F      MOV      r4,r0
        0x000023e6:    f7ffffc7    ....    BL       TIMER_GetModuleClock ; 0x2378
        0x000023ea:    2300        .#      MOVS     r3,#0
        0x000023ec:    ebb60f50    ..P.    CMP      r6,r0,LSR #1
        0x000023f0:    d901        ..      BLS      0x23f6 ; TIMER_Open + 24
        0x000023f2:    2202        ."      MOVS     r2,#2
        0x000023f4:    e006        ..      B        0x2404 ; TIMER_Open + 38
        0x000023f6:    fbb0f2f6    ....    UDIV     r2,r0,r6
        0x000023fa:    0e13        ..      LSRS     r3,r2,#24
        0x000023fc:    d002        ..      BEQ      0x2404 ; TIMER_Open + 38
        0x000023fe:    1c59        Y.      ADDS     r1,r3,#1
        0x00002400:    fbb2f2f1    ....    UDIV     r2,r2,r1
        0x00002404:    431d        .C      ORRS     r5,r5,r3
        0x00002406:    6025        %`      STR      r5,[r4,#0]
        0x00002408:    6062        b`      STR      r2,[r4,#4]
        0x0000240a:    1c5b        [.      ADDS     r3,r3,#1
        0x0000240c:    435a        ZC      MULS     r2,r3,r2
        0x0000240e:    fbb0f0f2    ....    UDIV     r0,r0,r2
        0x00002412:    bd70        p.      POP      {r4-r6,pc}
    TIMER_Delay
        0x00002414:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00002418:    460d        .F      MOV      r5,r1
        0x0000241a:    4604        .F      MOV      r4,r0
        0x0000241c:    f7ffffac    ....    BL       TIMER_GetModuleClock ; 0x2378
        0x00002420:    2700        .'      MOVS     r7,#0
        0x00002422:    463e        >F      MOV      r6,r7
        0x00002424:    6027        '`      STR      r7,[r4,#0]
        0x00002426:    6167        ga      STR      r7,[r4,#0x14]
        0x00002428:    4929        )I      LDR      r1,[pc,#164] ; [0x24d0] = 0xf4240
        0x0000242a:    4288        .B      CMP      r0,r1
        0x0000242c:    d805        ..      BHI      0x243a ; TIMER_Delay + 38
        0x0000242e:    f44f727a    O.zr    MOV      r2,#0x3e8
        0x00002432:    4295        .B      CMP      r5,r2
        0x00002434:    d205        ..      BCS      0x2442 ; TIMER_Delay + 46
        0x00002436:    4615        .F      MOV      r5,r2
        0x00002438:    e006        ..      B        0x2448 ; TIMER_Delay + 52
        0x0000243a:    2d64        d-      CMP      r5,#0x64
        0x0000243c:    d201        ..      BCS      0x2442 ; TIMER_Delay + 46
        0x0000243e:    2564        d%      MOVS     r5,#0x64
        0x00002440:    e002        ..      B        0x2448 ; TIMER_Delay + 52
        0x00002442:    428d        .B      CMP      r5,r1
        0x00002444:    d900        ..      BLS      0x2448 ; TIMER_Delay + 52
        0x00002446:    460d        .F      MOV      r5,r1
        0x00002448:    4288        .B      CMP      r0,r1
        0x0000244a:    d808        ..      BHI      0x245e ; TIMER_Delay + 74
        0x0000244c:    4921        !I      LDR      r1,[pc,#132] ; [0x24d4] = 0x3b9aca00
        0x0000244e:    f44f727a    O.zr    MOV      r2,#0x3e8
        0x00002452:    fbb1f1f0    ....    UDIV     r1,r1,r0
        0x00002456:    4355        UC      MULS     r5,r2,r5
        0x00002458:    fbb5f1f1    ....    UDIV     r1,r5,r1
        0x0000245c:    e007        ..      B        0x246e ; TIMER_Delay + 90
        0x0000245e:    fbb0f1f1    ....    UDIV     r1,r0,r1
        0x00002462:    4369        iC      MULS     r1,r5,r1
        0x00002464:    0e0f        ..      LSRS     r7,r1,#24
        0x00002466:    d002        ..      BEQ      0x246e ; TIMER_Delay + 90
        0x00002468:    1c7a        z.      ADDS     r2,r7,#1
        0x0000246a:    fbb1f1f2    ....    UDIV     r1,r1,r2
        0x0000246e:    6061        a`      STR      r1,[r4,#4]
        0x00002470:    f0474180    G..A    ORR      r1,r7,#0x40000000
        0x00002474:    6021        !`      STR      r1,[r4,#0]
        0x00002476:    4d18        .M      LDR      r5,[pc,#96] ; [0x24d8] = 0x20000000
        0x00002478:    6829        )h      LDR      r1,[r5,#0]
        0x0000247a:    fbb1f0f0    ....    UDIV     r0,r1,r0
        0x0000247e:    1c40        @.      ADDS     r0,r0,#1
        0x00002480:    d002        ..      BEQ      0x2488 ; TIMER_Delay + 116
        0x00002482:    bf00        ..      NOP      
        0x00002484:    1e40        @.      SUBS     r0,r0,#1
        0x00002486:    d1fc        ..      BNE      0x2482 ; TIMER_Delay + 110
        0x00002488:    4620         F      MOV      r0,r4
        0x0000248a:    f7ffff75    ..u.    BL       TIMER_GetModuleClock ; 0x2378
        0x0000248e:    6829        )h      LDR      r1,[r5,#0]
        0x00002490:    1c7f        ..      ADDS     r7,r7,#1
        0x00002492:    fbb1f1f0    ....    UDIV     r1,r1,r0
        0x00002496:    4379        yC      MULS     r1,r7,r1
        0x00002498:    e00b        ..      B        0x24b2 ; TIMER_Delay + 158
        0x0000249a:    68e2        .h      LDR      r2,[r4,#0xc]
        0x0000249c:    4282        .B      CMP      r2,r0
        0x0000249e:    d107        ..      BNE      0x24b0 ; TIMER_Delay + 156
        0x000024a0:    4632        2F      MOV      r2,r6
        0x000024a2:    1c76        v.      ADDS     r6,r6,#1
        0x000024a4:    428a        .B      CMP      r2,r1
        0x000024a6:    d905        ..      BLS      0x24b4 ; TIMER_Delay + 160
        0x000024a8:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x000024ac:    e8bd81f0    ....    POP      {r4-r8,pc}
        0x000024b0:    2600        .&      MOVS     r6,#0
        0x000024b2:    68e0        .h      LDR      r0,[r4,#0xc]
        0x000024b4:    6822        "h      LDR      r2,[r4,#0]
        0x000024b6:    0192        ..      LSLS     r2,r2,#6
        0x000024b8:    d4ef        ..      BMI      0x249a ; TIMER_Delay + 134
        0x000024ba:    2000        .       MOVS     r0,#0
        0x000024bc:    e7f6        ..      B        0x24ac ; TIMER_Delay + 152
    $d
        0x000024be:    0000        ..      DCW    0
        0x000024c0:    00002924    $)..    DCD    10532
        0x000024c4:    40050000    ...@    DCD    1074069504
        0x000024c8:    40050100    ...@    DCD    1074069760
        0x000024cc:    40051000    ...@    DCD    1074073600
        0x000024d0:    000f4240    @B..    DCD    1000000
        0x000024d4:    3b9aca00    ...;    DCD    1000000000
        0x000024d8:    20000000    ...     DCD    536870912
    $t
    .text
    GPIO_SetMode
        0x000024dc:    b5f0        ..      PUSH     {r4-r7,lr}
        0x000024de:    2300        .#      MOVS     r3,#0
        0x000024e0:    2701        .'      MOVS     r7,#1
        0x000024e2:    2503        .%      MOVS     r5,#3
        0x000024e4:    fa07f403    ....    LSL      r4,r7,r3
        0x000024e8:    438c        .C      BICS     r4,r4,r1
        0x000024ea:    d109        ..      BNE      0x2500 ; GPIO_SetMode + 36
        0x000024ec:    6806        .h      LDR      r6,[r0,#0]
        0x000024ee:    005c        \.      LSLS     r4,r3,#1
        0x000024f0:    fa05fc04    ....    LSL      r12,r5,r4
        0x000024f4:    ea26060c    &...    BIC      r6,r6,r12
        0x000024f8:    fa02f404    ....    LSL      r4,r2,r4
        0x000024fc:    4326        &C      ORRS     r6,r6,r4
        0x000024fe:    6006        .`      STR      r6,[r0,#0]
        0x00002500:    1c5b        [.      ADDS     r3,r3,#1
        0x00002502:    2b10        .+      CMP      r3,#0x10
        0x00002504:    d3ee        ..      BCC      0x24e4 ; GPIO_SetMode + 8
        0x00002506:    bdf0        ..      POP      {r4-r7,pc}
    .text
    __aeabi_memcpy
    __aeabi_memcpy4
    __aeabi_memcpy8
        0x00002508:    ea400301    @...    ORR      r3,r0,r1
        0x0000250c:    079b        ..      LSLS     r3,r3,#30
        0x0000250e:    d003        ..      BEQ      0x2518 ; __aeabi_memcpy + 16
        0x00002510:    e009        ..      B        0x2526 ; __aeabi_memcpy + 30
        0x00002512:    c908        ..      LDM      r1!,{r3}
        0x00002514:    1f12        ..      SUBS     r2,r2,#4
        0x00002516:    c008        ..      STM      r0!,{r3}
        0x00002518:    2a04        .*      CMP      r2,#4
        0x0000251a:    d2fa        ..      BCS      0x2512 ; __aeabi_memcpy + 10
        0x0000251c:    e003        ..      B        0x2526 ; __aeabi_memcpy + 30
        0x0000251e:    f8113b01    ...;    LDRB     r3,[r1],#1
        0x00002522:    f8003b01    ...;    STRB     r3,[r0],#1
        0x00002526:    1e52        R.      SUBS     r2,r2,#1
        0x00002528:    d2f9        ..      BCS      0x251e ; __aeabi_memcpy + 22
        0x0000252a:    4770        pG      BX       lr
    .text
    __aeabi_uldivmod
        0x0000252c:    e92d5ff0    -.._    PUSH     {r4-r12,lr}
        0x00002530:    4605        .F      MOV      r5,r0
        0x00002532:    2000        .       MOVS     r0,#0
        0x00002534:    4692        .F      MOV      r10,r2
        0x00002536:    469b        .F      MOV      r11,r3
        0x00002538:    4688        .F      MOV      r8,r1
        0x0000253a:    4606        .F      MOV      r6,r0
        0x0000253c:    4681        .F      MOV      r9,r0
        0x0000253e:    2440        @$      MOVS     r4,#0x40
        0x00002540:    e01b        ..      B        0x257a ; __aeabi_uldivmod + 78
        0x00002542:    4628        (F      MOV      r0,r5
        0x00002544:    4641        AF      MOV      r1,r8
        0x00002546:    4647        GF      MOV      r7,r8
        0x00002548:    4622        "F      MOV      r2,r4
        0x0000254a:    f000f842    ..B.    BL       __aeabi_llsr ; 0x25d2
        0x0000254e:    4653        SF      MOV      r3,r10
        0x00002550:    465a        ZF      MOV      r2,r11
        0x00002552:    1ac0        ..      SUBS     r0,r0,r3
        0x00002554:    4191        .A      SBCS     r1,r1,r2
        0x00002556:    d310        ..      BCC      0x257a ; __aeabi_uldivmod + 78
        0x00002558:    4611        .F      MOV      r1,r2
        0x0000255a:    4618        .F      MOV      r0,r3
        0x0000255c:    4622        "F      MOV      r2,r4
        0x0000255e:    f000f829    ..).    BL       __aeabi_llsl ; 0x25b4
        0x00002562:    1a2d        -.      SUBS     r5,r5,r0
        0x00002564:    eb670801    g...    SBC      r8,r7,r1
        0x00002568:    464f        OF      MOV      r7,r9
        0x0000256a:    4622        "F      MOV      r2,r4
        0x0000256c:    2001        .       MOVS     r0,#1
        0x0000256e:    2100        .!      MOVS     r1,#0
        0x00002570:    f000f820    .. .    BL       __aeabi_llsl ; 0x25b4
        0x00002574:    eb170900    ....    ADDS     r9,r7,r0
        0x00002578:    414e        NA      ADCS     r6,r6,r1
        0x0000257a:    1e20         .      SUBS     r0,r4,#0
        0x0000257c:    f1a40401    ....    SUB      r4,r4,#1
        0x00002580:    dcdf        ..      BGT      0x2542 ; __aeabi_uldivmod + 22
        0x00002582:    4648        HF      MOV      r0,r9
        0x00002584:    4631        1F      MOV      r1,r6
        0x00002586:    462a        *F      MOV      r2,r5
        0x00002588:    4643        CF      MOV      r3,r8
        0x0000258a:    e8bd9ff0    ....    POP      {r4-r12,pc}
        0x0000258e:    0000        ..      MOVS     r0,r0
    .text
    __scatterload
    __scatterload_rt2
        0x00002590:    4c06        .L      LDR      r4,[pc,#24] ; [0x25ac] = 0x2944
        0x00002592:    4d07        .M      LDR      r5,[pc,#28] ; [0x25b0] = 0x2964
        0x00002594:    e006        ..      B        0x25a4 ; __scatterload + 20
        0x00002596:    68e0        .h      LDR      r0,[r4,#0xc]
        0x00002598:    f0400301    @...    ORR      r3,r0,#1
        0x0000259c:    e8940007    ....    LDM      r4,{r0-r2}
        0x000025a0:    4798        .G      BLX      r3
        0x000025a2:    3410        .4      ADDS     r4,r4,#0x10
        0x000025a4:    42ac        .B      CMP      r4,r5
        0x000025a6:    d3f6        ..      BCC      0x2596 ; __scatterload + 6
        0x000025a8:    f7fdfe28    ..(.    BL       __main_after_scatterload ; 0x1fc
    $d
        0x000025ac:    00002944    D)..    DCD    10564
        0x000025b0:    00002964    d)..    DCD    10596
    $t
    .text
    __aeabi_llsl
    _ll_shift_l
        0x000025b4:    2a20         *      CMP      r2,#0x20
        0x000025b6:    db04        ..      BLT      0x25c2 ; __aeabi_llsl + 14
        0x000025b8:    3a20         :      SUBS     r2,r2,#0x20
        0x000025ba:    fa00f102    ....    LSL      r1,r0,r2
        0x000025be:    2000        .       MOVS     r0,#0
        0x000025c0:    4770        pG      BX       lr
        0x000025c2:    4091        .@      LSLS     r1,r1,r2
        0x000025c4:    f1c20320    .. .    RSB      r3,r2,#0x20
        0x000025c8:    fa20f303     ...    LSR      r3,r0,r3
        0x000025cc:    4319        .C      ORRS     r1,r1,r3
        0x000025ce:    4090        .@      LSLS     r0,r0,r2
        0x000025d0:    4770        pG      BX       lr
    .text
    __aeabi_llsr
    _ll_ushift_r
        0x000025d2:    2a20         *      CMP      r2,#0x20
        0x000025d4:    db04        ..      BLT      0x25e0 ; __aeabi_llsr + 14
        0x000025d6:    3a20         :      SUBS     r2,r2,#0x20
        0x000025d8:    fa21f002    !...    LSR      r0,r1,r2
        0x000025dc:    2100        .!      MOVS     r1,#0
        0x000025de:    4770        pG      BX       lr
        0x000025e0:    fa21f302    !...    LSR      r3,r1,r2
        0x000025e4:    40d0        .@      LSRS     r0,r0,r2
        0x000025e6:    f1c20220    .. .    RSB      r2,r2,#0x20
        0x000025ea:    4091        .@      LSLS     r1,r1,r2
        0x000025ec:    4308        .C      ORRS     r0,r0,r1
        0x000025ee:    4619        .F      MOV      r1,r3
        0x000025f0:    4770        pG      BX       lr
        0x000025f2:    0000        ..      MOVS     r0,r0
    i.__0printf$5
    __0printf$5
    __1printf$5
    __2printf
        0x000025f4:    b40f        ..      PUSH     {r0-r3}
        0x000025f6:    4b05        .K      LDR      r3,[pc,#20] ; [0x260c] = 0x1cad
        0x000025f8:    b510        ..      PUSH     {r4,lr}
        0x000025fa:    a903        ..      ADD      r1,sp,#0xc
        0x000025fc:    4a04        .J      LDR      r2,[pc,#16] ; [0x2610] = 0x200005d8
        0x000025fe:    9802        ..      LDR      r0,[sp,#8]
        0x00002600:    f000f818    ....    BL       _printf_core ; 0x2634
        0x00002604:    bc10        ..      POP      {r4}
        0x00002606:    f85dfb14    ]...    LDR      pc,[sp],#0x14
    $d
        0x0000260a:    0000        ..      DCW    0
        0x0000260c:    00001cad    ....    DCD    7341
        0x00002610:    200005d8    ...     DCD    536872408
    $t
    i.__scatterload_copy
    __scatterload_copy
        0x00002614:    e002        ..      B        0x261c ; __scatterload_copy + 8
        0x00002616:    c808        ..      LDM      r0!,{r3}
        0x00002618:    1f12        ..      SUBS     r2,r2,#4
        0x0000261a:    c108        ..      STM      r1!,{r3}
        0x0000261c:    2a00        .*      CMP      r2,#0
        0x0000261e:    d1fa        ..      BNE      0x2616 ; __scatterload_copy + 2
        0x00002620:    4770        pG      BX       lr
    i.__scatterload_null
    __scatterload_null
        0x00002622:    4770        pG      BX       lr
    i.__scatterload_zeroinit
    __scatterload_zeroinit
        0x00002624:    2000        .       MOVS     r0,#0
        0x00002626:    e001        ..      B        0x262c ; __scatterload_zeroinit + 8
        0x00002628:    c101        ..      STM      r1!,{r0}
        0x0000262a:    1f12        ..      SUBS     r2,r2,#4
        0x0000262c:    2a00        .*      CMP      r2,#0
        0x0000262e:    d1fb        ..      BNE      0x2628 ; __scatterload_zeroinit + 4
        0x00002630:    4770        pG      BX       lr
        0x00002632:    0000        ..      MOVS     r0,r0
    i._printf_core
    _printf_core
        0x00002634:    e92d4fff    -..O    PUSH     {r0-r11,lr}
        0x00002638:    b08d        ..      SUB      sp,sp,#0x34
        0x0000263a:    469b        .F      MOV      r11,r3
        0x0000263c:    460f        .F      MOV      r7,r1
        0x0000263e:    4604        .F      MOV      r4,r0
        0x00002640:    2600        .&      MOVS     r6,#0
        0x00002642:    e006        ..      B        0x2652 ; _printf_core + 30
        0x00002644:    2825        %(      CMP      r0,#0x25
        0x00002646:    d00b        ..      BEQ      0x2660 ; _printf_core + 44
        0x00002648:    465a        ZF      MOV      r2,r11
        0x0000264a:    990f        ..      LDR      r1,[sp,#0x3c]
        0x0000264c:    4790        .G      BLX      r2
        0x0000264e:    1c64        d.      ADDS     r4,r4,#1
        0x00002650:    1c76        v.      ADDS     r6,r6,#1
        0x00002652:    7820         x      LDRB     r0,[r4,#0]
        0x00002654:    2800        .(      CMP      r0,#0
        0x00002656:    d1f5        ..      BNE      0x2644 ; _printf_core + 16
        0x00002658:    b011        ..      ADD      sp,sp,#0x44
        0x0000265a:    4630        0F      MOV      r0,r6
        0x0000265c:    e8bd8ff0    ....    POP      {r4-r11,pc}
        0x00002660:    2500        .%      MOVS     r5,#0
        0x00002662:    46a8        .F      MOV      r8,r5
        0x00002664:    2201        ."      MOVS     r2,#1
        0x00002666:    4998        .I      LDR      r1,[pc,#608] ; [0x28c8] = 0x12809
        0x00002668:    e000        ..      B        0x266c ; _printf_core + 56
        0x0000266a:    4305        .C      ORRS     r5,r5,r0
        0x0000266c:    f8143f01    ...?    LDRB     r3,[r4,#1]!
        0x00002670:    3b20         ;      SUBS     r3,r3,#0x20
        0x00002672:    fa02f003    ....    LSL      r0,r2,r3
        0x00002676:    4208        .B      TST      r0,r1
        0x00002678:    d1f7        ..      BNE      0x266a ; _printf_core + 54
        0x0000267a:    7820         x      LDRB     r0,[r4,#0]
        0x0000267c:    282e        .(      CMP      r0,#0x2e
        0x0000267e:    d117        ..      BNE      0x26b0 ; _printf_core + 124
        0x00002680:    f8140f01    ....    LDRB     r0,[r4,#1]!
        0x00002684:    f0450504    E...    ORR      r5,r5,#4
        0x00002688:    282a        *(      CMP      r0,#0x2a
        0x0000268a:    d00e        ..      BEQ      0x26aa ; _printf_core + 118
        0x0000268c:    f06f022f    o./.    MVN      r2,#0x2f
        0x00002690:    7820         x      LDRB     r0,[r4,#0]
        0x00002692:    f1a00130    ..0.    SUB      r1,r0,#0x30
        0x00002696:    2909        .)      CMP      r1,#9
        0x00002698:    d80a        ..      BHI      0x26b0 ; _printf_core + 124
        0x0000269a:    eb080188    ....    ADD      r1,r8,r8,LSL #2
        0x0000269e:    eb020141    ..A.    ADD      r1,r2,r1,LSL #1
        0x000026a2:    eb000801    ....    ADD      r8,r0,r1
        0x000026a6:    1c64        d.      ADDS     r4,r4,#1
        0x000026a8:    e7f2        ..      B        0x2690 ; _printf_core + 92
        0x000026aa:    f8578b04    W...    LDR      r8,[r7],#4
        0x000026ae:    1c64        d.      ADDS     r4,r4,#1
        0x000026b0:    7820         x      LDRB     r0,[r4,#0]
        0x000026b2:    286c        l(      CMP      r0,#0x6c
        0x000026b4:    d00d        ..      BEQ      0x26d2 ; _printf_core + 158
        0x000026b6:    dc04        ..      BGT      0x26c2 ; _printf_core + 142
        0x000026b8:    284c        L(      CMP      r0,#0x4c
        0x000026ba:    d012        ..      BEQ      0x26e2 ; _printf_core + 174
        0x000026bc:    286a        j(      CMP      r0,#0x6a
        0x000026be:    d111        ..      BNE      0x26e4 ; _printf_core + 176
        0x000026c0:    e004        ..      B        0x26cc ; _printf_core + 152
        0x000026c2:    2874        t(      CMP      r0,#0x74
        0x000026c4:    d00d        ..      BEQ      0x26e2 ; _printf_core + 174
        0x000026c6:    287a        z(      CMP      r0,#0x7a
        0x000026c8:    d10c        ..      BNE      0x26e4 ; _printf_core + 176
        0x000026ca:    e00a        ..      B        0x26e2 ; _printf_core + 174
        0x000026cc:    f4451500    E...    ORR      r5,r5,#0x200000
        0x000026d0:    e007        ..      B        0x26e2 ; _printf_core + 174
        0x000026d2:    7861        ax      LDRB     r1,[r4,#1]
        0x000026d4:    f4451580    E...    ORR      r5,r5,#0x100000
        0x000026d8:    4281        .B      CMP      r1,r0
        0x000026da:    d102        ..      BNE      0x26e2 ; _printf_core + 174
        0x000026dc:    1c64        d.      ADDS     r4,r4,#1
        0x000026de:    f5051580    ....    ADD      r5,r5,#0x100000
        0x000026e2:    1c64        d.      ADDS     r4,r4,#1
        0x000026e4:    7820         x      LDRB     r0,[r4,#0]
        0x000026e6:    2869        i(      CMP      r0,#0x69
        0x000026e8:    d044        D.      BEQ      0x2774 ; _printf_core + 320
        0x000026ea:    dc08        ..      BGT      0x26fe ; _printf_core + 202
        0x000026ec:    2800        .(      CMP      r0,#0
        0x000026ee:    d0b3        ..      BEQ      0x2658 ; _printf_core + 36
        0x000026f0:    2858        X(      CMP      r0,#0x58
        0x000026f2:    d067        g.      BEQ      0x27c4 ; _printf_core + 400
        0x000026f4:    2863        c(      CMP      r0,#0x63
        0x000026f6:    d00f        ..      BEQ      0x2718 ; _printf_core + 228
        0x000026f8:    2864        d(      CMP      r0,#0x64
        0x000026fa:    d108        ..      BNE      0x270e ; _printf_core + 218
        0x000026fc:    e03a        :.      B        0x2774 ; _printf_core + 320
        0x000026fe:    2870        p(      CMP      r0,#0x70
        0x00002700:    d065        e.      BEQ      0x27ce ; _printf_core + 410
        0x00002702:    2873        s(      CMP      r0,#0x73
        0x00002704:    d012        ..      BEQ      0x272c ; _printf_core + 248
        0x00002706:    2875        u(      CMP      r0,#0x75
        0x00002708:    d05a        Z.      BEQ      0x27c0 ; _printf_core + 396
        0x0000270a:    2878        x(      CMP      r0,#0x78
        0x0000270c:    d05a        Z.      BEQ      0x27c4 ; _printf_core + 400
        0x0000270e:    465a        ZF      MOV      r2,r11
        0x00002710:    990f        ..      LDR      r1,[sp,#0x3c]
        0x00002712:    4790        .G      BLX      r2
        0x00002714:    1c76        v.      ADDS     r6,r6,#1
        0x00002716:    e0d5        ..      B        0x28c4 ; _printf_core + 656
        0x00002718:    f8170b04    ....    LDRB     r0,[r7],#4
        0x0000271c:    f88d0000    ....    STRB     r0,[sp,#0]
        0x00002720:    2000        .       MOVS     r0,#0
        0x00002722:    f88d0001    ....    STRB     r0,[sp,#1]
        0x00002726:    46e9        .F      MOV      r9,sp
        0x00002728:    2001        .       MOVS     r0,#1
        0x0000272a:    e003        ..      B        0x2734 ; _printf_core + 256
        0x0000272c:    f8579b04    W...    LDR      r9,[r7],#4
        0x00002730:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x00002734:    0769        i.      LSLS     r1,r5,#29
        0x00002736:    f04f0500    O...    MOV      r5,#0
        0x0000273a:    d401        ..      BMI      0x2740 ; _printf_core + 268
        0x0000273c:    e00a        ..      B        0x2754 ; _printf_core + 288
        0x0000273e:    1c6d        m.      ADDS     r5,r5,#1
        0x00002740:    4545        EE      CMP      r5,r8
        0x00002742:    da0d        ..      BGE      0x2760 ; _printf_core + 300
        0x00002744:    4285        .B      CMP      r5,r0
        0x00002746:    dbfa        ..      BLT      0x273e ; _printf_core + 266
        0x00002748:    f8191005    ....    LDRB     r1,[r9,r5]
        0x0000274c:    2900        .)      CMP      r1,#0
        0x0000274e:    d1f6        ..      BNE      0x273e ; _printf_core + 266
        0x00002750:    e006        ..      B        0x2760 ; _printf_core + 300
        0x00002752:    1c6d        m.      ADDS     r5,r5,#1
        0x00002754:    4285        .B      CMP      r5,r0
        0x00002756:    dbfc        ..      BLT      0x2752 ; _printf_core + 286
        0x00002758:    f8191005    ....    LDRB     r1,[r9,r5]
        0x0000275c:    2900        .)      CMP      r1,#0
        0x0000275e:    d1f8        ..      BNE      0x2752 ; _printf_core + 286
        0x00002760:    442e        .D      ADD      r6,r6,r5
        0x00002762:    e004        ..      B        0x276e ; _printf_core + 314
        0x00002764:    f8190b01    ....    LDRB     r0,[r9],#1
        0x00002768:    465a        ZF      MOV      r2,r11
        0x0000276a:    990f        ..      LDR      r1,[sp,#0x3c]
        0x0000276c:    4790        .G      BLX      r2
        0x0000276e:    1e6d        m.      SUBS     r5,r5,#1
        0x00002770:    d2f8        ..      BCS      0x2764 ; _printf_core + 304
        0x00002772:    e0a7        ..      B        0x28c4 ; _printf_core + 656
        0x00002774:    200a        .       MOVS     r0,#0xa
        0x00002776:    2100        .!      MOVS     r1,#0
        0x00002778:    e9cd0108    ....    STRD     r0,r1,[sp,#0x20]
        0x0000277c:    f3c55002    ...P    UBFX     r0,r5,#20,#3
        0x00002780:    2802        .(      CMP      r0,#2
        0x00002782:    d00c        ..      BEQ      0x279e ; _printf_core + 362
        0x00002784:    cf01        ..      LDM      r7!,{r0}
        0x00002786:    17c1        ..      ASRS     r1,r0,#31
        0x00002788:    1e02        ..      SUBS     r2,r0,#0
        0x0000278a:    f1710200    q...    SBCS     r2,r1,#0
        0x0000278e:    da0c        ..      BGE      0x27aa ; _printf_core + 374
        0x00002790:    2300        .#      MOVS     r3,#0
        0x00002792:    ebd00003    ....    RSBS     r0,r0,r3
        0x00002796:    eb630101    c...    SBC      r1,r3,r1
        0x0000279a:    222d        -"      MOVS     r2,#0x2d
        0x0000279c:    e008        ..      B        0x27b0 ; _printf_core + 380
        0x0000279e:    1dff        ..      ADDS     r7,r7,#7
        0x000027a0:    f0270707    '...    BIC      r7,r7,#7
        0x000027a4:    e8f70102    ....    LDRD     r0,r1,[r7],#8
        0x000027a8:    e7ee        ..      B        0x2788 ; _printf_core + 340
        0x000027aa:    052a        *.      LSLS     r2,r5,#20
        0x000027ac:    d504        ..      BPL      0x27b8 ; _printf_core + 388
        0x000027ae:    222b        +"      MOVS     r2,#0x2b
        0x000027b0:    f88d2028    ..(     STRB     r2,[sp,#0x28]
        0x000027b4:    2201        ."      MOVS     r2,#1
        0x000027b6:    e03c        <.      B        0x2832 ; _printf_core + 510
        0x000027b8:    07ea        ..      LSLS     r2,r5,#31
        0x000027ba:    d03a        :.      BEQ      0x2832 ; _printf_core + 510
        0x000027bc:    2220         "      MOVS     r2,#0x20
        0x000027be:    e7f7        ..      B        0x27b0 ; _printf_core + 380
        0x000027c0:    200a        .       MOVS     r0,#0xa
        0x000027c2:    e000        ..      B        0x27c6 ; _printf_core + 402
        0x000027c4:    2010        .       MOVS     r0,#0x10
        0x000027c6:    2100        .!      MOVS     r1,#0
        0x000027c8:    e9cd0108    ....    STRD     r0,r1,[sp,#0x20]
        0x000027cc:    e007        ..      B        0x27de ; _printf_core + 426
        0x000027ce:    2010        .       MOVS     r0,#0x10
        0x000027d0:    2100        .!      MOVS     r1,#0
        0x000027d2:    f0450504    E...    ORR      r5,r5,#4
        0x000027d6:    e9cd0108    ....    STRD     r0,r1,[sp,#0x20]
        0x000027da:    f04f0808    O...    MOV      r8,#8
        0x000027de:    f3c55002    ...P    UBFX     r0,r5,#20,#3
        0x000027e2:    2802        .(      CMP      r0,#2
        0x000027e4:    d010        ..      BEQ      0x2808 ; _printf_core + 468
        0x000027e6:    cf01        ..      LDM      r7!,{r0}
        0x000027e8:    2100        .!      MOVS     r1,#0
        0x000027ea:    f04f0a00    O...    MOV      r10,#0
        0x000027ee:    072a        *.      LSLS     r2,r5,#28
        0x000027f0:    d520         .      BPL      0x2834 ; _printf_core + 512
        0x000027f2:    7822        "x      LDRB     r2,[r4,#0]
        0x000027f4:    2a70        p*      CMP      r2,#0x70
        0x000027f6:    d00d        ..      BEQ      0x2814 ; _printf_core + 480
        0x000027f8:    e9ddc308    ....    LDRD     r12,r3,[sp,#0x20]
        0x000027fc:    f08c0c10    ....    EOR      r12,r12,#0x10
        0x00002800:    ea5c0c03    \...    ORRS     r12,r12,r3
        0x00002804:    d00c        ..      BEQ      0x2820 ; _printf_core + 492
        0x00002806:    e015        ..      B        0x2834 ; _printf_core + 512
        0x00002808:    1dff        ..      ADDS     r7,r7,#7
        0x0000280a:    f0270707    '...    BIC      r7,r7,#7
        0x0000280e:    e8f70102    ....    LDRD     r0,r1,[r7],#8
        0x00002812:    e7ea        ..      B        0x27ea ; _printf_core + 438
        0x00002814:    2240        @"      MOVS     r2,#0x40
        0x00002816:    f88d2028    ..(     STRB     r2,[sp,#0x28]
        0x0000281a:    f04f0a01    O...    MOV      r10,#1
        0x0000281e:    e00c        ..      B        0x283a ; _printf_core + 518
        0x00002820:    ea500301    P...    ORRS     r3,r0,r1
        0x00002824:    d006        ..      BEQ      0x2834 ; _printf_core + 512
        0x00002826:    2330        0#      MOVS     r3,#0x30
        0x00002828:    f88d3028    ..(0    STRB     r3,[sp,#0x28]
        0x0000282c:    f88d2029    ..)     STRB     r2,[sp,#0x29]
        0x00002830:    2202        ."      MOVS     r2,#2
        0x00002832:    4692        .F      MOV      r10,r2
        0x00002834:    7822        "x      LDRB     r2,[r4,#0]
        0x00002836:    2a58        X*      CMP      r2,#0x58
        0x00002838:    d004        ..      BEQ      0x2844 ; _printf_core + 528
        0x0000283a:    a224        $.      ADR      r2,{pc}+0x92 ; 0x28cc
        0x0000283c:    f10d0920    .. .    ADD      r9,sp,#0x20
        0x00002840:    920b        ..      STR      r2,[sp,#0x2c]
        0x00002842:    e009        ..      B        0x2858 ; _printf_core + 548
        0x00002844:    a226        &.      ADR      r2,{pc}+0x9c ; 0x28e0
        0x00002846:    e7f9        ..      B        0x283c ; _printf_core + 520
        0x00002848:    e9dd2308    ...#    LDRD     r2,r3,[sp,#0x20]
        0x0000284c:    f7fffe6e    ..n.    BL       __aeabi_uldivmod ; 0x252c
        0x00002850:    9b0b        ..      LDR      r3,[sp,#0x2c]
        0x00002852:    5c9b        .\      LDRB     r3,[r3,r2]
        0x00002854:    f8093d01    ...=    STRB     r3,[r9,#-1]!
        0x00002858:    ea500201    P...    ORRS     r2,r0,r1
        0x0000285c:    d1f4        ..      BNE      0x2848 ; _printf_core + 532
        0x0000285e:    ebad0009    ....    SUB      r0,sp,r9
        0x00002862:    3020         0      ADDS     r0,r0,#0x20
        0x00002864:    9008        ..      STR      r0,[sp,#0x20]
        0x00002866:    0768        h.      LSLS     r0,r5,#29
        0x00002868:    d401        ..      BMI      0x286e ; _printf_core + 570
        0x0000286a:    f04f0801    O...    MOV      r8,#1
        0x0000286e:    9908        ..      LDR      r1,[sp,#0x20]
        0x00002870:    4588        .E      CMP      r8,r1
        0x00002872:    dd03        ..      BLE      0x287c ; _printf_core + 584
        0x00002874:    9808        ..      LDR      r0,[sp,#0x20]
        0x00002876:    eba80000    ....    SUB      r0,r8,r0
        0x0000287a:    e000        ..      B        0x287e ; _printf_core + 586
        0x0000287c:    2000        .       MOVS     r0,#0
        0x0000287e:    4680        .F      MOV      r8,r0
        0x00002880:    2500        .%      MOVS     r5,#0
        0x00002882:    e006        ..      B        0x2892 ; _printf_core + 606
        0x00002884:    a80a        ..      ADD      r0,sp,#0x28
        0x00002886:    465a        ZF      MOV      r2,r11
        0x00002888:    5d40        @]      LDRB     r0,[r0,r5]
        0x0000288a:    990f        ..      LDR      r1,[sp,#0x3c]
        0x0000288c:    4790        .G      BLX      r2
        0x0000288e:    1c6d        m.      ADDS     r5,r5,#1
        0x00002890:    1c76        v.      ADDS     r6,r6,#1
        0x00002892:    4555        UE      CMP      r5,r10
        0x00002894:    dbf6        ..      BLT      0x2884 ; _printf_core + 592
        0x00002896:    e004        ..      B        0x28a2 ; _printf_core + 622
        0x00002898:    2030        0       MOVS     r0,#0x30
        0x0000289a:    465a        ZF      MOV      r2,r11
        0x0000289c:    990f        ..      LDR      r1,[sp,#0x3c]
        0x0000289e:    4790        .G      BLX      r2
        0x000028a0:    1c76        v.      ADDS     r6,r6,#1
        0x000028a2:    f1b80100    ....    SUBS     r1,r8,#0
        0x000028a6:    f1a80801    ....    SUB      r8,r8,#1
        0x000028aa:    dcf5        ..      BGT      0x2898 ; _printf_core + 612
        0x000028ac:    e005        ..      B        0x28ba ; _printf_core + 646
        0x000028ae:    f8190b01    ....    LDRB     r0,[r9],#1
        0x000028b2:    465a        ZF      MOV      r2,r11
        0x000028b4:    990f        ..      LDR      r1,[sp,#0x3c]
        0x000028b6:    4790        .G      BLX      r2
        0x000028b8:    1c76        v.      ADDS     r6,r6,#1
        0x000028ba:    9908        ..      LDR      r1,[sp,#0x20]
        0x000028bc:    1e48        H.      SUBS     r0,r1,#1
        0x000028be:    9008        ..      STR      r0,[sp,#0x20]
        0x000028c0:    2900        .)      CMP      r1,#0
        0x000028c2:    dcf4        ..      BGT      0x28ae ; _printf_core + 634
        0x000028c4:    1c64        d.      ADDS     r4,r4,#1
        0x000028c6:    e6c4        ..      B        0x2652 ; _printf_core + 30
    $d
        0x000028c8:    00012809    .(..    DCD    75785
        0x000028cc:    33323130    0123    DCD    858927408
        0x000028d0:    37363534    4567    DCD    926299444
        0x000028d4:    62613938    89ab    DCD    1650538808
        0x000028d8:    66656463    cdef    DCD    1717920867
        0x000028dc:    00000000    ....    DCD    0
        0x000028e0:    33323130    0123    DCD    858927408
        0x000028e4:    37363534    4567    DCD    926299444
        0x000028e8:    42413938    89AB    DCD    1111570744
        0x000028ec:    46454443    CDEF    DCD    1178944579
        0x000028f0:    00000000    ....    DCD    0
    $d.realdata
    .constdata
        0x000028f4:    00b71b00    ....    DCD    12000000
        0x000028f8:    00000000    ....    DCD    0
        0x000028fc:    00008000    ....    DCD    32768
        0x00002900:    00b71b00    ....    DCD    12000000
        0x00002904:    00b71b00    ....    DCD    12000000
        0x00002908:    00000000    ....    DCD    0
        0x0000290c:    00008000    ....    DCD    32768
        0x00002910:    00b71b00    ....    DCD    12000000
        0x00002914:    00b71b00    ....    DCD    12000000
        0x00002918:    00000000    ....    DCD    0
        0x0000291c:    00008000    ....    DCD    32768
        0x00002920:    00b71b00    ....    DCD    12000000
    .constdata
        0x00002924:    00b71b00    ....    DCD    12000000
        0x00002928:    00008000    ....    DCD    32768
        0x0000292c:    00000000    ....    DCD    0
        0x00002930:    00000000    ....    DCD    0
        0x00002934:    00000000    ....    DCD    0
        0x00002938:    00002710    .'..    DCD    10000
        0x0000293c:    00000000    ....    DCD    0
        0x00002940:    00b71b00    ....    DCD    12000000
    Region$$Table$$Base
        0x00002944:    00002964    d)..    DCD    10596
        0x00002948:    20000000    ...     DCD    536870912
        0x0000294c:    000005e0    ....    DCD    1504
        0x00002950:    00002614    .&..    DCD    9748
        0x00002954:    00002f44    D/..    DCD    12100
        0x00002958:    200005e0    ...     DCD    536872416
        0x0000295c:    00000950    P...    DCD    2384
        0x00002960:    00002624    $&..    DCD    9764
    Region$$Table$$Limit

** Section #2 'ER_RW' (SHT_PROGBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 1504 bytes (alignment 4)
    Address: 0x20000000


** Section #3 'ER_ZI' (SHT_NOBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 2384 bytes (alignment 8)
    Address: 0x200005e0


** Section #4 '.debug_abbrev' (SHT_PROGBITS)
    Size   : 1476 bytes


** Section #5 '.debug_frame' (SHT_PROGBITS)
    Size   : 4220 bytes


** Section #6 '.debug_info' (SHT_PROGBITS)
    Size   : 37340 bytes


** Section #7 '.debug_line' (SHT_PROGBITS)
    Size   : 12696 bytes


** Section #8 '.debug_loc' (SHT_PROGBITS)
    Size   : 6456 bytes


** Section #9 '.debug_macinfo' (SHT_PROGBITS)
    Size   : 182616 bytes


** Section #10 '.debug_pubnames' (SHT_PROGBITS)
    Size   : 8961 bytes


** Section #11 '.symtab' (SHT_SYMTAB)
    Size   : 10352 bytes (alignment 4)
    String table #12 '.strtab'
    Last local symbol no. 161


** Section #12 '.strtab' (SHT_STRTAB)
    Size   : 11600 bytes


** Section #13 '.note' (SHT_NOTE)
    Size   : 28 bytes (alignment 4)


** Section #14 '.comment' (SHT_PROGBITS)
    Size   : 12520 bytes


** Section #15 '.shstrtab' (SHT_STRTAB)
    Size   : 156 bytes


