<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>8. MemTypes Package &mdash; connectal 15.11.1 documentation</title>
    
    <link rel="stylesheet" href="../_static/classic.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../',
        VERSION:     '15.11.1',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <script type="text/javascript" src="../_static/tracking.js"></script>
    <link rel="top" title="connectal 15.11.1 documentation" href="../index.html" />
    <link rel="up" title="Connectal BSV Libraries" href="bsv.html" />
    <link rel="next" title="9. MMU Package" href="mmu.html" />
    <link rel="prev" title="7. MemReadEngine Package" href="memreadengine.html" /> 
  </head>
  <body role="document">
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../bsv-pkgindex.html" title="Bsv Package Index"
             >bsvpkgs</a> |</li>
        <li class="right" >
          <a href="mmu.html" title="9. MMU Package"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="memreadengine.html" title="7. MemReadEngine Package"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">connectal 15.11.1 documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="bsv.html" accesskey="U">Connectal BSV Libraries</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="package-MemTypes">
<span id="memtypes-package"></span><h1>8. MemTypes Package<a class="headerlink" href="#package-MemTypes" title="Permalink to this headline">¶</a></h1>
<div class="section" id="constants">
<h2>8.1. Constants<a class="headerlink" href="#constants" title="Permalink to this headline">¶</a></h2>
<dl class="typedef">
<dt id="MemTypes::Bit#(32) SGLId">
<em class="property">typedef </em><code class="descclassname">MemTypes::</code><code class="descname">Bit#(32) SGLId</code><a class="headerlink" href="#MemTypes::Bit#(32) SGLId" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="typedef">
<dt id="MemTypes::44 MemOffsetSize">
<em class="property">typedef </em><code class="descclassname">MemTypes::</code><code class="descname">44 MemOffsetSize</code><a class="headerlink" href="#MemTypes::44 MemOffsetSize" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="typedef">
<dt id="MemTypes::6 MemTagSize">
<em class="property">typedef </em><code class="descclassname">MemTypes::</code><code class="descname">6 MemTagSize</code><a class="headerlink" href="#MemTypes::6 MemTagSize" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="typedef">
<dt id="MemTypes::8 BurstLenSize">
<em class="property">typedef </em><code class="descclassname">MemTypes::</code><code class="descname">8 BurstLenSize</code><a class="headerlink" href="#MemTypes::8 BurstLenSize" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="typedef">
<dt id="MemTypes::32 MemServerTags">
<em class="property">typedef </em><code class="descclassname">MemTypes::</code><code class="descname">32 MemServerTags</code><a class="headerlink" href="#MemTypes::32 MemServerTags" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="typedef">
<dt id="MemTypes::TDiv#(DataBusSize,8) ByteEnableSize">
<em class="property">typedef </em><code class="descclassname">MemTypes::</code><code class="descname">TDiv#(DataBusSize,8) ByteEnableSize</code><a class="headerlink" href="#MemTypes::TDiv#(DataBusSize,8) ByteEnableSize" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</div>
<div class="section" id="data-types">
<h2>8.2. Data Types<a class="headerlink" href="#data-types" title="Permalink to this headline">¶</a></h2>
<dl class="struct">
<dt id="MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth)">
<em class="property">struct </em><code class="descclassname">MemTypes::</code><code class="descname">PhysMemRequest#(numeric type addrWidth, dataWidth)</code><a class="headerlink" href="#MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth)" title="Permalink to this definition">¶</a></dt>
<dd><p>A memory request containing a physical memory address</p>
<dl class="field">
<dt id="MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).addr">
<code class="descname">addr</code> &rarr; Bit#(addrWidth)<a class="headerlink" href="#MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).addr" title="Permalink to this definition">¶</a></dt>
<dd><p>Physical address to read or write</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).burstLen">
<code class="descname">burstLen</code> &rarr; Bit#(BurstLenSize)<a class="headerlink" href="#MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).burstLen" title="Permalink to this definition">¶</a></dt>
<dd><p>Length of read or write burst, in bytes.  The number of beats of the request will be the burst length divided by the physical width of the memory interface.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).tag">
<code class="descname">tag</code> &rarr; Bit#(MemTagSize)<a class="headerlink" href="#MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).tag" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="field">
<dt id="MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).firstbe">
<code class="descname">firstbe</code> &rarr; Bit#(TDiv#(dataWidth,8))<a class="headerlink" href="#MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).firstbe" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="field">
<dt id="MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).lastbe">
<code class="descname">lastbe</code> &rarr; Bit#(TDiv#(dataWidth,8))<a class="headerlink" href="#MemTypes::PhysMemRequest#(numeric type addrWidth, dataWidth).lastbe" title="Permalink to this definition">¶</a></dt>
<dd><p>If BYTE_ENABLESis defined as aBSV preprocessor macro,byte write
enables are added to PhysMemRequest, intwo fields: firstbe and
lastbe.The idea is to enable writing any number of contiguous
bytes even if it is less than the width of the shared memory
data bus.</p>
<p>These have roughly the same semantics as in PCIE. The write
enable in firstbe apply to the first beat of a burst request and
those inlastbe apply to the last beat of a multi-beat burst
request. Intervening beats of a burst request enable the write
of all beats of that burst.</p>
</dd></dl>

</dd></dl>

<dl class="struct">
<dt id="MemTypes::MemRequest">
<em class="property">struct </em><code class="descclassname">MemTypes::</code><code class="descname">MemRequest</code><a class="headerlink" href="#MemTypes::MemRequest" title="Permalink to this definition">¶</a></dt>
<dd><p>A logical memory read or write request. The linear offset of the request will be translated by an MMU according to the specified scatter-gather list.</p>
<dl class="field">
<dt id="MemTypes::MemRequest.sglId">
<code class="descname">sglId</code> &rarr; SGLId<a class="headerlink" href="#MemTypes::MemRequest.sglId" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicates which scatter-gather list the MMU should use when translating the address</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemRequest.offset">
<code class="descname">offset</code> &rarr; Bit#(MemOffsetSize)<a class="headerlink" href="#MemTypes::MemRequest.offset" title="Permalink to this definition">¶</a></dt>
<dd><p>Linear byte offset to read or write.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemRequest.burstLen">
<code class="descname">burstLen</code> &rarr; Bit#(BurstLenSize)<a class="headerlink" href="#MemTypes::MemRequest.burstLen" title="Permalink to this definition">¶</a></dt>
<dd><p>Length of read or write burst, in bytes. The number of beats of the request will be the burst length divided by the physical width of the memory interface.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemRequest.tag">
<code class="descname">tag</code> &rarr; Bit#(MemTagSize) <a class="headerlink" href="#MemTypes::MemRequest.tag" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="field">
<dt id="MemTypes::MemRequest.firstbe">
<code class="descname">firstbe</code> &rarr; Bit#(ByteEnableSize)<a class="headerlink" href="#MemTypes::MemRequest.firstbe" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="field">
<dt id="MemTypes::MemRequest.lastbe">
<code class="descname">lastbe</code> &rarr; Bit#(ByteEnableSize)<a class="headerlink" href="#MemTypes::MemRequest.lastbe" title="Permalink to this definition">¶</a></dt>
<dd><p>If BYTE_ENABLESis defined as aBSV preprocessor macro,byte write
enables are added to PhysMemRequest, intwo fields: firstbe and
lastbe.The idea is to enable writing any number of contiguous
bytes even if it is less than the width of the shared memory
data bus.</p>
<p>These have roughly the same semantics as in PCIE. The write
enable in firstbe apply to the first beat of a burst request and
those inlastbe apply to the last beat of a multi-beat burst
request. Intervening beats of a burst request enable the write
of all beats of that burst.</p>
</dd></dl>

</dd></dl>

<dl class="struct">
<dt id="MemTypes::MemData#(numeric type dsz)">
<em class="property">struct </em><code class="descclassname">MemTypes::</code><code class="descname">MemData#(numeric type dsz)</code><a class="headerlink" href="#MemTypes::MemData#(numeric type dsz)" title="Permalink to this definition">¶</a></dt>
<dd><p>One beat of the payload of a physical or logical memory read or write request.</p>
<dl class="field">
<dt id="MemTypes::MemData#(numeric type dsz).data">
<code class="descname">data</code> &rarr; Bit#(dsz)<a class="headerlink" href="#MemTypes::MemData#(numeric type dsz).data" title="Permalink to this definition">¶</a></dt>
<dd><p>One data beat worth of data.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemData#(numeric type dsz).tag">
<code class="descname">tag</code> &rarr; Bit#(MemTagSize)<a class="headerlink" href="#MemTypes::MemData#(numeric type dsz).tag" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicates to which request this beat belongs.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemData#(numeric type dsz).last">
<code class="descname">last</code> &rarr; Bool<a class="headerlink" href="#MemTypes::MemData#(numeric type dsz).last" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicates that this is the last beat of a burst.</p>
</dd></dl>

</dd></dl>

<dl class="struct">
<dt id="MemTypes::MemDataF#(numeric type dsz)">
<em class="property">struct </em><code class="descclassname">MemTypes::</code><code class="descname">MemDataF#(numeric type dsz)</code><a class="headerlink" href="#MemTypes::MemDataF#(numeric type dsz)" title="Permalink to this definition">¶</a></dt>
<dd><p>One beat of the payload of a physical or logical memory read or write request. Used by MemReadEngine and MemWriteEngine.</p>
<dl class="field">
<dt id="MemTypes::MemDataF#(numeric type dsz).data">
<code class="descname">data</code> &rarr; Bit#(dsz)<a class="headerlink" href="#MemTypes::MemDataF#(numeric type dsz).data" title="Permalink to this definition">¶</a></dt>
<dd><p>One data beat worth of data.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemDataF#(numeric type dsz).tag">
<code class="descname">tag</code> &rarr; Bit#(MemTagSize)<a class="headerlink" href="#MemTypes::MemDataF#(numeric type dsz).tag" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicates to which request this beat belongs.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemDataF#(numeric type dsz).first">
<code class="descname">first</code> &rarr; Bool<a class="headerlink" href="#MemTypes::MemDataF#(numeric type dsz).first" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicates that this is the first data beat of a request.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemDataF#(numeric type dsz).last">
<code class="descname">last</code> &rarr; Bool<a class="headerlink" href="#MemTypes::MemDataF#(numeric type dsz).last" title="Permalink to this definition">¶</a></dt>
<dd><p>Indicates that this is the last data beat of a request.</p>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="physical-memory-clients-and-servers">
<h2>8.3. Physical Memory Clients and Servers<a class="headerlink" href="#physical-memory-clients-and-servers" title="Permalink to this headline">¶</a></h2>
<dl class="interface">
<dt id="MemTypes::PhysMemMaster">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">PhysMemMaster</code><span class="sig-paren">(</span><em>numeric type addrWidth</em>, <em>numeric type dataWidth</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::PhysMemMaster" title="Permalink to this definition">¶</a></dt>
<dd><p>The physical memory interface exposed by MemMaster. For example, connects via AXI to Zynq or via PCIe to x86 memory.</p>
<dl class="subinterface">
<dt id="MemTypes::PhysMemMaster.read_client">
<code class="descname">read_client</code> &rarr; PhysMemReadClient#(addrWidth, dataWidth)<a class="headerlink" href="#MemTypes::PhysMemMaster.read_client" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemMaster.write_client">
<code class="descname">write_client</code> &rarr; PhysMemWriteClient#(addrWidth, dataWidth)<a class="headerlink" href="#MemTypes::PhysMemMaster.write_client" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::PhysMemReadClient">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">PhysMemReadClient</code><span class="sig-paren">(</span><em>numeric type asz</em>, <em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::PhysMemReadClient" title="Permalink to this definition">¶</a></dt>
<dd><dl class="subinterface">
<dt id="MemTypes::PhysMemReadClient.readReq">
<code class="descname">readReq</code> &rarr; Get#(PhysMemRequest#(asz))   <a class="headerlink" href="#MemTypes::PhysMemReadClient.readReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemReadClient.readData">
<code class="descname">readData</code> &rarr; Put#(MemData#(dsz))<a class="headerlink" href="#MemTypes::PhysMemReadClient.readData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::PhysMemWriteClient">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">PhysMemWriteClient</code><span class="sig-paren">(</span><em>numeric type asz</em>, <em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::PhysMemWriteClient" title="Permalink to this definition">¶</a></dt>
<dd><dl class="subinterface">
<dt id="MemTypes::PhysMemWriteClient.writeReq">
<code class="descname">writeReq</code> &rarr; Get#(PhysMemRequest#(asz))   <a class="headerlink" href="#MemTypes::PhysMemWriteClient.writeReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemWriteClient.writeData">
<code class="descname">writeData</code> &rarr; Get#(MemData#(dsz))<a class="headerlink" href="#MemTypes::PhysMemWriteClient.writeData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemWriteClient.writeDone">
<code class="descname">writeDone</code> &rarr; Put#(Bit#(MemTagSize))      <a class="headerlink" href="#MemTypes::PhysMemWriteClient.writeDone" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::PhysMemSlave">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">PhysMemSlave</code><span class="sig-paren">(</span><em>numeric type addrWidth</em>, <em>numeric type dataWidth</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::PhysMemSlave" title="Permalink to this definition">¶</a></dt>
<dd><dl class="subinterface">
<dt id="MemTypes::PhysMemSlave.read_server">
<code class="descname">read_server</code> &rarr; PhysMemReadServer#(addrWidth, dataWidth)<a class="headerlink" href="#MemTypes::PhysMemSlave.read_server" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemSlave.write_server">
<code class="descname">write_server</code> &rarr; PhysMemWriteServer#(addrWidth, dataWidth)<a class="headerlink" href="#MemTypes::PhysMemSlave.write_server" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::PhysMemReadServer">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">PhysMemReadServer</code><span class="sig-paren">(</span><em>numeric type asz</em>, <em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::PhysMemReadServer" title="Permalink to this definition">¶</a></dt>
<dd><dl class="subinterface">
<dt id="MemTypes::PhysMemReadServer.readReq">
<code class="descname">readReq</code> &rarr; Put#(PhysMemRequest#(asz))<a class="headerlink" href="#MemTypes::PhysMemReadServer.readReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemReadServer.readData">
<code class="descname">readData</code> &rarr; Get#(MemData#(dsz))    <a class="headerlink" href="#MemTypes::PhysMemReadServer.readData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::PhysMemWriteServer">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">PhysMemWriteServer</code><span class="sig-paren">(</span><em>numeric type asz</em>, <em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::PhysMemWriteServer" title="Permalink to this definition">¶</a></dt>
<dd><dl class="subinterface">
<dt id="MemTypes::PhysMemWriteServer.writeReq">
<code class="descname">writeReq</code> &rarr; Put#(PhysMemRequest#(asz))<a class="headerlink" href="#MemTypes::PhysMemWriteServer.writeReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemWriteServer.writeData">
<code class="descname">writeData</code> &rarr; Put#(MemData#(dsz))    <a class="headerlink" href="#MemTypes::PhysMemWriteServer.writeData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::PhysMemWriteServer.writeDone">
<code class="descname">writeDone</code> &rarr; Get#(Bit#(MemTagSize))          <a class="headerlink" href="#MemTypes::PhysMemWriteServer.writeDone" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="memory-clients-and-servers">
<h2>8.4. Memory Clients and Servers<a class="headerlink" href="#memory-clients-and-servers" title="Permalink to this headline">¶</a></h2>
<p>These clients and servers operate on logical addresses. These are
translated by an MMU before being issued to system memory.</p>
<dl class="interface">
<dt id="MemTypes::MemReadClient">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemReadClient</code><span class="sig-paren">(</span><em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemReadClient" title="Permalink to this definition">¶</a></dt>
<dd><p>The system memory read interface exported by a client of MemServer, such as MemReadEngine.</p>
<dl class="subinterface">
<dt id="MemTypes::MemReadClient.readReq">
<code class="descname">readReq</code> &rarr; Get#(MemRequest)   <a class="headerlink" href="#MemTypes::MemReadClient.readReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemReadClient.readData">
<code class="descname">readData</code> &rarr; Put#(MemData#(dsz))<a class="headerlink" href="#MemTypes::MemReadClient.readData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::MemWriteClient">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemWriteClient</code><span class="sig-paren">(</span><em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemWriteClient" title="Permalink to this definition">¶</a></dt>
<dd><p>The system memory write interface exported by a client of MemServer, such as MemWriteEngine.</p>
<dl class="subinterface">
<dt id="MemTypes::MemWriteClient.writeReq">
<code class="descname">writeReq</code> &rarr; Get#(MemRequest)   <a class="headerlink" href="#MemTypes::MemWriteClient.writeReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemWriteClient.writeData">
<code class="descname">writeData</code> &rarr; Get#(MemData#(dsz))<a class="headerlink" href="#MemTypes::MemWriteClient.writeData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemWriteClient.writeDone">
<code class="descname">writeDone</code> &rarr; Put#(Bit#(MemTagSize))      <a class="headerlink" href="#MemTypes::MemWriteClient.writeDone" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::MemReadServer">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemReadServer</code><span class="sig-paren">(</span><em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemReadServer" title="Permalink to this definition">¶</a></dt>
<dd><p>The system memory read interface exported by MemServer.</p>
<dl class="subinterface">
<dt id="MemTypes::MemReadServer.readReq">
<code class="descname">readReq</code> &rarr; Put#(MemRequest)<a class="headerlink" href="#MemTypes::MemReadServer.readReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemReadServer.readData">
<code class="descname">readData</code> &rarr; Get#(MemData#(dsz))    <a class="headerlink" href="#MemTypes::MemReadServer.readData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::MemWriteServer">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemWriteServer</code><span class="sig-paren">(</span><em>numeric type dsz</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemWriteServer" title="Permalink to this definition">¶</a></dt>
<dd><p>The system memory write interface exported by MemServer.</p>
<dl class="subinterface">
<dt id="MemTypes::MemWriteServer.writeReq">
<code class="descname">writeReq</code> &rarr; Put#(MemRequest)<a class="headerlink" href="#MemTypes::MemWriteServer.writeReq" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemWriteServer.writeData">
<code class="descname">writeData</code> &rarr; Put#(MemData#(dsz))    <a class="headerlink" href="#MemTypes::MemWriteServer.writeData" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemWriteServer.writeDone">
<code class="descname">writeDone</code> &rarr; Get#(Bit#(MemTagSize))<a class="headerlink" href="#MemTypes::MemWriteServer.writeDone" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="memory-engine-types">
<h2>8.5. Memory Engine Types<a class="headerlink" href="#memory-engine-types" title="Permalink to this headline">¶</a></h2>
<dl class="struct">
<dt id="MemTypes::MemengineCmd">
<em class="property">struct </em><code class="descclassname">MemTypes::</code><code class="descname">MemengineCmd</code><a class="headerlink" href="#MemTypes::MemengineCmd" title="Permalink to this definition">¶</a></dt>
<dd><p>A read or write request for a MemReadEngine or a MemWriteEngine. MemRead and MemWrite engines will issue one or more burst requests to satisfy the overall length of the request.</p>
<dl class="field">
<dt id="MemTypes::MemengineCmd.sglId">
<code class="descname">sglId</code> &rarr; SGLId<a class="headerlink" href="#MemTypes::MemengineCmd.sglId" title="Permalink to this definition">¶</a></dt>
<dd><p>Which memory object identifer (scatter gather list ID) the MMU should use to translate the addresses</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemengineCmd.base">
<code class="descname">base</code> &rarr; Bit#(MemOffsetSize)<a class="headerlink" href="#MemTypes::MemengineCmd.base" title="Permalink to this definition">¶</a></dt>
<dd><p>Logical base address of the request, as a byte offset</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemengineCmd.burstLen">
<code class="descname">burstLen</code> &rarr; Bit#(BurstLenSize)<a class="headerlink" href="#MemTypes::MemengineCmd.burstLen" title="Permalink to this definition">¶</a></dt>
<dd><p>Maximum burst length, in bytes.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemengineCmd.len">
<code class="descname">len</code> &rarr; Bit#(32)<a class="headerlink" href="#MemTypes::MemengineCmd.len" title="Permalink to this definition">¶</a></dt>
<dd><p>Number of bytes to transfer. Must be a multiple of the data bus width.</p>
</dd></dl>

<dl class="field">
<dt id="MemTypes::MemengineCmd.tag">
<code class="descname">tag</code> &rarr; Bit#(MemTagSize)<a class="headerlink" href="#MemTypes::MemengineCmd.tag" title="Permalink to this definition">¶</a></dt>
<dd><p>Identifier for this request.</p>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="memory-engine-interfaces">
<h2>8.6. Memory Engine Interfaces<a class="headerlink" href="#memory-engine-interfaces" title="Permalink to this headline">¶</a></h2>
<dl class="interface">
<dt id="MemTypes::MemWriteEngineServer">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemWriteEngineServer</code><span class="sig-paren">(</span><em>numeric type userWidth</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemWriteEngineServer" title="Permalink to this definition">¶</a></dt>
<dd><p>The interface used by one client of a MemWriteEngine.</p>
<dl class="subinterface">
<dt id="MemTypes::MemWriteEngineServer.request">
<code class="descname">request</code> &rarr; Put#(MemengineCmd)      <a class="headerlink" href="#MemTypes::MemWriteEngineServer.request" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemWriteEngineServer.done">
<code class="descname">done</code> &rarr; Get#(Bool)              <a class="headerlink" href="#MemTypes::MemWriteEngineServer.done" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemWriteEngineServer.data">
<code class="descname">data</code> &rarr; PipeIn#(Bit#(userWidth))<a class="headerlink" href="#MemTypes::MemWriteEngineServer.data" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::MemWriteEngine">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemWriteEngine</code><span class="sig-paren">(</span><em>numeric type busWidth</em>, <em>numeric type userWidth</em>, <em>numeric type cmdQDepth</em>, <em>numeric type numServers</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemWriteEngine" title="Permalink to this definition">¶</a></dt>
<dd><p>A multi-client component that supports multi-burst writes to system memory.</p>
<dl class="subinterface">
<dt id="MemTypes::MemWriteEngine.dmaClient">
<code class="descname">dmaClient</code> &rarr; MemWriteClient#(busWidth)<a class="headerlink" href="#MemTypes::MemWriteEngine.dmaClient" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemWriteEngine.writeServers">
<code class="descname">writeServers</code> &rarr; Vector#(numServers, MemWriteEngineServer#(userWidth))<a class="headerlink" href="#MemTypes::MemWriteEngine.writeServers" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::MemReadEngineServer">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemReadEngineServer</code><span class="sig-paren">(</span><em>numeric type userWidth</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemReadEngineServer" title="Permalink to this definition">¶</a></dt>
<dd><p>The interface used by one client of a MemReadEngine.</p>
<dl class="subinterface">
<dt id="MemTypes::MemReadEngineServer.request">
<code class="descname">request</code> &rarr; Put#(MemengineCmd)       <a class="headerlink" href="#MemTypes::MemReadEngineServer.request" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemReadEngineServer.data">
<code class="descname">data</code> &rarr; PipeOut#(MemDataF#(userWidth))<a class="headerlink" href="#MemTypes::MemReadEngineServer.data" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="interface">
<dt id="MemTypes::MemReadEngine">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">MemReadEngine</code><span class="sig-paren">(</span><em>numeric type busWidth</em>, <em>numeric type userWidth</em>, <em>numeric type cmdQDepth</em>, <em>numeric type numServers</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::MemReadEngine" title="Permalink to this definition">¶</a></dt>
<dd><p>A multi-client component that supports multi-burst reads from system memory.</p>
<dl class="subinterface">
<dt id="MemTypes::MemReadEngine.dmaClient">
<code class="descname">dmaClient</code> &rarr; MemReadClient#(busWidth)<a class="headerlink" href="#MemTypes::MemReadEngine.dmaClient" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="subinterface">
<dt id="MemTypes::MemReadEngine.readServers">
<code class="descname">readServers</code> &rarr; Vector#(numServers, MemReadEngineServer#(userWidth))<a class="headerlink" href="#MemTypes::MemReadEngine.readServers" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="memory-traffic-interfaces">
<h2>8.7. Memory Traffic Interfaces<a class="headerlink" href="#memory-traffic-interfaces" title="Permalink to this headline">¶</a></h2>
<dl class="interface">
<dt id="MemTypes::DmaDbg">
<em class="property">interface </em><code class="descclassname">MemTypes::</code><code class="descname">DmaDbg</code><a class="headerlink" href="#MemTypes::DmaDbg" title="Permalink to this definition">¶</a></dt>
<dd><dl class="method">
<dt id="MemTypes::DmaDbg.getMemoryTraffic">
<code class="descname">getMemoryTraffic</code> &rarr; ActionValue#(Bit#(64))<a class="headerlink" href="#MemTypes::DmaDbg.getMemoryTraffic" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="method">
<dt id="MemTypes::DmaDbg.dbg">
<code class="descname">dbg</code> &rarr; ActionValue#(DmaDbgRec)<a class="headerlink" href="#MemTypes::DmaDbg.dbg" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="connectable-instances">
<h2>8.8. Connectable Instances<a class="headerlink" href="#connectable-instances" title="Permalink to this headline">¶</a></h2>
<dl class="instance">
<dt id="MemTypes::Connectable">
<em class="property">instance </em><code class="descclassname">MemTypes::</code><code class="descname">Connectable</code><span class="sig-paren">(</span><em>MemReadClient#(dsz)</em>, <em>MemReadServer#(dsz)</em><span class="sig-paren">)</span><a class="headerlink" href="#MemTypes::Connectable" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="instance">
<dt>
<em class="property">instance </em><code class="descclassname">MemTypes::</code><code class="descname">Connectable</code><span class="sig-paren">(</span><em>MemWriteClient#(dsz)</em>, <em>MemWriteServer#(dsz)</em><span class="sig-paren">)</span></dt>
<dd></dd></dl>

<dl class="instance">
<dt>
<em class="property">instance </em><code class="descclassname">MemTypes::</code><code class="descname">Connectable</code><span class="sig-paren">(</span><em>PhysMemMaster#(addrWidth</em>, <em>busWidth)</em>, <em>PhysMemSlave#(addrWidth</em>, <em>busWidth)</em><span class="sig-paren">)</span></dt>
<dd></dd></dl>

<dl class="instance">
<dt>
<em class="property">instance </em><code class="descclassname">MemTypes::</code><code class="descname">Connectable</code><span class="sig-paren">(</span><em>PhysMemMaster#(32</em>, <em>busWidth)</em>, <em>PhysMemSlave#(40</em>, <em>busWidth)</em><span class="sig-paren">)</span></dt>
<dd></dd></dl>

</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <h3><a href="../index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">8. MemTypes Package</a><ul>
<li><a class="reference internal" href="#constants">8.1. Constants</a></li>
<li><a class="reference internal" href="#data-types">8.2. Data Types</a></li>
<li><a class="reference internal" href="#physical-memory-clients-and-servers">8.3. Physical Memory Clients and Servers</a></li>
<li><a class="reference internal" href="#memory-clients-and-servers">8.4. Memory Clients and Servers</a></li>
<li><a class="reference internal" href="#memory-engine-types">8.5. Memory Engine Types</a></li>
<li><a class="reference internal" href="#memory-engine-interfaces">8.6. Memory Engine Interfaces</a></li>
<li><a class="reference internal" href="#memory-traffic-interfaces">8.7. Memory Traffic Interfaces</a></li>
<li><a class="reference internal" href="#connectable-instances">8.8. Connectable Instances</a></li>
</ul>
</li>
</ul>

  <h4>Previous topic</h4>
  <p class="topless"><a href="memreadengine.html"
                        title="previous chapter">7. MemReadEngine Package</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="mmu.html"
                        title="next chapter">9. MMU Package</a></p>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/bsv/memtypes.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../bsv-pkgindex.html" title="Bsv Package Index"
             >bsvpkgs</a> |</li>
        <li class="right" >
          <a href="mmu.html" title="9. MMU Package"
             >next</a> |</li>
        <li class="right" >
          <a href="memreadengine.html" title="7. MemReadEngine Package"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">connectal 15.11.1 documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="bsv.html" >Connectal BSV Libraries</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &copy; Copyright 2015, Jamey Hicks, Myron King, John Ankcorn.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.3.1.
    </div>
  </body>
</html>