
car1_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6bc  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000089c  0800a8a8  0800a8a8  0000b8a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b144  0800b144  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b144  0800b144  0000c144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b14c  0800b14c  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b14c  0800b14c  0000c14c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b150  0800b150  0000c150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b154  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  200001d4  0800b328  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  0800b328  0000d3f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da22  00000000  00000000  0000d1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028ea  00000000  00000000  0001ac1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  0001d510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8b  00000000  00000000  0001e2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b6cc  00000000  00000000  0001ed4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a51  00000000  00000000  0003a417  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b1f6  00000000  00000000  0004be68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e705e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000527c  00000000  00000000  000e70a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000ec320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	0800a88c 	.word	0x0800a88c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	0800a88c 	.word	0x0800a88c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_fcmpun>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011f4:	d102      	bne.n	80011fc <__aeabi_fcmpun+0x14>
 80011f6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011fa:	d108      	bne.n	800120e <__aeabi_fcmpun+0x26>
 80011fc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001200:	d102      	bne.n	8001208 <__aeabi_fcmpun+0x20>
 8001202:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001206:	d102      	bne.n	800120e <__aeabi_fcmpun+0x26>
 8001208:	f04f 0000 	mov.w	r0, #0
 800120c:	4770      	bx	lr
 800120e:	f04f 0001 	mov.w	r0, #1
 8001212:	4770      	bx	lr

08001214 <__aeabi_f2iz>:
 8001214:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001218:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800121c:	d30f      	bcc.n	800123e <__aeabi_f2iz+0x2a>
 800121e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001222:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001226:	d90d      	bls.n	8001244 <__aeabi_f2iz+0x30>
 8001228:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800122c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001230:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001234:	fa23 f002 	lsr.w	r0, r3, r2
 8001238:	bf18      	it	ne
 800123a:	4240      	negne	r0, r0
 800123c:	4770      	bx	lr
 800123e:	f04f 0000 	mov.w	r0, #0
 8001242:	4770      	bx	lr
 8001244:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001248:	d101      	bne.n	800124e <__aeabi_f2iz+0x3a>
 800124a:	0242      	lsls	r2, r0, #9
 800124c:	d105      	bne.n	800125a <__aeabi_f2iz+0x46>
 800124e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001252:	bf08      	it	eq
 8001254:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001258:	4770      	bx	lr
 800125a:	f04f 0000 	mov.w	r0, #0
 800125e:	4770      	bx	lr

08001260 <__aeabi_d2lz>:
 8001260:	b538      	push	{r3, r4, r5, lr}
 8001262:	2200      	movs	r2, #0
 8001264:	2300      	movs	r3, #0
 8001266:	4604      	mov	r4, r0
 8001268:	460d      	mov	r5, r1
 800126a:	f7ff fc13 	bl	8000a94 <__aeabi_dcmplt>
 800126e:	b928      	cbnz	r0, 800127c <__aeabi_d2lz+0x1c>
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001278:	f000 b80a 	b.w	8001290 <__aeabi_d2ulz>
 800127c:	4620      	mov	r0, r4
 800127e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001282:	f000 f805 	bl	8001290 <__aeabi_d2ulz>
 8001286:	4240      	negs	r0, r0
 8001288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800128c:	bd38      	pop	{r3, r4, r5, pc}
 800128e:	bf00      	nop

08001290 <__aeabi_d2ulz>:
 8001290:	b5d0      	push	{r4, r6, r7, lr}
 8001292:	2200      	movs	r2, #0
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <__aeabi_d2ulz+0x34>)
 8001296:	4606      	mov	r6, r0
 8001298:	460f      	mov	r7, r1
 800129a:	f7ff f989 	bl	80005b0 <__aeabi_dmul>
 800129e:	f7ff fc5f 	bl	8000b60 <__aeabi_d2uiz>
 80012a2:	4604      	mov	r4, r0
 80012a4:	f7ff f90a 	bl	80004bc <__aeabi_ui2d>
 80012a8:	2200      	movs	r2, #0
 80012aa:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <__aeabi_d2ulz+0x38>)
 80012ac:	f7ff f980 	bl	80005b0 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4630      	mov	r0, r6
 80012b6:	4639      	mov	r1, r7
 80012b8:	f7fe ffc2 	bl	8000240 <__aeabi_dsub>
 80012bc:	f7ff fc50 	bl	8000b60 <__aeabi_d2uiz>
 80012c0:	4621      	mov	r1, r4
 80012c2:	bdd0      	pop	{r4, r6, r7, pc}
 80012c4:	3df00000 	.word	0x3df00000
 80012c8:	41f00000 	.word	0x41f00000

080012cc <init_motors>:


/* =================  ================= */

void init_motors(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
	/*  PWM  */
	HAL_TIM_Base_Start_IT(&htim3);
 80012d0:	4819      	ldr	r0, [pc, #100]	@ (8001338 <init_motors+0x6c>)
 80012d2:	f002 f8e7 	bl	80034a4 <HAL_TIM_Base_Start_IT>


	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012dc:	4817      	ldr	r0, [pc, #92]	@ (800133c <init_motors+0x70>)
 80012de:	f001 fc68 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2180      	movs	r1, #128	@ 0x80
 80012e6:	4815      	ldr	r0, [pc, #84]	@ (800133c <init_motors+0x70>)
 80012e8:	f001 fc63 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012f2:	4812      	ldr	r0, [pc, #72]	@ (800133c <init_motors+0x70>)
 80012f4:	f001 fc5d 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2140      	movs	r1, #64	@ 0x40
 80012fc:	480f      	ldr	r0, [pc, #60]	@ (800133c <init_motors+0x70>)
 80012fe:	f001 fc58 	bl	8002bb2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001308:	480c      	ldr	r0, [pc, #48]	@ (800133c <init_motors+0x70>)
 800130a:	f001 fc52 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001314:	4809      	ldr	r0, [pc, #36]	@ (800133c <init_motors+0x70>)
 8001316:	f001 fc4c 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001320:	4806      	ldr	r0, [pc, #24]	@ (800133c <init_motors+0x70>)
 8001322:	f001 fc46 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800132c:	4803      	ldr	r0, [pc, #12]	@ (800133c <init_motors+0x70>)
 800132e:	f001 fc40 	bl	8002bb2 <HAL_GPIO_WritePin>


}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000020c 	.word	0x2000020c
 800133c:	40010c00 	.word	0x40010c00

08001340 <forward_half>:


/* =================  ================= */

void forward_half(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800134a:	4816      	ldr	r0, [pc, #88]	@ (80013a4 <forward_half+0x64>)
 800134c:	f001 fc31 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001350:	2201      	movs	r2, #1
 8001352:	2180      	movs	r1, #128	@ 0x80
 8001354:	4813      	ldr	r0, [pc, #76]	@ (80013a4 <forward_half+0x64>)
 8001356:	f001 fc2c 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001360:	4810      	ldr	r0, [pc, #64]	@ (80013a4 <forward_half+0x64>)
 8001362:	f001 fc26 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 8001366:	2201      	movs	r2, #1
 8001368:	2140      	movs	r1, #64	@ 0x40
 800136a:	480e      	ldr	r0, [pc, #56]	@ (80013a4 <forward_half+0x64>)
 800136c:	f001 fc21 	bl	8002bb2 <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001376:	480b      	ldr	r0, [pc, #44]	@ (80013a4 <forward_half+0x64>)
 8001378:	f001 fc1b 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 800137c:	2201      	movs	r2, #1
 800137e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001382:	4808      	ldr	r0, [pc, #32]	@ (80013a4 <forward_half+0x64>)
 8001384:	f001 fc15 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800138e:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <forward_half+0x64>)
 8001390:	f001 fc0f 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800139a:	4802      	ldr	r0, [pc, #8]	@ (80013a4 <forward_half+0x64>)
 800139c:	f001 fc09 	bl	8002bb2 <HAL_GPIO_WritePin>




}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40010c00 	.word	0x40010c00

080013a8 <turn_left_half>:

void turn_left_half(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013b2:	4816      	ldr	r0, [pc, #88]	@ (800140c <turn_left_half+0x64>)
 80013b4:	f001 fbfd 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2180      	movs	r1, #128	@ 0x80
 80013bc:	4813      	ldr	r0, [pc, #76]	@ (800140c <turn_left_half+0x64>)
 80013be:	f001 fbf8 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_SET);
 80013c2:	2201      	movs	r2, #1
 80013c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013c8:	4810      	ldr	r0, [pc, #64]	@ (800140c <turn_left_half+0x64>)
 80013ca:	f001 fbf2 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2140      	movs	r1, #64	@ 0x40
 80013d2:	480e      	ldr	r0, [pc, #56]	@ (800140c <turn_left_half+0x64>)
 80013d4:	f001 fbed 	bl	8002bb2 <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013de:	480b      	ldr	r0, [pc, #44]	@ (800140c <turn_left_half+0x64>)
 80013e0:	f001 fbe7 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 80013e4:	2201      	movs	r2, #1
 80013e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013ea:	4808      	ldr	r0, [pc, #32]	@ (800140c <turn_left_half+0x64>)
 80013ec:	f001 fbe1 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013f6:	4805      	ldr	r0, [pc, #20]	@ (800140c <turn_left_half+0x64>)
 80013f8:	f001 fbdb 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001402:	4802      	ldr	r0, [pc, #8]	@ (800140c <turn_left_half+0x64>)
 8001404:	f001 fbd5 	bl	8002bb2 <HAL_GPIO_WritePin>



}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40010c00 	.word	0x40010c00

08001410 <turn_right_half>:

void turn_right_half(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800141a:	4816      	ldr	r0, [pc, #88]	@ (8001474 <turn_right_half+0x64>)
 800141c:	f001 fbc9 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001420:	2201      	movs	r2, #1
 8001422:	2180      	movs	r1, #128	@ 0x80
 8001424:	4813      	ldr	r0, [pc, #76]	@ (8001474 <turn_right_half+0x64>)
 8001426:	f001 fbc4 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001430:	4810      	ldr	r0, [pc, #64]	@ (8001474 <turn_right_half+0x64>)
 8001432:	f001 fbbe 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 8001436:	2201      	movs	r2, #1
 8001438:	2140      	movs	r1, #64	@ 0x40
 800143a:	480e      	ldr	r0, [pc, #56]	@ (8001474 <turn_right_half+0x64>)
 800143c:	f001 fbb9 	bl	8002bb2 <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_SET);
 8001440:	2201      	movs	r2, #1
 8001442:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001446:	480b      	ldr	r0, [pc, #44]	@ (8001474 <turn_right_half+0x64>)
 8001448:	f001 fbb3 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001452:	4808      	ldr	r0, [pc, #32]	@ (8001474 <turn_right_half+0x64>)
 8001454:	f001 fbad 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800145e:	4805      	ldr	r0, [pc, #20]	@ (8001474 <turn_right_half+0x64>)
 8001460:	f001 fba7 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_SET);
 8001464:	2201      	movs	r2, #1
 8001466:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800146a:	4802      	ldr	r0, [pc, #8]	@ (8001474 <turn_right_half+0x64>)
 800146c:	f001 fba1 	bl	8002bb2 <HAL_GPIO_WritePin>

}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40010c00 	.word	0x40010c00

08001478 <stop_motors>:

void stop_motors(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0

	/*  */
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001482:	4816      	ldr	r0, [pc, #88]	@ (80014dc <stop_motors+0x64>)
 8001484:	f001 fb95 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	2180      	movs	r1, #128	@ 0x80
 800148c:	4813      	ldr	r0, [pc, #76]	@ (80014dc <stop_motors+0x64>)
 800148e:	f001 fb90 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 8001492:	2200      	movs	r2, #0
 8001494:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001498:	4810      	ldr	r0, [pc, #64]	@ (80014dc <stop_motors+0x64>)
 800149a:	f001 fb8a 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	2140      	movs	r1, #64	@ 0x40
 80014a2:	480e      	ldr	r0, [pc, #56]	@ (80014dc <stop_motors+0x64>)
 80014a4:	f001 fb85 	bl	8002bb2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80014a8:	2200      	movs	r2, #0
 80014aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ae:	480b      	ldr	r0, [pc, #44]	@ (80014dc <stop_motors+0x64>)
 80014b0:	f001 fb7f 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ba:	4808      	ldr	r0, [pc, #32]	@ (80014dc <stop_motors+0x64>)
 80014bc:	f001 fb79 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 80014c0:	2200      	movs	r2, #0
 80014c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014c6:	4805      	ldr	r0, [pc, #20]	@ (80014dc <stop_motors+0x64>)
 80014c8:	f001 fb73 	bl	8002bb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014d2:	4802      	ldr	r0, [pc, #8]	@ (80014dc <stop_motors+0x64>)
 80014d4:	f001 fb6d 	bl	8002bb2 <HAL_GPIO_WritePin>

}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40010c00 	.word	0x40010c00

080014e0 <turn_in_place>:

void turn_in_place(int angle) {
 80014e0:	b5b0      	push	{r4, r5, r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	const uint16_t turn_time_per_degree = 10; //tbd
 80014e8:	230a      	movs	r3, #10
 80014ea:	81fb      	strh	r3, [r7, #14]
	float V_HALF = 20.0;
 80014ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001568 <turn_in_place+0x88>)
 80014ee:	60bb      	str	r3, [r7, #8]
//	uint32_t turn_time = fabs(angle) * turn_time_per_degree;
	if(angle < 0) {  // turn left(ccw)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	da13      	bge.n	800151e <turn_in_place+0x3e>
		turn_left_half();
 80014f6:	f7ff ff57 	bl	80013a8 <turn_left_half>
		traj_update(-V_HALF, V_HALF);
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001500:	4618      	mov	r0, r3
 8001502:	f7fe fffd 	bl	8000500 <__aeabi_f2d>
 8001506:	4604      	mov	r4, r0
 8001508:	460d      	mov	r5, r1
 800150a:	68b8      	ldr	r0, [r7, #8]
 800150c:	f7fe fff8 	bl	8000500 <__aeabi_f2d>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4620      	mov	r0, r4
 8001516:	4629      	mov	r1, r5
 8001518:	f000 fd94 	bl	8002044 <traj_update>
	} else {  // turn right(cw)
		turn_right_half();
		traj_update(V_HALF*0.95, -V_HALF);
//		HAL_Delay(turn_time);
	}
}
 800151c:	e019      	b.n	8001552 <turn_in_place+0x72>
		turn_right_half();
 800151e:	f7ff ff77 	bl	8001410 <turn_right_half>
		traj_update(V_HALF*0.95, -V_HALF);
 8001522:	68b8      	ldr	r0, [r7, #8]
 8001524:	f7fe ffec 	bl	8000500 <__aeabi_f2d>
 8001528:	a30d      	add	r3, pc, #52	@ (adr r3, 8001560 <turn_in_place+0x80>)
 800152a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152e:	f7ff f83f 	bl	80005b0 <__aeabi_dmul>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4614      	mov	r4, r2
 8001538:	461d      	mov	r5, r3
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001540:	4618      	mov	r0, r3
 8001542:	f7fe ffdd 	bl	8000500 <__aeabi_f2d>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4620      	mov	r0, r4
 800154c:	4629      	mov	r1, r5
 800154e:	f000 fd79 	bl	8002044 <traj_update>
}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bdb0      	pop	{r4, r5, r7, pc}
 800155a:	bf00      	nop
 800155c:	f3af 8000 	nop.w
 8001560:	66666666 	.word	0x66666666
 8001564:	3fee6666 	.word	0x3fee6666
 8001568:	41a00000 	.word	0x41a00000

0800156c <forward_with_length>:
void forward_with_length(float length) {
 800156c:	b5b0      	push	{r4, r5, r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	//2m * 2m, 200 units * 200 units
	const uint16_t forward_time_per_centi_meter = 10; //tbd
 8001574:	230a      	movs	r3, #10
 8001576:	81fb      	strh	r3, [r7, #14]
//	uint32_t forward_time = fabs(length) * forward_time_per_centi_meter;
	forward_half();
 8001578:	f7ff fee2 	bl	8001340 <forward_half>
	float V_HALF = 20.0;
 800157c:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <forward_with_length+0x38>)
 800157e:	60bb      	str	r3, [r7, #8]
	traj_update(V_HALF, V_HALF);
 8001580:	68b8      	ldr	r0, [r7, #8]
 8001582:	f7fe ffbd 	bl	8000500 <__aeabi_f2d>
 8001586:	4604      	mov	r4, r0
 8001588:	460d      	mov	r5, r1
 800158a:	68b8      	ldr	r0, [r7, #8]
 800158c:	f7fe ffb8 	bl	8000500 <__aeabi_f2d>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4620      	mov	r0, r4
 8001596:	4629      	mov	r1, r5
 8001598:	f000 fd54 	bl	8002044 <traj_update>
//	HAL_Delay(forward_time);

//	stop_motors();
}
 800159c:	bf00      	nop
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bdb0      	pop	{r4, r5, r7, pc}
 80015a4:	41a00000 	.word	0x41a00000

080015a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	f107 0310 	add.w	r3, r7, #16
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015bc:	4b4c      	ldr	r3, [pc, #304]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a4b      	ldr	r2, [pc, #300]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015c2:	f043 0320 	orr.w	r3, r3, #32
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b49      	ldr	r3, [pc, #292]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0320 	and.w	r3, r3, #32
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d4:	4b46      	ldr	r3, [pc, #280]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a45      	ldr	r2, [pc, #276]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015da:	f043 0310 	orr.w	r3, r3, #16
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b43      	ldr	r3, [pc, #268]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f003 0310 	and.w	r3, r3, #16
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ec:	4b40      	ldr	r3, [pc, #256]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	4a3f      	ldr	r2, [pc, #252]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015f2:	f043 0304 	orr.w	r3, r3, #4
 80015f6:	6193      	str	r3, [r2, #24]
 80015f8:	4b3d      	ldr	r3, [pc, #244]	@ (80016f0 <MX_GPIO_Init+0x148>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001604:	4b3a      	ldr	r3, [pc, #232]	@ (80016f0 <MX_GPIO_Init+0x148>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	4a39      	ldr	r2, [pc, #228]	@ (80016f0 <MX_GPIO_Init+0x148>)
 800160a:	f043 0308 	orr.w	r3, r3, #8
 800160e:	6193      	str	r3, [r2, #24]
 8001610:	4b37      	ldr	r3, [pc, #220]	@ (80016f0 <MX_GPIO_Init+0x148>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	603b      	str	r3, [r7, #0]
 800161a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin, GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	f240 6184 	movw	r1, #1668	@ 0x684
 8001622:	4834      	ldr	r0, [pc, #208]	@ (80016f4 <MX_GPIO_Init+0x14c>)
 8001624:	f001 fac5 	bl	8002bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001628:	2201      	movs	r2, #1
 800162a:	2101      	movs	r1, #1
 800162c:	4832      	ldr	r0, [pc, #200]	@ (80016f8 <MX_GPIO_Init+0x150>)
 800162e:	f001 fac0 	bl	8002bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN3_L_Pin|IN1_L_Pin|IN2_R_Pin|IN4_R_Pin
 8001632:	2200      	movs	r2, #0
 8001634:	f24f 31c0 	movw	r1, #62400	@ 0xf3c0
 8001638:	482f      	ldr	r0, [pc, #188]	@ (80016f8 <MX_GPIO_Init+0x150>)
 800163a:	f001 faba 	bl	8002bb2 <HAL_GPIO_WritePin>
                          |IN4_L_Pin|IN2_L_Pin|IN1_R_Pin|IN3_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 800163e:	2201      	movs	r2, #1
 8001640:	2104      	movs	r1, #4
 8001642:	482e      	ldr	r0, [pc, #184]	@ (80016fc <MX_GPIO_Init+0x154>)
 8001644:	f001 fab5 	bl	8002bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN2_L_Pin EN2_R_Pin EN2_LC9_Pin EN1_L_Pin */
  GPIO_InitStruct.Pin = EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin;
 8001648:	f240 6384 	movw	r3, #1668	@ 0x684
 800164c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164e:	2301      	movs	r3, #1
 8001650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2302      	movs	r3, #2
 8001658:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800165a:	f107 0310 	add.w	r3, r7, #16
 800165e:	4619      	mov	r1, r3
 8001660:	4824      	ldr	r0, [pc, #144]	@ (80016f4 <MX_GPIO_Init+0x14c>)
 8001662:	f001 f8fb 	bl	800285c <HAL_GPIO_Init>

  /*Configure GPIO pin : K3_Pin */
  GPIO_InitStruct.Pin = K3_Pin;
 8001666:	2301      	movs	r3, #1
 8001668:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800166e:	2302      	movs	r3, #2
 8001670:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(K3_GPIO_Port, &GPIO_InitStruct);
 8001672:	f107 0310 	add.w	r3, r7, #16
 8001676:	4619      	mov	r1, r3
 8001678:	4821      	ldr	r0, [pc, #132]	@ (8001700 <MX_GPIO_Init+0x158>)
 800167a:	f001 f8ef 	bl	800285c <HAL_GPIO_Init>

  /*Configure GPIO pins : K1_Pin K2_Pin */
  GPIO_InitStruct.Pin = K1_Pin|K2_Pin;
 800167e:	2330      	movs	r3, #48	@ 0x30
 8001680:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001686:	2301      	movs	r3, #1
 8001688:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800168a:	f107 0310 	add.w	r3, r7, #16
 800168e:	4619      	mov	r1, r3
 8001690:	4818      	ldr	r0, [pc, #96]	@ (80016f4 <MX_GPIO_Init+0x14c>)
 8001692:	f001 f8e3 	bl	800285c <HAL_GPIO_Init>

  /*Configure GPIO pins : L1_Pin IN3_L_Pin IN1_L_Pin IN2_R_Pin
                           IN4_R_Pin IN4_L_Pin IN2_L_Pin IN1_R_Pin
                           IN3_R_Pin */
  GPIO_InitStruct.Pin = L1_Pin|IN3_L_Pin|IN1_L_Pin|IN2_R_Pin
 8001696:	f24f 33c1 	movw	r3, #62401	@ 0xf3c1
 800169a:	613b      	str	r3, [r7, #16]
                          |IN4_R_Pin|IN4_L_Pin|IN2_L_Pin|IN1_R_Pin
                          |IN3_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169c:	2301      	movs	r3, #1
 800169e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a4:	2302      	movs	r3, #2
 80016a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a8:	f107 0310 	add.w	r3, r7, #16
 80016ac:	4619      	mov	r1, r3
 80016ae:	4812      	ldr	r0, [pc, #72]	@ (80016f8 <MX_GPIO_Init+0x150>)
 80016b0:	f001 f8d4 	bl	800285c <HAL_GPIO_Init>

  /*Configure GPIO pin : L2_Pin */
  GPIO_InitStruct.Pin = L2_Pin;
 80016b4:	2304      	movs	r3, #4
 80016b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b8:	2301      	movs	r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c0:	2302      	movs	r3, #2
 80016c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80016c4:	f107 0310 	add.w	r3, r7, #16
 80016c8:	4619      	mov	r1, r3
 80016ca:	480c      	ldr	r0, [pc, #48]	@ (80016fc <MX_GPIO_Init+0x154>)
 80016cc:	f001 f8c6 	bl	800285c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016d0:	2330      	movs	r3, #48	@ 0x30
 80016d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d8:	2301      	movs	r3, #1
 80016da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016dc:	f107 0310 	add.w	r3, r7, #16
 80016e0:	4619      	mov	r1, r3
 80016e2:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <MX_GPIO_Init+0x150>)
 80016e4:	f001 f8ba 	bl	800285c <HAL_GPIO_Init>

}
 80016e8:	bf00      	nop
 80016ea:	3720      	adds	r7, #32
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40021000 	.word	0x40021000
 80016f4:	40011000 	.word	0x40011000
 80016f8:	40010c00 	.word	0x40010c00
 80016fc:	40011400 	.word	0x40011400
 8001700:	40010800 	.word	0x40010800

08001704 <detect_keys>:
/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
int detect_keys(){
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8001708:	2110      	movs	r1, #16
 800170a:	4823      	ldr	r0, [pc, #140]	@ (8001798 <detect_keys+0x94>)
 800170c:	f001 fa3a 	bl	8002b84 <HAL_GPIO_ReadPin>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d10f      	bne.n	8001736 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8001716:	2120      	movs	r1, #32
 8001718:	481f      	ldr	r0, [pc, #124]	@ (8001798 <detect_keys+0x94>)
 800171a:	f001 fa33 	bl	8002b84 <HAL_GPIO_ReadPin>
 800171e:	4603      	mov	r3, r0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8001720:	2b01      	cmp	r3, #1
 8001722:	d108      	bne.n	8001736 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 8001724:	2101      	movs	r1, #1
 8001726:	481d      	ldr	r0, [pc, #116]	@ (800179c <detect_keys+0x98>)
 8001728:	f001 fa2c 	bl	8002b84 <HAL_GPIO_ReadPin>
 800172c:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800172e:	2b00      	cmp	r3, #0
 8001730:	d101      	bne.n	8001736 <detect_keys+0x32>
		return 1;
 8001732:	2301      	movs	r3, #1
 8001734:	e02e      	b.n	8001794 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001736:	2110      	movs	r1, #16
 8001738:	4817      	ldr	r0, [pc, #92]	@ (8001798 <detect_keys+0x94>)
 800173a:	f001 fa23 	bl	8002b84 <HAL_GPIO_ReadPin>
 800173e:	4603      	mov	r3, r0
 8001740:	2b01      	cmp	r3, #1
 8001742:	d10f      	bne.n	8001764 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 8001744:	2120      	movs	r1, #32
 8001746:	4814      	ldr	r0, [pc, #80]	@ (8001798 <detect_keys+0x94>)
 8001748:	f001 fa1c 	bl	8002b84 <HAL_GPIO_ReadPin>
 800174c:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 800174e:	2b00      	cmp	r3, #0
 8001750:	d108      	bne.n	8001764 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 8001752:	2101      	movs	r1, #1
 8001754:	4811      	ldr	r0, [pc, #68]	@ (800179c <detect_keys+0x98>)
 8001756:	f001 fa15 	bl	8002b84 <HAL_GPIO_ReadPin>
 800175a:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <detect_keys+0x60>
		return 2;
 8001760:	2302      	movs	r3, #2
 8001762:	e017      	b.n	8001794 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001764:	2110      	movs	r1, #16
 8001766:	480c      	ldr	r0, [pc, #48]	@ (8001798 <detect_keys+0x94>)
 8001768:	f001 fa0c 	bl	8002b84 <HAL_GPIO_ReadPin>
 800176c:	4603      	mov	r3, r0
 800176e:	2b01      	cmp	r3, #1
 8001770:	d10f      	bne.n	8001792 <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8001772:	2120      	movs	r1, #32
 8001774:	4808      	ldr	r0, [pc, #32]	@ (8001798 <detect_keys+0x94>)
 8001776:	f001 fa05 	bl	8002b84 <HAL_GPIO_ReadPin>
 800177a:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 800177c:	2b01      	cmp	r3, #1
 800177e:	d108      	bne.n	8001792 <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_SET)
 8001780:	2101      	movs	r1, #1
 8001782:	4806      	ldr	r0, [pc, #24]	@ (800179c <detect_keys+0x98>)
 8001784:	f001 f9fe 	bl	8002b84 <HAL_GPIO_ReadPin>
 8001788:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800178a:	2b01      	cmp	r3, #1
 800178c:	d101      	bne.n	8001792 <detect_keys+0x8e>
		return 3;
 800178e:	2303      	movs	r3, #3
 8001790:	e000      	b.n	8001794 <detect_keys+0x90>
	else
		return 0;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40011000 	.word	0x40011000
 800179c:	40010800 	.word	0x40010800

080017a0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80017a6:	f000 fd83 	bl	80022b0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80017aa:	f000 f821 	bl	80017f0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80017ae:	f7ff fefb 	bl	80015a8 <MX_GPIO_Init>
	MX_TIM3_Init();
 80017b2:	f000 fbd3 	bl	8001f5c <MX_TIM3_Init>
	MX_USART1_UART_Init();
 80017b6:	f000 fcd7 	bl	8002168 <MX_USART1_UART_Init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		int key = detect_keys();
 80017ba:	f7ff ffa3 	bl	8001704 <detect_keys>
 80017be:	6078      	str	r0, [r7, #4]
		if(rxBuffer[1] == 'r'){
 80017c0:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <main+0x4c>)
 80017c2:	785b      	ldrb	r3, [r3, #1]
 80017c4:	2b72      	cmp	r3, #114	@ 0x72
 80017c6:	d101      	bne.n	80017cc <main+0x2c>
			key = 1;
 80017c8:	2301      	movs	r3, #1
 80017ca:	607b      	str	r3, [r7, #4]
		}
		if (key == 1) {
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d102      	bne.n	80017d8 <main+0x38>
			mode1_loop(); // 
 80017d2:	f000 f859 	bl	8001888 <mode1_loop>
 80017d6:	e7f0      	b.n	80017ba <main+0x1a>
		}
		else if (key == 2) {
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d102      	bne.n	80017e4 <main+0x44>
			mode2_loop(); // 
 80017de:	f000 f9c5 	bl	8001b6c <mode2_loop>
 80017e2:	e7ea      	b.n	80017ba <main+0x1a>
		}
		else {
			stop_motors();
 80017e4:	f7ff fe48 	bl	8001478 <stop_motors>
	{
 80017e8:	e7e7      	b.n	80017ba <main+0x1a>
 80017ea:	bf00      	nop
 80017ec:	200001f0 	.word	0x200001f0

080017f0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b090      	sub	sp, #64	@ 0x40
 80017f4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f6:	f107 0318 	add.w	r3, r7, #24
 80017fa:	2228      	movs	r2, #40	@ 0x28
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f004 f853 	bl	80058aa <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001812:	2301      	movs	r3, #1
 8001814:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001816:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800181a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800181c:	2300      	movs	r3, #0
 800181e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001820:	2301      	movs	r3, #1
 8001822:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001824:	2302      	movs	r3, #2
 8001826:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001828:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800182c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800182e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001832:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001834:	f107 0318 	add.w	r3, r7, #24
 8001838:	4618      	mov	r0, r3
 800183a:	f001 f9d3 	bl	8002be4 <HAL_RCC_OscConfig>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <SystemClock_Config+0x58>
	{
		Error_Handler();
 8001844:	f000 f819 	bl	800187a <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001848:	230f      	movs	r3, #15
 800184a:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184c:	2302      	movs	r3, #2
 800184e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001854:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001858:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2102      	movs	r1, #2
 8001862:	4618      	mov	r0, r3
 8001864:	f001 fc40 	bl	80030e8 <HAL_RCC_ClockConfig>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <SystemClock_Config+0x82>
	{
		Error_Handler();
 800186e:	f000 f804 	bl	800187a <Error_Handler>
	}
}
 8001872:	bf00      	nop
 8001874:	3740      	adds	r7, #64	@ 0x40
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800187e:	b672      	cpsid	i
}
 8001880:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001882:	bf00      	nop
 8001884:	e7fd      	b.n	8001882 <Error_Handler+0x8>
	...

08001888 <mode1_loop>:

struct Point{
    uint16_t x;
    uint16_t y;
}current_point,next_point;
void mode1_loop(void) {
 8001888:	b590      	push	{r4, r7, lr}
 800188a:	b0a7      	sub	sp, #156	@ 0x9c
 800188c:	af00      	add	r7, sp, #0
    // 
    float current_angle = 90.0; // init(0,1), -180~180
 800188e:	4bb0      	ldr	r3, [pc, #704]	@ (8001b50 <mode1_loop+0x2c8>)
 8001890:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint16_t x0 = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
    uint16_t y0 = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
    char ch[100];
    //  rxBuffer  '\0' ch 
    const char *p = rxBuffer;
 80018a0:	4bac      	ldr	r3, [pc, #688]	@ (8001b54 <mode1_loop+0x2cc>)
 80018a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (*p == '\n') p++;        //  '\n'
 80018a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b0a      	cmp	r3, #10
 80018ae:	d104      	bne.n	80018ba <mode1_loop+0x32>
 80018b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018b4:	3301      	adds	r3, #1
 80018b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    strcpy(ch, p);              // 
 80018ba:	463b      	mov	r3, r7
 80018bc:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 80018c0:	4618      	mov	r0, r3
 80018c2:	f004 f872 	bl	80059aa <strcpy>
    sscanf(ch,"%d,%d",x0,y0);
 80018c6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80018ca:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80018ce:	4638      	mov	r0, r7
 80018d0:	49a1      	ldr	r1, [pc, #644]	@ (8001b58 <mode1_loop+0x2d0>)
 80018d2:	f003 ff79 	bl	80057c8 <siscanf>
    //bt_transmit
    uint8_t order = 2; // 1: getting points 0: over
 80018d6:	2302      	movs	r3, #2
 80018d8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    while(order == 1){
 80018dc:	e092      	b.n	8001a04 <mode1_loop+0x17c>
    	uint16_t x = 20;
 80018de:	2314      	movs	r3, #20
 80018e0:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    	uint16_t y = 30;
 80018e4:	231e      	movs	r3, #30
 80018e6:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
        //x = bt...
        int diff_y = y - y0;
 80018ea:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 80018ee:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	677b      	str	r3, [r7, #116]	@ 0x74
        int diff_x = x - x0;
 80018f6:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80018fa:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	673b      	str	r3, [r7, #112]	@ 0x70
        if(x0 == 0){
 8001902:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8001906:	2b00      	cmp	r3, #0
 8001908:	d05b      	beq.n	80019c2 <mode1_loop+0x13a>
                if(current_angle < -180){
                    current_angle += 360.0;
                }
            }
        }else{
            float rad = atan2f(diff_y, diff_x);
 800190a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800190c:	f7ff fa52 	bl	8000db4 <__aeabi_i2f>
 8001910:	4604      	mov	r4, r0
 8001912:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001914:	f7ff fa4e 	bl	8000db4 <__aeabi_i2f>
 8001918:	4603      	mov	r3, r0
 800191a:	4619      	mov	r1, r3
 800191c:	4620      	mov	r0, r4
 800191e:	f007 ff97 	bl	8009850 <atan2f>
 8001922:	66f8      	str	r0, [r7, #108]	@ 0x6c
            float ang = rad * 180.0 / PI;
 8001924:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001926:	f7fe fdeb 	bl	8000500 <__aeabi_f2d>
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	4b8b      	ldr	r3, [pc, #556]	@ (8001b5c <mode1_loop+0x2d4>)
 8001930:	f7fe fe3e 	bl	80005b0 <__aeabi_dmul>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	a380      	add	r3, pc, #512	@ (adr r3, 8001b40 <mode1_loop+0x2b8>)
 800193e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001942:	f7fe ff5f 	bl	8000804 <__aeabi_ddiv>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f927 	bl	8000ba0 <__aeabi_d2f>
 8001952:	4603      	mov	r3, r0
 8001954:	66bb      	str	r3, [r7, #104]	@ 0x68
            float rot_angle = current_angle - ang;
 8001956:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001958:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800195c:	f7ff f974 	bl	8000c48 <__aeabi_fsub>
 8001960:	4603      	mov	r3, r0
 8001962:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            if(rot_angle > 180){
 8001966:	497e      	ldr	r1, [pc, #504]	@ (8001b60 <mode1_loop+0x2d8>)
 8001968:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800196c:	f7ff fc32 	bl	80011d4 <__aeabi_fcmpgt>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d008      	beq.n	8001988 <mode1_loop+0x100>
                rot_angle -= 360.0;
 8001976:	497b      	ldr	r1, [pc, #492]	@ (8001b64 <mode1_loop+0x2dc>)
 8001978:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800197c:	f7ff f964 	bl	8000c48 <__aeabi_fsub>
 8001980:	4603      	mov	r3, r0
 8001982:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001986:	e00f      	b.n	80019a8 <mode1_loop+0x120>
            }else if(rot_angle < -180){
 8001988:	4977      	ldr	r1, [pc, #476]	@ (8001b68 <mode1_loop+0x2e0>)
 800198a:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800198e:	f7ff fc03 	bl	8001198 <__aeabi_fcmplt>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d007      	beq.n	80019a8 <mode1_loop+0x120>
                rot_angle += 360.0;
 8001998:	4972      	ldr	r1, [pc, #456]	@ (8001b64 <mode1_loop+0x2dc>)
 800199a:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800199e:	f7ff f955 	bl	8000c4c <__addsf3>
 80019a2:	4603      	mov	r3, r0
 80019a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
            turn_in_place(rot_angle);
 80019a8:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80019ac:	f7fe fda8 	bl	8000500 <__aeabi_f2d>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4610      	mov	r0, r2
 80019b6:	4619      	mov	r1, r3
 80019b8:	f7ff fd92 	bl	80014e0 <turn_in_place>
            current_angle = ang;
 80019bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        }
        float length = diff_y * diff_y + diff_x * diff_x;
 80019c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80019c4:	fb03 f203 	mul.w	r2, r3, r3
 80019c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80019ca:	fb03 f303 	mul.w	r3, r3, r3
 80019ce:	4413      	add	r3, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff f9ef 	bl	8000db4 <__aeabi_i2f>
 80019d6:	4603      	mov	r3, r0
 80019d8:	667b      	str	r3, [r7, #100]	@ 0x64
        length = sqrtf(length);
 80019da:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80019dc:	f007 ff3a 	bl	8009854 <sqrtf>
 80019e0:	6678      	str	r0, [r7, #100]	@ 0x64
        forward_with_length(length);
 80019e2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80019e4:	f7fe fd8c 	bl	8000500 <__aeabi_f2d>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4610      	mov	r0, r2
 80019ee:	4619      	mov	r1, r3
 80019f0:	f7ff fdbc 	bl	800156c <forward_with_length>
        x0 = x;
 80019f4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80019f8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
        y0 = y;
 80019fc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001a00:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
    while(order == 1){
 8001a04:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	f43f af68 	beq.w	80018de <mode1_loop+0x56>
    }
    while(order == 2){
 8001a0e:	e08c      	b.n	8001b2a <mode1_loop+0x2a2>
    	int turn_time = 630;
 8001a10:	f240 2376 	movw	r3, #630	@ 0x276
 8001a14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    	int move_time = 2500;
 8001a18:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001a1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    	init_motors();
 8001a1e:	f7ff fc55 	bl	80012cc <init_motors>
    	turn_in_place(90);
 8001a22:	205a      	movs	r0, #90	@ 0x5a
 8001a24:	f7ff fd5c 	bl	80014e0 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 8001a28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 fca1 	bl	8002374 <HAL_Delay>
 8001a32:	f7ff fd21 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	forward_with_length(100);
 8001a36:	2064      	movs	r0, #100	@ 0x64
 8001a38:	f7ff fd98 	bl	800156c <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 8001a3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 fc98 	bl	8002374 <HAL_Delay>
 8001a44:	f7ff fd18 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	turn_in_place(-90);
 8001a48:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 8001a4c:	f7ff fd48 	bl	80014e0 <turn_in_place>
    	HAL_Delay(turn_time*0.9);stop_motors();
 8001a50:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8001a54:	f7fe fd42 	bl	80004dc <__aeabi_i2d>
 8001a58:	a33b      	add	r3, pc, #236	@ (adr r3, 8001b48 <mode1_loop+0x2c0>)
 8001a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5e:	f7fe fda7 	bl	80005b0 <__aeabi_dmul>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	4610      	mov	r0, r2
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f7ff f879 	bl	8000b60 <__aeabi_d2uiz>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f000 fc7f 	bl	8002374 <HAL_Delay>
 8001a76:	f7ff fcff 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	forward_with_length(50);
 8001a7a:	2032      	movs	r0, #50	@ 0x32
 8001a7c:	f7ff fd76 	bl	800156c <forward_with_length>
    	HAL_Delay(move_time / 2);stop_motors();
 8001a80:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001a82:	0fda      	lsrs	r2, r3, #31
 8001a84:	4413      	add	r3, r2
 8001a86:	105b      	asrs	r3, r3, #1
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f000 fc73 	bl	8002374 <HAL_Delay>
 8001a8e:	f7ff fcf3 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	turn_in_place(-90);
 8001a92:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 8001a96:	f7ff fd23 	bl	80014e0 <turn_in_place>
    	HAL_Delay(turn_time*0.9);stop_motors();
 8001a9a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8001a9e:	f7fe fd1d 	bl	80004dc <__aeabi_i2d>
 8001aa2:	a329      	add	r3, pc, #164	@ (adr r3, 8001b48 <mode1_loop+0x2c0>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	f7fe fd82 	bl	80005b0 <__aeabi_dmul>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f7ff f854 	bl	8000b60 <__aeabi_d2uiz>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 fc5a 	bl	8002374 <HAL_Delay>
 8001ac0:	f7ff fcda 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	forward_with_length(100);
 8001ac4:	2064      	movs	r0, #100	@ 0x64
 8001ac6:	f7ff fd51 	bl	800156c <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 8001aca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001acc:	4618      	mov	r0, r3
 8001ace:	f000 fc51 	bl	8002374 <HAL_Delay>
 8001ad2:	f7ff fcd1 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	turn_in_place(90);
 8001ad6:	205a      	movs	r0, #90	@ 0x5a
 8001ad8:	f7ff fd02 	bl	80014e0 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 8001adc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f000 fc47 	bl	8002374 <HAL_Delay>
 8001ae6:	f7ff fcc7 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	forward_with_length(50);
 8001aea:	2032      	movs	r0, #50	@ 0x32
 8001aec:	f7ff fd3e 	bl	800156c <forward_with_length>
    	HAL_Delay(move_time / 2);stop_motors();
 8001af0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001af2:	0fda      	lsrs	r2, r3, #31
 8001af4:	4413      	add	r3, r2
 8001af6:	105b      	asrs	r3, r3, #1
 8001af8:	4618      	mov	r0, r3
 8001afa:	f000 fc3b 	bl	8002374 <HAL_Delay>
 8001afe:	f7ff fcbb 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	turn_in_place(90);
 8001b02:	205a      	movs	r0, #90	@ 0x5a
 8001b04:	f7ff fcec 	bl	80014e0 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 8001b08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f000 fc31 	bl	8002374 <HAL_Delay>
 8001b12:	f7ff fcb1 	bl	8001478 <stop_motors>
        //traj_update(0, 0);

    	forward_with_length(100);
 8001b16:	2064      	movs	r0, #100	@ 0x64
 8001b18:	f7ff fd28 	bl	800156c <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 8001b1c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 fc28 	bl	8002374 <HAL_Delay>
 8001b24:	f7ff fca8 	bl	8001478 <stop_motors>
        //traj_update(0, 0);
    	break;
 8001b28:	e005      	b.n	8001b36 <mode1_loop+0x2ae>
    while(order == 2){
 8001b2a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	f43f af6e 	beq.w	8001a10 <mode1_loop+0x188>
    }
}
 8001b34:	bf00      	nop
 8001b36:	bf00      	nop
 8001b38:	379c      	adds	r7, #156	@ 0x9c
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd90      	pop	{r4, r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	53c8d4f1 	.word	0x53c8d4f1
 8001b44:	400921fb 	.word	0x400921fb
 8001b48:	cccccccd 	.word	0xcccccccd
 8001b4c:	3feccccc 	.word	0x3feccccc
 8001b50:	42b40000 	.word	0x42b40000
 8001b54:	200001f0 	.word	0x200001f0
 8001b58:	0800a8a8 	.word	0x0800a8a8
 8001b5c:	40668000 	.word	0x40668000
 8001b60:	43340000 	.word	0x43340000
 8001b64:	43b40000 	.word	0x43b40000
 8001b68:	c3340000 	.word	0xc3340000

08001b6c <mode2_loop>:

// PWM 
extern uint16_t pwm_map(float duty);


void mode2_loop(void){
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
    init_motors();
 8001b72:	f7ff fbab 	bl	80012cc <init_motors>

    while(rxBuffer[1]!='s'){
 8001b76:	e047      	b.n	8001c08 <mode2_loop+0x9c>
        // 
    	uint8_t left_detect  = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4); // 0 = 
 8001b78:	2110      	movs	r1, #16
 8001b7a:	4828      	ldr	r0, [pc, #160]	@ (8001c1c <mode2_loop+0xb0>)
 8001b7c:	f001 f802 	bl	8002b84 <HAL_GPIO_ReadPin>
 8001b80:	4603      	mov	r3, r0
 8001b82:	71fb      	strb	r3, [r7, #7]
    	uint8_t right_detect = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5); // 0 = 
 8001b84:	2120      	movs	r1, #32
 8001b86:	4825      	ldr	r0, [pc, #148]	@ (8001c1c <mode2_loop+0xb0>)
 8001b88:	f000 fffc 	bl	8002b84 <HAL_GPIO_ReadPin>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	71bb      	strb	r3, [r7, #6]


        // --- 1    ---
        if(left_detect && right_detect){
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d00c      	beq.n	8001bb0 <mode2_loop+0x44>
 8001b96:	79bb      	ldrb	r3, [r7, #6]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d009      	beq.n	8001bb0 <mode2_loop+0x44>
            stop_motors();
 8001b9c:	f7ff fc6c 	bl	8001478 <stop_motors>
            traj_update(0, 0,0);
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f04f 0100 	mov.w	r1, #0
 8001ba6:	f04f 0000 	mov.w	r0, #0
 8001baa:	f000 fa4b 	bl	8002044 <traj_update>
 8001bae:	e028      	b.n	8001c02 <mode2_loop+0x96>

        }
        // --- 2    ---
        else if(!left_detect && right_detect){
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10a      	bne.n	8001bcc <mode2_loop+0x60>
 8001bb6:	79bb      	ldrb	r3, [r7, #6]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d007      	beq.n	8001bcc <mode2_loop+0x60>
            turn_right_half();
 8001bbc:	f7ff fc28 	bl	8001410 <turn_right_half>
            traj_update(V_HALF, -V_HALF,0);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	4917      	ldr	r1, [pc, #92]	@ (8001c20 <mode2_loop+0xb4>)
 8001bc4:	4817      	ldr	r0, [pc, #92]	@ (8001c24 <mode2_loop+0xb8>)
 8001bc6:	f000 fa3d 	bl	8002044 <traj_update>
 8001bca:	e01a      	b.n	8001c02 <mode2_loop+0x96>
        }
        // --- 3    ---
        else if(left_detect && !right_detect){
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d00a      	beq.n	8001be8 <mode2_loop+0x7c>
 8001bd2:	79bb      	ldrb	r3, [r7, #6]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d107      	bne.n	8001be8 <mode2_loop+0x7c>
            turn_left_half();
 8001bd8:	f7ff fbe6 	bl	80013a8 <turn_left_half>
            traj_update(-V_HALF, V_HALF,0);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	4911      	ldr	r1, [pc, #68]	@ (8001c24 <mode2_loop+0xb8>)
 8001be0:	480f      	ldr	r0, [pc, #60]	@ (8001c20 <mode2_loop+0xb4>)
 8001be2:	f000 fa2f 	bl	8002044 <traj_update>
 8001be6:	e00c      	b.n	8001c02 <mode2_loop+0x96>
        }
        // --- 4    /  ---
        else if(!left_detect && !right_detect){
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d109      	bne.n	8001c02 <mode2_loop+0x96>
 8001bee:	79bb      	ldrb	r3, [r7, #6]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d106      	bne.n	8001c02 <mode2_loop+0x96>


            forward_half();
 8001bf4:	f7ff fba4 	bl	8001340 <forward_half>
            traj_update(V_HALF, V_HALF,1);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	490a      	ldr	r1, [pc, #40]	@ (8001c24 <mode2_loop+0xb8>)
 8001bfc:	4809      	ldr	r0, [pc, #36]	@ (8001c24 <mode2_loop+0xb8>)
 8001bfe:	f000 fa21 	bl	8002044 <traj_update>


        }

        HAL_Delay(10); //  10ms
 8001c02:	200a      	movs	r0, #10
 8001c04:	f000 fbb6 	bl	8002374 <HAL_Delay>
    while(rxBuffer[1]!='s'){
 8001c08:	4b07      	ldr	r3, [pc, #28]	@ (8001c28 <mode2_loop+0xbc>)
 8001c0a:	785b      	ldrb	r3, [r3, #1]
 8001c0c:	2b73      	cmp	r3, #115	@ 0x73
 8001c0e:	d1b3      	bne.n	8001b78 <mode2_loop+0xc>
    }
}
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40010c00 	.word	0x40010c00
 8001c20:	c1a00000 	.word	0xc1a00000
 8001c24:	41a00000 	.word	0x41a00000
 8001c28:	200001f0 	.word	0x200001f0

08001c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c32:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <HAL_MspInit+0x60>)
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	4a15      	ldr	r2, [pc, #84]	@ (8001c8c <HAL_MspInit+0x60>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6193      	str	r3, [r2, #24]
 8001c3e:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <HAL_MspInit+0x60>)
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c4a:	4b10      	ldr	r3, [pc, #64]	@ (8001c8c <HAL_MspInit+0x60>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001c8c <HAL_MspInit+0x60>)
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	61d3      	str	r3, [r2, #28]
 8001c56:	4b0d      	ldr	r3, [pc, #52]	@ (8001c8c <HAL_MspInit+0x60>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5e:	607b      	str	r3, [r7, #4]
 8001c60:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001c62:	2005      	movs	r0, #5
 8001c64:	f000 fc76 	bl	8002554 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c68:	4b09      	ldr	r3, [pc, #36]	@ (8001c90 <HAL_MspInit+0x64>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4a04      	ldr	r2, [pc, #16]	@ (8001c90 <HAL_MspInit+0x64>)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c84:	bf00      	nop
 8001c86:	3710      	adds	r7, #16
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40010000 	.word	0x40010000

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <NMI_Handler+0x4>

08001c9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <HardFault_Handler+0x4>

08001ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <MemManage_Handler+0x4>

08001cac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <BusFault_Handler+0x4>

08001cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <UsageFault_Handler+0x4>

08001cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr

08001cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr

08001cd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce4:	f000 fb2a 	bl	800233c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}

08001cec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001cf0:	4802      	ldr	r0, [pc, #8]	@ (8001cfc <TIM3_IRQHandler+0x10>)
 8001cf2:	f001 fc37 	bl	8003564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	2000020c 	.word	0x2000020c

08001d00 <USART1_IRQHandler>:
/**
  * @brief This function handles USART1 global interrupt.
  */
//int x00, y00;
void USART1_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d04:	4804      	ldr	r0, [pc, #16]	@ (8001d18 <USART1_IRQHandler+0x18>)
 8001d06:	f002 f8a3 	bl	8003e50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)rxBuffer, 1);
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	4903      	ldr	r1, [pc, #12]	@ (8001d1c <USART1_IRQHandler+0x1c>)
 8001d0e:	4802      	ldr	r0, [pc, #8]	@ (8001d18 <USART1_IRQHandler+0x18>)
 8001d10:	f002 f879 	bl	8003e06 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000260 	.word	0x20000260
 8001d1c:	200001f0 	.word	0x200001f0

08001d20 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;

	    if(htim->Instance == TIM3)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a24      	ldr	r2, [pc, #144]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d142      	bne.n	8001db8 <HAL_TIM_PeriodElapsedCallback+0x98>
	    {
	        cnt++;
 8001d32:	4b24      	ldr	r3, [pc, #144]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	3301      	adds	r3, #1
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001d3c:	801a      	strh	r2, [r3, #0]
	        if(cnt >= 10) cnt = 0;
 8001d3e:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001d40:	881b      	ldrh	r3, [r3, #0]
 8001d42:	2b09      	cmp	r3, #9
 8001d44:	d902      	bls.n	8001d4c <HAL_TIM_PeriodElapsedCallback+0x2c>
 8001d46:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	801a      	strh	r2, [r3, #0]

	        //  PWM 
	        if(cnt < 5)
 8001d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	2b04      	cmp	r3, #4
 8001d52:	d80b      	bhi.n	8001d6c <HAL_TIM_PeriodElapsedCallback+0x4c>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001d54:	2201      	movs	r2, #1
 8001d56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d5a:	481b      	ldr	r0, [pc, #108]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001d5c:	f000 ff29 	bl	8002bb2 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001d60:	2201      	movs	r2, #1
 8001d62:	2104      	movs	r1, #4
 8001d64:	4818      	ldr	r0, [pc, #96]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001d66:	f000 ff24 	bl	8002bb2 <HAL_GPIO_WritePin>
 8001d6a:	e00a      	b.n	8001d82 <HAL_TIM_PeriodElapsedCallback+0x62>
	        }
	        else
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d72:	4815      	ldr	r0, [pc, #84]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001d74:	f000 ff1d 	bl	8002bb2 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2104      	movs	r1, #4
 8001d7c:	4812      	ldr	r0, [pc, #72]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001d7e:	f000 ff18 	bl	8002bb2 <HAL_GPIO_WritePin>
	        }

	        //  PWM 
	        if(cnt < 5)
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d80b      	bhi.n	8001da2 <HAL_TIM_PeriodElapsedCallback+0x82>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d90:	480d      	ldr	r0, [pc, #52]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001d92:	f000 ff0e 	bl	8002bb2 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001d96:	2201      	movs	r2, #1
 8001d98:	2180      	movs	r1, #128	@ 0x80
 8001d9a:	480b      	ldr	r0, [pc, #44]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001d9c:	f000 ff09 	bl	8002bb2 <HAL_GPIO_WritePin>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
	        }
	    }
}
 8001da0:	e00a      	b.n	8001db8 <HAL_TIM_PeriodElapsedCallback+0x98>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001da2:	2200      	movs	r2, #0
 8001da4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001da8:	4807      	ldr	r0, [pc, #28]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001daa:	f000 ff02 	bl	8002bb2 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2180      	movs	r1, #128	@ 0x80
 8001db2:	4805      	ldr	r0, [pc, #20]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001db4:	f000 fefd 	bl	8002bb2 <HAL_GPIO_WritePin>
}
 8001db8:	bf00      	nop
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40000400 	.word	0x40000400
 8001dc4:	20000204 	.word	0x20000204
 8001dc8:	40011000 	.word	0x40011000

08001dcc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return 1;
 8001dd0:	2301      	movs	r3, #1
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr

08001dda <_kill>:

int _kill(int pid, int sig)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001de4:	f003 fdb4 	bl	8005950 <__errno>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2216      	movs	r2, #22
 8001dec:	601a      	str	r2, [r3, #0]
  return -1;
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <_exit>:

void _exit (int status)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e02:	f04f 31ff 	mov.w	r1, #4294967295
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff ffe7 	bl	8001dda <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e0c:	bf00      	nop
 8001e0e:	e7fd      	b.n	8001e0c <_exit+0x12>

08001e10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	e00a      	b.n	8001e38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e22:	f3af 8000 	nop.w
 8001e26:	4601      	mov	r1, r0
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	1c5a      	adds	r2, r3, #1
 8001e2c:	60ba      	str	r2, [r7, #8]
 8001e2e:	b2ca      	uxtb	r2, r1
 8001e30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	3301      	adds	r3, #1
 8001e36:	617b      	str	r3, [r7, #20]
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	dbf0      	blt.n	8001e22 <_read+0x12>
  }

  return len;
 8001e40:	687b      	ldr	r3, [r7, #4]
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b086      	sub	sp, #24
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	60f8      	str	r0, [r7, #12]
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	e009      	b.n	8001e70 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	60ba      	str	r2, [r7, #8]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	617b      	str	r3, [r7, #20]
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	dbf1      	blt.n	8001e5c <_write+0x12>
  }
  return len;
 8001e78:	687b      	ldr	r3, [r7, #4]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <_close>:

int _close(int file)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ea8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <_isatty>:

int _isatty(int file)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ebe:	2301      	movs	r3, #1
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr

08001eca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b085      	sub	sp, #20
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	60f8      	str	r0, [r7, #12]
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
	...

08001ee4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eec:	4a14      	ldr	r2, [pc, #80]	@ (8001f40 <_sbrk+0x5c>)
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <_sbrk+0x60>)
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ef8:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <_sbrk+0x64>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d102      	bne.n	8001f06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f00:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <_sbrk+0x64>)
 8001f02:	4a12      	ldr	r2, [pc, #72]	@ (8001f4c <_sbrk+0x68>)
 8001f04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f06:	4b10      	ldr	r3, [pc, #64]	@ (8001f48 <_sbrk+0x64>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d207      	bcs.n	8001f24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f14:	f003 fd1c 	bl	8005950 <__errno>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	220c      	movs	r2, #12
 8001f1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f22:	e009      	b.n	8001f38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f24:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <_sbrk+0x64>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f2a:	4b07      	ldr	r3, [pc, #28]	@ (8001f48 <_sbrk+0x64>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	4a05      	ldr	r2, [pc, #20]	@ (8001f48 <_sbrk+0x64>)
 8001f34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f36:	68fb      	ldr	r3, [r7, #12]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	2000c000 	.word	0x2000c000
 8001f44:	00000400 	.word	0x00000400
 8001f48:	20000208 	.word	0x20000208
 8001f4c:	200003f8 	.word	0x200003f8

08001f50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr

08001f5c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f62:	f107 0308 	add.w	r3, r7, #8
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f70:	463b      	mov	r3, r7
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001f7a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff4 <MX_TIM3_Init+0x98>)
 8001f7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001f80:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001f84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001f8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001f8e:	2209      	movs	r2, #9
 8001f90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f92:	4b17      	ldr	r3, [pc, #92]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f98:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f9e:	4814      	ldr	r0, [pc, #80]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001fa0:	f001 fa30 	bl	8003404 <HAL_TIM_Base_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001faa:	f7ff fc66 	bl	800187a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fb4:	f107 0308 	add.w	r3, r7, #8
 8001fb8:	4619      	mov	r1, r3
 8001fba:	480d      	ldr	r0, [pc, #52]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001fbc:	f001 fbc2 	bl	8003744 <HAL_TIM_ConfigClockSource>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001fc6:	f7ff fc58 	bl	800187a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fd2:	463b      	mov	r3, r7
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4806      	ldr	r0, [pc, #24]	@ (8001ff0 <MX_TIM3_Init+0x94>)
 8001fd8:	f001 fdbc 	bl	8003b54 <HAL_TIMEx_MasterConfigSynchronization>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001fe2:	f7ff fc4a 	bl	800187a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fe6:	bf00      	nop
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	2000020c 	.word	0x2000020c
 8001ff4:	40000400 	.word	0x40000400

08001ff8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0d      	ldr	r2, [pc, #52]	@ (800203c <HAL_TIM_Base_MspInit+0x44>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d113      	bne.n	8002032 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800200a:	4b0d      	ldr	r3, [pc, #52]	@ (8002040 <HAL_TIM_Base_MspInit+0x48>)
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	4a0c      	ldr	r2, [pc, #48]	@ (8002040 <HAL_TIM_Base_MspInit+0x48>)
 8002010:	f043 0302 	orr.w	r3, r3, #2
 8002014:	61d3      	str	r3, [r2, #28]
 8002016:	4b0a      	ldr	r3, [pc, #40]	@ (8002040 <HAL_TIM_Base_MspInit+0x48>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002022:	2200      	movs	r2, #0
 8002024:	2101      	movs	r1, #1
 8002026:	201d      	movs	r0, #29
 8002028:	f000 fa9f 	bl	800256a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800202c:	201d      	movs	r0, #29
 800202e:	f000 fab8 	bl	80025a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40000400 	.word	0x40000400
 8002040:	40021000 	.word	0x40021000

08002044 <traj_update>:
    pose.y = 0;
    pose.theta = 0;
}

void traj_update(float v_l, float v_r, int a)
{
 8002044:	b5b0      	push	{r4, r5, r7, lr}
 8002046:	b092      	sub	sp, #72	@ 0x48
 8002048:	af02      	add	r7, sp, #8
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
    float v = (v_l + v_r) * 0.5f;
 8002050:	68b9      	ldr	r1, [r7, #8]
 8002052:	68f8      	ldr	r0, [r7, #12]
 8002054:	f7fe fdfa 	bl	8000c4c <__addsf3>
 8002058:	4603      	mov	r3, r0
 800205a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800205e:	4618      	mov	r0, r3
 8002060:	f7fe fefc 	bl	8000e5c <__aeabi_fmul>
 8002064:	4603      	mov	r3, r0
 8002066:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float omega = (v_r - v_l) / L_WHEEL;
 8002068:	68f9      	ldr	r1, [r7, #12]
 800206a:	68b8      	ldr	r0, [r7, #8]
 800206c:	f7fe fdec 	bl	8000c48 <__aeabi_fsub>
 8002070:	4603      	mov	r3, r0
 8002072:	4938      	ldr	r1, [pc, #224]	@ (8002154 <traj_update+0x110>)
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe ffa5 	bl	8000fc4 <__aeabi_fdiv>
 800207a:	4603      	mov	r3, r0
 800207c:	63bb      	str	r3, [r7, #56]	@ 0x38

    pose.theta += omega * DT;
 800207e:	4b36      	ldr	r3, [pc, #216]	@ (8002158 <traj_update+0x114>)
 8002080:	689c      	ldr	r4, [r3, #8]
 8002082:	4936      	ldr	r1, [pc, #216]	@ (800215c <traj_update+0x118>)
 8002084:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002086:	f7fe fee9 	bl	8000e5c <__aeabi_fmul>
 800208a:	4603      	mov	r3, r0
 800208c:	4619      	mov	r1, r3
 800208e:	4620      	mov	r0, r4
 8002090:	f7fe fddc 	bl	8000c4c <__addsf3>
 8002094:	4603      	mov	r3, r0
 8002096:	461a      	mov	r2, r3
 8002098:	4b2f      	ldr	r3, [pc, #188]	@ (8002158 <traj_update+0x114>)
 800209a:	609a      	str	r2, [r3, #8]
    pose.x += v * cosf(pose.theta) * DT;
 800209c:	4b2e      	ldr	r3, [pc, #184]	@ (8002158 <traj_update+0x114>)
 800209e:	681c      	ldr	r4, [r3, #0]
 80020a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002158 <traj_update+0x114>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f007 fbef 	bl	8009888 <cosf>
 80020aa:	4603      	mov	r3, r0
 80020ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7fe fed4 	bl	8000e5c <__aeabi_fmul>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4929      	ldr	r1, [pc, #164]	@ (800215c <traj_update+0x118>)
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe fecf 	bl	8000e5c <__aeabi_fmul>
 80020be:	4603      	mov	r3, r0
 80020c0:	4619      	mov	r1, r3
 80020c2:	4620      	mov	r0, r4
 80020c4:	f7fe fdc2 	bl	8000c4c <__addsf3>
 80020c8:	4603      	mov	r3, r0
 80020ca:	461a      	mov	r2, r3
 80020cc:	4b22      	ldr	r3, [pc, #136]	@ (8002158 <traj_update+0x114>)
 80020ce:	601a      	str	r2, [r3, #0]
    pose.y += v * sinf(pose.theta) * DT;
 80020d0:	4b21      	ldr	r3, [pc, #132]	@ (8002158 <traj_update+0x114>)
 80020d2:	685c      	ldr	r4, [r3, #4]
 80020d4:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <traj_update+0x114>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	4618      	mov	r0, r3
 80020da:	f007 fc0d 	bl	80098f8 <sinf>
 80020de:	4603      	mov	r3, r0
 80020e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7fe feba 	bl	8000e5c <__aeabi_fmul>
 80020e8:	4603      	mov	r3, r0
 80020ea:	491c      	ldr	r1, [pc, #112]	@ (800215c <traj_update+0x118>)
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe feb5 	bl	8000e5c <__aeabi_fmul>
 80020f2:	4603      	mov	r3, r0
 80020f4:	4619      	mov	r1, r3
 80020f6:	4620      	mov	r0, r4
 80020f8:	f7fe fda8 	bl	8000c4c <__addsf3>
 80020fc:	4603      	mov	r3, r0
 80020fe:	461a      	mov	r2, r3
 8002100:	4b15      	ldr	r3, [pc, #84]	@ (8002158 <traj_update+0x114>)
 8002102:	605a      	str	r2, [r3, #4]
    if(a==1){
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d120      	bne.n	800214c <traj_update+0x108>
    	char buf[32];
    	int len = sprintf(buf, "%.2f,%.2f\r\n", pose.x, pose.y);
 800210a:	4b13      	ldr	r3, [pc, #76]	@ (8002158 <traj_update+0x114>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f7fe f9f6 	bl	8000500 <__aeabi_f2d>
 8002114:	4604      	mov	r4, r0
 8002116:	460d      	mov	r5, r1
 8002118:	4b0f      	ldr	r3, [pc, #60]	@ (8002158 <traj_update+0x114>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	4618      	mov	r0, r3
 800211e:	f7fe f9ef 	bl	8000500 <__aeabi_f2d>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	f107 0014 	add.w	r0, r7, #20
 800212a:	e9cd 2300 	strd	r2, r3, [sp]
 800212e:	4622      	mov	r2, r4
 8002130:	462b      	mov	r3, r5
 8002132:	490b      	ldr	r1, [pc, #44]	@ (8002160 <traj_update+0x11c>)
 8002134:	f003 fb26 	bl	8005784 <siprintf>
 8002138:	6378      	str	r0, [r7, #52]	@ 0x34
    	HAL_UART_Transmit(&huart1,(uint8_t *)buf,len,0xffff);}
 800213a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800213c:	b29a      	uxth	r2, r3
 800213e:	f107 0114 	add.w	r1, r7, #20
 8002142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002146:	4807      	ldr	r0, [pc, #28]	@ (8002164 <traj_update+0x120>)
 8002148:	f001 fdd2 	bl	8003cf0 <HAL_UART_Transmit>
}
 800214c:	bf00      	nop
 800214e:	3740      	adds	r7, #64	@ 0x40
 8002150:	46bd      	mov	sp, r7
 8002152:	bdb0      	pop	{r4, r5, r7, pc}
 8002154:	41600000 	.word	0x41600000
 8002158:	20000254 	.word	0x20000254
 800215c:	3c23d70a 	.word	0x3c23d70a
 8002160:	0800a8b0 	.word	0x0800a8b0
 8002164:	20000260 	.word	0x20000260

08002168 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800216c:	4b11      	ldr	r3, [pc, #68]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 800216e:	4a12      	ldr	r2, [pc, #72]	@ (80021b8 <MX_USART1_UART_Init+0x50>)
 8002170:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002172:	4b10      	ldr	r3, [pc, #64]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 8002174:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002178:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800217a:	4b0e      	ldr	r3, [pc, #56]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 800217c:	2200      	movs	r2, #0
 800217e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002180:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 8002182:	2200      	movs	r2, #0
 8002184:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002186:	4b0b      	ldr	r3, [pc, #44]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 8002188:	2200      	movs	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800218c:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 800218e:	220c      	movs	r2, #12
 8002190:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002192:	4b08      	ldr	r3, [pc, #32]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002198:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 800219a:	2200      	movs	r2, #0
 800219c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800219e:	4805      	ldr	r0, [pc, #20]	@ (80021b4 <MX_USART1_UART_Init+0x4c>)
 80021a0:	f001 fd56 	bl	8003c50 <HAL_UART_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021aa:	f7ff fb66 	bl	800187a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000260 	.word	0x20000260
 80021b8:	40013800 	.word	0x40013800

080021bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b088      	sub	sp, #32
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	f107 0310 	add.w	r3, r7, #16
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a20      	ldr	r2, [pc, #128]	@ (8002258 <HAL_UART_MspInit+0x9c>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d139      	bne.n	8002250 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021dc:	4b1f      	ldr	r3, [pc, #124]	@ (800225c <HAL_UART_MspInit+0xa0>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	4a1e      	ldr	r2, [pc, #120]	@ (800225c <HAL_UART_MspInit+0xa0>)
 80021e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021e6:	6193      	str	r3, [r2, #24]
 80021e8:	4b1c      	ldr	r3, [pc, #112]	@ (800225c <HAL_UART_MspInit+0xa0>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f4:	4b19      	ldr	r3, [pc, #100]	@ (800225c <HAL_UART_MspInit+0xa0>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	4a18      	ldr	r2, [pc, #96]	@ (800225c <HAL_UART_MspInit+0xa0>)
 80021fa:	f043 0304 	orr.w	r3, r3, #4
 80021fe:	6193      	str	r3, [r2, #24]
 8002200:	4b16      	ldr	r3, [pc, #88]	@ (800225c <HAL_UART_MspInit+0xa0>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	60bb      	str	r3, [r7, #8]
 800220a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800220c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002210:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	2302      	movs	r3, #2
 8002214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002216:	2303      	movs	r3, #3
 8002218:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221a:	f107 0310 	add.w	r3, r7, #16
 800221e:	4619      	mov	r1, r3
 8002220:	480f      	ldr	r0, [pc, #60]	@ (8002260 <HAL_UART_MspInit+0xa4>)
 8002222:	f000 fb1b 	bl	800285c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002226:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800222a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800222c:	2300      	movs	r3, #0
 800222e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002234:	f107 0310 	add.w	r3, r7, #16
 8002238:	4619      	mov	r1, r3
 800223a:	4809      	ldr	r0, [pc, #36]	@ (8002260 <HAL_UART_MspInit+0xa4>)
 800223c:	f000 fb0e 	bl	800285c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002240:	2200      	movs	r2, #0
 8002242:	2101      	movs	r1, #1
 8002244:	2025      	movs	r0, #37	@ 0x25
 8002246:	f000 f990 	bl	800256a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800224a:	2025      	movs	r0, #37	@ 0x25
 800224c:	f000 f9a9 	bl	80025a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002250:	bf00      	nop
 8002252:	3720      	adds	r7, #32
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40013800 	.word	0x40013800
 800225c:	40021000 	.word	0x40021000
 8002260:	40010800 	.word	0x40010800

08002264 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002264:	f7ff fe74 	bl	8001f50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002268:	480b      	ldr	r0, [pc, #44]	@ (8002298 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800226a:	490c      	ldr	r1, [pc, #48]	@ (800229c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800226c:	4a0c      	ldr	r2, [pc, #48]	@ (80022a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800226e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002270:	e002      	b.n	8002278 <LoopCopyDataInit>

08002272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002276:	3304      	adds	r3, #4

08002278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800227a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800227c:	d3f9      	bcc.n	8002272 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800227e:	4a09      	ldr	r2, [pc, #36]	@ (80022a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002280:	4c09      	ldr	r4, [pc, #36]	@ (80022a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002284:	e001      	b.n	800228a <LoopFillZerobss>

08002286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002288:	3204      	adds	r2, #4

0800228a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800228a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800228c:	d3fb      	bcc.n	8002286 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800228e:	f003 fb65 	bl	800595c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002292:	f7ff fa85 	bl	80017a0 <main>
  bx lr
 8002296:	4770      	bx	lr
  ldr r0, =_sdata
 8002298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800229c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80022a0:	0800b154 	.word	0x0800b154
  ldr r2, =_sbss
 80022a4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80022a8:	200003f8 	.word	0x200003f8

080022ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022ac:	e7fe      	b.n	80022ac <ADC1_2_IRQHandler>
	...

080022b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b4:	4b08      	ldr	r3, [pc, #32]	@ (80022d8 <HAL_Init+0x28>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a07      	ldr	r2, [pc, #28]	@ (80022d8 <HAL_Init+0x28>)
 80022ba:	f043 0310 	orr.w	r3, r3, #16
 80022be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c0:	2003      	movs	r0, #3
 80022c2:	f000 f947 	bl	8002554 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022c6:	2000      	movs	r0, #0
 80022c8:	f000 f808 	bl	80022dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022cc:	f7ff fcae 	bl	8001c2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40022000 	.word	0x40022000

080022dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022e4:	4b12      	ldr	r3, [pc, #72]	@ (8002330 <HAL_InitTick+0x54>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	4b12      	ldr	r3, [pc, #72]	@ (8002334 <HAL_InitTick+0x58>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4619      	mov	r1, r3
 80022ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 f95f 	bl	80025be <HAL_SYSTICK_Config>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e00e      	b.n	8002328 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b0f      	cmp	r3, #15
 800230e:	d80a      	bhi.n	8002326 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002310:	2200      	movs	r2, #0
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	f04f 30ff 	mov.w	r0, #4294967295
 8002318:	f000 f927 	bl	800256a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800231c:	4a06      	ldr	r2, [pc, #24]	@ (8002338 <HAL_InitTick+0x5c>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	e000      	b.n	8002328 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
}
 8002328:	4618      	mov	r0, r3
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20000000 	.word	0x20000000
 8002334:	20000008 	.word	0x20000008
 8002338:	20000004 	.word	0x20000004

0800233c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002340:	4b05      	ldr	r3, [pc, #20]	@ (8002358 <HAL_IncTick+0x1c>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4b05      	ldr	r3, [pc, #20]	@ (800235c <HAL_IncTick+0x20>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4413      	add	r3, r2
 800234c:	4a03      	ldr	r2, [pc, #12]	@ (800235c <HAL_IncTick+0x20>)
 800234e:	6013      	str	r3, [r2, #0]
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr
 8002358:	20000008 	.word	0x20000008
 800235c:	200002a8 	.word	0x200002a8

08002360 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return uwTick;
 8002364:	4b02      	ldr	r3, [pc, #8]	@ (8002370 <HAL_GetTick+0x10>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr
 8002370:	200002a8 	.word	0x200002a8

08002374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800237c:	f7ff fff0 	bl	8002360 <HAL_GetTick>
 8002380:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800238c:	d005      	beq.n	800239a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800238e:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <HAL_Delay+0x44>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	461a      	mov	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	4413      	add	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800239a:	bf00      	nop
 800239c:	f7ff ffe0 	bl	8002360 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d8f7      	bhi.n	800239c <HAL_Delay+0x28>
  {
  }
}
 80023ac:	bf00      	nop
 80023ae:	bf00      	nop
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000008 	.word	0x20000008

080023bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f003 0307 	and.w	r3, r3, #7
 80023ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <__NVIC_SetPriorityGrouping+0x44>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023d8:	4013      	ands	r3, r2
 80023da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ee:	4a04      	ldr	r2, [pc, #16]	@ (8002400 <__NVIC_SetPriorityGrouping+0x44>)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	60d3      	str	r3, [r2, #12]
}
 80023f4:	bf00      	nop
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc80      	pop	{r7}
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002408:	4b04      	ldr	r3, [pc, #16]	@ (800241c <__NVIC_GetPriorityGrouping+0x18>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	0a1b      	lsrs	r3, r3, #8
 800240e:	f003 0307 	and.w	r3, r3, #7
}
 8002412:	4618      	mov	r0, r3
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242e:	2b00      	cmp	r3, #0
 8002430:	db0b      	blt.n	800244a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	f003 021f 	and.w	r2, r3, #31
 8002438:	4906      	ldr	r1, [pc, #24]	@ (8002454 <__NVIC_EnableIRQ+0x34>)
 800243a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243e:	095b      	lsrs	r3, r3, #5
 8002440:	2001      	movs	r0, #1
 8002442:	fa00 f202 	lsl.w	r2, r0, r2
 8002446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	e000e100 	.word	0xe000e100

08002458 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	6039      	str	r1, [r7, #0]
 8002462:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002468:	2b00      	cmp	r3, #0
 800246a:	db0a      	blt.n	8002482 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	b2da      	uxtb	r2, r3
 8002470:	490c      	ldr	r1, [pc, #48]	@ (80024a4 <__NVIC_SetPriority+0x4c>)
 8002472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002476:	0112      	lsls	r2, r2, #4
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	440b      	add	r3, r1
 800247c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002480:	e00a      	b.n	8002498 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	b2da      	uxtb	r2, r3
 8002486:	4908      	ldr	r1, [pc, #32]	@ (80024a8 <__NVIC_SetPriority+0x50>)
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	f003 030f 	and.w	r3, r3, #15
 800248e:	3b04      	subs	r3, #4
 8002490:	0112      	lsls	r2, r2, #4
 8002492:	b2d2      	uxtb	r2, r2
 8002494:	440b      	add	r3, r1
 8002496:	761a      	strb	r2, [r3, #24]
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000e100 	.word	0xe000e100
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b089      	sub	sp, #36	@ 0x24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f1c3 0307 	rsb	r3, r3, #7
 80024c6:	2b04      	cmp	r3, #4
 80024c8:	bf28      	it	cs
 80024ca:	2304      	movcs	r3, #4
 80024cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	3304      	adds	r3, #4
 80024d2:	2b06      	cmp	r3, #6
 80024d4:	d902      	bls.n	80024dc <NVIC_EncodePriority+0x30>
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3b03      	subs	r3, #3
 80024da:	e000      	b.n	80024de <NVIC_EncodePriority+0x32>
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e0:	f04f 32ff 	mov.w	r2, #4294967295
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43da      	mvns	r2, r3
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	401a      	ands	r2, r3
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024f4:	f04f 31ff 	mov.w	r1, #4294967295
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	fa01 f303 	lsl.w	r3, r1, r3
 80024fe:	43d9      	mvns	r1, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002504:	4313      	orrs	r3, r2
         );
}
 8002506:	4618      	mov	r0, r3
 8002508:	3724      	adds	r7, #36	@ 0x24
 800250a:	46bd      	mov	sp, r7
 800250c:	bc80      	pop	{r7}
 800250e:	4770      	bx	lr

08002510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3b01      	subs	r3, #1
 800251c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002520:	d301      	bcc.n	8002526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002522:	2301      	movs	r3, #1
 8002524:	e00f      	b.n	8002546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002526:	4a0a      	ldr	r2, [pc, #40]	@ (8002550 <SysTick_Config+0x40>)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3b01      	subs	r3, #1
 800252c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800252e:	210f      	movs	r1, #15
 8002530:	f04f 30ff 	mov.w	r0, #4294967295
 8002534:	f7ff ff90 	bl	8002458 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002538:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <SysTick_Config+0x40>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800253e:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <SysTick_Config+0x40>)
 8002540:	2207      	movs	r2, #7
 8002542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	e000e010 	.word	0xe000e010

08002554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff ff2d 	bl	80023bc <__NVIC_SetPriorityGrouping>
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800256a:	b580      	push	{r7, lr}
 800256c:	b086      	sub	sp, #24
 800256e:	af00      	add	r7, sp, #0
 8002570:	4603      	mov	r3, r0
 8002572:	60b9      	str	r1, [r7, #8]
 8002574:	607a      	str	r2, [r7, #4]
 8002576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800257c:	f7ff ff42 	bl	8002404 <__NVIC_GetPriorityGrouping>
 8002580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	68b9      	ldr	r1, [r7, #8]
 8002586:	6978      	ldr	r0, [r7, #20]
 8002588:	f7ff ff90 	bl	80024ac <NVIC_EncodePriority>
 800258c:	4602      	mov	r2, r0
 800258e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002592:	4611      	mov	r1, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff ff5f 	bl	8002458 <__NVIC_SetPriority>
}
 800259a:	bf00      	nop
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	4603      	mov	r3, r0
 80025aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff ff35 	bl	8002420 <__NVIC_EnableIRQ>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b082      	sub	sp, #8
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7ff ffa2 	bl	8002510 <SysTick_Config>
 80025cc:	4603      	mov	r3, r0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b085      	sub	sp, #20
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d008      	beq.n	8002600 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2204      	movs	r2, #4
 80025f2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e020      	b.n	8002642 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 020e 	bic.w	r2, r2, #14
 800260e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f022 0201 	bic.w	r2, r2, #1
 800261e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002628:	2101      	movs	r1, #1
 800262a:	fa01 f202 	lsl.w	r2, r1, r2
 800262e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002640:	7bfb      	ldrb	r3, [r7, #15]
}
 8002642:	4618      	mov	r0, r3
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002654:	2300      	movs	r3, #0
 8002656:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d005      	beq.n	8002670 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2204      	movs	r2, #4
 8002668:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	73fb      	strb	r3, [r7, #15]
 800266e:	e0d6      	b.n	800281e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 020e 	bic.w	r2, r2, #14
 800267e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0201 	bic.w	r2, r2, #1
 800268e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	461a      	mov	r2, r3
 8002696:	4b64      	ldr	r3, [pc, #400]	@ (8002828 <HAL_DMA_Abort_IT+0x1dc>)
 8002698:	429a      	cmp	r2, r3
 800269a:	d958      	bls.n	800274e <HAL_DMA_Abort_IT+0x102>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a62      	ldr	r2, [pc, #392]	@ (800282c <HAL_DMA_Abort_IT+0x1e0>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d04f      	beq.n	8002746 <HAL_DMA_Abort_IT+0xfa>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a61      	ldr	r2, [pc, #388]	@ (8002830 <HAL_DMA_Abort_IT+0x1e4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d048      	beq.n	8002742 <HAL_DMA_Abort_IT+0xf6>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a5f      	ldr	r2, [pc, #380]	@ (8002834 <HAL_DMA_Abort_IT+0x1e8>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d040      	beq.n	800273c <HAL_DMA_Abort_IT+0xf0>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a5e      	ldr	r2, [pc, #376]	@ (8002838 <HAL_DMA_Abort_IT+0x1ec>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d038      	beq.n	8002736 <HAL_DMA_Abort_IT+0xea>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a5c      	ldr	r2, [pc, #368]	@ (800283c <HAL_DMA_Abort_IT+0x1f0>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d030      	beq.n	8002730 <HAL_DMA_Abort_IT+0xe4>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002840 <HAL_DMA_Abort_IT+0x1f4>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d028      	beq.n	800272a <HAL_DMA_Abort_IT+0xde>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a52      	ldr	r2, [pc, #328]	@ (8002828 <HAL_DMA_Abort_IT+0x1dc>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d020      	beq.n	8002724 <HAL_DMA_Abort_IT+0xd8>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a57      	ldr	r2, [pc, #348]	@ (8002844 <HAL_DMA_Abort_IT+0x1f8>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d019      	beq.n	8002720 <HAL_DMA_Abort_IT+0xd4>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a55      	ldr	r2, [pc, #340]	@ (8002848 <HAL_DMA_Abort_IT+0x1fc>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d012      	beq.n	800271c <HAL_DMA_Abort_IT+0xd0>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a54      	ldr	r2, [pc, #336]	@ (800284c <HAL_DMA_Abort_IT+0x200>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d00a      	beq.n	8002716 <HAL_DMA_Abort_IT+0xca>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a52      	ldr	r2, [pc, #328]	@ (8002850 <HAL_DMA_Abort_IT+0x204>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d102      	bne.n	8002710 <HAL_DMA_Abort_IT+0xc4>
 800270a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800270e:	e01b      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002710:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002714:	e018      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002716:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800271a:	e015      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 800271c:	2310      	movs	r3, #16
 800271e:	e013      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002720:	2301      	movs	r3, #1
 8002722:	e011      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002724:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002728:	e00e      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 800272a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800272e:	e00b      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002730:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002734:	e008      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002736:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800273a:	e005      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 800273c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002740:	e002      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002742:	2310      	movs	r3, #16
 8002744:	e000      	b.n	8002748 <HAL_DMA_Abort_IT+0xfc>
 8002746:	2301      	movs	r3, #1
 8002748:	4a42      	ldr	r2, [pc, #264]	@ (8002854 <HAL_DMA_Abort_IT+0x208>)
 800274a:	6053      	str	r3, [r2, #4]
 800274c:	e057      	b.n	80027fe <HAL_DMA_Abort_IT+0x1b2>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a36      	ldr	r2, [pc, #216]	@ (800282c <HAL_DMA_Abort_IT+0x1e0>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d04f      	beq.n	80027f8 <HAL_DMA_Abort_IT+0x1ac>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a34      	ldr	r2, [pc, #208]	@ (8002830 <HAL_DMA_Abort_IT+0x1e4>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d048      	beq.n	80027f4 <HAL_DMA_Abort_IT+0x1a8>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a33      	ldr	r2, [pc, #204]	@ (8002834 <HAL_DMA_Abort_IT+0x1e8>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d040      	beq.n	80027ee <HAL_DMA_Abort_IT+0x1a2>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a31      	ldr	r2, [pc, #196]	@ (8002838 <HAL_DMA_Abort_IT+0x1ec>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d038      	beq.n	80027e8 <HAL_DMA_Abort_IT+0x19c>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a30      	ldr	r2, [pc, #192]	@ (800283c <HAL_DMA_Abort_IT+0x1f0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d030      	beq.n	80027e2 <HAL_DMA_Abort_IT+0x196>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a2e      	ldr	r2, [pc, #184]	@ (8002840 <HAL_DMA_Abort_IT+0x1f4>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d028      	beq.n	80027dc <HAL_DMA_Abort_IT+0x190>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a26      	ldr	r2, [pc, #152]	@ (8002828 <HAL_DMA_Abort_IT+0x1dc>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d020      	beq.n	80027d6 <HAL_DMA_Abort_IT+0x18a>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a2a      	ldr	r2, [pc, #168]	@ (8002844 <HAL_DMA_Abort_IT+0x1f8>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d019      	beq.n	80027d2 <HAL_DMA_Abort_IT+0x186>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a29      	ldr	r2, [pc, #164]	@ (8002848 <HAL_DMA_Abort_IT+0x1fc>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d012      	beq.n	80027ce <HAL_DMA_Abort_IT+0x182>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a27      	ldr	r2, [pc, #156]	@ (800284c <HAL_DMA_Abort_IT+0x200>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d00a      	beq.n	80027c8 <HAL_DMA_Abort_IT+0x17c>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a26      	ldr	r2, [pc, #152]	@ (8002850 <HAL_DMA_Abort_IT+0x204>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d102      	bne.n	80027c2 <HAL_DMA_Abort_IT+0x176>
 80027bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027c0:	e01b      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027c6:	e018      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027cc:	e015      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027ce:	2310      	movs	r3, #16
 80027d0:	e013      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027d2:	2301      	movs	r3, #1
 80027d4:	e011      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027da:	e00e      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80027e0:	e00b      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027e6:	e008      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027ec:	e005      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027f2:	e002      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027f4:	2310      	movs	r3, #16
 80027f6:	e000      	b.n	80027fa <HAL_DMA_Abort_IT+0x1ae>
 80027f8:	2301      	movs	r3, #1
 80027fa:	4a17      	ldr	r2, [pc, #92]	@ (8002858 <HAL_DMA_Abort_IT+0x20c>)
 80027fc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	4798      	blx	r3
    } 
  }
  return status;
 800281e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40020080 	.word	0x40020080
 800282c:	40020008 	.word	0x40020008
 8002830:	4002001c 	.word	0x4002001c
 8002834:	40020030 	.word	0x40020030
 8002838:	40020044 	.word	0x40020044
 800283c:	40020058 	.word	0x40020058
 8002840:	4002006c 	.word	0x4002006c
 8002844:	40020408 	.word	0x40020408
 8002848:	4002041c 	.word	0x4002041c
 800284c:	40020430 	.word	0x40020430
 8002850:	40020444 	.word	0x40020444
 8002854:	40020400 	.word	0x40020400
 8002858:	40020000 	.word	0x40020000

0800285c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800285c:	b480      	push	{r7}
 800285e:	b08b      	sub	sp, #44	@ 0x2c
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002866:	2300      	movs	r3, #0
 8002868:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800286a:	2300      	movs	r3, #0
 800286c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800286e:	e179      	b.n	8002b64 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002870:	2201      	movs	r2, #1
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	429a      	cmp	r2, r3
 800288a:	f040 8168 	bne.w	8002b5e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4a96      	ldr	r2, [pc, #600]	@ (8002aec <HAL_GPIO_Init+0x290>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d05e      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 8002898:	4a94      	ldr	r2, [pc, #592]	@ (8002aec <HAL_GPIO_Init+0x290>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d875      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 800289e:	4a94      	ldr	r2, [pc, #592]	@ (8002af0 <HAL_GPIO_Init+0x294>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d058      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028a4:	4a92      	ldr	r2, [pc, #584]	@ (8002af0 <HAL_GPIO_Init+0x294>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d86f      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028aa:	4a92      	ldr	r2, [pc, #584]	@ (8002af4 <HAL_GPIO_Init+0x298>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d052      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028b0:	4a90      	ldr	r2, [pc, #576]	@ (8002af4 <HAL_GPIO_Init+0x298>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d869      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028b6:	4a90      	ldr	r2, [pc, #576]	@ (8002af8 <HAL_GPIO_Init+0x29c>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d04c      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028bc:	4a8e      	ldr	r2, [pc, #568]	@ (8002af8 <HAL_GPIO_Init+0x29c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d863      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028c2:	4a8e      	ldr	r2, [pc, #568]	@ (8002afc <HAL_GPIO_Init+0x2a0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d046      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028c8:	4a8c      	ldr	r2, [pc, #560]	@ (8002afc <HAL_GPIO_Init+0x2a0>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d85d      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028ce:	2b12      	cmp	r3, #18
 80028d0:	d82a      	bhi.n	8002928 <HAL_GPIO_Init+0xcc>
 80028d2:	2b12      	cmp	r3, #18
 80028d4:	d859      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028d6:	a201      	add	r2, pc, #4	@ (adr r2, 80028dc <HAL_GPIO_Init+0x80>)
 80028d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028dc:	08002957 	.word	0x08002957
 80028e0:	08002931 	.word	0x08002931
 80028e4:	08002943 	.word	0x08002943
 80028e8:	08002985 	.word	0x08002985
 80028ec:	0800298b 	.word	0x0800298b
 80028f0:	0800298b 	.word	0x0800298b
 80028f4:	0800298b 	.word	0x0800298b
 80028f8:	0800298b 	.word	0x0800298b
 80028fc:	0800298b 	.word	0x0800298b
 8002900:	0800298b 	.word	0x0800298b
 8002904:	0800298b 	.word	0x0800298b
 8002908:	0800298b 	.word	0x0800298b
 800290c:	0800298b 	.word	0x0800298b
 8002910:	0800298b 	.word	0x0800298b
 8002914:	0800298b 	.word	0x0800298b
 8002918:	0800298b 	.word	0x0800298b
 800291c:	0800298b 	.word	0x0800298b
 8002920:	08002939 	.word	0x08002939
 8002924:	0800294d 	.word	0x0800294d
 8002928:	4a75      	ldr	r2, [pc, #468]	@ (8002b00 <HAL_GPIO_Init+0x2a4>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d013      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800292e:	e02c      	b.n	800298a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	623b      	str	r3, [r7, #32]
          break;
 8002936:	e029      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	3304      	adds	r3, #4
 800293e:	623b      	str	r3, [r7, #32]
          break;
 8002940:	e024      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	3308      	adds	r3, #8
 8002948:	623b      	str	r3, [r7, #32]
          break;
 800294a:	e01f      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	330c      	adds	r3, #12
 8002952:	623b      	str	r3, [r7, #32]
          break;
 8002954:	e01a      	b.n	800298c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d102      	bne.n	8002964 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800295e:	2304      	movs	r3, #4
 8002960:	623b      	str	r3, [r7, #32]
          break;
 8002962:	e013      	b.n	800298c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d105      	bne.n	8002978 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800296c:	2308      	movs	r3, #8
 800296e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	69fa      	ldr	r2, [r7, #28]
 8002974:	611a      	str	r2, [r3, #16]
          break;
 8002976:	e009      	b.n	800298c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002978:	2308      	movs	r3, #8
 800297a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69fa      	ldr	r2, [r7, #28]
 8002980:	615a      	str	r2, [r3, #20]
          break;
 8002982:	e003      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002984:	2300      	movs	r3, #0
 8002986:	623b      	str	r3, [r7, #32]
          break;
 8002988:	e000      	b.n	800298c <HAL_GPIO_Init+0x130>
          break;
 800298a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2bff      	cmp	r3, #255	@ 0xff
 8002990:	d801      	bhi.n	8002996 <HAL_GPIO_Init+0x13a>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	e001      	b.n	800299a <HAL_GPIO_Init+0x13e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3304      	adds	r3, #4
 800299a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	2bff      	cmp	r3, #255	@ 0xff
 80029a0:	d802      	bhi.n	80029a8 <HAL_GPIO_Init+0x14c>
 80029a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	e002      	b.n	80029ae <HAL_GPIO_Init+0x152>
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	3b08      	subs	r3, #8
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	210f      	movs	r1, #15
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	fa01 f303 	lsl.w	r3, r1, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	401a      	ands	r2, r3
 80029c0:	6a39      	ldr	r1, [r7, #32]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	fa01 f303 	lsl.w	r3, r1, r3
 80029c8:	431a      	orrs	r2, r3
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 80c1 	beq.w	8002b5e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029dc:	4b49      	ldr	r3, [pc, #292]	@ (8002b04 <HAL_GPIO_Init+0x2a8>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a48      	ldr	r2, [pc, #288]	@ (8002b04 <HAL_GPIO_Init+0x2a8>)
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	6193      	str	r3, [r2, #24]
 80029e8:	4b46      	ldr	r3, [pc, #280]	@ (8002b04 <HAL_GPIO_Init+0x2a8>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	60bb      	str	r3, [r7, #8]
 80029f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80029f4:	4a44      	ldr	r2, [pc, #272]	@ (8002b08 <HAL_GPIO_Init+0x2ac>)
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	089b      	lsrs	r3, r3, #2
 80029fa:	3302      	adds	r3, #2
 80029fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	220f      	movs	r2, #15
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a3c      	ldr	r2, [pc, #240]	@ (8002b0c <HAL_GPIO_Init+0x2b0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d01f      	beq.n	8002a60 <HAL_GPIO_Init+0x204>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a3b      	ldr	r2, [pc, #236]	@ (8002b10 <HAL_GPIO_Init+0x2b4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d019      	beq.n	8002a5c <HAL_GPIO_Init+0x200>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a3a      	ldr	r2, [pc, #232]	@ (8002b14 <HAL_GPIO_Init+0x2b8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d013      	beq.n	8002a58 <HAL_GPIO_Init+0x1fc>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a39      	ldr	r2, [pc, #228]	@ (8002b18 <HAL_GPIO_Init+0x2bc>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d00d      	beq.n	8002a54 <HAL_GPIO_Init+0x1f8>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4a38      	ldr	r2, [pc, #224]	@ (8002b1c <HAL_GPIO_Init+0x2c0>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d007      	beq.n	8002a50 <HAL_GPIO_Init+0x1f4>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a37      	ldr	r2, [pc, #220]	@ (8002b20 <HAL_GPIO_Init+0x2c4>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d101      	bne.n	8002a4c <HAL_GPIO_Init+0x1f0>
 8002a48:	2305      	movs	r3, #5
 8002a4a:	e00a      	b.n	8002a62 <HAL_GPIO_Init+0x206>
 8002a4c:	2306      	movs	r3, #6
 8002a4e:	e008      	b.n	8002a62 <HAL_GPIO_Init+0x206>
 8002a50:	2304      	movs	r3, #4
 8002a52:	e006      	b.n	8002a62 <HAL_GPIO_Init+0x206>
 8002a54:	2303      	movs	r3, #3
 8002a56:	e004      	b.n	8002a62 <HAL_GPIO_Init+0x206>
 8002a58:	2302      	movs	r3, #2
 8002a5a:	e002      	b.n	8002a62 <HAL_GPIO_Init+0x206>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e000      	b.n	8002a62 <HAL_GPIO_Init+0x206>
 8002a60:	2300      	movs	r3, #0
 8002a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a64:	f002 0203 	and.w	r2, r2, #3
 8002a68:	0092      	lsls	r2, r2, #2
 8002a6a:	4093      	lsls	r3, r2
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a72:	4925      	ldr	r1, [pc, #148]	@ (8002b08 <HAL_GPIO_Init+0x2ac>)
 8002a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a76:	089b      	lsrs	r3, r3, #2
 8002a78:	3302      	adds	r3, #2
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d006      	beq.n	8002a9a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a8c:	4b25      	ldr	r3, [pc, #148]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	4924      	ldr	r1, [pc, #144]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	608b      	str	r3, [r1, #8]
 8002a98:	e006      	b.n	8002aa8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a9a:	4b22      	ldr	r3, [pc, #136]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	43db      	mvns	r3, r3
 8002aa2:	4920      	ldr	r1, [pc, #128]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d006      	beq.n	8002ac2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	491a      	ldr	r1, [pc, #104]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	60cb      	str	r3, [r1, #12]
 8002ac0:	e006      	b.n	8002ad0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ac2:	4b18      	ldr	r3, [pc, #96]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	4916      	ldr	r1, [pc, #88]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d025      	beq.n	8002b28 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002adc:	4b11      	ldr	r3, [pc, #68]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	4910      	ldr	r1, [pc, #64]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	604b      	str	r3, [r1, #4]
 8002ae8:	e025      	b.n	8002b36 <HAL_GPIO_Init+0x2da>
 8002aea:	bf00      	nop
 8002aec:	10320000 	.word	0x10320000
 8002af0:	10310000 	.word	0x10310000
 8002af4:	10220000 	.word	0x10220000
 8002af8:	10210000 	.word	0x10210000
 8002afc:	10120000 	.word	0x10120000
 8002b00:	10110000 	.word	0x10110000
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40010000 	.word	0x40010000
 8002b0c:	40010800 	.word	0x40010800
 8002b10:	40010c00 	.word	0x40010c00
 8002b14:	40011000 	.word	0x40011000
 8002b18:	40011400 	.word	0x40011400
 8002b1c:	40011800 	.word	0x40011800
 8002b20:	40011c00 	.word	0x40011c00
 8002b24:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b28:	4b15      	ldr	r3, [pc, #84]	@ (8002b80 <HAL_GPIO_Init+0x324>)
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	4913      	ldr	r1, [pc, #76]	@ (8002b80 <HAL_GPIO_Init+0x324>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d006      	beq.n	8002b50 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b42:	4b0f      	ldr	r3, [pc, #60]	@ (8002b80 <HAL_GPIO_Init+0x324>)
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	490e      	ldr	r1, [pc, #56]	@ (8002b80 <HAL_GPIO_Init+0x324>)
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	600b      	str	r3, [r1, #0]
 8002b4e:	e006      	b.n	8002b5e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b50:	4b0b      	ldr	r3, [pc, #44]	@ (8002b80 <HAL_GPIO_Init+0x324>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	4909      	ldr	r1, [pc, #36]	@ (8002b80 <HAL_GPIO_Init+0x324>)
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	3301      	adds	r3, #1
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f47f ae7e 	bne.w	8002870 <HAL_GPIO_Init+0x14>
  }
}
 8002b74:	bf00      	nop
 8002b76:	bf00      	nop
 8002b78:	372c      	adds	r7, #44	@ 0x2c
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr
 8002b80:	40010400 	.word	0x40010400

08002b84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	887b      	ldrh	r3, [r7, #2]
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	73fb      	strb	r3, [r7, #15]
 8002ba0:	e001      	b.n	8002ba6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc80      	pop	{r7}
 8002bb0:	4770      	bx	lr

08002bb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
 8002bba:	460b      	mov	r3, r1
 8002bbc:	807b      	strh	r3, [r7, #2]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bc2:	787b      	ldrb	r3, [r7, #1]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bc8:	887a      	ldrh	r2, [r7, #2]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002bce:	e003      	b.n	8002bd8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002bd0:	887b      	ldrh	r3, [r7, #2]
 8002bd2:	041a      	lsls	r2, r3, #16
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	611a      	str	r2, [r3, #16]
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
	...

08002be4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e272      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f000 8087 	beq.w	8002d12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c04:	4b92      	ldr	r3, [pc, #584]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 030c 	and.w	r3, r3, #12
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d00c      	beq.n	8002c2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c10:	4b8f      	ldr	r3, [pc, #572]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 030c 	and.w	r3, r3, #12
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d112      	bne.n	8002c42 <HAL_RCC_OscConfig+0x5e>
 8002c1c:	4b8c      	ldr	r3, [pc, #560]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c28:	d10b      	bne.n	8002c42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c2a:	4b89      	ldr	r3, [pc, #548]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d06c      	beq.n	8002d10 <HAL_RCC_OscConfig+0x12c>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d168      	bne.n	8002d10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e24c      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c4a:	d106      	bne.n	8002c5a <HAL_RCC_OscConfig+0x76>
 8002c4c:	4b80      	ldr	r3, [pc, #512]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a7f      	ldr	r2, [pc, #508]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c56:	6013      	str	r3, [r2, #0]
 8002c58:	e02e      	b.n	8002cb8 <HAL_RCC_OscConfig+0xd4>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10c      	bne.n	8002c7c <HAL_RCC_OscConfig+0x98>
 8002c62:	4b7b      	ldr	r3, [pc, #492]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a7a      	ldr	r2, [pc, #488]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c6c:	6013      	str	r3, [r2, #0]
 8002c6e:	4b78      	ldr	r3, [pc, #480]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a77      	ldr	r2, [pc, #476]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	e01d      	b.n	8002cb8 <HAL_RCC_OscConfig+0xd4>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c84:	d10c      	bne.n	8002ca0 <HAL_RCC_OscConfig+0xbc>
 8002c86:	4b72      	ldr	r3, [pc, #456]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a71      	ldr	r2, [pc, #452]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	4b6f      	ldr	r3, [pc, #444]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a6e      	ldr	r2, [pc, #440]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002c98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c9c:	6013      	str	r3, [r2, #0]
 8002c9e:	e00b      	b.n	8002cb8 <HAL_RCC_OscConfig+0xd4>
 8002ca0:	4b6b      	ldr	r3, [pc, #428]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a6a      	ldr	r2, [pc, #424]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002ca6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002caa:	6013      	str	r3, [r2, #0]
 8002cac:	4b68      	ldr	r3, [pc, #416]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a67      	ldr	r2, [pc, #412]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002cb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d013      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7ff fb4e 	bl	8002360 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc8:	f7ff fb4a 	bl	8002360 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b64      	cmp	r3, #100	@ 0x64
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e200      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cda:	4b5d      	ldr	r3, [pc, #372]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d0f0      	beq.n	8002cc8 <HAL_RCC_OscConfig+0xe4>
 8002ce6:	e014      	b.n	8002d12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce8:	f7ff fb3a 	bl	8002360 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf0:	f7ff fb36 	bl	8002360 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b64      	cmp	r3, #100	@ 0x64
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e1ec      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d02:	4b53      	ldr	r3, [pc, #332]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f0      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x10c>
 8002d0e:	e000      	b.n	8002d12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d063      	beq.n	8002de6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d1e:	4b4c      	ldr	r3, [pc, #304]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f003 030c 	and.w	r3, r3, #12
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00b      	beq.n	8002d42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d2a:	4b49      	ldr	r3, [pc, #292]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f003 030c 	and.w	r3, r3, #12
 8002d32:	2b08      	cmp	r3, #8
 8002d34:	d11c      	bne.n	8002d70 <HAL_RCC_OscConfig+0x18c>
 8002d36:	4b46      	ldr	r3, [pc, #280]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d116      	bne.n	8002d70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d42:	4b43      	ldr	r3, [pc, #268]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d005      	beq.n	8002d5a <HAL_RCC_OscConfig+0x176>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d001      	beq.n	8002d5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e1c0      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	4939      	ldr	r1, [pc, #228]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d6e:	e03a      	b.n	8002de6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d020      	beq.n	8002dba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d78:	4b36      	ldr	r3, [pc, #216]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7e:	f7ff faef 	bl	8002360 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d86:	f7ff faeb 	bl	8002360 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e1a1      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d98:	4b2d      	ldr	r3, [pc, #180]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0f0      	beq.n	8002d86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	4927      	ldr	r1, [pc, #156]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	600b      	str	r3, [r1, #0]
 8002db8:	e015      	b.n	8002de6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dba:	4b26      	ldr	r3, [pc, #152]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc0:	f7ff face 	bl	8002360 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dc8:	f7ff faca 	bl	8002360 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e180      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dda:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f0      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d03a      	beq.n	8002e68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d019      	beq.n	8002e2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dfa:	4b17      	ldr	r3, [pc, #92]	@ (8002e58 <HAL_RCC_OscConfig+0x274>)
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e00:	f7ff faae 	bl	8002360 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e08:	f7ff faaa 	bl	8002360 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e160      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e50 <HAL_RCC_OscConfig+0x26c>)
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e26:	2001      	movs	r0, #1
 8002e28:	f000 face 	bl	80033c8 <RCC_Delay>
 8002e2c:	e01c      	b.n	8002e68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e58 <HAL_RCC_OscConfig+0x274>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e34:	f7ff fa94 	bl	8002360 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e3a:	e00f      	b.n	8002e5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e3c:	f7ff fa90 	bl	8002360 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d908      	bls.n	8002e5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e146      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
 8002e4e:	bf00      	nop
 8002e50:	40021000 	.word	0x40021000
 8002e54:	42420000 	.word	0x42420000
 8002e58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e5c:	4b92      	ldr	r3, [pc, #584]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1e9      	bne.n	8002e3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 80a6 	beq.w	8002fc2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e76:	2300      	movs	r3, #0
 8002e78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e7a:	4b8b      	ldr	r3, [pc, #556]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10d      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e86:	4b88      	ldr	r3, [pc, #544]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	4a87      	ldr	r2, [pc, #540]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e90:	61d3      	str	r3, [r2, #28]
 8002e92:	4b85      	ldr	r3, [pc, #532]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e9a:	60bb      	str	r3, [r7, #8]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea2:	4b82      	ldr	r3, [pc, #520]	@ (80030ac <HAL_RCC_OscConfig+0x4c8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d118      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eae:	4b7f      	ldr	r3, [pc, #508]	@ (80030ac <HAL_RCC_OscConfig+0x4c8>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a7e      	ldr	r2, [pc, #504]	@ (80030ac <HAL_RCC_OscConfig+0x4c8>)
 8002eb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eba:	f7ff fa51 	bl	8002360 <HAL_GetTick>
 8002ebe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec0:	e008      	b.n	8002ed4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ec2:	f7ff fa4d 	bl	8002360 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b64      	cmp	r3, #100	@ 0x64
 8002ece:	d901      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e103      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed4:	4b75      	ldr	r3, [pc, #468]	@ (80030ac <HAL_RCC_OscConfig+0x4c8>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d0f0      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d106      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x312>
 8002ee8:	4b6f      	ldr	r3, [pc, #444]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	4a6e      	ldr	r2, [pc, #440]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	6213      	str	r3, [r2, #32]
 8002ef4:	e02d      	b.n	8002f52 <HAL_RCC_OscConfig+0x36e>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10c      	bne.n	8002f18 <HAL_RCC_OscConfig+0x334>
 8002efe:	4b6a      	ldr	r3, [pc, #424]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	4a69      	ldr	r2, [pc, #420]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f04:	f023 0301 	bic.w	r3, r3, #1
 8002f08:	6213      	str	r3, [r2, #32]
 8002f0a:	4b67      	ldr	r3, [pc, #412]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	4a66      	ldr	r2, [pc, #408]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f10:	f023 0304 	bic.w	r3, r3, #4
 8002f14:	6213      	str	r3, [r2, #32]
 8002f16:	e01c      	b.n	8002f52 <HAL_RCC_OscConfig+0x36e>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	2b05      	cmp	r3, #5
 8002f1e:	d10c      	bne.n	8002f3a <HAL_RCC_OscConfig+0x356>
 8002f20:	4b61      	ldr	r3, [pc, #388]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	4a60      	ldr	r2, [pc, #384]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f26:	f043 0304 	orr.w	r3, r3, #4
 8002f2a:	6213      	str	r3, [r2, #32]
 8002f2c:	4b5e      	ldr	r3, [pc, #376]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	4a5d      	ldr	r2, [pc, #372]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f32:	f043 0301 	orr.w	r3, r3, #1
 8002f36:	6213      	str	r3, [r2, #32]
 8002f38:	e00b      	b.n	8002f52 <HAL_RCC_OscConfig+0x36e>
 8002f3a:	4b5b      	ldr	r3, [pc, #364]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	4a5a      	ldr	r2, [pc, #360]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f40:	f023 0301 	bic.w	r3, r3, #1
 8002f44:	6213      	str	r3, [r2, #32]
 8002f46:	4b58      	ldr	r3, [pc, #352]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	4a57      	ldr	r2, [pc, #348]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f4c:	f023 0304 	bic.w	r3, r3, #4
 8002f50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d015      	beq.n	8002f86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f5a:	f7ff fa01 	bl	8002360 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f60:	e00a      	b.n	8002f78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f62:	f7ff f9fd 	bl	8002360 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e0b1      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f78:	4b4b      	ldr	r3, [pc, #300]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d0ee      	beq.n	8002f62 <HAL_RCC_OscConfig+0x37e>
 8002f84:	e014      	b.n	8002fb0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f86:	f7ff f9eb 	bl	8002360 <HAL_GetTick>
 8002f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f8c:	e00a      	b.n	8002fa4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f8e:	f7ff f9e7 	bl	8002360 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e09b      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fa4:	4b40      	ldr	r3, [pc, #256]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002fa6:	6a1b      	ldr	r3, [r3, #32]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1ee      	bne.n	8002f8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fb0:	7dfb      	ldrb	r3, [r7, #23]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d105      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fb6:	4b3c      	ldr	r3, [pc, #240]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	4a3b      	ldr	r2, [pc, #236]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002fbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fc0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	f000 8087 	beq.w	80030da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fcc:	4b36      	ldr	r3, [pc, #216]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f003 030c 	and.w	r3, r3, #12
 8002fd4:	2b08      	cmp	r3, #8
 8002fd6:	d061      	beq.n	800309c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	69db      	ldr	r3, [r3, #28]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d146      	bne.n	800306e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fe0:	4b33      	ldr	r3, [pc, #204]	@ (80030b0 <HAL_RCC_OscConfig+0x4cc>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe6:	f7ff f9bb 	bl	8002360 <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fec:	e008      	b.n	8003000 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fee:	f7ff f9b7 	bl	8002360 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e06d      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003000:	4b29      	ldr	r3, [pc, #164]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1f0      	bne.n	8002fee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003014:	d108      	bne.n	8003028 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003016:	4b24      	ldr	r3, [pc, #144]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	4921      	ldr	r1, [pc, #132]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003028:	4b1f      	ldr	r3, [pc, #124]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a19      	ldr	r1, [r3, #32]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	430b      	orrs	r3, r1
 800303a:	491b      	ldr	r1, [pc, #108]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 800303c:	4313      	orrs	r3, r2
 800303e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003040:	4b1b      	ldr	r3, [pc, #108]	@ (80030b0 <HAL_RCC_OscConfig+0x4cc>)
 8003042:	2201      	movs	r2, #1
 8003044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003046:	f7ff f98b 	bl	8002360 <HAL_GetTick>
 800304a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800304c:	e008      	b.n	8003060 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304e:	f7ff f987 	bl	8002360 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e03d      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003060:	4b11      	ldr	r3, [pc, #68]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0f0      	beq.n	800304e <HAL_RCC_OscConfig+0x46a>
 800306c:	e035      	b.n	80030da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800306e:	4b10      	ldr	r3, [pc, #64]	@ (80030b0 <HAL_RCC_OscConfig+0x4cc>)
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7ff f974 	bl	8002360 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307c:	f7ff f970 	bl	8002360 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e026      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800308e:	4b06      	ldr	r3, [pc, #24]	@ (80030a8 <HAL_RCC_OscConfig+0x4c4>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x498>
 800309a:	e01e      	b.n	80030da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d107      	bne.n	80030b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e019      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
 80030a8:	40021000 	.word	0x40021000
 80030ac:	40007000 	.word	0x40007000
 80030b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030b4:	4b0b      	ldr	r3, [pc, #44]	@ (80030e4 <HAL_RCC_OscConfig+0x500>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d106      	bne.n	80030d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d001      	beq.n	80030da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3718      	adds	r7, #24
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40021000 	.word	0x40021000

080030e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d101      	bne.n	80030fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e0d0      	b.n	800329e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030fc:	4b6a      	ldr	r3, [pc, #424]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0307 	and.w	r3, r3, #7
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	d910      	bls.n	800312c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800310a:	4b67      	ldr	r3, [pc, #412]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f023 0207 	bic.w	r2, r3, #7
 8003112:	4965      	ldr	r1, [pc, #404]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	4313      	orrs	r3, r2
 8003118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800311a:	4b63      	ldr	r3, [pc, #396]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	429a      	cmp	r2, r3
 8003126:	d001      	beq.n	800312c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e0b8      	b.n	800329e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d020      	beq.n	800317a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0304 	and.w	r3, r3, #4
 8003140:	2b00      	cmp	r3, #0
 8003142:	d005      	beq.n	8003150 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003144:	4b59      	ldr	r3, [pc, #356]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	4a58      	ldr	r2, [pc, #352]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 800314a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800314e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0308 	and.w	r3, r3, #8
 8003158:	2b00      	cmp	r3, #0
 800315a:	d005      	beq.n	8003168 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800315c:	4b53      	ldr	r3, [pc, #332]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	4a52      	ldr	r2, [pc, #328]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003162:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003166:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003168:	4b50      	ldr	r3, [pc, #320]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	494d      	ldr	r1, [pc, #308]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003176:	4313      	orrs	r3, r2
 8003178:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d040      	beq.n	8003208 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d107      	bne.n	800319e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800318e:	4b47      	ldr	r3, [pc, #284]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d115      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e07f      	b.n	800329e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d107      	bne.n	80031b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031a6:	4b41      	ldr	r3, [pc, #260]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d109      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e073      	b.n	800329e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b6:	4b3d      	ldr	r3, [pc, #244]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e06b      	b.n	800329e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031c6:	4b39      	ldr	r3, [pc, #228]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f023 0203 	bic.w	r2, r3, #3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	4936      	ldr	r1, [pc, #216]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031d8:	f7ff f8c2 	bl	8002360 <HAL_GetTick>
 80031dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031de:	e00a      	b.n	80031f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031e0:	f7ff f8be 	bl	8002360 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e053      	b.n	800329e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f6:	4b2d      	ldr	r3, [pc, #180]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 020c 	and.w	r2, r3, #12
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	429a      	cmp	r2, r3
 8003206:	d1eb      	bne.n	80031e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003208:	4b27      	ldr	r3, [pc, #156]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	429a      	cmp	r2, r3
 8003214:	d210      	bcs.n	8003238 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003216:	4b24      	ldr	r3, [pc, #144]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f023 0207 	bic.w	r2, r3, #7
 800321e:	4922      	ldr	r1, [pc, #136]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	4313      	orrs	r3, r2
 8003224:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003226:	4b20      	ldr	r3, [pc, #128]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	429a      	cmp	r2, r3
 8003232:	d001      	beq.n	8003238 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e032      	b.n	800329e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	d008      	beq.n	8003256 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003244:	4b19      	ldr	r3, [pc, #100]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	4916      	ldr	r1, [pc, #88]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003252:	4313      	orrs	r3, r2
 8003254:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b00      	cmp	r3, #0
 8003260:	d009      	beq.n	8003276 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003262:	4b12      	ldr	r3, [pc, #72]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	490e      	ldr	r1, [pc, #56]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 8003272:	4313      	orrs	r3, r2
 8003274:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003276:	f000 f821 	bl	80032bc <HAL_RCC_GetSysClockFreq>
 800327a:	4602      	mov	r2, r0
 800327c:	4b0b      	ldr	r3, [pc, #44]	@ (80032ac <HAL_RCC_ClockConfig+0x1c4>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	091b      	lsrs	r3, r3, #4
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	490a      	ldr	r1, [pc, #40]	@ (80032b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003288:	5ccb      	ldrb	r3, [r1, r3]
 800328a:	fa22 f303 	lsr.w	r3, r2, r3
 800328e:	4a09      	ldr	r2, [pc, #36]	@ (80032b4 <HAL_RCC_ClockConfig+0x1cc>)
 8003290:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003292:	4b09      	ldr	r3, [pc, #36]	@ (80032b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4618      	mov	r0, r3
 8003298:	f7ff f820 	bl	80022dc <HAL_InitTick>

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	40022000 	.word	0x40022000
 80032ac:	40021000 	.word	0x40021000
 80032b0:	0800a8c8 	.word	0x0800a8c8
 80032b4:	20000000 	.word	0x20000000
 80032b8:	20000004 	.word	0x20000004

080032bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	b087      	sub	sp, #28
 80032c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	2300      	movs	r3, #0
 80032c8:	60bb      	str	r3, [r7, #8]
 80032ca:	2300      	movs	r3, #0
 80032cc:	617b      	str	r3, [r7, #20]
 80032ce:	2300      	movs	r3, #0
 80032d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x94>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f003 030c 	and.w	r3, r3, #12
 80032e2:	2b04      	cmp	r3, #4
 80032e4:	d002      	beq.n	80032ec <HAL_RCC_GetSysClockFreq+0x30>
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d003      	beq.n	80032f2 <HAL_RCC_GetSysClockFreq+0x36>
 80032ea:	e027      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032ec:	4b19      	ldr	r3, [pc, #100]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x98>)
 80032ee:	613b      	str	r3, [r7, #16]
      break;
 80032f0:	e027      	b.n	8003342 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	0c9b      	lsrs	r3, r3, #18
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	4a17      	ldr	r2, [pc, #92]	@ (8003358 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032fc:	5cd3      	ldrb	r3, [r2, r3]
 80032fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d010      	beq.n	800332c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800330a:	4b11      	ldr	r3, [pc, #68]	@ (8003350 <HAL_RCC_GetSysClockFreq+0x94>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	0c5b      	lsrs	r3, r3, #17
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	4a11      	ldr	r2, [pc, #68]	@ (800335c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003316:	5cd3      	ldrb	r3, [r2, r3]
 8003318:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a0d      	ldr	r2, [pc, #52]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x98>)
 800331e:	fb03 f202 	mul.w	r2, r3, r2
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	fbb2 f3f3 	udiv	r3, r2, r3
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	e004      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a0c      	ldr	r2, [pc, #48]	@ (8003360 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003330:	fb02 f303 	mul.w	r3, r2, r3
 8003334:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	613b      	str	r3, [r7, #16]
      break;
 800333a:	e002      	b.n	8003342 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800333c:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x98>)
 800333e:	613b      	str	r3, [r7, #16]
      break;
 8003340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003342:	693b      	ldr	r3, [r7, #16]
}
 8003344:	4618      	mov	r0, r3
 8003346:	371c      	adds	r7, #28
 8003348:	46bd      	mov	sp, r7
 800334a:	bc80      	pop	{r7}
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40021000 	.word	0x40021000
 8003354:	007a1200 	.word	0x007a1200
 8003358:	0800a8e0 	.word	0x0800a8e0
 800335c:	0800a8f0 	.word	0x0800a8f0
 8003360:	003d0900 	.word	0x003d0900

08003364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003368:	4b02      	ldr	r3, [pc, #8]	@ (8003374 <HAL_RCC_GetHCLKFreq+0x10>)
 800336a:	681b      	ldr	r3, [r3, #0]
}
 800336c:	4618      	mov	r0, r3
 800336e:	46bd      	mov	sp, r7
 8003370:	bc80      	pop	{r7}
 8003372:	4770      	bx	lr
 8003374:	20000000 	.word	0x20000000

08003378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800337c:	f7ff fff2 	bl	8003364 <HAL_RCC_GetHCLKFreq>
 8003380:	4602      	mov	r2, r0
 8003382:	4b05      	ldr	r3, [pc, #20]	@ (8003398 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	0a1b      	lsrs	r3, r3, #8
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	4903      	ldr	r1, [pc, #12]	@ (800339c <HAL_RCC_GetPCLK1Freq+0x24>)
 800338e:	5ccb      	ldrb	r3, [r1, r3]
 8003390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003394:	4618      	mov	r0, r3
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40021000 	.word	0x40021000
 800339c:	0800a8d8 	.word	0x0800a8d8

080033a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033a4:	f7ff ffde 	bl	8003364 <HAL_RCC_GetHCLKFreq>
 80033a8:	4602      	mov	r2, r0
 80033aa:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	0adb      	lsrs	r3, r3, #11
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	4903      	ldr	r1, [pc, #12]	@ (80033c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033b6:	5ccb      	ldrb	r3, [r1, r3]
 80033b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033bc:	4618      	mov	r0, r3
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	40021000 	.word	0x40021000
 80033c4:	0800a8d8 	.word	0x0800a8d8

080033c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033d0:	4b0a      	ldr	r3, [pc, #40]	@ (80033fc <RCC_Delay+0x34>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003400 <RCC_Delay+0x38>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	0a5b      	lsrs	r3, r3, #9
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	fb02 f303 	mul.w	r3, r2, r3
 80033e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033e4:	bf00      	nop
  }
  while (Delay --);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	1e5a      	subs	r2, r3, #1
 80033ea:	60fa      	str	r2, [r7, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f9      	bne.n	80033e4 <RCC_Delay+0x1c>
}
 80033f0:	bf00      	nop
 80033f2:	bf00      	nop
 80033f4:	3714      	adds	r7, #20
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bc80      	pop	{r7}
 80033fa:	4770      	bx	lr
 80033fc:	20000000 	.word	0x20000000
 8003400:	10624dd3 	.word	0x10624dd3

08003404 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e041      	b.n	800349a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d106      	bne.n	8003430 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7fe fde4 	bl	8001ff8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3304      	adds	r3, #4
 8003440:	4619      	mov	r1, r3
 8003442:	4610      	mov	r0, r2
 8003444:	f000 fa6a 	bl	800391c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d001      	beq.n	80034bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e044      	b.n	8003546 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68da      	ldr	r2, [r3, #12]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0201 	orr.w	r2, r2, #1
 80034d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003550 <HAL_TIM_Base_Start_IT+0xac>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d018      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x6c>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a1c      	ldr	r2, [pc, #112]	@ (8003554 <HAL_TIM_Base_Start_IT+0xb0>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d013      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x6c>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034f0:	d00e      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x6c>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a18      	ldr	r2, [pc, #96]	@ (8003558 <HAL_TIM_Base_Start_IT+0xb4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d009      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x6c>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a16      	ldr	r2, [pc, #88]	@ (800355c <HAL_TIM_Base_Start_IT+0xb8>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d004      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x6c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a15      	ldr	r2, [pc, #84]	@ (8003560 <HAL_TIM_Base_Start_IT+0xbc>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d111      	bne.n	8003534 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2b06      	cmp	r3, #6
 8003520:	d010      	beq.n	8003544 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f042 0201 	orr.w	r2, r2, #1
 8003530:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003532:	e007      	b.n	8003544 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	40012c00 	.word	0x40012c00
 8003554:	40013400 	.word	0x40013400
 8003558:	40000400 	.word	0x40000400
 800355c:	40000800 	.word	0x40000800
 8003560:	40000c00 	.word	0x40000c00

08003564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d020      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d01b      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f06f 0202 	mvn.w	r2, #2
 8003598:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f998 	bl	80038e4 <HAL_TIM_IC_CaptureCallback>
 80035b4:	e005      	b.n	80035c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f98b 	bl	80038d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f000 f99a 	bl	80038f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f003 0304 	and.w	r3, r3, #4
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d020      	beq.n	8003614 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d01b      	beq.n	8003614 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f06f 0204 	mvn.w	r2, #4
 80035e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2202      	movs	r2, #2
 80035ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f972 	bl	80038e4 <HAL_TIM_IC_CaptureCallback>
 8003600:	e005      	b.n	800360e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f965 	bl	80038d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f974 	bl	80038f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f003 0308 	and.w	r3, r3, #8
 800361a:	2b00      	cmp	r3, #0
 800361c:	d020      	beq.n	8003660 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d01b      	beq.n	8003660 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f06f 0208 	mvn.w	r2, #8
 8003630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2204      	movs	r2, #4
 8003636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f94c 	bl	80038e4 <HAL_TIM_IC_CaptureCallback>
 800364c:	e005      	b.n	800365a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f93f 	bl	80038d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 f94e 	bl	80038f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f003 0310 	and.w	r3, r3, #16
 8003666:	2b00      	cmp	r3, #0
 8003668:	d020      	beq.n	80036ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f003 0310 	and.w	r3, r3, #16
 8003670:	2b00      	cmp	r3, #0
 8003672:	d01b      	beq.n	80036ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f06f 0210 	mvn.w	r2, #16
 800367c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2208      	movs	r2, #8
 8003682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800368e:	2b00      	cmp	r3, #0
 8003690:	d003      	beq.n	800369a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 f926 	bl	80038e4 <HAL_TIM_IC_CaptureCallback>
 8003698:	e005      	b.n	80036a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f919 	bl	80038d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 f928 	bl	80038f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00c      	beq.n	80036d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d007      	beq.n	80036d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f06f 0201 	mvn.w	r2, #1
 80036c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7fe fb28 	bl	8001d20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00c      	beq.n	80036f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d007      	beq.n	80036f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80036ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 faa5 	bl	8003c3e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00c      	beq.n	8003718 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003704:	2b00      	cmp	r3, #0
 8003706:	d007      	beq.n	8003718 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f8f8 	bl	8003908 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	f003 0320 	and.w	r3, r3, #32
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00c      	beq.n	800373c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f003 0320 	and.w	r3, r3, #32
 8003728:	2b00      	cmp	r3, #0
 800372a:	d007      	beq.n	800373c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f06f 0220 	mvn.w	r2, #32
 8003734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 fa78 	bl	8003c2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800373c:	bf00      	nop
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800374e:	2300      	movs	r3, #0
 8003750:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003758:	2b01      	cmp	r3, #1
 800375a:	d101      	bne.n	8003760 <HAL_TIM_ConfigClockSource+0x1c>
 800375c:	2302      	movs	r3, #2
 800375e:	e0b4      	b.n	80038ca <HAL_TIM_ConfigClockSource+0x186>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800377e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003786:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003798:	d03e      	beq.n	8003818 <HAL_TIM_ConfigClockSource+0xd4>
 800379a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800379e:	f200 8087 	bhi.w	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037a6:	f000 8086 	beq.w	80038b6 <HAL_TIM_ConfigClockSource+0x172>
 80037aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037ae:	d87f      	bhi.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037b0:	2b70      	cmp	r3, #112	@ 0x70
 80037b2:	d01a      	beq.n	80037ea <HAL_TIM_ConfigClockSource+0xa6>
 80037b4:	2b70      	cmp	r3, #112	@ 0x70
 80037b6:	d87b      	bhi.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037b8:	2b60      	cmp	r3, #96	@ 0x60
 80037ba:	d050      	beq.n	800385e <HAL_TIM_ConfigClockSource+0x11a>
 80037bc:	2b60      	cmp	r3, #96	@ 0x60
 80037be:	d877      	bhi.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037c0:	2b50      	cmp	r3, #80	@ 0x50
 80037c2:	d03c      	beq.n	800383e <HAL_TIM_ConfigClockSource+0xfa>
 80037c4:	2b50      	cmp	r3, #80	@ 0x50
 80037c6:	d873      	bhi.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037c8:	2b40      	cmp	r3, #64	@ 0x40
 80037ca:	d058      	beq.n	800387e <HAL_TIM_ConfigClockSource+0x13a>
 80037cc:	2b40      	cmp	r3, #64	@ 0x40
 80037ce:	d86f      	bhi.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037d0:	2b30      	cmp	r3, #48	@ 0x30
 80037d2:	d064      	beq.n	800389e <HAL_TIM_ConfigClockSource+0x15a>
 80037d4:	2b30      	cmp	r3, #48	@ 0x30
 80037d6:	d86b      	bhi.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037d8:	2b20      	cmp	r3, #32
 80037da:	d060      	beq.n	800389e <HAL_TIM_ConfigClockSource+0x15a>
 80037dc:	2b20      	cmp	r3, #32
 80037de:	d867      	bhi.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d05c      	beq.n	800389e <HAL_TIM_ConfigClockSource+0x15a>
 80037e4:	2b10      	cmp	r3, #16
 80037e6:	d05a      	beq.n	800389e <HAL_TIM_ConfigClockSource+0x15a>
 80037e8:	e062      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037fa:	f000 f98c 	bl	8003b16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800380c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	609a      	str	r2, [r3, #8]
      break;
 8003816:	e04f      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003828:	f000 f975 	bl	8003b16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800383a:	609a      	str	r2, [r3, #8]
      break;
 800383c:	e03c      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800384a:	461a      	mov	r2, r3
 800384c:	f000 f8ec 	bl	8003a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2150      	movs	r1, #80	@ 0x50
 8003856:	4618      	mov	r0, r3
 8003858:	f000 f943 	bl	8003ae2 <TIM_ITRx_SetConfig>
      break;
 800385c:	e02c      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800386a:	461a      	mov	r2, r3
 800386c:	f000 f90a 	bl	8003a84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2160      	movs	r1, #96	@ 0x60
 8003876:	4618      	mov	r0, r3
 8003878:	f000 f933 	bl	8003ae2 <TIM_ITRx_SetConfig>
      break;
 800387c:	e01c      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800388a:	461a      	mov	r2, r3
 800388c:	f000 f8cc 	bl	8003a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2140      	movs	r1, #64	@ 0x40
 8003896:	4618      	mov	r0, r3
 8003898:	f000 f923 	bl	8003ae2 <TIM_ITRx_SetConfig>
      break;
 800389c:	e00c      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4619      	mov	r1, r3
 80038a8:	4610      	mov	r0, r2
 80038aa:	f000 f91a 	bl	8003ae2 <TIM_ITRx_SetConfig>
      break;
 80038ae:	e003      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	73fb      	strb	r3, [r7, #15]
      break;
 80038b4:	e000      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	bc80      	pop	{r7}
 80038e2:	4770      	bx	lr

080038e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bc80      	pop	{r7}
 80038f4:	4770      	bx	lr

080038f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038f6:	b480      	push	{r7}
 80038f8:	b083      	sub	sp, #12
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr

08003908 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr
	...

0800391c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a39      	ldr	r2, [pc, #228]	@ (8003a14 <TIM_Base_SetConfig+0xf8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d013      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a38      	ldr	r2, [pc, #224]	@ (8003a18 <TIM_Base_SetConfig+0xfc>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d00f      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003942:	d00b      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a35      	ldr	r2, [pc, #212]	@ (8003a1c <TIM_Base_SetConfig+0x100>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d007      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a34      	ldr	r2, [pc, #208]	@ (8003a20 <TIM_Base_SetConfig+0x104>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d003      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a33      	ldr	r2, [pc, #204]	@ (8003a24 <TIM_Base_SetConfig+0x108>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d108      	bne.n	800396e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003962:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	4313      	orrs	r3, r2
 800396c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a28      	ldr	r2, [pc, #160]	@ (8003a14 <TIM_Base_SetConfig+0xf8>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d013      	beq.n	800399e <TIM_Base_SetConfig+0x82>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a27      	ldr	r2, [pc, #156]	@ (8003a18 <TIM_Base_SetConfig+0xfc>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d00f      	beq.n	800399e <TIM_Base_SetConfig+0x82>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003984:	d00b      	beq.n	800399e <TIM_Base_SetConfig+0x82>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a24      	ldr	r2, [pc, #144]	@ (8003a1c <TIM_Base_SetConfig+0x100>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d007      	beq.n	800399e <TIM_Base_SetConfig+0x82>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a23      	ldr	r2, [pc, #140]	@ (8003a20 <TIM_Base_SetConfig+0x104>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d003      	beq.n	800399e <TIM_Base_SetConfig+0x82>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a22      	ldr	r2, [pc, #136]	@ (8003a24 <TIM_Base_SetConfig+0x108>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d108      	bne.n	80039b0 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003a14 <TIM_Base_SetConfig+0xf8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d003      	beq.n	80039e4 <TIM_Base_SetConfig+0xc8>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a0e      	ldr	r2, [pc, #56]	@ (8003a18 <TIM_Base_SetConfig+0xfc>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d103      	bne.n	80039ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	691a      	ldr	r2, [r3, #16]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d005      	beq.n	8003a0a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f023 0201 	bic.w	r2, r3, #1
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	611a      	str	r2, [r3, #16]
  }
}
 8003a0a:	bf00      	nop
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr
 8003a14:	40012c00 	.word	0x40012c00
 8003a18:	40013400 	.word	0x40013400
 8003a1c:	40000400 	.word	0x40000400
 8003a20:	40000800 	.word	0x40000800
 8003a24:	40000c00 	.word	0x40000c00

08003a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b087      	sub	sp, #28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	f023 0201 	bic.w	r2, r3, #1
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f023 030a 	bic.w	r3, r3, #10
 8003a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	621a      	str	r2, [r3, #32]
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bc80      	pop	{r7}
 8003a82:	4770      	bx	lr

08003a84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b087      	sub	sp, #28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	f023 0210 	bic.w	r2, r3, #16
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003aae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	031b      	lsls	r3, r3, #12
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ac0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	621a      	str	r2, [r3, #32]
}
 8003ad8:	bf00      	nop
 8003ada:	371c      	adds	r7, #28
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bc80      	pop	{r7}
 8003ae0:	4770      	bx	lr

08003ae2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b085      	sub	sp, #20
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003af8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f043 0307 	orr.w	r3, r3, #7
 8003b04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	609a      	str	r2, [r3, #8]
}
 8003b0c:	bf00      	nop
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr

08003b16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b087      	sub	sp, #28
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	60f8      	str	r0, [r7, #12]
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	607a      	str	r2, [r7, #4]
 8003b22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	021a      	lsls	r2, r3, #8
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	609a      	str	r2, [r3, #8]
}
 8003b4a:	bf00      	nop
 8003b4c:	371c      	adds	r7, #28
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr

08003b54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e050      	b.n	8003c0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2202      	movs	r2, #2
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a1b      	ldr	r2, [pc, #108]	@ (8003c18 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d018      	beq.n	8003be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a19      	ldr	r2, [pc, #100]	@ (8003c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d013      	beq.n	8003be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bc2:	d00e      	beq.n	8003be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a15      	ldr	r2, [pc, #84]	@ (8003c20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d009      	beq.n	8003be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a14      	ldr	r2, [pc, #80]	@ (8003c24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d004      	beq.n	8003be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a12      	ldr	r2, [pc, #72]	@ (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d10c      	bne.n	8003bfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003be8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3714      	adds	r7, #20
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr
 8003c18:	40012c00 	.word	0x40012c00
 8003c1c:	40013400 	.word	0x40013400
 8003c20:	40000400 	.word	0x40000400
 8003c24:	40000800 	.word	0x40000800
 8003c28:	40000c00 	.word	0x40000c00

08003c2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr

08003c3e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bc80      	pop	{r7}
 8003c4e:	4770      	bx	lr

08003c50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e042      	b.n	8003ce8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d106      	bne.n	8003c7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7fe faa0 	bl	80021bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2224      	movs	r2, #36	@ 0x24
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68da      	ldr	r2, [r3, #12]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 fdc1 	bl	800481c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	691a      	ldr	r2, [r3, #16]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ca8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695a      	ldr	r2, [r3, #20]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003cb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b08a      	sub	sp, #40	@ 0x28
 8003cf4:	af02      	add	r7, sp, #8
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	603b      	str	r3, [r7, #0]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d00:	2300      	movs	r3, #0
 8003d02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	d175      	bne.n	8003dfc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <HAL_UART_Transmit+0x2c>
 8003d16:	88fb      	ldrh	r3, [r7, #6]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e06e      	b.n	8003dfe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2221      	movs	r2, #33	@ 0x21
 8003d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d2e:	f7fe fb17 	bl	8002360 <HAL_GetTick>
 8003d32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	88fa      	ldrh	r2, [r7, #6]
 8003d38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	88fa      	ldrh	r2, [r7, #6]
 8003d3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d48:	d108      	bne.n	8003d5c <HAL_UART_Transmit+0x6c>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d104      	bne.n	8003d5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	61bb      	str	r3, [r7, #24]
 8003d5a:	e003      	b.n	8003d64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d60:	2300      	movs	r3, #0
 8003d62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d64:	e02e      	b.n	8003dc4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2180      	movs	r1, #128	@ 0x80
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 fb25 	bl	80043c0 <UART_WaitOnFlagUntilTimeout>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d005      	beq.n	8003d88 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e03a      	b.n	8003dfe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	3302      	adds	r3, #2
 8003da2:	61bb      	str	r3, [r7, #24]
 8003da4:	e007      	b.n	8003db6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	781a      	ldrb	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	3301      	adds	r3, #1
 8003db4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1cb      	bne.n	8003d66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2140      	movs	r1, #64	@ 0x40
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 faf1 	bl	80043c0 <UART_WaitOnFlagUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e006      	b.n	8003dfe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e000      	b.n	8003dfe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003dfc:	2302      	movs	r3, #2
  }
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3720      	adds	r7, #32
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b084      	sub	sp, #16
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	4613      	mov	r3, r2
 8003e12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d112      	bne.n	8003e46 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d002      	beq.n	8003e2c <HAL_UART_Receive_IT+0x26>
 8003e26:	88fb      	ldrh	r3, [r7, #6]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e00b      	b.n	8003e48 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e36:	88fb      	ldrh	r3, [r7, #6]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	68b9      	ldr	r1, [r7, #8]
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 fb18 	bl	8004472 <UART_Start_Receive_IT>
 8003e42:	4603      	mov	r3, r0
 8003e44:	e000      	b.n	8003e48 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e46:	2302      	movs	r3, #2
  }
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b0ba      	sub	sp, #232	@ 0xe8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e76:	2300      	movs	r3, #0
 8003e78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10f      	bne.n	8003eb6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e9a:	f003 0320 	and.w	r3, r3, #32
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d009      	beq.n	8003eb6 <HAL_UART_IRQHandler+0x66>
 8003ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ea6:	f003 0320 	and.w	r3, r3, #32
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d003      	beq.n	8003eb6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 fbf5 	bl	800469e <UART_Receive_IT>
      return;
 8003eb4:	e25b      	b.n	800436e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003eb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 80de 	beq.w	800407c <HAL_UART_IRQHandler+0x22c>
 8003ec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d106      	bne.n	8003eda <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ed0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 80d1 	beq.w	800407c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00b      	beq.n	8003efe <HAL_UART_IRQHandler+0xae>
 8003ee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ef6:	f043 0201 	orr.w	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00b      	beq.n	8003f22 <HAL_UART_IRQHandler+0xd2>
 8003f0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1a:	f043 0202 	orr.w	r2, r3, #2
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00b      	beq.n	8003f46 <HAL_UART_IRQHandler+0xf6>
 8003f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f3e:	f043 0204 	orr.w	r2, r3, #4
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d011      	beq.n	8003f76 <HAL_UART_IRQHandler+0x126>
 8003f52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d105      	bne.n	8003f6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6e:	f043 0208 	orr.w	r2, r3, #8
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 81f2 	beq.w	8004364 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f84:	f003 0320 	and.w	r3, r3, #32
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d008      	beq.n	8003f9e <HAL_UART_IRQHandler+0x14e>
 8003f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f90:	f003 0320 	and.w	r3, r3, #32
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 fb80 	bl	800469e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	bf14      	ite	ne
 8003fac:	2301      	movne	r3, #1
 8003fae:	2300      	moveq	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fba:	f003 0308 	and.w	r3, r3, #8
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d103      	bne.n	8003fca <HAL_UART_IRQHandler+0x17a>
 8003fc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d04f      	beq.n	800406a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 fa8a 	bl	80044e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d041      	beq.n	8004062 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	3314      	adds	r3, #20
 8003fe4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003fec:	e853 3f00 	ldrex	r3, [r3]
 8003ff0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003ff4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ff8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ffc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	3314      	adds	r3, #20
 8004006:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800400a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800400e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004012:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004016:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800401a:	e841 2300 	strex	r3, r2, [r1]
 800401e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004022:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1d9      	bne.n	8003fde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800402e:	2b00      	cmp	r3, #0
 8004030:	d013      	beq.n	800405a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004036:	4a7e      	ldr	r2, [pc, #504]	@ (8004230 <HAL_UART_IRQHandler+0x3e0>)
 8004038:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403e:	4618      	mov	r0, r3
 8004040:	f7fe fb04 	bl	800264c <HAL_DMA_Abort_IT>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d016      	beq.n	8004078 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004054:	4610      	mov	r0, r2
 8004056:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004058:	e00e      	b.n	8004078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f99c 	bl	8004398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004060:	e00a      	b.n	8004078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f998 	bl	8004398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004068:	e006      	b.n	8004078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f994 	bl	8004398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004076:	e175      	b.n	8004364 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004078:	bf00      	nop
    return;
 800407a:	e173      	b.n	8004364 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004080:	2b01      	cmp	r3, #1
 8004082:	f040 814f 	bne.w	8004324 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800408a:	f003 0310 	and.w	r3, r3, #16
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 8148 	beq.w	8004324 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004098:	f003 0310 	and.w	r3, r3, #16
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 8141 	beq.w	8004324 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040a2:	2300      	movs	r3, #0
 80040a4:	60bb      	str	r3, [r7, #8]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60bb      	str	r3, [r7, #8]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	60bb      	str	r3, [r7, #8]
 80040b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f000 80b6 	beq.w	8004234 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80040d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 8145 	beq.w	8004368 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80040e6:	429a      	cmp	r2, r3
 80040e8:	f080 813e 	bcs.w	8004368 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80040f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	f000 8088 	beq.w	8004210 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	330c      	adds	r3, #12
 8004106:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800410e:	e853 3f00 	ldrex	r3, [r3]
 8004112:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004116:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800411a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800411e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	330c      	adds	r3, #12
 8004128:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800412c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004130:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004134:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004138:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800413c:	e841 2300 	strex	r3, r2, [r1]
 8004140:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004144:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1d9      	bne.n	8004100 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	3314      	adds	r3, #20
 8004152:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004154:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004156:	e853 3f00 	ldrex	r3, [r3]
 800415a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800415c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800415e:	f023 0301 	bic.w	r3, r3, #1
 8004162:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	3314      	adds	r3, #20
 800416c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004170:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004174:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004176:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004178:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800417c:	e841 2300 	strex	r3, r2, [r1]
 8004180:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004182:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1e1      	bne.n	800414c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	3314      	adds	r3, #20
 800418e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004190:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004192:	e853 3f00 	ldrex	r3, [r3]
 8004196:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004198:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800419a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800419e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3314      	adds	r3, #20
 80041a8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80041ac:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041ae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80041b2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80041b4:	e841 2300 	strex	r3, r2, [r1]
 80041b8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80041ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1e3      	bne.n	8004188 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	330c      	adds	r3, #12
 80041d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041d8:	e853 3f00 	ldrex	r3, [r3]
 80041dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80041de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041e0:	f023 0310 	bic.w	r3, r3, #16
 80041e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	330c      	adds	r3, #12
 80041ee:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80041f2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80041f4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80041fa:	e841 2300 	strex	r3, r2, [r1]
 80041fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004200:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1e3      	bne.n	80041ce <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800420a:	4618      	mov	r0, r3
 800420c:	f7fe f9e3 	bl	80025d6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800421e:	b29b      	uxth	r3, r3
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	b29b      	uxth	r3, r3
 8004224:	4619      	mov	r1, r3
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f8bf 	bl	80043aa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800422c:	e09c      	b.n	8004368 <HAL_UART_IRQHandler+0x518>
 800422e:	bf00      	nop
 8004230:	080045a9 	.word	0x080045a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800423c:	b29b      	uxth	r3, r3
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004248:	b29b      	uxth	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	f000 808e 	beq.w	800436c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004250:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 8089 	beq.w	800436c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	330c      	adds	r3, #12
 8004260:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004264:	e853 3f00 	ldrex	r3, [r3]
 8004268:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800426a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800426c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004270:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	330c      	adds	r3, #12
 800427a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800427e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004280:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004282:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004284:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004286:	e841 2300 	strex	r3, r2, [r1]
 800428a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800428c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1e3      	bne.n	800425a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	3314      	adds	r3, #20
 8004298:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429c:	e853 3f00 	ldrex	r3, [r3]
 80042a0:	623b      	str	r3, [r7, #32]
   return(result);
 80042a2:	6a3b      	ldr	r3, [r7, #32]
 80042a4:	f023 0301 	bic.w	r3, r3, #1
 80042a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3314      	adds	r3, #20
 80042b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80042b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80042b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042be:	e841 2300 	strex	r3, r2, [r1]
 80042c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1e3      	bne.n	8004292 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2220      	movs	r2, #32
 80042ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	330c      	adds	r3, #12
 80042de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	e853 3f00 	ldrex	r3, [r3]
 80042e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f023 0310 	bic.w	r3, r3, #16
 80042ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	330c      	adds	r3, #12
 80042f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80042fc:	61fa      	str	r2, [r7, #28]
 80042fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004300:	69b9      	ldr	r1, [r7, #24]
 8004302:	69fa      	ldr	r2, [r7, #28]
 8004304:	e841 2300 	strex	r3, r2, [r1]
 8004308:	617b      	str	r3, [r7, #20]
   return(result);
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1e3      	bne.n	80042d8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2202      	movs	r2, #2
 8004314:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004316:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800431a:	4619      	mov	r1, r3
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f844 	bl	80043aa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004322:	e023      	b.n	800436c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800432c:	2b00      	cmp	r3, #0
 800432e:	d009      	beq.n	8004344 <HAL_UART_IRQHandler+0x4f4>
 8004330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004338:	2b00      	cmp	r3, #0
 800433a:	d003      	beq.n	8004344 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f000 f947 	bl	80045d0 <UART_Transmit_IT>
    return;
 8004342:	e014      	b.n	800436e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00e      	beq.n	800436e <HAL_UART_IRQHandler+0x51e>
 8004350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004358:	2b00      	cmp	r3, #0
 800435a:	d008      	beq.n	800436e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 f986 	bl	800466e <UART_EndTransmit_IT>
    return;
 8004362:	e004      	b.n	800436e <HAL_UART_IRQHandler+0x51e>
    return;
 8004364:	bf00      	nop
 8004366:	e002      	b.n	800436e <HAL_UART_IRQHandler+0x51e>
      return;
 8004368:	bf00      	nop
 800436a:	e000      	b.n	800436e <HAL_UART_IRQHandler+0x51e>
      return;
 800436c:	bf00      	nop
  }
}
 800436e:	37e8      	adds	r7, #232	@ 0xe8
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr

08004386 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr

08004398 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr

080043aa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b083      	sub	sp, #12
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	460b      	mov	r3, r1
 80043b4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bc80      	pop	{r7}
 80043be:	4770      	bx	lr

080043c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	603b      	str	r3, [r7, #0]
 80043cc:	4613      	mov	r3, r2
 80043ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043d0:	e03b      	b.n	800444a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d8:	d037      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043da:	f7fd ffc1 	bl	8002360 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	6a3a      	ldr	r2, [r7, #32]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d302      	bcc.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e03a      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f003 0304 	and.w	r3, r3, #4
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d023      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b80      	cmp	r3, #128	@ 0x80
 8004406:	d020      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b40      	cmp	r3, #64	@ 0x40
 800440c:	d01d      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0308 	and.w	r3, r3, #8
 8004418:	2b08      	cmp	r3, #8
 800441a:	d116      	bne.n	800444a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800441c:	2300      	movs	r3, #0
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 f856 	bl	80044e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2208      	movs	r2, #8
 800443c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e00f      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4013      	ands	r3, r2
 8004454:	68ba      	ldr	r2, [r7, #8]
 8004456:	429a      	cmp	r2, r3
 8004458:	bf0c      	ite	eq
 800445a:	2301      	moveq	r3, #1
 800445c:	2300      	movne	r3, #0
 800445e:	b2db      	uxtb	r3, r3
 8004460:	461a      	mov	r2, r3
 8004462:	79fb      	ldrb	r3, [r7, #7]
 8004464:	429a      	cmp	r2, r3
 8004466:	d0b4      	beq.n	80043d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004472:	b480      	push	{r7}
 8004474:	b085      	sub	sp, #20
 8004476:	af00      	add	r7, sp, #0
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	4613      	mov	r3, r2
 800447e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	88fa      	ldrh	r2, [r7, #6]
 800448a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	88fa      	ldrh	r2, [r7, #6]
 8004490:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2222      	movs	r2, #34	@ 0x22
 800449c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d007      	beq.n	80044b8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044b6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695a      	ldr	r2, [r3, #20]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0201 	orr.w	r2, r2, #1
 80044c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f042 0220 	orr.w	r2, r2, #32
 80044d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3714      	adds	r7, #20
 80044de:	46bd      	mov	sp, r7
 80044e0:	bc80      	pop	{r7}
 80044e2:	4770      	bx	lr

080044e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b095      	sub	sp, #84	@ 0x54
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	330c      	adds	r3, #12
 80044f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044f6:	e853 3f00 	ldrex	r3, [r3]
 80044fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	330c      	adds	r3, #12
 800450a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800450c:	643a      	str	r2, [r7, #64]	@ 0x40
 800450e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004510:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004512:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004514:	e841 2300 	strex	r3, r2, [r1]
 8004518:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800451a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1e5      	bne.n	80044ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	3314      	adds	r3, #20
 8004526:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	e853 3f00 	ldrex	r3, [r3]
 800452e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	f023 0301 	bic.w	r3, r3, #1
 8004536:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	3314      	adds	r3, #20
 800453e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004540:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004542:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004544:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004546:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004548:	e841 2300 	strex	r3, r2, [r1]
 800454c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800454e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1e5      	bne.n	8004520 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004558:	2b01      	cmp	r3, #1
 800455a:	d119      	bne.n	8004590 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	330c      	adds	r3, #12
 8004562:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	e853 3f00 	ldrex	r3, [r3]
 800456a:	60bb      	str	r3, [r7, #8]
   return(result);
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f023 0310 	bic.w	r3, r3, #16
 8004572:	647b      	str	r3, [r7, #68]	@ 0x44
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	330c      	adds	r3, #12
 800457a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800457c:	61ba      	str	r2, [r7, #24]
 800457e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004580:	6979      	ldr	r1, [r7, #20]
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	e841 2300 	strex	r3, r2, [r1]
 8004588:	613b      	str	r3, [r7, #16]
   return(result);
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1e5      	bne.n	800455c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2220      	movs	r2, #32
 8004594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800459e:	bf00      	nop
 80045a0:	3754      	adds	r7, #84	@ 0x54
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr

080045a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f7ff fee8 	bl	8004398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045c8:	bf00      	nop
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b21      	cmp	r3, #33	@ 0x21
 80045e2:	d13e      	bne.n	8004662 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ec:	d114      	bne.n	8004618 <UART_Transmit_IT+0x48>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d110      	bne.n	8004618 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	881b      	ldrh	r3, [r3, #0]
 8004600:	461a      	mov	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800460a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a1b      	ldr	r3, [r3, #32]
 8004610:	1c9a      	adds	r2, r3, #2
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	621a      	str	r2, [r3, #32]
 8004616:	e008      	b.n	800462a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	1c59      	adds	r1, r3, #1
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6211      	str	r1, [r2, #32]
 8004622:	781a      	ldrb	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800462e:	b29b      	uxth	r3, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	b29b      	uxth	r3, r3
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	4619      	mov	r1, r3
 8004638:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10f      	bne.n	800465e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800464c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800465c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800465e:	2300      	movs	r3, #0
 8004660:	e000      	b.n	8004664 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004662:	2302      	movs	r3, #2
  }
}
 8004664:	4618      	mov	r0, r3
 8004666:	3714      	adds	r7, #20
 8004668:	46bd      	mov	sp, r7
 800466a:	bc80      	pop	{r7}
 800466c:	4770      	bx	lr

0800466e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b082      	sub	sp, #8
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004684:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7ff fe70 	bl	8004374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b08c      	sub	sp, #48	@ 0x30
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b22      	cmp	r3, #34	@ 0x22
 80046b0:	f040 80ae 	bne.w	8004810 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046bc:	d117      	bne.n	80046ee <UART_Receive_IT+0x50>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d113      	bne.n	80046ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046dc:	b29a      	uxth	r2, r3
 80046de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e6:	1c9a      	adds	r2, r3, #2
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80046ec:	e026      	b.n	800473c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80046f4:	2300      	movs	r3, #0
 80046f6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004700:	d007      	beq.n	8004712 <UART_Receive_IT+0x74>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10a      	bne.n	8004720 <UART_Receive_IT+0x82>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d106      	bne.n	8004720 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	b2da      	uxtb	r2, r3
 800471a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800471c:	701a      	strb	r2, [r3, #0]
 800471e:	e008      	b.n	8004732 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	b2db      	uxtb	r3, r3
 8004728:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800472c:	b2da      	uxtb	r2, r3
 800472e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004730:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004736:	1c5a      	adds	r2, r3, #1
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004740:	b29b      	uxth	r3, r3
 8004742:	3b01      	subs	r3, #1
 8004744:	b29b      	uxth	r3, r3
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	4619      	mov	r1, r3
 800474a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800474c:	2b00      	cmp	r3, #0
 800474e:	d15d      	bne.n	800480c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f022 0220 	bic.w	r2, r2, #32
 800475e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800476e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695a      	ldr	r2, [r3, #20]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0201 	bic.w	r2, r2, #1
 800477e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2220      	movs	r2, #32
 8004784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004792:	2b01      	cmp	r3, #1
 8004794:	d135      	bne.n	8004802 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	330c      	adds	r3, #12
 80047a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	e853 3f00 	ldrex	r3, [r3]
 80047aa:	613b      	str	r3, [r7, #16]
   return(result);
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f023 0310 	bic.w	r3, r3, #16
 80047b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	330c      	adds	r3, #12
 80047ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047bc:	623a      	str	r2, [r7, #32]
 80047be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c0:	69f9      	ldr	r1, [r7, #28]
 80047c2:	6a3a      	ldr	r2, [r7, #32]
 80047c4:	e841 2300 	strex	r3, r2, [r1]
 80047c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1e5      	bne.n	800479c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0310 	and.w	r3, r3, #16
 80047da:	2b10      	cmp	r3, #16
 80047dc:	d10a      	bne.n	80047f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047de:	2300      	movs	r3, #0
 80047e0:	60fb      	str	r3, [r7, #12]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	60fb      	str	r3, [r7, #12]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047f8:	4619      	mov	r1, r3
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7ff fdd5 	bl	80043aa <HAL_UARTEx_RxEventCallback>
 8004800:	e002      	b.n	8004808 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7ff fdbf 	bl	8004386 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	e002      	b.n	8004812 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800480c:	2300      	movs	r3, #0
 800480e:	e000      	b.n	8004812 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004810:	2302      	movs	r3, #2
  }
}
 8004812:	4618      	mov	r0, r3
 8004814:	3730      	adds	r7, #48	@ 0x30
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
	...

0800481c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	430a      	orrs	r2, r1
 8004838:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	689a      	ldr	r2, [r3, #8]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	4313      	orrs	r3, r2
 800484a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004856:	f023 030c 	bic.w	r3, r3, #12
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	6812      	ldr	r2, [r2, #0]
 800485e:	68b9      	ldr	r1, [r7, #8]
 8004860:	430b      	orrs	r3, r1
 8004862:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	699a      	ldr	r2, [r3, #24]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a2c      	ldr	r2, [pc, #176]	@ (8004930 <UART_SetConfig+0x114>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d103      	bne.n	800488c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004884:	f7fe fd8c 	bl	80033a0 <HAL_RCC_GetPCLK2Freq>
 8004888:	60f8      	str	r0, [r7, #12]
 800488a:	e002      	b.n	8004892 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800488c:	f7fe fd74 	bl	8003378 <HAL_RCC_GetPCLK1Freq>
 8004890:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	4613      	mov	r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4413      	add	r3, r2
 800489a:	009a      	lsls	r2, r3, #2
 800489c:	441a      	add	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a8:	4a22      	ldr	r2, [pc, #136]	@ (8004934 <UART_SetConfig+0x118>)
 80048aa:	fba2 2303 	umull	r2, r3, r2, r3
 80048ae:	095b      	lsrs	r3, r3, #5
 80048b0:	0119      	lsls	r1, r3, #4
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4613      	mov	r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	4413      	add	r3, r2
 80048ba:	009a      	lsls	r2, r3, #2
 80048bc:	441a      	add	r2, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80048c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004934 <UART_SetConfig+0x118>)
 80048ca:	fba3 0302 	umull	r0, r3, r3, r2
 80048ce:	095b      	lsrs	r3, r3, #5
 80048d0:	2064      	movs	r0, #100	@ 0x64
 80048d2:	fb00 f303 	mul.w	r3, r0, r3
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	011b      	lsls	r3, r3, #4
 80048da:	3332      	adds	r3, #50	@ 0x32
 80048dc:	4a15      	ldr	r2, [pc, #84]	@ (8004934 <UART_SetConfig+0x118>)
 80048de:	fba2 2303 	umull	r2, r3, r2, r3
 80048e2:	095b      	lsrs	r3, r3, #5
 80048e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048e8:	4419      	add	r1, r3
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	009a      	lsls	r2, r3, #2
 80048f4:	441a      	add	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004900:	4b0c      	ldr	r3, [pc, #48]	@ (8004934 <UART_SetConfig+0x118>)
 8004902:	fba3 0302 	umull	r0, r3, r3, r2
 8004906:	095b      	lsrs	r3, r3, #5
 8004908:	2064      	movs	r0, #100	@ 0x64
 800490a:	fb00 f303 	mul.w	r3, r0, r3
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	3332      	adds	r3, #50	@ 0x32
 8004914:	4a07      	ldr	r2, [pc, #28]	@ (8004934 <UART_SetConfig+0x118>)
 8004916:	fba2 2303 	umull	r2, r3, r2, r3
 800491a:	095b      	lsrs	r3, r3, #5
 800491c:	f003 020f 	and.w	r2, r3, #15
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	440a      	add	r2, r1
 8004926:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004928:	bf00      	nop
 800492a:	3710      	adds	r7, #16
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	40013800 	.word	0x40013800
 8004934:	51eb851f 	.word	0x51eb851f

08004938 <__cvt>:
 8004938:	2b00      	cmp	r3, #0
 800493a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800493e:	461d      	mov	r5, r3
 8004940:	bfbb      	ittet	lt
 8004942:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004946:	461d      	movlt	r5, r3
 8004948:	2300      	movge	r3, #0
 800494a:	232d      	movlt	r3, #45	@ 0x2d
 800494c:	b088      	sub	sp, #32
 800494e:	4614      	mov	r4, r2
 8004950:	bfb8      	it	lt
 8004952:	4614      	movlt	r4, r2
 8004954:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004956:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004958:	7013      	strb	r3, [r2, #0]
 800495a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800495c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004960:	f023 0820 	bic.w	r8, r3, #32
 8004964:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004968:	d005      	beq.n	8004976 <__cvt+0x3e>
 800496a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800496e:	d100      	bne.n	8004972 <__cvt+0x3a>
 8004970:	3601      	adds	r6, #1
 8004972:	2302      	movs	r3, #2
 8004974:	e000      	b.n	8004978 <__cvt+0x40>
 8004976:	2303      	movs	r3, #3
 8004978:	aa07      	add	r2, sp, #28
 800497a:	9204      	str	r2, [sp, #16]
 800497c:	aa06      	add	r2, sp, #24
 800497e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004982:	e9cd 3600 	strd	r3, r6, [sp]
 8004986:	4622      	mov	r2, r4
 8004988:	462b      	mov	r3, r5
 800498a:	f001 f8b1 	bl	8005af0 <_dtoa_r>
 800498e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004992:	4607      	mov	r7, r0
 8004994:	d119      	bne.n	80049ca <__cvt+0x92>
 8004996:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004998:	07db      	lsls	r3, r3, #31
 800499a:	d50e      	bpl.n	80049ba <__cvt+0x82>
 800499c:	eb00 0906 	add.w	r9, r0, r6
 80049a0:	2200      	movs	r2, #0
 80049a2:	2300      	movs	r3, #0
 80049a4:	4620      	mov	r0, r4
 80049a6:	4629      	mov	r1, r5
 80049a8:	f7fc f86a 	bl	8000a80 <__aeabi_dcmpeq>
 80049ac:	b108      	cbz	r0, 80049b2 <__cvt+0x7a>
 80049ae:	f8cd 901c 	str.w	r9, [sp, #28]
 80049b2:	2230      	movs	r2, #48	@ 0x30
 80049b4:	9b07      	ldr	r3, [sp, #28]
 80049b6:	454b      	cmp	r3, r9
 80049b8:	d31e      	bcc.n	80049f8 <__cvt+0xc0>
 80049ba:	4638      	mov	r0, r7
 80049bc:	9b07      	ldr	r3, [sp, #28]
 80049be:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80049c0:	1bdb      	subs	r3, r3, r7
 80049c2:	6013      	str	r3, [r2, #0]
 80049c4:	b008      	add	sp, #32
 80049c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049ce:	eb00 0906 	add.w	r9, r0, r6
 80049d2:	d1e5      	bne.n	80049a0 <__cvt+0x68>
 80049d4:	7803      	ldrb	r3, [r0, #0]
 80049d6:	2b30      	cmp	r3, #48	@ 0x30
 80049d8:	d10a      	bne.n	80049f0 <__cvt+0xb8>
 80049da:	2200      	movs	r2, #0
 80049dc:	2300      	movs	r3, #0
 80049de:	4620      	mov	r0, r4
 80049e0:	4629      	mov	r1, r5
 80049e2:	f7fc f84d 	bl	8000a80 <__aeabi_dcmpeq>
 80049e6:	b918      	cbnz	r0, 80049f0 <__cvt+0xb8>
 80049e8:	f1c6 0601 	rsb	r6, r6, #1
 80049ec:	f8ca 6000 	str.w	r6, [sl]
 80049f0:	f8da 3000 	ldr.w	r3, [sl]
 80049f4:	4499      	add	r9, r3
 80049f6:	e7d3      	b.n	80049a0 <__cvt+0x68>
 80049f8:	1c59      	adds	r1, r3, #1
 80049fa:	9107      	str	r1, [sp, #28]
 80049fc:	701a      	strb	r2, [r3, #0]
 80049fe:	e7d9      	b.n	80049b4 <__cvt+0x7c>

08004a00 <__exponent>:
 8004a00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a02:	2900      	cmp	r1, #0
 8004a04:	bfb6      	itet	lt
 8004a06:	232d      	movlt	r3, #45	@ 0x2d
 8004a08:	232b      	movge	r3, #43	@ 0x2b
 8004a0a:	4249      	neglt	r1, r1
 8004a0c:	2909      	cmp	r1, #9
 8004a0e:	7002      	strb	r2, [r0, #0]
 8004a10:	7043      	strb	r3, [r0, #1]
 8004a12:	dd29      	ble.n	8004a68 <__exponent+0x68>
 8004a14:	f10d 0307 	add.w	r3, sp, #7
 8004a18:	461d      	mov	r5, r3
 8004a1a:	270a      	movs	r7, #10
 8004a1c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a20:	461a      	mov	r2, r3
 8004a22:	fb07 1416 	mls	r4, r7, r6, r1
 8004a26:	3430      	adds	r4, #48	@ 0x30
 8004a28:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a2c:	460c      	mov	r4, r1
 8004a2e:	2c63      	cmp	r4, #99	@ 0x63
 8004a30:	4631      	mov	r1, r6
 8004a32:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a36:	dcf1      	bgt.n	8004a1c <__exponent+0x1c>
 8004a38:	3130      	adds	r1, #48	@ 0x30
 8004a3a:	1e94      	subs	r4, r2, #2
 8004a3c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a40:	4623      	mov	r3, r4
 8004a42:	1c41      	adds	r1, r0, #1
 8004a44:	42ab      	cmp	r3, r5
 8004a46:	d30a      	bcc.n	8004a5e <__exponent+0x5e>
 8004a48:	f10d 0309 	add.w	r3, sp, #9
 8004a4c:	1a9b      	subs	r3, r3, r2
 8004a4e:	42ac      	cmp	r4, r5
 8004a50:	bf88      	it	hi
 8004a52:	2300      	movhi	r3, #0
 8004a54:	3302      	adds	r3, #2
 8004a56:	4403      	add	r3, r0
 8004a58:	1a18      	subs	r0, r3, r0
 8004a5a:	b003      	add	sp, #12
 8004a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a5e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a62:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a66:	e7ed      	b.n	8004a44 <__exponent+0x44>
 8004a68:	2330      	movs	r3, #48	@ 0x30
 8004a6a:	3130      	adds	r1, #48	@ 0x30
 8004a6c:	7083      	strb	r3, [r0, #2]
 8004a6e:	70c1      	strb	r1, [r0, #3]
 8004a70:	1d03      	adds	r3, r0, #4
 8004a72:	e7f1      	b.n	8004a58 <__exponent+0x58>

08004a74 <_printf_float>:
 8004a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a78:	b091      	sub	sp, #68	@ 0x44
 8004a7a:	460c      	mov	r4, r1
 8004a7c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004a80:	4616      	mov	r6, r2
 8004a82:	461f      	mov	r7, r3
 8004a84:	4605      	mov	r5, r0
 8004a86:	f000 ff19 	bl	80058bc <_localeconv_r>
 8004a8a:	6803      	ldr	r3, [r0, #0]
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	9308      	str	r3, [sp, #32]
 8004a90:	f7fb fbca 	bl	8000228 <strlen>
 8004a94:	2300      	movs	r3, #0
 8004a96:	930e      	str	r3, [sp, #56]	@ 0x38
 8004a98:	f8d8 3000 	ldr.w	r3, [r8]
 8004a9c:	9009      	str	r0, [sp, #36]	@ 0x24
 8004a9e:	3307      	adds	r3, #7
 8004aa0:	f023 0307 	bic.w	r3, r3, #7
 8004aa4:	f103 0208 	add.w	r2, r3, #8
 8004aa8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004aac:	f8d4 b000 	ldr.w	fp, [r4]
 8004ab0:	f8c8 2000 	str.w	r2, [r8]
 8004ab4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ab8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004abc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004abe:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004aca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ace:	4b9c      	ldr	r3, [pc, #624]	@ (8004d40 <_printf_float+0x2cc>)
 8004ad0:	f7fc f808 	bl	8000ae4 <__aeabi_dcmpun>
 8004ad4:	bb70      	cbnz	r0, 8004b34 <_printf_float+0xc0>
 8004ad6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004ada:	f04f 32ff 	mov.w	r2, #4294967295
 8004ade:	4b98      	ldr	r3, [pc, #608]	@ (8004d40 <_printf_float+0x2cc>)
 8004ae0:	f7fb ffe2 	bl	8000aa8 <__aeabi_dcmple>
 8004ae4:	bb30      	cbnz	r0, 8004b34 <_printf_float+0xc0>
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	2300      	movs	r3, #0
 8004aea:	4640      	mov	r0, r8
 8004aec:	4649      	mov	r1, r9
 8004aee:	f7fb ffd1 	bl	8000a94 <__aeabi_dcmplt>
 8004af2:	b110      	cbz	r0, 8004afa <_printf_float+0x86>
 8004af4:	232d      	movs	r3, #45	@ 0x2d
 8004af6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004afa:	4a92      	ldr	r2, [pc, #584]	@ (8004d44 <_printf_float+0x2d0>)
 8004afc:	4b92      	ldr	r3, [pc, #584]	@ (8004d48 <_printf_float+0x2d4>)
 8004afe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b02:	bf8c      	ite	hi
 8004b04:	4690      	movhi	r8, r2
 8004b06:	4698      	movls	r8, r3
 8004b08:	2303      	movs	r3, #3
 8004b0a:	f04f 0900 	mov.w	r9, #0
 8004b0e:	6123      	str	r3, [r4, #16]
 8004b10:	f02b 0304 	bic.w	r3, fp, #4
 8004b14:	6023      	str	r3, [r4, #0]
 8004b16:	4633      	mov	r3, r6
 8004b18:	4621      	mov	r1, r4
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	9700      	str	r7, [sp, #0]
 8004b1e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004b20:	f000 f9d4 	bl	8004ecc <_printf_common>
 8004b24:	3001      	adds	r0, #1
 8004b26:	f040 8090 	bne.w	8004c4a <_printf_float+0x1d6>
 8004b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b2e:	b011      	add	sp, #68	@ 0x44
 8004b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b34:	4642      	mov	r2, r8
 8004b36:	464b      	mov	r3, r9
 8004b38:	4640      	mov	r0, r8
 8004b3a:	4649      	mov	r1, r9
 8004b3c:	f7fb ffd2 	bl	8000ae4 <__aeabi_dcmpun>
 8004b40:	b148      	cbz	r0, 8004b56 <_printf_float+0xe2>
 8004b42:	464b      	mov	r3, r9
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	bfb8      	it	lt
 8004b48:	232d      	movlt	r3, #45	@ 0x2d
 8004b4a:	4a80      	ldr	r2, [pc, #512]	@ (8004d4c <_printf_float+0x2d8>)
 8004b4c:	bfb8      	it	lt
 8004b4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b52:	4b7f      	ldr	r3, [pc, #508]	@ (8004d50 <_printf_float+0x2dc>)
 8004b54:	e7d3      	b.n	8004afe <_printf_float+0x8a>
 8004b56:	6863      	ldr	r3, [r4, #4]
 8004b58:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004b5c:	1c5a      	adds	r2, r3, #1
 8004b5e:	d13f      	bne.n	8004be0 <_printf_float+0x16c>
 8004b60:	2306      	movs	r3, #6
 8004b62:	6063      	str	r3, [r4, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004b6a:	6023      	str	r3, [r4, #0]
 8004b6c:	9206      	str	r2, [sp, #24]
 8004b6e:	aa0e      	add	r2, sp, #56	@ 0x38
 8004b70:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004b74:	aa0d      	add	r2, sp, #52	@ 0x34
 8004b76:	9203      	str	r2, [sp, #12]
 8004b78:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004b7c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004b80:	6863      	ldr	r3, [r4, #4]
 8004b82:	4642      	mov	r2, r8
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	4628      	mov	r0, r5
 8004b88:	464b      	mov	r3, r9
 8004b8a:	910a      	str	r1, [sp, #40]	@ 0x28
 8004b8c:	f7ff fed4 	bl	8004938 <__cvt>
 8004b90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004b92:	4680      	mov	r8, r0
 8004b94:	2947      	cmp	r1, #71	@ 0x47
 8004b96:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004b98:	d128      	bne.n	8004bec <_printf_float+0x178>
 8004b9a:	1cc8      	adds	r0, r1, #3
 8004b9c:	db02      	blt.n	8004ba4 <_printf_float+0x130>
 8004b9e:	6863      	ldr	r3, [r4, #4]
 8004ba0:	4299      	cmp	r1, r3
 8004ba2:	dd40      	ble.n	8004c26 <_printf_float+0x1b2>
 8004ba4:	f1aa 0a02 	sub.w	sl, sl, #2
 8004ba8:	fa5f fa8a 	uxtb.w	sl, sl
 8004bac:	4652      	mov	r2, sl
 8004bae:	3901      	subs	r1, #1
 8004bb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004bb4:	910d      	str	r1, [sp, #52]	@ 0x34
 8004bb6:	f7ff ff23 	bl	8004a00 <__exponent>
 8004bba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004bbc:	4681      	mov	r9, r0
 8004bbe:	1813      	adds	r3, r2, r0
 8004bc0:	2a01      	cmp	r2, #1
 8004bc2:	6123      	str	r3, [r4, #16]
 8004bc4:	dc02      	bgt.n	8004bcc <_printf_float+0x158>
 8004bc6:	6822      	ldr	r2, [r4, #0]
 8004bc8:	07d2      	lsls	r2, r2, #31
 8004bca:	d501      	bpl.n	8004bd0 <_printf_float+0x15c>
 8004bcc:	3301      	adds	r3, #1
 8004bce:	6123      	str	r3, [r4, #16]
 8004bd0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d09e      	beq.n	8004b16 <_printf_float+0xa2>
 8004bd8:	232d      	movs	r3, #45	@ 0x2d
 8004bda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bde:	e79a      	b.n	8004b16 <_printf_float+0xa2>
 8004be0:	2947      	cmp	r1, #71	@ 0x47
 8004be2:	d1bf      	bne.n	8004b64 <_printf_float+0xf0>
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1bd      	bne.n	8004b64 <_printf_float+0xf0>
 8004be8:	2301      	movs	r3, #1
 8004bea:	e7ba      	b.n	8004b62 <_printf_float+0xee>
 8004bec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bf0:	d9dc      	bls.n	8004bac <_printf_float+0x138>
 8004bf2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004bf6:	d118      	bne.n	8004c2a <_printf_float+0x1b6>
 8004bf8:	2900      	cmp	r1, #0
 8004bfa:	6863      	ldr	r3, [r4, #4]
 8004bfc:	dd0b      	ble.n	8004c16 <_printf_float+0x1a2>
 8004bfe:	6121      	str	r1, [r4, #16]
 8004c00:	b913      	cbnz	r3, 8004c08 <_printf_float+0x194>
 8004c02:	6822      	ldr	r2, [r4, #0]
 8004c04:	07d0      	lsls	r0, r2, #31
 8004c06:	d502      	bpl.n	8004c0e <_printf_float+0x19a>
 8004c08:	3301      	adds	r3, #1
 8004c0a:	440b      	add	r3, r1
 8004c0c:	6123      	str	r3, [r4, #16]
 8004c0e:	f04f 0900 	mov.w	r9, #0
 8004c12:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c14:	e7dc      	b.n	8004bd0 <_printf_float+0x15c>
 8004c16:	b913      	cbnz	r3, 8004c1e <_printf_float+0x1aa>
 8004c18:	6822      	ldr	r2, [r4, #0]
 8004c1a:	07d2      	lsls	r2, r2, #31
 8004c1c:	d501      	bpl.n	8004c22 <_printf_float+0x1ae>
 8004c1e:	3302      	adds	r3, #2
 8004c20:	e7f4      	b.n	8004c0c <_printf_float+0x198>
 8004c22:	2301      	movs	r3, #1
 8004c24:	e7f2      	b.n	8004c0c <_printf_float+0x198>
 8004c26:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004c2c:	4299      	cmp	r1, r3
 8004c2e:	db05      	blt.n	8004c3c <_printf_float+0x1c8>
 8004c30:	6823      	ldr	r3, [r4, #0]
 8004c32:	6121      	str	r1, [r4, #16]
 8004c34:	07d8      	lsls	r0, r3, #31
 8004c36:	d5ea      	bpl.n	8004c0e <_printf_float+0x19a>
 8004c38:	1c4b      	adds	r3, r1, #1
 8004c3a:	e7e7      	b.n	8004c0c <_printf_float+0x198>
 8004c3c:	2900      	cmp	r1, #0
 8004c3e:	bfcc      	ite	gt
 8004c40:	2201      	movgt	r2, #1
 8004c42:	f1c1 0202 	rsble	r2, r1, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	e7e0      	b.n	8004c0c <_printf_float+0x198>
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	055a      	lsls	r2, r3, #21
 8004c4e:	d407      	bmi.n	8004c60 <_printf_float+0x1ec>
 8004c50:	6923      	ldr	r3, [r4, #16]
 8004c52:	4642      	mov	r2, r8
 8004c54:	4631      	mov	r1, r6
 8004c56:	4628      	mov	r0, r5
 8004c58:	47b8      	blx	r7
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	d12b      	bne.n	8004cb6 <_printf_float+0x242>
 8004c5e:	e764      	b.n	8004b2a <_printf_float+0xb6>
 8004c60:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c64:	f240 80dc 	bls.w	8004e20 <_printf_float+0x3ac>
 8004c68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f7fb ff06 	bl	8000a80 <__aeabi_dcmpeq>
 8004c74:	2800      	cmp	r0, #0
 8004c76:	d033      	beq.n	8004ce0 <_printf_float+0x26c>
 8004c78:	2301      	movs	r3, #1
 8004c7a:	4631      	mov	r1, r6
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	4a35      	ldr	r2, [pc, #212]	@ (8004d54 <_printf_float+0x2e0>)
 8004c80:	47b8      	blx	r7
 8004c82:	3001      	adds	r0, #1
 8004c84:	f43f af51 	beq.w	8004b2a <_printf_float+0xb6>
 8004c88:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004c8c:	4543      	cmp	r3, r8
 8004c8e:	db02      	blt.n	8004c96 <_printf_float+0x222>
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	07d8      	lsls	r0, r3, #31
 8004c94:	d50f      	bpl.n	8004cb6 <_printf_float+0x242>
 8004c96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c9a:	4631      	mov	r1, r6
 8004c9c:	4628      	mov	r0, r5
 8004c9e:	47b8      	blx	r7
 8004ca0:	3001      	adds	r0, #1
 8004ca2:	f43f af42 	beq.w	8004b2a <_printf_float+0xb6>
 8004ca6:	f04f 0900 	mov.w	r9, #0
 8004caa:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cae:	f104 0a1a 	add.w	sl, r4, #26
 8004cb2:	45c8      	cmp	r8, r9
 8004cb4:	dc09      	bgt.n	8004cca <_printf_float+0x256>
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	079b      	lsls	r3, r3, #30
 8004cba:	f100 8102 	bmi.w	8004ec2 <_printf_float+0x44e>
 8004cbe:	68e0      	ldr	r0, [r4, #12]
 8004cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004cc2:	4298      	cmp	r0, r3
 8004cc4:	bfb8      	it	lt
 8004cc6:	4618      	movlt	r0, r3
 8004cc8:	e731      	b.n	8004b2e <_printf_float+0xba>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	4652      	mov	r2, sl
 8004cce:	4631      	mov	r1, r6
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	47b8      	blx	r7
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	f43f af28 	beq.w	8004b2a <_printf_float+0xb6>
 8004cda:	f109 0901 	add.w	r9, r9, #1
 8004cde:	e7e8      	b.n	8004cb2 <_printf_float+0x23e>
 8004ce0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	dc38      	bgt.n	8004d58 <_printf_float+0x2e4>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	4631      	mov	r1, r6
 8004cea:	4628      	mov	r0, r5
 8004cec:	4a19      	ldr	r2, [pc, #100]	@ (8004d54 <_printf_float+0x2e0>)
 8004cee:	47b8      	blx	r7
 8004cf0:	3001      	adds	r0, #1
 8004cf2:	f43f af1a 	beq.w	8004b2a <_printf_float+0xb6>
 8004cf6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004cfa:	ea59 0303 	orrs.w	r3, r9, r3
 8004cfe:	d102      	bne.n	8004d06 <_printf_float+0x292>
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	07d9      	lsls	r1, r3, #31
 8004d04:	d5d7      	bpl.n	8004cb6 <_printf_float+0x242>
 8004d06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d0a:	4631      	mov	r1, r6
 8004d0c:	4628      	mov	r0, r5
 8004d0e:	47b8      	blx	r7
 8004d10:	3001      	adds	r0, #1
 8004d12:	f43f af0a 	beq.w	8004b2a <_printf_float+0xb6>
 8004d16:	f04f 0a00 	mov.w	sl, #0
 8004d1a:	f104 0b1a 	add.w	fp, r4, #26
 8004d1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d20:	425b      	negs	r3, r3
 8004d22:	4553      	cmp	r3, sl
 8004d24:	dc01      	bgt.n	8004d2a <_printf_float+0x2b6>
 8004d26:	464b      	mov	r3, r9
 8004d28:	e793      	b.n	8004c52 <_printf_float+0x1de>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	465a      	mov	r2, fp
 8004d2e:	4631      	mov	r1, r6
 8004d30:	4628      	mov	r0, r5
 8004d32:	47b8      	blx	r7
 8004d34:	3001      	adds	r0, #1
 8004d36:	f43f aef8 	beq.w	8004b2a <_printf_float+0xb6>
 8004d3a:	f10a 0a01 	add.w	sl, sl, #1
 8004d3e:	e7ee      	b.n	8004d1e <_printf_float+0x2aa>
 8004d40:	7fefffff 	.word	0x7fefffff
 8004d44:	0800a8f6 	.word	0x0800a8f6
 8004d48:	0800a8f2 	.word	0x0800a8f2
 8004d4c:	0800a8fe 	.word	0x0800a8fe
 8004d50:	0800a8fa 	.word	0x0800a8fa
 8004d54:	0800aa38 	.word	0x0800aa38
 8004d58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d5a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004d5e:	4553      	cmp	r3, sl
 8004d60:	bfa8      	it	ge
 8004d62:	4653      	movge	r3, sl
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	4699      	mov	r9, r3
 8004d68:	dc36      	bgt.n	8004dd8 <_printf_float+0x364>
 8004d6a:	f04f 0b00 	mov.w	fp, #0
 8004d6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d72:	f104 021a 	add.w	r2, r4, #26
 8004d76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d78:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d7a:	eba3 0309 	sub.w	r3, r3, r9
 8004d7e:	455b      	cmp	r3, fp
 8004d80:	dc31      	bgt.n	8004de6 <_printf_float+0x372>
 8004d82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d84:	459a      	cmp	sl, r3
 8004d86:	dc3a      	bgt.n	8004dfe <_printf_float+0x38a>
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	07da      	lsls	r2, r3, #31
 8004d8c:	d437      	bmi.n	8004dfe <_printf_float+0x38a>
 8004d8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d90:	ebaa 0903 	sub.w	r9, sl, r3
 8004d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d96:	ebaa 0303 	sub.w	r3, sl, r3
 8004d9a:	4599      	cmp	r9, r3
 8004d9c:	bfa8      	it	ge
 8004d9e:	4699      	movge	r9, r3
 8004da0:	f1b9 0f00 	cmp.w	r9, #0
 8004da4:	dc33      	bgt.n	8004e0e <_printf_float+0x39a>
 8004da6:	f04f 0800 	mov.w	r8, #0
 8004daa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dae:	f104 0b1a 	add.w	fp, r4, #26
 8004db2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004db4:	ebaa 0303 	sub.w	r3, sl, r3
 8004db8:	eba3 0309 	sub.w	r3, r3, r9
 8004dbc:	4543      	cmp	r3, r8
 8004dbe:	f77f af7a 	ble.w	8004cb6 <_printf_float+0x242>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	465a      	mov	r2, fp
 8004dc6:	4631      	mov	r1, r6
 8004dc8:	4628      	mov	r0, r5
 8004dca:	47b8      	blx	r7
 8004dcc:	3001      	adds	r0, #1
 8004dce:	f43f aeac 	beq.w	8004b2a <_printf_float+0xb6>
 8004dd2:	f108 0801 	add.w	r8, r8, #1
 8004dd6:	e7ec      	b.n	8004db2 <_printf_float+0x33e>
 8004dd8:	4642      	mov	r2, r8
 8004dda:	4631      	mov	r1, r6
 8004ddc:	4628      	mov	r0, r5
 8004dde:	47b8      	blx	r7
 8004de0:	3001      	adds	r0, #1
 8004de2:	d1c2      	bne.n	8004d6a <_printf_float+0x2f6>
 8004de4:	e6a1      	b.n	8004b2a <_printf_float+0xb6>
 8004de6:	2301      	movs	r3, #1
 8004de8:	4631      	mov	r1, r6
 8004dea:	4628      	mov	r0, r5
 8004dec:	920a      	str	r2, [sp, #40]	@ 0x28
 8004dee:	47b8      	blx	r7
 8004df0:	3001      	adds	r0, #1
 8004df2:	f43f ae9a 	beq.w	8004b2a <_printf_float+0xb6>
 8004df6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004df8:	f10b 0b01 	add.w	fp, fp, #1
 8004dfc:	e7bb      	b.n	8004d76 <_printf_float+0x302>
 8004dfe:	4631      	mov	r1, r6
 8004e00:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e04:	4628      	mov	r0, r5
 8004e06:	47b8      	blx	r7
 8004e08:	3001      	adds	r0, #1
 8004e0a:	d1c0      	bne.n	8004d8e <_printf_float+0x31a>
 8004e0c:	e68d      	b.n	8004b2a <_printf_float+0xb6>
 8004e0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e10:	464b      	mov	r3, r9
 8004e12:	4631      	mov	r1, r6
 8004e14:	4628      	mov	r0, r5
 8004e16:	4442      	add	r2, r8
 8004e18:	47b8      	blx	r7
 8004e1a:	3001      	adds	r0, #1
 8004e1c:	d1c3      	bne.n	8004da6 <_printf_float+0x332>
 8004e1e:	e684      	b.n	8004b2a <_printf_float+0xb6>
 8004e20:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004e24:	f1ba 0f01 	cmp.w	sl, #1
 8004e28:	dc01      	bgt.n	8004e2e <_printf_float+0x3ba>
 8004e2a:	07db      	lsls	r3, r3, #31
 8004e2c:	d536      	bpl.n	8004e9c <_printf_float+0x428>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	4642      	mov	r2, r8
 8004e32:	4631      	mov	r1, r6
 8004e34:	4628      	mov	r0, r5
 8004e36:	47b8      	blx	r7
 8004e38:	3001      	adds	r0, #1
 8004e3a:	f43f ae76 	beq.w	8004b2a <_printf_float+0xb6>
 8004e3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e42:	4631      	mov	r1, r6
 8004e44:	4628      	mov	r0, r5
 8004e46:	47b8      	blx	r7
 8004e48:	3001      	adds	r0, #1
 8004e4a:	f43f ae6e 	beq.w	8004b2a <_printf_float+0xb6>
 8004e4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e52:	2200      	movs	r2, #0
 8004e54:	2300      	movs	r3, #0
 8004e56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e5a:	f7fb fe11 	bl	8000a80 <__aeabi_dcmpeq>
 8004e5e:	b9c0      	cbnz	r0, 8004e92 <_printf_float+0x41e>
 8004e60:	4653      	mov	r3, sl
 8004e62:	f108 0201 	add.w	r2, r8, #1
 8004e66:	4631      	mov	r1, r6
 8004e68:	4628      	mov	r0, r5
 8004e6a:	47b8      	blx	r7
 8004e6c:	3001      	adds	r0, #1
 8004e6e:	d10c      	bne.n	8004e8a <_printf_float+0x416>
 8004e70:	e65b      	b.n	8004b2a <_printf_float+0xb6>
 8004e72:	2301      	movs	r3, #1
 8004e74:	465a      	mov	r2, fp
 8004e76:	4631      	mov	r1, r6
 8004e78:	4628      	mov	r0, r5
 8004e7a:	47b8      	blx	r7
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	f43f ae54 	beq.w	8004b2a <_printf_float+0xb6>
 8004e82:	f108 0801 	add.w	r8, r8, #1
 8004e86:	45d0      	cmp	r8, sl
 8004e88:	dbf3      	blt.n	8004e72 <_printf_float+0x3fe>
 8004e8a:	464b      	mov	r3, r9
 8004e8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e90:	e6e0      	b.n	8004c54 <_printf_float+0x1e0>
 8004e92:	f04f 0800 	mov.w	r8, #0
 8004e96:	f104 0b1a 	add.w	fp, r4, #26
 8004e9a:	e7f4      	b.n	8004e86 <_printf_float+0x412>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	4642      	mov	r2, r8
 8004ea0:	e7e1      	b.n	8004e66 <_printf_float+0x3f2>
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	464a      	mov	r2, r9
 8004ea6:	4631      	mov	r1, r6
 8004ea8:	4628      	mov	r0, r5
 8004eaa:	47b8      	blx	r7
 8004eac:	3001      	adds	r0, #1
 8004eae:	f43f ae3c 	beq.w	8004b2a <_printf_float+0xb6>
 8004eb2:	f108 0801 	add.w	r8, r8, #1
 8004eb6:	68e3      	ldr	r3, [r4, #12]
 8004eb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004eba:	1a5b      	subs	r3, r3, r1
 8004ebc:	4543      	cmp	r3, r8
 8004ebe:	dcf0      	bgt.n	8004ea2 <_printf_float+0x42e>
 8004ec0:	e6fd      	b.n	8004cbe <_printf_float+0x24a>
 8004ec2:	f04f 0800 	mov.w	r8, #0
 8004ec6:	f104 0919 	add.w	r9, r4, #25
 8004eca:	e7f4      	b.n	8004eb6 <_printf_float+0x442>

08004ecc <_printf_common>:
 8004ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed0:	4616      	mov	r6, r2
 8004ed2:	4698      	mov	r8, r3
 8004ed4:	688a      	ldr	r2, [r1, #8]
 8004ed6:	690b      	ldr	r3, [r1, #16]
 8004ed8:	4607      	mov	r7, r0
 8004eda:	4293      	cmp	r3, r2
 8004edc:	bfb8      	it	lt
 8004ede:	4613      	movlt	r3, r2
 8004ee0:	6033      	str	r3, [r6, #0]
 8004ee2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ee6:	460c      	mov	r4, r1
 8004ee8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004eec:	b10a      	cbz	r2, 8004ef2 <_printf_common+0x26>
 8004eee:	3301      	adds	r3, #1
 8004ef0:	6033      	str	r3, [r6, #0]
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	0699      	lsls	r1, r3, #26
 8004ef6:	bf42      	ittt	mi
 8004ef8:	6833      	ldrmi	r3, [r6, #0]
 8004efa:	3302      	addmi	r3, #2
 8004efc:	6033      	strmi	r3, [r6, #0]
 8004efe:	6825      	ldr	r5, [r4, #0]
 8004f00:	f015 0506 	ands.w	r5, r5, #6
 8004f04:	d106      	bne.n	8004f14 <_printf_common+0x48>
 8004f06:	f104 0a19 	add.w	sl, r4, #25
 8004f0a:	68e3      	ldr	r3, [r4, #12]
 8004f0c:	6832      	ldr	r2, [r6, #0]
 8004f0e:	1a9b      	subs	r3, r3, r2
 8004f10:	42ab      	cmp	r3, r5
 8004f12:	dc2b      	bgt.n	8004f6c <_printf_common+0xa0>
 8004f14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f18:	6822      	ldr	r2, [r4, #0]
 8004f1a:	3b00      	subs	r3, #0
 8004f1c:	bf18      	it	ne
 8004f1e:	2301      	movne	r3, #1
 8004f20:	0692      	lsls	r2, r2, #26
 8004f22:	d430      	bmi.n	8004f86 <_printf_common+0xba>
 8004f24:	4641      	mov	r1, r8
 8004f26:	4638      	mov	r0, r7
 8004f28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f2c:	47c8      	blx	r9
 8004f2e:	3001      	adds	r0, #1
 8004f30:	d023      	beq.n	8004f7a <_printf_common+0xae>
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	6922      	ldr	r2, [r4, #16]
 8004f36:	f003 0306 	and.w	r3, r3, #6
 8004f3a:	2b04      	cmp	r3, #4
 8004f3c:	bf14      	ite	ne
 8004f3e:	2500      	movne	r5, #0
 8004f40:	6833      	ldreq	r3, [r6, #0]
 8004f42:	f04f 0600 	mov.w	r6, #0
 8004f46:	bf08      	it	eq
 8004f48:	68e5      	ldreq	r5, [r4, #12]
 8004f4a:	f104 041a 	add.w	r4, r4, #26
 8004f4e:	bf08      	it	eq
 8004f50:	1aed      	subeq	r5, r5, r3
 8004f52:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004f56:	bf08      	it	eq
 8004f58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	bfc4      	itt	gt
 8004f60:	1a9b      	subgt	r3, r3, r2
 8004f62:	18ed      	addgt	r5, r5, r3
 8004f64:	42b5      	cmp	r5, r6
 8004f66:	d11a      	bne.n	8004f9e <_printf_common+0xd2>
 8004f68:	2000      	movs	r0, #0
 8004f6a:	e008      	b.n	8004f7e <_printf_common+0xb2>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	4652      	mov	r2, sl
 8004f70:	4641      	mov	r1, r8
 8004f72:	4638      	mov	r0, r7
 8004f74:	47c8      	blx	r9
 8004f76:	3001      	adds	r0, #1
 8004f78:	d103      	bne.n	8004f82 <_printf_common+0xb6>
 8004f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f82:	3501      	adds	r5, #1
 8004f84:	e7c1      	b.n	8004f0a <_printf_common+0x3e>
 8004f86:	2030      	movs	r0, #48	@ 0x30
 8004f88:	18e1      	adds	r1, r4, r3
 8004f8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f94:	4422      	add	r2, r4
 8004f96:	3302      	adds	r3, #2
 8004f98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f9c:	e7c2      	b.n	8004f24 <_printf_common+0x58>
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	4622      	mov	r2, r4
 8004fa2:	4641      	mov	r1, r8
 8004fa4:	4638      	mov	r0, r7
 8004fa6:	47c8      	blx	r9
 8004fa8:	3001      	adds	r0, #1
 8004faa:	d0e6      	beq.n	8004f7a <_printf_common+0xae>
 8004fac:	3601      	adds	r6, #1
 8004fae:	e7d9      	b.n	8004f64 <_printf_common+0x98>

08004fb0 <_printf_i>:
 8004fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb4:	7e0f      	ldrb	r7, [r1, #24]
 8004fb6:	4691      	mov	r9, r2
 8004fb8:	2f78      	cmp	r7, #120	@ 0x78
 8004fba:	4680      	mov	r8, r0
 8004fbc:	460c      	mov	r4, r1
 8004fbe:	469a      	mov	sl, r3
 8004fc0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fc6:	d807      	bhi.n	8004fd8 <_printf_i+0x28>
 8004fc8:	2f62      	cmp	r7, #98	@ 0x62
 8004fca:	d80a      	bhi.n	8004fe2 <_printf_i+0x32>
 8004fcc:	2f00      	cmp	r7, #0
 8004fce:	f000 80d1 	beq.w	8005174 <_printf_i+0x1c4>
 8004fd2:	2f58      	cmp	r7, #88	@ 0x58
 8004fd4:	f000 80b8 	beq.w	8005148 <_printf_i+0x198>
 8004fd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fe0:	e03a      	b.n	8005058 <_printf_i+0xa8>
 8004fe2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fe6:	2b15      	cmp	r3, #21
 8004fe8:	d8f6      	bhi.n	8004fd8 <_printf_i+0x28>
 8004fea:	a101      	add	r1, pc, #4	@ (adr r1, 8004ff0 <_printf_i+0x40>)
 8004fec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ff0:	08005049 	.word	0x08005049
 8004ff4:	0800505d 	.word	0x0800505d
 8004ff8:	08004fd9 	.word	0x08004fd9
 8004ffc:	08004fd9 	.word	0x08004fd9
 8005000:	08004fd9 	.word	0x08004fd9
 8005004:	08004fd9 	.word	0x08004fd9
 8005008:	0800505d 	.word	0x0800505d
 800500c:	08004fd9 	.word	0x08004fd9
 8005010:	08004fd9 	.word	0x08004fd9
 8005014:	08004fd9 	.word	0x08004fd9
 8005018:	08004fd9 	.word	0x08004fd9
 800501c:	0800515b 	.word	0x0800515b
 8005020:	08005087 	.word	0x08005087
 8005024:	08005115 	.word	0x08005115
 8005028:	08004fd9 	.word	0x08004fd9
 800502c:	08004fd9 	.word	0x08004fd9
 8005030:	0800517d 	.word	0x0800517d
 8005034:	08004fd9 	.word	0x08004fd9
 8005038:	08005087 	.word	0x08005087
 800503c:	08004fd9 	.word	0x08004fd9
 8005040:	08004fd9 	.word	0x08004fd9
 8005044:	0800511d 	.word	0x0800511d
 8005048:	6833      	ldr	r3, [r6, #0]
 800504a:	1d1a      	adds	r2, r3, #4
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	6032      	str	r2, [r6, #0]
 8005050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005054:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005058:	2301      	movs	r3, #1
 800505a:	e09c      	b.n	8005196 <_printf_i+0x1e6>
 800505c:	6833      	ldr	r3, [r6, #0]
 800505e:	6820      	ldr	r0, [r4, #0]
 8005060:	1d19      	adds	r1, r3, #4
 8005062:	6031      	str	r1, [r6, #0]
 8005064:	0606      	lsls	r6, r0, #24
 8005066:	d501      	bpl.n	800506c <_printf_i+0xbc>
 8005068:	681d      	ldr	r5, [r3, #0]
 800506a:	e003      	b.n	8005074 <_printf_i+0xc4>
 800506c:	0645      	lsls	r5, r0, #25
 800506e:	d5fb      	bpl.n	8005068 <_printf_i+0xb8>
 8005070:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005074:	2d00      	cmp	r5, #0
 8005076:	da03      	bge.n	8005080 <_printf_i+0xd0>
 8005078:	232d      	movs	r3, #45	@ 0x2d
 800507a:	426d      	negs	r5, r5
 800507c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005080:	230a      	movs	r3, #10
 8005082:	4858      	ldr	r0, [pc, #352]	@ (80051e4 <_printf_i+0x234>)
 8005084:	e011      	b.n	80050aa <_printf_i+0xfa>
 8005086:	6821      	ldr	r1, [r4, #0]
 8005088:	6833      	ldr	r3, [r6, #0]
 800508a:	0608      	lsls	r0, r1, #24
 800508c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005090:	d402      	bmi.n	8005098 <_printf_i+0xe8>
 8005092:	0649      	lsls	r1, r1, #25
 8005094:	bf48      	it	mi
 8005096:	b2ad      	uxthmi	r5, r5
 8005098:	2f6f      	cmp	r7, #111	@ 0x6f
 800509a:	6033      	str	r3, [r6, #0]
 800509c:	bf14      	ite	ne
 800509e:	230a      	movne	r3, #10
 80050a0:	2308      	moveq	r3, #8
 80050a2:	4850      	ldr	r0, [pc, #320]	@ (80051e4 <_printf_i+0x234>)
 80050a4:	2100      	movs	r1, #0
 80050a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050aa:	6866      	ldr	r6, [r4, #4]
 80050ac:	2e00      	cmp	r6, #0
 80050ae:	60a6      	str	r6, [r4, #8]
 80050b0:	db05      	blt.n	80050be <_printf_i+0x10e>
 80050b2:	6821      	ldr	r1, [r4, #0]
 80050b4:	432e      	orrs	r6, r5
 80050b6:	f021 0104 	bic.w	r1, r1, #4
 80050ba:	6021      	str	r1, [r4, #0]
 80050bc:	d04b      	beq.n	8005156 <_printf_i+0x1a6>
 80050be:	4616      	mov	r6, r2
 80050c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80050c4:	fb03 5711 	mls	r7, r3, r1, r5
 80050c8:	5dc7      	ldrb	r7, [r0, r7]
 80050ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050ce:	462f      	mov	r7, r5
 80050d0:	42bb      	cmp	r3, r7
 80050d2:	460d      	mov	r5, r1
 80050d4:	d9f4      	bls.n	80050c0 <_printf_i+0x110>
 80050d6:	2b08      	cmp	r3, #8
 80050d8:	d10b      	bne.n	80050f2 <_printf_i+0x142>
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	07df      	lsls	r7, r3, #31
 80050de:	d508      	bpl.n	80050f2 <_printf_i+0x142>
 80050e0:	6923      	ldr	r3, [r4, #16]
 80050e2:	6861      	ldr	r1, [r4, #4]
 80050e4:	4299      	cmp	r1, r3
 80050e6:	bfde      	ittt	le
 80050e8:	2330      	movle	r3, #48	@ 0x30
 80050ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050f2:	1b92      	subs	r2, r2, r6
 80050f4:	6122      	str	r2, [r4, #16]
 80050f6:	464b      	mov	r3, r9
 80050f8:	4621      	mov	r1, r4
 80050fa:	4640      	mov	r0, r8
 80050fc:	f8cd a000 	str.w	sl, [sp]
 8005100:	aa03      	add	r2, sp, #12
 8005102:	f7ff fee3 	bl	8004ecc <_printf_common>
 8005106:	3001      	adds	r0, #1
 8005108:	d14a      	bne.n	80051a0 <_printf_i+0x1f0>
 800510a:	f04f 30ff 	mov.w	r0, #4294967295
 800510e:	b004      	add	sp, #16
 8005110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005114:	6823      	ldr	r3, [r4, #0]
 8005116:	f043 0320 	orr.w	r3, r3, #32
 800511a:	6023      	str	r3, [r4, #0]
 800511c:	2778      	movs	r7, #120	@ 0x78
 800511e:	4832      	ldr	r0, [pc, #200]	@ (80051e8 <_printf_i+0x238>)
 8005120:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	6831      	ldr	r1, [r6, #0]
 8005128:	061f      	lsls	r7, r3, #24
 800512a:	f851 5b04 	ldr.w	r5, [r1], #4
 800512e:	d402      	bmi.n	8005136 <_printf_i+0x186>
 8005130:	065f      	lsls	r7, r3, #25
 8005132:	bf48      	it	mi
 8005134:	b2ad      	uxthmi	r5, r5
 8005136:	6031      	str	r1, [r6, #0]
 8005138:	07d9      	lsls	r1, r3, #31
 800513a:	bf44      	itt	mi
 800513c:	f043 0320 	orrmi.w	r3, r3, #32
 8005140:	6023      	strmi	r3, [r4, #0]
 8005142:	b11d      	cbz	r5, 800514c <_printf_i+0x19c>
 8005144:	2310      	movs	r3, #16
 8005146:	e7ad      	b.n	80050a4 <_printf_i+0xf4>
 8005148:	4826      	ldr	r0, [pc, #152]	@ (80051e4 <_printf_i+0x234>)
 800514a:	e7e9      	b.n	8005120 <_printf_i+0x170>
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	f023 0320 	bic.w	r3, r3, #32
 8005152:	6023      	str	r3, [r4, #0]
 8005154:	e7f6      	b.n	8005144 <_printf_i+0x194>
 8005156:	4616      	mov	r6, r2
 8005158:	e7bd      	b.n	80050d6 <_printf_i+0x126>
 800515a:	6833      	ldr	r3, [r6, #0]
 800515c:	6825      	ldr	r5, [r4, #0]
 800515e:	1d18      	adds	r0, r3, #4
 8005160:	6961      	ldr	r1, [r4, #20]
 8005162:	6030      	str	r0, [r6, #0]
 8005164:	062e      	lsls	r6, r5, #24
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	d501      	bpl.n	800516e <_printf_i+0x1be>
 800516a:	6019      	str	r1, [r3, #0]
 800516c:	e002      	b.n	8005174 <_printf_i+0x1c4>
 800516e:	0668      	lsls	r0, r5, #25
 8005170:	d5fb      	bpl.n	800516a <_printf_i+0x1ba>
 8005172:	8019      	strh	r1, [r3, #0]
 8005174:	2300      	movs	r3, #0
 8005176:	4616      	mov	r6, r2
 8005178:	6123      	str	r3, [r4, #16]
 800517a:	e7bc      	b.n	80050f6 <_printf_i+0x146>
 800517c:	6833      	ldr	r3, [r6, #0]
 800517e:	2100      	movs	r1, #0
 8005180:	1d1a      	adds	r2, r3, #4
 8005182:	6032      	str	r2, [r6, #0]
 8005184:	681e      	ldr	r6, [r3, #0]
 8005186:	6862      	ldr	r2, [r4, #4]
 8005188:	4630      	mov	r0, r6
 800518a:	f000 fc16 	bl	80059ba <memchr>
 800518e:	b108      	cbz	r0, 8005194 <_printf_i+0x1e4>
 8005190:	1b80      	subs	r0, r0, r6
 8005192:	6060      	str	r0, [r4, #4]
 8005194:	6863      	ldr	r3, [r4, #4]
 8005196:	6123      	str	r3, [r4, #16]
 8005198:	2300      	movs	r3, #0
 800519a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800519e:	e7aa      	b.n	80050f6 <_printf_i+0x146>
 80051a0:	4632      	mov	r2, r6
 80051a2:	4649      	mov	r1, r9
 80051a4:	4640      	mov	r0, r8
 80051a6:	6923      	ldr	r3, [r4, #16]
 80051a8:	47d0      	blx	sl
 80051aa:	3001      	adds	r0, #1
 80051ac:	d0ad      	beq.n	800510a <_printf_i+0x15a>
 80051ae:	6823      	ldr	r3, [r4, #0]
 80051b0:	079b      	lsls	r3, r3, #30
 80051b2:	d413      	bmi.n	80051dc <_printf_i+0x22c>
 80051b4:	68e0      	ldr	r0, [r4, #12]
 80051b6:	9b03      	ldr	r3, [sp, #12]
 80051b8:	4298      	cmp	r0, r3
 80051ba:	bfb8      	it	lt
 80051bc:	4618      	movlt	r0, r3
 80051be:	e7a6      	b.n	800510e <_printf_i+0x15e>
 80051c0:	2301      	movs	r3, #1
 80051c2:	4632      	mov	r2, r6
 80051c4:	4649      	mov	r1, r9
 80051c6:	4640      	mov	r0, r8
 80051c8:	47d0      	blx	sl
 80051ca:	3001      	adds	r0, #1
 80051cc:	d09d      	beq.n	800510a <_printf_i+0x15a>
 80051ce:	3501      	adds	r5, #1
 80051d0:	68e3      	ldr	r3, [r4, #12]
 80051d2:	9903      	ldr	r1, [sp, #12]
 80051d4:	1a5b      	subs	r3, r3, r1
 80051d6:	42ab      	cmp	r3, r5
 80051d8:	dcf2      	bgt.n	80051c0 <_printf_i+0x210>
 80051da:	e7eb      	b.n	80051b4 <_printf_i+0x204>
 80051dc:	2500      	movs	r5, #0
 80051de:	f104 0619 	add.w	r6, r4, #25
 80051e2:	e7f5      	b.n	80051d0 <_printf_i+0x220>
 80051e4:	0800a902 	.word	0x0800a902
 80051e8:	0800a913 	.word	0x0800a913

080051ec <_scanf_float>:
 80051ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f0:	b087      	sub	sp, #28
 80051f2:	9303      	str	r3, [sp, #12]
 80051f4:	688b      	ldr	r3, [r1, #8]
 80051f6:	4691      	mov	r9, r2
 80051f8:	1e5a      	subs	r2, r3, #1
 80051fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80051fe:	bf82      	ittt	hi
 8005200:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005204:	eb03 0b05 	addhi.w	fp, r3, r5
 8005208:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800520c:	460a      	mov	r2, r1
 800520e:	f04f 0500 	mov.w	r5, #0
 8005212:	bf88      	it	hi
 8005214:	608b      	strhi	r3, [r1, #8]
 8005216:	680b      	ldr	r3, [r1, #0]
 8005218:	4680      	mov	r8, r0
 800521a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800521e:	f842 3b1c 	str.w	r3, [r2], #28
 8005222:	460c      	mov	r4, r1
 8005224:	bf98      	it	ls
 8005226:	f04f 0b00 	movls.w	fp, #0
 800522a:	4616      	mov	r6, r2
 800522c:	46aa      	mov	sl, r5
 800522e:	462f      	mov	r7, r5
 8005230:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005234:	9201      	str	r2, [sp, #4]
 8005236:	9502      	str	r5, [sp, #8]
 8005238:	68a2      	ldr	r2, [r4, #8]
 800523a:	b15a      	cbz	r2, 8005254 <_scanf_float+0x68>
 800523c:	f8d9 3000 	ldr.w	r3, [r9]
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	2b4e      	cmp	r3, #78	@ 0x4e
 8005244:	d862      	bhi.n	800530c <_scanf_float+0x120>
 8005246:	2b40      	cmp	r3, #64	@ 0x40
 8005248:	d83a      	bhi.n	80052c0 <_scanf_float+0xd4>
 800524a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800524e:	b2c8      	uxtb	r0, r1
 8005250:	280e      	cmp	r0, #14
 8005252:	d938      	bls.n	80052c6 <_scanf_float+0xda>
 8005254:	b11f      	cbz	r7, 800525e <_scanf_float+0x72>
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800525c:	6023      	str	r3, [r4, #0]
 800525e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005262:	f1ba 0f01 	cmp.w	sl, #1
 8005266:	f200 8114 	bhi.w	8005492 <_scanf_float+0x2a6>
 800526a:	9b01      	ldr	r3, [sp, #4]
 800526c:	429e      	cmp	r6, r3
 800526e:	f200 8105 	bhi.w	800547c <_scanf_float+0x290>
 8005272:	2001      	movs	r0, #1
 8005274:	b007      	add	sp, #28
 8005276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800527a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800527e:	2a0d      	cmp	r2, #13
 8005280:	d8e8      	bhi.n	8005254 <_scanf_float+0x68>
 8005282:	a101      	add	r1, pc, #4	@ (adr r1, 8005288 <_scanf_float+0x9c>)
 8005284:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005288:	080053d1 	.word	0x080053d1
 800528c:	08005255 	.word	0x08005255
 8005290:	08005255 	.word	0x08005255
 8005294:	08005255 	.word	0x08005255
 8005298:	0800542d 	.word	0x0800542d
 800529c:	08005407 	.word	0x08005407
 80052a0:	08005255 	.word	0x08005255
 80052a4:	08005255 	.word	0x08005255
 80052a8:	080053df 	.word	0x080053df
 80052ac:	08005255 	.word	0x08005255
 80052b0:	08005255 	.word	0x08005255
 80052b4:	08005255 	.word	0x08005255
 80052b8:	08005255 	.word	0x08005255
 80052bc:	0800539b 	.word	0x0800539b
 80052c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80052c4:	e7db      	b.n	800527e <_scanf_float+0x92>
 80052c6:	290e      	cmp	r1, #14
 80052c8:	d8c4      	bhi.n	8005254 <_scanf_float+0x68>
 80052ca:	a001      	add	r0, pc, #4	@ (adr r0, 80052d0 <_scanf_float+0xe4>)
 80052cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80052d0:	0800538b 	.word	0x0800538b
 80052d4:	08005255 	.word	0x08005255
 80052d8:	0800538b 	.word	0x0800538b
 80052dc:	0800541b 	.word	0x0800541b
 80052e0:	08005255 	.word	0x08005255
 80052e4:	0800532d 	.word	0x0800532d
 80052e8:	08005371 	.word	0x08005371
 80052ec:	08005371 	.word	0x08005371
 80052f0:	08005371 	.word	0x08005371
 80052f4:	08005371 	.word	0x08005371
 80052f8:	08005371 	.word	0x08005371
 80052fc:	08005371 	.word	0x08005371
 8005300:	08005371 	.word	0x08005371
 8005304:	08005371 	.word	0x08005371
 8005308:	08005371 	.word	0x08005371
 800530c:	2b6e      	cmp	r3, #110	@ 0x6e
 800530e:	d809      	bhi.n	8005324 <_scanf_float+0x138>
 8005310:	2b60      	cmp	r3, #96	@ 0x60
 8005312:	d8b2      	bhi.n	800527a <_scanf_float+0x8e>
 8005314:	2b54      	cmp	r3, #84	@ 0x54
 8005316:	d07b      	beq.n	8005410 <_scanf_float+0x224>
 8005318:	2b59      	cmp	r3, #89	@ 0x59
 800531a:	d19b      	bne.n	8005254 <_scanf_float+0x68>
 800531c:	2d07      	cmp	r5, #7
 800531e:	d199      	bne.n	8005254 <_scanf_float+0x68>
 8005320:	2508      	movs	r5, #8
 8005322:	e02f      	b.n	8005384 <_scanf_float+0x198>
 8005324:	2b74      	cmp	r3, #116	@ 0x74
 8005326:	d073      	beq.n	8005410 <_scanf_float+0x224>
 8005328:	2b79      	cmp	r3, #121	@ 0x79
 800532a:	e7f6      	b.n	800531a <_scanf_float+0x12e>
 800532c:	6821      	ldr	r1, [r4, #0]
 800532e:	05c8      	lsls	r0, r1, #23
 8005330:	d51e      	bpl.n	8005370 <_scanf_float+0x184>
 8005332:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005336:	6021      	str	r1, [r4, #0]
 8005338:	3701      	adds	r7, #1
 800533a:	f1bb 0f00 	cmp.w	fp, #0
 800533e:	d003      	beq.n	8005348 <_scanf_float+0x15c>
 8005340:	3201      	adds	r2, #1
 8005342:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005346:	60a2      	str	r2, [r4, #8]
 8005348:	68a3      	ldr	r3, [r4, #8]
 800534a:	3b01      	subs	r3, #1
 800534c:	60a3      	str	r3, [r4, #8]
 800534e:	6923      	ldr	r3, [r4, #16]
 8005350:	3301      	adds	r3, #1
 8005352:	6123      	str	r3, [r4, #16]
 8005354:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005358:	3b01      	subs	r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	f8c9 3004 	str.w	r3, [r9, #4]
 8005360:	f340 8083 	ble.w	800546a <_scanf_float+0x27e>
 8005364:	f8d9 3000 	ldr.w	r3, [r9]
 8005368:	3301      	adds	r3, #1
 800536a:	f8c9 3000 	str.w	r3, [r9]
 800536e:	e763      	b.n	8005238 <_scanf_float+0x4c>
 8005370:	eb1a 0105 	adds.w	r1, sl, r5
 8005374:	f47f af6e 	bne.w	8005254 <_scanf_float+0x68>
 8005378:	460d      	mov	r5, r1
 800537a:	468a      	mov	sl, r1
 800537c:	6822      	ldr	r2, [r4, #0]
 800537e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005382:	6022      	str	r2, [r4, #0]
 8005384:	f806 3b01 	strb.w	r3, [r6], #1
 8005388:	e7de      	b.n	8005348 <_scanf_float+0x15c>
 800538a:	6822      	ldr	r2, [r4, #0]
 800538c:	0610      	lsls	r0, r2, #24
 800538e:	f57f af61 	bpl.w	8005254 <_scanf_float+0x68>
 8005392:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005396:	6022      	str	r2, [r4, #0]
 8005398:	e7f4      	b.n	8005384 <_scanf_float+0x198>
 800539a:	f1ba 0f00 	cmp.w	sl, #0
 800539e:	d10c      	bne.n	80053ba <_scanf_float+0x1ce>
 80053a0:	b977      	cbnz	r7, 80053c0 <_scanf_float+0x1d4>
 80053a2:	6822      	ldr	r2, [r4, #0]
 80053a4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80053a8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80053ac:	d108      	bne.n	80053c0 <_scanf_float+0x1d4>
 80053ae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80053b2:	f04f 0a01 	mov.w	sl, #1
 80053b6:	6022      	str	r2, [r4, #0]
 80053b8:	e7e4      	b.n	8005384 <_scanf_float+0x198>
 80053ba:	f1ba 0f02 	cmp.w	sl, #2
 80053be:	d051      	beq.n	8005464 <_scanf_float+0x278>
 80053c0:	2d01      	cmp	r5, #1
 80053c2:	d002      	beq.n	80053ca <_scanf_float+0x1de>
 80053c4:	2d04      	cmp	r5, #4
 80053c6:	f47f af45 	bne.w	8005254 <_scanf_float+0x68>
 80053ca:	3501      	adds	r5, #1
 80053cc:	b2ed      	uxtb	r5, r5
 80053ce:	e7d9      	b.n	8005384 <_scanf_float+0x198>
 80053d0:	f1ba 0f01 	cmp.w	sl, #1
 80053d4:	f47f af3e 	bne.w	8005254 <_scanf_float+0x68>
 80053d8:	f04f 0a02 	mov.w	sl, #2
 80053dc:	e7d2      	b.n	8005384 <_scanf_float+0x198>
 80053de:	b975      	cbnz	r5, 80053fe <_scanf_float+0x212>
 80053e0:	2f00      	cmp	r7, #0
 80053e2:	f47f af38 	bne.w	8005256 <_scanf_float+0x6a>
 80053e6:	6822      	ldr	r2, [r4, #0]
 80053e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80053ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80053f0:	f040 80ff 	bne.w	80055f2 <_scanf_float+0x406>
 80053f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80053f8:	2501      	movs	r5, #1
 80053fa:	6022      	str	r2, [r4, #0]
 80053fc:	e7c2      	b.n	8005384 <_scanf_float+0x198>
 80053fe:	2d03      	cmp	r5, #3
 8005400:	d0e3      	beq.n	80053ca <_scanf_float+0x1de>
 8005402:	2d05      	cmp	r5, #5
 8005404:	e7df      	b.n	80053c6 <_scanf_float+0x1da>
 8005406:	2d02      	cmp	r5, #2
 8005408:	f47f af24 	bne.w	8005254 <_scanf_float+0x68>
 800540c:	2503      	movs	r5, #3
 800540e:	e7b9      	b.n	8005384 <_scanf_float+0x198>
 8005410:	2d06      	cmp	r5, #6
 8005412:	f47f af1f 	bne.w	8005254 <_scanf_float+0x68>
 8005416:	2507      	movs	r5, #7
 8005418:	e7b4      	b.n	8005384 <_scanf_float+0x198>
 800541a:	6822      	ldr	r2, [r4, #0]
 800541c:	0591      	lsls	r1, r2, #22
 800541e:	f57f af19 	bpl.w	8005254 <_scanf_float+0x68>
 8005422:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005426:	6022      	str	r2, [r4, #0]
 8005428:	9702      	str	r7, [sp, #8]
 800542a:	e7ab      	b.n	8005384 <_scanf_float+0x198>
 800542c:	6822      	ldr	r2, [r4, #0]
 800542e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005432:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005436:	d005      	beq.n	8005444 <_scanf_float+0x258>
 8005438:	0550      	lsls	r0, r2, #21
 800543a:	f57f af0b 	bpl.w	8005254 <_scanf_float+0x68>
 800543e:	2f00      	cmp	r7, #0
 8005440:	f000 80d7 	beq.w	80055f2 <_scanf_float+0x406>
 8005444:	0591      	lsls	r1, r2, #22
 8005446:	bf58      	it	pl
 8005448:	9902      	ldrpl	r1, [sp, #8]
 800544a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800544e:	bf58      	it	pl
 8005450:	1a79      	subpl	r1, r7, r1
 8005452:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005456:	f04f 0700 	mov.w	r7, #0
 800545a:	bf58      	it	pl
 800545c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005460:	6022      	str	r2, [r4, #0]
 8005462:	e78f      	b.n	8005384 <_scanf_float+0x198>
 8005464:	f04f 0a03 	mov.w	sl, #3
 8005468:	e78c      	b.n	8005384 <_scanf_float+0x198>
 800546a:	4649      	mov	r1, r9
 800546c:	4640      	mov	r0, r8
 800546e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005472:	4798      	blx	r3
 8005474:	2800      	cmp	r0, #0
 8005476:	f43f aedf 	beq.w	8005238 <_scanf_float+0x4c>
 800547a:	e6eb      	b.n	8005254 <_scanf_float+0x68>
 800547c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005480:	464a      	mov	r2, r9
 8005482:	4640      	mov	r0, r8
 8005484:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005488:	4798      	blx	r3
 800548a:	6923      	ldr	r3, [r4, #16]
 800548c:	3b01      	subs	r3, #1
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	e6eb      	b.n	800526a <_scanf_float+0x7e>
 8005492:	1e6b      	subs	r3, r5, #1
 8005494:	2b06      	cmp	r3, #6
 8005496:	d824      	bhi.n	80054e2 <_scanf_float+0x2f6>
 8005498:	2d02      	cmp	r5, #2
 800549a:	d836      	bhi.n	800550a <_scanf_float+0x31e>
 800549c:	9b01      	ldr	r3, [sp, #4]
 800549e:	429e      	cmp	r6, r3
 80054a0:	f67f aee7 	bls.w	8005272 <_scanf_float+0x86>
 80054a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80054a8:	464a      	mov	r2, r9
 80054aa:	4640      	mov	r0, r8
 80054ac:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80054b0:	4798      	blx	r3
 80054b2:	6923      	ldr	r3, [r4, #16]
 80054b4:	3b01      	subs	r3, #1
 80054b6:	6123      	str	r3, [r4, #16]
 80054b8:	e7f0      	b.n	800549c <_scanf_float+0x2b0>
 80054ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80054be:	464a      	mov	r2, r9
 80054c0:	4640      	mov	r0, r8
 80054c2:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80054c6:	4798      	blx	r3
 80054c8:	6923      	ldr	r3, [r4, #16]
 80054ca:	3b01      	subs	r3, #1
 80054cc:	6123      	str	r3, [r4, #16]
 80054ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054d2:	fa5f fa8a 	uxtb.w	sl, sl
 80054d6:	f1ba 0f02 	cmp.w	sl, #2
 80054da:	d1ee      	bne.n	80054ba <_scanf_float+0x2ce>
 80054dc:	3d03      	subs	r5, #3
 80054de:	b2ed      	uxtb	r5, r5
 80054e0:	1b76      	subs	r6, r6, r5
 80054e2:	6823      	ldr	r3, [r4, #0]
 80054e4:	05da      	lsls	r2, r3, #23
 80054e6:	d530      	bpl.n	800554a <_scanf_float+0x35e>
 80054e8:	055b      	lsls	r3, r3, #21
 80054ea:	d511      	bpl.n	8005510 <_scanf_float+0x324>
 80054ec:	9b01      	ldr	r3, [sp, #4]
 80054ee:	429e      	cmp	r6, r3
 80054f0:	f67f aebf 	bls.w	8005272 <_scanf_float+0x86>
 80054f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80054f8:	464a      	mov	r2, r9
 80054fa:	4640      	mov	r0, r8
 80054fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005500:	4798      	blx	r3
 8005502:	6923      	ldr	r3, [r4, #16]
 8005504:	3b01      	subs	r3, #1
 8005506:	6123      	str	r3, [r4, #16]
 8005508:	e7f0      	b.n	80054ec <_scanf_float+0x300>
 800550a:	46aa      	mov	sl, r5
 800550c:	46b3      	mov	fp, r6
 800550e:	e7de      	b.n	80054ce <_scanf_float+0x2e2>
 8005510:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005514:	6923      	ldr	r3, [r4, #16]
 8005516:	2965      	cmp	r1, #101	@ 0x65
 8005518:	f103 33ff 	add.w	r3, r3, #4294967295
 800551c:	f106 35ff 	add.w	r5, r6, #4294967295
 8005520:	6123      	str	r3, [r4, #16]
 8005522:	d00c      	beq.n	800553e <_scanf_float+0x352>
 8005524:	2945      	cmp	r1, #69	@ 0x45
 8005526:	d00a      	beq.n	800553e <_scanf_float+0x352>
 8005528:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800552c:	464a      	mov	r2, r9
 800552e:	4640      	mov	r0, r8
 8005530:	4798      	blx	r3
 8005532:	6923      	ldr	r3, [r4, #16]
 8005534:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005538:	3b01      	subs	r3, #1
 800553a:	1eb5      	subs	r5, r6, #2
 800553c:	6123      	str	r3, [r4, #16]
 800553e:	464a      	mov	r2, r9
 8005540:	4640      	mov	r0, r8
 8005542:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005546:	4798      	blx	r3
 8005548:	462e      	mov	r6, r5
 800554a:	6822      	ldr	r2, [r4, #0]
 800554c:	f012 0210 	ands.w	r2, r2, #16
 8005550:	d001      	beq.n	8005556 <_scanf_float+0x36a>
 8005552:	2000      	movs	r0, #0
 8005554:	e68e      	b.n	8005274 <_scanf_float+0x88>
 8005556:	7032      	strb	r2, [r6, #0]
 8005558:	6823      	ldr	r3, [r4, #0]
 800555a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800555e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005562:	d125      	bne.n	80055b0 <_scanf_float+0x3c4>
 8005564:	9b02      	ldr	r3, [sp, #8]
 8005566:	429f      	cmp	r7, r3
 8005568:	d00a      	beq.n	8005580 <_scanf_float+0x394>
 800556a:	1bda      	subs	r2, r3, r7
 800556c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005570:	429e      	cmp	r6, r3
 8005572:	bf28      	it	cs
 8005574:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005578:	4630      	mov	r0, r6
 800557a:	491f      	ldr	r1, [pc, #124]	@ (80055f8 <_scanf_float+0x40c>)
 800557c:	f000 f902 	bl	8005784 <siprintf>
 8005580:	2200      	movs	r2, #0
 8005582:	4640      	mov	r0, r8
 8005584:	9901      	ldr	r1, [sp, #4]
 8005586:	f002 fc1f 	bl	8007dc8 <_strtod_r>
 800558a:	9b03      	ldr	r3, [sp, #12]
 800558c:	6825      	ldr	r5, [r4, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f015 0f02 	tst.w	r5, #2
 8005594:	4606      	mov	r6, r0
 8005596:	460f      	mov	r7, r1
 8005598:	f103 0204 	add.w	r2, r3, #4
 800559c:	d015      	beq.n	80055ca <_scanf_float+0x3de>
 800559e:	9903      	ldr	r1, [sp, #12]
 80055a0:	600a      	str	r2, [r1, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	e9c3 6700 	strd	r6, r7, [r3]
 80055a8:	68e3      	ldr	r3, [r4, #12]
 80055aa:	3301      	adds	r3, #1
 80055ac:	60e3      	str	r3, [r4, #12]
 80055ae:	e7d0      	b.n	8005552 <_scanf_float+0x366>
 80055b0:	9b04      	ldr	r3, [sp, #16]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d0e4      	beq.n	8005580 <_scanf_float+0x394>
 80055b6:	9905      	ldr	r1, [sp, #20]
 80055b8:	230a      	movs	r3, #10
 80055ba:	4640      	mov	r0, r8
 80055bc:	3101      	adds	r1, #1
 80055be:	f002 fc83 	bl	8007ec8 <_strtol_r>
 80055c2:	9b04      	ldr	r3, [sp, #16]
 80055c4:	9e05      	ldr	r6, [sp, #20]
 80055c6:	1ac2      	subs	r2, r0, r3
 80055c8:	e7d0      	b.n	800556c <_scanf_float+0x380>
 80055ca:	076d      	lsls	r5, r5, #29
 80055cc:	d4e7      	bmi.n	800559e <_scanf_float+0x3b2>
 80055ce:	9d03      	ldr	r5, [sp, #12]
 80055d0:	602a      	str	r2, [r5, #0]
 80055d2:	681d      	ldr	r5, [r3, #0]
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	f7fb fa84 	bl	8000ae4 <__aeabi_dcmpun>
 80055dc:	b120      	cbz	r0, 80055e8 <_scanf_float+0x3fc>
 80055de:	4807      	ldr	r0, [pc, #28]	@ (80055fc <_scanf_float+0x410>)
 80055e0:	f000 f9fa 	bl	80059d8 <nanf>
 80055e4:	6028      	str	r0, [r5, #0]
 80055e6:	e7df      	b.n	80055a8 <_scanf_float+0x3bc>
 80055e8:	4630      	mov	r0, r6
 80055ea:	4639      	mov	r1, r7
 80055ec:	f7fb fad8 	bl	8000ba0 <__aeabi_d2f>
 80055f0:	e7f8      	b.n	80055e4 <_scanf_float+0x3f8>
 80055f2:	2700      	movs	r7, #0
 80055f4:	e633      	b.n	800525e <_scanf_float+0x72>
 80055f6:	bf00      	nop
 80055f8:	0800a924 	.word	0x0800a924
 80055fc:	0800aa80 	.word	0x0800aa80

08005600 <std>:
 8005600:	2300      	movs	r3, #0
 8005602:	b510      	push	{r4, lr}
 8005604:	4604      	mov	r4, r0
 8005606:	e9c0 3300 	strd	r3, r3, [r0]
 800560a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800560e:	6083      	str	r3, [r0, #8]
 8005610:	8181      	strh	r1, [r0, #12]
 8005612:	6643      	str	r3, [r0, #100]	@ 0x64
 8005614:	81c2      	strh	r2, [r0, #14]
 8005616:	6183      	str	r3, [r0, #24]
 8005618:	4619      	mov	r1, r3
 800561a:	2208      	movs	r2, #8
 800561c:	305c      	adds	r0, #92	@ 0x5c
 800561e:	f000 f944 	bl	80058aa <memset>
 8005622:	4b0d      	ldr	r3, [pc, #52]	@ (8005658 <std+0x58>)
 8005624:	6224      	str	r4, [r4, #32]
 8005626:	6263      	str	r3, [r4, #36]	@ 0x24
 8005628:	4b0c      	ldr	r3, [pc, #48]	@ (800565c <std+0x5c>)
 800562a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800562c:	4b0c      	ldr	r3, [pc, #48]	@ (8005660 <std+0x60>)
 800562e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005630:	4b0c      	ldr	r3, [pc, #48]	@ (8005664 <std+0x64>)
 8005632:	6323      	str	r3, [r4, #48]	@ 0x30
 8005634:	4b0c      	ldr	r3, [pc, #48]	@ (8005668 <std+0x68>)
 8005636:	429c      	cmp	r4, r3
 8005638:	d006      	beq.n	8005648 <std+0x48>
 800563a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800563e:	4294      	cmp	r4, r2
 8005640:	d002      	beq.n	8005648 <std+0x48>
 8005642:	33d0      	adds	r3, #208	@ 0xd0
 8005644:	429c      	cmp	r4, r3
 8005646:	d105      	bne.n	8005654 <std+0x54>
 8005648:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800564c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005650:	f000 b9a8 	b.w	80059a4 <__retarget_lock_init_recursive>
 8005654:	bd10      	pop	{r4, pc}
 8005656:	bf00      	nop
 8005658:	08005821 	.word	0x08005821
 800565c:	08005847 	.word	0x08005847
 8005660:	0800587f 	.word	0x0800587f
 8005664:	080058a3 	.word	0x080058a3
 8005668:	200002ac 	.word	0x200002ac

0800566c <stdio_exit_handler>:
 800566c:	4a02      	ldr	r2, [pc, #8]	@ (8005678 <stdio_exit_handler+0xc>)
 800566e:	4903      	ldr	r1, [pc, #12]	@ (800567c <stdio_exit_handler+0x10>)
 8005670:	4803      	ldr	r0, [pc, #12]	@ (8005680 <stdio_exit_handler+0x14>)
 8005672:	f000 b869 	b.w	8005748 <_fwalk_sglue>
 8005676:	bf00      	nop
 8005678:	2000000c 	.word	0x2000000c
 800567c:	080088b1 	.word	0x080088b1
 8005680:	2000001c 	.word	0x2000001c

08005684 <cleanup_stdio>:
 8005684:	6841      	ldr	r1, [r0, #4]
 8005686:	4b0c      	ldr	r3, [pc, #48]	@ (80056b8 <cleanup_stdio+0x34>)
 8005688:	b510      	push	{r4, lr}
 800568a:	4299      	cmp	r1, r3
 800568c:	4604      	mov	r4, r0
 800568e:	d001      	beq.n	8005694 <cleanup_stdio+0x10>
 8005690:	f003 f90e 	bl	80088b0 <_fflush_r>
 8005694:	68a1      	ldr	r1, [r4, #8]
 8005696:	4b09      	ldr	r3, [pc, #36]	@ (80056bc <cleanup_stdio+0x38>)
 8005698:	4299      	cmp	r1, r3
 800569a:	d002      	beq.n	80056a2 <cleanup_stdio+0x1e>
 800569c:	4620      	mov	r0, r4
 800569e:	f003 f907 	bl	80088b0 <_fflush_r>
 80056a2:	68e1      	ldr	r1, [r4, #12]
 80056a4:	4b06      	ldr	r3, [pc, #24]	@ (80056c0 <cleanup_stdio+0x3c>)
 80056a6:	4299      	cmp	r1, r3
 80056a8:	d004      	beq.n	80056b4 <cleanup_stdio+0x30>
 80056aa:	4620      	mov	r0, r4
 80056ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056b0:	f003 b8fe 	b.w	80088b0 <_fflush_r>
 80056b4:	bd10      	pop	{r4, pc}
 80056b6:	bf00      	nop
 80056b8:	200002ac 	.word	0x200002ac
 80056bc:	20000314 	.word	0x20000314
 80056c0:	2000037c 	.word	0x2000037c

080056c4 <global_stdio_init.part.0>:
 80056c4:	b510      	push	{r4, lr}
 80056c6:	4b0b      	ldr	r3, [pc, #44]	@ (80056f4 <global_stdio_init.part.0+0x30>)
 80056c8:	4c0b      	ldr	r4, [pc, #44]	@ (80056f8 <global_stdio_init.part.0+0x34>)
 80056ca:	4a0c      	ldr	r2, [pc, #48]	@ (80056fc <global_stdio_init.part.0+0x38>)
 80056cc:	4620      	mov	r0, r4
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	2104      	movs	r1, #4
 80056d2:	2200      	movs	r2, #0
 80056d4:	f7ff ff94 	bl	8005600 <std>
 80056d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80056dc:	2201      	movs	r2, #1
 80056de:	2109      	movs	r1, #9
 80056e0:	f7ff ff8e 	bl	8005600 <std>
 80056e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80056e8:	2202      	movs	r2, #2
 80056ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056ee:	2112      	movs	r1, #18
 80056f0:	f7ff bf86 	b.w	8005600 <std>
 80056f4:	200003e4 	.word	0x200003e4
 80056f8:	200002ac 	.word	0x200002ac
 80056fc:	0800566d 	.word	0x0800566d

08005700 <__sfp_lock_acquire>:
 8005700:	4801      	ldr	r0, [pc, #4]	@ (8005708 <__sfp_lock_acquire+0x8>)
 8005702:	f000 b950 	b.w	80059a6 <__retarget_lock_acquire_recursive>
 8005706:	bf00      	nop
 8005708:	200003ed 	.word	0x200003ed

0800570c <__sfp_lock_release>:
 800570c:	4801      	ldr	r0, [pc, #4]	@ (8005714 <__sfp_lock_release+0x8>)
 800570e:	f000 b94b 	b.w	80059a8 <__retarget_lock_release_recursive>
 8005712:	bf00      	nop
 8005714:	200003ed 	.word	0x200003ed

08005718 <__sinit>:
 8005718:	b510      	push	{r4, lr}
 800571a:	4604      	mov	r4, r0
 800571c:	f7ff fff0 	bl	8005700 <__sfp_lock_acquire>
 8005720:	6a23      	ldr	r3, [r4, #32]
 8005722:	b11b      	cbz	r3, 800572c <__sinit+0x14>
 8005724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005728:	f7ff bff0 	b.w	800570c <__sfp_lock_release>
 800572c:	4b04      	ldr	r3, [pc, #16]	@ (8005740 <__sinit+0x28>)
 800572e:	6223      	str	r3, [r4, #32]
 8005730:	4b04      	ldr	r3, [pc, #16]	@ (8005744 <__sinit+0x2c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1f5      	bne.n	8005724 <__sinit+0xc>
 8005738:	f7ff ffc4 	bl	80056c4 <global_stdio_init.part.0>
 800573c:	e7f2      	b.n	8005724 <__sinit+0xc>
 800573e:	bf00      	nop
 8005740:	08005685 	.word	0x08005685
 8005744:	200003e4 	.word	0x200003e4

08005748 <_fwalk_sglue>:
 8005748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800574c:	4607      	mov	r7, r0
 800574e:	4688      	mov	r8, r1
 8005750:	4614      	mov	r4, r2
 8005752:	2600      	movs	r6, #0
 8005754:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005758:	f1b9 0901 	subs.w	r9, r9, #1
 800575c:	d505      	bpl.n	800576a <_fwalk_sglue+0x22>
 800575e:	6824      	ldr	r4, [r4, #0]
 8005760:	2c00      	cmp	r4, #0
 8005762:	d1f7      	bne.n	8005754 <_fwalk_sglue+0xc>
 8005764:	4630      	mov	r0, r6
 8005766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800576a:	89ab      	ldrh	r3, [r5, #12]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d907      	bls.n	8005780 <_fwalk_sglue+0x38>
 8005770:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005774:	3301      	adds	r3, #1
 8005776:	d003      	beq.n	8005780 <_fwalk_sglue+0x38>
 8005778:	4629      	mov	r1, r5
 800577a:	4638      	mov	r0, r7
 800577c:	47c0      	blx	r8
 800577e:	4306      	orrs	r6, r0
 8005780:	3568      	adds	r5, #104	@ 0x68
 8005782:	e7e9      	b.n	8005758 <_fwalk_sglue+0x10>

08005784 <siprintf>:
 8005784:	b40e      	push	{r1, r2, r3}
 8005786:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800578a:	b510      	push	{r4, lr}
 800578c:	2400      	movs	r4, #0
 800578e:	b09d      	sub	sp, #116	@ 0x74
 8005790:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005792:	9002      	str	r0, [sp, #8]
 8005794:	9006      	str	r0, [sp, #24]
 8005796:	9107      	str	r1, [sp, #28]
 8005798:	9104      	str	r1, [sp, #16]
 800579a:	4809      	ldr	r0, [pc, #36]	@ (80057c0 <siprintf+0x3c>)
 800579c:	4909      	ldr	r1, [pc, #36]	@ (80057c4 <siprintf+0x40>)
 800579e:	f853 2b04 	ldr.w	r2, [r3], #4
 80057a2:	9105      	str	r1, [sp, #20]
 80057a4:	6800      	ldr	r0, [r0, #0]
 80057a6:	a902      	add	r1, sp, #8
 80057a8:	9301      	str	r3, [sp, #4]
 80057aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80057ac:	f002 fbea 	bl	8007f84 <_svfiprintf_r>
 80057b0:	9b02      	ldr	r3, [sp, #8]
 80057b2:	701c      	strb	r4, [r3, #0]
 80057b4:	b01d      	add	sp, #116	@ 0x74
 80057b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057ba:	b003      	add	sp, #12
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	20000018 	.word	0x20000018
 80057c4:	ffff0208 	.word	0xffff0208

080057c8 <siscanf>:
 80057c8:	b40e      	push	{r1, r2, r3}
 80057ca:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80057ce:	b570      	push	{r4, r5, r6, lr}
 80057d0:	2500      	movs	r5, #0
 80057d2:	b09d      	sub	sp, #116	@ 0x74
 80057d4:	ac21      	add	r4, sp, #132	@ 0x84
 80057d6:	f854 6b04 	ldr.w	r6, [r4], #4
 80057da:	f8ad 2014 	strh.w	r2, [sp, #20]
 80057de:	951b      	str	r5, [sp, #108]	@ 0x6c
 80057e0:	9002      	str	r0, [sp, #8]
 80057e2:	9006      	str	r0, [sp, #24]
 80057e4:	f7fa fd20 	bl	8000228 <strlen>
 80057e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005818 <siscanf+0x50>)
 80057ea:	9003      	str	r0, [sp, #12]
 80057ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80057f2:	9007      	str	r0, [sp, #28]
 80057f4:	4809      	ldr	r0, [pc, #36]	@ (800581c <siscanf+0x54>)
 80057f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80057fa:	4632      	mov	r2, r6
 80057fc:	4623      	mov	r3, r4
 80057fe:	a902      	add	r1, sp, #8
 8005800:	6800      	ldr	r0, [r0, #0]
 8005802:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005804:	9514      	str	r5, [sp, #80]	@ 0x50
 8005806:	9401      	str	r4, [sp, #4]
 8005808:	f002 fd12 	bl	8008230 <__ssvfiscanf_r>
 800580c:	b01d      	add	sp, #116	@ 0x74
 800580e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005812:	b003      	add	sp, #12
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	08005843 	.word	0x08005843
 800581c:	20000018 	.word	0x20000018

08005820 <__sread>:
 8005820:	b510      	push	{r4, lr}
 8005822:	460c      	mov	r4, r1
 8005824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005828:	f000 f86e 	bl	8005908 <_read_r>
 800582c:	2800      	cmp	r0, #0
 800582e:	bfab      	itete	ge
 8005830:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005832:	89a3      	ldrhlt	r3, [r4, #12]
 8005834:	181b      	addge	r3, r3, r0
 8005836:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800583a:	bfac      	ite	ge
 800583c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800583e:	81a3      	strhlt	r3, [r4, #12]
 8005840:	bd10      	pop	{r4, pc}

08005842 <__seofread>:
 8005842:	2000      	movs	r0, #0
 8005844:	4770      	bx	lr

08005846 <__swrite>:
 8005846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800584a:	461f      	mov	r7, r3
 800584c:	898b      	ldrh	r3, [r1, #12]
 800584e:	4605      	mov	r5, r0
 8005850:	05db      	lsls	r3, r3, #23
 8005852:	460c      	mov	r4, r1
 8005854:	4616      	mov	r6, r2
 8005856:	d505      	bpl.n	8005864 <__swrite+0x1e>
 8005858:	2302      	movs	r3, #2
 800585a:	2200      	movs	r2, #0
 800585c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005860:	f000 f840 	bl	80058e4 <_lseek_r>
 8005864:	89a3      	ldrh	r3, [r4, #12]
 8005866:	4632      	mov	r2, r6
 8005868:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800586c:	81a3      	strh	r3, [r4, #12]
 800586e:	4628      	mov	r0, r5
 8005870:	463b      	mov	r3, r7
 8005872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800587a:	f000 b857 	b.w	800592c <_write_r>

0800587e <__sseek>:
 800587e:	b510      	push	{r4, lr}
 8005880:	460c      	mov	r4, r1
 8005882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005886:	f000 f82d 	bl	80058e4 <_lseek_r>
 800588a:	1c43      	adds	r3, r0, #1
 800588c:	89a3      	ldrh	r3, [r4, #12]
 800588e:	bf15      	itete	ne
 8005890:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005892:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005896:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800589a:	81a3      	strheq	r3, [r4, #12]
 800589c:	bf18      	it	ne
 800589e:	81a3      	strhne	r3, [r4, #12]
 80058a0:	bd10      	pop	{r4, pc}

080058a2 <__sclose>:
 80058a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a6:	f000 b80d 	b.w	80058c4 <_close_r>

080058aa <memset>:
 80058aa:	4603      	mov	r3, r0
 80058ac:	4402      	add	r2, r0
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d100      	bne.n	80058b4 <memset+0xa>
 80058b2:	4770      	bx	lr
 80058b4:	f803 1b01 	strb.w	r1, [r3], #1
 80058b8:	e7f9      	b.n	80058ae <memset+0x4>
	...

080058bc <_localeconv_r>:
 80058bc:	4800      	ldr	r0, [pc, #0]	@ (80058c0 <_localeconv_r+0x4>)
 80058be:	4770      	bx	lr
 80058c0:	20000158 	.word	0x20000158

080058c4 <_close_r>:
 80058c4:	b538      	push	{r3, r4, r5, lr}
 80058c6:	2300      	movs	r3, #0
 80058c8:	4d05      	ldr	r5, [pc, #20]	@ (80058e0 <_close_r+0x1c>)
 80058ca:	4604      	mov	r4, r0
 80058cc:	4608      	mov	r0, r1
 80058ce:	602b      	str	r3, [r5, #0]
 80058d0:	f7fc fad7 	bl	8001e82 <_close>
 80058d4:	1c43      	adds	r3, r0, #1
 80058d6:	d102      	bne.n	80058de <_close_r+0x1a>
 80058d8:	682b      	ldr	r3, [r5, #0]
 80058da:	b103      	cbz	r3, 80058de <_close_r+0x1a>
 80058dc:	6023      	str	r3, [r4, #0]
 80058de:	bd38      	pop	{r3, r4, r5, pc}
 80058e0:	200003e8 	.word	0x200003e8

080058e4 <_lseek_r>:
 80058e4:	b538      	push	{r3, r4, r5, lr}
 80058e6:	4604      	mov	r4, r0
 80058e8:	4608      	mov	r0, r1
 80058ea:	4611      	mov	r1, r2
 80058ec:	2200      	movs	r2, #0
 80058ee:	4d05      	ldr	r5, [pc, #20]	@ (8005904 <_lseek_r+0x20>)
 80058f0:	602a      	str	r2, [r5, #0]
 80058f2:	461a      	mov	r2, r3
 80058f4:	f7fc fae9 	bl	8001eca <_lseek>
 80058f8:	1c43      	adds	r3, r0, #1
 80058fa:	d102      	bne.n	8005902 <_lseek_r+0x1e>
 80058fc:	682b      	ldr	r3, [r5, #0]
 80058fe:	b103      	cbz	r3, 8005902 <_lseek_r+0x1e>
 8005900:	6023      	str	r3, [r4, #0]
 8005902:	bd38      	pop	{r3, r4, r5, pc}
 8005904:	200003e8 	.word	0x200003e8

08005908 <_read_r>:
 8005908:	b538      	push	{r3, r4, r5, lr}
 800590a:	4604      	mov	r4, r0
 800590c:	4608      	mov	r0, r1
 800590e:	4611      	mov	r1, r2
 8005910:	2200      	movs	r2, #0
 8005912:	4d05      	ldr	r5, [pc, #20]	@ (8005928 <_read_r+0x20>)
 8005914:	602a      	str	r2, [r5, #0]
 8005916:	461a      	mov	r2, r3
 8005918:	f7fc fa7a 	bl	8001e10 <_read>
 800591c:	1c43      	adds	r3, r0, #1
 800591e:	d102      	bne.n	8005926 <_read_r+0x1e>
 8005920:	682b      	ldr	r3, [r5, #0]
 8005922:	b103      	cbz	r3, 8005926 <_read_r+0x1e>
 8005924:	6023      	str	r3, [r4, #0]
 8005926:	bd38      	pop	{r3, r4, r5, pc}
 8005928:	200003e8 	.word	0x200003e8

0800592c <_write_r>:
 800592c:	b538      	push	{r3, r4, r5, lr}
 800592e:	4604      	mov	r4, r0
 8005930:	4608      	mov	r0, r1
 8005932:	4611      	mov	r1, r2
 8005934:	2200      	movs	r2, #0
 8005936:	4d05      	ldr	r5, [pc, #20]	@ (800594c <_write_r+0x20>)
 8005938:	602a      	str	r2, [r5, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	f7fc fa85 	bl	8001e4a <_write>
 8005940:	1c43      	adds	r3, r0, #1
 8005942:	d102      	bne.n	800594a <_write_r+0x1e>
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	b103      	cbz	r3, 800594a <_write_r+0x1e>
 8005948:	6023      	str	r3, [r4, #0]
 800594a:	bd38      	pop	{r3, r4, r5, pc}
 800594c:	200003e8 	.word	0x200003e8

08005950 <__errno>:
 8005950:	4b01      	ldr	r3, [pc, #4]	@ (8005958 <__errno+0x8>)
 8005952:	6818      	ldr	r0, [r3, #0]
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	20000018 	.word	0x20000018

0800595c <__libc_init_array>:
 800595c:	b570      	push	{r4, r5, r6, lr}
 800595e:	2600      	movs	r6, #0
 8005960:	4d0c      	ldr	r5, [pc, #48]	@ (8005994 <__libc_init_array+0x38>)
 8005962:	4c0d      	ldr	r4, [pc, #52]	@ (8005998 <__libc_init_array+0x3c>)
 8005964:	1b64      	subs	r4, r4, r5
 8005966:	10a4      	asrs	r4, r4, #2
 8005968:	42a6      	cmp	r6, r4
 800596a:	d109      	bne.n	8005980 <__libc_init_array+0x24>
 800596c:	f004 ff8e 	bl	800a88c <_init>
 8005970:	2600      	movs	r6, #0
 8005972:	4d0a      	ldr	r5, [pc, #40]	@ (800599c <__libc_init_array+0x40>)
 8005974:	4c0a      	ldr	r4, [pc, #40]	@ (80059a0 <__libc_init_array+0x44>)
 8005976:	1b64      	subs	r4, r4, r5
 8005978:	10a4      	asrs	r4, r4, #2
 800597a:	42a6      	cmp	r6, r4
 800597c:	d105      	bne.n	800598a <__libc_init_array+0x2e>
 800597e:	bd70      	pop	{r4, r5, r6, pc}
 8005980:	f855 3b04 	ldr.w	r3, [r5], #4
 8005984:	4798      	blx	r3
 8005986:	3601      	adds	r6, #1
 8005988:	e7ee      	b.n	8005968 <__libc_init_array+0xc>
 800598a:	f855 3b04 	ldr.w	r3, [r5], #4
 800598e:	4798      	blx	r3
 8005990:	3601      	adds	r6, #1
 8005992:	e7f2      	b.n	800597a <__libc_init_array+0x1e>
 8005994:	0800b14c 	.word	0x0800b14c
 8005998:	0800b14c 	.word	0x0800b14c
 800599c:	0800b14c 	.word	0x0800b14c
 80059a0:	0800b150 	.word	0x0800b150

080059a4 <__retarget_lock_init_recursive>:
 80059a4:	4770      	bx	lr

080059a6 <__retarget_lock_acquire_recursive>:
 80059a6:	4770      	bx	lr

080059a8 <__retarget_lock_release_recursive>:
 80059a8:	4770      	bx	lr

080059aa <strcpy>:
 80059aa:	4603      	mov	r3, r0
 80059ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059b0:	f803 2b01 	strb.w	r2, [r3], #1
 80059b4:	2a00      	cmp	r2, #0
 80059b6:	d1f9      	bne.n	80059ac <strcpy+0x2>
 80059b8:	4770      	bx	lr

080059ba <memchr>:
 80059ba:	4603      	mov	r3, r0
 80059bc:	b510      	push	{r4, lr}
 80059be:	b2c9      	uxtb	r1, r1
 80059c0:	4402      	add	r2, r0
 80059c2:	4293      	cmp	r3, r2
 80059c4:	4618      	mov	r0, r3
 80059c6:	d101      	bne.n	80059cc <memchr+0x12>
 80059c8:	2000      	movs	r0, #0
 80059ca:	e003      	b.n	80059d4 <memchr+0x1a>
 80059cc:	7804      	ldrb	r4, [r0, #0]
 80059ce:	3301      	adds	r3, #1
 80059d0:	428c      	cmp	r4, r1
 80059d2:	d1f6      	bne.n	80059c2 <memchr+0x8>
 80059d4:	bd10      	pop	{r4, pc}
	...

080059d8 <nanf>:
 80059d8:	4800      	ldr	r0, [pc, #0]	@ (80059dc <nanf+0x4>)
 80059da:	4770      	bx	lr
 80059dc:	7fc00000 	.word	0x7fc00000

080059e0 <quorem>:
 80059e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059e4:	6903      	ldr	r3, [r0, #16]
 80059e6:	690c      	ldr	r4, [r1, #16]
 80059e8:	4607      	mov	r7, r0
 80059ea:	42a3      	cmp	r3, r4
 80059ec:	db7e      	blt.n	8005aec <quorem+0x10c>
 80059ee:	3c01      	subs	r4, #1
 80059f0:	00a3      	lsls	r3, r4, #2
 80059f2:	f100 0514 	add.w	r5, r0, #20
 80059f6:	f101 0814 	add.w	r8, r1, #20
 80059fa:	9300      	str	r3, [sp, #0]
 80059fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a00:	9301      	str	r3, [sp, #4]
 8005a02:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a16:	d32e      	bcc.n	8005a76 <quorem+0x96>
 8005a18:	f04f 0a00 	mov.w	sl, #0
 8005a1c:	46c4      	mov	ip, r8
 8005a1e:	46ae      	mov	lr, r5
 8005a20:	46d3      	mov	fp, sl
 8005a22:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a26:	b298      	uxth	r0, r3
 8005a28:	fb06 a000 	mla	r0, r6, r0, sl
 8005a2c:	0c1b      	lsrs	r3, r3, #16
 8005a2e:	0c02      	lsrs	r2, r0, #16
 8005a30:	fb06 2303 	mla	r3, r6, r3, r2
 8005a34:	f8de 2000 	ldr.w	r2, [lr]
 8005a38:	b280      	uxth	r0, r0
 8005a3a:	b292      	uxth	r2, r2
 8005a3c:	1a12      	subs	r2, r2, r0
 8005a3e:	445a      	add	r2, fp
 8005a40:	f8de 0000 	ldr.w	r0, [lr]
 8005a44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005a4e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005a52:	b292      	uxth	r2, r2
 8005a54:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005a58:	45e1      	cmp	r9, ip
 8005a5a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005a5e:	f84e 2b04 	str.w	r2, [lr], #4
 8005a62:	d2de      	bcs.n	8005a22 <quorem+0x42>
 8005a64:	9b00      	ldr	r3, [sp, #0]
 8005a66:	58eb      	ldr	r3, [r5, r3]
 8005a68:	b92b      	cbnz	r3, 8005a76 <quorem+0x96>
 8005a6a:	9b01      	ldr	r3, [sp, #4]
 8005a6c:	3b04      	subs	r3, #4
 8005a6e:	429d      	cmp	r5, r3
 8005a70:	461a      	mov	r2, r3
 8005a72:	d32f      	bcc.n	8005ad4 <quorem+0xf4>
 8005a74:	613c      	str	r4, [r7, #16]
 8005a76:	4638      	mov	r0, r7
 8005a78:	f001 f9c8 	bl	8006e0c <__mcmp>
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	db25      	blt.n	8005acc <quorem+0xec>
 8005a80:	4629      	mov	r1, r5
 8005a82:	2000      	movs	r0, #0
 8005a84:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a88:	f8d1 c000 	ldr.w	ip, [r1]
 8005a8c:	fa1f fe82 	uxth.w	lr, r2
 8005a90:	fa1f f38c 	uxth.w	r3, ip
 8005a94:	eba3 030e 	sub.w	r3, r3, lr
 8005a98:	4403      	add	r3, r0
 8005a9a:	0c12      	lsrs	r2, r2, #16
 8005a9c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005aa0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005aaa:	45c1      	cmp	r9, r8
 8005aac:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ab0:	f841 3b04 	str.w	r3, [r1], #4
 8005ab4:	d2e6      	bcs.n	8005a84 <quorem+0xa4>
 8005ab6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005aba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005abe:	b922      	cbnz	r2, 8005aca <quorem+0xea>
 8005ac0:	3b04      	subs	r3, #4
 8005ac2:	429d      	cmp	r5, r3
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	d30b      	bcc.n	8005ae0 <quorem+0x100>
 8005ac8:	613c      	str	r4, [r7, #16]
 8005aca:	3601      	adds	r6, #1
 8005acc:	4630      	mov	r0, r6
 8005ace:	b003      	add	sp, #12
 8005ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ad4:	6812      	ldr	r2, [r2, #0]
 8005ad6:	3b04      	subs	r3, #4
 8005ad8:	2a00      	cmp	r2, #0
 8005ada:	d1cb      	bne.n	8005a74 <quorem+0x94>
 8005adc:	3c01      	subs	r4, #1
 8005ade:	e7c6      	b.n	8005a6e <quorem+0x8e>
 8005ae0:	6812      	ldr	r2, [r2, #0]
 8005ae2:	3b04      	subs	r3, #4
 8005ae4:	2a00      	cmp	r2, #0
 8005ae6:	d1ef      	bne.n	8005ac8 <quorem+0xe8>
 8005ae8:	3c01      	subs	r4, #1
 8005aea:	e7ea      	b.n	8005ac2 <quorem+0xe2>
 8005aec:	2000      	movs	r0, #0
 8005aee:	e7ee      	b.n	8005ace <quorem+0xee>

08005af0 <_dtoa_r>:
 8005af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af4:	4614      	mov	r4, r2
 8005af6:	461d      	mov	r5, r3
 8005af8:	69c7      	ldr	r7, [r0, #28]
 8005afa:	b097      	sub	sp, #92	@ 0x5c
 8005afc:	4681      	mov	r9, r0
 8005afe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005b02:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005b04:	b97f      	cbnz	r7, 8005b26 <_dtoa_r+0x36>
 8005b06:	2010      	movs	r0, #16
 8005b08:	f000 fe0e 	bl	8006728 <malloc>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	f8c9 001c 	str.w	r0, [r9, #28]
 8005b12:	b920      	cbnz	r0, 8005b1e <_dtoa_r+0x2e>
 8005b14:	21ef      	movs	r1, #239	@ 0xef
 8005b16:	4bac      	ldr	r3, [pc, #688]	@ (8005dc8 <_dtoa_r+0x2d8>)
 8005b18:	48ac      	ldr	r0, [pc, #688]	@ (8005dcc <_dtoa_r+0x2dc>)
 8005b1a:	f002 ffb3 	bl	8008a84 <__assert_func>
 8005b1e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b22:	6007      	str	r7, [r0, #0]
 8005b24:	60c7      	str	r7, [r0, #12]
 8005b26:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b2a:	6819      	ldr	r1, [r3, #0]
 8005b2c:	b159      	cbz	r1, 8005b46 <_dtoa_r+0x56>
 8005b2e:	685a      	ldr	r2, [r3, #4]
 8005b30:	2301      	movs	r3, #1
 8005b32:	4093      	lsls	r3, r2
 8005b34:	604a      	str	r2, [r1, #4]
 8005b36:	608b      	str	r3, [r1, #8]
 8005b38:	4648      	mov	r0, r9
 8005b3a:	f000 feeb 	bl	8006914 <_Bfree>
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	1e2b      	subs	r3, r5, #0
 8005b48:	bfaf      	iteee	ge
 8005b4a:	2300      	movge	r3, #0
 8005b4c:	2201      	movlt	r2, #1
 8005b4e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005b52:	9307      	strlt	r3, [sp, #28]
 8005b54:	bfa8      	it	ge
 8005b56:	6033      	strge	r3, [r6, #0]
 8005b58:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005b5c:	4b9c      	ldr	r3, [pc, #624]	@ (8005dd0 <_dtoa_r+0x2e0>)
 8005b5e:	bfb8      	it	lt
 8005b60:	6032      	strlt	r2, [r6, #0]
 8005b62:	ea33 0308 	bics.w	r3, r3, r8
 8005b66:	d112      	bne.n	8005b8e <_dtoa_r+0x9e>
 8005b68:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005b6c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005b74:	4323      	orrs	r3, r4
 8005b76:	f000 855e 	beq.w	8006636 <_dtoa_r+0xb46>
 8005b7a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b7c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005dd4 <_dtoa_r+0x2e4>
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f000 8560 	beq.w	8006646 <_dtoa_r+0xb56>
 8005b86:	f10a 0303 	add.w	r3, sl, #3
 8005b8a:	f000 bd5a 	b.w	8006642 <_dtoa_r+0xb52>
 8005b8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b92:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005b96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	f7fa ff6f 	bl	8000a80 <__aeabi_dcmpeq>
 8005ba2:	4607      	mov	r7, r0
 8005ba4:	b158      	cbz	r0, 8005bbe <_dtoa_r+0xce>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005baa:	6013      	str	r3, [r2, #0]
 8005bac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005bae:	b113      	cbz	r3, 8005bb6 <_dtoa_r+0xc6>
 8005bb0:	4b89      	ldr	r3, [pc, #548]	@ (8005dd8 <_dtoa_r+0x2e8>)
 8005bb2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005bb4:	6013      	str	r3, [r2, #0]
 8005bb6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005ddc <_dtoa_r+0x2ec>
 8005bba:	f000 bd44 	b.w	8006646 <_dtoa_r+0xb56>
 8005bbe:	ab14      	add	r3, sp, #80	@ 0x50
 8005bc0:	9301      	str	r3, [sp, #4]
 8005bc2:	ab15      	add	r3, sp, #84	@ 0x54
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	4648      	mov	r0, r9
 8005bc8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005bcc:	f001 fa36 	bl	800703c <__d2b>
 8005bd0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005bd4:	9003      	str	r0, [sp, #12]
 8005bd6:	2e00      	cmp	r6, #0
 8005bd8:	d078      	beq.n	8005ccc <_dtoa_r+0x1dc>
 8005bda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005be0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005be4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005be8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005bec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005bf0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	4b7a      	ldr	r3, [pc, #488]	@ (8005de0 <_dtoa_r+0x2f0>)
 8005bf8:	f7fa fb22 	bl	8000240 <__aeabi_dsub>
 8005bfc:	a36c      	add	r3, pc, #432	@ (adr r3, 8005db0 <_dtoa_r+0x2c0>)
 8005bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c02:	f7fa fcd5 	bl	80005b0 <__aeabi_dmul>
 8005c06:	a36c      	add	r3, pc, #432	@ (adr r3, 8005db8 <_dtoa_r+0x2c8>)
 8005c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0c:	f7fa fb1a 	bl	8000244 <__adddf3>
 8005c10:	4604      	mov	r4, r0
 8005c12:	4630      	mov	r0, r6
 8005c14:	460d      	mov	r5, r1
 8005c16:	f7fa fc61 	bl	80004dc <__aeabi_i2d>
 8005c1a:	a369      	add	r3, pc, #420	@ (adr r3, 8005dc0 <_dtoa_r+0x2d0>)
 8005c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c20:	f7fa fcc6 	bl	80005b0 <__aeabi_dmul>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	4620      	mov	r0, r4
 8005c2a:	4629      	mov	r1, r5
 8005c2c:	f7fa fb0a 	bl	8000244 <__adddf3>
 8005c30:	4604      	mov	r4, r0
 8005c32:	460d      	mov	r5, r1
 8005c34:	f7fa ff6c 	bl	8000b10 <__aeabi_d2iz>
 8005c38:	2200      	movs	r2, #0
 8005c3a:	4607      	mov	r7, r0
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	4620      	mov	r0, r4
 8005c40:	4629      	mov	r1, r5
 8005c42:	f7fa ff27 	bl	8000a94 <__aeabi_dcmplt>
 8005c46:	b140      	cbz	r0, 8005c5a <_dtoa_r+0x16a>
 8005c48:	4638      	mov	r0, r7
 8005c4a:	f7fa fc47 	bl	80004dc <__aeabi_i2d>
 8005c4e:	4622      	mov	r2, r4
 8005c50:	462b      	mov	r3, r5
 8005c52:	f7fa ff15 	bl	8000a80 <__aeabi_dcmpeq>
 8005c56:	b900      	cbnz	r0, 8005c5a <_dtoa_r+0x16a>
 8005c58:	3f01      	subs	r7, #1
 8005c5a:	2f16      	cmp	r7, #22
 8005c5c:	d854      	bhi.n	8005d08 <_dtoa_r+0x218>
 8005c5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c62:	4b60      	ldr	r3, [pc, #384]	@ (8005de4 <_dtoa_r+0x2f4>)
 8005c64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6c:	f7fa ff12 	bl	8000a94 <__aeabi_dcmplt>
 8005c70:	2800      	cmp	r0, #0
 8005c72:	d04b      	beq.n	8005d0c <_dtoa_r+0x21c>
 8005c74:	2300      	movs	r3, #0
 8005c76:	3f01      	subs	r7, #1
 8005c78:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c7a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c7c:	1b9b      	subs	r3, r3, r6
 8005c7e:	1e5a      	subs	r2, r3, #1
 8005c80:	bf49      	itett	mi
 8005c82:	f1c3 0301 	rsbmi	r3, r3, #1
 8005c86:	2300      	movpl	r3, #0
 8005c88:	9304      	strmi	r3, [sp, #16]
 8005c8a:	2300      	movmi	r3, #0
 8005c8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c8e:	bf54      	ite	pl
 8005c90:	9304      	strpl	r3, [sp, #16]
 8005c92:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005c94:	2f00      	cmp	r7, #0
 8005c96:	db3b      	blt.n	8005d10 <_dtoa_r+0x220>
 8005c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c9a:	970e      	str	r7, [sp, #56]	@ 0x38
 8005c9c:	443b      	add	r3, r7
 8005c9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ca4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ca6:	2b09      	cmp	r3, #9
 8005ca8:	d865      	bhi.n	8005d76 <_dtoa_r+0x286>
 8005caa:	2b05      	cmp	r3, #5
 8005cac:	bfc4      	itt	gt
 8005cae:	3b04      	subgt	r3, #4
 8005cb0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005cb2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005cb4:	bfc8      	it	gt
 8005cb6:	2400      	movgt	r4, #0
 8005cb8:	f1a3 0302 	sub.w	r3, r3, #2
 8005cbc:	bfd8      	it	le
 8005cbe:	2401      	movle	r4, #1
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d864      	bhi.n	8005d8e <_dtoa_r+0x29e>
 8005cc4:	e8df f003 	tbb	[pc, r3]
 8005cc8:	2c385553 	.word	0x2c385553
 8005ccc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005cd0:	441e      	add	r6, r3
 8005cd2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005cd6:	2b20      	cmp	r3, #32
 8005cd8:	bfc1      	itttt	gt
 8005cda:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005cde:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ce2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ce6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005cea:	bfd6      	itet	le
 8005cec:	f1c3 0320 	rsble	r3, r3, #32
 8005cf0:	ea48 0003 	orrgt.w	r0, r8, r3
 8005cf4:	fa04 f003 	lslle.w	r0, r4, r3
 8005cf8:	f7fa fbe0 	bl	80004bc <__aeabi_ui2d>
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005d02:	3e01      	subs	r6, #1
 8005d04:	9212      	str	r2, [sp, #72]	@ 0x48
 8005d06:	e774      	b.n	8005bf2 <_dtoa_r+0x102>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e7b5      	b.n	8005c78 <_dtoa_r+0x188>
 8005d0c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005d0e:	e7b4      	b.n	8005c7a <_dtoa_r+0x18a>
 8005d10:	9b04      	ldr	r3, [sp, #16]
 8005d12:	1bdb      	subs	r3, r3, r7
 8005d14:	9304      	str	r3, [sp, #16]
 8005d16:	427b      	negs	r3, r7
 8005d18:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d1e:	e7c1      	b.n	8005ca4 <_dtoa_r+0x1b4>
 8005d20:	2301      	movs	r3, #1
 8005d22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d26:	eb07 0b03 	add.w	fp, r7, r3
 8005d2a:	f10b 0301 	add.w	r3, fp, #1
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	9308      	str	r3, [sp, #32]
 8005d32:	bfb8      	it	lt
 8005d34:	2301      	movlt	r3, #1
 8005d36:	e006      	b.n	8005d46 <_dtoa_r+0x256>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	dd28      	ble.n	8005d94 <_dtoa_r+0x2a4>
 8005d42:	469b      	mov	fp, r3
 8005d44:	9308      	str	r3, [sp, #32]
 8005d46:	2100      	movs	r1, #0
 8005d48:	2204      	movs	r2, #4
 8005d4a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005d4e:	f102 0514 	add.w	r5, r2, #20
 8005d52:	429d      	cmp	r5, r3
 8005d54:	d926      	bls.n	8005da4 <_dtoa_r+0x2b4>
 8005d56:	6041      	str	r1, [r0, #4]
 8005d58:	4648      	mov	r0, r9
 8005d5a:	f000 fd9b 	bl	8006894 <_Balloc>
 8005d5e:	4682      	mov	sl, r0
 8005d60:	2800      	cmp	r0, #0
 8005d62:	d143      	bne.n	8005dec <_dtoa_r+0x2fc>
 8005d64:	4602      	mov	r2, r0
 8005d66:	f240 11af 	movw	r1, #431	@ 0x1af
 8005d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8005de8 <_dtoa_r+0x2f8>)
 8005d6c:	e6d4      	b.n	8005b18 <_dtoa_r+0x28>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	e7e3      	b.n	8005d3a <_dtoa_r+0x24a>
 8005d72:	2300      	movs	r3, #0
 8005d74:	e7d5      	b.n	8005d22 <_dtoa_r+0x232>
 8005d76:	2401      	movs	r4, #1
 8005d78:	2300      	movs	r3, #0
 8005d7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005d7c:	9320      	str	r3, [sp, #128]	@ 0x80
 8005d7e:	f04f 3bff 	mov.w	fp, #4294967295
 8005d82:	2200      	movs	r2, #0
 8005d84:	2312      	movs	r3, #18
 8005d86:	f8cd b020 	str.w	fp, [sp, #32]
 8005d8a:	9221      	str	r2, [sp, #132]	@ 0x84
 8005d8c:	e7db      	b.n	8005d46 <_dtoa_r+0x256>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d92:	e7f4      	b.n	8005d7e <_dtoa_r+0x28e>
 8005d94:	f04f 0b01 	mov.w	fp, #1
 8005d98:	465b      	mov	r3, fp
 8005d9a:	f8cd b020 	str.w	fp, [sp, #32]
 8005d9e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005da2:	e7d0      	b.n	8005d46 <_dtoa_r+0x256>
 8005da4:	3101      	adds	r1, #1
 8005da6:	0052      	lsls	r2, r2, #1
 8005da8:	e7d1      	b.n	8005d4e <_dtoa_r+0x25e>
 8005daa:	bf00      	nop
 8005dac:	f3af 8000 	nop.w
 8005db0:	636f4361 	.word	0x636f4361
 8005db4:	3fd287a7 	.word	0x3fd287a7
 8005db8:	8b60c8b3 	.word	0x8b60c8b3
 8005dbc:	3fc68a28 	.word	0x3fc68a28
 8005dc0:	509f79fb 	.word	0x509f79fb
 8005dc4:	3fd34413 	.word	0x3fd34413
 8005dc8:	0800a936 	.word	0x0800a936
 8005dcc:	0800a94d 	.word	0x0800a94d
 8005dd0:	7ff00000 	.word	0x7ff00000
 8005dd4:	0800a932 	.word	0x0800a932
 8005dd8:	0800aa39 	.word	0x0800aa39
 8005ddc:	0800aa38 	.word	0x0800aa38
 8005de0:	3ff80000 	.word	0x3ff80000
 8005de4:	0800ab18 	.word	0x0800ab18
 8005de8:	0800a9a5 	.word	0x0800a9a5
 8005dec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005df0:	6018      	str	r0, [r3, #0]
 8005df2:	9b08      	ldr	r3, [sp, #32]
 8005df4:	2b0e      	cmp	r3, #14
 8005df6:	f200 80a1 	bhi.w	8005f3c <_dtoa_r+0x44c>
 8005dfa:	2c00      	cmp	r4, #0
 8005dfc:	f000 809e 	beq.w	8005f3c <_dtoa_r+0x44c>
 8005e00:	2f00      	cmp	r7, #0
 8005e02:	dd33      	ble.n	8005e6c <_dtoa_r+0x37c>
 8005e04:	4b9c      	ldr	r3, [pc, #624]	@ (8006078 <_dtoa_r+0x588>)
 8005e06:	f007 020f 	and.w	r2, r7, #15
 8005e0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e0e:	05f8      	lsls	r0, r7, #23
 8005e10:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e14:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005e18:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005e1c:	d516      	bpl.n	8005e4c <_dtoa_r+0x35c>
 8005e1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e22:	4b96      	ldr	r3, [pc, #600]	@ (800607c <_dtoa_r+0x58c>)
 8005e24:	2603      	movs	r6, #3
 8005e26:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e2a:	f7fa fceb 	bl	8000804 <__aeabi_ddiv>
 8005e2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e32:	f004 040f 	and.w	r4, r4, #15
 8005e36:	4d91      	ldr	r5, [pc, #580]	@ (800607c <_dtoa_r+0x58c>)
 8005e38:	b954      	cbnz	r4, 8005e50 <_dtoa_r+0x360>
 8005e3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e42:	f7fa fcdf 	bl	8000804 <__aeabi_ddiv>
 8005e46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e4a:	e028      	b.n	8005e9e <_dtoa_r+0x3ae>
 8005e4c:	2602      	movs	r6, #2
 8005e4e:	e7f2      	b.n	8005e36 <_dtoa_r+0x346>
 8005e50:	07e1      	lsls	r1, r4, #31
 8005e52:	d508      	bpl.n	8005e66 <_dtoa_r+0x376>
 8005e54:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e58:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e5c:	f7fa fba8 	bl	80005b0 <__aeabi_dmul>
 8005e60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e64:	3601      	adds	r6, #1
 8005e66:	1064      	asrs	r4, r4, #1
 8005e68:	3508      	adds	r5, #8
 8005e6a:	e7e5      	b.n	8005e38 <_dtoa_r+0x348>
 8005e6c:	f000 80af 	beq.w	8005fce <_dtoa_r+0x4de>
 8005e70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e74:	427c      	negs	r4, r7
 8005e76:	4b80      	ldr	r3, [pc, #512]	@ (8006078 <_dtoa_r+0x588>)
 8005e78:	f004 020f 	and.w	r2, r4, #15
 8005e7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e84:	f7fa fb94 	bl	80005b0 <__aeabi_dmul>
 8005e88:	2602      	movs	r6, #2
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e90:	4d7a      	ldr	r5, [pc, #488]	@ (800607c <_dtoa_r+0x58c>)
 8005e92:	1124      	asrs	r4, r4, #4
 8005e94:	2c00      	cmp	r4, #0
 8005e96:	f040 808f 	bne.w	8005fb8 <_dtoa_r+0x4c8>
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1d3      	bne.n	8005e46 <_dtoa_r+0x356>
 8005e9e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005ea2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f000 8094 	beq.w	8005fd2 <_dtoa_r+0x4e2>
 8005eaa:	2200      	movs	r2, #0
 8005eac:	4620      	mov	r0, r4
 8005eae:	4629      	mov	r1, r5
 8005eb0:	4b73      	ldr	r3, [pc, #460]	@ (8006080 <_dtoa_r+0x590>)
 8005eb2:	f7fa fdef 	bl	8000a94 <__aeabi_dcmplt>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	f000 808b 	beq.w	8005fd2 <_dtoa_r+0x4e2>
 8005ebc:	9b08      	ldr	r3, [sp, #32]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f000 8087 	beq.w	8005fd2 <_dtoa_r+0x4e2>
 8005ec4:	f1bb 0f00 	cmp.w	fp, #0
 8005ec8:	dd34      	ble.n	8005f34 <_dtoa_r+0x444>
 8005eca:	4620      	mov	r0, r4
 8005ecc:	2200      	movs	r2, #0
 8005ece:	4629      	mov	r1, r5
 8005ed0:	4b6c      	ldr	r3, [pc, #432]	@ (8006084 <_dtoa_r+0x594>)
 8005ed2:	f7fa fb6d 	bl	80005b0 <__aeabi_dmul>
 8005ed6:	465c      	mov	r4, fp
 8005ed8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005edc:	f107 38ff 	add.w	r8, r7, #4294967295
 8005ee0:	3601      	adds	r6, #1
 8005ee2:	4630      	mov	r0, r6
 8005ee4:	f7fa fafa 	bl	80004dc <__aeabi_i2d>
 8005ee8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eec:	f7fa fb60 	bl	80005b0 <__aeabi_dmul>
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	4b65      	ldr	r3, [pc, #404]	@ (8006088 <_dtoa_r+0x598>)
 8005ef4:	f7fa f9a6 	bl	8000244 <__adddf3>
 8005ef8:	4605      	mov	r5, r0
 8005efa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005efe:	2c00      	cmp	r4, #0
 8005f00:	d16a      	bne.n	8005fd8 <_dtoa_r+0x4e8>
 8005f02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f06:	2200      	movs	r2, #0
 8005f08:	4b60      	ldr	r3, [pc, #384]	@ (800608c <_dtoa_r+0x59c>)
 8005f0a:	f7fa f999 	bl	8000240 <__aeabi_dsub>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	460b      	mov	r3, r1
 8005f12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f16:	462a      	mov	r2, r5
 8005f18:	4633      	mov	r3, r6
 8005f1a:	f7fa fdd9 	bl	8000ad0 <__aeabi_dcmpgt>
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	f040 8298 	bne.w	8006454 <_dtoa_r+0x964>
 8005f24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f28:	462a      	mov	r2, r5
 8005f2a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005f2e:	f7fa fdb1 	bl	8000a94 <__aeabi_dcmplt>
 8005f32:	bb38      	cbnz	r0, 8005f84 <_dtoa_r+0x494>
 8005f34:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005f38:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005f3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f2c0 8157 	blt.w	80061f2 <_dtoa_r+0x702>
 8005f44:	2f0e      	cmp	r7, #14
 8005f46:	f300 8154 	bgt.w	80061f2 <_dtoa_r+0x702>
 8005f4a:	4b4b      	ldr	r3, [pc, #300]	@ (8006078 <_dtoa_r+0x588>)
 8005f4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f50:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f54:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005f58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f280 80e5 	bge.w	800612a <_dtoa_r+0x63a>
 8005f60:	9b08      	ldr	r3, [sp, #32]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f300 80e1 	bgt.w	800612a <_dtoa_r+0x63a>
 8005f68:	d10c      	bne.n	8005f84 <_dtoa_r+0x494>
 8005f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	4b46      	ldr	r3, [pc, #280]	@ (800608c <_dtoa_r+0x59c>)
 8005f72:	f7fa fb1d 	bl	80005b0 <__aeabi_dmul>
 8005f76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f7a:	f7fa fd9f 	bl	8000abc <__aeabi_dcmpge>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	f000 8266 	beq.w	8006450 <_dtoa_r+0x960>
 8005f84:	2400      	movs	r4, #0
 8005f86:	4625      	mov	r5, r4
 8005f88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f8a:	4656      	mov	r6, sl
 8005f8c:	ea6f 0803 	mvn.w	r8, r3
 8005f90:	2700      	movs	r7, #0
 8005f92:	4621      	mov	r1, r4
 8005f94:	4648      	mov	r0, r9
 8005f96:	f000 fcbd 	bl	8006914 <_Bfree>
 8005f9a:	2d00      	cmp	r5, #0
 8005f9c:	f000 80bd 	beq.w	800611a <_dtoa_r+0x62a>
 8005fa0:	b12f      	cbz	r7, 8005fae <_dtoa_r+0x4be>
 8005fa2:	42af      	cmp	r7, r5
 8005fa4:	d003      	beq.n	8005fae <_dtoa_r+0x4be>
 8005fa6:	4639      	mov	r1, r7
 8005fa8:	4648      	mov	r0, r9
 8005faa:	f000 fcb3 	bl	8006914 <_Bfree>
 8005fae:	4629      	mov	r1, r5
 8005fb0:	4648      	mov	r0, r9
 8005fb2:	f000 fcaf 	bl	8006914 <_Bfree>
 8005fb6:	e0b0      	b.n	800611a <_dtoa_r+0x62a>
 8005fb8:	07e2      	lsls	r2, r4, #31
 8005fba:	d505      	bpl.n	8005fc8 <_dtoa_r+0x4d8>
 8005fbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005fc0:	f7fa faf6 	bl	80005b0 <__aeabi_dmul>
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	3601      	adds	r6, #1
 8005fc8:	1064      	asrs	r4, r4, #1
 8005fca:	3508      	adds	r5, #8
 8005fcc:	e762      	b.n	8005e94 <_dtoa_r+0x3a4>
 8005fce:	2602      	movs	r6, #2
 8005fd0:	e765      	b.n	8005e9e <_dtoa_r+0x3ae>
 8005fd2:	46b8      	mov	r8, r7
 8005fd4:	9c08      	ldr	r4, [sp, #32]
 8005fd6:	e784      	b.n	8005ee2 <_dtoa_r+0x3f2>
 8005fd8:	4b27      	ldr	r3, [pc, #156]	@ (8006078 <_dtoa_r+0x588>)
 8005fda:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005fdc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005fe0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005fe4:	4454      	add	r4, sl
 8005fe6:	2900      	cmp	r1, #0
 8005fe8:	d054      	beq.n	8006094 <_dtoa_r+0x5a4>
 8005fea:	2000      	movs	r0, #0
 8005fec:	4928      	ldr	r1, [pc, #160]	@ (8006090 <_dtoa_r+0x5a0>)
 8005fee:	f7fa fc09 	bl	8000804 <__aeabi_ddiv>
 8005ff2:	4633      	mov	r3, r6
 8005ff4:	462a      	mov	r2, r5
 8005ff6:	f7fa f923 	bl	8000240 <__aeabi_dsub>
 8005ffa:	4656      	mov	r6, sl
 8005ffc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006000:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006004:	f7fa fd84 	bl	8000b10 <__aeabi_d2iz>
 8006008:	4605      	mov	r5, r0
 800600a:	f7fa fa67 	bl	80004dc <__aeabi_i2d>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006016:	f7fa f913 	bl	8000240 <__aeabi_dsub>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	3530      	adds	r5, #48	@ 0x30
 8006020:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006024:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006028:	f806 5b01 	strb.w	r5, [r6], #1
 800602c:	f7fa fd32 	bl	8000a94 <__aeabi_dcmplt>
 8006030:	2800      	cmp	r0, #0
 8006032:	d172      	bne.n	800611a <_dtoa_r+0x62a>
 8006034:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006038:	2000      	movs	r0, #0
 800603a:	4911      	ldr	r1, [pc, #68]	@ (8006080 <_dtoa_r+0x590>)
 800603c:	f7fa f900 	bl	8000240 <__aeabi_dsub>
 8006040:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006044:	f7fa fd26 	bl	8000a94 <__aeabi_dcmplt>
 8006048:	2800      	cmp	r0, #0
 800604a:	f040 80b4 	bne.w	80061b6 <_dtoa_r+0x6c6>
 800604e:	42a6      	cmp	r6, r4
 8006050:	f43f af70 	beq.w	8005f34 <_dtoa_r+0x444>
 8006054:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006058:	2200      	movs	r2, #0
 800605a:	4b0a      	ldr	r3, [pc, #40]	@ (8006084 <_dtoa_r+0x594>)
 800605c:	f7fa faa8 	bl	80005b0 <__aeabi_dmul>
 8006060:	2200      	movs	r2, #0
 8006062:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006066:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800606a:	4b06      	ldr	r3, [pc, #24]	@ (8006084 <_dtoa_r+0x594>)
 800606c:	f7fa faa0 	bl	80005b0 <__aeabi_dmul>
 8006070:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006074:	e7c4      	b.n	8006000 <_dtoa_r+0x510>
 8006076:	bf00      	nop
 8006078:	0800ab18 	.word	0x0800ab18
 800607c:	0800aaf0 	.word	0x0800aaf0
 8006080:	3ff00000 	.word	0x3ff00000
 8006084:	40240000 	.word	0x40240000
 8006088:	401c0000 	.word	0x401c0000
 800608c:	40140000 	.word	0x40140000
 8006090:	3fe00000 	.word	0x3fe00000
 8006094:	4631      	mov	r1, r6
 8006096:	4628      	mov	r0, r5
 8006098:	f7fa fa8a 	bl	80005b0 <__aeabi_dmul>
 800609c:	4656      	mov	r6, sl
 800609e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060a2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80060a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060a8:	f7fa fd32 	bl	8000b10 <__aeabi_d2iz>
 80060ac:	4605      	mov	r5, r0
 80060ae:	f7fa fa15 	bl	80004dc <__aeabi_i2d>
 80060b2:	4602      	mov	r2, r0
 80060b4:	460b      	mov	r3, r1
 80060b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060ba:	f7fa f8c1 	bl	8000240 <__aeabi_dsub>
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	3530      	adds	r5, #48	@ 0x30
 80060c4:	f806 5b01 	strb.w	r5, [r6], #1
 80060c8:	42a6      	cmp	r6, r4
 80060ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060ce:	f04f 0200 	mov.w	r2, #0
 80060d2:	d124      	bne.n	800611e <_dtoa_r+0x62e>
 80060d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80060d8:	4bae      	ldr	r3, [pc, #696]	@ (8006394 <_dtoa_r+0x8a4>)
 80060da:	f7fa f8b3 	bl	8000244 <__adddf3>
 80060de:	4602      	mov	r2, r0
 80060e0:	460b      	mov	r3, r1
 80060e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060e6:	f7fa fcf3 	bl	8000ad0 <__aeabi_dcmpgt>
 80060ea:	2800      	cmp	r0, #0
 80060ec:	d163      	bne.n	80061b6 <_dtoa_r+0x6c6>
 80060ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060f2:	2000      	movs	r0, #0
 80060f4:	49a7      	ldr	r1, [pc, #668]	@ (8006394 <_dtoa_r+0x8a4>)
 80060f6:	f7fa f8a3 	bl	8000240 <__aeabi_dsub>
 80060fa:	4602      	mov	r2, r0
 80060fc:	460b      	mov	r3, r1
 80060fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006102:	f7fa fcc7 	bl	8000a94 <__aeabi_dcmplt>
 8006106:	2800      	cmp	r0, #0
 8006108:	f43f af14 	beq.w	8005f34 <_dtoa_r+0x444>
 800610c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800610e:	1e73      	subs	r3, r6, #1
 8006110:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006112:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006116:	2b30      	cmp	r3, #48	@ 0x30
 8006118:	d0f8      	beq.n	800610c <_dtoa_r+0x61c>
 800611a:	4647      	mov	r7, r8
 800611c:	e03b      	b.n	8006196 <_dtoa_r+0x6a6>
 800611e:	4b9e      	ldr	r3, [pc, #632]	@ (8006398 <_dtoa_r+0x8a8>)
 8006120:	f7fa fa46 	bl	80005b0 <__aeabi_dmul>
 8006124:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006128:	e7bc      	b.n	80060a4 <_dtoa_r+0x5b4>
 800612a:	4656      	mov	r6, sl
 800612c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006130:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006134:	4620      	mov	r0, r4
 8006136:	4629      	mov	r1, r5
 8006138:	f7fa fb64 	bl	8000804 <__aeabi_ddiv>
 800613c:	f7fa fce8 	bl	8000b10 <__aeabi_d2iz>
 8006140:	4680      	mov	r8, r0
 8006142:	f7fa f9cb 	bl	80004dc <__aeabi_i2d>
 8006146:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800614a:	f7fa fa31 	bl	80005b0 <__aeabi_dmul>
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	4620      	mov	r0, r4
 8006154:	4629      	mov	r1, r5
 8006156:	f7fa f873 	bl	8000240 <__aeabi_dsub>
 800615a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800615e:	9d08      	ldr	r5, [sp, #32]
 8006160:	f806 4b01 	strb.w	r4, [r6], #1
 8006164:	eba6 040a 	sub.w	r4, r6, sl
 8006168:	42a5      	cmp	r5, r4
 800616a:	4602      	mov	r2, r0
 800616c:	460b      	mov	r3, r1
 800616e:	d133      	bne.n	80061d8 <_dtoa_r+0x6e8>
 8006170:	f7fa f868 	bl	8000244 <__adddf3>
 8006174:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006178:	4604      	mov	r4, r0
 800617a:	460d      	mov	r5, r1
 800617c:	f7fa fca8 	bl	8000ad0 <__aeabi_dcmpgt>
 8006180:	b9c0      	cbnz	r0, 80061b4 <_dtoa_r+0x6c4>
 8006182:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006186:	4620      	mov	r0, r4
 8006188:	4629      	mov	r1, r5
 800618a:	f7fa fc79 	bl	8000a80 <__aeabi_dcmpeq>
 800618e:	b110      	cbz	r0, 8006196 <_dtoa_r+0x6a6>
 8006190:	f018 0f01 	tst.w	r8, #1
 8006194:	d10e      	bne.n	80061b4 <_dtoa_r+0x6c4>
 8006196:	4648      	mov	r0, r9
 8006198:	9903      	ldr	r1, [sp, #12]
 800619a:	f000 fbbb 	bl	8006914 <_Bfree>
 800619e:	2300      	movs	r3, #0
 80061a0:	7033      	strb	r3, [r6, #0]
 80061a2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80061a4:	3701      	adds	r7, #1
 80061a6:	601f      	str	r7, [r3, #0]
 80061a8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f000 824b 	beq.w	8006646 <_dtoa_r+0xb56>
 80061b0:	601e      	str	r6, [r3, #0]
 80061b2:	e248      	b.n	8006646 <_dtoa_r+0xb56>
 80061b4:	46b8      	mov	r8, r7
 80061b6:	4633      	mov	r3, r6
 80061b8:	461e      	mov	r6, r3
 80061ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061be:	2a39      	cmp	r2, #57	@ 0x39
 80061c0:	d106      	bne.n	80061d0 <_dtoa_r+0x6e0>
 80061c2:	459a      	cmp	sl, r3
 80061c4:	d1f8      	bne.n	80061b8 <_dtoa_r+0x6c8>
 80061c6:	2230      	movs	r2, #48	@ 0x30
 80061c8:	f108 0801 	add.w	r8, r8, #1
 80061cc:	f88a 2000 	strb.w	r2, [sl]
 80061d0:	781a      	ldrb	r2, [r3, #0]
 80061d2:	3201      	adds	r2, #1
 80061d4:	701a      	strb	r2, [r3, #0]
 80061d6:	e7a0      	b.n	800611a <_dtoa_r+0x62a>
 80061d8:	2200      	movs	r2, #0
 80061da:	4b6f      	ldr	r3, [pc, #444]	@ (8006398 <_dtoa_r+0x8a8>)
 80061dc:	f7fa f9e8 	bl	80005b0 <__aeabi_dmul>
 80061e0:	2200      	movs	r2, #0
 80061e2:	2300      	movs	r3, #0
 80061e4:	4604      	mov	r4, r0
 80061e6:	460d      	mov	r5, r1
 80061e8:	f7fa fc4a 	bl	8000a80 <__aeabi_dcmpeq>
 80061ec:	2800      	cmp	r0, #0
 80061ee:	d09f      	beq.n	8006130 <_dtoa_r+0x640>
 80061f0:	e7d1      	b.n	8006196 <_dtoa_r+0x6a6>
 80061f2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80061f4:	2a00      	cmp	r2, #0
 80061f6:	f000 80ea 	beq.w	80063ce <_dtoa_r+0x8de>
 80061fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80061fc:	2a01      	cmp	r2, #1
 80061fe:	f300 80cd 	bgt.w	800639c <_dtoa_r+0x8ac>
 8006202:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006204:	2a00      	cmp	r2, #0
 8006206:	f000 80c1 	beq.w	800638c <_dtoa_r+0x89c>
 800620a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800620e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006210:	9e04      	ldr	r6, [sp, #16]
 8006212:	9a04      	ldr	r2, [sp, #16]
 8006214:	2101      	movs	r1, #1
 8006216:	441a      	add	r2, r3
 8006218:	9204      	str	r2, [sp, #16]
 800621a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800621c:	4648      	mov	r0, r9
 800621e:	441a      	add	r2, r3
 8006220:	9209      	str	r2, [sp, #36]	@ 0x24
 8006222:	f000 fc75 	bl	8006b10 <__i2b>
 8006226:	4605      	mov	r5, r0
 8006228:	b166      	cbz	r6, 8006244 <_dtoa_r+0x754>
 800622a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800622c:	2b00      	cmp	r3, #0
 800622e:	dd09      	ble.n	8006244 <_dtoa_r+0x754>
 8006230:	42b3      	cmp	r3, r6
 8006232:	bfa8      	it	ge
 8006234:	4633      	movge	r3, r6
 8006236:	9a04      	ldr	r2, [sp, #16]
 8006238:	1af6      	subs	r6, r6, r3
 800623a:	1ad2      	subs	r2, r2, r3
 800623c:	9204      	str	r2, [sp, #16]
 800623e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	9309      	str	r3, [sp, #36]	@ 0x24
 8006244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006246:	b30b      	cbz	r3, 800628c <_dtoa_r+0x79c>
 8006248:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800624a:	2b00      	cmp	r3, #0
 800624c:	f000 80c6 	beq.w	80063dc <_dtoa_r+0x8ec>
 8006250:	2c00      	cmp	r4, #0
 8006252:	f000 80c0 	beq.w	80063d6 <_dtoa_r+0x8e6>
 8006256:	4629      	mov	r1, r5
 8006258:	4622      	mov	r2, r4
 800625a:	4648      	mov	r0, r9
 800625c:	f000 fd10 	bl	8006c80 <__pow5mult>
 8006260:	9a03      	ldr	r2, [sp, #12]
 8006262:	4601      	mov	r1, r0
 8006264:	4605      	mov	r5, r0
 8006266:	4648      	mov	r0, r9
 8006268:	f000 fc68 	bl	8006b3c <__multiply>
 800626c:	9903      	ldr	r1, [sp, #12]
 800626e:	4680      	mov	r8, r0
 8006270:	4648      	mov	r0, r9
 8006272:	f000 fb4f 	bl	8006914 <_Bfree>
 8006276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006278:	1b1b      	subs	r3, r3, r4
 800627a:	930a      	str	r3, [sp, #40]	@ 0x28
 800627c:	f000 80b1 	beq.w	80063e2 <_dtoa_r+0x8f2>
 8006280:	4641      	mov	r1, r8
 8006282:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006284:	4648      	mov	r0, r9
 8006286:	f000 fcfb 	bl	8006c80 <__pow5mult>
 800628a:	9003      	str	r0, [sp, #12]
 800628c:	2101      	movs	r1, #1
 800628e:	4648      	mov	r0, r9
 8006290:	f000 fc3e 	bl	8006b10 <__i2b>
 8006294:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006296:	4604      	mov	r4, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 81d8 	beq.w	800664e <_dtoa_r+0xb5e>
 800629e:	461a      	mov	r2, r3
 80062a0:	4601      	mov	r1, r0
 80062a2:	4648      	mov	r0, r9
 80062a4:	f000 fcec 	bl	8006c80 <__pow5mult>
 80062a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062aa:	4604      	mov	r4, r0
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	f300 809f 	bgt.w	80063f0 <_dtoa_r+0x900>
 80062b2:	9b06      	ldr	r3, [sp, #24]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f040 8097 	bne.w	80063e8 <_dtoa_r+0x8f8>
 80062ba:	9b07      	ldr	r3, [sp, #28]
 80062bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f040 8093 	bne.w	80063ec <_dtoa_r+0x8fc>
 80062c6:	9b07      	ldr	r3, [sp, #28]
 80062c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062cc:	0d1b      	lsrs	r3, r3, #20
 80062ce:	051b      	lsls	r3, r3, #20
 80062d0:	b133      	cbz	r3, 80062e0 <_dtoa_r+0x7f0>
 80062d2:	9b04      	ldr	r3, [sp, #16]
 80062d4:	3301      	adds	r3, #1
 80062d6:	9304      	str	r3, [sp, #16]
 80062d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062da:	3301      	adds	r3, #1
 80062dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062de:	2301      	movs	r3, #1
 80062e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80062e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f000 81b8 	beq.w	800665a <_dtoa_r+0xb6a>
 80062ea:	6923      	ldr	r3, [r4, #16]
 80062ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80062f0:	6918      	ldr	r0, [r3, #16]
 80062f2:	f000 fbc1 	bl	8006a78 <__hi0bits>
 80062f6:	f1c0 0020 	rsb	r0, r0, #32
 80062fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062fc:	4418      	add	r0, r3
 80062fe:	f010 001f 	ands.w	r0, r0, #31
 8006302:	f000 8082 	beq.w	800640a <_dtoa_r+0x91a>
 8006306:	f1c0 0320 	rsb	r3, r0, #32
 800630a:	2b04      	cmp	r3, #4
 800630c:	dd73      	ble.n	80063f6 <_dtoa_r+0x906>
 800630e:	9b04      	ldr	r3, [sp, #16]
 8006310:	f1c0 001c 	rsb	r0, r0, #28
 8006314:	4403      	add	r3, r0
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800631a:	4406      	add	r6, r0
 800631c:	4403      	add	r3, r0
 800631e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006320:	9b04      	ldr	r3, [sp, #16]
 8006322:	2b00      	cmp	r3, #0
 8006324:	dd05      	ble.n	8006332 <_dtoa_r+0x842>
 8006326:	461a      	mov	r2, r3
 8006328:	4648      	mov	r0, r9
 800632a:	9903      	ldr	r1, [sp, #12]
 800632c:	f000 fd02 	bl	8006d34 <__lshift>
 8006330:	9003      	str	r0, [sp, #12]
 8006332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006334:	2b00      	cmp	r3, #0
 8006336:	dd05      	ble.n	8006344 <_dtoa_r+0x854>
 8006338:	4621      	mov	r1, r4
 800633a:	461a      	mov	r2, r3
 800633c:	4648      	mov	r0, r9
 800633e:	f000 fcf9 	bl	8006d34 <__lshift>
 8006342:	4604      	mov	r4, r0
 8006344:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006346:	2b00      	cmp	r3, #0
 8006348:	d061      	beq.n	800640e <_dtoa_r+0x91e>
 800634a:	4621      	mov	r1, r4
 800634c:	9803      	ldr	r0, [sp, #12]
 800634e:	f000 fd5d 	bl	8006e0c <__mcmp>
 8006352:	2800      	cmp	r0, #0
 8006354:	da5b      	bge.n	800640e <_dtoa_r+0x91e>
 8006356:	2300      	movs	r3, #0
 8006358:	220a      	movs	r2, #10
 800635a:	4648      	mov	r0, r9
 800635c:	9903      	ldr	r1, [sp, #12]
 800635e:	f000 fafb 	bl	8006958 <__multadd>
 8006362:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006364:	f107 38ff 	add.w	r8, r7, #4294967295
 8006368:	9003      	str	r0, [sp, #12]
 800636a:	2b00      	cmp	r3, #0
 800636c:	f000 8177 	beq.w	800665e <_dtoa_r+0xb6e>
 8006370:	4629      	mov	r1, r5
 8006372:	2300      	movs	r3, #0
 8006374:	220a      	movs	r2, #10
 8006376:	4648      	mov	r0, r9
 8006378:	f000 faee 	bl	8006958 <__multadd>
 800637c:	f1bb 0f00 	cmp.w	fp, #0
 8006380:	4605      	mov	r5, r0
 8006382:	dc6f      	bgt.n	8006464 <_dtoa_r+0x974>
 8006384:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006386:	2b02      	cmp	r3, #2
 8006388:	dc49      	bgt.n	800641e <_dtoa_r+0x92e>
 800638a:	e06b      	b.n	8006464 <_dtoa_r+0x974>
 800638c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800638e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006392:	e73c      	b.n	800620e <_dtoa_r+0x71e>
 8006394:	3fe00000 	.word	0x3fe00000
 8006398:	40240000 	.word	0x40240000
 800639c:	9b08      	ldr	r3, [sp, #32]
 800639e:	1e5c      	subs	r4, r3, #1
 80063a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063a2:	42a3      	cmp	r3, r4
 80063a4:	db09      	blt.n	80063ba <_dtoa_r+0x8ca>
 80063a6:	1b1c      	subs	r4, r3, r4
 80063a8:	9b08      	ldr	r3, [sp, #32]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f6bf af30 	bge.w	8006210 <_dtoa_r+0x720>
 80063b0:	9b04      	ldr	r3, [sp, #16]
 80063b2:	9a08      	ldr	r2, [sp, #32]
 80063b4:	1a9e      	subs	r6, r3, r2
 80063b6:	2300      	movs	r3, #0
 80063b8:	e72b      	b.n	8006212 <_dtoa_r+0x722>
 80063ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80063be:	1ae3      	subs	r3, r4, r3
 80063c0:	441a      	add	r2, r3
 80063c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80063c4:	9e04      	ldr	r6, [sp, #16]
 80063c6:	2400      	movs	r4, #0
 80063c8:	9b08      	ldr	r3, [sp, #32]
 80063ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80063cc:	e721      	b.n	8006212 <_dtoa_r+0x722>
 80063ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80063d0:	9e04      	ldr	r6, [sp, #16]
 80063d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80063d4:	e728      	b.n	8006228 <_dtoa_r+0x738>
 80063d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80063da:	e751      	b.n	8006280 <_dtoa_r+0x790>
 80063dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063de:	9903      	ldr	r1, [sp, #12]
 80063e0:	e750      	b.n	8006284 <_dtoa_r+0x794>
 80063e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80063e6:	e751      	b.n	800628c <_dtoa_r+0x79c>
 80063e8:	2300      	movs	r3, #0
 80063ea:	e779      	b.n	80062e0 <_dtoa_r+0x7f0>
 80063ec:	9b06      	ldr	r3, [sp, #24]
 80063ee:	e777      	b.n	80062e0 <_dtoa_r+0x7f0>
 80063f0:	2300      	movs	r3, #0
 80063f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80063f4:	e779      	b.n	80062ea <_dtoa_r+0x7fa>
 80063f6:	d093      	beq.n	8006320 <_dtoa_r+0x830>
 80063f8:	9a04      	ldr	r2, [sp, #16]
 80063fa:	331c      	adds	r3, #28
 80063fc:	441a      	add	r2, r3
 80063fe:	9204      	str	r2, [sp, #16]
 8006400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006402:	441e      	add	r6, r3
 8006404:	441a      	add	r2, r3
 8006406:	9209      	str	r2, [sp, #36]	@ 0x24
 8006408:	e78a      	b.n	8006320 <_dtoa_r+0x830>
 800640a:	4603      	mov	r3, r0
 800640c:	e7f4      	b.n	80063f8 <_dtoa_r+0x908>
 800640e:	9b08      	ldr	r3, [sp, #32]
 8006410:	46b8      	mov	r8, r7
 8006412:	2b00      	cmp	r3, #0
 8006414:	dc20      	bgt.n	8006458 <_dtoa_r+0x968>
 8006416:	469b      	mov	fp, r3
 8006418:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800641a:	2b02      	cmp	r3, #2
 800641c:	dd1e      	ble.n	800645c <_dtoa_r+0x96c>
 800641e:	f1bb 0f00 	cmp.w	fp, #0
 8006422:	f47f adb1 	bne.w	8005f88 <_dtoa_r+0x498>
 8006426:	4621      	mov	r1, r4
 8006428:	465b      	mov	r3, fp
 800642a:	2205      	movs	r2, #5
 800642c:	4648      	mov	r0, r9
 800642e:	f000 fa93 	bl	8006958 <__multadd>
 8006432:	4601      	mov	r1, r0
 8006434:	4604      	mov	r4, r0
 8006436:	9803      	ldr	r0, [sp, #12]
 8006438:	f000 fce8 	bl	8006e0c <__mcmp>
 800643c:	2800      	cmp	r0, #0
 800643e:	f77f ada3 	ble.w	8005f88 <_dtoa_r+0x498>
 8006442:	4656      	mov	r6, sl
 8006444:	2331      	movs	r3, #49	@ 0x31
 8006446:	f108 0801 	add.w	r8, r8, #1
 800644a:	f806 3b01 	strb.w	r3, [r6], #1
 800644e:	e59f      	b.n	8005f90 <_dtoa_r+0x4a0>
 8006450:	46b8      	mov	r8, r7
 8006452:	9c08      	ldr	r4, [sp, #32]
 8006454:	4625      	mov	r5, r4
 8006456:	e7f4      	b.n	8006442 <_dtoa_r+0x952>
 8006458:	f8dd b020 	ldr.w	fp, [sp, #32]
 800645c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800645e:	2b00      	cmp	r3, #0
 8006460:	f000 8101 	beq.w	8006666 <_dtoa_r+0xb76>
 8006464:	2e00      	cmp	r6, #0
 8006466:	dd05      	ble.n	8006474 <_dtoa_r+0x984>
 8006468:	4629      	mov	r1, r5
 800646a:	4632      	mov	r2, r6
 800646c:	4648      	mov	r0, r9
 800646e:	f000 fc61 	bl	8006d34 <__lshift>
 8006472:	4605      	mov	r5, r0
 8006474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006476:	2b00      	cmp	r3, #0
 8006478:	d05c      	beq.n	8006534 <_dtoa_r+0xa44>
 800647a:	4648      	mov	r0, r9
 800647c:	6869      	ldr	r1, [r5, #4]
 800647e:	f000 fa09 	bl	8006894 <_Balloc>
 8006482:	4606      	mov	r6, r0
 8006484:	b928      	cbnz	r0, 8006492 <_dtoa_r+0x9a2>
 8006486:	4602      	mov	r2, r0
 8006488:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800648c:	4b80      	ldr	r3, [pc, #512]	@ (8006690 <_dtoa_r+0xba0>)
 800648e:	f7ff bb43 	b.w	8005b18 <_dtoa_r+0x28>
 8006492:	692a      	ldr	r2, [r5, #16]
 8006494:	f105 010c 	add.w	r1, r5, #12
 8006498:	3202      	adds	r2, #2
 800649a:	0092      	lsls	r2, r2, #2
 800649c:	300c      	adds	r0, #12
 800649e:	f002 fadd 	bl	8008a5c <memcpy>
 80064a2:	2201      	movs	r2, #1
 80064a4:	4631      	mov	r1, r6
 80064a6:	4648      	mov	r0, r9
 80064a8:	f000 fc44 	bl	8006d34 <__lshift>
 80064ac:	462f      	mov	r7, r5
 80064ae:	4605      	mov	r5, r0
 80064b0:	f10a 0301 	add.w	r3, sl, #1
 80064b4:	9304      	str	r3, [sp, #16]
 80064b6:	eb0a 030b 	add.w	r3, sl, fp
 80064ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80064bc:	9b06      	ldr	r3, [sp, #24]
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80064c4:	9b04      	ldr	r3, [sp, #16]
 80064c6:	4621      	mov	r1, r4
 80064c8:	9803      	ldr	r0, [sp, #12]
 80064ca:	f103 3bff 	add.w	fp, r3, #4294967295
 80064ce:	f7ff fa87 	bl	80059e0 <quorem>
 80064d2:	4603      	mov	r3, r0
 80064d4:	4639      	mov	r1, r7
 80064d6:	3330      	adds	r3, #48	@ 0x30
 80064d8:	9006      	str	r0, [sp, #24]
 80064da:	9803      	ldr	r0, [sp, #12]
 80064dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064de:	f000 fc95 	bl	8006e0c <__mcmp>
 80064e2:	462a      	mov	r2, r5
 80064e4:	9008      	str	r0, [sp, #32]
 80064e6:	4621      	mov	r1, r4
 80064e8:	4648      	mov	r0, r9
 80064ea:	f000 fcab 	bl	8006e44 <__mdiff>
 80064ee:	68c2      	ldr	r2, [r0, #12]
 80064f0:	4606      	mov	r6, r0
 80064f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064f4:	bb02      	cbnz	r2, 8006538 <_dtoa_r+0xa48>
 80064f6:	4601      	mov	r1, r0
 80064f8:	9803      	ldr	r0, [sp, #12]
 80064fa:	f000 fc87 	bl	8006e0c <__mcmp>
 80064fe:	4602      	mov	r2, r0
 8006500:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006502:	4631      	mov	r1, r6
 8006504:	4648      	mov	r0, r9
 8006506:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800650a:	f000 fa03 	bl	8006914 <_Bfree>
 800650e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006510:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006512:	9e04      	ldr	r6, [sp, #16]
 8006514:	ea42 0103 	orr.w	r1, r2, r3
 8006518:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800651a:	4319      	orrs	r1, r3
 800651c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800651e:	d10d      	bne.n	800653c <_dtoa_r+0xa4c>
 8006520:	2b39      	cmp	r3, #57	@ 0x39
 8006522:	d027      	beq.n	8006574 <_dtoa_r+0xa84>
 8006524:	9a08      	ldr	r2, [sp, #32]
 8006526:	2a00      	cmp	r2, #0
 8006528:	dd01      	ble.n	800652e <_dtoa_r+0xa3e>
 800652a:	9b06      	ldr	r3, [sp, #24]
 800652c:	3331      	adds	r3, #49	@ 0x31
 800652e:	f88b 3000 	strb.w	r3, [fp]
 8006532:	e52e      	b.n	8005f92 <_dtoa_r+0x4a2>
 8006534:	4628      	mov	r0, r5
 8006536:	e7b9      	b.n	80064ac <_dtoa_r+0x9bc>
 8006538:	2201      	movs	r2, #1
 800653a:	e7e2      	b.n	8006502 <_dtoa_r+0xa12>
 800653c:	9908      	ldr	r1, [sp, #32]
 800653e:	2900      	cmp	r1, #0
 8006540:	db04      	blt.n	800654c <_dtoa_r+0xa5c>
 8006542:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006544:	4301      	orrs	r1, r0
 8006546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006548:	4301      	orrs	r1, r0
 800654a:	d120      	bne.n	800658e <_dtoa_r+0xa9e>
 800654c:	2a00      	cmp	r2, #0
 800654e:	ddee      	ble.n	800652e <_dtoa_r+0xa3e>
 8006550:	2201      	movs	r2, #1
 8006552:	9903      	ldr	r1, [sp, #12]
 8006554:	4648      	mov	r0, r9
 8006556:	9304      	str	r3, [sp, #16]
 8006558:	f000 fbec 	bl	8006d34 <__lshift>
 800655c:	4621      	mov	r1, r4
 800655e:	9003      	str	r0, [sp, #12]
 8006560:	f000 fc54 	bl	8006e0c <__mcmp>
 8006564:	2800      	cmp	r0, #0
 8006566:	9b04      	ldr	r3, [sp, #16]
 8006568:	dc02      	bgt.n	8006570 <_dtoa_r+0xa80>
 800656a:	d1e0      	bne.n	800652e <_dtoa_r+0xa3e>
 800656c:	07da      	lsls	r2, r3, #31
 800656e:	d5de      	bpl.n	800652e <_dtoa_r+0xa3e>
 8006570:	2b39      	cmp	r3, #57	@ 0x39
 8006572:	d1da      	bne.n	800652a <_dtoa_r+0xa3a>
 8006574:	2339      	movs	r3, #57	@ 0x39
 8006576:	f88b 3000 	strb.w	r3, [fp]
 800657a:	4633      	mov	r3, r6
 800657c:	461e      	mov	r6, r3
 800657e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006582:	3b01      	subs	r3, #1
 8006584:	2a39      	cmp	r2, #57	@ 0x39
 8006586:	d04e      	beq.n	8006626 <_dtoa_r+0xb36>
 8006588:	3201      	adds	r2, #1
 800658a:	701a      	strb	r2, [r3, #0]
 800658c:	e501      	b.n	8005f92 <_dtoa_r+0x4a2>
 800658e:	2a00      	cmp	r2, #0
 8006590:	dd03      	ble.n	800659a <_dtoa_r+0xaaa>
 8006592:	2b39      	cmp	r3, #57	@ 0x39
 8006594:	d0ee      	beq.n	8006574 <_dtoa_r+0xa84>
 8006596:	3301      	adds	r3, #1
 8006598:	e7c9      	b.n	800652e <_dtoa_r+0xa3e>
 800659a:	9a04      	ldr	r2, [sp, #16]
 800659c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800659e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80065a2:	428a      	cmp	r2, r1
 80065a4:	d028      	beq.n	80065f8 <_dtoa_r+0xb08>
 80065a6:	2300      	movs	r3, #0
 80065a8:	220a      	movs	r2, #10
 80065aa:	9903      	ldr	r1, [sp, #12]
 80065ac:	4648      	mov	r0, r9
 80065ae:	f000 f9d3 	bl	8006958 <__multadd>
 80065b2:	42af      	cmp	r7, r5
 80065b4:	9003      	str	r0, [sp, #12]
 80065b6:	f04f 0300 	mov.w	r3, #0
 80065ba:	f04f 020a 	mov.w	r2, #10
 80065be:	4639      	mov	r1, r7
 80065c0:	4648      	mov	r0, r9
 80065c2:	d107      	bne.n	80065d4 <_dtoa_r+0xae4>
 80065c4:	f000 f9c8 	bl	8006958 <__multadd>
 80065c8:	4607      	mov	r7, r0
 80065ca:	4605      	mov	r5, r0
 80065cc:	9b04      	ldr	r3, [sp, #16]
 80065ce:	3301      	adds	r3, #1
 80065d0:	9304      	str	r3, [sp, #16]
 80065d2:	e777      	b.n	80064c4 <_dtoa_r+0x9d4>
 80065d4:	f000 f9c0 	bl	8006958 <__multadd>
 80065d8:	4629      	mov	r1, r5
 80065da:	4607      	mov	r7, r0
 80065dc:	2300      	movs	r3, #0
 80065de:	220a      	movs	r2, #10
 80065e0:	4648      	mov	r0, r9
 80065e2:	f000 f9b9 	bl	8006958 <__multadd>
 80065e6:	4605      	mov	r5, r0
 80065e8:	e7f0      	b.n	80065cc <_dtoa_r+0xadc>
 80065ea:	f1bb 0f00 	cmp.w	fp, #0
 80065ee:	bfcc      	ite	gt
 80065f0:	465e      	movgt	r6, fp
 80065f2:	2601      	movle	r6, #1
 80065f4:	2700      	movs	r7, #0
 80065f6:	4456      	add	r6, sl
 80065f8:	2201      	movs	r2, #1
 80065fa:	9903      	ldr	r1, [sp, #12]
 80065fc:	4648      	mov	r0, r9
 80065fe:	9304      	str	r3, [sp, #16]
 8006600:	f000 fb98 	bl	8006d34 <__lshift>
 8006604:	4621      	mov	r1, r4
 8006606:	9003      	str	r0, [sp, #12]
 8006608:	f000 fc00 	bl	8006e0c <__mcmp>
 800660c:	2800      	cmp	r0, #0
 800660e:	dcb4      	bgt.n	800657a <_dtoa_r+0xa8a>
 8006610:	d102      	bne.n	8006618 <_dtoa_r+0xb28>
 8006612:	9b04      	ldr	r3, [sp, #16]
 8006614:	07db      	lsls	r3, r3, #31
 8006616:	d4b0      	bmi.n	800657a <_dtoa_r+0xa8a>
 8006618:	4633      	mov	r3, r6
 800661a:	461e      	mov	r6, r3
 800661c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006620:	2a30      	cmp	r2, #48	@ 0x30
 8006622:	d0fa      	beq.n	800661a <_dtoa_r+0xb2a>
 8006624:	e4b5      	b.n	8005f92 <_dtoa_r+0x4a2>
 8006626:	459a      	cmp	sl, r3
 8006628:	d1a8      	bne.n	800657c <_dtoa_r+0xa8c>
 800662a:	2331      	movs	r3, #49	@ 0x31
 800662c:	f108 0801 	add.w	r8, r8, #1
 8006630:	f88a 3000 	strb.w	r3, [sl]
 8006634:	e4ad      	b.n	8005f92 <_dtoa_r+0x4a2>
 8006636:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006638:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006694 <_dtoa_r+0xba4>
 800663c:	b11b      	cbz	r3, 8006646 <_dtoa_r+0xb56>
 800663e:	f10a 0308 	add.w	r3, sl, #8
 8006642:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006644:	6013      	str	r3, [r2, #0]
 8006646:	4650      	mov	r0, sl
 8006648:	b017      	add	sp, #92	@ 0x5c
 800664a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006650:	2b01      	cmp	r3, #1
 8006652:	f77f ae2e 	ble.w	80062b2 <_dtoa_r+0x7c2>
 8006656:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006658:	930a      	str	r3, [sp, #40]	@ 0x28
 800665a:	2001      	movs	r0, #1
 800665c:	e64d      	b.n	80062fa <_dtoa_r+0x80a>
 800665e:	f1bb 0f00 	cmp.w	fp, #0
 8006662:	f77f aed9 	ble.w	8006418 <_dtoa_r+0x928>
 8006666:	4656      	mov	r6, sl
 8006668:	4621      	mov	r1, r4
 800666a:	9803      	ldr	r0, [sp, #12]
 800666c:	f7ff f9b8 	bl	80059e0 <quorem>
 8006670:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006674:	f806 3b01 	strb.w	r3, [r6], #1
 8006678:	eba6 020a 	sub.w	r2, r6, sl
 800667c:	4593      	cmp	fp, r2
 800667e:	ddb4      	ble.n	80065ea <_dtoa_r+0xafa>
 8006680:	2300      	movs	r3, #0
 8006682:	220a      	movs	r2, #10
 8006684:	4648      	mov	r0, r9
 8006686:	9903      	ldr	r1, [sp, #12]
 8006688:	f000 f966 	bl	8006958 <__multadd>
 800668c:	9003      	str	r0, [sp, #12]
 800668e:	e7eb      	b.n	8006668 <_dtoa_r+0xb78>
 8006690:	0800a9a5 	.word	0x0800a9a5
 8006694:	0800a929 	.word	0x0800a929

08006698 <_free_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	4605      	mov	r5, r0
 800669c:	2900      	cmp	r1, #0
 800669e:	d040      	beq.n	8006722 <_free_r+0x8a>
 80066a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066a4:	1f0c      	subs	r4, r1, #4
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	bfb8      	it	lt
 80066aa:	18e4      	addlt	r4, r4, r3
 80066ac:	f000 f8e6 	bl	800687c <__malloc_lock>
 80066b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006724 <_free_r+0x8c>)
 80066b2:	6813      	ldr	r3, [r2, #0]
 80066b4:	b933      	cbnz	r3, 80066c4 <_free_r+0x2c>
 80066b6:	6063      	str	r3, [r4, #4]
 80066b8:	6014      	str	r4, [r2, #0]
 80066ba:	4628      	mov	r0, r5
 80066bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066c0:	f000 b8e2 	b.w	8006888 <__malloc_unlock>
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	d908      	bls.n	80066da <_free_r+0x42>
 80066c8:	6820      	ldr	r0, [r4, #0]
 80066ca:	1821      	adds	r1, r4, r0
 80066cc:	428b      	cmp	r3, r1
 80066ce:	bf01      	itttt	eq
 80066d0:	6819      	ldreq	r1, [r3, #0]
 80066d2:	685b      	ldreq	r3, [r3, #4]
 80066d4:	1809      	addeq	r1, r1, r0
 80066d6:	6021      	streq	r1, [r4, #0]
 80066d8:	e7ed      	b.n	80066b6 <_free_r+0x1e>
 80066da:	461a      	mov	r2, r3
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	b10b      	cbz	r3, 80066e4 <_free_r+0x4c>
 80066e0:	42a3      	cmp	r3, r4
 80066e2:	d9fa      	bls.n	80066da <_free_r+0x42>
 80066e4:	6811      	ldr	r1, [r2, #0]
 80066e6:	1850      	adds	r0, r2, r1
 80066e8:	42a0      	cmp	r0, r4
 80066ea:	d10b      	bne.n	8006704 <_free_r+0x6c>
 80066ec:	6820      	ldr	r0, [r4, #0]
 80066ee:	4401      	add	r1, r0
 80066f0:	1850      	adds	r0, r2, r1
 80066f2:	4283      	cmp	r3, r0
 80066f4:	6011      	str	r1, [r2, #0]
 80066f6:	d1e0      	bne.n	80066ba <_free_r+0x22>
 80066f8:	6818      	ldr	r0, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	4408      	add	r0, r1
 80066fe:	6010      	str	r0, [r2, #0]
 8006700:	6053      	str	r3, [r2, #4]
 8006702:	e7da      	b.n	80066ba <_free_r+0x22>
 8006704:	d902      	bls.n	800670c <_free_r+0x74>
 8006706:	230c      	movs	r3, #12
 8006708:	602b      	str	r3, [r5, #0]
 800670a:	e7d6      	b.n	80066ba <_free_r+0x22>
 800670c:	6820      	ldr	r0, [r4, #0]
 800670e:	1821      	adds	r1, r4, r0
 8006710:	428b      	cmp	r3, r1
 8006712:	bf01      	itttt	eq
 8006714:	6819      	ldreq	r1, [r3, #0]
 8006716:	685b      	ldreq	r3, [r3, #4]
 8006718:	1809      	addeq	r1, r1, r0
 800671a:	6021      	streq	r1, [r4, #0]
 800671c:	6063      	str	r3, [r4, #4]
 800671e:	6054      	str	r4, [r2, #4]
 8006720:	e7cb      	b.n	80066ba <_free_r+0x22>
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	200003f4 	.word	0x200003f4

08006728 <malloc>:
 8006728:	4b02      	ldr	r3, [pc, #8]	@ (8006734 <malloc+0xc>)
 800672a:	4601      	mov	r1, r0
 800672c:	6818      	ldr	r0, [r3, #0]
 800672e:	f000 b825 	b.w	800677c <_malloc_r>
 8006732:	bf00      	nop
 8006734:	20000018 	.word	0x20000018

08006738 <sbrk_aligned>:
 8006738:	b570      	push	{r4, r5, r6, lr}
 800673a:	4e0f      	ldr	r6, [pc, #60]	@ (8006778 <sbrk_aligned+0x40>)
 800673c:	460c      	mov	r4, r1
 800673e:	6831      	ldr	r1, [r6, #0]
 8006740:	4605      	mov	r5, r0
 8006742:	b911      	cbnz	r1, 800674a <sbrk_aligned+0x12>
 8006744:	f002 f97a 	bl	8008a3c <_sbrk_r>
 8006748:	6030      	str	r0, [r6, #0]
 800674a:	4621      	mov	r1, r4
 800674c:	4628      	mov	r0, r5
 800674e:	f002 f975 	bl	8008a3c <_sbrk_r>
 8006752:	1c43      	adds	r3, r0, #1
 8006754:	d103      	bne.n	800675e <sbrk_aligned+0x26>
 8006756:	f04f 34ff 	mov.w	r4, #4294967295
 800675a:	4620      	mov	r0, r4
 800675c:	bd70      	pop	{r4, r5, r6, pc}
 800675e:	1cc4      	adds	r4, r0, #3
 8006760:	f024 0403 	bic.w	r4, r4, #3
 8006764:	42a0      	cmp	r0, r4
 8006766:	d0f8      	beq.n	800675a <sbrk_aligned+0x22>
 8006768:	1a21      	subs	r1, r4, r0
 800676a:	4628      	mov	r0, r5
 800676c:	f002 f966 	bl	8008a3c <_sbrk_r>
 8006770:	3001      	adds	r0, #1
 8006772:	d1f2      	bne.n	800675a <sbrk_aligned+0x22>
 8006774:	e7ef      	b.n	8006756 <sbrk_aligned+0x1e>
 8006776:	bf00      	nop
 8006778:	200003f0 	.word	0x200003f0

0800677c <_malloc_r>:
 800677c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006780:	1ccd      	adds	r5, r1, #3
 8006782:	f025 0503 	bic.w	r5, r5, #3
 8006786:	3508      	adds	r5, #8
 8006788:	2d0c      	cmp	r5, #12
 800678a:	bf38      	it	cc
 800678c:	250c      	movcc	r5, #12
 800678e:	2d00      	cmp	r5, #0
 8006790:	4606      	mov	r6, r0
 8006792:	db01      	blt.n	8006798 <_malloc_r+0x1c>
 8006794:	42a9      	cmp	r1, r5
 8006796:	d904      	bls.n	80067a2 <_malloc_r+0x26>
 8006798:	230c      	movs	r3, #12
 800679a:	6033      	str	r3, [r6, #0]
 800679c:	2000      	movs	r0, #0
 800679e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006878 <_malloc_r+0xfc>
 80067a6:	f000 f869 	bl	800687c <__malloc_lock>
 80067aa:	f8d8 3000 	ldr.w	r3, [r8]
 80067ae:	461c      	mov	r4, r3
 80067b0:	bb44      	cbnz	r4, 8006804 <_malloc_r+0x88>
 80067b2:	4629      	mov	r1, r5
 80067b4:	4630      	mov	r0, r6
 80067b6:	f7ff ffbf 	bl	8006738 <sbrk_aligned>
 80067ba:	1c43      	adds	r3, r0, #1
 80067bc:	4604      	mov	r4, r0
 80067be:	d158      	bne.n	8006872 <_malloc_r+0xf6>
 80067c0:	f8d8 4000 	ldr.w	r4, [r8]
 80067c4:	4627      	mov	r7, r4
 80067c6:	2f00      	cmp	r7, #0
 80067c8:	d143      	bne.n	8006852 <_malloc_r+0xd6>
 80067ca:	2c00      	cmp	r4, #0
 80067cc:	d04b      	beq.n	8006866 <_malloc_r+0xea>
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	4639      	mov	r1, r7
 80067d2:	4630      	mov	r0, r6
 80067d4:	eb04 0903 	add.w	r9, r4, r3
 80067d8:	f002 f930 	bl	8008a3c <_sbrk_r>
 80067dc:	4581      	cmp	r9, r0
 80067de:	d142      	bne.n	8006866 <_malloc_r+0xea>
 80067e0:	6821      	ldr	r1, [r4, #0]
 80067e2:	4630      	mov	r0, r6
 80067e4:	1a6d      	subs	r5, r5, r1
 80067e6:	4629      	mov	r1, r5
 80067e8:	f7ff ffa6 	bl	8006738 <sbrk_aligned>
 80067ec:	3001      	adds	r0, #1
 80067ee:	d03a      	beq.n	8006866 <_malloc_r+0xea>
 80067f0:	6823      	ldr	r3, [r4, #0]
 80067f2:	442b      	add	r3, r5
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	f8d8 3000 	ldr.w	r3, [r8]
 80067fa:	685a      	ldr	r2, [r3, #4]
 80067fc:	bb62      	cbnz	r2, 8006858 <_malloc_r+0xdc>
 80067fe:	f8c8 7000 	str.w	r7, [r8]
 8006802:	e00f      	b.n	8006824 <_malloc_r+0xa8>
 8006804:	6822      	ldr	r2, [r4, #0]
 8006806:	1b52      	subs	r2, r2, r5
 8006808:	d420      	bmi.n	800684c <_malloc_r+0xd0>
 800680a:	2a0b      	cmp	r2, #11
 800680c:	d917      	bls.n	800683e <_malloc_r+0xc2>
 800680e:	1961      	adds	r1, r4, r5
 8006810:	42a3      	cmp	r3, r4
 8006812:	6025      	str	r5, [r4, #0]
 8006814:	bf18      	it	ne
 8006816:	6059      	strne	r1, [r3, #4]
 8006818:	6863      	ldr	r3, [r4, #4]
 800681a:	bf08      	it	eq
 800681c:	f8c8 1000 	streq.w	r1, [r8]
 8006820:	5162      	str	r2, [r4, r5]
 8006822:	604b      	str	r3, [r1, #4]
 8006824:	4630      	mov	r0, r6
 8006826:	f000 f82f 	bl	8006888 <__malloc_unlock>
 800682a:	f104 000b 	add.w	r0, r4, #11
 800682e:	1d23      	adds	r3, r4, #4
 8006830:	f020 0007 	bic.w	r0, r0, #7
 8006834:	1ac2      	subs	r2, r0, r3
 8006836:	bf1c      	itt	ne
 8006838:	1a1b      	subne	r3, r3, r0
 800683a:	50a3      	strne	r3, [r4, r2]
 800683c:	e7af      	b.n	800679e <_malloc_r+0x22>
 800683e:	6862      	ldr	r2, [r4, #4]
 8006840:	42a3      	cmp	r3, r4
 8006842:	bf0c      	ite	eq
 8006844:	f8c8 2000 	streq.w	r2, [r8]
 8006848:	605a      	strne	r2, [r3, #4]
 800684a:	e7eb      	b.n	8006824 <_malloc_r+0xa8>
 800684c:	4623      	mov	r3, r4
 800684e:	6864      	ldr	r4, [r4, #4]
 8006850:	e7ae      	b.n	80067b0 <_malloc_r+0x34>
 8006852:	463c      	mov	r4, r7
 8006854:	687f      	ldr	r7, [r7, #4]
 8006856:	e7b6      	b.n	80067c6 <_malloc_r+0x4a>
 8006858:	461a      	mov	r2, r3
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	42a3      	cmp	r3, r4
 800685e:	d1fb      	bne.n	8006858 <_malloc_r+0xdc>
 8006860:	2300      	movs	r3, #0
 8006862:	6053      	str	r3, [r2, #4]
 8006864:	e7de      	b.n	8006824 <_malloc_r+0xa8>
 8006866:	230c      	movs	r3, #12
 8006868:	4630      	mov	r0, r6
 800686a:	6033      	str	r3, [r6, #0]
 800686c:	f000 f80c 	bl	8006888 <__malloc_unlock>
 8006870:	e794      	b.n	800679c <_malloc_r+0x20>
 8006872:	6005      	str	r5, [r0, #0]
 8006874:	e7d6      	b.n	8006824 <_malloc_r+0xa8>
 8006876:	bf00      	nop
 8006878:	200003f4 	.word	0x200003f4

0800687c <__malloc_lock>:
 800687c:	4801      	ldr	r0, [pc, #4]	@ (8006884 <__malloc_lock+0x8>)
 800687e:	f7ff b892 	b.w	80059a6 <__retarget_lock_acquire_recursive>
 8006882:	bf00      	nop
 8006884:	200003ec 	.word	0x200003ec

08006888 <__malloc_unlock>:
 8006888:	4801      	ldr	r0, [pc, #4]	@ (8006890 <__malloc_unlock+0x8>)
 800688a:	f7ff b88d 	b.w	80059a8 <__retarget_lock_release_recursive>
 800688e:	bf00      	nop
 8006890:	200003ec 	.word	0x200003ec

08006894 <_Balloc>:
 8006894:	b570      	push	{r4, r5, r6, lr}
 8006896:	69c6      	ldr	r6, [r0, #28]
 8006898:	4604      	mov	r4, r0
 800689a:	460d      	mov	r5, r1
 800689c:	b976      	cbnz	r6, 80068bc <_Balloc+0x28>
 800689e:	2010      	movs	r0, #16
 80068a0:	f7ff ff42 	bl	8006728 <malloc>
 80068a4:	4602      	mov	r2, r0
 80068a6:	61e0      	str	r0, [r4, #28]
 80068a8:	b920      	cbnz	r0, 80068b4 <_Balloc+0x20>
 80068aa:	216b      	movs	r1, #107	@ 0x6b
 80068ac:	4b17      	ldr	r3, [pc, #92]	@ (800690c <_Balloc+0x78>)
 80068ae:	4818      	ldr	r0, [pc, #96]	@ (8006910 <_Balloc+0x7c>)
 80068b0:	f002 f8e8 	bl	8008a84 <__assert_func>
 80068b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068b8:	6006      	str	r6, [r0, #0]
 80068ba:	60c6      	str	r6, [r0, #12]
 80068bc:	69e6      	ldr	r6, [r4, #28]
 80068be:	68f3      	ldr	r3, [r6, #12]
 80068c0:	b183      	cbz	r3, 80068e4 <_Balloc+0x50>
 80068c2:	69e3      	ldr	r3, [r4, #28]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80068ca:	b9b8      	cbnz	r0, 80068fc <_Balloc+0x68>
 80068cc:	2101      	movs	r1, #1
 80068ce:	fa01 f605 	lsl.w	r6, r1, r5
 80068d2:	1d72      	adds	r2, r6, #5
 80068d4:	4620      	mov	r0, r4
 80068d6:	0092      	lsls	r2, r2, #2
 80068d8:	f002 f8f2 	bl	8008ac0 <_calloc_r>
 80068dc:	b160      	cbz	r0, 80068f8 <_Balloc+0x64>
 80068de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80068e2:	e00e      	b.n	8006902 <_Balloc+0x6e>
 80068e4:	2221      	movs	r2, #33	@ 0x21
 80068e6:	2104      	movs	r1, #4
 80068e8:	4620      	mov	r0, r4
 80068ea:	f002 f8e9 	bl	8008ac0 <_calloc_r>
 80068ee:	69e3      	ldr	r3, [r4, #28]
 80068f0:	60f0      	str	r0, [r6, #12]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1e4      	bne.n	80068c2 <_Balloc+0x2e>
 80068f8:	2000      	movs	r0, #0
 80068fa:	bd70      	pop	{r4, r5, r6, pc}
 80068fc:	6802      	ldr	r2, [r0, #0]
 80068fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006902:	2300      	movs	r3, #0
 8006904:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006908:	e7f7      	b.n	80068fa <_Balloc+0x66>
 800690a:	bf00      	nop
 800690c:	0800a936 	.word	0x0800a936
 8006910:	0800a9b6 	.word	0x0800a9b6

08006914 <_Bfree>:
 8006914:	b570      	push	{r4, r5, r6, lr}
 8006916:	69c6      	ldr	r6, [r0, #28]
 8006918:	4605      	mov	r5, r0
 800691a:	460c      	mov	r4, r1
 800691c:	b976      	cbnz	r6, 800693c <_Bfree+0x28>
 800691e:	2010      	movs	r0, #16
 8006920:	f7ff ff02 	bl	8006728 <malloc>
 8006924:	4602      	mov	r2, r0
 8006926:	61e8      	str	r0, [r5, #28]
 8006928:	b920      	cbnz	r0, 8006934 <_Bfree+0x20>
 800692a:	218f      	movs	r1, #143	@ 0x8f
 800692c:	4b08      	ldr	r3, [pc, #32]	@ (8006950 <_Bfree+0x3c>)
 800692e:	4809      	ldr	r0, [pc, #36]	@ (8006954 <_Bfree+0x40>)
 8006930:	f002 f8a8 	bl	8008a84 <__assert_func>
 8006934:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006938:	6006      	str	r6, [r0, #0]
 800693a:	60c6      	str	r6, [r0, #12]
 800693c:	b13c      	cbz	r4, 800694e <_Bfree+0x3a>
 800693e:	69eb      	ldr	r3, [r5, #28]
 8006940:	6862      	ldr	r2, [r4, #4]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006948:	6021      	str	r1, [r4, #0]
 800694a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800694e:	bd70      	pop	{r4, r5, r6, pc}
 8006950:	0800a936 	.word	0x0800a936
 8006954:	0800a9b6 	.word	0x0800a9b6

08006958 <__multadd>:
 8006958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800695c:	4607      	mov	r7, r0
 800695e:	460c      	mov	r4, r1
 8006960:	461e      	mov	r6, r3
 8006962:	2000      	movs	r0, #0
 8006964:	690d      	ldr	r5, [r1, #16]
 8006966:	f101 0c14 	add.w	ip, r1, #20
 800696a:	f8dc 3000 	ldr.w	r3, [ip]
 800696e:	3001      	adds	r0, #1
 8006970:	b299      	uxth	r1, r3
 8006972:	fb02 6101 	mla	r1, r2, r1, r6
 8006976:	0c1e      	lsrs	r6, r3, #16
 8006978:	0c0b      	lsrs	r3, r1, #16
 800697a:	fb02 3306 	mla	r3, r2, r6, r3
 800697e:	b289      	uxth	r1, r1
 8006980:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006984:	4285      	cmp	r5, r0
 8006986:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800698a:	f84c 1b04 	str.w	r1, [ip], #4
 800698e:	dcec      	bgt.n	800696a <__multadd+0x12>
 8006990:	b30e      	cbz	r6, 80069d6 <__multadd+0x7e>
 8006992:	68a3      	ldr	r3, [r4, #8]
 8006994:	42ab      	cmp	r3, r5
 8006996:	dc19      	bgt.n	80069cc <__multadd+0x74>
 8006998:	6861      	ldr	r1, [r4, #4]
 800699a:	4638      	mov	r0, r7
 800699c:	3101      	adds	r1, #1
 800699e:	f7ff ff79 	bl	8006894 <_Balloc>
 80069a2:	4680      	mov	r8, r0
 80069a4:	b928      	cbnz	r0, 80069b2 <__multadd+0x5a>
 80069a6:	4602      	mov	r2, r0
 80069a8:	21ba      	movs	r1, #186	@ 0xba
 80069aa:	4b0c      	ldr	r3, [pc, #48]	@ (80069dc <__multadd+0x84>)
 80069ac:	480c      	ldr	r0, [pc, #48]	@ (80069e0 <__multadd+0x88>)
 80069ae:	f002 f869 	bl	8008a84 <__assert_func>
 80069b2:	6922      	ldr	r2, [r4, #16]
 80069b4:	f104 010c 	add.w	r1, r4, #12
 80069b8:	3202      	adds	r2, #2
 80069ba:	0092      	lsls	r2, r2, #2
 80069bc:	300c      	adds	r0, #12
 80069be:	f002 f84d 	bl	8008a5c <memcpy>
 80069c2:	4621      	mov	r1, r4
 80069c4:	4638      	mov	r0, r7
 80069c6:	f7ff ffa5 	bl	8006914 <_Bfree>
 80069ca:	4644      	mov	r4, r8
 80069cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80069d0:	3501      	adds	r5, #1
 80069d2:	615e      	str	r6, [r3, #20]
 80069d4:	6125      	str	r5, [r4, #16]
 80069d6:	4620      	mov	r0, r4
 80069d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069dc:	0800a9a5 	.word	0x0800a9a5
 80069e0:	0800a9b6 	.word	0x0800a9b6

080069e4 <__s2b>:
 80069e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069e8:	4615      	mov	r5, r2
 80069ea:	2209      	movs	r2, #9
 80069ec:	461f      	mov	r7, r3
 80069ee:	3308      	adds	r3, #8
 80069f0:	460c      	mov	r4, r1
 80069f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80069f6:	4606      	mov	r6, r0
 80069f8:	2201      	movs	r2, #1
 80069fa:	2100      	movs	r1, #0
 80069fc:	429a      	cmp	r2, r3
 80069fe:	db09      	blt.n	8006a14 <__s2b+0x30>
 8006a00:	4630      	mov	r0, r6
 8006a02:	f7ff ff47 	bl	8006894 <_Balloc>
 8006a06:	b940      	cbnz	r0, 8006a1a <__s2b+0x36>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	21d3      	movs	r1, #211	@ 0xd3
 8006a0c:	4b18      	ldr	r3, [pc, #96]	@ (8006a70 <__s2b+0x8c>)
 8006a0e:	4819      	ldr	r0, [pc, #100]	@ (8006a74 <__s2b+0x90>)
 8006a10:	f002 f838 	bl	8008a84 <__assert_func>
 8006a14:	0052      	lsls	r2, r2, #1
 8006a16:	3101      	adds	r1, #1
 8006a18:	e7f0      	b.n	80069fc <__s2b+0x18>
 8006a1a:	9b08      	ldr	r3, [sp, #32]
 8006a1c:	2d09      	cmp	r5, #9
 8006a1e:	6143      	str	r3, [r0, #20]
 8006a20:	f04f 0301 	mov.w	r3, #1
 8006a24:	6103      	str	r3, [r0, #16]
 8006a26:	dd16      	ble.n	8006a56 <__s2b+0x72>
 8006a28:	f104 0909 	add.w	r9, r4, #9
 8006a2c:	46c8      	mov	r8, r9
 8006a2e:	442c      	add	r4, r5
 8006a30:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006a34:	4601      	mov	r1, r0
 8006a36:	220a      	movs	r2, #10
 8006a38:	4630      	mov	r0, r6
 8006a3a:	3b30      	subs	r3, #48	@ 0x30
 8006a3c:	f7ff ff8c 	bl	8006958 <__multadd>
 8006a40:	45a0      	cmp	r8, r4
 8006a42:	d1f5      	bne.n	8006a30 <__s2b+0x4c>
 8006a44:	f1a5 0408 	sub.w	r4, r5, #8
 8006a48:	444c      	add	r4, r9
 8006a4a:	1b2d      	subs	r5, r5, r4
 8006a4c:	1963      	adds	r3, r4, r5
 8006a4e:	42bb      	cmp	r3, r7
 8006a50:	db04      	blt.n	8006a5c <__s2b+0x78>
 8006a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a56:	2509      	movs	r5, #9
 8006a58:	340a      	adds	r4, #10
 8006a5a:	e7f6      	b.n	8006a4a <__s2b+0x66>
 8006a5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006a60:	4601      	mov	r1, r0
 8006a62:	220a      	movs	r2, #10
 8006a64:	4630      	mov	r0, r6
 8006a66:	3b30      	subs	r3, #48	@ 0x30
 8006a68:	f7ff ff76 	bl	8006958 <__multadd>
 8006a6c:	e7ee      	b.n	8006a4c <__s2b+0x68>
 8006a6e:	bf00      	nop
 8006a70:	0800a9a5 	.word	0x0800a9a5
 8006a74:	0800a9b6 	.word	0x0800a9b6

08006a78 <__hi0bits>:
 8006a78:	4603      	mov	r3, r0
 8006a7a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006a7e:	bf3a      	itte	cc
 8006a80:	0403      	lslcc	r3, r0, #16
 8006a82:	2010      	movcc	r0, #16
 8006a84:	2000      	movcs	r0, #0
 8006a86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a8a:	bf3c      	itt	cc
 8006a8c:	021b      	lslcc	r3, r3, #8
 8006a8e:	3008      	addcc	r0, #8
 8006a90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a94:	bf3c      	itt	cc
 8006a96:	011b      	lslcc	r3, r3, #4
 8006a98:	3004      	addcc	r0, #4
 8006a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a9e:	bf3c      	itt	cc
 8006aa0:	009b      	lslcc	r3, r3, #2
 8006aa2:	3002      	addcc	r0, #2
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	db05      	blt.n	8006ab4 <__hi0bits+0x3c>
 8006aa8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006aac:	f100 0001 	add.w	r0, r0, #1
 8006ab0:	bf08      	it	eq
 8006ab2:	2020      	moveq	r0, #32
 8006ab4:	4770      	bx	lr

08006ab6 <__lo0bits>:
 8006ab6:	6803      	ldr	r3, [r0, #0]
 8006ab8:	4602      	mov	r2, r0
 8006aba:	f013 0007 	ands.w	r0, r3, #7
 8006abe:	d00b      	beq.n	8006ad8 <__lo0bits+0x22>
 8006ac0:	07d9      	lsls	r1, r3, #31
 8006ac2:	d421      	bmi.n	8006b08 <__lo0bits+0x52>
 8006ac4:	0798      	lsls	r0, r3, #30
 8006ac6:	bf49      	itett	mi
 8006ac8:	085b      	lsrmi	r3, r3, #1
 8006aca:	089b      	lsrpl	r3, r3, #2
 8006acc:	2001      	movmi	r0, #1
 8006ace:	6013      	strmi	r3, [r2, #0]
 8006ad0:	bf5c      	itt	pl
 8006ad2:	2002      	movpl	r0, #2
 8006ad4:	6013      	strpl	r3, [r2, #0]
 8006ad6:	4770      	bx	lr
 8006ad8:	b299      	uxth	r1, r3
 8006ada:	b909      	cbnz	r1, 8006ae0 <__lo0bits+0x2a>
 8006adc:	2010      	movs	r0, #16
 8006ade:	0c1b      	lsrs	r3, r3, #16
 8006ae0:	b2d9      	uxtb	r1, r3
 8006ae2:	b909      	cbnz	r1, 8006ae8 <__lo0bits+0x32>
 8006ae4:	3008      	adds	r0, #8
 8006ae6:	0a1b      	lsrs	r3, r3, #8
 8006ae8:	0719      	lsls	r1, r3, #28
 8006aea:	bf04      	itt	eq
 8006aec:	091b      	lsreq	r3, r3, #4
 8006aee:	3004      	addeq	r0, #4
 8006af0:	0799      	lsls	r1, r3, #30
 8006af2:	bf04      	itt	eq
 8006af4:	089b      	lsreq	r3, r3, #2
 8006af6:	3002      	addeq	r0, #2
 8006af8:	07d9      	lsls	r1, r3, #31
 8006afa:	d403      	bmi.n	8006b04 <__lo0bits+0x4e>
 8006afc:	085b      	lsrs	r3, r3, #1
 8006afe:	f100 0001 	add.w	r0, r0, #1
 8006b02:	d003      	beq.n	8006b0c <__lo0bits+0x56>
 8006b04:	6013      	str	r3, [r2, #0]
 8006b06:	4770      	bx	lr
 8006b08:	2000      	movs	r0, #0
 8006b0a:	4770      	bx	lr
 8006b0c:	2020      	movs	r0, #32
 8006b0e:	4770      	bx	lr

08006b10 <__i2b>:
 8006b10:	b510      	push	{r4, lr}
 8006b12:	460c      	mov	r4, r1
 8006b14:	2101      	movs	r1, #1
 8006b16:	f7ff febd 	bl	8006894 <_Balloc>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	b928      	cbnz	r0, 8006b2a <__i2b+0x1a>
 8006b1e:	f240 1145 	movw	r1, #325	@ 0x145
 8006b22:	4b04      	ldr	r3, [pc, #16]	@ (8006b34 <__i2b+0x24>)
 8006b24:	4804      	ldr	r0, [pc, #16]	@ (8006b38 <__i2b+0x28>)
 8006b26:	f001 ffad 	bl	8008a84 <__assert_func>
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	6144      	str	r4, [r0, #20]
 8006b2e:	6103      	str	r3, [r0, #16]
 8006b30:	bd10      	pop	{r4, pc}
 8006b32:	bf00      	nop
 8006b34:	0800a9a5 	.word	0x0800a9a5
 8006b38:	0800a9b6 	.word	0x0800a9b6

08006b3c <__multiply>:
 8006b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b40:	4617      	mov	r7, r2
 8006b42:	690a      	ldr	r2, [r1, #16]
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	4689      	mov	r9, r1
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	bfa2      	ittt	ge
 8006b4c:	463b      	movge	r3, r7
 8006b4e:	460f      	movge	r7, r1
 8006b50:	4699      	movge	r9, r3
 8006b52:	693d      	ldr	r5, [r7, #16]
 8006b54:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	6879      	ldr	r1, [r7, #4]
 8006b5c:	eb05 060a 	add.w	r6, r5, sl
 8006b60:	42b3      	cmp	r3, r6
 8006b62:	b085      	sub	sp, #20
 8006b64:	bfb8      	it	lt
 8006b66:	3101      	addlt	r1, #1
 8006b68:	f7ff fe94 	bl	8006894 <_Balloc>
 8006b6c:	b930      	cbnz	r0, 8006b7c <__multiply+0x40>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006b74:	4b40      	ldr	r3, [pc, #256]	@ (8006c78 <__multiply+0x13c>)
 8006b76:	4841      	ldr	r0, [pc, #260]	@ (8006c7c <__multiply+0x140>)
 8006b78:	f001 ff84 	bl	8008a84 <__assert_func>
 8006b7c:	f100 0414 	add.w	r4, r0, #20
 8006b80:	4623      	mov	r3, r4
 8006b82:	2200      	movs	r2, #0
 8006b84:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006b88:	4573      	cmp	r3, lr
 8006b8a:	d320      	bcc.n	8006bce <__multiply+0x92>
 8006b8c:	f107 0814 	add.w	r8, r7, #20
 8006b90:	f109 0114 	add.w	r1, r9, #20
 8006b94:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006b98:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006b9c:	9302      	str	r3, [sp, #8]
 8006b9e:	1beb      	subs	r3, r5, r7
 8006ba0:	3b15      	subs	r3, #21
 8006ba2:	f023 0303 	bic.w	r3, r3, #3
 8006ba6:	3304      	adds	r3, #4
 8006ba8:	3715      	adds	r7, #21
 8006baa:	42bd      	cmp	r5, r7
 8006bac:	bf38      	it	cc
 8006bae:	2304      	movcc	r3, #4
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	9b02      	ldr	r3, [sp, #8]
 8006bb4:	9103      	str	r1, [sp, #12]
 8006bb6:	428b      	cmp	r3, r1
 8006bb8:	d80c      	bhi.n	8006bd4 <__multiply+0x98>
 8006bba:	2e00      	cmp	r6, #0
 8006bbc:	dd03      	ble.n	8006bc6 <__multiply+0x8a>
 8006bbe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d055      	beq.n	8006c72 <__multiply+0x136>
 8006bc6:	6106      	str	r6, [r0, #16]
 8006bc8:	b005      	add	sp, #20
 8006bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bce:	f843 2b04 	str.w	r2, [r3], #4
 8006bd2:	e7d9      	b.n	8006b88 <__multiply+0x4c>
 8006bd4:	f8b1 a000 	ldrh.w	sl, [r1]
 8006bd8:	f1ba 0f00 	cmp.w	sl, #0
 8006bdc:	d01f      	beq.n	8006c1e <__multiply+0xe2>
 8006bde:	46c4      	mov	ip, r8
 8006be0:	46a1      	mov	r9, r4
 8006be2:	2700      	movs	r7, #0
 8006be4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006be8:	f8d9 3000 	ldr.w	r3, [r9]
 8006bec:	fa1f fb82 	uxth.w	fp, r2
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	fb0a 330b 	mla	r3, sl, fp, r3
 8006bf6:	443b      	add	r3, r7
 8006bf8:	f8d9 7000 	ldr.w	r7, [r9]
 8006bfc:	0c12      	lsrs	r2, r2, #16
 8006bfe:	0c3f      	lsrs	r7, r7, #16
 8006c00:	fb0a 7202 	mla	r2, sl, r2, r7
 8006c04:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c0e:	4565      	cmp	r5, ip
 8006c10:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006c14:	f849 3b04 	str.w	r3, [r9], #4
 8006c18:	d8e4      	bhi.n	8006be4 <__multiply+0xa8>
 8006c1a:	9b01      	ldr	r3, [sp, #4]
 8006c1c:	50e7      	str	r7, [r4, r3]
 8006c1e:	9b03      	ldr	r3, [sp, #12]
 8006c20:	3104      	adds	r1, #4
 8006c22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006c26:	f1b9 0f00 	cmp.w	r9, #0
 8006c2a:	d020      	beq.n	8006c6e <__multiply+0x132>
 8006c2c:	4647      	mov	r7, r8
 8006c2e:	46a4      	mov	ip, r4
 8006c30:	f04f 0a00 	mov.w	sl, #0
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	f8b7 b000 	ldrh.w	fp, [r7]
 8006c3a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	fb09 220b 	mla	r2, r9, fp, r2
 8006c44:	4452      	add	r2, sl
 8006c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c4a:	f84c 3b04 	str.w	r3, [ip], #4
 8006c4e:	f857 3b04 	ldr.w	r3, [r7], #4
 8006c52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c56:	f8bc 3000 	ldrh.w	r3, [ip]
 8006c5a:	42bd      	cmp	r5, r7
 8006c5c:	fb09 330a 	mla	r3, r9, sl, r3
 8006c60:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006c64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c68:	d8e5      	bhi.n	8006c36 <__multiply+0xfa>
 8006c6a:	9a01      	ldr	r2, [sp, #4]
 8006c6c:	50a3      	str	r3, [r4, r2]
 8006c6e:	3404      	adds	r4, #4
 8006c70:	e79f      	b.n	8006bb2 <__multiply+0x76>
 8006c72:	3e01      	subs	r6, #1
 8006c74:	e7a1      	b.n	8006bba <__multiply+0x7e>
 8006c76:	bf00      	nop
 8006c78:	0800a9a5 	.word	0x0800a9a5
 8006c7c:	0800a9b6 	.word	0x0800a9b6

08006c80 <__pow5mult>:
 8006c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c84:	4615      	mov	r5, r2
 8006c86:	f012 0203 	ands.w	r2, r2, #3
 8006c8a:	4607      	mov	r7, r0
 8006c8c:	460e      	mov	r6, r1
 8006c8e:	d007      	beq.n	8006ca0 <__pow5mult+0x20>
 8006c90:	4c25      	ldr	r4, [pc, #148]	@ (8006d28 <__pow5mult+0xa8>)
 8006c92:	3a01      	subs	r2, #1
 8006c94:	2300      	movs	r3, #0
 8006c96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c9a:	f7ff fe5d 	bl	8006958 <__multadd>
 8006c9e:	4606      	mov	r6, r0
 8006ca0:	10ad      	asrs	r5, r5, #2
 8006ca2:	d03d      	beq.n	8006d20 <__pow5mult+0xa0>
 8006ca4:	69fc      	ldr	r4, [r7, #28]
 8006ca6:	b97c      	cbnz	r4, 8006cc8 <__pow5mult+0x48>
 8006ca8:	2010      	movs	r0, #16
 8006caa:	f7ff fd3d 	bl	8006728 <malloc>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	61f8      	str	r0, [r7, #28]
 8006cb2:	b928      	cbnz	r0, 8006cc0 <__pow5mult+0x40>
 8006cb4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8006d2c <__pow5mult+0xac>)
 8006cba:	481d      	ldr	r0, [pc, #116]	@ (8006d30 <__pow5mult+0xb0>)
 8006cbc:	f001 fee2 	bl	8008a84 <__assert_func>
 8006cc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006cc4:	6004      	str	r4, [r0, #0]
 8006cc6:	60c4      	str	r4, [r0, #12]
 8006cc8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006ccc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006cd0:	b94c      	cbnz	r4, 8006ce6 <__pow5mult+0x66>
 8006cd2:	f240 2171 	movw	r1, #625	@ 0x271
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	f7ff ff1a 	bl	8006b10 <__i2b>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	4604      	mov	r4, r0
 8006ce0:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ce4:	6003      	str	r3, [r0, #0]
 8006ce6:	f04f 0900 	mov.w	r9, #0
 8006cea:	07eb      	lsls	r3, r5, #31
 8006cec:	d50a      	bpl.n	8006d04 <__pow5mult+0x84>
 8006cee:	4631      	mov	r1, r6
 8006cf0:	4622      	mov	r2, r4
 8006cf2:	4638      	mov	r0, r7
 8006cf4:	f7ff ff22 	bl	8006b3c <__multiply>
 8006cf8:	4680      	mov	r8, r0
 8006cfa:	4631      	mov	r1, r6
 8006cfc:	4638      	mov	r0, r7
 8006cfe:	f7ff fe09 	bl	8006914 <_Bfree>
 8006d02:	4646      	mov	r6, r8
 8006d04:	106d      	asrs	r5, r5, #1
 8006d06:	d00b      	beq.n	8006d20 <__pow5mult+0xa0>
 8006d08:	6820      	ldr	r0, [r4, #0]
 8006d0a:	b938      	cbnz	r0, 8006d1c <__pow5mult+0x9c>
 8006d0c:	4622      	mov	r2, r4
 8006d0e:	4621      	mov	r1, r4
 8006d10:	4638      	mov	r0, r7
 8006d12:	f7ff ff13 	bl	8006b3c <__multiply>
 8006d16:	6020      	str	r0, [r4, #0]
 8006d18:	f8c0 9000 	str.w	r9, [r0]
 8006d1c:	4604      	mov	r4, r0
 8006d1e:	e7e4      	b.n	8006cea <__pow5mult+0x6a>
 8006d20:	4630      	mov	r0, r6
 8006d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d26:	bf00      	nop
 8006d28:	0800aae4 	.word	0x0800aae4
 8006d2c:	0800a936 	.word	0x0800a936
 8006d30:	0800a9b6 	.word	0x0800a9b6

08006d34 <__lshift>:
 8006d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d38:	460c      	mov	r4, r1
 8006d3a:	4607      	mov	r7, r0
 8006d3c:	4691      	mov	r9, r2
 8006d3e:	6923      	ldr	r3, [r4, #16]
 8006d40:	6849      	ldr	r1, [r1, #4]
 8006d42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d46:	68a3      	ldr	r3, [r4, #8]
 8006d48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d4c:	f108 0601 	add.w	r6, r8, #1
 8006d50:	42b3      	cmp	r3, r6
 8006d52:	db0b      	blt.n	8006d6c <__lshift+0x38>
 8006d54:	4638      	mov	r0, r7
 8006d56:	f7ff fd9d 	bl	8006894 <_Balloc>
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	b948      	cbnz	r0, 8006d72 <__lshift+0x3e>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006d64:	4b27      	ldr	r3, [pc, #156]	@ (8006e04 <__lshift+0xd0>)
 8006d66:	4828      	ldr	r0, [pc, #160]	@ (8006e08 <__lshift+0xd4>)
 8006d68:	f001 fe8c 	bl	8008a84 <__assert_func>
 8006d6c:	3101      	adds	r1, #1
 8006d6e:	005b      	lsls	r3, r3, #1
 8006d70:	e7ee      	b.n	8006d50 <__lshift+0x1c>
 8006d72:	2300      	movs	r3, #0
 8006d74:	f100 0114 	add.w	r1, r0, #20
 8006d78:	f100 0210 	add.w	r2, r0, #16
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	4553      	cmp	r3, sl
 8006d80:	db33      	blt.n	8006dea <__lshift+0xb6>
 8006d82:	6920      	ldr	r0, [r4, #16]
 8006d84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d88:	f104 0314 	add.w	r3, r4, #20
 8006d8c:	f019 091f 	ands.w	r9, r9, #31
 8006d90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d98:	d02b      	beq.n	8006df2 <__lshift+0xbe>
 8006d9a:	468a      	mov	sl, r1
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f1c9 0e20 	rsb	lr, r9, #32
 8006da2:	6818      	ldr	r0, [r3, #0]
 8006da4:	fa00 f009 	lsl.w	r0, r0, r9
 8006da8:	4310      	orrs	r0, r2
 8006daa:	f84a 0b04 	str.w	r0, [sl], #4
 8006dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8006db2:	459c      	cmp	ip, r3
 8006db4:	fa22 f20e 	lsr.w	r2, r2, lr
 8006db8:	d8f3      	bhi.n	8006da2 <__lshift+0x6e>
 8006dba:	ebac 0304 	sub.w	r3, ip, r4
 8006dbe:	3b15      	subs	r3, #21
 8006dc0:	f023 0303 	bic.w	r3, r3, #3
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	f104 0015 	add.w	r0, r4, #21
 8006dca:	4560      	cmp	r0, ip
 8006dcc:	bf88      	it	hi
 8006dce:	2304      	movhi	r3, #4
 8006dd0:	50ca      	str	r2, [r1, r3]
 8006dd2:	b10a      	cbz	r2, 8006dd8 <__lshift+0xa4>
 8006dd4:	f108 0602 	add.w	r6, r8, #2
 8006dd8:	3e01      	subs	r6, #1
 8006dda:	4638      	mov	r0, r7
 8006ddc:	4621      	mov	r1, r4
 8006dde:	612e      	str	r6, [r5, #16]
 8006de0:	f7ff fd98 	bl	8006914 <_Bfree>
 8006de4:	4628      	mov	r0, r5
 8006de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dea:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dee:	3301      	adds	r3, #1
 8006df0:	e7c5      	b.n	8006d7e <__lshift+0x4a>
 8006df2:	3904      	subs	r1, #4
 8006df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df8:	459c      	cmp	ip, r3
 8006dfa:	f841 2f04 	str.w	r2, [r1, #4]!
 8006dfe:	d8f9      	bhi.n	8006df4 <__lshift+0xc0>
 8006e00:	e7ea      	b.n	8006dd8 <__lshift+0xa4>
 8006e02:	bf00      	nop
 8006e04:	0800a9a5 	.word	0x0800a9a5
 8006e08:	0800a9b6 	.word	0x0800a9b6

08006e0c <__mcmp>:
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	690a      	ldr	r2, [r1, #16]
 8006e10:	6900      	ldr	r0, [r0, #16]
 8006e12:	b530      	push	{r4, r5, lr}
 8006e14:	1a80      	subs	r0, r0, r2
 8006e16:	d10e      	bne.n	8006e36 <__mcmp+0x2a>
 8006e18:	3314      	adds	r3, #20
 8006e1a:	3114      	adds	r1, #20
 8006e1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006e20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006e24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e2c:	4295      	cmp	r5, r2
 8006e2e:	d003      	beq.n	8006e38 <__mcmp+0x2c>
 8006e30:	d205      	bcs.n	8006e3e <__mcmp+0x32>
 8006e32:	f04f 30ff 	mov.w	r0, #4294967295
 8006e36:	bd30      	pop	{r4, r5, pc}
 8006e38:	42a3      	cmp	r3, r4
 8006e3a:	d3f3      	bcc.n	8006e24 <__mcmp+0x18>
 8006e3c:	e7fb      	b.n	8006e36 <__mcmp+0x2a>
 8006e3e:	2001      	movs	r0, #1
 8006e40:	e7f9      	b.n	8006e36 <__mcmp+0x2a>
	...

08006e44 <__mdiff>:
 8006e44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e48:	4689      	mov	r9, r1
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	4611      	mov	r1, r2
 8006e4e:	4648      	mov	r0, r9
 8006e50:	4614      	mov	r4, r2
 8006e52:	f7ff ffdb 	bl	8006e0c <__mcmp>
 8006e56:	1e05      	subs	r5, r0, #0
 8006e58:	d112      	bne.n	8006e80 <__mdiff+0x3c>
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	f7ff fd19 	bl	8006894 <_Balloc>
 8006e62:	4602      	mov	r2, r0
 8006e64:	b928      	cbnz	r0, 8006e72 <__mdiff+0x2e>
 8006e66:	f240 2137 	movw	r1, #567	@ 0x237
 8006e6a:	4b3e      	ldr	r3, [pc, #248]	@ (8006f64 <__mdiff+0x120>)
 8006e6c:	483e      	ldr	r0, [pc, #248]	@ (8006f68 <__mdiff+0x124>)
 8006e6e:	f001 fe09 	bl	8008a84 <__assert_func>
 8006e72:	2301      	movs	r3, #1
 8006e74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e78:	4610      	mov	r0, r2
 8006e7a:	b003      	add	sp, #12
 8006e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e80:	bfbc      	itt	lt
 8006e82:	464b      	movlt	r3, r9
 8006e84:	46a1      	movlt	r9, r4
 8006e86:	4630      	mov	r0, r6
 8006e88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006e8c:	bfba      	itte	lt
 8006e8e:	461c      	movlt	r4, r3
 8006e90:	2501      	movlt	r5, #1
 8006e92:	2500      	movge	r5, #0
 8006e94:	f7ff fcfe 	bl	8006894 <_Balloc>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	b918      	cbnz	r0, 8006ea4 <__mdiff+0x60>
 8006e9c:	f240 2145 	movw	r1, #581	@ 0x245
 8006ea0:	4b30      	ldr	r3, [pc, #192]	@ (8006f64 <__mdiff+0x120>)
 8006ea2:	e7e3      	b.n	8006e6c <__mdiff+0x28>
 8006ea4:	f100 0b14 	add.w	fp, r0, #20
 8006ea8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006eac:	f109 0310 	add.w	r3, r9, #16
 8006eb0:	60c5      	str	r5, [r0, #12]
 8006eb2:	f04f 0c00 	mov.w	ip, #0
 8006eb6:	f109 0514 	add.w	r5, r9, #20
 8006eba:	46d9      	mov	r9, fp
 8006ebc:	6926      	ldr	r6, [r4, #16]
 8006ebe:	f104 0e14 	add.w	lr, r4, #20
 8006ec2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006ec6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006eca:	9301      	str	r3, [sp, #4]
 8006ecc:	9b01      	ldr	r3, [sp, #4]
 8006ece:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006ed2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006ed6:	b281      	uxth	r1, r0
 8006ed8:	9301      	str	r3, [sp, #4]
 8006eda:	fa1f f38a 	uxth.w	r3, sl
 8006ede:	1a5b      	subs	r3, r3, r1
 8006ee0:	0c00      	lsrs	r0, r0, #16
 8006ee2:	4463      	add	r3, ip
 8006ee4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006ee8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006ef2:	4576      	cmp	r6, lr
 8006ef4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ef8:	f849 3b04 	str.w	r3, [r9], #4
 8006efc:	d8e6      	bhi.n	8006ecc <__mdiff+0x88>
 8006efe:	1b33      	subs	r3, r6, r4
 8006f00:	3b15      	subs	r3, #21
 8006f02:	f023 0303 	bic.w	r3, r3, #3
 8006f06:	3415      	adds	r4, #21
 8006f08:	3304      	adds	r3, #4
 8006f0a:	42a6      	cmp	r6, r4
 8006f0c:	bf38      	it	cc
 8006f0e:	2304      	movcc	r3, #4
 8006f10:	441d      	add	r5, r3
 8006f12:	445b      	add	r3, fp
 8006f14:	461e      	mov	r6, r3
 8006f16:	462c      	mov	r4, r5
 8006f18:	4544      	cmp	r4, r8
 8006f1a:	d30e      	bcc.n	8006f3a <__mdiff+0xf6>
 8006f1c:	f108 0103 	add.w	r1, r8, #3
 8006f20:	1b49      	subs	r1, r1, r5
 8006f22:	f021 0103 	bic.w	r1, r1, #3
 8006f26:	3d03      	subs	r5, #3
 8006f28:	45a8      	cmp	r8, r5
 8006f2a:	bf38      	it	cc
 8006f2c:	2100      	movcc	r1, #0
 8006f2e:	440b      	add	r3, r1
 8006f30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006f34:	b199      	cbz	r1, 8006f5e <__mdiff+0x11a>
 8006f36:	6117      	str	r7, [r2, #16]
 8006f38:	e79e      	b.n	8006e78 <__mdiff+0x34>
 8006f3a:	46e6      	mov	lr, ip
 8006f3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006f40:	fa1f fc81 	uxth.w	ip, r1
 8006f44:	44f4      	add	ip, lr
 8006f46:	0c08      	lsrs	r0, r1, #16
 8006f48:	4471      	add	r1, lr
 8006f4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006f4e:	b289      	uxth	r1, r1
 8006f50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006f54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006f58:	f846 1b04 	str.w	r1, [r6], #4
 8006f5c:	e7dc      	b.n	8006f18 <__mdiff+0xd4>
 8006f5e:	3f01      	subs	r7, #1
 8006f60:	e7e6      	b.n	8006f30 <__mdiff+0xec>
 8006f62:	bf00      	nop
 8006f64:	0800a9a5 	.word	0x0800a9a5
 8006f68:	0800a9b6 	.word	0x0800a9b6

08006f6c <__ulp>:
 8006f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8006fa8 <__ulp+0x3c>)
 8006f6e:	400b      	ands	r3, r1
 8006f70:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	dc08      	bgt.n	8006f8a <__ulp+0x1e>
 8006f78:	425b      	negs	r3, r3
 8006f7a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006f7e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006f82:	da04      	bge.n	8006f8e <__ulp+0x22>
 8006f84:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006f88:	4113      	asrs	r3, r2
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	e008      	b.n	8006fa0 <__ulp+0x34>
 8006f8e:	f1a2 0314 	sub.w	r3, r2, #20
 8006f92:	2b1e      	cmp	r3, #30
 8006f94:	bfd6      	itet	le
 8006f96:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006f9a:	2201      	movgt	r2, #1
 8006f9c:	40da      	lsrle	r2, r3
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	4610      	mov	r0, r2
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	7ff00000 	.word	0x7ff00000

08006fac <__b2d>:
 8006fac:	6902      	ldr	r2, [r0, #16]
 8006fae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fb0:	f100 0614 	add.w	r6, r0, #20
 8006fb4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006fb8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006fbc:	4f1e      	ldr	r7, [pc, #120]	@ (8007038 <__b2d+0x8c>)
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	f7ff fd5a 	bl	8006a78 <__hi0bits>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	f1c0 0020 	rsb	r0, r0, #32
 8006fca:	2b0a      	cmp	r3, #10
 8006fcc:	f1a2 0504 	sub.w	r5, r2, #4
 8006fd0:	6008      	str	r0, [r1, #0]
 8006fd2:	dc12      	bgt.n	8006ffa <__b2d+0x4e>
 8006fd4:	42ae      	cmp	r6, r5
 8006fd6:	bf2c      	ite	cs
 8006fd8:	2200      	movcs	r2, #0
 8006fda:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006fde:	f1c3 0c0b 	rsb	ip, r3, #11
 8006fe2:	3315      	adds	r3, #21
 8006fe4:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006fe8:	fa04 f303 	lsl.w	r3, r4, r3
 8006fec:	fa22 f20c 	lsr.w	r2, r2, ip
 8006ff0:	ea4e 0107 	orr.w	r1, lr, r7
 8006ff4:	431a      	orrs	r2, r3
 8006ff6:	4610      	mov	r0, r2
 8006ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ffa:	42ae      	cmp	r6, r5
 8006ffc:	bf36      	itet	cc
 8006ffe:	f1a2 0508 	subcc.w	r5, r2, #8
 8007002:	2200      	movcs	r2, #0
 8007004:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007008:	3b0b      	subs	r3, #11
 800700a:	d012      	beq.n	8007032 <__b2d+0x86>
 800700c:	f1c3 0720 	rsb	r7, r3, #32
 8007010:	fa22 f107 	lsr.w	r1, r2, r7
 8007014:	409c      	lsls	r4, r3
 8007016:	430c      	orrs	r4, r1
 8007018:	42b5      	cmp	r5, r6
 800701a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800701e:	bf94      	ite	ls
 8007020:	2400      	movls	r4, #0
 8007022:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007026:	409a      	lsls	r2, r3
 8007028:	40fc      	lsrs	r4, r7
 800702a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800702e:	4322      	orrs	r2, r4
 8007030:	e7e1      	b.n	8006ff6 <__b2d+0x4a>
 8007032:	ea44 0107 	orr.w	r1, r4, r7
 8007036:	e7de      	b.n	8006ff6 <__b2d+0x4a>
 8007038:	3ff00000 	.word	0x3ff00000

0800703c <__d2b>:
 800703c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007040:	2101      	movs	r1, #1
 8007042:	4690      	mov	r8, r2
 8007044:	4699      	mov	r9, r3
 8007046:	9e08      	ldr	r6, [sp, #32]
 8007048:	f7ff fc24 	bl	8006894 <_Balloc>
 800704c:	4604      	mov	r4, r0
 800704e:	b930      	cbnz	r0, 800705e <__d2b+0x22>
 8007050:	4602      	mov	r2, r0
 8007052:	f240 310f 	movw	r1, #783	@ 0x30f
 8007056:	4b23      	ldr	r3, [pc, #140]	@ (80070e4 <__d2b+0xa8>)
 8007058:	4823      	ldr	r0, [pc, #140]	@ (80070e8 <__d2b+0xac>)
 800705a:	f001 fd13 	bl	8008a84 <__assert_func>
 800705e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007062:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007066:	b10d      	cbz	r5, 800706c <__d2b+0x30>
 8007068:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800706c:	9301      	str	r3, [sp, #4]
 800706e:	f1b8 0300 	subs.w	r3, r8, #0
 8007072:	d024      	beq.n	80070be <__d2b+0x82>
 8007074:	4668      	mov	r0, sp
 8007076:	9300      	str	r3, [sp, #0]
 8007078:	f7ff fd1d 	bl	8006ab6 <__lo0bits>
 800707c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007080:	b1d8      	cbz	r0, 80070ba <__d2b+0x7e>
 8007082:	f1c0 0320 	rsb	r3, r0, #32
 8007086:	fa02 f303 	lsl.w	r3, r2, r3
 800708a:	430b      	orrs	r3, r1
 800708c:	40c2      	lsrs	r2, r0
 800708e:	6163      	str	r3, [r4, #20]
 8007090:	9201      	str	r2, [sp, #4]
 8007092:	9b01      	ldr	r3, [sp, #4]
 8007094:	2b00      	cmp	r3, #0
 8007096:	bf0c      	ite	eq
 8007098:	2201      	moveq	r2, #1
 800709a:	2202      	movne	r2, #2
 800709c:	61a3      	str	r3, [r4, #24]
 800709e:	6122      	str	r2, [r4, #16]
 80070a0:	b1ad      	cbz	r5, 80070ce <__d2b+0x92>
 80070a2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80070a6:	4405      	add	r5, r0
 80070a8:	6035      	str	r5, [r6, #0]
 80070aa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80070ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b0:	6018      	str	r0, [r3, #0]
 80070b2:	4620      	mov	r0, r4
 80070b4:	b002      	add	sp, #8
 80070b6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80070ba:	6161      	str	r1, [r4, #20]
 80070bc:	e7e9      	b.n	8007092 <__d2b+0x56>
 80070be:	a801      	add	r0, sp, #4
 80070c0:	f7ff fcf9 	bl	8006ab6 <__lo0bits>
 80070c4:	9b01      	ldr	r3, [sp, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	6163      	str	r3, [r4, #20]
 80070ca:	3020      	adds	r0, #32
 80070cc:	e7e7      	b.n	800709e <__d2b+0x62>
 80070ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80070d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80070d6:	6030      	str	r0, [r6, #0]
 80070d8:	6918      	ldr	r0, [r3, #16]
 80070da:	f7ff fccd 	bl	8006a78 <__hi0bits>
 80070de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80070e2:	e7e4      	b.n	80070ae <__d2b+0x72>
 80070e4:	0800a9a5 	.word	0x0800a9a5
 80070e8:	0800a9b6 	.word	0x0800a9b6

080070ec <__ratio>:
 80070ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f0:	b085      	sub	sp, #20
 80070f2:	e9cd 1000 	strd	r1, r0, [sp]
 80070f6:	a902      	add	r1, sp, #8
 80070f8:	f7ff ff58 	bl	8006fac <__b2d>
 80070fc:	468b      	mov	fp, r1
 80070fe:	4606      	mov	r6, r0
 8007100:	460f      	mov	r7, r1
 8007102:	9800      	ldr	r0, [sp, #0]
 8007104:	a903      	add	r1, sp, #12
 8007106:	f7ff ff51 	bl	8006fac <__b2d>
 800710a:	460d      	mov	r5, r1
 800710c:	9b01      	ldr	r3, [sp, #4]
 800710e:	4689      	mov	r9, r1
 8007110:	6919      	ldr	r1, [r3, #16]
 8007112:	9b00      	ldr	r3, [sp, #0]
 8007114:	4604      	mov	r4, r0
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	4630      	mov	r0, r6
 800711a:	1ac9      	subs	r1, r1, r3
 800711c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007120:	1a9b      	subs	r3, r3, r2
 8007122:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007126:	2b00      	cmp	r3, #0
 8007128:	bfcd      	iteet	gt
 800712a:	463a      	movgt	r2, r7
 800712c:	462a      	movle	r2, r5
 800712e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007132:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007136:	bfd8      	it	le
 8007138:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800713c:	464b      	mov	r3, r9
 800713e:	4622      	mov	r2, r4
 8007140:	4659      	mov	r1, fp
 8007142:	f7f9 fb5f 	bl	8000804 <__aeabi_ddiv>
 8007146:	b005      	add	sp, #20
 8007148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800714c <__copybits>:
 800714c:	3901      	subs	r1, #1
 800714e:	b570      	push	{r4, r5, r6, lr}
 8007150:	1149      	asrs	r1, r1, #5
 8007152:	6914      	ldr	r4, [r2, #16]
 8007154:	3101      	adds	r1, #1
 8007156:	f102 0314 	add.w	r3, r2, #20
 800715a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800715e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007162:	1f05      	subs	r5, r0, #4
 8007164:	42a3      	cmp	r3, r4
 8007166:	d30c      	bcc.n	8007182 <__copybits+0x36>
 8007168:	1aa3      	subs	r3, r4, r2
 800716a:	3b11      	subs	r3, #17
 800716c:	f023 0303 	bic.w	r3, r3, #3
 8007170:	3211      	adds	r2, #17
 8007172:	42a2      	cmp	r2, r4
 8007174:	bf88      	it	hi
 8007176:	2300      	movhi	r3, #0
 8007178:	4418      	add	r0, r3
 800717a:	2300      	movs	r3, #0
 800717c:	4288      	cmp	r0, r1
 800717e:	d305      	bcc.n	800718c <__copybits+0x40>
 8007180:	bd70      	pop	{r4, r5, r6, pc}
 8007182:	f853 6b04 	ldr.w	r6, [r3], #4
 8007186:	f845 6f04 	str.w	r6, [r5, #4]!
 800718a:	e7eb      	b.n	8007164 <__copybits+0x18>
 800718c:	f840 3b04 	str.w	r3, [r0], #4
 8007190:	e7f4      	b.n	800717c <__copybits+0x30>

08007192 <__any_on>:
 8007192:	f100 0214 	add.w	r2, r0, #20
 8007196:	6900      	ldr	r0, [r0, #16]
 8007198:	114b      	asrs	r3, r1, #5
 800719a:	4298      	cmp	r0, r3
 800719c:	b510      	push	{r4, lr}
 800719e:	db11      	blt.n	80071c4 <__any_on+0x32>
 80071a0:	dd0a      	ble.n	80071b8 <__any_on+0x26>
 80071a2:	f011 011f 	ands.w	r1, r1, #31
 80071a6:	d007      	beq.n	80071b8 <__any_on+0x26>
 80071a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80071ac:	fa24 f001 	lsr.w	r0, r4, r1
 80071b0:	fa00 f101 	lsl.w	r1, r0, r1
 80071b4:	428c      	cmp	r4, r1
 80071b6:	d10b      	bne.n	80071d0 <__any_on+0x3e>
 80071b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80071bc:	4293      	cmp	r3, r2
 80071be:	d803      	bhi.n	80071c8 <__any_on+0x36>
 80071c0:	2000      	movs	r0, #0
 80071c2:	bd10      	pop	{r4, pc}
 80071c4:	4603      	mov	r3, r0
 80071c6:	e7f7      	b.n	80071b8 <__any_on+0x26>
 80071c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071cc:	2900      	cmp	r1, #0
 80071ce:	d0f5      	beq.n	80071bc <__any_on+0x2a>
 80071d0:	2001      	movs	r0, #1
 80071d2:	e7f6      	b.n	80071c2 <__any_on+0x30>

080071d4 <sulp>:
 80071d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071d8:	460f      	mov	r7, r1
 80071da:	4690      	mov	r8, r2
 80071dc:	f7ff fec6 	bl	8006f6c <__ulp>
 80071e0:	4604      	mov	r4, r0
 80071e2:	460d      	mov	r5, r1
 80071e4:	f1b8 0f00 	cmp.w	r8, #0
 80071e8:	d011      	beq.n	800720e <sulp+0x3a>
 80071ea:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80071ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	dd0b      	ble.n	800720e <sulp+0x3a>
 80071f6:	2400      	movs	r4, #0
 80071f8:	051b      	lsls	r3, r3, #20
 80071fa:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80071fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007202:	4622      	mov	r2, r4
 8007204:	462b      	mov	r3, r5
 8007206:	f7f9 f9d3 	bl	80005b0 <__aeabi_dmul>
 800720a:	4604      	mov	r4, r0
 800720c:	460d      	mov	r5, r1
 800720e:	4620      	mov	r0, r4
 8007210:	4629      	mov	r1, r5
 8007212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007218 <_strtod_l>:
 8007218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721c:	b09f      	sub	sp, #124	@ 0x7c
 800721e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007220:	2200      	movs	r2, #0
 8007222:	460c      	mov	r4, r1
 8007224:	921a      	str	r2, [sp, #104]	@ 0x68
 8007226:	f04f 0a00 	mov.w	sl, #0
 800722a:	f04f 0b00 	mov.w	fp, #0
 800722e:	460a      	mov	r2, r1
 8007230:	9005      	str	r0, [sp, #20]
 8007232:	9219      	str	r2, [sp, #100]	@ 0x64
 8007234:	7811      	ldrb	r1, [r2, #0]
 8007236:	292b      	cmp	r1, #43	@ 0x2b
 8007238:	d048      	beq.n	80072cc <_strtod_l+0xb4>
 800723a:	d836      	bhi.n	80072aa <_strtod_l+0x92>
 800723c:	290d      	cmp	r1, #13
 800723e:	d830      	bhi.n	80072a2 <_strtod_l+0x8a>
 8007240:	2908      	cmp	r1, #8
 8007242:	d830      	bhi.n	80072a6 <_strtod_l+0x8e>
 8007244:	2900      	cmp	r1, #0
 8007246:	d039      	beq.n	80072bc <_strtod_l+0xa4>
 8007248:	2200      	movs	r2, #0
 800724a:	920e      	str	r2, [sp, #56]	@ 0x38
 800724c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800724e:	782a      	ldrb	r2, [r5, #0]
 8007250:	2a30      	cmp	r2, #48	@ 0x30
 8007252:	f040 80b0 	bne.w	80073b6 <_strtod_l+0x19e>
 8007256:	786a      	ldrb	r2, [r5, #1]
 8007258:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800725c:	2a58      	cmp	r2, #88	@ 0x58
 800725e:	d16c      	bne.n	800733a <_strtod_l+0x122>
 8007260:	9302      	str	r3, [sp, #8]
 8007262:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007264:	4a8f      	ldr	r2, [pc, #572]	@ (80074a4 <_strtod_l+0x28c>)
 8007266:	9301      	str	r3, [sp, #4]
 8007268:	ab1a      	add	r3, sp, #104	@ 0x68
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	9805      	ldr	r0, [sp, #20]
 800726e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007270:	a919      	add	r1, sp, #100	@ 0x64
 8007272:	f001 fca1 	bl	8008bb8 <__gethex>
 8007276:	f010 060f 	ands.w	r6, r0, #15
 800727a:	4604      	mov	r4, r0
 800727c:	d005      	beq.n	800728a <_strtod_l+0x72>
 800727e:	2e06      	cmp	r6, #6
 8007280:	d126      	bne.n	80072d0 <_strtod_l+0xb8>
 8007282:	2300      	movs	r3, #0
 8007284:	3501      	adds	r5, #1
 8007286:	9519      	str	r5, [sp, #100]	@ 0x64
 8007288:	930e      	str	r3, [sp, #56]	@ 0x38
 800728a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800728c:	2b00      	cmp	r3, #0
 800728e:	f040 8582 	bne.w	8007d96 <_strtod_l+0xb7e>
 8007292:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007294:	b1bb      	cbz	r3, 80072c6 <_strtod_l+0xae>
 8007296:	4650      	mov	r0, sl
 8007298:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800729c:	b01f      	add	sp, #124	@ 0x7c
 800729e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a2:	2920      	cmp	r1, #32
 80072a4:	d1d0      	bne.n	8007248 <_strtod_l+0x30>
 80072a6:	3201      	adds	r2, #1
 80072a8:	e7c3      	b.n	8007232 <_strtod_l+0x1a>
 80072aa:	292d      	cmp	r1, #45	@ 0x2d
 80072ac:	d1cc      	bne.n	8007248 <_strtod_l+0x30>
 80072ae:	2101      	movs	r1, #1
 80072b0:	910e      	str	r1, [sp, #56]	@ 0x38
 80072b2:	1c51      	adds	r1, r2, #1
 80072b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80072b6:	7852      	ldrb	r2, [r2, #1]
 80072b8:	2a00      	cmp	r2, #0
 80072ba:	d1c7      	bne.n	800724c <_strtod_l+0x34>
 80072bc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80072be:	9419      	str	r4, [sp, #100]	@ 0x64
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f040 8566 	bne.w	8007d92 <_strtod_l+0xb7a>
 80072c6:	4650      	mov	r0, sl
 80072c8:	4659      	mov	r1, fp
 80072ca:	e7e7      	b.n	800729c <_strtod_l+0x84>
 80072cc:	2100      	movs	r1, #0
 80072ce:	e7ef      	b.n	80072b0 <_strtod_l+0x98>
 80072d0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80072d2:	b13a      	cbz	r2, 80072e4 <_strtod_l+0xcc>
 80072d4:	2135      	movs	r1, #53	@ 0x35
 80072d6:	a81c      	add	r0, sp, #112	@ 0x70
 80072d8:	f7ff ff38 	bl	800714c <__copybits>
 80072dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072de:	9805      	ldr	r0, [sp, #20]
 80072e0:	f7ff fb18 	bl	8006914 <_Bfree>
 80072e4:	3e01      	subs	r6, #1
 80072e6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80072e8:	2e04      	cmp	r6, #4
 80072ea:	d806      	bhi.n	80072fa <_strtod_l+0xe2>
 80072ec:	e8df f006 	tbb	[pc, r6]
 80072f0:	201d0314 	.word	0x201d0314
 80072f4:	14          	.byte	0x14
 80072f5:	00          	.byte	0x00
 80072f6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80072fa:	05e1      	lsls	r1, r4, #23
 80072fc:	bf48      	it	mi
 80072fe:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007302:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007306:	0d1b      	lsrs	r3, r3, #20
 8007308:	051b      	lsls	r3, r3, #20
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1bd      	bne.n	800728a <_strtod_l+0x72>
 800730e:	f7fe fb1f 	bl	8005950 <__errno>
 8007312:	2322      	movs	r3, #34	@ 0x22
 8007314:	6003      	str	r3, [r0, #0]
 8007316:	e7b8      	b.n	800728a <_strtod_l+0x72>
 8007318:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800731c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007320:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007324:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007328:	e7e7      	b.n	80072fa <_strtod_l+0xe2>
 800732a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80074a8 <_strtod_l+0x290>
 800732e:	e7e4      	b.n	80072fa <_strtod_l+0xe2>
 8007330:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007334:	f04f 3aff 	mov.w	sl, #4294967295
 8007338:	e7df      	b.n	80072fa <_strtod_l+0xe2>
 800733a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007340:	785b      	ldrb	r3, [r3, #1]
 8007342:	2b30      	cmp	r3, #48	@ 0x30
 8007344:	d0f9      	beq.n	800733a <_strtod_l+0x122>
 8007346:	2b00      	cmp	r3, #0
 8007348:	d09f      	beq.n	800728a <_strtod_l+0x72>
 800734a:	2301      	movs	r3, #1
 800734c:	2700      	movs	r7, #0
 800734e:	220a      	movs	r2, #10
 8007350:	46b9      	mov	r9, r7
 8007352:	9308      	str	r3, [sp, #32]
 8007354:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007356:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007358:	930c      	str	r3, [sp, #48]	@ 0x30
 800735a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800735c:	7805      	ldrb	r5, [r0, #0]
 800735e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007362:	b2d9      	uxtb	r1, r3
 8007364:	2909      	cmp	r1, #9
 8007366:	d928      	bls.n	80073ba <_strtod_l+0x1a2>
 8007368:	2201      	movs	r2, #1
 800736a:	4950      	ldr	r1, [pc, #320]	@ (80074ac <_strtod_l+0x294>)
 800736c:	f001 fb53 	bl	8008a16 <strncmp>
 8007370:	2800      	cmp	r0, #0
 8007372:	d032      	beq.n	80073da <_strtod_l+0x1c2>
 8007374:	2000      	movs	r0, #0
 8007376:	462a      	mov	r2, r5
 8007378:	4603      	mov	r3, r0
 800737a:	464d      	mov	r5, r9
 800737c:	900a      	str	r0, [sp, #40]	@ 0x28
 800737e:	2a65      	cmp	r2, #101	@ 0x65
 8007380:	d001      	beq.n	8007386 <_strtod_l+0x16e>
 8007382:	2a45      	cmp	r2, #69	@ 0x45
 8007384:	d114      	bne.n	80073b0 <_strtod_l+0x198>
 8007386:	b91d      	cbnz	r5, 8007390 <_strtod_l+0x178>
 8007388:	9a08      	ldr	r2, [sp, #32]
 800738a:	4302      	orrs	r2, r0
 800738c:	d096      	beq.n	80072bc <_strtod_l+0xa4>
 800738e:	2500      	movs	r5, #0
 8007390:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007392:	1c62      	adds	r2, r4, #1
 8007394:	9219      	str	r2, [sp, #100]	@ 0x64
 8007396:	7862      	ldrb	r2, [r4, #1]
 8007398:	2a2b      	cmp	r2, #43	@ 0x2b
 800739a:	d07a      	beq.n	8007492 <_strtod_l+0x27a>
 800739c:	2a2d      	cmp	r2, #45	@ 0x2d
 800739e:	d07e      	beq.n	800749e <_strtod_l+0x286>
 80073a0:	f04f 0c00 	mov.w	ip, #0
 80073a4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80073a8:	2909      	cmp	r1, #9
 80073aa:	f240 8085 	bls.w	80074b8 <_strtod_l+0x2a0>
 80073ae:	9419      	str	r4, [sp, #100]	@ 0x64
 80073b0:	f04f 0800 	mov.w	r8, #0
 80073b4:	e0a5      	b.n	8007502 <_strtod_l+0x2ea>
 80073b6:	2300      	movs	r3, #0
 80073b8:	e7c8      	b.n	800734c <_strtod_l+0x134>
 80073ba:	f1b9 0f08 	cmp.w	r9, #8
 80073be:	bfd8      	it	le
 80073c0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80073c2:	f100 0001 	add.w	r0, r0, #1
 80073c6:	bfd6      	itet	le
 80073c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80073cc:	fb02 3707 	mlagt	r7, r2, r7, r3
 80073d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80073d2:	f109 0901 	add.w	r9, r9, #1
 80073d6:	9019      	str	r0, [sp, #100]	@ 0x64
 80073d8:	e7bf      	b.n	800735a <_strtod_l+0x142>
 80073da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	9219      	str	r2, [sp, #100]	@ 0x64
 80073e0:	785a      	ldrb	r2, [r3, #1]
 80073e2:	f1b9 0f00 	cmp.w	r9, #0
 80073e6:	d03b      	beq.n	8007460 <_strtod_l+0x248>
 80073e8:	464d      	mov	r5, r9
 80073ea:	900a      	str	r0, [sp, #40]	@ 0x28
 80073ec:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80073f0:	2b09      	cmp	r3, #9
 80073f2:	d912      	bls.n	800741a <_strtod_l+0x202>
 80073f4:	2301      	movs	r3, #1
 80073f6:	e7c2      	b.n	800737e <_strtod_l+0x166>
 80073f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073fa:	3001      	adds	r0, #1
 80073fc:	1c5a      	adds	r2, r3, #1
 80073fe:	9219      	str	r2, [sp, #100]	@ 0x64
 8007400:	785a      	ldrb	r2, [r3, #1]
 8007402:	2a30      	cmp	r2, #48	@ 0x30
 8007404:	d0f8      	beq.n	80073f8 <_strtod_l+0x1e0>
 8007406:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800740a:	2b08      	cmp	r3, #8
 800740c:	f200 84c8 	bhi.w	8007da0 <_strtod_l+0xb88>
 8007410:	900a      	str	r0, [sp, #40]	@ 0x28
 8007412:	2000      	movs	r0, #0
 8007414:	4605      	mov	r5, r0
 8007416:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007418:	930c      	str	r3, [sp, #48]	@ 0x30
 800741a:	3a30      	subs	r2, #48	@ 0x30
 800741c:	f100 0301 	add.w	r3, r0, #1
 8007420:	d018      	beq.n	8007454 <_strtod_l+0x23c>
 8007422:	462e      	mov	r6, r5
 8007424:	f04f 0e0a 	mov.w	lr, #10
 8007428:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800742a:	4419      	add	r1, r3
 800742c:	910a      	str	r1, [sp, #40]	@ 0x28
 800742e:	1c71      	adds	r1, r6, #1
 8007430:	eba1 0c05 	sub.w	ip, r1, r5
 8007434:	4563      	cmp	r3, ip
 8007436:	dc15      	bgt.n	8007464 <_strtod_l+0x24c>
 8007438:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800743c:	182b      	adds	r3, r5, r0
 800743e:	2b08      	cmp	r3, #8
 8007440:	f105 0501 	add.w	r5, r5, #1
 8007444:	4405      	add	r5, r0
 8007446:	dc1a      	bgt.n	800747e <_strtod_l+0x266>
 8007448:	230a      	movs	r3, #10
 800744a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800744c:	fb03 2301 	mla	r3, r3, r1, r2
 8007450:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007452:	2300      	movs	r3, #0
 8007454:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007456:	4618      	mov	r0, r3
 8007458:	1c51      	adds	r1, r2, #1
 800745a:	9119      	str	r1, [sp, #100]	@ 0x64
 800745c:	7852      	ldrb	r2, [r2, #1]
 800745e:	e7c5      	b.n	80073ec <_strtod_l+0x1d4>
 8007460:	4648      	mov	r0, r9
 8007462:	e7ce      	b.n	8007402 <_strtod_l+0x1ea>
 8007464:	2e08      	cmp	r6, #8
 8007466:	dc05      	bgt.n	8007474 <_strtod_l+0x25c>
 8007468:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800746a:	fb0e f606 	mul.w	r6, lr, r6
 800746e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007470:	460e      	mov	r6, r1
 8007472:	e7dc      	b.n	800742e <_strtod_l+0x216>
 8007474:	2910      	cmp	r1, #16
 8007476:	bfd8      	it	le
 8007478:	fb0e f707 	mulle.w	r7, lr, r7
 800747c:	e7f8      	b.n	8007470 <_strtod_l+0x258>
 800747e:	2b0f      	cmp	r3, #15
 8007480:	bfdc      	itt	le
 8007482:	230a      	movle	r3, #10
 8007484:	fb03 2707 	mlale	r7, r3, r7, r2
 8007488:	e7e3      	b.n	8007452 <_strtod_l+0x23a>
 800748a:	2300      	movs	r3, #0
 800748c:	930a      	str	r3, [sp, #40]	@ 0x28
 800748e:	2301      	movs	r3, #1
 8007490:	e77a      	b.n	8007388 <_strtod_l+0x170>
 8007492:	f04f 0c00 	mov.w	ip, #0
 8007496:	1ca2      	adds	r2, r4, #2
 8007498:	9219      	str	r2, [sp, #100]	@ 0x64
 800749a:	78a2      	ldrb	r2, [r4, #2]
 800749c:	e782      	b.n	80073a4 <_strtod_l+0x18c>
 800749e:	f04f 0c01 	mov.w	ip, #1
 80074a2:	e7f8      	b.n	8007496 <_strtod_l+0x27e>
 80074a4:	0800abf4 	.word	0x0800abf4
 80074a8:	7ff00000 	.word	0x7ff00000
 80074ac:	0800aa0f 	.word	0x0800aa0f
 80074b0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074b2:	1c51      	adds	r1, r2, #1
 80074b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80074b6:	7852      	ldrb	r2, [r2, #1]
 80074b8:	2a30      	cmp	r2, #48	@ 0x30
 80074ba:	d0f9      	beq.n	80074b0 <_strtod_l+0x298>
 80074bc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80074c0:	2908      	cmp	r1, #8
 80074c2:	f63f af75 	bhi.w	80073b0 <_strtod_l+0x198>
 80074c6:	f04f 080a 	mov.w	r8, #10
 80074ca:	3a30      	subs	r2, #48	@ 0x30
 80074cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80074ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80074d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074d4:	1c56      	adds	r6, r2, #1
 80074d6:	9619      	str	r6, [sp, #100]	@ 0x64
 80074d8:	7852      	ldrb	r2, [r2, #1]
 80074da:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80074de:	f1be 0f09 	cmp.w	lr, #9
 80074e2:	d939      	bls.n	8007558 <_strtod_l+0x340>
 80074e4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80074e6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80074ea:	1a76      	subs	r6, r6, r1
 80074ec:	2e08      	cmp	r6, #8
 80074ee:	dc03      	bgt.n	80074f8 <_strtod_l+0x2e0>
 80074f0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074f2:	4588      	cmp	r8, r1
 80074f4:	bfa8      	it	ge
 80074f6:	4688      	movge	r8, r1
 80074f8:	f1bc 0f00 	cmp.w	ip, #0
 80074fc:	d001      	beq.n	8007502 <_strtod_l+0x2ea>
 80074fe:	f1c8 0800 	rsb	r8, r8, #0
 8007502:	2d00      	cmp	r5, #0
 8007504:	d14e      	bne.n	80075a4 <_strtod_l+0x38c>
 8007506:	9908      	ldr	r1, [sp, #32]
 8007508:	4308      	orrs	r0, r1
 800750a:	f47f aebe 	bne.w	800728a <_strtod_l+0x72>
 800750e:	2b00      	cmp	r3, #0
 8007510:	f47f aed4 	bne.w	80072bc <_strtod_l+0xa4>
 8007514:	2a69      	cmp	r2, #105	@ 0x69
 8007516:	d028      	beq.n	800756a <_strtod_l+0x352>
 8007518:	dc25      	bgt.n	8007566 <_strtod_l+0x34e>
 800751a:	2a49      	cmp	r2, #73	@ 0x49
 800751c:	d025      	beq.n	800756a <_strtod_l+0x352>
 800751e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007520:	f47f aecc 	bne.w	80072bc <_strtod_l+0xa4>
 8007524:	4999      	ldr	r1, [pc, #612]	@ (800778c <_strtod_l+0x574>)
 8007526:	a819      	add	r0, sp, #100	@ 0x64
 8007528:	f001 fd68 	bl	8008ffc <__match>
 800752c:	2800      	cmp	r0, #0
 800752e:	f43f aec5 	beq.w	80072bc <_strtod_l+0xa4>
 8007532:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	2b28      	cmp	r3, #40	@ 0x28
 8007538:	d12e      	bne.n	8007598 <_strtod_l+0x380>
 800753a:	4995      	ldr	r1, [pc, #596]	@ (8007790 <_strtod_l+0x578>)
 800753c:	aa1c      	add	r2, sp, #112	@ 0x70
 800753e:	a819      	add	r0, sp, #100	@ 0x64
 8007540:	f001 fd70 	bl	8009024 <__hexnan>
 8007544:	2805      	cmp	r0, #5
 8007546:	d127      	bne.n	8007598 <_strtod_l+0x380>
 8007548:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800754a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800754e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007552:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007556:	e698      	b.n	800728a <_strtod_l+0x72>
 8007558:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800755a:	fb08 2101 	mla	r1, r8, r1, r2
 800755e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007562:	9209      	str	r2, [sp, #36]	@ 0x24
 8007564:	e7b5      	b.n	80074d2 <_strtod_l+0x2ba>
 8007566:	2a6e      	cmp	r2, #110	@ 0x6e
 8007568:	e7da      	b.n	8007520 <_strtod_l+0x308>
 800756a:	498a      	ldr	r1, [pc, #552]	@ (8007794 <_strtod_l+0x57c>)
 800756c:	a819      	add	r0, sp, #100	@ 0x64
 800756e:	f001 fd45 	bl	8008ffc <__match>
 8007572:	2800      	cmp	r0, #0
 8007574:	f43f aea2 	beq.w	80072bc <_strtod_l+0xa4>
 8007578:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800757a:	4987      	ldr	r1, [pc, #540]	@ (8007798 <_strtod_l+0x580>)
 800757c:	3b01      	subs	r3, #1
 800757e:	a819      	add	r0, sp, #100	@ 0x64
 8007580:	9319      	str	r3, [sp, #100]	@ 0x64
 8007582:	f001 fd3b 	bl	8008ffc <__match>
 8007586:	b910      	cbnz	r0, 800758e <_strtod_l+0x376>
 8007588:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800758a:	3301      	adds	r3, #1
 800758c:	9319      	str	r3, [sp, #100]	@ 0x64
 800758e:	f04f 0a00 	mov.w	sl, #0
 8007592:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800779c <_strtod_l+0x584>
 8007596:	e678      	b.n	800728a <_strtod_l+0x72>
 8007598:	4881      	ldr	r0, [pc, #516]	@ (80077a0 <_strtod_l+0x588>)
 800759a:	f001 fa6d 	bl	8008a78 <nan>
 800759e:	4682      	mov	sl, r0
 80075a0:	468b      	mov	fp, r1
 80075a2:	e672      	b.n	800728a <_strtod_l+0x72>
 80075a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075a6:	f1b9 0f00 	cmp.w	r9, #0
 80075aa:	bf08      	it	eq
 80075ac:	46a9      	moveq	r9, r5
 80075ae:	eba8 0303 	sub.w	r3, r8, r3
 80075b2:	2d10      	cmp	r5, #16
 80075b4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80075b6:	462c      	mov	r4, r5
 80075b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ba:	bfa8      	it	ge
 80075bc:	2410      	movge	r4, #16
 80075be:	f7f8 ff7d 	bl	80004bc <__aeabi_ui2d>
 80075c2:	2d09      	cmp	r5, #9
 80075c4:	4682      	mov	sl, r0
 80075c6:	468b      	mov	fp, r1
 80075c8:	dc11      	bgt.n	80075ee <_strtod_l+0x3d6>
 80075ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f43f ae5c 	beq.w	800728a <_strtod_l+0x72>
 80075d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075d4:	dd76      	ble.n	80076c4 <_strtod_l+0x4ac>
 80075d6:	2b16      	cmp	r3, #22
 80075d8:	dc5d      	bgt.n	8007696 <_strtod_l+0x47e>
 80075da:	4972      	ldr	r1, [pc, #456]	@ (80077a4 <_strtod_l+0x58c>)
 80075dc:	4652      	mov	r2, sl
 80075de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80075e2:	465b      	mov	r3, fp
 80075e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075e8:	f7f8 ffe2 	bl	80005b0 <__aeabi_dmul>
 80075ec:	e7d7      	b.n	800759e <_strtod_l+0x386>
 80075ee:	4b6d      	ldr	r3, [pc, #436]	@ (80077a4 <_strtod_l+0x58c>)
 80075f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80075f8:	f7f8 ffda 	bl	80005b0 <__aeabi_dmul>
 80075fc:	4682      	mov	sl, r0
 80075fe:	4638      	mov	r0, r7
 8007600:	468b      	mov	fp, r1
 8007602:	f7f8 ff5b 	bl	80004bc <__aeabi_ui2d>
 8007606:	4602      	mov	r2, r0
 8007608:	460b      	mov	r3, r1
 800760a:	4650      	mov	r0, sl
 800760c:	4659      	mov	r1, fp
 800760e:	f7f8 fe19 	bl	8000244 <__adddf3>
 8007612:	2d0f      	cmp	r5, #15
 8007614:	4682      	mov	sl, r0
 8007616:	468b      	mov	fp, r1
 8007618:	ddd7      	ble.n	80075ca <_strtod_l+0x3b2>
 800761a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800761c:	1b2c      	subs	r4, r5, r4
 800761e:	441c      	add	r4, r3
 8007620:	2c00      	cmp	r4, #0
 8007622:	f340 8093 	ble.w	800774c <_strtod_l+0x534>
 8007626:	f014 030f 	ands.w	r3, r4, #15
 800762a:	d00a      	beq.n	8007642 <_strtod_l+0x42a>
 800762c:	495d      	ldr	r1, [pc, #372]	@ (80077a4 <_strtod_l+0x58c>)
 800762e:	4652      	mov	r2, sl
 8007630:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007634:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007638:	465b      	mov	r3, fp
 800763a:	f7f8 ffb9 	bl	80005b0 <__aeabi_dmul>
 800763e:	4682      	mov	sl, r0
 8007640:	468b      	mov	fp, r1
 8007642:	f034 040f 	bics.w	r4, r4, #15
 8007646:	d073      	beq.n	8007730 <_strtod_l+0x518>
 8007648:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800764c:	dd49      	ble.n	80076e2 <_strtod_l+0x4ca>
 800764e:	2400      	movs	r4, #0
 8007650:	46a0      	mov	r8, r4
 8007652:	46a1      	mov	r9, r4
 8007654:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007656:	2322      	movs	r3, #34	@ 0x22
 8007658:	f04f 0a00 	mov.w	sl, #0
 800765c:	9a05      	ldr	r2, [sp, #20]
 800765e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800779c <_strtod_l+0x584>
 8007662:	6013      	str	r3, [r2, #0]
 8007664:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007666:	2b00      	cmp	r3, #0
 8007668:	f43f ae0f 	beq.w	800728a <_strtod_l+0x72>
 800766c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800766e:	9805      	ldr	r0, [sp, #20]
 8007670:	f7ff f950 	bl	8006914 <_Bfree>
 8007674:	4649      	mov	r1, r9
 8007676:	9805      	ldr	r0, [sp, #20]
 8007678:	f7ff f94c 	bl	8006914 <_Bfree>
 800767c:	4641      	mov	r1, r8
 800767e:	9805      	ldr	r0, [sp, #20]
 8007680:	f7ff f948 	bl	8006914 <_Bfree>
 8007684:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007686:	9805      	ldr	r0, [sp, #20]
 8007688:	f7ff f944 	bl	8006914 <_Bfree>
 800768c:	4621      	mov	r1, r4
 800768e:	9805      	ldr	r0, [sp, #20]
 8007690:	f7ff f940 	bl	8006914 <_Bfree>
 8007694:	e5f9      	b.n	800728a <_strtod_l+0x72>
 8007696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007698:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800769c:	4293      	cmp	r3, r2
 800769e:	dbbc      	blt.n	800761a <_strtod_l+0x402>
 80076a0:	4c40      	ldr	r4, [pc, #256]	@ (80077a4 <_strtod_l+0x58c>)
 80076a2:	f1c5 050f 	rsb	r5, r5, #15
 80076a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80076aa:	4652      	mov	r2, sl
 80076ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076b0:	465b      	mov	r3, fp
 80076b2:	f7f8 ff7d 	bl	80005b0 <__aeabi_dmul>
 80076b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076b8:	1b5d      	subs	r5, r3, r5
 80076ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80076be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80076c2:	e791      	b.n	80075e8 <_strtod_l+0x3d0>
 80076c4:	3316      	adds	r3, #22
 80076c6:	dba8      	blt.n	800761a <_strtod_l+0x402>
 80076c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076ca:	4650      	mov	r0, sl
 80076cc:	eba3 0808 	sub.w	r8, r3, r8
 80076d0:	4b34      	ldr	r3, [pc, #208]	@ (80077a4 <_strtod_l+0x58c>)
 80076d2:	4659      	mov	r1, fp
 80076d4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80076d8:	e9d8 2300 	ldrd	r2, r3, [r8]
 80076dc:	f7f9 f892 	bl	8000804 <__aeabi_ddiv>
 80076e0:	e75d      	b.n	800759e <_strtod_l+0x386>
 80076e2:	2300      	movs	r3, #0
 80076e4:	4650      	mov	r0, sl
 80076e6:	4659      	mov	r1, fp
 80076e8:	461e      	mov	r6, r3
 80076ea:	4f2f      	ldr	r7, [pc, #188]	@ (80077a8 <_strtod_l+0x590>)
 80076ec:	1124      	asrs	r4, r4, #4
 80076ee:	2c01      	cmp	r4, #1
 80076f0:	dc21      	bgt.n	8007736 <_strtod_l+0x51e>
 80076f2:	b10b      	cbz	r3, 80076f8 <_strtod_l+0x4e0>
 80076f4:	4682      	mov	sl, r0
 80076f6:	468b      	mov	fp, r1
 80076f8:	492b      	ldr	r1, [pc, #172]	@ (80077a8 <_strtod_l+0x590>)
 80076fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80076fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007702:	4652      	mov	r2, sl
 8007704:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007708:	465b      	mov	r3, fp
 800770a:	f7f8 ff51 	bl	80005b0 <__aeabi_dmul>
 800770e:	4b23      	ldr	r3, [pc, #140]	@ (800779c <_strtod_l+0x584>)
 8007710:	460a      	mov	r2, r1
 8007712:	400b      	ands	r3, r1
 8007714:	4925      	ldr	r1, [pc, #148]	@ (80077ac <_strtod_l+0x594>)
 8007716:	4682      	mov	sl, r0
 8007718:	428b      	cmp	r3, r1
 800771a:	d898      	bhi.n	800764e <_strtod_l+0x436>
 800771c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007720:	428b      	cmp	r3, r1
 8007722:	bf86      	itte	hi
 8007724:	f04f 3aff 	movhi.w	sl, #4294967295
 8007728:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 80077b0 <_strtod_l+0x598>
 800772c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007730:	2300      	movs	r3, #0
 8007732:	9308      	str	r3, [sp, #32]
 8007734:	e076      	b.n	8007824 <_strtod_l+0x60c>
 8007736:	07e2      	lsls	r2, r4, #31
 8007738:	d504      	bpl.n	8007744 <_strtod_l+0x52c>
 800773a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800773e:	f7f8 ff37 	bl	80005b0 <__aeabi_dmul>
 8007742:	2301      	movs	r3, #1
 8007744:	3601      	adds	r6, #1
 8007746:	1064      	asrs	r4, r4, #1
 8007748:	3708      	adds	r7, #8
 800774a:	e7d0      	b.n	80076ee <_strtod_l+0x4d6>
 800774c:	d0f0      	beq.n	8007730 <_strtod_l+0x518>
 800774e:	4264      	negs	r4, r4
 8007750:	f014 020f 	ands.w	r2, r4, #15
 8007754:	d00a      	beq.n	800776c <_strtod_l+0x554>
 8007756:	4b13      	ldr	r3, [pc, #76]	@ (80077a4 <_strtod_l+0x58c>)
 8007758:	4650      	mov	r0, sl
 800775a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800775e:	4659      	mov	r1, fp
 8007760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007764:	f7f9 f84e 	bl	8000804 <__aeabi_ddiv>
 8007768:	4682      	mov	sl, r0
 800776a:	468b      	mov	fp, r1
 800776c:	1124      	asrs	r4, r4, #4
 800776e:	d0df      	beq.n	8007730 <_strtod_l+0x518>
 8007770:	2c1f      	cmp	r4, #31
 8007772:	dd1f      	ble.n	80077b4 <_strtod_l+0x59c>
 8007774:	2400      	movs	r4, #0
 8007776:	46a0      	mov	r8, r4
 8007778:	46a1      	mov	r9, r4
 800777a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800777c:	2322      	movs	r3, #34	@ 0x22
 800777e:	9a05      	ldr	r2, [sp, #20]
 8007780:	f04f 0a00 	mov.w	sl, #0
 8007784:	f04f 0b00 	mov.w	fp, #0
 8007788:	6013      	str	r3, [r2, #0]
 800778a:	e76b      	b.n	8007664 <_strtod_l+0x44c>
 800778c:	0800a8ff 	.word	0x0800a8ff
 8007790:	0800abe0 	.word	0x0800abe0
 8007794:	0800a8f7 	.word	0x0800a8f7
 8007798:	0800a92c 	.word	0x0800a92c
 800779c:	7ff00000 	.word	0x7ff00000
 80077a0:	0800aa80 	.word	0x0800aa80
 80077a4:	0800ab18 	.word	0x0800ab18
 80077a8:	0800aaf0 	.word	0x0800aaf0
 80077ac:	7ca00000 	.word	0x7ca00000
 80077b0:	7fefffff 	.word	0x7fefffff
 80077b4:	f014 0310 	ands.w	r3, r4, #16
 80077b8:	bf18      	it	ne
 80077ba:	236a      	movne	r3, #106	@ 0x6a
 80077bc:	4650      	mov	r0, sl
 80077be:	9308      	str	r3, [sp, #32]
 80077c0:	4659      	mov	r1, fp
 80077c2:	2300      	movs	r3, #0
 80077c4:	4e77      	ldr	r6, [pc, #476]	@ (80079a4 <_strtod_l+0x78c>)
 80077c6:	07e7      	lsls	r7, r4, #31
 80077c8:	d504      	bpl.n	80077d4 <_strtod_l+0x5bc>
 80077ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 80077ce:	f7f8 feef 	bl	80005b0 <__aeabi_dmul>
 80077d2:	2301      	movs	r3, #1
 80077d4:	1064      	asrs	r4, r4, #1
 80077d6:	f106 0608 	add.w	r6, r6, #8
 80077da:	d1f4      	bne.n	80077c6 <_strtod_l+0x5ae>
 80077dc:	b10b      	cbz	r3, 80077e2 <_strtod_l+0x5ca>
 80077de:	4682      	mov	sl, r0
 80077e0:	468b      	mov	fp, r1
 80077e2:	9b08      	ldr	r3, [sp, #32]
 80077e4:	b1b3      	cbz	r3, 8007814 <_strtod_l+0x5fc>
 80077e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80077ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	4659      	mov	r1, fp
 80077f2:	dd0f      	ble.n	8007814 <_strtod_l+0x5fc>
 80077f4:	2b1f      	cmp	r3, #31
 80077f6:	dd58      	ble.n	80078aa <_strtod_l+0x692>
 80077f8:	2b34      	cmp	r3, #52	@ 0x34
 80077fa:	bfd8      	it	le
 80077fc:	f04f 33ff 	movle.w	r3, #4294967295
 8007800:	f04f 0a00 	mov.w	sl, #0
 8007804:	bfcf      	iteee	gt
 8007806:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800780a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800780e:	4093      	lslle	r3, r2
 8007810:	ea03 0b01 	andle.w	fp, r3, r1
 8007814:	2200      	movs	r2, #0
 8007816:	2300      	movs	r3, #0
 8007818:	4650      	mov	r0, sl
 800781a:	4659      	mov	r1, fp
 800781c:	f7f9 f930 	bl	8000a80 <__aeabi_dcmpeq>
 8007820:	2800      	cmp	r0, #0
 8007822:	d1a7      	bne.n	8007774 <_strtod_l+0x55c>
 8007824:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007826:	464a      	mov	r2, r9
 8007828:	9300      	str	r3, [sp, #0]
 800782a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800782c:	462b      	mov	r3, r5
 800782e:	9805      	ldr	r0, [sp, #20]
 8007830:	f7ff f8d8 	bl	80069e4 <__s2b>
 8007834:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007836:	2800      	cmp	r0, #0
 8007838:	f43f af09 	beq.w	800764e <_strtod_l+0x436>
 800783c:	2400      	movs	r4, #0
 800783e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007840:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007842:	2a00      	cmp	r2, #0
 8007844:	eba3 0308 	sub.w	r3, r3, r8
 8007848:	bfa8      	it	ge
 800784a:	2300      	movge	r3, #0
 800784c:	46a0      	mov	r8, r4
 800784e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007850:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007854:	9316      	str	r3, [sp, #88]	@ 0x58
 8007856:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007858:	9805      	ldr	r0, [sp, #20]
 800785a:	6859      	ldr	r1, [r3, #4]
 800785c:	f7ff f81a 	bl	8006894 <_Balloc>
 8007860:	4681      	mov	r9, r0
 8007862:	2800      	cmp	r0, #0
 8007864:	f43f aef7 	beq.w	8007656 <_strtod_l+0x43e>
 8007868:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800786a:	300c      	adds	r0, #12
 800786c:	691a      	ldr	r2, [r3, #16]
 800786e:	f103 010c 	add.w	r1, r3, #12
 8007872:	3202      	adds	r2, #2
 8007874:	0092      	lsls	r2, r2, #2
 8007876:	f001 f8f1 	bl	8008a5c <memcpy>
 800787a:	ab1c      	add	r3, sp, #112	@ 0x70
 800787c:	9301      	str	r3, [sp, #4]
 800787e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007880:	9300      	str	r3, [sp, #0]
 8007882:	4652      	mov	r2, sl
 8007884:	465b      	mov	r3, fp
 8007886:	9805      	ldr	r0, [sp, #20]
 8007888:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800788c:	f7ff fbd6 	bl	800703c <__d2b>
 8007890:	901a      	str	r0, [sp, #104]	@ 0x68
 8007892:	2800      	cmp	r0, #0
 8007894:	f43f aedf 	beq.w	8007656 <_strtod_l+0x43e>
 8007898:	2101      	movs	r1, #1
 800789a:	9805      	ldr	r0, [sp, #20]
 800789c:	f7ff f938 	bl	8006b10 <__i2b>
 80078a0:	4680      	mov	r8, r0
 80078a2:	b948      	cbnz	r0, 80078b8 <_strtod_l+0x6a0>
 80078a4:	f04f 0800 	mov.w	r8, #0
 80078a8:	e6d5      	b.n	8007656 <_strtod_l+0x43e>
 80078aa:	f04f 32ff 	mov.w	r2, #4294967295
 80078ae:	fa02 f303 	lsl.w	r3, r2, r3
 80078b2:	ea03 0a0a 	and.w	sl, r3, sl
 80078b6:	e7ad      	b.n	8007814 <_strtod_l+0x5fc>
 80078b8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80078ba:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80078bc:	2d00      	cmp	r5, #0
 80078be:	bfab      	itete	ge
 80078c0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80078c2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80078c4:	18ef      	addge	r7, r5, r3
 80078c6:	1b5e      	sublt	r6, r3, r5
 80078c8:	9b08      	ldr	r3, [sp, #32]
 80078ca:	bfa8      	it	ge
 80078cc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80078ce:	eba5 0503 	sub.w	r5, r5, r3
 80078d2:	4415      	add	r5, r2
 80078d4:	4b34      	ldr	r3, [pc, #208]	@ (80079a8 <_strtod_l+0x790>)
 80078d6:	f105 35ff 	add.w	r5, r5, #4294967295
 80078da:	bfb8      	it	lt
 80078dc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80078de:	429d      	cmp	r5, r3
 80078e0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80078e4:	da50      	bge.n	8007988 <_strtod_l+0x770>
 80078e6:	1b5b      	subs	r3, r3, r5
 80078e8:	2b1f      	cmp	r3, #31
 80078ea:	f04f 0101 	mov.w	r1, #1
 80078ee:	eba2 0203 	sub.w	r2, r2, r3
 80078f2:	dc3d      	bgt.n	8007970 <_strtod_l+0x758>
 80078f4:	fa01 f303 	lsl.w	r3, r1, r3
 80078f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078fa:	2300      	movs	r3, #0
 80078fc:	9310      	str	r3, [sp, #64]	@ 0x40
 80078fe:	18bd      	adds	r5, r7, r2
 8007900:	9b08      	ldr	r3, [sp, #32]
 8007902:	42af      	cmp	r7, r5
 8007904:	4416      	add	r6, r2
 8007906:	441e      	add	r6, r3
 8007908:	463b      	mov	r3, r7
 800790a:	bfa8      	it	ge
 800790c:	462b      	movge	r3, r5
 800790e:	42b3      	cmp	r3, r6
 8007910:	bfa8      	it	ge
 8007912:	4633      	movge	r3, r6
 8007914:	2b00      	cmp	r3, #0
 8007916:	bfc2      	ittt	gt
 8007918:	1aed      	subgt	r5, r5, r3
 800791a:	1af6      	subgt	r6, r6, r3
 800791c:	1aff      	subgt	r7, r7, r3
 800791e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007920:	2b00      	cmp	r3, #0
 8007922:	dd16      	ble.n	8007952 <_strtod_l+0x73a>
 8007924:	4641      	mov	r1, r8
 8007926:	461a      	mov	r2, r3
 8007928:	9805      	ldr	r0, [sp, #20]
 800792a:	f7ff f9a9 	bl	8006c80 <__pow5mult>
 800792e:	4680      	mov	r8, r0
 8007930:	2800      	cmp	r0, #0
 8007932:	d0b7      	beq.n	80078a4 <_strtod_l+0x68c>
 8007934:	4601      	mov	r1, r0
 8007936:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007938:	9805      	ldr	r0, [sp, #20]
 800793a:	f7ff f8ff 	bl	8006b3c <__multiply>
 800793e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007940:	2800      	cmp	r0, #0
 8007942:	f43f ae88 	beq.w	8007656 <_strtod_l+0x43e>
 8007946:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007948:	9805      	ldr	r0, [sp, #20]
 800794a:	f7fe ffe3 	bl	8006914 <_Bfree>
 800794e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007950:	931a      	str	r3, [sp, #104]	@ 0x68
 8007952:	2d00      	cmp	r5, #0
 8007954:	dc1d      	bgt.n	8007992 <_strtod_l+0x77a>
 8007956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007958:	2b00      	cmp	r3, #0
 800795a:	dd27      	ble.n	80079ac <_strtod_l+0x794>
 800795c:	4649      	mov	r1, r9
 800795e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007960:	9805      	ldr	r0, [sp, #20]
 8007962:	f7ff f98d 	bl	8006c80 <__pow5mult>
 8007966:	4681      	mov	r9, r0
 8007968:	bb00      	cbnz	r0, 80079ac <_strtod_l+0x794>
 800796a:	f04f 0900 	mov.w	r9, #0
 800796e:	e672      	b.n	8007656 <_strtod_l+0x43e>
 8007970:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007974:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007978:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800797c:	35e2      	adds	r5, #226	@ 0xe2
 800797e:	fa01 f305 	lsl.w	r3, r1, r5
 8007982:	9310      	str	r3, [sp, #64]	@ 0x40
 8007984:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007986:	e7ba      	b.n	80078fe <_strtod_l+0x6e6>
 8007988:	2300      	movs	r3, #0
 800798a:	9310      	str	r3, [sp, #64]	@ 0x40
 800798c:	2301      	movs	r3, #1
 800798e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007990:	e7b5      	b.n	80078fe <_strtod_l+0x6e6>
 8007992:	462a      	mov	r2, r5
 8007994:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007996:	9805      	ldr	r0, [sp, #20]
 8007998:	f7ff f9cc 	bl	8006d34 <__lshift>
 800799c:	901a      	str	r0, [sp, #104]	@ 0x68
 800799e:	2800      	cmp	r0, #0
 80079a0:	d1d9      	bne.n	8007956 <_strtod_l+0x73e>
 80079a2:	e658      	b.n	8007656 <_strtod_l+0x43e>
 80079a4:	0800ac08 	.word	0x0800ac08
 80079a8:	fffffc02 	.word	0xfffffc02
 80079ac:	2e00      	cmp	r6, #0
 80079ae:	dd07      	ble.n	80079c0 <_strtod_l+0x7a8>
 80079b0:	4649      	mov	r1, r9
 80079b2:	4632      	mov	r2, r6
 80079b4:	9805      	ldr	r0, [sp, #20]
 80079b6:	f7ff f9bd 	bl	8006d34 <__lshift>
 80079ba:	4681      	mov	r9, r0
 80079bc:	2800      	cmp	r0, #0
 80079be:	d0d4      	beq.n	800796a <_strtod_l+0x752>
 80079c0:	2f00      	cmp	r7, #0
 80079c2:	dd08      	ble.n	80079d6 <_strtod_l+0x7be>
 80079c4:	4641      	mov	r1, r8
 80079c6:	463a      	mov	r2, r7
 80079c8:	9805      	ldr	r0, [sp, #20]
 80079ca:	f7ff f9b3 	bl	8006d34 <__lshift>
 80079ce:	4680      	mov	r8, r0
 80079d0:	2800      	cmp	r0, #0
 80079d2:	f43f ae40 	beq.w	8007656 <_strtod_l+0x43e>
 80079d6:	464a      	mov	r2, r9
 80079d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079da:	9805      	ldr	r0, [sp, #20]
 80079dc:	f7ff fa32 	bl	8006e44 <__mdiff>
 80079e0:	4604      	mov	r4, r0
 80079e2:	2800      	cmp	r0, #0
 80079e4:	f43f ae37 	beq.w	8007656 <_strtod_l+0x43e>
 80079e8:	68c3      	ldr	r3, [r0, #12]
 80079ea:	4641      	mov	r1, r8
 80079ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 80079ee:	2300      	movs	r3, #0
 80079f0:	60c3      	str	r3, [r0, #12]
 80079f2:	f7ff fa0b 	bl	8006e0c <__mcmp>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	da3d      	bge.n	8007a76 <_strtod_l+0x85e>
 80079fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079fc:	ea53 030a 	orrs.w	r3, r3, sl
 8007a00:	d163      	bne.n	8007aca <_strtod_l+0x8b2>
 8007a02:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d15f      	bne.n	8007aca <_strtod_l+0x8b2>
 8007a0a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a0e:	0d1b      	lsrs	r3, r3, #20
 8007a10:	051b      	lsls	r3, r3, #20
 8007a12:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007a16:	d958      	bls.n	8007aca <_strtod_l+0x8b2>
 8007a18:	6963      	ldr	r3, [r4, #20]
 8007a1a:	b913      	cbnz	r3, 8007a22 <_strtod_l+0x80a>
 8007a1c:	6923      	ldr	r3, [r4, #16]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	dd53      	ble.n	8007aca <_strtod_l+0x8b2>
 8007a22:	4621      	mov	r1, r4
 8007a24:	2201      	movs	r2, #1
 8007a26:	9805      	ldr	r0, [sp, #20]
 8007a28:	f7ff f984 	bl	8006d34 <__lshift>
 8007a2c:	4641      	mov	r1, r8
 8007a2e:	4604      	mov	r4, r0
 8007a30:	f7ff f9ec 	bl	8006e0c <__mcmp>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	dd48      	ble.n	8007aca <_strtod_l+0x8b2>
 8007a38:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a3c:	9a08      	ldr	r2, [sp, #32]
 8007a3e:	0d1b      	lsrs	r3, r3, #20
 8007a40:	051b      	lsls	r3, r3, #20
 8007a42:	2a00      	cmp	r2, #0
 8007a44:	d062      	beq.n	8007b0c <_strtod_l+0x8f4>
 8007a46:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007a4a:	d85f      	bhi.n	8007b0c <_strtod_l+0x8f4>
 8007a4c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007a50:	f67f ae94 	bls.w	800777c <_strtod_l+0x564>
 8007a54:	4650      	mov	r0, sl
 8007a56:	4659      	mov	r1, fp
 8007a58:	4ba3      	ldr	r3, [pc, #652]	@ (8007ce8 <_strtod_l+0xad0>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f7f8 fda8 	bl	80005b0 <__aeabi_dmul>
 8007a60:	4ba2      	ldr	r3, [pc, #648]	@ (8007cec <_strtod_l+0xad4>)
 8007a62:	4682      	mov	sl, r0
 8007a64:	400b      	ands	r3, r1
 8007a66:	468b      	mov	fp, r1
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f47f adff 	bne.w	800766c <_strtod_l+0x454>
 8007a6e:	2322      	movs	r3, #34	@ 0x22
 8007a70:	9a05      	ldr	r2, [sp, #20]
 8007a72:	6013      	str	r3, [r2, #0]
 8007a74:	e5fa      	b.n	800766c <_strtod_l+0x454>
 8007a76:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007a7a:	d165      	bne.n	8007b48 <_strtod_l+0x930>
 8007a7c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007a7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a82:	b35a      	cbz	r2, 8007adc <_strtod_l+0x8c4>
 8007a84:	4a9a      	ldr	r2, [pc, #616]	@ (8007cf0 <_strtod_l+0xad8>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d12b      	bne.n	8007ae2 <_strtod_l+0x8ca>
 8007a8a:	9b08      	ldr	r3, [sp, #32]
 8007a8c:	4651      	mov	r1, sl
 8007a8e:	b303      	cbz	r3, 8007ad2 <_strtod_l+0x8ba>
 8007a90:	465a      	mov	r2, fp
 8007a92:	4b96      	ldr	r3, [pc, #600]	@ (8007cec <_strtod_l+0xad4>)
 8007a94:	4013      	ands	r3, r2
 8007a96:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007a9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a9e:	d81b      	bhi.n	8007ad8 <_strtod_l+0x8c0>
 8007aa0:	0d1b      	lsrs	r3, r3, #20
 8007aa2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aaa:	4299      	cmp	r1, r3
 8007aac:	d119      	bne.n	8007ae2 <_strtod_l+0x8ca>
 8007aae:	4b91      	ldr	r3, [pc, #580]	@ (8007cf4 <_strtod_l+0xadc>)
 8007ab0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d102      	bne.n	8007abc <_strtod_l+0x8a4>
 8007ab6:	3101      	adds	r1, #1
 8007ab8:	f43f adcd 	beq.w	8007656 <_strtod_l+0x43e>
 8007abc:	f04f 0a00 	mov.w	sl, #0
 8007ac0:	4b8a      	ldr	r3, [pc, #552]	@ (8007cec <_strtod_l+0xad4>)
 8007ac2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ac4:	401a      	ands	r2, r3
 8007ac6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007aca:	9b08      	ldr	r3, [sp, #32]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1c1      	bne.n	8007a54 <_strtod_l+0x83c>
 8007ad0:	e5cc      	b.n	800766c <_strtod_l+0x454>
 8007ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad6:	e7e8      	b.n	8007aaa <_strtod_l+0x892>
 8007ad8:	4613      	mov	r3, r2
 8007ada:	e7e6      	b.n	8007aaa <_strtod_l+0x892>
 8007adc:	ea53 030a 	orrs.w	r3, r3, sl
 8007ae0:	d0aa      	beq.n	8007a38 <_strtod_l+0x820>
 8007ae2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ae4:	b1db      	cbz	r3, 8007b1e <_strtod_l+0x906>
 8007ae6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ae8:	4213      	tst	r3, r2
 8007aea:	d0ee      	beq.n	8007aca <_strtod_l+0x8b2>
 8007aec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aee:	4650      	mov	r0, sl
 8007af0:	4659      	mov	r1, fp
 8007af2:	9a08      	ldr	r2, [sp, #32]
 8007af4:	b1bb      	cbz	r3, 8007b26 <_strtod_l+0x90e>
 8007af6:	f7ff fb6d 	bl	80071d4 <sulp>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b02:	f7f8 fb9f 	bl	8000244 <__adddf3>
 8007b06:	4682      	mov	sl, r0
 8007b08:	468b      	mov	fp, r1
 8007b0a:	e7de      	b.n	8007aca <_strtod_l+0x8b2>
 8007b0c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007b10:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007b14:	f04f 3aff 	mov.w	sl, #4294967295
 8007b18:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007b1c:	e7d5      	b.n	8007aca <_strtod_l+0x8b2>
 8007b1e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b20:	ea13 0f0a 	tst.w	r3, sl
 8007b24:	e7e1      	b.n	8007aea <_strtod_l+0x8d2>
 8007b26:	f7ff fb55 	bl	80071d4 <sulp>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b32:	f7f8 fb85 	bl	8000240 <__aeabi_dsub>
 8007b36:	2200      	movs	r2, #0
 8007b38:	2300      	movs	r3, #0
 8007b3a:	4682      	mov	sl, r0
 8007b3c:	468b      	mov	fp, r1
 8007b3e:	f7f8 ff9f 	bl	8000a80 <__aeabi_dcmpeq>
 8007b42:	2800      	cmp	r0, #0
 8007b44:	d0c1      	beq.n	8007aca <_strtod_l+0x8b2>
 8007b46:	e619      	b.n	800777c <_strtod_l+0x564>
 8007b48:	4641      	mov	r1, r8
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	f7ff face 	bl	80070ec <__ratio>
 8007b50:	2200      	movs	r2, #0
 8007b52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007b56:	4606      	mov	r6, r0
 8007b58:	460f      	mov	r7, r1
 8007b5a:	f7f8 ffa5 	bl	8000aa8 <__aeabi_dcmple>
 8007b5e:	2800      	cmp	r0, #0
 8007b60:	d06d      	beq.n	8007c3e <_strtod_l+0xa26>
 8007b62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d178      	bne.n	8007c5a <_strtod_l+0xa42>
 8007b68:	f1ba 0f00 	cmp.w	sl, #0
 8007b6c:	d156      	bne.n	8007c1c <_strtod_l+0xa04>
 8007b6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d158      	bne.n	8007c2a <_strtod_l+0xa12>
 8007b78:	2200      	movs	r2, #0
 8007b7a:	4630      	mov	r0, r6
 8007b7c:	4639      	mov	r1, r7
 8007b7e:	4b5e      	ldr	r3, [pc, #376]	@ (8007cf8 <_strtod_l+0xae0>)
 8007b80:	f7f8 ff88 	bl	8000a94 <__aeabi_dcmplt>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	d157      	bne.n	8007c38 <_strtod_l+0xa20>
 8007b88:	4630      	mov	r0, r6
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	4b5b      	ldr	r3, [pc, #364]	@ (8007cfc <_strtod_l+0xae4>)
 8007b90:	f7f8 fd0e 	bl	80005b0 <__aeabi_dmul>
 8007b94:	4606      	mov	r6, r0
 8007b96:	460f      	mov	r7, r1
 8007b98:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007b9c:	9606      	str	r6, [sp, #24]
 8007b9e:	9307      	str	r3, [sp, #28]
 8007ba0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ba4:	4d51      	ldr	r5, [pc, #324]	@ (8007cec <_strtod_l+0xad4>)
 8007ba6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007baa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bac:	401d      	ands	r5, r3
 8007bae:	4b54      	ldr	r3, [pc, #336]	@ (8007d00 <_strtod_l+0xae8>)
 8007bb0:	429d      	cmp	r5, r3
 8007bb2:	f040 80ab 	bne.w	8007d0c <_strtod_l+0xaf4>
 8007bb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bb8:	4650      	mov	r0, sl
 8007bba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007bbe:	4659      	mov	r1, fp
 8007bc0:	f7ff f9d4 	bl	8006f6c <__ulp>
 8007bc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007bc8:	f7f8 fcf2 	bl	80005b0 <__aeabi_dmul>
 8007bcc:	4652      	mov	r2, sl
 8007bce:	465b      	mov	r3, fp
 8007bd0:	f7f8 fb38 	bl	8000244 <__adddf3>
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	4945      	ldr	r1, [pc, #276]	@ (8007cec <_strtod_l+0xad4>)
 8007bd8:	4a4a      	ldr	r2, [pc, #296]	@ (8007d04 <_strtod_l+0xaec>)
 8007bda:	4019      	ands	r1, r3
 8007bdc:	4291      	cmp	r1, r2
 8007bde:	4682      	mov	sl, r0
 8007be0:	d942      	bls.n	8007c68 <_strtod_l+0xa50>
 8007be2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007be4:	4b43      	ldr	r3, [pc, #268]	@ (8007cf4 <_strtod_l+0xadc>)
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d103      	bne.n	8007bf2 <_strtod_l+0x9da>
 8007bea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007bec:	3301      	adds	r3, #1
 8007bee:	f43f ad32 	beq.w	8007656 <_strtod_l+0x43e>
 8007bf2:	f04f 3aff 	mov.w	sl, #4294967295
 8007bf6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8007cf4 <_strtod_l+0xadc>
 8007bfa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007bfc:	9805      	ldr	r0, [sp, #20]
 8007bfe:	f7fe fe89 	bl	8006914 <_Bfree>
 8007c02:	4649      	mov	r1, r9
 8007c04:	9805      	ldr	r0, [sp, #20]
 8007c06:	f7fe fe85 	bl	8006914 <_Bfree>
 8007c0a:	4641      	mov	r1, r8
 8007c0c:	9805      	ldr	r0, [sp, #20]
 8007c0e:	f7fe fe81 	bl	8006914 <_Bfree>
 8007c12:	4621      	mov	r1, r4
 8007c14:	9805      	ldr	r0, [sp, #20]
 8007c16:	f7fe fe7d 	bl	8006914 <_Bfree>
 8007c1a:	e61c      	b.n	8007856 <_strtod_l+0x63e>
 8007c1c:	f1ba 0f01 	cmp.w	sl, #1
 8007c20:	d103      	bne.n	8007c2a <_strtod_l+0xa12>
 8007c22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f43f ada9 	beq.w	800777c <_strtod_l+0x564>
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	4b36      	ldr	r3, [pc, #216]	@ (8007d08 <_strtod_l+0xaf0>)
 8007c2e:	2600      	movs	r6, #0
 8007c30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007c34:	4f30      	ldr	r7, [pc, #192]	@ (8007cf8 <_strtod_l+0xae0>)
 8007c36:	e7b3      	b.n	8007ba0 <_strtod_l+0x988>
 8007c38:	2600      	movs	r6, #0
 8007c3a:	4f30      	ldr	r7, [pc, #192]	@ (8007cfc <_strtod_l+0xae4>)
 8007c3c:	e7ac      	b.n	8007b98 <_strtod_l+0x980>
 8007c3e:	4630      	mov	r0, r6
 8007c40:	4639      	mov	r1, r7
 8007c42:	4b2e      	ldr	r3, [pc, #184]	@ (8007cfc <_strtod_l+0xae4>)
 8007c44:	2200      	movs	r2, #0
 8007c46:	f7f8 fcb3 	bl	80005b0 <__aeabi_dmul>
 8007c4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c4c:	4606      	mov	r6, r0
 8007c4e:	460f      	mov	r7, r1
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d0a1      	beq.n	8007b98 <_strtod_l+0x980>
 8007c54:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007c58:	e7a2      	b.n	8007ba0 <_strtod_l+0x988>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	4b26      	ldr	r3, [pc, #152]	@ (8007cf8 <_strtod_l+0xae0>)
 8007c5e:	4616      	mov	r6, r2
 8007c60:	461f      	mov	r7, r3
 8007c62:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007c66:	e79b      	b.n	8007ba0 <_strtod_l+0x988>
 8007c68:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007c6c:	9b08      	ldr	r3, [sp, #32]
 8007c6e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d1c1      	bne.n	8007bfa <_strtod_l+0x9e2>
 8007c76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007c7a:	0d1b      	lsrs	r3, r3, #20
 8007c7c:	051b      	lsls	r3, r3, #20
 8007c7e:	429d      	cmp	r5, r3
 8007c80:	d1bb      	bne.n	8007bfa <_strtod_l+0x9e2>
 8007c82:	4630      	mov	r0, r6
 8007c84:	4639      	mov	r1, r7
 8007c86:	f7f9 faeb 	bl	8001260 <__aeabi_d2lz>
 8007c8a:	f7f8 fc63 	bl	8000554 <__aeabi_l2d>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	4630      	mov	r0, r6
 8007c94:	4639      	mov	r1, r7
 8007c96:	f7f8 fad3 	bl	8000240 <__aeabi_dsub>
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007ca2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007ca6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ca8:	ea46 060a 	orr.w	r6, r6, sl
 8007cac:	431e      	orrs	r6, r3
 8007cae:	d06a      	beq.n	8007d86 <_strtod_l+0xb6e>
 8007cb0:	a309      	add	r3, pc, #36	@ (adr r3, 8007cd8 <_strtod_l+0xac0>)
 8007cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb6:	f7f8 feed 	bl	8000a94 <__aeabi_dcmplt>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	f47f acd6 	bne.w	800766c <_strtod_l+0x454>
 8007cc0:	a307      	add	r3, pc, #28	@ (adr r3, 8007ce0 <_strtod_l+0xac8>)
 8007cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007cca:	f7f8 ff01 	bl	8000ad0 <__aeabi_dcmpgt>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	d093      	beq.n	8007bfa <_strtod_l+0x9e2>
 8007cd2:	e4cb      	b.n	800766c <_strtod_l+0x454>
 8007cd4:	f3af 8000 	nop.w
 8007cd8:	94a03595 	.word	0x94a03595
 8007cdc:	3fdfffff 	.word	0x3fdfffff
 8007ce0:	35afe535 	.word	0x35afe535
 8007ce4:	3fe00000 	.word	0x3fe00000
 8007ce8:	39500000 	.word	0x39500000
 8007cec:	7ff00000 	.word	0x7ff00000
 8007cf0:	000fffff 	.word	0x000fffff
 8007cf4:	7fefffff 	.word	0x7fefffff
 8007cf8:	3ff00000 	.word	0x3ff00000
 8007cfc:	3fe00000 	.word	0x3fe00000
 8007d00:	7fe00000 	.word	0x7fe00000
 8007d04:	7c9fffff 	.word	0x7c9fffff
 8007d08:	bff00000 	.word	0xbff00000
 8007d0c:	9b08      	ldr	r3, [sp, #32]
 8007d0e:	b323      	cbz	r3, 8007d5a <_strtod_l+0xb42>
 8007d10:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007d14:	d821      	bhi.n	8007d5a <_strtod_l+0xb42>
 8007d16:	a328      	add	r3, pc, #160	@ (adr r3, 8007db8 <_strtod_l+0xba0>)
 8007d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	4639      	mov	r1, r7
 8007d20:	f7f8 fec2 	bl	8000aa8 <__aeabi_dcmple>
 8007d24:	b1a0      	cbz	r0, 8007d50 <_strtod_l+0xb38>
 8007d26:	4639      	mov	r1, r7
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f7f8 ff19 	bl	8000b60 <__aeabi_d2uiz>
 8007d2e:	2801      	cmp	r0, #1
 8007d30:	bf38      	it	cc
 8007d32:	2001      	movcc	r0, #1
 8007d34:	f7f8 fbc2 	bl	80004bc <__aeabi_ui2d>
 8007d38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	460f      	mov	r7, r1
 8007d3e:	b9fb      	cbnz	r3, 8007d80 <_strtod_l+0xb68>
 8007d40:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007d44:	9014      	str	r0, [sp, #80]	@ 0x50
 8007d46:	9315      	str	r3, [sp, #84]	@ 0x54
 8007d48:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007d4c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007d50:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007d52:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007d56:	1b5b      	subs	r3, r3, r5
 8007d58:	9311      	str	r3, [sp, #68]	@ 0x44
 8007d5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d5e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007d62:	f7ff f903 	bl	8006f6c <__ulp>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4650      	mov	r0, sl
 8007d6c:	4659      	mov	r1, fp
 8007d6e:	f7f8 fc1f 	bl	80005b0 <__aeabi_dmul>
 8007d72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007d76:	f7f8 fa65 	bl	8000244 <__adddf3>
 8007d7a:	4682      	mov	sl, r0
 8007d7c:	468b      	mov	fp, r1
 8007d7e:	e775      	b.n	8007c6c <_strtod_l+0xa54>
 8007d80:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007d84:	e7e0      	b.n	8007d48 <_strtod_l+0xb30>
 8007d86:	a30e      	add	r3, pc, #56	@ (adr r3, 8007dc0 <_strtod_l+0xba8>)
 8007d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8c:	f7f8 fe82 	bl	8000a94 <__aeabi_dcmplt>
 8007d90:	e79d      	b.n	8007cce <_strtod_l+0xab6>
 8007d92:	2300      	movs	r3, #0
 8007d94:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d98:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007d9a:	6013      	str	r3, [r2, #0]
 8007d9c:	f7ff ba79 	b.w	8007292 <_strtod_l+0x7a>
 8007da0:	2a65      	cmp	r2, #101	@ 0x65
 8007da2:	f43f ab72 	beq.w	800748a <_strtod_l+0x272>
 8007da6:	2a45      	cmp	r2, #69	@ 0x45
 8007da8:	f43f ab6f 	beq.w	800748a <_strtod_l+0x272>
 8007dac:	2301      	movs	r3, #1
 8007dae:	f7ff bbaa 	b.w	8007506 <_strtod_l+0x2ee>
 8007db2:	bf00      	nop
 8007db4:	f3af 8000 	nop.w
 8007db8:	ffc00000 	.word	0xffc00000
 8007dbc:	41dfffff 	.word	0x41dfffff
 8007dc0:	94a03595 	.word	0x94a03595
 8007dc4:	3fcfffff 	.word	0x3fcfffff

08007dc8 <_strtod_r>:
 8007dc8:	4b01      	ldr	r3, [pc, #4]	@ (8007dd0 <_strtod_r+0x8>)
 8007dca:	f7ff ba25 	b.w	8007218 <_strtod_l>
 8007dce:	bf00      	nop
 8007dd0:	20000068 	.word	0x20000068

08007dd4 <_strtol_l.isra.0>:
 8007dd4:	2b24      	cmp	r3, #36	@ 0x24
 8007dd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dda:	4686      	mov	lr, r0
 8007ddc:	4690      	mov	r8, r2
 8007dde:	d801      	bhi.n	8007de4 <_strtol_l.isra.0+0x10>
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d106      	bne.n	8007df2 <_strtol_l.isra.0+0x1e>
 8007de4:	f7fd fdb4 	bl	8005950 <__errno>
 8007de8:	2316      	movs	r3, #22
 8007dea:	6003      	str	r3, [r0, #0]
 8007dec:	2000      	movs	r0, #0
 8007dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007df2:	460d      	mov	r5, r1
 8007df4:	4833      	ldr	r0, [pc, #204]	@ (8007ec4 <_strtol_l.isra.0+0xf0>)
 8007df6:	462a      	mov	r2, r5
 8007df8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007dfc:	5d06      	ldrb	r6, [r0, r4]
 8007dfe:	f016 0608 	ands.w	r6, r6, #8
 8007e02:	d1f8      	bne.n	8007df6 <_strtol_l.isra.0+0x22>
 8007e04:	2c2d      	cmp	r4, #45	@ 0x2d
 8007e06:	d110      	bne.n	8007e2a <_strtol_l.isra.0+0x56>
 8007e08:	2601      	movs	r6, #1
 8007e0a:	782c      	ldrb	r4, [r5, #0]
 8007e0c:	1c95      	adds	r5, r2, #2
 8007e0e:	f033 0210 	bics.w	r2, r3, #16
 8007e12:	d115      	bne.n	8007e40 <_strtol_l.isra.0+0x6c>
 8007e14:	2c30      	cmp	r4, #48	@ 0x30
 8007e16:	d10d      	bne.n	8007e34 <_strtol_l.isra.0+0x60>
 8007e18:	782a      	ldrb	r2, [r5, #0]
 8007e1a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007e1e:	2a58      	cmp	r2, #88	@ 0x58
 8007e20:	d108      	bne.n	8007e34 <_strtol_l.isra.0+0x60>
 8007e22:	786c      	ldrb	r4, [r5, #1]
 8007e24:	3502      	adds	r5, #2
 8007e26:	2310      	movs	r3, #16
 8007e28:	e00a      	b.n	8007e40 <_strtol_l.isra.0+0x6c>
 8007e2a:	2c2b      	cmp	r4, #43	@ 0x2b
 8007e2c:	bf04      	itt	eq
 8007e2e:	782c      	ldrbeq	r4, [r5, #0]
 8007e30:	1c95      	addeq	r5, r2, #2
 8007e32:	e7ec      	b.n	8007e0e <_strtol_l.isra.0+0x3a>
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1f6      	bne.n	8007e26 <_strtol_l.isra.0+0x52>
 8007e38:	2c30      	cmp	r4, #48	@ 0x30
 8007e3a:	bf14      	ite	ne
 8007e3c:	230a      	movne	r3, #10
 8007e3e:	2308      	moveq	r3, #8
 8007e40:	2200      	movs	r2, #0
 8007e42:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007e46:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007e4a:	fbbc f9f3 	udiv	r9, ip, r3
 8007e4e:	4610      	mov	r0, r2
 8007e50:	fb03 ca19 	mls	sl, r3, r9, ip
 8007e54:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007e58:	2f09      	cmp	r7, #9
 8007e5a:	d80f      	bhi.n	8007e7c <_strtol_l.isra.0+0xa8>
 8007e5c:	463c      	mov	r4, r7
 8007e5e:	42a3      	cmp	r3, r4
 8007e60:	dd1b      	ble.n	8007e9a <_strtol_l.isra.0+0xc6>
 8007e62:	1c57      	adds	r7, r2, #1
 8007e64:	d007      	beq.n	8007e76 <_strtol_l.isra.0+0xa2>
 8007e66:	4581      	cmp	r9, r0
 8007e68:	d314      	bcc.n	8007e94 <_strtol_l.isra.0+0xc0>
 8007e6a:	d101      	bne.n	8007e70 <_strtol_l.isra.0+0x9c>
 8007e6c:	45a2      	cmp	sl, r4
 8007e6e:	db11      	blt.n	8007e94 <_strtol_l.isra.0+0xc0>
 8007e70:	2201      	movs	r2, #1
 8007e72:	fb00 4003 	mla	r0, r0, r3, r4
 8007e76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e7a:	e7eb      	b.n	8007e54 <_strtol_l.isra.0+0x80>
 8007e7c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007e80:	2f19      	cmp	r7, #25
 8007e82:	d801      	bhi.n	8007e88 <_strtol_l.isra.0+0xb4>
 8007e84:	3c37      	subs	r4, #55	@ 0x37
 8007e86:	e7ea      	b.n	8007e5e <_strtol_l.isra.0+0x8a>
 8007e88:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007e8c:	2f19      	cmp	r7, #25
 8007e8e:	d804      	bhi.n	8007e9a <_strtol_l.isra.0+0xc6>
 8007e90:	3c57      	subs	r4, #87	@ 0x57
 8007e92:	e7e4      	b.n	8007e5e <_strtol_l.isra.0+0x8a>
 8007e94:	f04f 32ff 	mov.w	r2, #4294967295
 8007e98:	e7ed      	b.n	8007e76 <_strtol_l.isra.0+0xa2>
 8007e9a:	1c53      	adds	r3, r2, #1
 8007e9c:	d108      	bne.n	8007eb0 <_strtol_l.isra.0+0xdc>
 8007e9e:	2322      	movs	r3, #34	@ 0x22
 8007ea0:	4660      	mov	r0, ip
 8007ea2:	f8ce 3000 	str.w	r3, [lr]
 8007ea6:	f1b8 0f00 	cmp.w	r8, #0
 8007eaa:	d0a0      	beq.n	8007dee <_strtol_l.isra.0+0x1a>
 8007eac:	1e69      	subs	r1, r5, #1
 8007eae:	e006      	b.n	8007ebe <_strtol_l.isra.0+0xea>
 8007eb0:	b106      	cbz	r6, 8007eb4 <_strtol_l.isra.0+0xe0>
 8007eb2:	4240      	negs	r0, r0
 8007eb4:	f1b8 0f00 	cmp.w	r8, #0
 8007eb8:	d099      	beq.n	8007dee <_strtol_l.isra.0+0x1a>
 8007eba:	2a00      	cmp	r2, #0
 8007ebc:	d1f6      	bne.n	8007eac <_strtol_l.isra.0+0xd8>
 8007ebe:	f8c8 1000 	str.w	r1, [r8]
 8007ec2:	e794      	b.n	8007dee <_strtol_l.isra.0+0x1a>
 8007ec4:	0800ac31 	.word	0x0800ac31

08007ec8 <_strtol_r>:
 8007ec8:	f7ff bf84 	b.w	8007dd4 <_strtol_l.isra.0>

08007ecc <__ssputs_r>:
 8007ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ed0:	461f      	mov	r7, r3
 8007ed2:	688e      	ldr	r6, [r1, #8]
 8007ed4:	4682      	mov	sl, r0
 8007ed6:	42be      	cmp	r6, r7
 8007ed8:	460c      	mov	r4, r1
 8007eda:	4690      	mov	r8, r2
 8007edc:	680b      	ldr	r3, [r1, #0]
 8007ede:	d82d      	bhi.n	8007f3c <__ssputs_r+0x70>
 8007ee0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ee4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ee8:	d026      	beq.n	8007f38 <__ssputs_r+0x6c>
 8007eea:	6965      	ldr	r5, [r4, #20]
 8007eec:	6909      	ldr	r1, [r1, #16]
 8007eee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ef2:	eba3 0901 	sub.w	r9, r3, r1
 8007ef6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007efa:	1c7b      	adds	r3, r7, #1
 8007efc:	444b      	add	r3, r9
 8007efe:	106d      	asrs	r5, r5, #1
 8007f00:	429d      	cmp	r5, r3
 8007f02:	bf38      	it	cc
 8007f04:	461d      	movcc	r5, r3
 8007f06:	0553      	lsls	r3, r2, #21
 8007f08:	d527      	bpl.n	8007f5a <__ssputs_r+0x8e>
 8007f0a:	4629      	mov	r1, r5
 8007f0c:	f7fe fc36 	bl	800677c <_malloc_r>
 8007f10:	4606      	mov	r6, r0
 8007f12:	b360      	cbz	r0, 8007f6e <__ssputs_r+0xa2>
 8007f14:	464a      	mov	r2, r9
 8007f16:	6921      	ldr	r1, [r4, #16]
 8007f18:	f000 fda0 	bl	8008a5c <memcpy>
 8007f1c:	89a3      	ldrh	r3, [r4, #12]
 8007f1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f26:	81a3      	strh	r3, [r4, #12]
 8007f28:	6126      	str	r6, [r4, #16]
 8007f2a:	444e      	add	r6, r9
 8007f2c:	6026      	str	r6, [r4, #0]
 8007f2e:	463e      	mov	r6, r7
 8007f30:	6165      	str	r5, [r4, #20]
 8007f32:	eba5 0509 	sub.w	r5, r5, r9
 8007f36:	60a5      	str	r5, [r4, #8]
 8007f38:	42be      	cmp	r6, r7
 8007f3a:	d900      	bls.n	8007f3e <__ssputs_r+0x72>
 8007f3c:	463e      	mov	r6, r7
 8007f3e:	4632      	mov	r2, r6
 8007f40:	4641      	mov	r1, r8
 8007f42:	6820      	ldr	r0, [r4, #0]
 8007f44:	f000 fd4d 	bl	80089e2 <memmove>
 8007f48:	2000      	movs	r0, #0
 8007f4a:	68a3      	ldr	r3, [r4, #8]
 8007f4c:	1b9b      	subs	r3, r3, r6
 8007f4e:	60a3      	str	r3, [r4, #8]
 8007f50:	6823      	ldr	r3, [r4, #0]
 8007f52:	4433      	add	r3, r6
 8007f54:	6023      	str	r3, [r4, #0]
 8007f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f5a:	462a      	mov	r2, r5
 8007f5c:	f001 f90f 	bl	800917e <_realloc_r>
 8007f60:	4606      	mov	r6, r0
 8007f62:	2800      	cmp	r0, #0
 8007f64:	d1e0      	bne.n	8007f28 <__ssputs_r+0x5c>
 8007f66:	4650      	mov	r0, sl
 8007f68:	6921      	ldr	r1, [r4, #16]
 8007f6a:	f7fe fb95 	bl	8006698 <_free_r>
 8007f6e:	230c      	movs	r3, #12
 8007f70:	f8ca 3000 	str.w	r3, [sl]
 8007f74:	89a3      	ldrh	r3, [r4, #12]
 8007f76:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f7e:	81a3      	strh	r3, [r4, #12]
 8007f80:	e7e9      	b.n	8007f56 <__ssputs_r+0x8a>
	...

08007f84 <_svfiprintf_r>:
 8007f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f88:	4698      	mov	r8, r3
 8007f8a:	898b      	ldrh	r3, [r1, #12]
 8007f8c:	4607      	mov	r7, r0
 8007f8e:	061b      	lsls	r3, r3, #24
 8007f90:	460d      	mov	r5, r1
 8007f92:	4614      	mov	r4, r2
 8007f94:	b09d      	sub	sp, #116	@ 0x74
 8007f96:	d510      	bpl.n	8007fba <_svfiprintf_r+0x36>
 8007f98:	690b      	ldr	r3, [r1, #16]
 8007f9a:	b973      	cbnz	r3, 8007fba <_svfiprintf_r+0x36>
 8007f9c:	2140      	movs	r1, #64	@ 0x40
 8007f9e:	f7fe fbed 	bl	800677c <_malloc_r>
 8007fa2:	6028      	str	r0, [r5, #0]
 8007fa4:	6128      	str	r0, [r5, #16]
 8007fa6:	b930      	cbnz	r0, 8007fb6 <_svfiprintf_r+0x32>
 8007fa8:	230c      	movs	r3, #12
 8007faa:	603b      	str	r3, [r7, #0]
 8007fac:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb0:	b01d      	add	sp, #116	@ 0x74
 8007fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fb6:	2340      	movs	r3, #64	@ 0x40
 8007fb8:	616b      	str	r3, [r5, #20]
 8007fba:	2300      	movs	r3, #0
 8007fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fbe:	2320      	movs	r3, #32
 8007fc0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fc4:	2330      	movs	r3, #48	@ 0x30
 8007fc6:	f04f 0901 	mov.w	r9, #1
 8007fca:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fce:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008168 <_svfiprintf_r+0x1e4>
 8007fd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007fd6:	4623      	mov	r3, r4
 8007fd8:	469a      	mov	sl, r3
 8007fda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fde:	b10a      	cbz	r2, 8007fe4 <_svfiprintf_r+0x60>
 8007fe0:	2a25      	cmp	r2, #37	@ 0x25
 8007fe2:	d1f9      	bne.n	8007fd8 <_svfiprintf_r+0x54>
 8007fe4:	ebba 0b04 	subs.w	fp, sl, r4
 8007fe8:	d00b      	beq.n	8008002 <_svfiprintf_r+0x7e>
 8007fea:	465b      	mov	r3, fp
 8007fec:	4622      	mov	r2, r4
 8007fee:	4629      	mov	r1, r5
 8007ff0:	4638      	mov	r0, r7
 8007ff2:	f7ff ff6b 	bl	8007ecc <__ssputs_r>
 8007ff6:	3001      	adds	r0, #1
 8007ff8:	f000 80a7 	beq.w	800814a <_svfiprintf_r+0x1c6>
 8007ffc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ffe:	445a      	add	r2, fp
 8008000:	9209      	str	r2, [sp, #36]	@ 0x24
 8008002:	f89a 3000 	ldrb.w	r3, [sl]
 8008006:	2b00      	cmp	r3, #0
 8008008:	f000 809f 	beq.w	800814a <_svfiprintf_r+0x1c6>
 800800c:	2300      	movs	r3, #0
 800800e:	f04f 32ff 	mov.w	r2, #4294967295
 8008012:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008016:	f10a 0a01 	add.w	sl, sl, #1
 800801a:	9304      	str	r3, [sp, #16]
 800801c:	9307      	str	r3, [sp, #28]
 800801e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008022:	931a      	str	r3, [sp, #104]	@ 0x68
 8008024:	4654      	mov	r4, sl
 8008026:	2205      	movs	r2, #5
 8008028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800802c:	484e      	ldr	r0, [pc, #312]	@ (8008168 <_svfiprintf_r+0x1e4>)
 800802e:	f7fd fcc4 	bl	80059ba <memchr>
 8008032:	9a04      	ldr	r2, [sp, #16]
 8008034:	b9d8      	cbnz	r0, 800806e <_svfiprintf_r+0xea>
 8008036:	06d0      	lsls	r0, r2, #27
 8008038:	bf44      	itt	mi
 800803a:	2320      	movmi	r3, #32
 800803c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008040:	0711      	lsls	r1, r2, #28
 8008042:	bf44      	itt	mi
 8008044:	232b      	movmi	r3, #43	@ 0x2b
 8008046:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800804a:	f89a 3000 	ldrb.w	r3, [sl]
 800804e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008050:	d015      	beq.n	800807e <_svfiprintf_r+0xfa>
 8008052:	4654      	mov	r4, sl
 8008054:	2000      	movs	r0, #0
 8008056:	f04f 0c0a 	mov.w	ip, #10
 800805a:	9a07      	ldr	r2, [sp, #28]
 800805c:	4621      	mov	r1, r4
 800805e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008062:	3b30      	subs	r3, #48	@ 0x30
 8008064:	2b09      	cmp	r3, #9
 8008066:	d94b      	bls.n	8008100 <_svfiprintf_r+0x17c>
 8008068:	b1b0      	cbz	r0, 8008098 <_svfiprintf_r+0x114>
 800806a:	9207      	str	r2, [sp, #28]
 800806c:	e014      	b.n	8008098 <_svfiprintf_r+0x114>
 800806e:	eba0 0308 	sub.w	r3, r0, r8
 8008072:	fa09 f303 	lsl.w	r3, r9, r3
 8008076:	4313      	orrs	r3, r2
 8008078:	46a2      	mov	sl, r4
 800807a:	9304      	str	r3, [sp, #16]
 800807c:	e7d2      	b.n	8008024 <_svfiprintf_r+0xa0>
 800807e:	9b03      	ldr	r3, [sp, #12]
 8008080:	1d19      	adds	r1, r3, #4
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	9103      	str	r1, [sp, #12]
 8008086:	2b00      	cmp	r3, #0
 8008088:	bfbb      	ittet	lt
 800808a:	425b      	neglt	r3, r3
 800808c:	f042 0202 	orrlt.w	r2, r2, #2
 8008090:	9307      	strge	r3, [sp, #28]
 8008092:	9307      	strlt	r3, [sp, #28]
 8008094:	bfb8      	it	lt
 8008096:	9204      	strlt	r2, [sp, #16]
 8008098:	7823      	ldrb	r3, [r4, #0]
 800809a:	2b2e      	cmp	r3, #46	@ 0x2e
 800809c:	d10a      	bne.n	80080b4 <_svfiprintf_r+0x130>
 800809e:	7863      	ldrb	r3, [r4, #1]
 80080a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80080a2:	d132      	bne.n	800810a <_svfiprintf_r+0x186>
 80080a4:	9b03      	ldr	r3, [sp, #12]
 80080a6:	3402      	adds	r4, #2
 80080a8:	1d1a      	adds	r2, r3, #4
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	9203      	str	r2, [sp, #12]
 80080ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080b2:	9305      	str	r3, [sp, #20]
 80080b4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800816c <_svfiprintf_r+0x1e8>
 80080b8:	2203      	movs	r2, #3
 80080ba:	4650      	mov	r0, sl
 80080bc:	7821      	ldrb	r1, [r4, #0]
 80080be:	f7fd fc7c 	bl	80059ba <memchr>
 80080c2:	b138      	cbz	r0, 80080d4 <_svfiprintf_r+0x150>
 80080c4:	2240      	movs	r2, #64	@ 0x40
 80080c6:	9b04      	ldr	r3, [sp, #16]
 80080c8:	eba0 000a 	sub.w	r0, r0, sl
 80080cc:	4082      	lsls	r2, r0
 80080ce:	4313      	orrs	r3, r2
 80080d0:	3401      	adds	r4, #1
 80080d2:	9304      	str	r3, [sp, #16]
 80080d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080d8:	2206      	movs	r2, #6
 80080da:	4825      	ldr	r0, [pc, #148]	@ (8008170 <_svfiprintf_r+0x1ec>)
 80080dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080e0:	f7fd fc6b 	bl	80059ba <memchr>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	d036      	beq.n	8008156 <_svfiprintf_r+0x1d2>
 80080e8:	4b22      	ldr	r3, [pc, #136]	@ (8008174 <_svfiprintf_r+0x1f0>)
 80080ea:	bb1b      	cbnz	r3, 8008134 <_svfiprintf_r+0x1b0>
 80080ec:	9b03      	ldr	r3, [sp, #12]
 80080ee:	3307      	adds	r3, #7
 80080f0:	f023 0307 	bic.w	r3, r3, #7
 80080f4:	3308      	adds	r3, #8
 80080f6:	9303      	str	r3, [sp, #12]
 80080f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080fa:	4433      	add	r3, r6
 80080fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80080fe:	e76a      	b.n	8007fd6 <_svfiprintf_r+0x52>
 8008100:	460c      	mov	r4, r1
 8008102:	2001      	movs	r0, #1
 8008104:	fb0c 3202 	mla	r2, ip, r2, r3
 8008108:	e7a8      	b.n	800805c <_svfiprintf_r+0xd8>
 800810a:	2300      	movs	r3, #0
 800810c:	f04f 0c0a 	mov.w	ip, #10
 8008110:	4619      	mov	r1, r3
 8008112:	3401      	adds	r4, #1
 8008114:	9305      	str	r3, [sp, #20]
 8008116:	4620      	mov	r0, r4
 8008118:	f810 2b01 	ldrb.w	r2, [r0], #1
 800811c:	3a30      	subs	r2, #48	@ 0x30
 800811e:	2a09      	cmp	r2, #9
 8008120:	d903      	bls.n	800812a <_svfiprintf_r+0x1a6>
 8008122:	2b00      	cmp	r3, #0
 8008124:	d0c6      	beq.n	80080b4 <_svfiprintf_r+0x130>
 8008126:	9105      	str	r1, [sp, #20]
 8008128:	e7c4      	b.n	80080b4 <_svfiprintf_r+0x130>
 800812a:	4604      	mov	r4, r0
 800812c:	2301      	movs	r3, #1
 800812e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008132:	e7f0      	b.n	8008116 <_svfiprintf_r+0x192>
 8008134:	ab03      	add	r3, sp, #12
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	462a      	mov	r2, r5
 800813a:	4638      	mov	r0, r7
 800813c:	4b0e      	ldr	r3, [pc, #56]	@ (8008178 <_svfiprintf_r+0x1f4>)
 800813e:	a904      	add	r1, sp, #16
 8008140:	f7fc fc98 	bl	8004a74 <_printf_float>
 8008144:	1c42      	adds	r2, r0, #1
 8008146:	4606      	mov	r6, r0
 8008148:	d1d6      	bne.n	80080f8 <_svfiprintf_r+0x174>
 800814a:	89ab      	ldrh	r3, [r5, #12]
 800814c:	065b      	lsls	r3, r3, #25
 800814e:	f53f af2d 	bmi.w	8007fac <_svfiprintf_r+0x28>
 8008152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008154:	e72c      	b.n	8007fb0 <_svfiprintf_r+0x2c>
 8008156:	ab03      	add	r3, sp, #12
 8008158:	9300      	str	r3, [sp, #0]
 800815a:	462a      	mov	r2, r5
 800815c:	4638      	mov	r0, r7
 800815e:	4b06      	ldr	r3, [pc, #24]	@ (8008178 <_svfiprintf_r+0x1f4>)
 8008160:	a904      	add	r1, sp, #16
 8008162:	f7fc ff25 	bl	8004fb0 <_printf_i>
 8008166:	e7ed      	b.n	8008144 <_svfiprintf_r+0x1c0>
 8008168:	0800aa11 	.word	0x0800aa11
 800816c:	0800aa17 	.word	0x0800aa17
 8008170:	0800aa1b 	.word	0x0800aa1b
 8008174:	08004a75 	.word	0x08004a75
 8008178:	08007ecd 	.word	0x08007ecd

0800817c <_sungetc_r>:
 800817c:	b538      	push	{r3, r4, r5, lr}
 800817e:	1c4b      	adds	r3, r1, #1
 8008180:	4614      	mov	r4, r2
 8008182:	d103      	bne.n	800818c <_sungetc_r+0x10>
 8008184:	f04f 35ff 	mov.w	r5, #4294967295
 8008188:	4628      	mov	r0, r5
 800818a:	bd38      	pop	{r3, r4, r5, pc}
 800818c:	8993      	ldrh	r3, [r2, #12]
 800818e:	b2cd      	uxtb	r5, r1
 8008190:	f023 0320 	bic.w	r3, r3, #32
 8008194:	8193      	strh	r3, [r2, #12]
 8008196:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008198:	6852      	ldr	r2, [r2, #4]
 800819a:	b18b      	cbz	r3, 80081c0 <_sungetc_r+0x44>
 800819c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800819e:	4293      	cmp	r3, r2
 80081a0:	dd08      	ble.n	80081b4 <_sungetc_r+0x38>
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	1e5a      	subs	r2, r3, #1
 80081a6:	6022      	str	r2, [r4, #0]
 80081a8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80081ac:	6863      	ldr	r3, [r4, #4]
 80081ae:	3301      	adds	r3, #1
 80081b0:	6063      	str	r3, [r4, #4]
 80081b2:	e7e9      	b.n	8008188 <_sungetc_r+0xc>
 80081b4:	4621      	mov	r1, r4
 80081b6:	f000 fbdc 	bl	8008972 <__submore>
 80081ba:	2800      	cmp	r0, #0
 80081bc:	d0f1      	beq.n	80081a2 <_sungetc_r+0x26>
 80081be:	e7e1      	b.n	8008184 <_sungetc_r+0x8>
 80081c0:	6921      	ldr	r1, [r4, #16]
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	b151      	cbz	r1, 80081dc <_sungetc_r+0x60>
 80081c6:	4299      	cmp	r1, r3
 80081c8:	d208      	bcs.n	80081dc <_sungetc_r+0x60>
 80081ca:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80081ce:	42a9      	cmp	r1, r5
 80081d0:	d104      	bne.n	80081dc <_sungetc_r+0x60>
 80081d2:	3b01      	subs	r3, #1
 80081d4:	3201      	adds	r2, #1
 80081d6:	6023      	str	r3, [r4, #0]
 80081d8:	6062      	str	r2, [r4, #4]
 80081da:	e7d5      	b.n	8008188 <_sungetc_r+0xc>
 80081dc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80081e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80081e6:	2303      	movs	r3, #3
 80081e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80081ea:	4623      	mov	r3, r4
 80081ec:	f803 5f46 	strb.w	r5, [r3, #70]!
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	2301      	movs	r3, #1
 80081f4:	e7dc      	b.n	80081b0 <_sungetc_r+0x34>

080081f6 <__ssrefill_r>:
 80081f6:	b510      	push	{r4, lr}
 80081f8:	460c      	mov	r4, r1
 80081fa:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80081fc:	b169      	cbz	r1, 800821a <__ssrefill_r+0x24>
 80081fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008202:	4299      	cmp	r1, r3
 8008204:	d001      	beq.n	800820a <__ssrefill_r+0x14>
 8008206:	f7fe fa47 	bl	8006698 <_free_r>
 800820a:	2000      	movs	r0, #0
 800820c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800820e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008210:	6063      	str	r3, [r4, #4]
 8008212:	b113      	cbz	r3, 800821a <__ssrefill_r+0x24>
 8008214:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008216:	6023      	str	r3, [r4, #0]
 8008218:	bd10      	pop	{r4, pc}
 800821a:	6923      	ldr	r3, [r4, #16]
 800821c:	f04f 30ff 	mov.w	r0, #4294967295
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	2300      	movs	r3, #0
 8008224:	6063      	str	r3, [r4, #4]
 8008226:	89a3      	ldrh	r3, [r4, #12]
 8008228:	f043 0320 	orr.w	r3, r3, #32
 800822c:	81a3      	strh	r3, [r4, #12]
 800822e:	e7f3      	b.n	8008218 <__ssrefill_r+0x22>

08008230 <__ssvfiscanf_r>:
 8008230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008234:	460c      	mov	r4, r1
 8008236:	2100      	movs	r1, #0
 8008238:	4606      	mov	r6, r0
 800823a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800823e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008242:	49ab      	ldr	r1, [pc, #684]	@ (80084f0 <__ssvfiscanf_r+0x2c0>)
 8008244:	f10d 0804 	add.w	r8, sp, #4
 8008248:	91a0      	str	r1, [sp, #640]	@ 0x280
 800824a:	49aa      	ldr	r1, [pc, #680]	@ (80084f4 <__ssvfiscanf_r+0x2c4>)
 800824c:	4faa      	ldr	r7, [pc, #680]	@ (80084f8 <__ssvfiscanf_r+0x2c8>)
 800824e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008252:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008254:	9300      	str	r3, [sp, #0]
 8008256:	f892 9000 	ldrb.w	r9, [r2]
 800825a:	f1b9 0f00 	cmp.w	r9, #0
 800825e:	f000 8159 	beq.w	8008514 <__ssvfiscanf_r+0x2e4>
 8008262:	f817 3009 	ldrb.w	r3, [r7, r9]
 8008266:	1c55      	adds	r5, r2, #1
 8008268:	f013 0308 	ands.w	r3, r3, #8
 800826c:	d019      	beq.n	80082a2 <__ssvfiscanf_r+0x72>
 800826e:	6863      	ldr	r3, [r4, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	dd0f      	ble.n	8008294 <__ssvfiscanf_r+0x64>
 8008274:	6823      	ldr	r3, [r4, #0]
 8008276:	781a      	ldrb	r2, [r3, #0]
 8008278:	5cba      	ldrb	r2, [r7, r2]
 800827a:	0712      	lsls	r2, r2, #28
 800827c:	d401      	bmi.n	8008282 <__ssvfiscanf_r+0x52>
 800827e:	462a      	mov	r2, r5
 8008280:	e7e9      	b.n	8008256 <__ssvfiscanf_r+0x26>
 8008282:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008284:	3301      	adds	r3, #1
 8008286:	3201      	adds	r2, #1
 8008288:	9245      	str	r2, [sp, #276]	@ 0x114
 800828a:	6862      	ldr	r2, [r4, #4]
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	3a01      	subs	r2, #1
 8008290:	6062      	str	r2, [r4, #4]
 8008292:	e7ec      	b.n	800826e <__ssvfiscanf_r+0x3e>
 8008294:	4621      	mov	r1, r4
 8008296:	4630      	mov	r0, r6
 8008298:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800829a:	4798      	blx	r3
 800829c:	2800      	cmp	r0, #0
 800829e:	d0e9      	beq.n	8008274 <__ssvfiscanf_r+0x44>
 80082a0:	e7ed      	b.n	800827e <__ssvfiscanf_r+0x4e>
 80082a2:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80082a6:	f040 8086 	bne.w	80083b6 <__ssvfiscanf_r+0x186>
 80082aa:	9341      	str	r3, [sp, #260]	@ 0x104
 80082ac:	9343      	str	r3, [sp, #268]	@ 0x10c
 80082ae:	7853      	ldrb	r3, [r2, #1]
 80082b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80082b2:	bf04      	itt	eq
 80082b4:	2310      	moveq	r3, #16
 80082b6:	1c95      	addeq	r5, r2, #2
 80082b8:	f04f 020a 	mov.w	r2, #10
 80082bc:	bf08      	it	eq
 80082be:	9341      	streq	r3, [sp, #260]	@ 0x104
 80082c0:	46aa      	mov	sl, r5
 80082c2:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80082c6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80082ca:	2b09      	cmp	r3, #9
 80082cc:	d91e      	bls.n	800830c <__ssvfiscanf_r+0xdc>
 80082ce:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80084fc <__ssvfiscanf_r+0x2cc>
 80082d2:	2203      	movs	r2, #3
 80082d4:	4658      	mov	r0, fp
 80082d6:	f7fd fb70 	bl	80059ba <memchr>
 80082da:	b138      	cbz	r0, 80082ec <__ssvfiscanf_r+0xbc>
 80082dc:	2301      	movs	r3, #1
 80082de:	4655      	mov	r5, sl
 80082e0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80082e2:	eba0 000b 	sub.w	r0, r0, fp
 80082e6:	4083      	lsls	r3, r0
 80082e8:	4313      	orrs	r3, r2
 80082ea:	9341      	str	r3, [sp, #260]	@ 0x104
 80082ec:	f815 3b01 	ldrb.w	r3, [r5], #1
 80082f0:	2b78      	cmp	r3, #120	@ 0x78
 80082f2:	d806      	bhi.n	8008302 <__ssvfiscanf_r+0xd2>
 80082f4:	2b57      	cmp	r3, #87	@ 0x57
 80082f6:	d810      	bhi.n	800831a <__ssvfiscanf_r+0xea>
 80082f8:	2b25      	cmp	r3, #37	@ 0x25
 80082fa:	d05c      	beq.n	80083b6 <__ssvfiscanf_r+0x186>
 80082fc:	d856      	bhi.n	80083ac <__ssvfiscanf_r+0x17c>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d074      	beq.n	80083ec <__ssvfiscanf_r+0x1bc>
 8008302:	2303      	movs	r3, #3
 8008304:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008306:	230a      	movs	r3, #10
 8008308:	9342      	str	r3, [sp, #264]	@ 0x108
 800830a:	e087      	b.n	800841c <__ssvfiscanf_r+0x1ec>
 800830c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800830e:	4655      	mov	r5, sl
 8008310:	fb02 1103 	mla	r1, r2, r3, r1
 8008314:	3930      	subs	r1, #48	@ 0x30
 8008316:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008318:	e7d2      	b.n	80082c0 <__ssvfiscanf_r+0x90>
 800831a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800831e:	2a20      	cmp	r2, #32
 8008320:	d8ef      	bhi.n	8008302 <__ssvfiscanf_r+0xd2>
 8008322:	a101      	add	r1, pc, #4	@ (adr r1, 8008328 <__ssvfiscanf_r+0xf8>)
 8008324:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008328:	080083fb 	.word	0x080083fb
 800832c:	08008303 	.word	0x08008303
 8008330:	08008303 	.word	0x08008303
 8008334:	08008455 	.word	0x08008455
 8008338:	08008303 	.word	0x08008303
 800833c:	08008303 	.word	0x08008303
 8008340:	08008303 	.word	0x08008303
 8008344:	08008303 	.word	0x08008303
 8008348:	08008303 	.word	0x08008303
 800834c:	08008303 	.word	0x08008303
 8008350:	08008303 	.word	0x08008303
 8008354:	0800846b 	.word	0x0800846b
 8008358:	08008451 	.word	0x08008451
 800835c:	080083b3 	.word	0x080083b3
 8008360:	080083b3 	.word	0x080083b3
 8008364:	080083b3 	.word	0x080083b3
 8008368:	08008303 	.word	0x08008303
 800836c:	0800840d 	.word	0x0800840d
 8008370:	08008303 	.word	0x08008303
 8008374:	08008303 	.word	0x08008303
 8008378:	08008303 	.word	0x08008303
 800837c:	08008303 	.word	0x08008303
 8008380:	0800847b 	.word	0x0800847b
 8008384:	08008415 	.word	0x08008415
 8008388:	080083f3 	.word	0x080083f3
 800838c:	08008303 	.word	0x08008303
 8008390:	08008303 	.word	0x08008303
 8008394:	08008477 	.word	0x08008477
 8008398:	08008303 	.word	0x08008303
 800839c:	08008451 	.word	0x08008451
 80083a0:	08008303 	.word	0x08008303
 80083a4:	08008303 	.word	0x08008303
 80083a8:	080083fb 	.word	0x080083fb
 80083ac:	3b45      	subs	r3, #69	@ 0x45
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d8a7      	bhi.n	8008302 <__ssvfiscanf_r+0xd2>
 80083b2:	2305      	movs	r3, #5
 80083b4:	e031      	b.n	800841a <__ssvfiscanf_r+0x1ea>
 80083b6:	6863      	ldr	r3, [r4, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	dd0d      	ble.n	80083d8 <__ssvfiscanf_r+0x1a8>
 80083bc:	6823      	ldr	r3, [r4, #0]
 80083be:	781a      	ldrb	r2, [r3, #0]
 80083c0:	454a      	cmp	r2, r9
 80083c2:	f040 80a7 	bne.w	8008514 <__ssvfiscanf_r+0x2e4>
 80083c6:	3301      	adds	r3, #1
 80083c8:	6862      	ldr	r2, [r4, #4]
 80083ca:	6023      	str	r3, [r4, #0]
 80083cc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80083ce:	3a01      	subs	r2, #1
 80083d0:	3301      	adds	r3, #1
 80083d2:	6062      	str	r2, [r4, #4]
 80083d4:	9345      	str	r3, [sp, #276]	@ 0x114
 80083d6:	e752      	b.n	800827e <__ssvfiscanf_r+0x4e>
 80083d8:	4621      	mov	r1, r4
 80083da:	4630      	mov	r0, r6
 80083dc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80083de:	4798      	blx	r3
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d0eb      	beq.n	80083bc <__ssvfiscanf_r+0x18c>
 80083e4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80083e6:	2800      	cmp	r0, #0
 80083e8:	f040 808c 	bne.w	8008504 <__ssvfiscanf_r+0x2d4>
 80083ec:	f04f 30ff 	mov.w	r0, #4294967295
 80083f0:	e08c      	b.n	800850c <__ssvfiscanf_r+0x2dc>
 80083f2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80083f4:	f042 0220 	orr.w	r2, r2, #32
 80083f8:	9241      	str	r2, [sp, #260]	@ 0x104
 80083fa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80083fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008400:	9241      	str	r2, [sp, #260]	@ 0x104
 8008402:	2210      	movs	r2, #16
 8008404:	2b6e      	cmp	r3, #110	@ 0x6e
 8008406:	9242      	str	r2, [sp, #264]	@ 0x108
 8008408:	d902      	bls.n	8008410 <__ssvfiscanf_r+0x1e0>
 800840a:	e005      	b.n	8008418 <__ssvfiscanf_r+0x1e8>
 800840c:	2300      	movs	r3, #0
 800840e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008410:	2303      	movs	r3, #3
 8008412:	e002      	b.n	800841a <__ssvfiscanf_r+0x1ea>
 8008414:	2308      	movs	r3, #8
 8008416:	9342      	str	r3, [sp, #264]	@ 0x108
 8008418:	2304      	movs	r3, #4
 800841a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800841c:	6863      	ldr	r3, [r4, #4]
 800841e:	2b00      	cmp	r3, #0
 8008420:	dd39      	ble.n	8008496 <__ssvfiscanf_r+0x266>
 8008422:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008424:	0659      	lsls	r1, r3, #25
 8008426:	d404      	bmi.n	8008432 <__ssvfiscanf_r+0x202>
 8008428:	6823      	ldr	r3, [r4, #0]
 800842a:	781a      	ldrb	r2, [r3, #0]
 800842c:	5cba      	ldrb	r2, [r7, r2]
 800842e:	0712      	lsls	r2, r2, #28
 8008430:	d438      	bmi.n	80084a4 <__ssvfiscanf_r+0x274>
 8008432:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008434:	2b02      	cmp	r3, #2
 8008436:	dc47      	bgt.n	80084c8 <__ssvfiscanf_r+0x298>
 8008438:	466b      	mov	r3, sp
 800843a:	4622      	mov	r2, r4
 800843c:	4630      	mov	r0, r6
 800843e:	a941      	add	r1, sp, #260	@ 0x104
 8008440:	f000 f86a 	bl	8008518 <_scanf_chars>
 8008444:	2801      	cmp	r0, #1
 8008446:	d065      	beq.n	8008514 <__ssvfiscanf_r+0x2e4>
 8008448:	2802      	cmp	r0, #2
 800844a:	f47f af18 	bne.w	800827e <__ssvfiscanf_r+0x4e>
 800844e:	e7c9      	b.n	80083e4 <__ssvfiscanf_r+0x1b4>
 8008450:	220a      	movs	r2, #10
 8008452:	e7d7      	b.n	8008404 <__ssvfiscanf_r+0x1d4>
 8008454:	4629      	mov	r1, r5
 8008456:	4640      	mov	r0, r8
 8008458:	f000 fa52 	bl	8008900 <__sccl>
 800845c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800845e:	4605      	mov	r5, r0
 8008460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008464:	9341      	str	r3, [sp, #260]	@ 0x104
 8008466:	2301      	movs	r3, #1
 8008468:	e7d7      	b.n	800841a <__ssvfiscanf_r+0x1ea>
 800846a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800846c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008470:	9341      	str	r3, [sp, #260]	@ 0x104
 8008472:	2300      	movs	r3, #0
 8008474:	e7d1      	b.n	800841a <__ssvfiscanf_r+0x1ea>
 8008476:	2302      	movs	r3, #2
 8008478:	e7cf      	b.n	800841a <__ssvfiscanf_r+0x1ea>
 800847a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800847c:	06c3      	lsls	r3, r0, #27
 800847e:	f53f aefe 	bmi.w	800827e <__ssvfiscanf_r+0x4e>
 8008482:	9b00      	ldr	r3, [sp, #0]
 8008484:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008486:	1d19      	adds	r1, r3, #4
 8008488:	9100      	str	r1, [sp, #0]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	07c0      	lsls	r0, r0, #31
 800848e:	bf4c      	ite	mi
 8008490:	801a      	strhmi	r2, [r3, #0]
 8008492:	601a      	strpl	r2, [r3, #0]
 8008494:	e6f3      	b.n	800827e <__ssvfiscanf_r+0x4e>
 8008496:	4621      	mov	r1, r4
 8008498:	4630      	mov	r0, r6
 800849a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800849c:	4798      	blx	r3
 800849e:	2800      	cmp	r0, #0
 80084a0:	d0bf      	beq.n	8008422 <__ssvfiscanf_r+0x1f2>
 80084a2:	e79f      	b.n	80083e4 <__ssvfiscanf_r+0x1b4>
 80084a4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80084a6:	3201      	adds	r2, #1
 80084a8:	9245      	str	r2, [sp, #276]	@ 0x114
 80084aa:	6862      	ldr	r2, [r4, #4]
 80084ac:	3a01      	subs	r2, #1
 80084ae:	2a00      	cmp	r2, #0
 80084b0:	6062      	str	r2, [r4, #4]
 80084b2:	dd02      	ble.n	80084ba <__ssvfiscanf_r+0x28a>
 80084b4:	3301      	adds	r3, #1
 80084b6:	6023      	str	r3, [r4, #0]
 80084b8:	e7b6      	b.n	8008428 <__ssvfiscanf_r+0x1f8>
 80084ba:	4621      	mov	r1, r4
 80084bc:	4630      	mov	r0, r6
 80084be:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80084c0:	4798      	blx	r3
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d0b0      	beq.n	8008428 <__ssvfiscanf_r+0x1f8>
 80084c6:	e78d      	b.n	80083e4 <__ssvfiscanf_r+0x1b4>
 80084c8:	2b04      	cmp	r3, #4
 80084ca:	dc06      	bgt.n	80084da <__ssvfiscanf_r+0x2aa>
 80084cc:	466b      	mov	r3, sp
 80084ce:	4622      	mov	r2, r4
 80084d0:	4630      	mov	r0, r6
 80084d2:	a941      	add	r1, sp, #260	@ 0x104
 80084d4:	f000 f87a 	bl	80085cc <_scanf_i>
 80084d8:	e7b4      	b.n	8008444 <__ssvfiscanf_r+0x214>
 80084da:	4b09      	ldr	r3, [pc, #36]	@ (8008500 <__ssvfiscanf_r+0x2d0>)
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f43f aece 	beq.w	800827e <__ssvfiscanf_r+0x4e>
 80084e2:	466b      	mov	r3, sp
 80084e4:	4622      	mov	r2, r4
 80084e6:	4630      	mov	r0, r6
 80084e8:	a941      	add	r1, sp, #260	@ 0x104
 80084ea:	f7fc fe7f 	bl	80051ec <_scanf_float>
 80084ee:	e7a9      	b.n	8008444 <__ssvfiscanf_r+0x214>
 80084f0:	0800817d 	.word	0x0800817d
 80084f4:	080081f7 	.word	0x080081f7
 80084f8:	0800ac31 	.word	0x0800ac31
 80084fc:	0800aa17 	.word	0x0800aa17
 8008500:	080051ed 	.word	0x080051ed
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	065b      	lsls	r3, r3, #25
 8008508:	f53f af70 	bmi.w	80083ec <__ssvfiscanf_r+0x1bc>
 800850c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008514:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008516:	e7f9      	b.n	800850c <__ssvfiscanf_r+0x2dc>

08008518 <_scanf_chars>:
 8008518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800851c:	4615      	mov	r5, r2
 800851e:	688a      	ldr	r2, [r1, #8]
 8008520:	4680      	mov	r8, r0
 8008522:	460c      	mov	r4, r1
 8008524:	b932      	cbnz	r2, 8008534 <_scanf_chars+0x1c>
 8008526:	698a      	ldr	r2, [r1, #24]
 8008528:	2a00      	cmp	r2, #0
 800852a:	bf14      	ite	ne
 800852c:	f04f 32ff 	movne.w	r2, #4294967295
 8008530:	2201      	moveq	r2, #1
 8008532:	608a      	str	r2, [r1, #8]
 8008534:	2700      	movs	r7, #0
 8008536:	6822      	ldr	r2, [r4, #0]
 8008538:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80085c8 <_scanf_chars+0xb0>
 800853c:	06d1      	lsls	r1, r2, #27
 800853e:	bf5f      	itttt	pl
 8008540:	681a      	ldrpl	r2, [r3, #0]
 8008542:	1d11      	addpl	r1, r2, #4
 8008544:	6019      	strpl	r1, [r3, #0]
 8008546:	6816      	ldrpl	r6, [r2, #0]
 8008548:	69a0      	ldr	r0, [r4, #24]
 800854a:	b188      	cbz	r0, 8008570 <_scanf_chars+0x58>
 800854c:	2801      	cmp	r0, #1
 800854e:	d107      	bne.n	8008560 <_scanf_chars+0x48>
 8008550:	682b      	ldr	r3, [r5, #0]
 8008552:	781a      	ldrb	r2, [r3, #0]
 8008554:	6963      	ldr	r3, [r4, #20]
 8008556:	5c9b      	ldrb	r3, [r3, r2]
 8008558:	b953      	cbnz	r3, 8008570 <_scanf_chars+0x58>
 800855a:	2f00      	cmp	r7, #0
 800855c:	d031      	beq.n	80085c2 <_scanf_chars+0xaa>
 800855e:	e022      	b.n	80085a6 <_scanf_chars+0x8e>
 8008560:	2802      	cmp	r0, #2
 8008562:	d120      	bne.n	80085a6 <_scanf_chars+0x8e>
 8008564:	682b      	ldr	r3, [r5, #0]
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	f819 3003 	ldrb.w	r3, [r9, r3]
 800856c:	071b      	lsls	r3, r3, #28
 800856e:	d41a      	bmi.n	80085a6 <_scanf_chars+0x8e>
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	3701      	adds	r7, #1
 8008574:	06da      	lsls	r2, r3, #27
 8008576:	bf5e      	ittt	pl
 8008578:	682b      	ldrpl	r3, [r5, #0]
 800857a:	781b      	ldrbpl	r3, [r3, #0]
 800857c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008580:	682a      	ldr	r2, [r5, #0]
 8008582:	686b      	ldr	r3, [r5, #4]
 8008584:	3201      	adds	r2, #1
 8008586:	602a      	str	r2, [r5, #0]
 8008588:	68a2      	ldr	r2, [r4, #8]
 800858a:	3b01      	subs	r3, #1
 800858c:	3a01      	subs	r2, #1
 800858e:	606b      	str	r3, [r5, #4]
 8008590:	60a2      	str	r2, [r4, #8]
 8008592:	b142      	cbz	r2, 80085a6 <_scanf_chars+0x8e>
 8008594:	2b00      	cmp	r3, #0
 8008596:	dcd7      	bgt.n	8008548 <_scanf_chars+0x30>
 8008598:	4629      	mov	r1, r5
 800859a:	4640      	mov	r0, r8
 800859c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80085a0:	4798      	blx	r3
 80085a2:	2800      	cmp	r0, #0
 80085a4:	d0d0      	beq.n	8008548 <_scanf_chars+0x30>
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	f013 0310 	ands.w	r3, r3, #16
 80085ac:	d105      	bne.n	80085ba <_scanf_chars+0xa2>
 80085ae:	68e2      	ldr	r2, [r4, #12]
 80085b0:	3201      	adds	r2, #1
 80085b2:	60e2      	str	r2, [r4, #12]
 80085b4:	69a2      	ldr	r2, [r4, #24]
 80085b6:	b102      	cbz	r2, 80085ba <_scanf_chars+0xa2>
 80085b8:	7033      	strb	r3, [r6, #0]
 80085ba:	2000      	movs	r0, #0
 80085bc:	6923      	ldr	r3, [r4, #16]
 80085be:	443b      	add	r3, r7
 80085c0:	6123      	str	r3, [r4, #16]
 80085c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085c6:	bf00      	nop
 80085c8:	0800ac31 	.word	0x0800ac31

080085cc <_scanf_i>:
 80085cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d0:	460c      	mov	r4, r1
 80085d2:	4698      	mov	r8, r3
 80085d4:	4b72      	ldr	r3, [pc, #456]	@ (80087a0 <_scanf_i+0x1d4>)
 80085d6:	b087      	sub	sp, #28
 80085d8:	4682      	mov	sl, r0
 80085da:	4616      	mov	r6, r2
 80085dc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80085e0:	ab03      	add	r3, sp, #12
 80085e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80085e6:	4b6f      	ldr	r3, [pc, #444]	@ (80087a4 <_scanf_i+0x1d8>)
 80085e8:	69a1      	ldr	r1, [r4, #24]
 80085ea:	4a6f      	ldr	r2, [pc, #444]	@ (80087a8 <_scanf_i+0x1dc>)
 80085ec:	4627      	mov	r7, r4
 80085ee:	2903      	cmp	r1, #3
 80085f0:	bf08      	it	eq
 80085f2:	461a      	moveq	r2, r3
 80085f4:	68a3      	ldr	r3, [r4, #8]
 80085f6:	9201      	str	r2, [sp, #4]
 80085f8:	1e5a      	subs	r2, r3, #1
 80085fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80085fe:	bf81      	itttt	hi
 8008600:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008604:	eb03 0905 	addhi.w	r9, r3, r5
 8008608:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800860c:	60a3      	strhi	r3, [r4, #8]
 800860e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008612:	bf98      	it	ls
 8008614:	f04f 0900 	movls.w	r9, #0
 8008618:	463d      	mov	r5, r7
 800861a:	f04f 0b00 	mov.w	fp, #0
 800861e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008622:	6023      	str	r3, [r4, #0]
 8008624:	6831      	ldr	r1, [r6, #0]
 8008626:	ab03      	add	r3, sp, #12
 8008628:	2202      	movs	r2, #2
 800862a:	7809      	ldrb	r1, [r1, #0]
 800862c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008630:	f7fd f9c3 	bl	80059ba <memchr>
 8008634:	b328      	cbz	r0, 8008682 <_scanf_i+0xb6>
 8008636:	f1bb 0f01 	cmp.w	fp, #1
 800863a:	d159      	bne.n	80086f0 <_scanf_i+0x124>
 800863c:	6862      	ldr	r2, [r4, #4]
 800863e:	b92a      	cbnz	r2, 800864c <_scanf_i+0x80>
 8008640:	2108      	movs	r1, #8
 8008642:	6822      	ldr	r2, [r4, #0]
 8008644:	6061      	str	r1, [r4, #4]
 8008646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800864a:	6022      	str	r2, [r4, #0]
 800864c:	6822      	ldr	r2, [r4, #0]
 800864e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008652:	6022      	str	r2, [r4, #0]
 8008654:	68a2      	ldr	r2, [r4, #8]
 8008656:	1e51      	subs	r1, r2, #1
 8008658:	60a1      	str	r1, [r4, #8]
 800865a:	b192      	cbz	r2, 8008682 <_scanf_i+0xb6>
 800865c:	6832      	ldr	r2, [r6, #0]
 800865e:	1c51      	adds	r1, r2, #1
 8008660:	6031      	str	r1, [r6, #0]
 8008662:	7812      	ldrb	r2, [r2, #0]
 8008664:	f805 2b01 	strb.w	r2, [r5], #1
 8008668:	6872      	ldr	r2, [r6, #4]
 800866a:	3a01      	subs	r2, #1
 800866c:	2a00      	cmp	r2, #0
 800866e:	6072      	str	r2, [r6, #4]
 8008670:	dc07      	bgt.n	8008682 <_scanf_i+0xb6>
 8008672:	4631      	mov	r1, r6
 8008674:	4650      	mov	r0, sl
 8008676:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800867a:	4790      	blx	r2
 800867c:	2800      	cmp	r0, #0
 800867e:	f040 8085 	bne.w	800878c <_scanf_i+0x1c0>
 8008682:	f10b 0b01 	add.w	fp, fp, #1
 8008686:	f1bb 0f03 	cmp.w	fp, #3
 800868a:	d1cb      	bne.n	8008624 <_scanf_i+0x58>
 800868c:	6863      	ldr	r3, [r4, #4]
 800868e:	b90b      	cbnz	r3, 8008694 <_scanf_i+0xc8>
 8008690:	230a      	movs	r3, #10
 8008692:	6063      	str	r3, [r4, #4]
 8008694:	6863      	ldr	r3, [r4, #4]
 8008696:	4945      	ldr	r1, [pc, #276]	@ (80087ac <_scanf_i+0x1e0>)
 8008698:	6960      	ldr	r0, [r4, #20]
 800869a:	1ac9      	subs	r1, r1, r3
 800869c:	f000 f930 	bl	8008900 <__sccl>
 80086a0:	f04f 0b00 	mov.w	fp, #0
 80086a4:	68a3      	ldr	r3, [r4, #8]
 80086a6:	6822      	ldr	r2, [r4, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d03d      	beq.n	8008728 <_scanf_i+0x15c>
 80086ac:	6831      	ldr	r1, [r6, #0]
 80086ae:	6960      	ldr	r0, [r4, #20]
 80086b0:	f891 c000 	ldrb.w	ip, [r1]
 80086b4:	f810 000c 	ldrb.w	r0, [r0, ip]
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d035      	beq.n	8008728 <_scanf_i+0x15c>
 80086bc:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80086c0:	d124      	bne.n	800870c <_scanf_i+0x140>
 80086c2:	0510      	lsls	r0, r2, #20
 80086c4:	d522      	bpl.n	800870c <_scanf_i+0x140>
 80086c6:	f10b 0b01 	add.w	fp, fp, #1
 80086ca:	f1b9 0f00 	cmp.w	r9, #0
 80086ce:	d003      	beq.n	80086d8 <_scanf_i+0x10c>
 80086d0:	3301      	adds	r3, #1
 80086d2:	f109 39ff 	add.w	r9, r9, #4294967295
 80086d6:	60a3      	str	r3, [r4, #8]
 80086d8:	6873      	ldr	r3, [r6, #4]
 80086da:	3b01      	subs	r3, #1
 80086dc:	2b00      	cmp	r3, #0
 80086de:	6073      	str	r3, [r6, #4]
 80086e0:	dd1b      	ble.n	800871a <_scanf_i+0x14e>
 80086e2:	6833      	ldr	r3, [r6, #0]
 80086e4:	3301      	adds	r3, #1
 80086e6:	6033      	str	r3, [r6, #0]
 80086e8:	68a3      	ldr	r3, [r4, #8]
 80086ea:	3b01      	subs	r3, #1
 80086ec:	60a3      	str	r3, [r4, #8]
 80086ee:	e7d9      	b.n	80086a4 <_scanf_i+0xd8>
 80086f0:	f1bb 0f02 	cmp.w	fp, #2
 80086f4:	d1ae      	bne.n	8008654 <_scanf_i+0x88>
 80086f6:	6822      	ldr	r2, [r4, #0]
 80086f8:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80086fc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008700:	d1c4      	bne.n	800868c <_scanf_i+0xc0>
 8008702:	2110      	movs	r1, #16
 8008704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008708:	6061      	str	r1, [r4, #4]
 800870a:	e7a2      	b.n	8008652 <_scanf_i+0x86>
 800870c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008710:	6022      	str	r2, [r4, #0]
 8008712:	780b      	ldrb	r3, [r1, #0]
 8008714:	f805 3b01 	strb.w	r3, [r5], #1
 8008718:	e7de      	b.n	80086d8 <_scanf_i+0x10c>
 800871a:	4631      	mov	r1, r6
 800871c:	4650      	mov	r0, sl
 800871e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008722:	4798      	blx	r3
 8008724:	2800      	cmp	r0, #0
 8008726:	d0df      	beq.n	80086e8 <_scanf_i+0x11c>
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	05d9      	lsls	r1, r3, #23
 800872c:	d50d      	bpl.n	800874a <_scanf_i+0x17e>
 800872e:	42bd      	cmp	r5, r7
 8008730:	d909      	bls.n	8008746 <_scanf_i+0x17a>
 8008732:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008736:	4632      	mov	r2, r6
 8008738:	4650      	mov	r0, sl
 800873a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800873e:	f105 39ff 	add.w	r9, r5, #4294967295
 8008742:	4798      	blx	r3
 8008744:	464d      	mov	r5, r9
 8008746:	42bd      	cmp	r5, r7
 8008748:	d028      	beq.n	800879c <_scanf_i+0x1d0>
 800874a:	6822      	ldr	r2, [r4, #0]
 800874c:	f012 0210 	ands.w	r2, r2, #16
 8008750:	d113      	bne.n	800877a <_scanf_i+0x1ae>
 8008752:	702a      	strb	r2, [r5, #0]
 8008754:	4639      	mov	r1, r7
 8008756:	6863      	ldr	r3, [r4, #4]
 8008758:	4650      	mov	r0, sl
 800875a:	9e01      	ldr	r6, [sp, #4]
 800875c:	47b0      	blx	r6
 800875e:	f8d8 3000 	ldr.w	r3, [r8]
 8008762:	6821      	ldr	r1, [r4, #0]
 8008764:	1d1a      	adds	r2, r3, #4
 8008766:	f8c8 2000 	str.w	r2, [r8]
 800876a:	f011 0f20 	tst.w	r1, #32
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	d00f      	beq.n	8008792 <_scanf_i+0x1c6>
 8008772:	6018      	str	r0, [r3, #0]
 8008774:	68e3      	ldr	r3, [r4, #12]
 8008776:	3301      	adds	r3, #1
 8008778:	60e3      	str	r3, [r4, #12]
 800877a:	2000      	movs	r0, #0
 800877c:	6923      	ldr	r3, [r4, #16]
 800877e:	1bed      	subs	r5, r5, r7
 8008780:	445d      	add	r5, fp
 8008782:	442b      	add	r3, r5
 8008784:	6123      	str	r3, [r4, #16]
 8008786:	b007      	add	sp, #28
 8008788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878c:	f04f 0b00 	mov.w	fp, #0
 8008790:	e7ca      	b.n	8008728 <_scanf_i+0x15c>
 8008792:	07ca      	lsls	r2, r1, #31
 8008794:	bf4c      	ite	mi
 8008796:	8018      	strhmi	r0, [r3, #0]
 8008798:	6018      	strpl	r0, [r3, #0]
 800879a:	e7eb      	b.n	8008774 <_scanf_i+0x1a8>
 800879c:	2001      	movs	r0, #1
 800879e:	e7f2      	b.n	8008786 <_scanf_i+0x1ba>
 80087a0:	0800a8bc 	.word	0x0800a8bc
 80087a4:	08007ec9 	.word	0x08007ec9
 80087a8:	080092b9 	.word	0x080092b9
 80087ac:	0800aa32 	.word	0x0800aa32

080087b0 <__sflush_r>:
 80087b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087b6:	0716      	lsls	r6, r2, #28
 80087b8:	4605      	mov	r5, r0
 80087ba:	460c      	mov	r4, r1
 80087bc:	d454      	bmi.n	8008868 <__sflush_r+0xb8>
 80087be:	684b      	ldr	r3, [r1, #4]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	dc02      	bgt.n	80087ca <__sflush_r+0x1a>
 80087c4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	dd48      	ble.n	800885c <__sflush_r+0xac>
 80087ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087cc:	2e00      	cmp	r6, #0
 80087ce:	d045      	beq.n	800885c <__sflush_r+0xac>
 80087d0:	2300      	movs	r3, #0
 80087d2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087d6:	682f      	ldr	r7, [r5, #0]
 80087d8:	6a21      	ldr	r1, [r4, #32]
 80087da:	602b      	str	r3, [r5, #0]
 80087dc:	d030      	beq.n	8008840 <__sflush_r+0x90>
 80087de:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80087e0:	89a3      	ldrh	r3, [r4, #12]
 80087e2:	0759      	lsls	r1, r3, #29
 80087e4:	d505      	bpl.n	80087f2 <__sflush_r+0x42>
 80087e6:	6863      	ldr	r3, [r4, #4]
 80087e8:	1ad2      	subs	r2, r2, r3
 80087ea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80087ec:	b10b      	cbz	r3, 80087f2 <__sflush_r+0x42>
 80087ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80087f0:	1ad2      	subs	r2, r2, r3
 80087f2:	2300      	movs	r3, #0
 80087f4:	4628      	mov	r0, r5
 80087f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087f8:	6a21      	ldr	r1, [r4, #32]
 80087fa:	47b0      	blx	r6
 80087fc:	1c43      	adds	r3, r0, #1
 80087fe:	89a3      	ldrh	r3, [r4, #12]
 8008800:	d106      	bne.n	8008810 <__sflush_r+0x60>
 8008802:	6829      	ldr	r1, [r5, #0]
 8008804:	291d      	cmp	r1, #29
 8008806:	d82b      	bhi.n	8008860 <__sflush_r+0xb0>
 8008808:	4a28      	ldr	r2, [pc, #160]	@ (80088ac <__sflush_r+0xfc>)
 800880a:	40ca      	lsrs	r2, r1
 800880c:	07d6      	lsls	r6, r2, #31
 800880e:	d527      	bpl.n	8008860 <__sflush_r+0xb0>
 8008810:	2200      	movs	r2, #0
 8008812:	6062      	str	r2, [r4, #4]
 8008814:	6922      	ldr	r2, [r4, #16]
 8008816:	04d9      	lsls	r1, r3, #19
 8008818:	6022      	str	r2, [r4, #0]
 800881a:	d504      	bpl.n	8008826 <__sflush_r+0x76>
 800881c:	1c42      	adds	r2, r0, #1
 800881e:	d101      	bne.n	8008824 <__sflush_r+0x74>
 8008820:	682b      	ldr	r3, [r5, #0]
 8008822:	b903      	cbnz	r3, 8008826 <__sflush_r+0x76>
 8008824:	6560      	str	r0, [r4, #84]	@ 0x54
 8008826:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008828:	602f      	str	r7, [r5, #0]
 800882a:	b1b9      	cbz	r1, 800885c <__sflush_r+0xac>
 800882c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008830:	4299      	cmp	r1, r3
 8008832:	d002      	beq.n	800883a <__sflush_r+0x8a>
 8008834:	4628      	mov	r0, r5
 8008836:	f7fd ff2f 	bl	8006698 <_free_r>
 800883a:	2300      	movs	r3, #0
 800883c:	6363      	str	r3, [r4, #52]	@ 0x34
 800883e:	e00d      	b.n	800885c <__sflush_r+0xac>
 8008840:	2301      	movs	r3, #1
 8008842:	4628      	mov	r0, r5
 8008844:	47b0      	blx	r6
 8008846:	4602      	mov	r2, r0
 8008848:	1c50      	adds	r0, r2, #1
 800884a:	d1c9      	bne.n	80087e0 <__sflush_r+0x30>
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d0c6      	beq.n	80087e0 <__sflush_r+0x30>
 8008852:	2b1d      	cmp	r3, #29
 8008854:	d001      	beq.n	800885a <__sflush_r+0xaa>
 8008856:	2b16      	cmp	r3, #22
 8008858:	d11d      	bne.n	8008896 <__sflush_r+0xe6>
 800885a:	602f      	str	r7, [r5, #0]
 800885c:	2000      	movs	r0, #0
 800885e:	e021      	b.n	80088a4 <__sflush_r+0xf4>
 8008860:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008864:	b21b      	sxth	r3, r3
 8008866:	e01a      	b.n	800889e <__sflush_r+0xee>
 8008868:	690f      	ldr	r7, [r1, #16]
 800886a:	2f00      	cmp	r7, #0
 800886c:	d0f6      	beq.n	800885c <__sflush_r+0xac>
 800886e:	0793      	lsls	r3, r2, #30
 8008870:	bf18      	it	ne
 8008872:	2300      	movne	r3, #0
 8008874:	680e      	ldr	r6, [r1, #0]
 8008876:	bf08      	it	eq
 8008878:	694b      	ldreq	r3, [r1, #20]
 800887a:	1bf6      	subs	r6, r6, r7
 800887c:	600f      	str	r7, [r1, #0]
 800887e:	608b      	str	r3, [r1, #8]
 8008880:	2e00      	cmp	r6, #0
 8008882:	ddeb      	ble.n	800885c <__sflush_r+0xac>
 8008884:	4633      	mov	r3, r6
 8008886:	463a      	mov	r2, r7
 8008888:	4628      	mov	r0, r5
 800888a:	6a21      	ldr	r1, [r4, #32]
 800888c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008890:	47e0      	blx	ip
 8008892:	2800      	cmp	r0, #0
 8008894:	dc07      	bgt.n	80088a6 <__sflush_r+0xf6>
 8008896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800889a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800889e:	f04f 30ff 	mov.w	r0, #4294967295
 80088a2:	81a3      	strh	r3, [r4, #12]
 80088a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088a6:	4407      	add	r7, r0
 80088a8:	1a36      	subs	r6, r6, r0
 80088aa:	e7e9      	b.n	8008880 <__sflush_r+0xd0>
 80088ac:	20400001 	.word	0x20400001

080088b0 <_fflush_r>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	690b      	ldr	r3, [r1, #16]
 80088b4:	4605      	mov	r5, r0
 80088b6:	460c      	mov	r4, r1
 80088b8:	b913      	cbnz	r3, 80088c0 <_fflush_r+0x10>
 80088ba:	2500      	movs	r5, #0
 80088bc:	4628      	mov	r0, r5
 80088be:	bd38      	pop	{r3, r4, r5, pc}
 80088c0:	b118      	cbz	r0, 80088ca <_fflush_r+0x1a>
 80088c2:	6a03      	ldr	r3, [r0, #32]
 80088c4:	b90b      	cbnz	r3, 80088ca <_fflush_r+0x1a>
 80088c6:	f7fc ff27 	bl	8005718 <__sinit>
 80088ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d0f3      	beq.n	80088ba <_fflush_r+0xa>
 80088d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088d4:	07d0      	lsls	r0, r2, #31
 80088d6:	d404      	bmi.n	80088e2 <_fflush_r+0x32>
 80088d8:	0599      	lsls	r1, r3, #22
 80088da:	d402      	bmi.n	80088e2 <_fflush_r+0x32>
 80088dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088de:	f7fd f862 	bl	80059a6 <__retarget_lock_acquire_recursive>
 80088e2:	4628      	mov	r0, r5
 80088e4:	4621      	mov	r1, r4
 80088e6:	f7ff ff63 	bl	80087b0 <__sflush_r>
 80088ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088ec:	4605      	mov	r5, r0
 80088ee:	07da      	lsls	r2, r3, #31
 80088f0:	d4e4      	bmi.n	80088bc <_fflush_r+0xc>
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	059b      	lsls	r3, r3, #22
 80088f6:	d4e1      	bmi.n	80088bc <_fflush_r+0xc>
 80088f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088fa:	f7fd f855 	bl	80059a8 <__retarget_lock_release_recursive>
 80088fe:	e7dd      	b.n	80088bc <_fflush_r+0xc>

08008900 <__sccl>:
 8008900:	b570      	push	{r4, r5, r6, lr}
 8008902:	780b      	ldrb	r3, [r1, #0]
 8008904:	4604      	mov	r4, r0
 8008906:	2b5e      	cmp	r3, #94	@ 0x5e
 8008908:	bf0b      	itete	eq
 800890a:	784b      	ldrbeq	r3, [r1, #1]
 800890c:	1c4a      	addne	r2, r1, #1
 800890e:	1c8a      	addeq	r2, r1, #2
 8008910:	2100      	movne	r1, #0
 8008912:	bf08      	it	eq
 8008914:	2101      	moveq	r1, #1
 8008916:	3801      	subs	r0, #1
 8008918:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800891c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008920:	42a8      	cmp	r0, r5
 8008922:	d1fb      	bne.n	800891c <__sccl+0x1c>
 8008924:	b90b      	cbnz	r3, 800892a <__sccl+0x2a>
 8008926:	1e50      	subs	r0, r2, #1
 8008928:	bd70      	pop	{r4, r5, r6, pc}
 800892a:	f081 0101 	eor.w	r1, r1, #1
 800892e:	4610      	mov	r0, r2
 8008930:	54e1      	strb	r1, [r4, r3]
 8008932:	4602      	mov	r2, r0
 8008934:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008938:	2d2d      	cmp	r5, #45	@ 0x2d
 800893a:	d005      	beq.n	8008948 <__sccl+0x48>
 800893c:	2d5d      	cmp	r5, #93	@ 0x5d
 800893e:	d016      	beq.n	800896e <__sccl+0x6e>
 8008940:	2d00      	cmp	r5, #0
 8008942:	d0f1      	beq.n	8008928 <__sccl+0x28>
 8008944:	462b      	mov	r3, r5
 8008946:	e7f2      	b.n	800892e <__sccl+0x2e>
 8008948:	7846      	ldrb	r6, [r0, #1]
 800894a:	2e5d      	cmp	r6, #93	@ 0x5d
 800894c:	d0fa      	beq.n	8008944 <__sccl+0x44>
 800894e:	42b3      	cmp	r3, r6
 8008950:	dcf8      	bgt.n	8008944 <__sccl+0x44>
 8008952:	461a      	mov	r2, r3
 8008954:	3002      	adds	r0, #2
 8008956:	3201      	adds	r2, #1
 8008958:	4296      	cmp	r6, r2
 800895a:	54a1      	strb	r1, [r4, r2]
 800895c:	dcfb      	bgt.n	8008956 <__sccl+0x56>
 800895e:	1af2      	subs	r2, r6, r3
 8008960:	3a01      	subs	r2, #1
 8008962:	42b3      	cmp	r3, r6
 8008964:	bfa8      	it	ge
 8008966:	2200      	movge	r2, #0
 8008968:	1c5d      	adds	r5, r3, #1
 800896a:	18ab      	adds	r3, r5, r2
 800896c:	e7e1      	b.n	8008932 <__sccl+0x32>
 800896e:	4610      	mov	r0, r2
 8008970:	e7da      	b.n	8008928 <__sccl+0x28>

08008972 <__submore>:
 8008972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008976:	460c      	mov	r4, r1
 8008978:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800897a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800897e:	4299      	cmp	r1, r3
 8008980:	d11b      	bne.n	80089ba <__submore+0x48>
 8008982:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008986:	f7fd fef9 	bl	800677c <_malloc_r>
 800898a:	b918      	cbnz	r0, 8008994 <__submore+0x22>
 800898c:	f04f 30ff 	mov.w	r0, #4294967295
 8008990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008994:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008998:	63a3      	str	r3, [r4, #56]	@ 0x38
 800899a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800899e:	6360      	str	r0, [r4, #52]	@ 0x34
 80089a0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80089a4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80089a8:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80089ac:	7043      	strb	r3, [r0, #1]
 80089ae:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80089b2:	7003      	strb	r3, [r0, #0]
 80089b4:	6020      	str	r0, [r4, #0]
 80089b6:	2000      	movs	r0, #0
 80089b8:	e7ea      	b.n	8008990 <__submore+0x1e>
 80089ba:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80089bc:	0077      	lsls	r7, r6, #1
 80089be:	463a      	mov	r2, r7
 80089c0:	f000 fbdd 	bl	800917e <_realloc_r>
 80089c4:	4605      	mov	r5, r0
 80089c6:	2800      	cmp	r0, #0
 80089c8:	d0e0      	beq.n	800898c <__submore+0x1a>
 80089ca:	eb00 0806 	add.w	r8, r0, r6
 80089ce:	4601      	mov	r1, r0
 80089d0:	4632      	mov	r2, r6
 80089d2:	4640      	mov	r0, r8
 80089d4:	f000 f842 	bl	8008a5c <memcpy>
 80089d8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80089dc:	f8c4 8000 	str.w	r8, [r4]
 80089e0:	e7e9      	b.n	80089b6 <__submore+0x44>

080089e2 <memmove>:
 80089e2:	4288      	cmp	r0, r1
 80089e4:	b510      	push	{r4, lr}
 80089e6:	eb01 0402 	add.w	r4, r1, r2
 80089ea:	d902      	bls.n	80089f2 <memmove+0x10>
 80089ec:	4284      	cmp	r4, r0
 80089ee:	4623      	mov	r3, r4
 80089f0:	d807      	bhi.n	8008a02 <memmove+0x20>
 80089f2:	1e43      	subs	r3, r0, #1
 80089f4:	42a1      	cmp	r1, r4
 80089f6:	d008      	beq.n	8008a0a <memmove+0x28>
 80089f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a00:	e7f8      	b.n	80089f4 <memmove+0x12>
 8008a02:	4601      	mov	r1, r0
 8008a04:	4402      	add	r2, r0
 8008a06:	428a      	cmp	r2, r1
 8008a08:	d100      	bne.n	8008a0c <memmove+0x2a>
 8008a0a:	bd10      	pop	{r4, pc}
 8008a0c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a10:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a14:	e7f7      	b.n	8008a06 <memmove+0x24>

08008a16 <strncmp>:
 8008a16:	b510      	push	{r4, lr}
 8008a18:	b16a      	cbz	r2, 8008a36 <strncmp+0x20>
 8008a1a:	3901      	subs	r1, #1
 8008a1c:	1884      	adds	r4, r0, r2
 8008a1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a22:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d103      	bne.n	8008a32 <strncmp+0x1c>
 8008a2a:	42a0      	cmp	r0, r4
 8008a2c:	d001      	beq.n	8008a32 <strncmp+0x1c>
 8008a2e:	2a00      	cmp	r2, #0
 8008a30:	d1f5      	bne.n	8008a1e <strncmp+0x8>
 8008a32:	1ad0      	subs	r0, r2, r3
 8008a34:	bd10      	pop	{r4, pc}
 8008a36:	4610      	mov	r0, r2
 8008a38:	e7fc      	b.n	8008a34 <strncmp+0x1e>
	...

08008a3c <_sbrk_r>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	2300      	movs	r3, #0
 8008a40:	4d05      	ldr	r5, [pc, #20]	@ (8008a58 <_sbrk_r+0x1c>)
 8008a42:	4604      	mov	r4, r0
 8008a44:	4608      	mov	r0, r1
 8008a46:	602b      	str	r3, [r5, #0]
 8008a48:	f7f9 fa4c 	bl	8001ee4 <_sbrk>
 8008a4c:	1c43      	adds	r3, r0, #1
 8008a4e:	d102      	bne.n	8008a56 <_sbrk_r+0x1a>
 8008a50:	682b      	ldr	r3, [r5, #0]
 8008a52:	b103      	cbz	r3, 8008a56 <_sbrk_r+0x1a>
 8008a54:	6023      	str	r3, [r4, #0]
 8008a56:	bd38      	pop	{r3, r4, r5, pc}
 8008a58:	200003e8 	.word	0x200003e8

08008a5c <memcpy>:
 8008a5c:	440a      	add	r2, r1
 8008a5e:	4291      	cmp	r1, r2
 8008a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a64:	d100      	bne.n	8008a68 <memcpy+0xc>
 8008a66:	4770      	bx	lr
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a6e:	4291      	cmp	r1, r2
 8008a70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a74:	d1f9      	bne.n	8008a6a <memcpy+0xe>
 8008a76:	bd10      	pop	{r4, pc}

08008a78 <nan>:
 8008a78:	2000      	movs	r0, #0
 8008a7a:	4901      	ldr	r1, [pc, #4]	@ (8008a80 <nan+0x8>)
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	7ff80000 	.word	0x7ff80000

08008a84 <__assert_func>:
 8008a84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a86:	4614      	mov	r4, r2
 8008a88:	461a      	mov	r2, r3
 8008a8a:	4b09      	ldr	r3, [pc, #36]	@ (8008ab0 <__assert_func+0x2c>)
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68d8      	ldr	r0, [r3, #12]
 8008a92:	b14c      	cbz	r4, 8008aa8 <__assert_func+0x24>
 8008a94:	4b07      	ldr	r3, [pc, #28]	@ (8008ab4 <__assert_func+0x30>)
 8008a96:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a9a:	9100      	str	r1, [sp, #0]
 8008a9c:	462b      	mov	r3, r5
 8008a9e:	4906      	ldr	r1, [pc, #24]	@ (8008ab8 <__assert_func+0x34>)
 8008aa0:	f000 fc1a 	bl	80092d8 <fiprintf>
 8008aa4:	f000 fc2a 	bl	80092fc <abort>
 8008aa8:	4b04      	ldr	r3, [pc, #16]	@ (8008abc <__assert_func+0x38>)
 8008aaa:	461c      	mov	r4, r3
 8008aac:	e7f3      	b.n	8008a96 <__assert_func+0x12>
 8008aae:	bf00      	nop
 8008ab0:	20000018 	.word	0x20000018
 8008ab4:	0800aa45 	.word	0x0800aa45
 8008ab8:	0800aa52 	.word	0x0800aa52
 8008abc:	0800aa80 	.word	0x0800aa80

08008ac0 <_calloc_r>:
 8008ac0:	b570      	push	{r4, r5, r6, lr}
 8008ac2:	fba1 5402 	umull	r5, r4, r1, r2
 8008ac6:	b934      	cbnz	r4, 8008ad6 <_calloc_r+0x16>
 8008ac8:	4629      	mov	r1, r5
 8008aca:	f7fd fe57 	bl	800677c <_malloc_r>
 8008ace:	4606      	mov	r6, r0
 8008ad0:	b928      	cbnz	r0, 8008ade <_calloc_r+0x1e>
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	bd70      	pop	{r4, r5, r6, pc}
 8008ad6:	220c      	movs	r2, #12
 8008ad8:	2600      	movs	r6, #0
 8008ada:	6002      	str	r2, [r0, #0]
 8008adc:	e7f9      	b.n	8008ad2 <_calloc_r+0x12>
 8008ade:	462a      	mov	r2, r5
 8008ae0:	4621      	mov	r1, r4
 8008ae2:	f7fc fee2 	bl	80058aa <memset>
 8008ae6:	e7f4      	b.n	8008ad2 <_calloc_r+0x12>

08008ae8 <rshift>:
 8008ae8:	6903      	ldr	r3, [r0, #16]
 8008aea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008aee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008af2:	f100 0414 	add.w	r4, r0, #20
 8008af6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008afa:	dd46      	ble.n	8008b8a <rshift+0xa2>
 8008afc:	f011 011f 	ands.w	r1, r1, #31
 8008b00:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008b04:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008b08:	d10c      	bne.n	8008b24 <rshift+0x3c>
 8008b0a:	4629      	mov	r1, r5
 8008b0c:	f100 0710 	add.w	r7, r0, #16
 8008b10:	42b1      	cmp	r1, r6
 8008b12:	d335      	bcc.n	8008b80 <rshift+0x98>
 8008b14:	1a9b      	subs	r3, r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	1eea      	subs	r2, r5, #3
 8008b1a:	4296      	cmp	r6, r2
 8008b1c:	bf38      	it	cc
 8008b1e:	2300      	movcc	r3, #0
 8008b20:	4423      	add	r3, r4
 8008b22:	e015      	b.n	8008b50 <rshift+0x68>
 8008b24:	46a1      	mov	r9, r4
 8008b26:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008b2a:	f1c1 0820 	rsb	r8, r1, #32
 8008b2e:	40cf      	lsrs	r7, r1
 8008b30:	f105 0e04 	add.w	lr, r5, #4
 8008b34:	4576      	cmp	r6, lr
 8008b36:	46f4      	mov	ip, lr
 8008b38:	d816      	bhi.n	8008b68 <rshift+0x80>
 8008b3a:	1a9a      	subs	r2, r3, r2
 8008b3c:	0092      	lsls	r2, r2, #2
 8008b3e:	3a04      	subs	r2, #4
 8008b40:	3501      	adds	r5, #1
 8008b42:	42ae      	cmp	r6, r5
 8008b44:	bf38      	it	cc
 8008b46:	2200      	movcc	r2, #0
 8008b48:	18a3      	adds	r3, r4, r2
 8008b4a:	50a7      	str	r7, [r4, r2]
 8008b4c:	b107      	cbz	r7, 8008b50 <rshift+0x68>
 8008b4e:	3304      	adds	r3, #4
 8008b50:	42a3      	cmp	r3, r4
 8008b52:	eba3 0204 	sub.w	r2, r3, r4
 8008b56:	bf08      	it	eq
 8008b58:	2300      	moveq	r3, #0
 8008b5a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008b5e:	6102      	str	r2, [r0, #16]
 8008b60:	bf08      	it	eq
 8008b62:	6143      	streq	r3, [r0, #20]
 8008b64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b68:	f8dc c000 	ldr.w	ip, [ip]
 8008b6c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008b70:	ea4c 0707 	orr.w	r7, ip, r7
 8008b74:	f849 7b04 	str.w	r7, [r9], #4
 8008b78:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008b7c:	40cf      	lsrs	r7, r1
 8008b7e:	e7d9      	b.n	8008b34 <rshift+0x4c>
 8008b80:	f851 cb04 	ldr.w	ip, [r1], #4
 8008b84:	f847 cf04 	str.w	ip, [r7, #4]!
 8008b88:	e7c2      	b.n	8008b10 <rshift+0x28>
 8008b8a:	4623      	mov	r3, r4
 8008b8c:	e7e0      	b.n	8008b50 <rshift+0x68>

08008b8e <__hexdig_fun>:
 8008b8e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008b92:	2b09      	cmp	r3, #9
 8008b94:	d802      	bhi.n	8008b9c <__hexdig_fun+0xe>
 8008b96:	3820      	subs	r0, #32
 8008b98:	b2c0      	uxtb	r0, r0
 8008b9a:	4770      	bx	lr
 8008b9c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008ba0:	2b05      	cmp	r3, #5
 8008ba2:	d801      	bhi.n	8008ba8 <__hexdig_fun+0x1a>
 8008ba4:	3847      	subs	r0, #71	@ 0x47
 8008ba6:	e7f7      	b.n	8008b98 <__hexdig_fun+0xa>
 8008ba8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008bac:	2b05      	cmp	r3, #5
 8008bae:	d801      	bhi.n	8008bb4 <__hexdig_fun+0x26>
 8008bb0:	3827      	subs	r0, #39	@ 0x27
 8008bb2:	e7f1      	b.n	8008b98 <__hexdig_fun+0xa>
 8008bb4:	2000      	movs	r0, #0
 8008bb6:	4770      	bx	lr

08008bb8 <__gethex>:
 8008bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bbc:	468a      	mov	sl, r1
 8008bbe:	4690      	mov	r8, r2
 8008bc0:	b085      	sub	sp, #20
 8008bc2:	9302      	str	r3, [sp, #8]
 8008bc4:	680b      	ldr	r3, [r1, #0]
 8008bc6:	9001      	str	r0, [sp, #4]
 8008bc8:	1c9c      	adds	r4, r3, #2
 8008bca:	46a1      	mov	r9, r4
 8008bcc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008bd0:	2830      	cmp	r0, #48	@ 0x30
 8008bd2:	d0fa      	beq.n	8008bca <__gethex+0x12>
 8008bd4:	eba9 0303 	sub.w	r3, r9, r3
 8008bd8:	f1a3 0b02 	sub.w	fp, r3, #2
 8008bdc:	f7ff ffd7 	bl	8008b8e <__hexdig_fun>
 8008be0:	4605      	mov	r5, r0
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d168      	bne.n	8008cb8 <__gethex+0x100>
 8008be6:	2201      	movs	r2, #1
 8008be8:	4648      	mov	r0, r9
 8008bea:	499f      	ldr	r1, [pc, #636]	@ (8008e68 <__gethex+0x2b0>)
 8008bec:	f7ff ff13 	bl	8008a16 <strncmp>
 8008bf0:	4607      	mov	r7, r0
 8008bf2:	2800      	cmp	r0, #0
 8008bf4:	d167      	bne.n	8008cc6 <__gethex+0x10e>
 8008bf6:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008bfa:	4626      	mov	r6, r4
 8008bfc:	f7ff ffc7 	bl	8008b8e <__hexdig_fun>
 8008c00:	2800      	cmp	r0, #0
 8008c02:	d062      	beq.n	8008cca <__gethex+0x112>
 8008c04:	4623      	mov	r3, r4
 8008c06:	7818      	ldrb	r0, [r3, #0]
 8008c08:	4699      	mov	r9, r3
 8008c0a:	2830      	cmp	r0, #48	@ 0x30
 8008c0c:	f103 0301 	add.w	r3, r3, #1
 8008c10:	d0f9      	beq.n	8008c06 <__gethex+0x4e>
 8008c12:	f7ff ffbc 	bl	8008b8e <__hexdig_fun>
 8008c16:	fab0 f580 	clz	r5, r0
 8008c1a:	f04f 0b01 	mov.w	fp, #1
 8008c1e:	096d      	lsrs	r5, r5, #5
 8008c20:	464a      	mov	r2, r9
 8008c22:	4616      	mov	r6, r2
 8008c24:	7830      	ldrb	r0, [r6, #0]
 8008c26:	3201      	adds	r2, #1
 8008c28:	f7ff ffb1 	bl	8008b8e <__hexdig_fun>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d1f8      	bne.n	8008c22 <__gethex+0x6a>
 8008c30:	2201      	movs	r2, #1
 8008c32:	4630      	mov	r0, r6
 8008c34:	498c      	ldr	r1, [pc, #560]	@ (8008e68 <__gethex+0x2b0>)
 8008c36:	f7ff feee 	bl	8008a16 <strncmp>
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	d13f      	bne.n	8008cbe <__gethex+0x106>
 8008c3e:	b944      	cbnz	r4, 8008c52 <__gethex+0x9a>
 8008c40:	1c74      	adds	r4, r6, #1
 8008c42:	4622      	mov	r2, r4
 8008c44:	4616      	mov	r6, r2
 8008c46:	7830      	ldrb	r0, [r6, #0]
 8008c48:	3201      	adds	r2, #1
 8008c4a:	f7ff ffa0 	bl	8008b8e <__hexdig_fun>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	d1f8      	bne.n	8008c44 <__gethex+0x8c>
 8008c52:	1ba4      	subs	r4, r4, r6
 8008c54:	00a7      	lsls	r7, r4, #2
 8008c56:	7833      	ldrb	r3, [r6, #0]
 8008c58:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008c5c:	2b50      	cmp	r3, #80	@ 0x50
 8008c5e:	d13e      	bne.n	8008cde <__gethex+0x126>
 8008c60:	7873      	ldrb	r3, [r6, #1]
 8008c62:	2b2b      	cmp	r3, #43	@ 0x2b
 8008c64:	d033      	beq.n	8008cce <__gethex+0x116>
 8008c66:	2b2d      	cmp	r3, #45	@ 0x2d
 8008c68:	d034      	beq.n	8008cd4 <__gethex+0x11c>
 8008c6a:	2400      	movs	r4, #0
 8008c6c:	1c71      	adds	r1, r6, #1
 8008c6e:	7808      	ldrb	r0, [r1, #0]
 8008c70:	f7ff ff8d 	bl	8008b8e <__hexdig_fun>
 8008c74:	1e43      	subs	r3, r0, #1
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	2b18      	cmp	r3, #24
 8008c7a:	d830      	bhi.n	8008cde <__gethex+0x126>
 8008c7c:	f1a0 0210 	sub.w	r2, r0, #16
 8008c80:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008c84:	f7ff ff83 	bl	8008b8e <__hexdig_fun>
 8008c88:	f100 3cff 	add.w	ip, r0, #4294967295
 8008c8c:	fa5f fc8c 	uxtb.w	ip, ip
 8008c90:	f1bc 0f18 	cmp.w	ip, #24
 8008c94:	f04f 030a 	mov.w	r3, #10
 8008c98:	d91e      	bls.n	8008cd8 <__gethex+0x120>
 8008c9a:	b104      	cbz	r4, 8008c9e <__gethex+0xe6>
 8008c9c:	4252      	negs	r2, r2
 8008c9e:	4417      	add	r7, r2
 8008ca0:	f8ca 1000 	str.w	r1, [sl]
 8008ca4:	b1ed      	cbz	r5, 8008ce2 <__gethex+0x12a>
 8008ca6:	f1bb 0f00 	cmp.w	fp, #0
 8008caa:	bf0c      	ite	eq
 8008cac:	2506      	moveq	r5, #6
 8008cae:	2500      	movne	r5, #0
 8008cb0:	4628      	mov	r0, r5
 8008cb2:	b005      	add	sp, #20
 8008cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb8:	2500      	movs	r5, #0
 8008cba:	462c      	mov	r4, r5
 8008cbc:	e7b0      	b.n	8008c20 <__gethex+0x68>
 8008cbe:	2c00      	cmp	r4, #0
 8008cc0:	d1c7      	bne.n	8008c52 <__gethex+0x9a>
 8008cc2:	4627      	mov	r7, r4
 8008cc4:	e7c7      	b.n	8008c56 <__gethex+0x9e>
 8008cc6:	464e      	mov	r6, r9
 8008cc8:	462f      	mov	r7, r5
 8008cca:	2501      	movs	r5, #1
 8008ccc:	e7c3      	b.n	8008c56 <__gethex+0x9e>
 8008cce:	2400      	movs	r4, #0
 8008cd0:	1cb1      	adds	r1, r6, #2
 8008cd2:	e7cc      	b.n	8008c6e <__gethex+0xb6>
 8008cd4:	2401      	movs	r4, #1
 8008cd6:	e7fb      	b.n	8008cd0 <__gethex+0x118>
 8008cd8:	fb03 0002 	mla	r0, r3, r2, r0
 8008cdc:	e7ce      	b.n	8008c7c <__gethex+0xc4>
 8008cde:	4631      	mov	r1, r6
 8008ce0:	e7de      	b.n	8008ca0 <__gethex+0xe8>
 8008ce2:	4629      	mov	r1, r5
 8008ce4:	eba6 0309 	sub.w	r3, r6, r9
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	2b07      	cmp	r3, #7
 8008cec:	dc0a      	bgt.n	8008d04 <__gethex+0x14c>
 8008cee:	9801      	ldr	r0, [sp, #4]
 8008cf0:	f7fd fdd0 	bl	8006894 <_Balloc>
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	b940      	cbnz	r0, 8008d0a <__gethex+0x152>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	21e4      	movs	r1, #228	@ 0xe4
 8008cfc:	4b5b      	ldr	r3, [pc, #364]	@ (8008e6c <__gethex+0x2b4>)
 8008cfe:	485c      	ldr	r0, [pc, #368]	@ (8008e70 <__gethex+0x2b8>)
 8008d00:	f7ff fec0 	bl	8008a84 <__assert_func>
 8008d04:	3101      	adds	r1, #1
 8008d06:	105b      	asrs	r3, r3, #1
 8008d08:	e7ef      	b.n	8008cea <__gethex+0x132>
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	f100 0a14 	add.w	sl, r0, #20
 8008d10:	4655      	mov	r5, sl
 8008d12:	469b      	mov	fp, r3
 8008d14:	45b1      	cmp	r9, r6
 8008d16:	d337      	bcc.n	8008d88 <__gethex+0x1d0>
 8008d18:	f845 bb04 	str.w	fp, [r5], #4
 8008d1c:	eba5 050a 	sub.w	r5, r5, sl
 8008d20:	10ad      	asrs	r5, r5, #2
 8008d22:	6125      	str	r5, [r4, #16]
 8008d24:	4658      	mov	r0, fp
 8008d26:	f7fd fea7 	bl	8006a78 <__hi0bits>
 8008d2a:	016d      	lsls	r5, r5, #5
 8008d2c:	f8d8 6000 	ldr.w	r6, [r8]
 8008d30:	1a2d      	subs	r5, r5, r0
 8008d32:	42b5      	cmp	r5, r6
 8008d34:	dd54      	ble.n	8008de0 <__gethex+0x228>
 8008d36:	1bad      	subs	r5, r5, r6
 8008d38:	4629      	mov	r1, r5
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f7fe fa29 	bl	8007192 <__any_on>
 8008d40:	4681      	mov	r9, r0
 8008d42:	b178      	cbz	r0, 8008d64 <__gethex+0x1ac>
 8008d44:	f04f 0901 	mov.w	r9, #1
 8008d48:	1e6b      	subs	r3, r5, #1
 8008d4a:	1159      	asrs	r1, r3, #5
 8008d4c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008d50:	f003 021f 	and.w	r2, r3, #31
 8008d54:	fa09 f202 	lsl.w	r2, r9, r2
 8008d58:	420a      	tst	r2, r1
 8008d5a:	d003      	beq.n	8008d64 <__gethex+0x1ac>
 8008d5c:	454b      	cmp	r3, r9
 8008d5e:	dc36      	bgt.n	8008dce <__gethex+0x216>
 8008d60:	f04f 0902 	mov.w	r9, #2
 8008d64:	4629      	mov	r1, r5
 8008d66:	4620      	mov	r0, r4
 8008d68:	f7ff febe 	bl	8008ae8 <rshift>
 8008d6c:	442f      	add	r7, r5
 8008d6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d72:	42bb      	cmp	r3, r7
 8008d74:	da42      	bge.n	8008dfc <__gethex+0x244>
 8008d76:	4621      	mov	r1, r4
 8008d78:	9801      	ldr	r0, [sp, #4]
 8008d7a:	f7fd fdcb 	bl	8006914 <_Bfree>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d82:	25a3      	movs	r5, #163	@ 0xa3
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	e793      	b.n	8008cb0 <__gethex+0xf8>
 8008d88:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008d8c:	2a2e      	cmp	r2, #46	@ 0x2e
 8008d8e:	d012      	beq.n	8008db6 <__gethex+0x1fe>
 8008d90:	2b20      	cmp	r3, #32
 8008d92:	d104      	bne.n	8008d9e <__gethex+0x1e6>
 8008d94:	f845 bb04 	str.w	fp, [r5], #4
 8008d98:	f04f 0b00 	mov.w	fp, #0
 8008d9c:	465b      	mov	r3, fp
 8008d9e:	7830      	ldrb	r0, [r6, #0]
 8008da0:	9303      	str	r3, [sp, #12]
 8008da2:	f7ff fef4 	bl	8008b8e <__hexdig_fun>
 8008da6:	9b03      	ldr	r3, [sp, #12]
 8008da8:	f000 000f 	and.w	r0, r0, #15
 8008dac:	4098      	lsls	r0, r3
 8008dae:	ea4b 0b00 	orr.w	fp, fp, r0
 8008db2:	3304      	adds	r3, #4
 8008db4:	e7ae      	b.n	8008d14 <__gethex+0x15c>
 8008db6:	45b1      	cmp	r9, r6
 8008db8:	d8ea      	bhi.n	8008d90 <__gethex+0x1d8>
 8008dba:	2201      	movs	r2, #1
 8008dbc:	4630      	mov	r0, r6
 8008dbe:	492a      	ldr	r1, [pc, #168]	@ (8008e68 <__gethex+0x2b0>)
 8008dc0:	9303      	str	r3, [sp, #12]
 8008dc2:	f7ff fe28 	bl	8008a16 <strncmp>
 8008dc6:	9b03      	ldr	r3, [sp, #12]
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d1e1      	bne.n	8008d90 <__gethex+0x1d8>
 8008dcc:	e7a2      	b.n	8008d14 <__gethex+0x15c>
 8008dce:	4620      	mov	r0, r4
 8008dd0:	1ea9      	subs	r1, r5, #2
 8008dd2:	f7fe f9de 	bl	8007192 <__any_on>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d0c2      	beq.n	8008d60 <__gethex+0x1a8>
 8008dda:	f04f 0903 	mov.w	r9, #3
 8008dde:	e7c1      	b.n	8008d64 <__gethex+0x1ac>
 8008de0:	da09      	bge.n	8008df6 <__gethex+0x23e>
 8008de2:	1b75      	subs	r5, r6, r5
 8008de4:	4621      	mov	r1, r4
 8008de6:	462a      	mov	r2, r5
 8008de8:	9801      	ldr	r0, [sp, #4]
 8008dea:	f7fd ffa3 	bl	8006d34 <__lshift>
 8008dee:	4604      	mov	r4, r0
 8008df0:	1b7f      	subs	r7, r7, r5
 8008df2:	f100 0a14 	add.w	sl, r0, #20
 8008df6:	f04f 0900 	mov.w	r9, #0
 8008dfa:	e7b8      	b.n	8008d6e <__gethex+0x1b6>
 8008dfc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008e00:	42bd      	cmp	r5, r7
 8008e02:	dd6f      	ble.n	8008ee4 <__gethex+0x32c>
 8008e04:	1bed      	subs	r5, r5, r7
 8008e06:	42ae      	cmp	r6, r5
 8008e08:	dc34      	bgt.n	8008e74 <__gethex+0x2bc>
 8008e0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d022      	beq.n	8008e58 <__gethex+0x2a0>
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	d024      	beq.n	8008e60 <__gethex+0x2a8>
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d115      	bne.n	8008e46 <__gethex+0x28e>
 8008e1a:	42ae      	cmp	r6, r5
 8008e1c:	d113      	bne.n	8008e46 <__gethex+0x28e>
 8008e1e:	2e01      	cmp	r6, #1
 8008e20:	d10b      	bne.n	8008e3a <__gethex+0x282>
 8008e22:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008e26:	9a02      	ldr	r2, [sp, #8]
 8008e28:	2562      	movs	r5, #98	@ 0x62
 8008e2a:	6013      	str	r3, [r2, #0]
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	6123      	str	r3, [r4, #16]
 8008e30:	f8ca 3000 	str.w	r3, [sl]
 8008e34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e36:	601c      	str	r4, [r3, #0]
 8008e38:	e73a      	b.n	8008cb0 <__gethex+0xf8>
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	1e71      	subs	r1, r6, #1
 8008e3e:	f7fe f9a8 	bl	8007192 <__any_on>
 8008e42:	2800      	cmp	r0, #0
 8008e44:	d1ed      	bne.n	8008e22 <__gethex+0x26a>
 8008e46:	4621      	mov	r1, r4
 8008e48:	9801      	ldr	r0, [sp, #4]
 8008e4a:	f7fd fd63 	bl	8006914 <_Bfree>
 8008e4e:	2300      	movs	r3, #0
 8008e50:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e52:	2550      	movs	r5, #80	@ 0x50
 8008e54:	6013      	str	r3, [r2, #0]
 8008e56:	e72b      	b.n	8008cb0 <__gethex+0xf8>
 8008e58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1f3      	bne.n	8008e46 <__gethex+0x28e>
 8008e5e:	e7e0      	b.n	8008e22 <__gethex+0x26a>
 8008e60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1dd      	bne.n	8008e22 <__gethex+0x26a>
 8008e66:	e7ee      	b.n	8008e46 <__gethex+0x28e>
 8008e68:	0800aa0f 	.word	0x0800aa0f
 8008e6c:	0800a9a5 	.word	0x0800a9a5
 8008e70:	0800aa81 	.word	0x0800aa81
 8008e74:	1e6f      	subs	r7, r5, #1
 8008e76:	f1b9 0f00 	cmp.w	r9, #0
 8008e7a:	d130      	bne.n	8008ede <__gethex+0x326>
 8008e7c:	b127      	cbz	r7, 8008e88 <__gethex+0x2d0>
 8008e7e:	4639      	mov	r1, r7
 8008e80:	4620      	mov	r0, r4
 8008e82:	f7fe f986 	bl	8007192 <__any_on>
 8008e86:	4681      	mov	r9, r0
 8008e88:	2301      	movs	r3, #1
 8008e8a:	4629      	mov	r1, r5
 8008e8c:	1b76      	subs	r6, r6, r5
 8008e8e:	2502      	movs	r5, #2
 8008e90:	117a      	asrs	r2, r7, #5
 8008e92:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008e96:	f007 071f 	and.w	r7, r7, #31
 8008e9a:	40bb      	lsls	r3, r7
 8008e9c:	4213      	tst	r3, r2
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	bf18      	it	ne
 8008ea2:	f049 0902 	orrne.w	r9, r9, #2
 8008ea6:	f7ff fe1f 	bl	8008ae8 <rshift>
 8008eaa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008eae:	f1b9 0f00 	cmp.w	r9, #0
 8008eb2:	d047      	beq.n	8008f44 <__gethex+0x38c>
 8008eb4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	d015      	beq.n	8008ee8 <__gethex+0x330>
 8008ebc:	2b03      	cmp	r3, #3
 8008ebe:	d017      	beq.n	8008ef0 <__gethex+0x338>
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d109      	bne.n	8008ed8 <__gethex+0x320>
 8008ec4:	f019 0f02 	tst.w	r9, #2
 8008ec8:	d006      	beq.n	8008ed8 <__gethex+0x320>
 8008eca:	f8da 3000 	ldr.w	r3, [sl]
 8008ece:	ea49 0903 	orr.w	r9, r9, r3
 8008ed2:	f019 0f01 	tst.w	r9, #1
 8008ed6:	d10e      	bne.n	8008ef6 <__gethex+0x33e>
 8008ed8:	f045 0510 	orr.w	r5, r5, #16
 8008edc:	e032      	b.n	8008f44 <__gethex+0x38c>
 8008ede:	f04f 0901 	mov.w	r9, #1
 8008ee2:	e7d1      	b.n	8008e88 <__gethex+0x2d0>
 8008ee4:	2501      	movs	r5, #1
 8008ee6:	e7e2      	b.n	8008eae <__gethex+0x2f6>
 8008ee8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eea:	f1c3 0301 	rsb	r3, r3, #1
 8008eee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ef0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d0f0      	beq.n	8008ed8 <__gethex+0x320>
 8008ef6:	f04f 0c00 	mov.w	ip, #0
 8008efa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008efe:	f104 0314 	add.w	r3, r4, #20
 8008f02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008f06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f10:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008f14:	d01b      	beq.n	8008f4e <__gethex+0x396>
 8008f16:	3201      	adds	r2, #1
 8008f18:	6002      	str	r2, [r0, #0]
 8008f1a:	2d02      	cmp	r5, #2
 8008f1c:	f104 0314 	add.w	r3, r4, #20
 8008f20:	d13c      	bne.n	8008f9c <__gethex+0x3e4>
 8008f22:	f8d8 2000 	ldr.w	r2, [r8]
 8008f26:	3a01      	subs	r2, #1
 8008f28:	42b2      	cmp	r2, r6
 8008f2a:	d109      	bne.n	8008f40 <__gethex+0x388>
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	1171      	asrs	r1, r6, #5
 8008f30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008f34:	f006 061f 	and.w	r6, r6, #31
 8008f38:	fa02 f606 	lsl.w	r6, r2, r6
 8008f3c:	421e      	tst	r6, r3
 8008f3e:	d13a      	bne.n	8008fb6 <__gethex+0x3fe>
 8008f40:	f045 0520 	orr.w	r5, r5, #32
 8008f44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f46:	601c      	str	r4, [r3, #0]
 8008f48:	9b02      	ldr	r3, [sp, #8]
 8008f4a:	601f      	str	r7, [r3, #0]
 8008f4c:	e6b0      	b.n	8008cb0 <__gethex+0xf8>
 8008f4e:	4299      	cmp	r1, r3
 8008f50:	f843 cc04 	str.w	ip, [r3, #-4]
 8008f54:	d8d9      	bhi.n	8008f0a <__gethex+0x352>
 8008f56:	68a3      	ldr	r3, [r4, #8]
 8008f58:	459b      	cmp	fp, r3
 8008f5a:	db17      	blt.n	8008f8c <__gethex+0x3d4>
 8008f5c:	6861      	ldr	r1, [r4, #4]
 8008f5e:	9801      	ldr	r0, [sp, #4]
 8008f60:	3101      	adds	r1, #1
 8008f62:	f7fd fc97 	bl	8006894 <_Balloc>
 8008f66:	4681      	mov	r9, r0
 8008f68:	b918      	cbnz	r0, 8008f72 <__gethex+0x3ba>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	2184      	movs	r1, #132	@ 0x84
 8008f6e:	4b19      	ldr	r3, [pc, #100]	@ (8008fd4 <__gethex+0x41c>)
 8008f70:	e6c5      	b.n	8008cfe <__gethex+0x146>
 8008f72:	6922      	ldr	r2, [r4, #16]
 8008f74:	f104 010c 	add.w	r1, r4, #12
 8008f78:	3202      	adds	r2, #2
 8008f7a:	0092      	lsls	r2, r2, #2
 8008f7c:	300c      	adds	r0, #12
 8008f7e:	f7ff fd6d 	bl	8008a5c <memcpy>
 8008f82:	4621      	mov	r1, r4
 8008f84:	9801      	ldr	r0, [sp, #4]
 8008f86:	f7fd fcc5 	bl	8006914 <_Bfree>
 8008f8a:	464c      	mov	r4, r9
 8008f8c:	6923      	ldr	r3, [r4, #16]
 8008f8e:	1c5a      	adds	r2, r3, #1
 8008f90:	6122      	str	r2, [r4, #16]
 8008f92:	2201      	movs	r2, #1
 8008f94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f98:	615a      	str	r2, [r3, #20]
 8008f9a:	e7be      	b.n	8008f1a <__gethex+0x362>
 8008f9c:	6922      	ldr	r2, [r4, #16]
 8008f9e:	455a      	cmp	r2, fp
 8008fa0:	dd0b      	ble.n	8008fba <__gethex+0x402>
 8008fa2:	2101      	movs	r1, #1
 8008fa4:	4620      	mov	r0, r4
 8008fa6:	f7ff fd9f 	bl	8008ae8 <rshift>
 8008faa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008fae:	3701      	adds	r7, #1
 8008fb0:	42bb      	cmp	r3, r7
 8008fb2:	f6ff aee0 	blt.w	8008d76 <__gethex+0x1be>
 8008fb6:	2501      	movs	r5, #1
 8008fb8:	e7c2      	b.n	8008f40 <__gethex+0x388>
 8008fba:	f016 061f 	ands.w	r6, r6, #31
 8008fbe:	d0fa      	beq.n	8008fb6 <__gethex+0x3fe>
 8008fc0:	4453      	add	r3, sl
 8008fc2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008fc6:	f7fd fd57 	bl	8006a78 <__hi0bits>
 8008fca:	f1c6 0620 	rsb	r6, r6, #32
 8008fce:	42b0      	cmp	r0, r6
 8008fd0:	dbe7      	blt.n	8008fa2 <__gethex+0x3ea>
 8008fd2:	e7f0      	b.n	8008fb6 <__gethex+0x3fe>
 8008fd4:	0800a9a5 	.word	0x0800a9a5

08008fd8 <L_shift>:
 8008fd8:	f1c2 0208 	rsb	r2, r2, #8
 8008fdc:	0092      	lsls	r2, r2, #2
 8008fde:	b570      	push	{r4, r5, r6, lr}
 8008fe0:	f1c2 0620 	rsb	r6, r2, #32
 8008fe4:	6843      	ldr	r3, [r0, #4]
 8008fe6:	6804      	ldr	r4, [r0, #0]
 8008fe8:	fa03 f506 	lsl.w	r5, r3, r6
 8008fec:	432c      	orrs	r4, r5
 8008fee:	40d3      	lsrs	r3, r2
 8008ff0:	6004      	str	r4, [r0, #0]
 8008ff2:	f840 3f04 	str.w	r3, [r0, #4]!
 8008ff6:	4288      	cmp	r0, r1
 8008ff8:	d3f4      	bcc.n	8008fe4 <L_shift+0xc>
 8008ffa:	bd70      	pop	{r4, r5, r6, pc}

08008ffc <__match>:
 8008ffc:	b530      	push	{r4, r5, lr}
 8008ffe:	6803      	ldr	r3, [r0, #0]
 8009000:	3301      	adds	r3, #1
 8009002:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009006:	b914      	cbnz	r4, 800900e <__match+0x12>
 8009008:	6003      	str	r3, [r0, #0]
 800900a:	2001      	movs	r0, #1
 800900c:	bd30      	pop	{r4, r5, pc}
 800900e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009012:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009016:	2d19      	cmp	r5, #25
 8009018:	bf98      	it	ls
 800901a:	3220      	addls	r2, #32
 800901c:	42a2      	cmp	r2, r4
 800901e:	d0f0      	beq.n	8009002 <__match+0x6>
 8009020:	2000      	movs	r0, #0
 8009022:	e7f3      	b.n	800900c <__match+0x10>

08009024 <__hexnan>:
 8009024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009028:	2500      	movs	r5, #0
 800902a:	680b      	ldr	r3, [r1, #0]
 800902c:	4682      	mov	sl, r0
 800902e:	115e      	asrs	r6, r3, #5
 8009030:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009034:	f013 031f 	ands.w	r3, r3, #31
 8009038:	bf18      	it	ne
 800903a:	3604      	addne	r6, #4
 800903c:	1f37      	subs	r7, r6, #4
 800903e:	4690      	mov	r8, r2
 8009040:	46b9      	mov	r9, r7
 8009042:	463c      	mov	r4, r7
 8009044:	46ab      	mov	fp, r5
 8009046:	b087      	sub	sp, #28
 8009048:	6801      	ldr	r1, [r0, #0]
 800904a:	9301      	str	r3, [sp, #4]
 800904c:	f846 5c04 	str.w	r5, [r6, #-4]
 8009050:	9502      	str	r5, [sp, #8]
 8009052:	784a      	ldrb	r2, [r1, #1]
 8009054:	1c4b      	adds	r3, r1, #1
 8009056:	9303      	str	r3, [sp, #12]
 8009058:	b342      	cbz	r2, 80090ac <__hexnan+0x88>
 800905a:	4610      	mov	r0, r2
 800905c:	9105      	str	r1, [sp, #20]
 800905e:	9204      	str	r2, [sp, #16]
 8009060:	f7ff fd95 	bl	8008b8e <__hexdig_fun>
 8009064:	2800      	cmp	r0, #0
 8009066:	d151      	bne.n	800910c <__hexnan+0xe8>
 8009068:	9a04      	ldr	r2, [sp, #16]
 800906a:	9905      	ldr	r1, [sp, #20]
 800906c:	2a20      	cmp	r2, #32
 800906e:	d818      	bhi.n	80090a2 <__hexnan+0x7e>
 8009070:	9b02      	ldr	r3, [sp, #8]
 8009072:	459b      	cmp	fp, r3
 8009074:	dd13      	ble.n	800909e <__hexnan+0x7a>
 8009076:	454c      	cmp	r4, r9
 8009078:	d206      	bcs.n	8009088 <__hexnan+0x64>
 800907a:	2d07      	cmp	r5, #7
 800907c:	dc04      	bgt.n	8009088 <__hexnan+0x64>
 800907e:	462a      	mov	r2, r5
 8009080:	4649      	mov	r1, r9
 8009082:	4620      	mov	r0, r4
 8009084:	f7ff ffa8 	bl	8008fd8 <L_shift>
 8009088:	4544      	cmp	r4, r8
 800908a:	d952      	bls.n	8009132 <__hexnan+0x10e>
 800908c:	2300      	movs	r3, #0
 800908e:	f1a4 0904 	sub.w	r9, r4, #4
 8009092:	f844 3c04 	str.w	r3, [r4, #-4]
 8009096:	461d      	mov	r5, r3
 8009098:	464c      	mov	r4, r9
 800909a:	f8cd b008 	str.w	fp, [sp, #8]
 800909e:	9903      	ldr	r1, [sp, #12]
 80090a0:	e7d7      	b.n	8009052 <__hexnan+0x2e>
 80090a2:	2a29      	cmp	r2, #41	@ 0x29
 80090a4:	d157      	bne.n	8009156 <__hexnan+0x132>
 80090a6:	3102      	adds	r1, #2
 80090a8:	f8ca 1000 	str.w	r1, [sl]
 80090ac:	f1bb 0f00 	cmp.w	fp, #0
 80090b0:	d051      	beq.n	8009156 <__hexnan+0x132>
 80090b2:	454c      	cmp	r4, r9
 80090b4:	d206      	bcs.n	80090c4 <__hexnan+0xa0>
 80090b6:	2d07      	cmp	r5, #7
 80090b8:	dc04      	bgt.n	80090c4 <__hexnan+0xa0>
 80090ba:	462a      	mov	r2, r5
 80090bc:	4649      	mov	r1, r9
 80090be:	4620      	mov	r0, r4
 80090c0:	f7ff ff8a 	bl	8008fd8 <L_shift>
 80090c4:	4544      	cmp	r4, r8
 80090c6:	d936      	bls.n	8009136 <__hexnan+0x112>
 80090c8:	4623      	mov	r3, r4
 80090ca:	f1a8 0204 	sub.w	r2, r8, #4
 80090ce:	f853 1b04 	ldr.w	r1, [r3], #4
 80090d2:	429f      	cmp	r7, r3
 80090d4:	f842 1f04 	str.w	r1, [r2, #4]!
 80090d8:	d2f9      	bcs.n	80090ce <__hexnan+0xaa>
 80090da:	1b3b      	subs	r3, r7, r4
 80090dc:	f023 0303 	bic.w	r3, r3, #3
 80090e0:	3304      	adds	r3, #4
 80090e2:	3401      	adds	r4, #1
 80090e4:	3e03      	subs	r6, #3
 80090e6:	42b4      	cmp	r4, r6
 80090e8:	bf88      	it	hi
 80090ea:	2304      	movhi	r3, #4
 80090ec:	2200      	movs	r2, #0
 80090ee:	4443      	add	r3, r8
 80090f0:	f843 2b04 	str.w	r2, [r3], #4
 80090f4:	429f      	cmp	r7, r3
 80090f6:	d2fb      	bcs.n	80090f0 <__hexnan+0xcc>
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	b91b      	cbnz	r3, 8009104 <__hexnan+0xe0>
 80090fc:	4547      	cmp	r7, r8
 80090fe:	d128      	bne.n	8009152 <__hexnan+0x12e>
 8009100:	2301      	movs	r3, #1
 8009102:	603b      	str	r3, [r7, #0]
 8009104:	2005      	movs	r0, #5
 8009106:	b007      	add	sp, #28
 8009108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800910c:	3501      	adds	r5, #1
 800910e:	2d08      	cmp	r5, #8
 8009110:	f10b 0b01 	add.w	fp, fp, #1
 8009114:	dd06      	ble.n	8009124 <__hexnan+0x100>
 8009116:	4544      	cmp	r4, r8
 8009118:	d9c1      	bls.n	800909e <__hexnan+0x7a>
 800911a:	2300      	movs	r3, #0
 800911c:	2501      	movs	r5, #1
 800911e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009122:	3c04      	subs	r4, #4
 8009124:	6822      	ldr	r2, [r4, #0]
 8009126:	f000 000f 	and.w	r0, r0, #15
 800912a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800912e:	6020      	str	r0, [r4, #0]
 8009130:	e7b5      	b.n	800909e <__hexnan+0x7a>
 8009132:	2508      	movs	r5, #8
 8009134:	e7b3      	b.n	800909e <__hexnan+0x7a>
 8009136:	9b01      	ldr	r3, [sp, #4]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d0dd      	beq.n	80090f8 <__hexnan+0xd4>
 800913c:	f04f 32ff 	mov.w	r2, #4294967295
 8009140:	f1c3 0320 	rsb	r3, r3, #32
 8009144:	40da      	lsrs	r2, r3
 8009146:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800914a:	4013      	ands	r3, r2
 800914c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009150:	e7d2      	b.n	80090f8 <__hexnan+0xd4>
 8009152:	3f04      	subs	r7, #4
 8009154:	e7d0      	b.n	80090f8 <__hexnan+0xd4>
 8009156:	2004      	movs	r0, #4
 8009158:	e7d5      	b.n	8009106 <__hexnan+0xe2>

0800915a <__ascii_mbtowc>:
 800915a:	b082      	sub	sp, #8
 800915c:	b901      	cbnz	r1, 8009160 <__ascii_mbtowc+0x6>
 800915e:	a901      	add	r1, sp, #4
 8009160:	b142      	cbz	r2, 8009174 <__ascii_mbtowc+0x1a>
 8009162:	b14b      	cbz	r3, 8009178 <__ascii_mbtowc+0x1e>
 8009164:	7813      	ldrb	r3, [r2, #0]
 8009166:	600b      	str	r3, [r1, #0]
 8009168:	7812      	ldrb	r2, [r2, #0]
 800916a:	1e10      	subs	r0, r2, #0
 800916c:	bf18      	it	ne
 800916e:	2001      	movne	r0, #1
 8009170:	b002      	add	sp, #8
 8009172:	4770      	bx	lr
 8009174:	4610      	mov	r0, r2
 8009176:	e7fb      	b.n	8009170 <__ascii_mbtowc+0x16>
 8009178:	f06f 0001 	mvn.w	r0, #1
 800917c:	e7f8      	b.n	8009170 <__ascii_mbtowc+0x16>

0800917e <_realloc_r>:
 800917e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009182:	4607      	mov	r7, r0
 8009184:	4614      	mov	r4, r2
 8009186:	460d      	mov	r5, r1
 8009188:	b921      	cbnz	r1, 8009194 <_realloc_r+0x16>
 800918a:	4611      	mov	r1, r2
 800918c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009190:	f7fd baf4 	b.w	800677c <_malloc_r>
 8009194:	b92a      	cbnz	r2, 80091a2 <_realloc_r+0x24>
 8009196:	f7fd fa7f 	bl	8006698 <_free_r>
 800919a:	4625      	mov	r5, r4
 800919c:	4628      	mov	r0, r5
 800919e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a2:	f000 f8b2 	bl	800930a <_malloc_usable_size_r>
 80091a6:	4284      	cmp	r4, r0
 80091a8:	4606      	mov	r6, r0
 80091aa:	d802      	bhi.n	80091b2 <_realloc_r+0x34>
 80091ac:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80091b0:	d8f4      	bhi.n	800919c <_realloc_r+0x1e>
 80091b2:	4621      	mov	r1, r4
 80091b4:	4638      	mov	r0, r7
 80091b6:	f7fd fae1 	bl	800677c <_malloc_r>
 80091ba:	4680      	mov	r8, r0
 80091bc:	b908      	cbnz	r0, 80091c2 <_realloc_r+0x44>
 80091be:	4645      	mov	r5, r8
 80091c0:	e7ec      	b.n	800919c <_realloc_r+0x1e>
 80091c2:	42b4      	cmp	r4, r6
 80091c4:	4622      	mov	r2, r4
 80091c6:	4629      	mov	r1, r5
 80091c8:	bf28      	it	cs
 80091ca:	4632      	movcs	r2, r6
 80091cc:	f7ff fc46 	bl	8008a5c <memcpy>
 80091d0:	4629      	mov	r1, r5
 80091d2:	4638      	mov	r0, r7
 80091d4:	f7fd fa60 	bl	8006698 <_free_r>
 80091d8:	e7f1      	b.n	80091be <_realloc_r+0x40>
	...

080091dc <_strtoul_l.isra.0>:
 80091dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80091e0:	4686      	mov	lr, r0
 80091e2:	460d      	mov	r5, r1
 80091e4:	4e33      	ldr	r6, [pc, #204]	@ (80092b4 <_strtoul_l.isra.0+0xd8>)
 80091e6:	4628      	mov	r0, r5
 80091e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091ec:	5d37      	ldrb	r7, [r6, r4]
 80091ee:	f017 0708 	ands.w	r7, r7, #8
 80091f2:	d1f8      	bne.n	80091e6 <_strtoul_l.isra.0+0xa>
 80091f4:	2c2d      	cmp	r4, #45	@ 0x2d
 80091f6:	d110      	bne.n	800921a <_strtoul_l.isra.0+0x3e>
 80091f8:	2701      	movs	r7, #1
 80091fa:	782c      	ldrb	r4, [r5, #0]
 80091fc:	1c85      	adds	r5, r0, #2
 80091fe:	f033 0010 	bics.w	r0, r3, #16
 8009202:	d115      	bne.n	8009230 <_strtoul_l.isra.0+0x54>
 8009204:	2c30      	cmp	r4, #48	@ 0x30
 8009206:	d10d      	bne.n	8009224 <_strtoul_l.isra.0+0x48>
 8009208:	7828      	ldrb	r0, [r5, #0]
 800920a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800920e:	2858      	cmp	r0, #88	@ 0x58
 8009210:	d108      	bne.n	8009224 <_strtoul_l.isra.0+0x48>
 8009212:	786c      	ldrb	r4, [r5, #1]
 8009214:	3502      	adds	r5, #2
 8009216:	2310      	movs	r3, #16
 8009218:	e00a      	b.n	8009230 <_strtoul_l.isra.0+0x54>
 800921a:	2c2b      	cmp	r4, #43	@ 0x2b
 800921c:	bf04      	itt	eq
 800921e:	782c      	ldrbeq	r4, [r5, #0]
 8009220:	1c85      	addeq	r5, r0, #2
 8009222:	e7ec      	b.n	80091fe <_strtoul_l.isra.0+0x22>
 8009224:	2b00      	cmp	r3, #0
 8009226:	d1f6      	bne.n	8009216 <_strtoul_l.isra.0+0x3a>
 8009228:	2c30      	cmp	r4, #48	@ 0x30
 800922a:	bf14      	ite	ne
 800922c:	230a      	movne	r3, #10
 800922e:	2308      	moveq	r3, #8
 8009230:	f04f 38ff 	mov.w	r8, #4294967295
 8009234:	fbb8 f8f3 	udiv	r8, r8, r3
 8009238:	2600      	movs	r6, #0
 800923a:	fb03 f908 	mul.w	r9, r3, r8
 800923e:	4630      	mov	r0, r6
 8009240:	ea6f 0909 	mvn.w	r9, r9
 8009244:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009248:	f1bc 0f09 	cmp.w	ip, #9
 800924c:	d810      	bhi.n	8009270 <_strtoul_l.isra.0+0x94>
 800924e:	4664      	mov	r4, ip
 8009250:	42a3      	cmp	r3, r4
 8009252:	dd1e      	ble.n	8009292 <_strtoul_l.isra.0+0xb6>
 8009254:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009258:	d007      	beq.n	800926a <_strtoul_l.isra.0+0x8e>
 800925a:	4580      	cmp	r8, r0
 800925c:	d316      	bcc.n	800928c <_strtoul_l.isra.0+0xb0>
 800925e:	d101      	bne.n	8009264 <_strtoul_l.isra.0+0x88>
 8009260:	45a1      	cmp	r9, r4
 8009262:	db13      	blt.n	800928c <_strtoul_l.isra.0+0xb0>
 8009264:	2601      	movs	r6, #1
 8009266:	fb00 4003 	mla	r0, r0, r3, r4
 800926a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800926e:	e7e9      	b.n	8009244 <_strtoul_l.isra.0+0x68>
 8009270:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009274:	f1bc 0f19 	cmp.w	ip, #25
 8009278:	d801      	bhi.n	800927e <_strtoul_l.isra.0+0xa2>
 800927a:	3c37      	subs	r4, #55	@ 0x37
 800927c:	e7e8      	b.n	8009250 <_strtoul_l.isra.0+0x74>
 800927e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009282:	f1bc 0f19 	cmp.w	ip, #25
 8009286:	d804      	bhi.n	8009292 <_strtoul_l.isra.0+0xb6>
 8009288:	3c57      	subs	r4, #87	@ 0x57
 800928a:	e7e1      	b.n	8009250 <_strtoul_l.isra.0+0x74>
 800928c:	f04f 36ff 	mov.w	r6, #4294967295
 8009290:	e7eb      	b.n	800926a <_strtoul_l.isra.0+0x8e>
 8009292:	1c73      	adds	r3, r6, #1
 8009294:	d106      	bne.n	80092a4 <_strtoul_l.isra.0+0xc8>
 8009296:	2322      	movs	r3, #34	@ 0x22
 8009298:	4630      	mov	r0, r6
 800929a:	f8ce 3000 	str.w	r3, [lr]
 800929e:	b932      	cbnz	r2, 80092ae <_strtoul_l.isra.0+0xd2>
 80092a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092a4:	b107      	cbz	r7, 80092a8 <_strtoul_l.isra.0+0xcc>
 80092a6:	4240      	negs	r0, r0
 80092a8:	2a00      	cmp	r2, #0
 80092aa:	d0f9      	beq.n	80092a0 <_strtoul_l.isra.0+0xc4>
 80092ac:	b106      	cbz	r6, 80092b0 <_strtoul_l.isra.0+0xd4>
 80092ae:	1e69      	subs	r1, r5, #1
 80092b0:	6011      	str	r1, [r2, #0]
 80092b2:	e7f5      	b.n	80092a0 <_strtoul_l.isra.0+0xc4>
 80092b4:	0800ac31 	.word	0x0800ac31

080092b8 <_strtoul_r>:
 80092b8:	f7ff bf90 	b.w	80091dc <_strtoul_l.isra.0>

080092bc <__ascii_wctomb>:
 80092bc:	4603      	mov	r3, r0
 80092be:	4608      	mov	r0, r1
 80092c0:	b141      	cbz	r1, 80092d4 <__ascii_wctomb+0x18>
 80092c2:	2aff      	cmp	r2, #255	@ 0xff
 80092c4:	d904      	bls.n	80092d0 <__ascii_wctomb+0x14>
 80092c6:	228a      	movs	r2, #138	@ 0x8a
 80092c8:	f04f 30ff 	mov.w	r0, #4294967295
 80092cc:	601a      	str	r2, [r3, #0]
 80092ce:	4770      	bx	lr
 80092d0:	2001      	movs	r0, #1
 80092d2:	700a      	strb	r2, [r1, #0]
 80092d4:	4770      	bx	lr
	...

080092d8 <fiprintf>:
 80092d8:	b40e      	push	{r1, r2, r3}
 80092da:	b503      	push	{r0, r1, lr}
 80092dc:	4601      	mov	r1, r0
 80092de:	ab03      	add	r3, sp, #12
 80092e0:	4805      	ldr	r0, [pc, #20]	@ (80092f8 <fiprintf+0x20>)
 80092e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092e6:	6800      	ldr	r0, [r0, #0]
 80092e8:	9301      	str	r3, [sp, #4]
 80092ea:	f000 f83d 	bl	8009368 <_vfiprintf_r>
 80092ee:	b002      	add	sp, #8
 80092f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092f4:	b003      	add	sp, #12
 80092f6:	4770      	bx	lr
 80092f8:	20000018 	.word	0x20000018

080092fc <abort>:
 80092fc:	2006      	movs	r0, #6
 80092fe:	b508      	push	{r3, lr}
 8009300:	f000 fa06 	bl	8009710 <raise>
 8009304:	2001      	movs	r0, #1
 8009306:	f7f8 fd78 	bl	8001dfa <_exit>

0800930a <_malloc_usable_size_r>:
 800930a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800930e:	1f18      	subs	r0, r3, #4
 8009310:	2b00      	cmp	r3, #0
 8009312:	bfbc      	itt	lt
 8009314:	580b      	ldrlt	r3, [r1, r0]
 8009316:	18c0      	addlt	r0, r0, r3
 8009318:	4770      	bx	lr

0800931a <__sfputc_r>:
 800931a:	6893      	ldr	r3, [r2, #8]
 800931c:	b410      	push	{r4}
 800931e:	3b01      	subs	r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	6093      	str	r3, [r2, #8]
 8009324:	da07      	bge.n	8009336 <__sfputc_r+0x1c>
 8009326:	6994      	ldr	r4, [r2, #24]
 8009328:	42a3      	cmp	r3, r4
 800932a:	db01      	blt.n	8009330 <__sfputc_r+0x16>
 800932c:	290a      	cmp	r1, #10
 800932e:	d102      	bne.n	8009336 <__sfputc_r+0x1c>
 8009330:	bc10      	pop	{r4}
 8009332:	f000 b931 	b.w	8009598 <__swbuf_r>
 8009336:	6813      	ldr	r3, [r2, #0]
 8009338:	1c58      	adds	r0, r3, #1
 800933a:	6010      	str	r0, [r2, #0]
 800933c:	7019      	strb	r1, [r3, #0]
 800933e:	4608      	mov	r0, r1
 8009340:	bc10      	pop	{r4}
 8009342:	4770      	bx	lr

08009344 <__sfputs_r>:
 8009344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009346:	4606      	mov	r6, r0
 8009348:	460f      	mov	r7, r1
 800934a:	4614      	mov	r4, r2
 800934c:	18d5      	adds	r5, r2, r3
 800934e:	42ac      	cmp	r4, r5
 8009350:	d101      	bne.n	8009356 <__sfputs_r+0x12>
 8009352:	2000      	movs	r0, #0
 8009354:	e007      	b.n	8009366 <__sfputs_r+0x22>
 8009356:	463a      	mov	r2, r7
 8009358:	4630      	mov	r0, r6
 800935a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800935e:	f7ff ffdc 	bl	800931a <__sfputc_r>
 8009362:	1c43      	adds	r3, r0, #1
 8009364:	d1f3      	bne.n	800934e <__sfputs_r+0xa>
 8009366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009368 <_vfiprintf_r>:
 8009368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800936c:	460d      	mov	r5, r1
 800936e:	4614      	mov	r4, r2
 8009370:	4698      	mov	r8, r3
 8009372:	4606      	mov	r6, r0
 8009374:	b09d      	sub	sp, #116	@ 0x74
 8009376:	b118      	cbz	r0, 8009380 <_vfiprintf_r+0x18>
 8009378:	6a03      	ldr	r3, [r0, #32]
 800937a:	b90b      	cbnz	r3, 8009380 <_vfiprintf_r+0x18>
 800937c:	f7fc f9cc 	bl	8005718 <__sinit>
 8009380:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009382:	07d9      	lsls	r1, r3, #31
 8009384:	d405      	bmi.n	8009392 <_vfiprintf_r+0x2a>
 8009386:	89ab      	ldrh	r3, [r5, #12]
 8009388:	059a      	lsls	r2, r3, #22
 800938a:	d402      	bmi.n	8009392 <_vfiprintf_r+0x2a>
 800938c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800938e:	f7fc fb0a 	bl	80059a6 <__retarget_lock_acquire_recursive>
 8009392:	89ab      	ldrh	r3, [r5, #12]
 8009394:	071b      	lsls	r3, r3, #28
 8009396:	d501      	bpl.n	800939c <_vfiprintf_r+0x34>
 8009398:	692b      	ldr	r3, [r5, #16]
 800939a:	b99b      	cbnz	r3, 80093c4 <_vfiprintf_r+0x5c>
 800939c:	4629      	mov	r1, r5
 800939e:	4630      	mov	r0, r6
 80093a0:	f000 f938 	bl	8009614 <__swsetup_r>
 80093a4:	b170      	cbz	r0, 80093c4 <_vfiprintf_r+0x5c>
 80093a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093a8:	07dc      	lsls	r4, r3, #31
 80093aa:	d504      	bpl.n	80093b6 <_vfiprintf_r+0x4e>
 80093ac:	f04f 30ff 	mov.w	r0, #4294967295
 80093b0:	b01d      	add	sp, #116	@ 0x74
 80093b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093b6:	89ab      	ldrh	r3, [r5, #12]
 80093b8:	0598      	lsls	r0, r3, #22
 80093ba:	d4f7      	bmi.n	80093ac <_vfiprintf_r+0x44>
 80093bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093be:	f7fc faf3 	bl	80059a8 <__retarget_lock_release_recursive>
 80093c2:	e7f3      	b.n	80093ac <_vfiprintf_r+0x44>
 80093c4:	2300      	movs	r3, #0
 80093c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80093c8:	2320      	movs	r3, #32
 80093ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093ce:	2330      	movs	r3, #48	@ 0x30
 80093d0:	f04f 0901 	mov.w	r9, #1
 80093d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80093d8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009584 <_vfiprintf_r+0x21c>
 80093dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093e0:	4623      	mov	r3, r4
 80093e2:	469a      	mov	sl, r3
 80093e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093e8:	b10a      	cbz	r2, 80093ee <_vfiprintf_r+0x86>
 80093ea:	2a25      	cmp	r2, #37	@ 0x25
 80093ec:	d1f9      	bne.n	80093e2 <_vfiprintf_r+0x7a>
 80093ee:	ebba 0b04 	subs.w	fp, sl, r4
 80093f2:	d00b      	beq.n	800940c <_vfiprintf_r+0xa4>
 80093f4:	465b      	mov	r3, fp
 80093f6:	4622      	mov	r2, r4
 80093f8:	4629      	mov	r1, r5
 80093fa:	4630      	mov	r0, r6
 80093fc:	f7ff ffa2 	bl	8009344 <__sfputs_r>
 8009400:	3001      	adds	r0, #1
 8009402:	f000 80a7 	beq.w	8009554 <_vfiprintf_r+0x1ec>
 8009406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009408:	445a      	add	r2, fp
 800940a:	9209      	str	r2, [sp, #36]	@ 0x24
 800940c:	f89a 3000 	ldrb.w	r3, [sl]
 8009410:	2b00      	cmp	r3, #0
 8009412:	f000 809f 	beq.w	8009554 <_vfiprintf_r+0x1ec>
 8009416:	2300      	movs	r3, #0
 8009418:	f04f 32ff 	mov.w	r2, #4294967295
 800941c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009420:	f10a 0a01 	add.w	sl, sl, #1
 8009424:	9304      	str	r3, [sp, #16]
 8009426:	9307      	str	r3, [sp, #28]
 8009428:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800942c:	931a      	str	r3, [sp, #104]	@ 0x68
 800942e:	4654      	mov	r4, sl
 8009430:	2205      	movs	r2, #5
 8009432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009436:	4853      	ldr	r0, [pc, #332]	@ (8009584 <_vfiprintf_r+0x21c>)
 8009438:	f7fc fabf 	bl	80059ba <memchr>
 800943c:	9a04      	ldr	r2, [sp, #16]
 800943e:	b9d8      	cbnz	r0, 8009478 <_vfiprintf_r+0x110>
 8009440:	06d1      	lsls	r1, r2, #27
 8009442:	bf44      	itt	mi
 8009444:	2320      	movmi	r3, #32
 8009446:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800944a:	0713      	lsls	r3, r2, #28
 800944c:	bf44      	itt	mi
 800944e:	232b      	movmi	r3, #43	@ 0x2b
 8009450:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009454:	f89a 3000 	ldrb.w	r3, [sl]
 8009458:	2b2a      	cmp	r3, #42	@ 0x2a
 800945a:	d015      	beq.n	8009488 <_vfiprintf_r+0x120>
 800945c:	4654      	mov	r4, sl
 800945e:	2000      	movs	r0, #0
 8009460:	f04f 0c0a 	mov.w	ip, #10
 8009464:	9a07      	ldr	r2, [sp, #28]
 8009466:	4621      	mov	r1, r4
 8009468:	f811 3b01 	ldrb.w	r3, [r1], #1
 800946c:	3b30      	subs	r3, #48	@ 0x30
 800946e:	2b09      	cmp	r3, #9
 8009470:	d94b      	bls.n	800950a <_vfiprintf_r+0x1a2>
 8009472:	b1b0      	cbz	r0, 80094a2 <_vfiprintf_r+0x13a>
 8009474:	9207      	str	r2, [sp, #28]
 8009476:	e014      	b.n	80094a2 <_vfiprintf_r+0x13a>
 8009478:	eba0 0308 	sub.w	r3, r0, r8
 800947c:	fa09 f303 	lsl.w	r3, r9, r3
 8009480:	4313      	orrs	r3, r2
 8009482:	46a2      	mov	sl, r4
 8009484:	9304      	str	r3, [sp, #16]
 8009486:	e7d2      	b.n	800942e <_vfiprintf_r+0xc6>
 8009488:	9b03      	ldr	r3, [sp, #12]
 800948a:	1d19      	adds	r1, r3, #4
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	9103      	str	r1, [sp, #12]
 8009490:	2b00      	cmp	r3, #0
 8009492:	bfbb      	ittet	lt
 8009494:	425b      	neglt	r3, r3
 8009496:	f042 0202 	orrlt.w	r2, r2, #2
 800949a:	9307      	strge	r3, [sp, #28]
 800949c:	9307      	strlt	r3, [sp, #28]
 800949e:	bfb8      	it	lt
 80094a0:	9204      	strlt	r2, [sp, #16]
 80094a2:	7823      	ldrb	r3, [r4, #0]
 80094a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80094a6:	d10a      	bne.n	80094be <_vfiprintf_r+0x156>
 80094a8:	7863      	ldrb	r3, [r4, #1]
 80094aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80094ac:	d132      	bne.n	8009514 <_vfiprintf_r+0x1ac>
 80094ae:	9b03      	ldr	r3, [sp, #12]
 80094b0:	3402      	adds	r4, #2
 80094b2:	1d1a      	adds	r2, r3, #4
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	9203      	str	r2, [sp, #12]
 80094b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094bc:	9305      	str	r3, [sp, #20]
 80094be:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009588 <_vfiprintf_r+0x220>
 80094c2:	2203      	movs	r2, #3
 80094c4:	4650      	mov	r0, sl
 80094c6:	7821      	ldrb	r1, [r4, #0]
 80094c8:	f7fc fa77 	bl	80059ba <memchr>
 80094cc:	b138      	cbz	r0, 80094de <_vfiprintf_r+0x176>
 80094ce:	2240      	movs	r2, #64	@ 0x40
 80094d0:	9b04      	ldr	r3, [sp, #16]
 80094d2:	eba0 000a 	sub.w	r0, r0, sl
 80094d6:	4082      	lsls	r2, r0
 80094d8:	4313      	orrs	r3, r2
 80094da:	3401      	adds	r4, #1
 80094dc:	9304      	str	r3, [sp, #16]
 80094de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e2:	2206      	movs	r2, #6
 80094e4:	4829      	ldr	r0, [pc, #164]	@ (800958c <_vfiprintf_r+0x224>)
 80094e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094ea:	f7fc fa66 	bl	80059ba <memchr>
 80094ee:	2800      	cmp	r0, #0
 80094f0:	d03f      	beq.n	8009572 <_vfiprintf_r+0x20a>
 80094f2:	4b27      	ldr	r3, [pc, #156]	@ (8009590 <_vfiprintf_r+0x228>)
 80094f4:	bb1b      	cbnz	r3, 800953e <_vfiprintf_r+0x1d6>
 80094f6:	9b03      	ldr	r3, [sp, #12]
 80094f8:	3307      	adds	r3, #7
 80094fa:	f023 0307 	bic.w	r3, r3, #7
 80094fe:	3308      	adds	r3, #8
 8009500:	9303      	str	r3, [sp, #12]
 8009502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009504:	443b      	add	r3, r7
 8009506:	9309      	str	r3, [sp, #36]	@ 0x24
 8009508:	e76a      	b.n	80093e0 <_vfiprintf_r+0x78>
 800950a:	460c      	mov	r4, r1
 800950c:	2001      	movs	r0, #1
 800950e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009512:	e7a8      	b.n	8009466 <_vfiprintf_r+0xfe>
 8009514:	2300      	movs	r3, #0
 8009516:	f04f 0c0a 	mov.w	ip, #10
 800951a:	4619      	mov	r1, r3
 800951c:	3401      	adds	r4, #1
 800951e:	9305      	str	r3, [sp, #20]
 8009520:	4620      	mov	r0, r4
 8009522:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009526:	3a30      	subs	r2, #48	@ 0x30
 8009528:	2a09      	cmp	r2, #9
 800952a:	d903      	bls.n	8009534 <_vfiprintf_r+0x1cc>
 800952c:	2b00      	cmp	r3, #0
 800952e:	d0c6      	beq.n	80094be <_vfiprintf_r+0x156>
 8009530:	9105      	str	r1, [sp, #20]
 8009532:	e7c4      	b.n	80094be <_vfiprintf_r+0x156>
 8009534:	4604      	mov	r4, r0
 8009536:	2301      	movs	r3, #1
 8009538:	fb0c 2101 	mla	r1, ip, r1, r2
 800953c:	e7f0      	b.n	8009520 <_vfiprintf_r+0x1b8>
 800953e:	ab03      	add	r3, sp, #12
 8009540:	9300      	str	r3, [sp, #0]
 8009542:	462a      	mov	r2, r5
 8009544:	4630      	mov	r0, r6
 8009546:	4b13      	ldr	r3, [pc, #76]	@ (8009594 <_vfiprintf_r+0x22c>)
 8009548:	a904      	add	r1, sp, #16
 800954a:	f7fb fa93 	bl	8004a74 <_printf_float>
 800954e:	4607      	mov	r7, r0
 8009550:	1c78      	adds	r0, r7, #1
 8009552:	d1d6      	bne.n	8009502 <_vfiprintf_r+0x19a>
 8009554:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009556:	07d9      	lsls	r1, r3, #31
 8009558:	d405      	bmi.n	8009566 <_vfiprintf_r+0x1fe>
 800955a:	89ab      	ldrh	r3, [r5, #12]
 800955c:	059a      	lsls	r2, r3, #22
 800955e:	d402      	bmi.n	8009566 <_vfiprintf_r+0x1fe>
 8009560:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009562:	f7fc fa21 	bl	80059a8 <__retarget_lock_release_recursive>
 8009566:	89ab      	ldrh	r3, [r5, #12]
 8009568:	065b      	lsls	r3, r3, #25
 800956a:	f53f af1f 	bmi.w	80093ac <_vfiprintf_r+0x44>
 800956e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009570:	e71e      	b.n	80093b0 <_vfiprintf_r+0x48>
 8009572:	ab03      	add	r3, sp, #12
 8009574:	9300      	str	r3, [sp, #0]
 8009576:	462a      	mov	r2, r5
 8009578:	4630      	mov	r0, r6
 800957a:	4b06      	ldr	r3, [pc, #24]	@ (8009594 <_vfiprintf_r+0x22c>)
 800957c:	a904      	add	r1, sp, #16
 800957e:	f7fb fd17 	bl	8004fb0 <_printf_i>
 8009582:	e7e4      	b.n	800954e <_vfiprintf_r+0x1e6>
 8009584:	0800aa11 	.word	0x0800aa11
 8009588:	0800aa17 	.word	0x0800aa17
 800958c:	0800aa1b 	.word	0x0800aa1b
 8009590:	08004a75 	.word	0x08004a75
 8009594:	08009345 	.word	0x08009345

08009598 <__swbuf_r>:
 8009598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800959a:	460e      	mov	r6, r1
 800959c:	4614      	mov	r4, r2
 800959e:	4605      	mov	r5, r0
 80095a0:	b118      	cbz	r0, 80095aa <__swbuf_r+0x12>
 80095a2:	6a03      	ldr	r3, [r0, #32]
 80095a4:	b90b      	cbnz	r3, 80095aa <__swbuf_r+0x12>
 80095a6:	f7fc f8b7 	bl	8005718 <__sinit>
 80095aa:	69a3      	ldr	r3, [r4, #24]
 80095ac:	60a3      	str	r3, [r4, #8]
 80095ae:	89a3      	ldrh	r3, [r4, #12]
 80095b0:	071a      	lsls	r2, r3, #28
 80095b2:	d501      	bpl.n	80095b8 <__swbuf_r+0x20>
 80095b4:	6923      	ldr	r3, [r4, #16]
 80095b6:	b943      	cbnz	r3, 80095ca <__swbuf_r+0x32>
 80095b8:	4621      	mov	r1, r4
 80095ba:	4628      	mov	r0, r5
 80095bc:	f000 f82a 	bl	8009614 <__swsetup_r>
 80095c0:	b118      	cbz	r0, 80095ca <__swbuf_r+0x32>
 80095c2:	f04f 37ff 	mov.w	r7, #4294967295
 80095c6:	4638      	mov	r0, r7
 80095c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095ca:	6823      	ldr	r3, [r4, #0]
 80095cc:	6922      	ldr	r2, [r4, #16]
 80095ce:	b2f6      	uxtb	r6, r6
 80095d0:	1a98      	subs	r0, r3, r2
 80095d2:	6963      	ldr	r3, [r4, #20]
 80095d4:	4637      	mov	r7, r6
 80095d6:	4283      	cmp	r3, r0
 80095d8:	dc05      	bgt.n	80095e6 <__swbuf_r+0x4e>
 80095da:	4621      	mov	r1, r4
 80095dc:	4628      	mov	r0, r5
 80095de:	f7ff f967 	bl	80088b0 <_fflush_r>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	d1ed      	bne.n	80095c2 <__swbuf_r+0x2a>
 80095e6:	68a3      	ldr	r3, [r4, #8]
 80095e8:	3b01      	subs	r3, #1
 80095ea:	60a3      	str	r3, [r4, #8]
 80095ec:	6823      	ldr	r3, [r4, #0]
 80095ee:	1c5a      	adds	r2, r3, #1
 80095f0:	6022      	str	r2, [r4, #0]
 80095f2:	701e      	strb	r6, [r3, #0]
 80095f4:	6962      	ldr	r2, [r4, #20]
 80095f6:	1c43      	adds	r3, r0, #1
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d004      	beq.n	8009606 <__swbuf_r+0x6e>
 80095fc:	89a3      	ldrh	r3, [r4, #12]
 80095fe:	07db      	lsls	r3, r3, #31
 8009600:	d5e1      	bpl.n	80095c6 <__swbuf_r+0x2e>
 8009602:	2e0a      	cmp	r6, #10
 8009604:	d1df      	bne.n	80095c6 <__swbuf_r+0x2e>
 8009606:	4621      	mov	r1, r4
 8009608:	4628      	mov	r0, r5
 800960a:	f7ff f951 	bl	80088b0 <_fflush_r>
 800960e:	2800      	cmp	r0, #0
 8009610:	d0d9      	beq.n	80095c6 <__swbuf_r+0x2e>
 8009612:	e7d6      	b.n	80095c2 <__swbuf_r+0x2a>

08009614 <__swsetup_r>:
 8009614:	b538      	push	{r3, r4, r5, lr}
 8009616:	4b29      	ldr	r3, [pc, #164]	@ (80096bc <__swsetup_r+0xa8>)
 8009618:	4605      	mov	r5, r0
 800961a:	6818      	ldr	r0, [r3, #0]
 800961c:	460c      	mov	r4, r1
 800961e:	b118      	cbz	r0, 8009628 <__swsetup_r+0x14>
 8009620:	6a03      	ldr	r3, [r0, #32]
 8009622:	b90b      	cbnz	r3, 8009628 <__swsetup_r+0x14>
 8009624:	f7fc f878 	bl	8005718 <__sinit>
 8009628:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800962c:	0719      	lsls	r1, r3, #28
 800962e:	d422      	bmi.n	8009676 <__swsetup_r+0x62>
 8009630:	06da      	lsls	r2, r3, #27
 8009632:	d407      	bmi.n	8009644 <__swsetup_r+0x30>
 8009634:	2209      	movs	r2, #9
 8009636:	602a      	str	r2, [r5, #0]
 8009638:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800963c:	f04f 30ff 	mov.w	r0, #4294967295
 8009640:	81a3      	strh	r3, [r4, #12]
 8009642:	e033      	b.n	80096ac <__swsetup_r+0x98>
 8009644:	0758      	lsls	r0, r3, #29
 8009646:	d512      	bpl.n	800966e <__swsetup_r+0x5a>
 8009648:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800964a:	b141      	cbz	r1, 800965e <__swsetup_r+0x4a>
 800964c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009650:	4299      	cmp	r1, r3
 8009652:	d002      	beq.n	800965a <__swsetup_r+0x46>
 8009654:	4628      	mov	r0, r5
 8009656:	f7fd f81f 	bl	8006698 <_free_r>
 800965a:	2300      	movs	r3, #0
 800965c:	6363      	str	r3, [r4, #52]	@ 0x34
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009664:	81a3      	strh	r3, [r4, #12]
 8009666:	2300      	movs	r3, #0
 8009668:	6063      	str	r3, [r4, #4]
 800966a:	6923      	ldr	r3, [r4, #16]
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	89a3      	ldrh	r3, [r4, #12]
 8009670:	f043 0308 	orr.w	r3, r3, #8
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	6923      	ldr	r3, [r4, #16]
 8009678:	b94b      	cbnz	r3, 800968e <__swsetup_r+0x7a>
 800967a:	89a3      	ldrh	r3, [r4, #12]
 800967c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009684:	d003      	beq.n	800968e <__swsetup_r+0x7a>
 8009686:	4621      	mov	r1, r4
 8009688:	4628      	mov	r0, r5
 800968a:	f000 f882 	bl	8009792 <__smakebuf_r>
 800968e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009692:	f013 0201 	ands.w	r2, r3, #1
 8009696:	d00a      	beq.n	80096ae <__swsetup_r+0x9a>
 8009698:	2200      	movs	r2, #0
 800969a:	60a2      	str	r2, [r4, #8]
 800969c:	6962      	ldr	r2, [r4, #20]
 800969e:	4252      	negs	r2, r2
 80096a0:	61a2      	str	r2, [r4, #24]
 80096a2:	6922      	ldr	r2, [r4, #16]
 80096a4:	b942      	cbnz	r2, 80096b8 <__swsetup_r+0xa4>
 80096a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80096aa:	d1c5      	bne.n	8009638 <__swsetup_r+0x24>
 80096ac:	bd38      	pop	{r3, r4, r5, pc}
 80096ae:	0799      	lsls	r1, r3, #30
 80096b0:	bf58      	it	pl
 80096b2:	6962      	ldrpl	r2, [r4, #20]
 80096b4:	60a2      	str	r2, [r4, #8]
 80096b6:	e7f4      	b.n	80096a2 <__swsetup_r+0x8e>
 80096b8:	2000      	movs	r0, #0
 80096ba:	e7f7      	b.n	80096ac <__swsetup_r+0x98>
 80096bc:	20000018 	.word	0x20000018

080096c0 <_raise_r>:
 80096c0:	291f      	cmp	r1, #31
 80096c2:	b538      	push	{r3, r4, r5, lr}
 80096c4:	4605      	mov	r5, r0
 80096c6:	460c      	mov	r4, r1
 80096c8:	d904      	bls.n	80096d4 <_raise_r+0x14>
 80096ca:	2316      	movs	r3, #22
 80096cc:	6003      	str	r3, [r0, #0]
 80096ce:	f04f 30ff 	mov.w	r0, #4294967295
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80096d6:	b112      	cbz	r2, 80096de <_raise_r+0x1e>
 80096d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096dc:	b94b      	cbnz	r3, 80096f2 <_raise_r+0x32>
 80096de:	4628      	mov	r0, r5
 80096e0:	f000 f830 	bl	8009744 <_getpid_r>
 80096e4:	4622      	mov	r2, r4
 80096e6:	4601      	mov	r1, r0
 80096e8:	4628      	mov	r0, r5
 80096ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096ee:	f000 b817 	b.w	8009720 <_kill_r>
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d00a      	beq.n	800970c <_raise_r+0x4c>
 80096f6:	1c59      	adds	r1, r3, #1
 80096f8:	d103      	bne.n	8009702 <_raise_r+0x42>
 80096fa:	2316      	movs	r3, #22
 80096fc:	6003      	str	r3, [r0, #0]
 80096fe:	2001      	movs	r0, #1
 8009700:	e7e7      	b.n	80096d2 <_raise_r+0x12>
 8009702:	2100      	movs	r1, #0
 8009704:	4620      	mov	r0, r4
 8009706:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800970a:	4798      	blx	r3
 800970c:	2000      	movs	r0, #0
 800970e:	e7e0      	b.n	80096d2 <_raise_r+0x12>

08009710 <raise>:
 8009710:	4b02      	ldr	r3, [pc, #8]	@ (800971c <raise+0xc>)
 8009712:	4601      	mov	r1, r0
 8009714:	6818      	ldr	r0, [r3, #0]
 8009716:	f7ff bfd3 	b.w	80096c0 <_raise_r>
 800971a:	bf00      	nop
 800971c:	20000018 	.word	0x20000018

08009720 <_kill_r>:
 8009720:	b538      	push	{r3, r4, r5, lr}
 8009722:	2300      	movs	r3, #0
 8009724:	4d06      	ldr	r5, [pc, #24]	@ (8009740 <_kill_r+0x20>)
 8009726:	4604      	mov	r4, r0
 8009728:	4608      	mov	r0, r1
 800972a:	4611      	mov	r1, r2
 800972c:	602b      	str	r3, [r5, #0]
 800972e:	f7f8 fb54 	bl	8001dda <_kill>
 8009732:	1c43      	adds	r3, r0, #1
 8009734:	d102      	bne.n	800973c <_kill_r+0x1c>
 8009736:	682b      	ldr	r3, [r5, #0]
 8009738:	b103      	cbz	r3, 800973c <_kill_r+0x1c>
 800973a:	6023      	str	r3, [r4, #0]
 800973c:	bd38      	pop	{r3, r4, r5, pc}
 800973e:	bf00      	nop
 8009740:	200003e8 	.word	0x200003e8

08009744 <_getpid_r>:
 8009744:	f7f8 bb42 	b.w	8001dcc <_getpid>

08009748 <__swhatbuf_r>:
 8009748:	b570      	push	{r4, r5, r6, lr}
 800974a:	460c      	mov	r4, r1
 800974c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009750:	4615      	mov	r5, r2
 8009752:	2900      	cmp	r1, #0
 8009754:	461e      	mov	r6, r3
 8009756:	b096      	sub	sp, #88	@ 0x58
 8009758:	da0c      	bge.n	8009774 <__swhatbuf_r+0x2c>
 800975a:	89a3      	ldrh	r3, [r4, #12]
 800975c:	2100      	movs	r1, #0
 800975e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009762:	bf14      	ite	ne
 8009764:	2340      	movne	r3, #64	@ 0x40
 8009766:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800976a:	2000      	movs	r0, #0
 800976c:	6031      	str	r1, [r6, #0]
 800976e:	602b      	str	r3, [r5, #0]
 8009770:	b016      	add	sp, #88	@ 0x58
 8009772:	bd70      	pop	{r4, r5, r6, pc}
 8009774:	466a      	mov	r2, sp
 8009776:	f000 f849 	bl	800980c <_fstat_r>
 800977a:	2800      	cmp	r0, #0
 800977c:	dbed      	blt.n	800975a <__swhatbuf_r+0x12>
 800977e:	9901      	ldr	r1, [sp, #4]
 8009780:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009784:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009788:	4259      	negs	r1, r3
 800978a:	4159      	adcs	r1, r3
 800978c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009790:	e7eb      	b.n	800976a <__swhatbuf_r+0x22>

08009792 <__smakebuf_r>:
 8009792:	898b      	ldrh	r3, [r1, #12]
 8009794:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009796:	079d      	lsls	r5, r3, #30
 8009798:	4606      	mov	r6, r0
 800979a:	460c      	mov	r4, r1
 800979c:	d507      	bpl.n	80097ae <__smakebuf_r+0x1c>
 800979e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80097a2:	6023      	str	r3, [r4, #0]
 80097a4:	6123      	str	r3, [r4, #16]
 80097a6:	2301      	movs	r3, #1
 80097a8:	6163      	str	r3, [r4, #20]
 80097aa:	b003      	add	sp, #12
 80097ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097ae:	466a      	mov	r2, sp
 80097b0:	ab01      	add	r3, sp, #4
 80097b2:	f7ff ffc9 	bl	8009748 <__swhatbuf_r>
 80097b6:	9f00      	ldr	r7, [sp, #0]
 80097b8:	4605      	mov	r5, r0
 80097ba:	4639      	mov	r1, r7
 80097bc:	4630      	mov	r0, r6
 80097be:	f7fc ffdd 	bl	800677c <_malloc_r>
 80097c2:	b948      	cbnz	r0, 80097d8 <__smakebuf_r+0x46>
 80097c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097c8:	059a      	lsls	r2, r3, #22
 80097ca:	d4ee      	bmi.n	80097aa <__smakebuf_r+0x18>
 80097cc:	f023 0303 	bic.w	r3, r3, #3
 80097d0:	f043 0302 	orr.w	r3, r3, #2
 80097d4:	81a3      	strh	r3, [r4, #12]
 80097d6:	e7e2      	b.n	800979e <__smakebuf_r+0xc>
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80097de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097e2:	81a3      	strh	r3, [r4, #12]
 80097e4:	9b01      	ldr	r3, [sp, #4]
 80097e6:	6020      	str	r0, [r4, #0]
 80097e8:	b15b      	cbz	r3, 8009802 <__smakebuf_r+0x70>
 80097ea:	4630      	mov	r0, r6
 80097ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097f0:	f000 f81e 	bl	8009830 <_isatty_r>
 80097f4:	b128      	cbz	r0, 8009802 <__smakebuf_r+0x70>
 80097f6:	89a3      	ldrh	r3, [r4, #12]
 80097f8:	f023 0303 	bic.w	r3, r3, #3
 80097fc:	f043 0301 	orr.w	r3, r3, #1
 8009800:	81a3      	strh	r3, [r4, #12]
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	431d      	orrs	r5, r3
 8009806:	81a5      	strh	r5, [r4, #12]
 8009808:	e7cf      	b.n	80097aa <__smakebuf_r+0x18>
	...

0800980c <_fstat_r>:
 800980c:	b538      	push	{r3, r4, r5, lr}
 800980e:	2300      	movs	r3, #0
 8009810:	4d06      	ldr	r5, [pc, #24]	@ (800982c <_fstat_r+0x20>)
 8009812:	4604      	mov	r4, r0
 8009814:	4608      	mov	r0, r1
 8009816:	4611      	mov	r1, r2
 8009818:	602b      	str	r3, [r5, #0]
 800981a:	f7f8 fb3d 	bl	8001e98 <_fstat>
 800981e:	1c43      	adds	r3, r0, #1
 8009820:	d102      	bne.n	8009828 <_fstat_r+0x1c>
 8009822:	682b      	ldr	r3, [r5, #0]
 8009824:	b103      	cbz	r3, 8009828 <_fstat_r+0x1c>
 8009826:	6023      	str	r3, [r4, #0]
 8009828:	bd38      	pop	{r3, r4, r5, pc}
 800982a:	bf00      	nop
 800982c:	200003e8 	.word	0x200003e8

08009830 <_isatty_r>:
 8009830:	b538      	push	{r3, r4, r5, lr}
 8009832:	2300      	movs	r3, #0
 8009834:	4d05      	ldr	r5, [pc, #20]	@ (800984c <_isatty_r+0x1c>)
 8009836:	4604      	mov	r4, r0
 8009838:	4608      	mov	r0, r1
 800983a:	602b      	str	r3, [r5, #0]
 800983c:	f7f8 fb3b 	bl	8001eb6 <_isatty>
 8009840:	1c43      	adds	r3, r0, #1
 8009842:	d102      	bne.n	800984a <_isatty_r+0x1a>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	b103      	cbz	r3, 800984a <_isatty_r+0x1a>
 8009848:	6023      	str	r3, [r4, #0]
 800984a:	bd38      	pop	{r3, r4, r5, pc}
 800984c:	200003e8 	.word	0x200003e8

08009850 <atan2f>:
 8009850:	f000 b9f2 	b.w	8009c38 <__ieee754_atan2f>

08009854 <sqrtf>:
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	4605      	mov	r5, r0
 8009858:	f000 f888 	bl	800996c <__ieee754_sqrtf>
 800985c:	4629      	mov	r1, r5
 800985e:	4604      	mov	r4, r0
 8009860:	4628      	mov	r0, r5
 8009862:	f7f7 fcc1 	bl	80011e8 <__aeabi_fcmpun>
 8009866:	b968      	cbnz	r0, 8009884 <sqrtf+0x30>
 8009868:	2100      	movs	r1, #0
 800986a:	4628      	mov	r0, r5
 800986c:	f7f7 fc94 	bl	8001198 <__aeabi_fcmplt>
 8009870:	b140      	cbz	r0, 8009884 <sqrtf+0x30>
 8009872:	f7fc f86d 	bl	8005950 <__errno>
 8009876:	2321      	movs	r3, #33	@ 0x21
 8009878:	2100      	movs	r1, #0
 800987a:	6003      	str	r3, [r0, #0]
 800987c:	4608      	mov	r0, r1
 800987e:	f7f7 fba1 	bl	8000fc4 <__aeabi_fdiv>
 8009882:	4604      	mov	r4, r0
 8009884:	4620      	mov	r0, r4
 8009886:	bd38      	pop	{r3, r4, r5, pc}

08009888 <cosf>:
 8009888:	b507      	push	{r0, r1, r2, lr}
 800988a:	4a1a      	ldr	r2, [pc, #104]	@ (80098f4 <cosf+0x6c>)
 800988c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009890:	4293      	cmp	r3, r2
 8009892:	4601      	mov	r1, r0
 8009894:	d805      	bhi.n	80098a2 <cosf+0x1a>
 8009896:	2100      	movs	r1, #0
 8009898:	b003      	add	sp, #12
 800989a:	f85d eb04 	ldr.w	lr, [sp], #4
 800989e:	f000 b8d5 	b.w	8009a4c <__kernel_cosf>
 80098a2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80098a6:	d304      	bcc.n	80098b2 <cosf+0x2a>
 80098a8:	f7f7 f9ce 	bl	8000c48 <__aeabi_fsub>
 80098ac:	b003      	add	sp, #12
 80098ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80098b2:	4669      	mov	r1, sp
 80098b4:	f000 fa48 	bl	8009d48 <__ieee754_rem_pio2f>
 80098b8:	f000 0203 	and.w	r2, r0, #3
 80098bc:	2a01      	cmp	r2, #1
 80098be:	d007      	beq.n	80098d0 <cosf+0x48>
 80098c0:	2a02      	cmp	r2, #2
 80098c2:	d00c      	beq.n	80098de <cosf+0x56>
 80098c4:	b982      	cbnz	r2, 80098e8 <cosf+0x60>
 80098c6:	9901      	ldr	r1, [sp, #4]
 80098c8:	9800      	ldr	r0, [sp, #0]
 80098ca:	f000 f8bf 	bl	8009a4c <__kernel_cosf>
 80098ce:	e7ed      	b.n	80098ac <cosf+0x24>
 80098d0:	9901      	ldr	r1, [sp, #4]
 80098d2:	9800      	ldr	r0, [sp, #0]
 80098d4:	f000 f93a 	bl	8009b4c <__kernel_sinf>
 80098d8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80098dc:	e7e6      	b.n	80098ac <cosf+0x24>
 80098de:	9901      	ldr	r1, [sp, #4]
 80098e0:	9800      	ldr	r0, [sp, #0]
 80098e2:	f000 f8b3 	bl	8009a4c <__kernel_cosf>
 80098e6:	e7f7      	b.n	80098d8 <cosf+0x50>
 80098e8:	2201      	movs	r2, #1
 80098ea:	9901      	ldr	r1, [sp, #4]
 80098ec:	9800      	ldr	r0, [sp, #0]
 80098ee:	f000 f92d 	bl	8009b4c <__kernel_sinf>
 80098f2:	e7db      	b.n	80098ac <cosf+0x24>
 80098f4:	3f490fd8 	.word	0x3f490fd8

080098f8 <sinf>:
 80098f8:	b507      	push	{r0, r1, r2, lr}
 80098fa:	4a1b      	ldr	r2, [pc, #108]	@ (8009968 <sinf+0x70>)
 80098fc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009900:	4293      	cmp	r3, r2
 8009902:	4601      	mov	r1, r0
 8009904:	d806      	bhi.n	8009914 <sinf+0x1c>
 8009906:	2200      	movs	r2, #0
 8009908:	2100      	movs	r1, #0
 800990a:	b003      	add	sp, #12
 800990c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009910:	f000 b91c 	b.w	8009b4c <__kernel_sinf>
 8009914:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009918:	d304      	bcc.n	8009924 <sinf+0x2c>
 800991a:	f7f7 f995 	bl	8000c48 <__aeabi_fsub>
 800991e:	b003      	add	sp, #12
 8009920:	f85d fb04 	ldr.w	pc, [sp], #4
 8009924:	4669      	mov	r1, sp
 8009926:	f000 fa0f 	bl	8009d48 <__ieee754_rem_pio2f>
 800992a:	f000 0003 	and.w	r0, r0, #3
 800992e:	2801      	cmp	r0, #1
 8009930:	d008      	beq.n	8009944 <sinf+0x4c>
 8009932:	2802      	cmp	r0, #2
 8009934:	d00b      	beq.n	800994e <sinf+0x56>
 8009936:	b990      	cbnz	r0, 800995e <sinf+0x66>
 8009938:	2201      	movs	r2, #1
 800993a:	9901      	ldr	r1, [sp, #4]
 800993c:	9800      	ldr	r0, [sp, #0]
 800993e:	f000 f905 	bl	8009b4c <__kernel_sinf>
 8009942:	e7ec      	b.n	800991e <sinf+0x26>
 8009944:	9901      	ldr	r1, [sp, #4]
 8009946:	9800      	ldr	r0, [sp, #0]
 8009948:	f000 f880 	bl	8009a4c <__kernel_cosf>
 800994c:	e7e7      	b.n	800991e <sinf+0x26>
 800994e:	2201      	movs	r2, #1
 8009950:	9901      	ldr	r1, [sp, #4]
 8009952:	9800      	ldr	r0, [sp, #0]
 8009954:	f000 f8fa 	bl	8009b4c <__kernel_sinf>
 8009958:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800995c:	e7df      	b.n	800991e <sinf+0x26>
 800995e:	9901      	ldr	r1, [sp, #4]
 8009960:	9800      	ldr	r0, [sp, #0]
 8009962:	f000 f873 	bl	8009a4c <__kernel_cosf>
 8009966:	e7f7      	b.n	8009958 <sinf+0x60>
 8009968:	3f490fd8 	.word	0x3f490fd8

0800996c <__ieee754_sqrtf>:
 800996c:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8009970:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009978:	4603      	mov	r3, r0
 800997a:	4604      	mov	r4, r0
 800997c:	d30a      	bcc.n	8009994 <__ieee754_sqrtf+0x28>
 800997e:	4601      	mov	r1, r0
 8009980:	f7f7 fa6c 	bl	8000e5c <__aeabi_fmul>
 8009984:	4601      	mov	r1, r0
 8009986:	4620      	mov	r0, r4
 8009988:	f7f7 f960 	bl	8000c4c <__addsf3>
 800998c:	4604      	mov	r4, r0
 800998e:	4620      	mov	r0, r4
 8009990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009994:	2a00      	cmp	r2, #0
 8009996:	d0fa      	beq.n	800998e <__ieee754_sqrtf+0x22>
 8009998:	2800      	cmp	r0, #0
 800999a:	da06      	bge.n	80099aa <__ieee754_sqrtf+0x3e>
 800999c:	4601      	mov	r1, r0
 800999e:	f7f7 f953 	bl	8000c48 <__aeabi_fsub>
 80099a2:	4601      	mov	r1, r0
 80099a4:	f7f7 fb0e 	bl	8000fc4 <__aeabi_fdiv>
 80099a8:	e7f0      	b.n	800998c <__ieee754_sqrtf+0x20>
 80099aa:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 80099ae:	d03c      	beq.n	8009a2a <__ieee754_sqrtf+0xbe>
 80099b0:	15c2      	asrs	r2, r0, #23
 80099b2:	2400      	movs	r4, #0
 80099b4:	2019      	movs	r0, #25
 80099b6:	4626      	mov	r6, r4
 80099b8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80099bc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80099c0:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 80099c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80099c8:	07d2      	lsls	r2, r2, #31
 80099ca:	bf58      	it	pl
 80099cc:	005b      	lslpl	r3, r3, #1
 80099ce:	106d      	asrs	r5, r5, #1
 80099d0:	005b      	lsls	r3, r3, #1
 80099d2:	1872      	adds	r2, r6, r1
 80099d4:	429a      	cmp	r2, r3
 80099d6:	bfcf      	iteee	gt
 80099d8:	461a      	movgt	r2, r3
 80099da:	1856      	addle	r6, r2, r1
 80099dc:	1864      	addle	r4, r4, r1
 80099de:	1a9a      	suble	r2, r3, r2
 80099e0:	3801      	subs	r0, #1
 80099e2:	ea4f 0342 	mov.w	r3, r2, lsl #1
 80099e6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80099ea:	d1f2      	bne.n	80099d2 <__ieee754_sqrtf+0x66>
 80099ec:	b1ba      	cbz	r2, 8009a1e <__ieee754_sqrtf+0xb2>
 80099ee:	4e15      	ldr	r6, [pc, #84]	@ (8009a44 <__ieee754_sqrtf+0xd8>)
 80099f0:	4f15      	ldr	r7, [pc, #84]	@ (8009a48 <__ieee754_sqrtf+0xdc>)
 80099f2:	6830      	ldr	r0, [r6, #0]
 80099f4:	6839      	ldr	r1, [r7, #0]
 80099f6:	f7f7 f927 	bl	8000c48 <__aeabi_fsub>
 80099fa:	f8d6 8000 	ldr.w	r8, [r6]
 80099fe:	4601      	mov	r1, r0
 8009a00:	4640      	mov	r0, r8
 8009a02:	f7f7 fbd3 	bl	80011ac <__aeabi_fcmple>
 8009a06:	b150      	cbz	r0, 8009a1e <__ieee754_sqrtf+0xb2>
 8009a08:	6830      	ldr	r0, [r6, #0]
 8009a0a:	6839      	ldr	r1, [r7, #0]
 8009a0c:	f7f7 f91e 	bl	8000c4c <__addsf3>
 8009a10:	6836      	ldr	r6, [r6, #0]
 8009a12:	4601      	mov	r1, r0
 8009a14:	4630      	mov	r0, r6
 8009a16:	f7f7 fbbf 	bl	8001198 <__aeabi_fcmplt>
 8009a1a:	b170      	cbz	r0, 8009a3a <__ieee754_sqrtf+0xce>
 8009a1c:	3402      	adds	r4, #2
 8009a1e:	1064      	asrs	r4, r4, #1
 8009a20:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8009a24:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8009a28:	e7b1      	b.n	800998e <__ieee754_sqrtf+0x22>
 8009a2a:	005b      	lsls	r3, r3, #1
 8009a2c:	0218      	lsls	r0, r3, #8
 8009a2e:	460a      	mov	r2, r1
 8009a30:	f101 0101 	add.w	r1, r1, #1
 8009a34:	d5f9      	bpl.n	8009a2a <__ieee754_sqrtf+0xbe>
 8009a36:	4252      	negs	r2, r2
 8009a38:	e7bb      	b.n	80099b2 <__ieee754_sqrtf+0x46>
 8009a3a:	3401      	adds	r4, #1
 8009a3c:	f024 0401 	bic.w	r4, r4, #1
 8009a40:	e7ed      	b.n	8009a1e <__ieee754_sqrtf+0xb2>
 8009a42:	bf00      	nop
 8009a44:	0800ad38 	.word	0x0800ad38
 8009a48:	0800ad34 	.word	0x0800ad34

08009a4c <__kernel_cosf>:
 8009a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a50:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8009a54:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8009a58:	4606      	mov	r6, r0
 8009a5a:	4688      	mov	r8, r1
 8009a5c:	d203      	bcs.n	8009a66 <__kernel_cosf+0x1a>
 8009a5e:	f7f7 fbd9 	bl	8001214 <__aeabi_f2iz>
 8009a62:	2800      	cmp	r0, #0
 8009a64:	d05c      	beq.n	8009b20 <__kernel_cosf+0xd4>
 8009a66:	4631      	mov	r1, r6
 8009a68:	4630      	mov	r0, r6
 8009a6a:	f7f7 f9f7 	bl	8000e5c <__aeabi_fmul>
 8009a6e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009a72:	4604      	mov	r4, r0
 8009a74:	f7f7 f9f2 	bl	8000e5c <__aeabi_fmul>
 8009a78:	492b      	ldr	r1, [pc, #172]	@ (8009b28 <__kernel_cosf+0xdc>)
 8009a7a:	4607      	mov	r7, r0
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f7f7 f9ed 	bl	8000e5c <__aeabi_fmul>
 8009a82:	492a      	ldr	r1, [pc, #168]	@ (8009b2c <__kernel_cosf+0xe0>)
 8009a84:	f7f7 f8e2 	bl	8000c4c <__addsf3>
 8009a88:	4621      	mov	r1, r4
 8009a8a:	f7f7 f9e7 	bl	8000e5c <__aeabi_fmul>
 8009a8e:	4928      	ldr	r1, [pc, #160]	@ (8009b30 <__kernel_cosf+0xe4>)
 8009a90:	f7f7 f8da 	bl	8000c48 <__aeabi_fsub>
 8009a94:	4621      	mov	r1, r4
 8009a96:	f7f7 f9e1 	bl	8000e5c <__aeabi_fmul>
 8009a9a:	4926      	ldr	r1, [pc, #152]	@ (8009b34 <__kernel_cosf+0xe8>)
 8009a9c:	f7f7 f8d6 	bl	8000c4c <__addsf3>
 8009aa0:	4621      	mov	r1, r4
 8009aa2:	f7f7 f9db 	bl	8000e5c <__aeabi_fmul>
 8009aa6:	4924      	ldr	r1, [pc, #144]	@ (8009b38 <__kernel_cosf+0xec>)
 8009aa8:	f7f7 f8ce 	bl	8000c48 <__aeabi_fsub>
 8009aac:	4621      	mov	r1, r4
 8009aae:	f7f7 f9d5 	bl	8000e5c <__aeabi_fmul>
 8009ab2:	4922      	ldr	r1, [pc, #136]	@ (8009b3c <__kernel_cosf+0xf0>)
 8009ab4:	f7f7 f8ca 	bl	8000c4c <__addsf3>
 8009ab8:	4621      	mov	r1, r4
 8009aba:	f7f7 f9cf 	bl	8000e5c <__aeabi_fmul>
 8009abe:	4621      	mov	r1, r4
 8009ac0:	f7f7 f9cc 	bl	8000e5c <__aeabi_fmul>
 8009ac4:	4641      	mov	r1, r8
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	4630      	mov	r0, r6
 8009aca:	f7f7 f9c7 	bl	8000e5c <__aeabi_fmul>
 8009ace:	4601      	mov	r1, r0
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	f7f7 f8b9 	bl	8000c48 <__aeabi_fsub>
 8009ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8009b40 <__kernel_cosf+0xf4>)
 8009ad8:	4604      	mov	r4, r0
 8009ada:	429d      	cmp	r5, r3
 8009adc:	d80a      	bhi.n	8009af4 <__kernel_cosf+0xa8>
 8009ade:	4601      	mov	r1, r0
 8009ae0:	4638      	mov	r0, r7
 8009ae2:	f7f7 f8b1 	bl	8000c48 <__aeabi_fsub>
 8009ae6:	4601      	mov	r1, r0
 8009ae8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009aec:	f7f7 f8ac 	bl	8000c48 <__aeabi_fsub>
 8009af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009af4:	4b13      	ldr	r3, [pc, #76]	@ (8009b44 <__kernel_cosf+0xf8>)
 8009af6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009afa:	429d      	cmp	r5, r3
 8009afc:	bf8c      	ite	hi
 8009afe:	4d12      	ldrhi	r5, [pc, #72]	@ (8009b48 <__kernel_cosf+0xfc>)
 8009b00:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8009b04:	4629      	mov	r1, r5
 8009b06:	f7f7 f89f 	bl	8000c48 <__aeabi_fsub>
 8009b0a:	4629      	mov	r1, r5
 8009b0c:	4606      	mov	r6, r0
 8009b0e:	4638      	mov	r0, r7
 8009b10:	f7f7 f89a 	bl	8000c48 <__aeabi_fsub>
 8009b14:	4621      	mov	r1, r4
 8009b16:	f7f7 f897 	bl	8000c48 <__aeabi_fsub>
 8009b1a:	4601      	mov	r1, r0
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	e7e5      	b.n	8009aec <__kernel_cosf+0xa0>
 8009b20:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009b24:	e7e4      	b.n	8009af0 <__kernel_cosf+0xa4>
 8009b26:	bf00      	nop
 8009b28:	ad47d74e 	.word	0xad47d74e
 8009b2c:	310f74f6 	.word	0x310f74f6
 8009b30:	3493f27c 	.word	0x3493f27c
 8009b34:	37d00d01 	.word	0x37d00d01
 8009b38:	3ab60b61 	.word	0x3ab60b61
 8009b3c:	3d2aaaab 	.word	0x3d2aaaab
 8009b40:	3e999999 	.word	0x3e999999
 8009b44:	3f480000 	.word	0x3f480000
 8009b48:	3e900000 	.word	0x3e900000

08009b4c <__kernel_sinf>:
 8009b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b50:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009b54:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009b58:	4604      	mov	r4, r0
 8009b5a:	460f      	mov	r7, r1
 8009b5c:	4691      	mov	r9, r2
 8009b5e:	d203      	bcs.n	8009b68 <__kernel_sinf+0x1c>
 8009b60:	f7f7 fb58 	bl	8001214 <__aeabi_f2iz>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	d035      	beq.n	8009bd4 <__kernel_sinf+0x88>
 8009b68:	4621      	mov	r1, r4
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f7f7 f976 	bl	8000e5c <__aeabi_fmul>
 8009b70:	4605      	mov	r5, r0
 8009b72:	4601      	mov	r1, r0
 8009b74:	4620      	mov	r0, r4
 8009b76:	f7f7 f971 	bl	8000e5c <__aeabi_fmul>
 8009b7a:	4929      	ldr	r1, [pc, #164]	@ (8009c20 <__kernel_sinf+0xd4>)
 8009b7c:	4606      	mov	r6, r0
 8009b7e:	4628      	mov	r0, r5
 8009b80:	f7f7 f96c 	bl	8000e5c <__aeabi_fmul>
 8009b84:	4927      	ldr	r1, [pc, #156]	@ (8009c24 <__kernel_sinf+0xd8>)
 8009b86:	f7f7 f85f 	bl	8000c48 <__aeabi_fsub>
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	f7f7 f966 	bl	8000e5c <__aeabi_fmul>
 8009b90:	4925      	ldr	r1, [pc, #148]	@ (8009c28 <__kernel_sinf+0xdc>)
 8009b92:	f7f7 f85b 	bl	8000c4c <__addsf3>
 8009b96:	4629      	mov	r1, r5
 8009b98:	f7f7 f960 	bl	8000e5c <__aeabi_fmul>
 8009b9c:	4923      	ldr	r1, [pc, #140]	@ (8009c2c <__kernel_sinf+0xe0>)
 8009b9e:	f7f7 f853 	bl	8000c48 <__aeabi_fsub>
 8009ba2:	4629      	mov	r1, r5
 8009ba4:	f7f7 f95a 	bl	8000e5c <__aeabi_fmul>
 8009ba8:	4921      	ldr	r1, [pc, #132]	@ (8009c30 <__kernel_sinf+0xe4>)
 8009baa:	f7f7 f84f 	bl	8000c4c <__addsf3>
 8009bae:	4680      	mov	r8, r0
 8009bb0:	f1b9 0f00 	cmp.w	r9, #0
 8009bb4:	d111      	bne.n	8009bda <__kernel_sinf+0x8e>
 8009bb6:	4601      	mov	r1, r0
 8009bb8:	4628      	mov	r0, r5
 8009bba:	f7f7 f94f 	bl	8000e5c <__aeabi_fmul>
 8009bbe:	491d      	ldr	r1, [pc, #116]	@ (8009c34 <__kernel_sinf+0xe8>)
 8009bc0:	f7f7 f842 	bl	8000c48 <__aeabi_fsub>
 8009bc4:	4631      	mov	r1, r6
 8009bc6:	f7f7 f949 	bl	8000e5c <__aeabi_fmul>
 8009bca:	4601      	mov	r1, r0
 8009bcc:	4620      	mov	r0, r4
 8009bce:	f7f7 f83d 	bl	8000c4c <__addsf3>
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bda:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009bde:	4638      	mov	r0, r7
 8009be0:	f7f7 f93c 	bl	8000e5c <__aeabi_fmul>
 8009be4:	4641      	mov	r1, r8
 8009be6:	4681      	mov	r9, r0
 8009be8:	4630      	mov	r0, r6
 8009bea:	f7f7 f937 	bl	8000e5c <__aeabi_fmul>
 8009bee:	4601      	mov	r1, r0
 8009bf0:	4648      	mov	r0, r9
 8009bf2:	f7f7 f829 	bl	8000c48 <__aeabi_fsub>
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	f7f7 f930 	bl	8000e5c <__aeabi_fmul>
 8009bfc:	4639      	mov	r1, r7
 8009bfe:	f7f7 f823 	bl	8000c48 <__aeabi_fsub>
 8009c02:	490c      	ldr	r1, [pc, #48]	@ (8009c34 <__kernel_sinf+0xe8>)
 8009c04:	4605      	mov	r5, r0
 8009c06:	4630      	mov	r0, r6
 8009c08:	f7f7 f928 	bl	8000e5c <__aeabi_fmul>
 8009c0c:	4601      	mov	r1, r0
 8009c0e:	4628      	mov	r0, r5
 8009c10:	f7f7 f81c 	bl	8000c4c <__addsf3>
 8009c14:	4601      	mov	r1, r0
 8009c16:	4620      	mov	r0, r4
 8009c18:	f7f7 f816 	bl	8000c48 <__aeabi_fsub>
 8009c1c:	e7d9      	b.n	8009bd2 <__kernel_sinf+0x86>
 8009c1e:	bf00      	nop
 8009c20:	2f2ec9d3 	.word	0x2f2ec9d3
 8009c24:	32d72f34 	.word	0x32d72f34
 8009c28:	3638ef1b 	.word	0x3638ef1b
 8009c2c:	39500d01 	.word	0x39500d01
 8009c30:	3c088889 	.word	0x3c088889
 8009c34:	3e2aaaab 	.word	0x3e2aaaab

08009c38 <__ieee754_atan2f>:
 8009c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009c3e:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8009c42:	4603      	mov	r3, r0
 8009c44:	d805      	bhi.n	8009c52 <__ieee754_atan2f+0x1a>
 8009c46:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8009c4a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009c4e:	4607      	mov	r7, r0
 8009c50:	d904      	bls.n	8009c5c <__ieee754_atan2f+0x24>
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7f6 fffa 	bl	8000c4c <__addsf3>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	e010      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009c5c:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8009c60:	d103      	bne.n	8009c6a <__ieee754_atan2f+0x32>
 8009c62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009c66:	f000 b9d5 	b.w	800a014 <atanf>
 8009c6a:	178c      	asrs	r4, r1, #30
 8009c6c:	f004 0402 	and.w	r4, r4, #2
 8009c70:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8009c74:	b92a      	cbnz	r2, 8009c82 <__ieee754_atan2f+0x4a>
 8009c76:	2c02      	cmp	r4, #2
 8009c78:	d04b      	beq.n	8009d12 <__ieee754_atan2f+0xda>
 8009c7a:	2c03      	cmp	r4, #3
 8009c7c:	d04b      	beq.n	8009d16 <__ieee754_atan2f+0xde>
 8009c7e:	4618      	mov	r0, r3
 8009c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c82:	b91e      	cbnz	r6, 8009c8c <__ieee754_atan2f+0x54>
 8009c84:	2f00      	cmp	r7, #0
 8009c86:	db4c      	blt.n	8009d22 <__ieee754_atan2f+0xea>
 8009c88:	4b27      	ldr	r3, [pc, #156]	@ (8009d28 <__ieee754_atan2f+0xf0>)
 8009c8a:	e7f8      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009c8c:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8009c90:	d10e      	bne.n	8009cb0 <__ieee754_atan2f+0x78>
 8009c92:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009c96:	f104 34ff 	add.w	r4, r4, #4294967295
 8009c9a:	d105      	bne.n	8009ca8 <__ieee754_atan2f+0x70>
 8009c9c:	2c02      	cmp	r4, #2
 8009c9e:	d83c      	bhi.n	8009d1a <__ieee754_atan2f+0xe2>
 8009ca0:	4b22      	ldr	r3, [pc, #136]	@ (8009d2c <__ieee754_atan2f+0xf4>)
 8009ca2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009ca6:	e7ea      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009ca8:	2c02      	cmp	r4, #2
 8009caa:	d838      	bhi.n	8009d1e <__ieee754_atan2f+0xe6>
 8009cac:	4b20      	ldr	r3, [pc, #128]	@ (8009d30 <__ieee754_atan2f+0xf8>)
 8009cae:	e7f8      	b.n	8009ca2 <__ieee754_atan2f+0x6a>
 8009cb0:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009cb4:	d0e6      	beq.n	8009c84 <__ieee754_atan2f+0x4c>
 8009cb6:	1b92      	subs	r2, r2, r6
 8009cb8:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8009cbc:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8009cc0:	da17      	bge.n	8009cf2 <__ieee754_atan2f+0xba>
 8009cc2:	2900      	cmp	r1, #0
 8009cc4:	da01      	bge.n	8009cca <__ieee754_atan2f+0x92>
 8009cc6:	303c      	adds	r0, #60	@ 0x3c
 8009cc8:	db15      	blt.n	8009cf6 <__ieee754_atan2f+0xbe>
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7f7 f97a 	bl	8000fc4 <__aeabi_fdiv>
 8009cd0:	f000 faac 	bl	800a22c <fabsf>
 8009cd4:	f000 f99e 	bl	800a014 <atanf>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	2c01      	cmp	r4, #1
 8009cdc:	d00d      	beq.n	8009cfa <__ieee754_atan2f+0xc2>
 8009cde:	2c02      	cmp	r4, #2
 8009ce0:	d00e      	beq.n	8009d00 <__ieee754_atan2f+0xc8>
 8009ce2:	2c00      	cmp	r4, #0
 8009ce4:	d0cb      	beq.n	8009c7e <__ieee754_atan2f+0x46>
 8009ce6:	4913      	ldr	r1, [pc, #76]	@ (8009d34 <__ieee754_atan2f+0xfc>)
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f7f6 ffaf 	bl	8000c4c <__addsf3>
 8009cee:	4912      	ldr	r1, [pc, #72]	@ (8009d38 <__ieee754_atan2f+0x100>)
 8009cf0:	e00c      	b.n	8009d0c <__ieee754_atan2f+0xd4>
 8009cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8009d28 <__ieee754_atan2f+0xf0>)
 8009cf4:	e7f1      	b.n	8009cda <__ieee754_atan2f+0xa2>
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	e7ef      	b.n	8009cda <__ieee754_atan2f+0xa2>
 8009cfa:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009cfe:	e7be      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009d00:	490c      	ldr	r1, [pc, #48]	@ (8009d34 <__ieee754_atan2f+0xfc>)
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7f6 ffa2 	bl	8000c4c <__addsf3>
 8009d08:	4601      	mov	r1, r0
 8009d0a:	480b      	ldr	r0, [pc, #44]	@ (8009d38 <__ieee754_atan2f+0x100>)
 8009d0c:	f7f6 ff9c 	bl	8000c48 <__aeabi_fsub>
 8009d10:	e7a2      	b.n	8009c58 <__ieee754_atan2f+0x20>
 8009d12:	4b09      	ldr	r3, [pc, #36]	@ (8009d38 <__ieee754_atan2f+0x100>)
 8009d14:	e7b3      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009d16:	4b09      	ldr	r3, [pc, #36]	@ (8009d3c <__ieee754_atan2f+0x104>)
 8009d18:	e7b1      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009d1a:	4b09      	ldr	r3, [pc, #36]	@ (8009d40 <__ieee754_atan2f+0x108>)
 8009d1c:	e7af      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009d1e:	2300      	movs	r3, #0
 8009d20:	e7ad      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009d22:	4b08      	ldr	r3, [pc, #32]	@ (8009d44 <__ieee754_atan2f+0x10c>)
 8009d24:	e7ab      	b.n	8009c7e <__ieee754_atan2f+0x46>
 8009d26:	bf00      	nop
 8009d28:	3fc90fdb 	.word	0x3fc90fdb
 8009d2c:	0800ad48 	.word	0x0800ad48
 8009d30:	0800ad3c 	.word	0x0800ad3c
 8009d34:	33bbbd2e 	.word	0x33bbbd2e
 8009d38:	40490fdb 	.word	0x40490fdb
 8009d3c:	c0490fdb 	.word	0xc0490fdb
 8009d40:	3f490fdb 	.word	0x3f490fdb
 8009d44:	bfc90fdb 	.word	0xbfc90fdb

08009d48 <__ieee754_rem_pio2f>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	4aa4      	ldr	r2, [pc, #656]	@ (8009fe0 <__ieee754_rem_pio2f+0x298>)
 8009d4e:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8009d52:	4590      	cmp	r8, r2
 8009d54:	460c      	mov	r4, r1
 8009d56:	4682      	mov	sl, r0
 8009d58:	b087      	sub	sp, #28
 8009d5a:	d804      	bhi.n	8009d66 <__ieee754_rem_pio2f+0x1e>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	6008      	str	r0, [r1, #0]
 8009d60:	604b      	str	r3, [r1, #4]
 8009d62:	2500      	movs	r5, #0
 8009d64:	e01d      	b.n	8009da2 <__ieee754_rem_pio2f+0x5a>
 8009d66:	4a9f      	ldr	r2, [pc, #636]	@ (8009fe4 <__ieee754_rem_pio2f+0x29c>)
 8009d68:	4590      	cmp	r8, r2
 8009d6a:	d84f      	bhi.n	8009e0c <__ieee754_rem_pio2f+0xc4>
 8009d6c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8009d70:	2800      	cmp	r0, #0
 8009d72:	499d      	ldr	r1, [pc, #628]	@ (8009fe8 <__ieee754_rem_pio2f+0x2a0>)
 8009d74:	4f9d      	ldr	r7, [pc, #628]	@ (8009fec <__ieee754_rem_pio2f+0x2a4>)
 8009d76:	f025 050f 	bic.w	r5, r5, #15
 8009d7a:	dd24      	ble.n	8009dc6 <__ieee754_rem_pio2f+0x7e>
 8009d7c:	f7f6 ff64 	bl	8000c48 <__aeabi_fsub>
 8009d80:	42bd      	cmp	r5, r7
 8009d82:	4606      	mov	r6, r0
 8009d84:	d011      	beq.n	8009daa <__ieee754_rem_pio2f+0x62>
 8009d86:	499a      	ldr	r1, [pc, #616]	@ (8009ff0 <__ieee754_rem_pio2f+0x2a8>)
 8009d88:	f7f6 ff5e 	bl	8000c48 <__aeabi_fsub>
 8009d8c:	4601      	mov	r1, r0
 8009d8e:	4605      	mov	r5, r0
 8009d90:	4630      	mov	r0, r6
 8009d92:	f7f6 ff59 	bl	8000c48 <__aeabi_fsub>
 8009d96:	4996      	ldr	r1, [pc, #600]	@ (8009ff0 <__ieee754_rem_pio2f+0x2a8>)
 8009d98:	f7f6 ff56 	bl	8000c48 <__aeabi_fsub>
 8009d9c:	6025      	str	r5, [r4, #0]
 8009d9e:	2501      	movs	r5, #1
 8009da0:	6060      	str	r0, [r4, #4]
 8009da2:	4628      	mov	r0, r5
 8009da4:	b007      	add	sp, #28
 8009da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009daa:	4992      	ldr	r1, [pc, #584]	@ (8009ff4 <__ieee754_rem_pio2f+0x2ac>)
 8009dac:	f7f6 ff4c 	bl	8000c48 <__aeabi_fsub>
 8009db0:	4991      	ldr	r1, [pc, #580]	@ (8009ff8 <__ieee754_rem_pio2f+0x2b0>)
 8009db2:	4606      	mov	r6, r0
 8009db4:	f7f6 ff48 	bl	8000c48 <__aeabi_fsub>
 8009db8:	4601      	mov	r1, r0
 8009dba:	4605      	mov	r5, r0
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	f7f6 ff43 	bl	8000c48 <__aeabi_fsub>
 8009dc2:	498d      	ldr	r1, [pc, #564]	@ (8009ff8 <__ieee754_rem_pio2f+0x2b0>)
 8009dc4:	e7e8      	b.n	8009d98 <__ieee754_rem_pio2f+0x50>
 8009dc6:	f7f6 ff41 	bl	8000c4c <__addsf3>
 8009dca:	42bd      	cmp	r5, r7
 8009dcc:	4606      	mov	r6, r0
 8009dce:	d00f      	beq.n	8009df0 <__ieee754_rem_pio2f+0xa8>
 8009dd0:	4987      	ldr	r1, [pc, #540]	@ (8009ff0 <__ieee754_rem_pio2f+0x2a8>)
 8009dd2:	f7f6 ff3b 	bl	8000c4c <__addsf3>
 8009dd6:	4601      	mov	r1, r0
 8009dd8:	4605      	mov	r5, r0
 8009dda:	4630      	mov	r0, r6
 8009ddc:	f7f6 ff34 	bl	8000c48 <__aeabi_fsub>
 8009de0:	4983      	ldr	r1, [pc, #524]	@ (8009ff0 <__ieee754_rem_pio2f+0x2a8>)
 8009de2:	f7f6 ff33 	bl	8000c4c <__addsf3>
 8009de6:	6025      	str	r5, [r4, #0]
 8009de8:	6060      	str	r0, [r4, #4]
 8009dea:	f04f 35ff 	mov.w	r5, #4294967295
 8009dee:	e7d8      	b.n	8009da2 <__ieee754_rem_pio2f+0x5a>
 8009df0:	4980      	ldr	r1, [pc, #512]	@ (8009ff4 <__ieee754_rem_pio2f+0x2ac>)
 8009df2:	f7f6 ff2b 	bl	8000c4c <__addsf3>
 8009df6:	4980      	ldr	r1, [pc, #512]	@ (8009ff8 <__ieee754_rem_pio2f+0x2b0>)
 8009df8:	4606      	mov	r6, r0
 8009dfa:	f7f6 ff27 	bl	8000c4c <__addsf3>
 8009dfe:	4601      	mov	r1, r0
 8009e00:	4605      	mov	r5, r0
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7f6 ff20 	bl	8000c48 <__aeabi_fsub>
 8009e08:	497b      	ldr	r1, [pc, #492]	@ (8009ff8 <__ieee754_rem_pio2f+0x2b0>)
 8009e0a:	e7ea      	b.n	8009de2 <__ieee754_rem_pio2f+0x9a>
 8009e0c:	4a7b      	ldr	r2, [pc, #492]	@ (8009ffc <__ieee754_rem_pio2f+0x2b4>)
 8009e0e:	4590      	cmp	r8, r2
 8009e10:	f200 8095 	bhi.w	8009f3e <__ieee754_rem_pio2f+0x1f6>
 8009e14:	f000 fa0a 	bl	800a22c <fabsf>
 8009e18:	4979      	ldr	r1, [pc, #484]	@ (800a000 <__ieee754_rem_pio2f+0x2b8>)
 8009e1a:	4606      	mov	r6, r0
 8009e1c:	f7f7 f81e 	bl	8000e5c <__aeabi_fmul>
 8009e20:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009e24:	f7f6 ff12 	bl	8000c4c <__addsf3>
 8009e28:	f7f7 f9f4 	bl	8001214 <__aeabi_f2iz>
 8009e2c:	4605      	mov	r5, r0
 8009e2e:	f7f6 ffc1 	bl	8000db4 <__aeabi_i2f>
 8009e32:	496d      	ldr	r1, [pc, #436]	@ (8009fe8 <__ieee754_rem_pio2f+0x2a0>)
 8009e34:	4681      	mov	r9, r0
 8009e36:	f7f7 f811 	bl	8000e5c <__aeabi_fmul>
 8009e3a:	4601      	mov	r1, r0
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	f7f6 ff03 	bl	8000c48 <__aeabi_fsub>
 8009e42:	496b      	ldr	r1, [pc, #428]	@ (8009ff0 <__ieee754_rem_pio2f+0x2a8>)
 8009e44:	4607      	mov	r7, r0
 8009e46:	4648      	mov	r0, r9
 8009e48:	f7f7 f808 	bl	8000e5c <__aeabi_fmul>
 8009e4c:	2d1f      	cmp	r5, #31
 8009e4e:	4606      	mov	r6, r0
 8009e50:	dc0e      	bgt.n	8009e70 <__ieee754_rem_pio2f+0x128>
 8009e52:	4a6c      	ldr	r2, [pc, #432]	@ (800a004 <__ieee754_rem_pio2f+0x2bc>)
 8009e54:	1e69      	subs	r1, r5, #1
 8009e56:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8009e5a:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 8009e5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d004      	beq.n	8009e70 <__ieee754_rem_pio2f+0x128>
 8009e66:	4631      	mov	r1, r6
 8009e68:	4638      	mov	r0, r7
 8009e6a:	f7f6 feed 	bl	8000c48 <__aeabi_fsub>
 8009e6e:	e00b      	b.n	8009e88 <__ieee754_rem_pio2f+0x140>
 8009e70:	4631      	mov	r1, r6
 8009e72:	4638      	mov	r0, r7
 8009e74:	f7f6 fee8 	bl	8000c48 <__aeabi_fsub>
 8009e78:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009e7c:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8009e80:	2b08      	cmp	r3, #8
 8009e82:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8009e86:	dc01      	bgt.n	8009e8c <__ieee754_rem_pio2f+0x144>
 8009e88:	6020      	str	r0, [r4, #0]
 8009e8a:	e026      	b.n	8009eda <__ieee754_rem_pio2f+0x192>
 8009e8c:	4959      	ldr	r1, [pc, #356]	@ (8009ff4 <__ieee754_rem_pio2f+0x2ac>)
 8009e8e:	4648      	mov	r0, r9
 8009e90:	f7f6 ffe4 	bl	8000e5c <__aeabi_fmul>
 8009e94:	4606      	mov	r6, r0
 8009e96:	4601      	mov	r1, r0
 8009e98:	4638      	mov	r0, r7
 8009e9a:	f7f6 fed5 	bl	8000c48 <__aeabi_fsub>
 8009e9e:	4601      	mov	r1, r0
 8009ea0:	4680      	mov	r8, r0
 8009ea2:	4638      	mov	r0, r7
 8009ea4:	f7f6 fed0 	bl	8000c48 <__aeabi_fsub>
 8009ea8:	4631      	mov	r1, r6
 8009eaa:	f7f6 fecd 	bl	8000c48 <__aeabi_fsub>
 8009eae:	4606      	mov	r6, r0
 8009eb0:	4951      	ldr	r1, [pc, #324]	@ (8009ff8 <__ieee754_rem_pio2f+0x2b0>)
 8009eb2:	4648      	mov	r0, r9
 8009eb4:	f7f6 ffd2 	bl	8000e5c <__aeabi_fmul>
 8009eb8:	4631      	mov	r1, r6
 8009eba:	f7f6 fec5 	bl	8000c48 <__aeabi_fsub>
 8009ebe:	4601      	mov	r1, r0
 8009ec0:	4606      	mov	r6, r0
 8009ec2:	4640      	mov	r0, r8
 8009ec4:	f7f6 fec0 	bl	8000c48 <__aeabi_fsub>
 8009ec8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009ecc:	ebab 0b03 	sub.w	fp, fp, r3
 8009ed0:	f1bb 0f19 	cmp.w	fp, #25
 8009ed4:	dc18      	bgt.n	8009f08 <__ieee754_rem_pio2f+0x1c0>
 8009ed6:	4647      	mov	r7, r8
 8009ed8:	6020      	str	r0, [r4, #0]
 8009eda:	f8d4 8000 	ldr.w	r8, [r4]
 8009ede:	4638      	mov	r0, r7
 8009ee0:	4641      	mov	r1, r8
 8009ee2:	f7f6 feb1 	bl	8000c48 <__aeabi_fsub>
 8009ee6:	4631      	mov	r1, r6
 8009ee8:	f7f6 feae 	bl	8000c48 <__aeabi_fsub>
 8009eec:	f1ba 0f00 	cmp.w	sl, #0
 8009ef0:	6060      	str	r0, [r4, #4]
 8009ef2:	f6bf af56 	bge.w	8009da2 <__ieee754_rem_pio2f+0x5a>
 8009ef6:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8009efa:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8009efe:	f8c4 8000 	str.w	r8, [r4]
 8009f02:	6060      	str	r0, [r4, #4]
 8009f04:	426d      	negs	r5, r5
 8009f06:	e74c      	b.n	8009da2 <__ieee754_rem_pio2f+0x5a>
 8009f08:	493f      	ldr	r1, [pc, #252]	@ (800a008 <__ieee754_rem_pio2f+0x2c0>)
 8009f0a:	4648      	mov	r0, r9
 8009f0c:	f7f6 ffa6 	bl	8000e5c <__aeabi_fmul>
 8009f10:	4606      	mov	r6, r0
 8009f12:	4601      	mov	r1, r0
 8009f14:	4640      	mov	r0, r8
 8009f16:	f7f6 fe97 	bl	8000c48 <__aeabi_fsub>
 8009f1a:	4601      	mov	r1, r0
 8009f1c:	4607      	mov	r7, r0
 8009f1e:	4640      	mov	r0, r8
 8009f20:	f7f6 fe92 	bl	8000c48 <__aeabi_fsub>
 8009f24:	4631      	mov	r1, r6
 8009f26:	f7f6 fe8f 	bl	8000c48 <__aeabi_fsub>
 8009f2a:	4606      	mov	r6, r0
 8009f2c:	4937      	ldr	r1, [pc, #220]	@ (800a00c <__ieee754_rem_pio2f+0x2c4>)
 8009f2e:	4648      	mov	r0, r9
 8009f30:	f7f6 ff94 	bl	8000e5c <__aeabi_fmul>
 8009f34:	4631      	mov	r1, r6
 8009f36:	f7f6 fe87 	bl	8000c48 <__aeabi_fsub>
 8009f3a:	4606      	mov	r6, r0
 8009f3c:	e793      	b.n	8009e66 <__ieee754_rem_pio2f+0x11e>
 8009f3e:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8009f42:	d305      	bcc.n	8009f50 <__ieee754_rem_pio2f+0x208>
 8009f44:	4601      	mov	r1, r0
 8009f46:	f7f6 fe7f 	bl	8000c48 <__aeabi_fsub>
 8009f4a:	6060      	str	r0, [r4, #4]
 8009f4c:	6020      	str	r0, [r4, #0]
 8009f4e:	e708      	b.n	8009d62 <__ieee754_rem_pio2f+0x1a>
 8009f50:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8009f54:	3e86      	subs	r6, #134	@ 0x86
 8009f56:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8009f5a:	4640      	mov	r0, r8
 8009f5c:	f7f7 f95a 	bl	8001214 <__aeabi_f2iz>
 8009f60:	f7f6 ff28 	bl	8000db4 <__aeabi_i2f>
 8009f64:	4601      	mov	r1, r0
 8009f66:	9003      	str	r0, [sp, #12]
 8009f68:	4640      	mov	r0, r8
 8009f6a:	f7f6 fe6d 	bl	8000c48 <__aeabi_fsub>
 8009f6e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8009f72:	f7f6 ff73 	bl	8000e5c <__aeabi_fmul>
 8009f76:	4607      	mov	r7, r0
 8009f78:	f7f7 f94c 	bl	8001214 <__aeabi_f2iz>
 8009f7c:	f7f6 ff1a 	bl	8000db4 <__aeabi_i2f>
 8009f80:	4601      	mov	r1, r0
 8009f82:	9004      	str	r0, [sp, #16]
 8009f84:	4605      	mov	r5, r0
 8009f86:	4638      	mov	r0, r7
 8009f88:	f7f6 fe5e 	bl	8000c48 <__aeabi_fsub>
 8009f8c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8009f90:	f7f6 ff64 	bl	8000e5c <__aeabi_fmul>
 8009f94:	2100      	movs	r1, #0
 8009f96:	9005      	str	r0, [sp, #20]
 8009f98:	f7f7 f8f4 	bl	8001184 <__aeabi_fcmpeq>
 8009f9c:	b1f0      	cbz	r0, 8009fdc <__ieee754_rem_pio2f+0x294>
 8009f9e:	2100      	movs	r1, #0
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	f7f7 f8ef 	bl	8001184 <__aeabi_fcmpeq>
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	bf14      	ite	ne
 8009faa:	2301      	movne	r3, #1
 8009fac:	2302      	moveq	r3, #2
 8009fae:	4a18      	ldr	r2, [pc, #96]	@ (800a010 <__ieee754_rem_pio2f+0x2c8>)
 8009fb0:	4621      	mov	r1, r4
 8009fb2:	9201      	str	r2, [sp, #4]
 8009fb4:	2202      	movs	r2, #2
 8009fb6:	a803      	add	r0, sp, #12
 8009fb8:	9200      	str	r2, [sp, #0]
 8009fba:	4632      	mov	r2, r6
 8009fbc:	f000 f93a 	bl	800a234 <__kernel_rem_pio2f>
 8009fc0:	f1ba 0f00 	cmp.w	sl, #0
 8009fc4:	4605      	mov	r5, r0
 8009fc6:	f6bf aeec 	bge.w	8009da2 <__ieee754_rem_pio2f+0x5a>
 8009fca:	6823      	ldr	r3, [r4, #0]
 8009fcc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009fd0:	6023      	str	r3, [r4, #0]
 8009fd2:	6863      	ldr	r3, [r4, #4]
 8009fd4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009fd8:	6063      	str	r3, [r4, #4]
 8009fda:	e793      	b.n	8009f04 <__ieee754_rem_pio2f+0x1bc>
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e7e6      	b.n	8009fae <__ieee754_rem_pio2f+0x266>
 8009fe0:	3f490fd8 	.word	0x3f490fd8
 8009fe4:	4016cbe3 	.word	0x4016cbe3
 8009fe8:	3fc90f80 	.word	0x3fc90f80
 8009fec:	3fc90fd0 	.word	0x3fc90fd0
 8009ff0:	37354443 	.word	0x37354443
 8009ff4:	37354400 	.word	0x37354400
 8009ff8:	2e85a308 	.word	0x2e85a308
 8009ffc:	43490f80 	.word	0x43490f80
 800a000:	3f22f984 	.word	0x3f22f984
 800a004:	0800ad54 	.word	0x0800ad54
 800a008:	2e85a300 	.word	0x2e85a300
 800a00c:	248d3132 	.word	0x248d3132
 800a010:	0800add4 	.word	0x0800add4

0800a014 <atanf>:
 800a014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a018:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800a01c:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 800a020:	4604      	mov	r4, r0
 800a022:	4680      	mov	r8, r0
 800a024:	d30e      	bcc.n	800a044 <atanf+0x30>
 800a026:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800a02a:	d904      	bls.n	800a036 <atanf+0x22>
 800a02c:	4601      	mov	r1, r0
 800a02e:	f7f6 fe0d 	bl	8000c4c <__addsf3>
 800a032:	4604      	mov	r4, r0
 800a034:	e003      	b.n	800a03e <atanf+0x2a>
 800a036:	2800      	cmp	r0, #0
 800a038:	f340 80ce 	ble.w	800a1d8 <atanf+0x1c4>
 800a03c:	4c67      	ldr	r4, [pc, #412]	@ (800a1dc <atanf+0x1c8>)
 800a03e:	4620      	mov	r0, r4
 800a040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a044:	4b66      	ldr	r3, [pc, #408]	@ (800a1e0 <atanf+0x1cc>)
 800a046:	429d      	cmp	r5, r3
 800a048:	d80e      	bhi.n	800a068 <atanf+0x54>
 800a04a:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 800a04e:	d208      	bcs.n	800a062 <atanf+0x4e>
 800a050:	4964      	ldr	r1, [pc, #400]	@ (800a1e4 <atanf+0x1d0>)
 800a052:	f7f6 fdfb 	bl	8000c4c <__addsf3>
 800a056:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a05a:	f7f7 f8bb 	bl	80011d4 <__aeabi_fcmpgt>
 800a05e:	2800      	cmp	r0, #0
 800a060:	d1ed      	bne.n	800a03e <atanf+0x2a>
 800a062:	f04f 36ff 	mov.w	r6, #4294967295
 800a066:	e01c      	b.n	800a0a2 <atanf+0x8e>
 800a068:	f000 f8e0 	bl	800a22c <fabsf>
 800a06c:	4b5e      	ldr	r3, [pc, #376]	@ (800a1e8 <atanf+0x1d4>)
 800a06e:	4604      	mov	r4, r0
 800a070:	429d      	cmp	r5, r3
 800a072:	d87c      	bhi.n	800a16e <atanf+0x15a>
 800a074:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800a078:	429d      	cmp	r5, r3
 800a07a:	d867      	bhi.n	800a14c <atanf+0x138>
 800a07c:	4601      	mov	r1, r0
 800a07e:	f7f6 fde5 	bl	8000c4c <__addsf3>
 800a082:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a086:	f7f6 fddf 	bl	8000c48 <__aeabi_fsub>
 800a08a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800a08e:	4605      	mov	r5, r0
 800a090:	4620      	mov	r0, r4
 800a092:	f7f6 fddb 	bl	8000c4c <__addsf3>
 800a096:	4601      	mov	r1, r0
 800a098:	4628      	mov	r0, r5
 800a09a:	f7f6 ff93 	bl	8000fc4 <__aeabi_fdiv>
 800a09e:	2600      	movs	r6, #0
 800a0a0:	4604      	mov	r4, r0
 800a0a2:	4621      	mov	r1, r4
 800a0a4:	4620      	mov	r0, r4
 800a0a6:	f7f6 fed9 	bl	8000e5c <__aeabi_fmul>
 800a0aa:	4601      	mov	r1, r0
 800a0ac:	4607      	mov	r7, r0
 800a0ae:	f7f6 fed5 	bl	8000e5c <__aeabi_fmul>
 800a0b2:	4605      	mov	r5, r0
 800a0b4:	494d      	ldr	r1, [pc, #308]	@ (800a1ec <atanf+0x1d8>)
 800a0b6:	f7f6 fed1 	bl	8000e5c <__aeabi_fmul>
 800a0ba:	494d      	ldr	r1, [pc, #308]	@ (800a1f0 <atanf+0x1dc>)
 800a0bc:	f7f6 fdc6 	bl	8000c4c <__addsf3>
 800a0c0:	4629      	mov	r1, r5
 800a0c2:	f7f6 fecb 	bl	8000e5c <__aeabi_fmul>
 800a0c6:	494b      	ldr	r1, [pc, #300]	@ (800a1f4 <atanf+0x1e0>)
 800a0c8:	f7f6 fdc0 	bl	8000c4c <__addsf3>
 800a0cc:	4629      	mov	r1, r5
 800a0ce:	f7f6 fec5 	bl	8000e5c <__aeabi_fmul>
 800a0d2:	4949      	ldr	r1, [pc, #292]	@ (800a1f8 <atanf+0x1e4>)
 800a0d4:	f7f6 fdba 	bl	8000c4c <__addsf3>
 800a0d8:	4629      	mov	r1, r5
 800a0da:	f7f6 febf 	bl	8000e5c <__aeabi_fmul>
 800a0de:	4947      	ldr	r1, [pc, #284]	@ (800a1fc <atanf+0x1e8>)
 800a0e0:	f7f6 fdb4 	bl	8000c4c <__addsf3>
 800a0e4:	4629      	mov	r1, r5
 800a0e6:	f7f6 feb9 	bl	8000e5c <__aeabi_fmul>
 800a0ea:	4945      	ldr	r1, [pc, #276]	@ (800a200 <atanf+0x1ec>)
 800a0ec:	f7f6 fdae 	bl	8000c4c <__addsf3>
 800a0f0:	4639      	mov	r1, r7
 800a0f2:	f7f6 feb3 	bl	8000e5c <__aeabi_fmul>
 800a0f6:	4943      	ldr	r1, [pc, #268]	@ (800a204 <atanf+0x1f0>)
 800a0f8:	4607      	mov	r7, r0
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	f7f6 feae 	bl	8000e5c <__aeabi_fmul>
 800a100:	4941      	ldr	r1, [pc, #260]	@ (800a208 <atanf+0x1f4>)
 800a102:	f7f6 fda1 	bl	8000c48 <__aeabi_fsub>
 800a106:	4629      	mov	r1, r5
 800a108:	f7f6 fea8 	bl	8000e5c <__aeabi_fmul>
 800a10c:	493f      	ldr	r1, [pc, #252]	@ (800a20c <atanf+0x1f8>)
 800a10e:	f7f6 fd9b 	bl	8000c48 <__aeabi_fsub>
 800a112:	4629      	mov	r1, r5
 800a114:	f7f6 fea2 	bl	8000e5c <__aeabi_fmul>
 800a118:	493d      	ldr	r1, [pc, #244]	@ (800a210 <atanf+0x1fc>)
 800a11a:	f7f6 fd95 	bl	8000c48 <__aeabi_fsub>
 800a11e:	4629      	mov	r1, r5
 800a120:	f7f6 fe9c 	bl	8000e5c <__aeabi_fmul>
 800a124:	493b      	ldr	r1, [pc, #236]	@ (800a214 <atanf+0x200>)
 800a126:	f7f6 fd8f 	bl	8000c48 <__aeabi_fsub>
 800a12a:	4629      	mov	r1, r5
 800a12c:	f7f6 fe96 	bl	8000e5c <__aeabi_fmul>
 800a130:	4601      	mov	r1, r0
 800a132:	4638      	mov	r0, r7
 800a134:	f7f6 fd8a 	bl	8000c4c <__addsf3>
 800a138:	4621      	mov	r1, r4
 800a13a:	f7f6 fe8f 	bl	8000e5c <__aeabi_fmul>
 800a13e:	1c73      	adds	r3, r6, #1
 800a140:	4601      	mov	r1, r0
 800a142:	d133      	bne.n	800a1ac <atanf+0x198>
 800a144:	4620      	mov	r0, r4
 800a146:	f7f6 fd7f 	bl	8000c48 <__aeabi_fsub>
 800a14a:	e772      	b.n	800a032 <atanf+0x1e>
 800a14c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a150:	f7f6 fd7a 	bl	8000c48 <__aeabi_fsub>
 800a154:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a158:	4605      	mov	r5, r0
 800a15a:	4620      	mov	r0, r4
 800a15c:	f7f6 fd76 	bl	8000c4c <__addsf3>
 800a160:	4601      	mov	r1, r0
 800a162:	4628      	mov	r0, r5
 800a164:	f7f6 ff2e 	bl	8000fc4 <__aeabi_fdiv>
 800a168:	2601      	movs	r6, #1
 800a16a:	4604      	mov	r4, r0
 800a16c:	e799      	b.n	800a0a2 <atanf+0x8e>
 800a16e:	4b2a      	ldr	r3, [pc, #168]	@ (800a218 <atanf+0x204>)
 800a170:	429d      	cmp	r5, r3
 800a172:	d814      	bhi.n	800a19e <atanf+0x18a>
 800a174:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800a178:	f7f6 fd66 	bl	8000c48 <__aeabi_fsub>
 800a17c:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800a180:	4605      	mov	r5, r0
 800a182:	4620      	mov	r0, r4
 800a184:	f7f6 fe6a 	bl	8000e5c <__aeabi_fmul>
 800a188:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a18c:	f7f6 fd5e 	bl	8000c4c <__addsf3>
 800a190:	4601      	mov	r1, r0
 800a192:	4628      	mov	r0, r5
 800a194:	f7f6 ff16 	bl	8000fc4 <__aeabi_fdiv>
 800a198:	2602      	movs	r6, #2
 800a19a:	4604      	mov	r4, r0
 800a19c:	e781      	b.n	800a0a2 <atanf+0x8e>
 800a19e:	4601      	mov	r1, r0
 800a1a0:	481e      	ldr	r0, [pc, #120]	@ (800a21c <atanf+0x208>)
 800a1a2:	f7f6 ff0f 	bl	8000fc4 <__aeabi_fdiv>
 800a1a6:	2603      	movs	r6, #3
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	e77a      	b.n	800a0a2 <atanf+0x8e>
 800a1ac:	4b1c      	ldr	r3, [pc, #112]	@ (800a220 <atanf+0x20c>)
 800a1ae:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800a1b2:	f7f6 fd49 	bl	8000c48 <__aeabi_fsub>
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	f7f6 fd46 	bl	8000c48 <__aeabi_fsub>
 800a1bc:	4b19      	ldr	r3, [pc, #100]	@ (800a224 <atanf+0x210>)
 800a1be:	4601      	mov	r1, r0
 800a1c0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a1c4:	f7f6 fd40 	bl	8000c48 <__aeabi_fsub>
 800a1c8:	f1b8 0f00 	cmp.w	r8, #0
 800a1cc:	4604      	mov	r4, r0
 800a1ce:	f6bf af36 	bge.w	800a03e <atanf+0x2a>
 800a1d2:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800a1d6:	e732      	b.n	800a03e <atanf+0x2a>
 800a1d8:	4c13      	ldr	r4, [pc, #76]	@ (800a228 <atanf+0x214>)
 800a1da:	e730      	b.n	800a03e <atanf+0x2a>
 800a1dc:	3fc90fdb 	.word	0x3fc90fdb
 800a1e0:	3edfffff 	.word	0x3edfffff
 800a1e4:	7149f2ca 	.word	0x7149f2ca
 800a1e8:	3f97ffff 	.word	0x3f97ffff
 800a1ec:	3c8569d7 	.word	0x3c8569d7
 800a1f0:	3d4bda59 	.word	0x3d4bda59
 800a1f4:	3d886b35 	.word	0x3d886b35
 800a1f8:	3dba2e6e 	.word	0x3dba2e6e
 800a1fc:	3e124925 	.word	0x3e124925
 800a200:	3eaaaaab 	.word	0x3eaaaaab
 800a204:	bd15a221 	.word	0xbd15a221
 800a208:	3d6ef16b 	.word	0x3d6ef16b
 800a20c:	3d9d8795 	.word	0x3d9d8795
 800a210:	3de38e38 	.word	0x3de38e38
 800a214:	3e4ccccd 	.word	0x3e4ccccd
 800a218:	401bffff 	.word	0x401bffff
 800a21c:	bf800000 	.word	0xbf800000
 800a220:	0800b0ec 	.word	0x0800b0ec
 800a224:	0800b0fc 	.word	0x0800b0fc
 800a228:	bfc90fdb 	.word	0xbfc90fdb

0800a22c <fabsf>:
 800a22c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800a230:	4770      	bx	lr
	...

0800a234 <__kernel_rem_pio2f>:
 800a234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a238:	b0db      	sub	sp, #364	@ 0x16c
 800a23a:	9202      	str	r2, [sp, #8]
 800a23c:	9304      	str	r3, [sp, #16]
 800a23e:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 800a240:	4bac      	ldr	r3, [pc, #688]	@ (800a4f4 <__kernel_rem_pio2f+0x2c0>)
 800a242:	9005      	str	r0, [sp, #20]
 800a244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a248:	9100      	str	r1, [sp, #0]
 800a24a:	9301      	str	r3, [sp, #4]
 800a24c:	9b04      	ldr	r3, [sp, #16]
 800a24e:	3b01      	subs	r3, #1
 800a250:	9303      	str	r3, [sp, #12]
 800a252:	9b02      	ldr	r3, [sp, #8]
 800a254:	1d1a      	adds	r2, r3, #4
 800a256:	f2c0 8099 	blt.w	800a38c <__kernel_rem_pio2f+0x158>
 800a25a:	1edc      	subs	r4, r3, #3
 800a25c:	bf48      	it	mi
 800a25e:	1d1c      	addmi	r4, r3, #4
 800a260:	10e4      	asrs	r4, r4, #3
 800a262:	2500      	movs	r5, #0
 800a264:	f04f 0b00 	mov.w	fp, #0
 800a268:	1c67      	adds	r7, r4, #1
 800a26a:	00fb      	lsls	r3, r7, #3
 800a26c:	9306      	str	r3, [sp, #24]
 800a26e:	9b02      	ldr	r3, [sp, #8]
 800a270:	9a03      	ldr	r2, [sp, #12]
 800a272:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800a276:	9b01      	ldr	r3, [sp, #4]
 800a278:	eba4 0802 	sub.w	r8, r4, r2
 800a27c:	eb03 0902 	add.w	r9, r3, r2
 800a280:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a282:	ae1e      	add	r6, sp, #120	@ 0x78
 800a284:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800a288:	454d      	cmp	r5, r9
 800a28a:	f340 8081 	ble.w	800a390 <__kernel_rem_pio2f+0x15c>
 800a28e:	9a04      	ldr	r2, [sp, #16]
 800a290:	ab1e      	add	r3, sp, #120	@ 0x78
 800a292:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800a296:	f04f 0900 	mov.w	r9, #0
 800a29a:	2300      	movs	r3, #0
 800a29c:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800a2a0:	9a01      	ldr	r2, [sp, #4]
 800a2a2:	4591      	cmp	r9, r2
 800a2a4:	f340 809a 	ble.w	800a3dc <__kernel_rem_pio2f+0x1a8>
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	aa0a      	add	r2, sp, #40	@ 0x28
 800a2ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a2b0:	9308      	str	r3, [sp, #32]
 800a2b2:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a2b4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a2b8:	9c01      	ldr	r4, [sp, #4]
 800a2ba:	9307      	str	r3, [sp, #28]
 800a2bc:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800a2c0:	4646      	mov	r6, r8
 800a2c2:	4625      	mov	r5, r4
 800a2c4:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 800a2c8:	ab5a      	add	r3, sp, #360	@ 0x168
 800a2ca:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a2ce:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800a2d2:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800a2d6:	2d00      	cmp	r5, #0
 800a2d8:	f300 8085 	bgt.w	800a3e6 <__kernel_rem_pio2f+0x1b2>
 800a2dc:	4639      	mov	r1, r7
 800a2de:	4658      	mov	r0, fp
 800a2e0:	f000 fa46 	bl	800a770 <scalbnf>
 800a2e4:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 800a2e8:	4605      	mov	r5, r0
 800a2ea:	f7f6 fdb7 	bl	8000e5c <__aeabi_fmul>
 800a2ee:	f000 fa8b 	bl	800a808 <floorf>
 800a2f2:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800a2f6:	f7f6 fdb1 	bl	8000e5c <__aeabi_fmul>
 800a2fa:	4601      	mov	r1, r0
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	f7f6 fca3 	bl	8000c48 <__aeabi_fsub>
 800a302:	4605      	mov	r5, r0
 800a304:	f7f6 ff86 	bl	8001214 <__aeabi_f2iz>
 800a308:	4606      	mov	r6, r0
 800a30a:	f7f6 fd53 	bl	8000db4 <__aeabi_i2f>
 800a30e:	4601      	mov	r1, r0
 800a310:	4628      	mov	r0, r5
 800a312:	f7f6 fc99 	bl	8000c48 <__aeabi_fsub>
 800a316:	2f00      	cmp	r7, #0
 800a318:	4681      	mov	r9, r0
 800a31a:	f340 8081 	ble.w	800a420 <__kernel_rem_pio2f+0x1ec>
 800a31e:	1e62      	subs	r2, r4, #1
 800a320:	ab0a      	add	r3, sp, #40	@ 0x28
 800a322:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800a326:	f1c7 0108 	rsb	r1, r7, #8
 800a32a:	fa45 f301 	asr.w	r3, r5, r1
 800a32e:	441e      	add	r6, r3
 800a330:	408b      	lsls	r3, r1
 800a332:	1aed      	subs	r5, r5, r3
 800a334:	ab0a      	add	r3, sp, #40	@ 0x28
 800a336:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a33a:	f1c7 0307 	rsb	r3, r7, #7
 800a33e:	411d      	asrs	r5, r3
 800a340:	2d00      	cmp	r5, #0
 800a342:	dd7a      	ble.n	800a43a <__kernel_rem_pio2f+0x206>
 800a344:	2200      	movs	r2, #0
 800a346:	4692      	mov	sl, r2
 800a348:	3601      	adds	r6, #1
 800a34a:	4294      	cmp	r4, r2
 800a34c:	f300 80aa 	bgt.w	800a4a4 <__kernel_rem_pio2f+0x270>
 800a350:	2f00      	cmp	r7, #0
 800a352:	dd05      	ble.n	800a360 <__kernel_rem_pio2f+0x12c>
 800a354:	2f01      	cmp	r7, #1
 800a356:	f000 80b6 	beq.w	800a4c6 <__kernel_rem_pio2f+0x292>
 800a35a:	2f02      	cmp	r7, #2
 800a35c:	f000 80bd 	beq.w	800a4da <__kernel_rem_pio2f+0x2a6>
 800a360:	2d02      	cmp	r5, #2
 800a362:	d16a      	bne.n	800a43a <__kernel_rem_pio2f+0x206>
 800a364:	4649      	mov	r1, r9
 800a366:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a36a:	f7f6 fc6d 	bl	8000c48 <__aeabi_fsub>
 800a36e:	4681      	mov	r9, r0
 800a370:	f1ba 0f00 	cmp.w	sl, #0
 800a374:	d061      	beq.n	800a43a <__kernel_rem_pio2f+0x206>
 800a376:	4639      	mov	r1, r7
 800a378:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a37c:	f000 f9f8 	bl	800a770 <scalbnf>
 800a380:	4601      	mov	r1, r0
 800a382:	4648      	mov	r0, r9
 800a384:	f7f6 fc60 	bl	8000c48 <__aeabi_fsub>
 800a388:	4681      	mov	r9, r0
 800a38a:	e056      	b.n	800a43a <__kernel_rem_pio2f+0x206>
 800a38c:	2400      	movs	r4, #0
 800a38e:	e768      	b.n	800a262 <__kernel_rem_pio2f+0x2e>
 800a390:	eb18 0f05 	cmn.w	r8, r5
 800a394:	d407      	bmi.n	800a3a6 <__kernel_rem_pio2f+0x172>
 800a396:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800a39a:	f7f6 fd0b 	bl	8000db4 <__aeabi_i2f>
 800a39e:	f846 0b04 	str.w	r0, [r6], #4
 800a3a2:	3501      	adds	r5, #1
 800a3a4:	e770      	b.n	800a288 <__kernel_rem_pio2f+0x54>
 800a3a6:	4658      	mov	r0, fp
 800a3a8:	e7f9      	b.n	800a39e <__kernel_rem_pio2f+0x16a>
 800a3aa:	9307      	str	r3, [sp, #28]
 800a3ac:	9b05      	ldr	r3, [sp, #20]
 800a3ae:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 800a3b2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a3b6:	f7f6 fd51 	bl	8000e5c <__aeabi_fmul>
 800a3ba:	4601      	mov	r1, r0
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f7f6 fc45 	bl	8000c4c <__addsf3>
 800a3c2:	4606      	mov	r6, r0
 800a3c4:	9b07      	ldr	r3, [sp, #28]
 800a3c6:	f108 0801 	add.w	r8, r8, #1
 800a3ca:	9a03      	ldr	r2, [sp, #12]
 800a3cc:	4590      	cmp	r8, r2
 800a3ce:	ddec      	ble.n	800a3aa <__kernel_rem_pio2f+0x176>
 800a3d0:	f84a 6b04 	str.w	r6, [sl], #4
 800a3d4:	f109 0901 	add.w	r9, r9, #1
 800a3d8:	3504      	adds	r5, #4
 800a3da:	e761      	b.n	800a2a0 <__kernel_rem_pio2f+0x6c>
 800a3dc:	46ab      	mov	fp, r5
 800a3de:	461e      	mov	r6, r3
 800a3e0:	f04f 0800 	mov.w	r8, #0
 800a3e4:	e7f1      	b.n	800a3ca <__kernel_rem_pio2f+0x196>
 800a3e6:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800a3ea:	4658      	mov	r0, fp
 800a3ec:	f7f6 fd36 	bl	8000e5c <__aeabi_fmul>
 800a3f0:	f7f6 ff10 	bl	8001214 <__aeabi_f2iz>
 800a3f4:	f7f6 fcde 	bl	8000db4 <__aeabi_i2f>
 800a3f8:	4649      	mov	r1, r9
 800a3fa:	9009      	str	r0, [sp, #36]	@ 0x24
 800a3fc:	f7f6 fd2e 	bl	8000e5c <__aeabi_fmul>
 800a400:	4601      	mov	r1, r0
 800a402:	4658      	mov	r0, fp
 800a404:	f7f6 fc20 	bl	8000c48 <__aeabi_fsub>
 800a408:	f7f6 ff04 	bl	8001214 <__aeabi_f2iz>
 800a40c:	3d01      	subs	r5, #1
 800a40e:	f846 0b04 	str.w	r0, [r6], #4
 800a412:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 800a416:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a418:	f7f6 fc18 	bl	8000c4c <__addsf3>
 800a41c:	4683      	mov	fp, r0
 800a41e:	e75a      	b.n	800a2d6 <__kernel_rem_pio2f+0xa2>
 800a420:	d105      	bne.n	800a42e <__kernel_rem_pio2f+0x1fa>
 800a422:	1e63      	subs	r3, r4, #1
 800a424:	aa0a      	add	r2, sp, #40	@ 0x28
 800a426:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800a42a:	11ed      	asrs	r5, r5, #7
 800a42c:	e788      	b.n	800a340 <__kernel_rem_pio2f+0x10c>
 800a42e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a432:	f7f6 fec5 	bl	80011c0 <__aeabi_fcmpge>
 800a436:	4605      	mov	r5, r0
 800a438:	bb90      	cbnz	r0, 800a4a0 <__kernel_rem_pio2f+0x26c>
 800a43a:	2100      	movs	r1, #0
 800a43c:	4648      	mov	r0, r9
 800a43e:	f7f6 fea1 	bl	8001184 <__aeabi_fcmpeq>
 800a442:	2800      	cmp	r0, #0
 800a444:	f000 8090 	beq.w	800a568 <__kernel_rem_pio2f+0x334>
 800a448:	2200      	movs	r2, #0
 800a44a:	1e63      	subs	r3, r4, #1
 800a44c:	9901      	ldr	r1, [sp, #4]
 800a44e:	428b      	cmp	r3, r1
 800a450:	da4a      	bge.n	800a4e8 <__kernel_rem_pio2f+0x2b4>
 800a452:	2a00      	cmp	r2, #0
 800a454:	d076      	beq.n	800a544 <__kernel_rem_pio2f+0x310>
 800a456:	3c01      	subs	r4, #1
 800a458:	ab0a      	add	r3, sp, #40	@ 0x28
 800a45a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a45e:	3f08      	subs	r7, #8
 800a460:	2b00      	cmp	r3, #0
 800a462:	d0f8      	beq.n	800a456 <__kernel_rem_pio2f+0x222>
 800a464:	4639      	mov	r1, r7
 800a466:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a46a:	f000 f981 	bl	800a770 <scalbnf>
 800a46e:	46a2      	mov	sl, r4
 800a470:	4607      	mov	r7, r0
 800a472:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 800a476:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 800a47a:	f1ba 0f00 	cmp.w	sl, #0
 800a47e:	f280 80a1 	bge.w	800a5c4 <__kernel_rem_pio2f+0x390>
 800a482:	4627      	mov	r7, r4
 800a484:	2200      	movs	r2, #0
 800a486:	2f00      	cmp	r7, #0
 800a488:	f2c0 80cb 	blt.w	800a622 <__kernel_rem_pio2f+0x3ee>
 800a48c:	a946      	add	r1, sp, #280	@ 0x118
 800a48e:	4690      	mov	r8, r2
 800a490:	f04f 0a00 	mov.w	sl, #0
 800a494:	4b18      	ldr	r3, [pc, #96]	@ (800a4f8 <__kernel_rem_pio2f+0x2c4>)
 800a496:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800a49a:	eba4 0907 	sub.w	r9, r4, r7
 800a49e:	e0b4      	b.n	800a60a <__kernel_rem_pio2f+0x3d6>
 800a4a0:	2502      	movs	r5, #2
 800a4a2:	e74f      	b.n	800a344 <__kernel_rem_pio2f+0x110>
 800a4a4:	f858 3b04 	ldr.w	r3, [r8], #4
 800a4a8:	f1ba 0f00 	cmp.w	sl, #0
 800a4ac:	d108      	bne.n	800a4c0 <__kernel_rem_pio2f+0x28c>
 800a4ae:	b123      	cbz	r3, 800a4ba <__kernel_rem_pio2f+0x286>
 800a4b0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800a4b4:	f848 3c04 	str.w	r3, [r8, #-4]
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	469a      	mov	sl, r3
 800a4bc:	3201      	adds	r2, #1
 800a4be:	e744      	b.n	800a34a <__kernel_rem_pio2f+0x116>
 800a4c0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800a4c4:	e7f6      	b.n	800a4b4 <__kernel_rem_pio2f+0x280>
 800a4c6:	1e62      	subs	r2, r4, #1
 800a4c8:	ab0a      	add	r3, sp, #40	@ 0x28
 800a4ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4d2:	a90a      	add	r1, sp, #40	@ 0x28
 800a4d4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a4d8:	e742      	b.n	800a360 <__kernel_rem_pio2f+0x12c>
 800a4da:	1e62      	subs	r2, r4, #1
 800a4dc:	ab0a      	add	r3, sp, #40	@ 0x28
 800a4de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a4e6:	e7f4      	b.n	800a4d2 <__kernel_rem_pio2f+0x29e>
 800a4e8:	a90a      	add	r1, sp, #40	@ 0x28
 800a4ea:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a4ee:	3b01      	subs	r3, #1
 800a4f0:	430a      	orrs	r2, r1
 800a4f2:	e7ab      	b.n	800a44c <__kernel_rem_pio2f+0x218>
 800a4f4:	0800b138 	.word	0x0800b138
 800a4f8:	0800b10c 	.word	0x0800b10c
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a502:	2900      	cmp	r1, #0
 800a504:	d0fa      	beq.n	800a4fc <__kernel_rem_pio2f+0x2c8>
 800a506:	9a04      	ldr	r2, [sp, #16]
 800a508:	a91e      	add	r1, sp, #120	@ 0x78
 800a50a:	18a2      	adds	r2, r4, r2
 800a50c:	1c66      	adds	r6, r4, #1
 800a50e:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800a512:	441c      	add	r4, r3
 800a514:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 800a518:	42b4      	cmp	r4, r6
 800a51a:	f6ff aecf 	blt.w	800a2bc <__kernel_rem_pio2f+0x88>
 800a51e:	9b07      	ldr	r3, [sp, #28]
 800a520:	46ab      	mov	fp, r5
 800a522:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a526:	f7f6 fc45 	bl	8000db4 <__aeabi_i2f>
 800a52a:	f04f 0a00 	mov.w	sl, #0
 800a52e:	f04f 0800 	mov.w	r8, #0
 800a532:	6028      	str	r0, [r5, #0]
 800a534:	9b03      	ldr	r3, [sp, #12]
 800a536:	459a      	cmp	sl, r3
 800a538:	dd07      	ble.n	800a54a <__kernel_rem_pio2f+0x316>
 800a53a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800a53e:	3504      	adds	r5, #4
 800a540:	3601      	adds	r6, #1
 800a542:	e7e9      	b.n	800a518 <__kernel_rem_pio2f+0x2e4>
 800a544:	2301      	movs	r3, #1
 800a546:	9a08      	ldr	r2, [sp, #32]
 800a548:	e7d9      	b.n	800a4fe <__kernel_rem_pio2f+0x2ca>
 800a54a:	9b05      	ldr	r3, [sp, #20]
 800a54c:	f85b 0904 	ldr.w	r0, [fp], #-4
 800a550:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800a554:	f7f6 fc82 	bl	8000e5c <__aeabi_fmul>
 800a558:	4601      	mov	r1, r0
 800a55a:	4640      	mov	r0, r8
 800a55c:	f7f6 fb76 	bl	8000c4c <__addsf3>
 800a560:	f10a 0a01 	add.w	sl, sl, #1
 800a564:	4680      	mov	r8, r0
 800a566:	e7e5      	b.n	800a534 <__kernel_rem_pio2f+0x300>
 800a568:	9b06      	ldr	r3, [sp, #24]
 800a56a:	9a02      	ldr	r2, [sp, #8]
 800a56c:	4648      	mov	r0, r9
 800a56e:	1a99      	subs	r1, r3, r2
 800a570:	f000 f8fe 	bl	800a770 <scalbnf>
 800a574:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a578:	4680      	mov	r8, r0
 800a57a:	f7f6 fe21 	bl	80011c0 <__aeabi_fcmpge>
 800a57e:	b1f8      	cbz	r0, 800a5c0 <__kernel_rem_pio2f+0x38c>
 800a580:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800a584:	4640      	mov	r0, r8
 800a586:	f7f6 fc69 	bl	8000e5c <__aeabi_fmul>
 800a58a:	f7f6 fe43 	bl	8001214 <__aeabi_f2iz>
 800a58e:	f7f6 fc11 	bl	8000db4 <__aeabi_i2f>
 800a592:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a596:	4681      	mov	r9, r0
 800a598:	f7f6 fc60 	bl	8000e5c <__aeabi_fmul>
 800a59c:	4601      	mov	r1, r0
 800a59e:	4640      	mov	r0, r8
 800a5a0:	f7f6 fb52 	bl	8000c48 <__aeabi_fsub>
 800a5a4:	f7f6 fe36 	bl	8001214 <__aeabi_f2iz>
 800a5a8:	ab0a      	add	r3, sp, #40	@ 0x28
 800a5aa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a5ae:	4648      	mov	r0, r9
 800a5b0:	3401      	adds	r4, #1
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	f7f6 fe2e 	bl	8001214 <__aeabi_f2iz>
 800a5b8:	ab0a      	add	r3, sp, #40	@ 0x28
 800a5ba:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a5be:	e751      	b.n	800a464 <__kernel_rem_pio2f+0x230>
 800a5c0:	4640      	mov	r0, r8
 800a5c2:	e7f7      	b.n	800a5b4 <__kernel_rem_pio2f+0x380>
 800a5c4:	ab0a      	add	r3, sp, #40	@ 0x28
 800a5c6:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a5ca:	f7f6 fbf3 	bl	8000db4 <__aeabi_i2f>
 800a5ce:	4639      	mov	r1, r7
 800a5d0:	f7f6 fc44 	bl	8000e5c <__aeabi_fmul>
 800a5d4:	4649      	mov	r1, r9
 800a5d6:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 800a5da:	4638      	mov	r0, r7
 800a5dc:	f7f6 fc3e 	bl	8000e5c <__aeabi_fmul>
 800a5e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5e4:	4607      	mov	r7, r0
 800a5e6:	e748      	b.n	800a47a <__kernel_rem_pio2f+0x246>
 800a5e8:	f853 0b04 	ldr.w	r0, [r3], #4
 800a5ec:	f85b 1b04 	ldr.w	r1, [fp], #4
 800a5f0:	9203      	str	r2, [sp, #12]
 800a5f2:	9302      	str	r3, [sp, #8]
 800a5f4:	f7f6 fc32 	bl	8000e5c <__aeabi_fmul>
 800a5f8:	4601      	mov	r1, r0
 800a5fa:	4640      	mov	r0, r8
 800a5fc:	f7f6 fb26 	bl	8000c4c <__addsf3>
 800a600:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a604:	4680      	mov	r8, r0
 800a606:	f10a 0a01 	add.w	sl, sl, #1
 800a60a:	9901      	ldr	r1, [sp, #4]
 800a60c:	458a      	cmp	sl, r1
 800a60e:	dc01      	bgt.n	800a614 <__kernel_rem_pio2f+0x3e0>
 800a610:	45ca      	cmp	sl, r9
 800a612:	dde9      	ble.n	800a5e8 <__kernel_rem_pio2f+0x3b4>
 800a614:	ab5a      	add	r3, sp, #360	@ 0x168
 800a616:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800a61a:	f849 8ca0 	str.w	r8, [r9, #-160]
 800a61e:	3f01      	subs	r7, #1
 800a620:	e731      	b.n	800a486 <__kernel_rem_pio2f+0x252>
 800a622:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800a624:	2b02      	cmp	r3, #2
 800a626:	dc07      	bgt.n	800a638 <__kernel_rem_pio2f+0x404>
 800a628:	2b00      	cmp	r3, #0
 800a62a:	dc4e      	bgt.n	800a6ca <__kernel_rem_pio2f+0x496>
 800a62c:	d02e      	beq.n	800a68c <__kernel_rem_pio2f+0x458>
 800a62e:	f006 0007 	and.w	r0, r6, #7
 800a632:	b05b      	add	sp, #364	@ 0x16c
 800a634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a638:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800a63a:	2b03      	cmp	r3, #3
 800a63c:	d1f7      	bne.n	800a62e <__kernel_rem_pio2f+0x3fa>
 800a63e:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 800a642:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800a646:	46b8      	mov	r8, r7
 800a648:	46a2      	mov	sl, r4
 800a64a:	f1ba 0f00 	cmp.w	sl, #0
 800a64e:	dc49      	bgt.n	800a6e4 <__kernel_rem_pio2f+0x4b0>
 800a650:	46a1      	mov	r9, r4
 800a652:	f1b9 0f01 	cmp.w	r9, #1
 800a656:	dc60      	bgt.n	800a71a <__kernel_rem_pio2f+0x4e6>
 800a658:	2000      	movs	r0, #0
 800a65a:	2c01      	cmp	r4, #1
 800a65c:	dc76      	bgt.n	800a74c <__kernel_rem_pio2f+0x518>
 800a65e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800a660:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800a662:	2d00      	cmp	r5, #0
 800a664:	d178      	bne.n	800a758 <__kernel_rem_pio2f+0x524>
 800a666:	9900      	ldr	r1, [sp, #0]
 800a668:	600a      	str	r2, [r1, #0]
 800a66a:	460a      	mov	r2, r1
 800a66c:	604b      	str	r3, [r1, #4]
 800a66e:	6090      	str	r0, [r2, #8]
 800a670:	e7dd      	b.n	800a62e <__kernel_rem_pio2f+0x3fa>
 800a672:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800a676:	f7f6 fae9 	bl	8000c4c <__addsf3>
 800a67a:	3c01      	subs	r4, #1
 800a67c:	2c00      	cmp	r4, #0
 800a67e:	daf8      	bge.n	800a672 <__kernel_rem_pio2f+0x43e>
 800a680:	b10d      	cbz	r5, 800a686 <__kernel_rem_pio2f+0x452>
 800a682:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a686:	9b00      	ldr	r3, [sp, #0]
 800a688:	6018      	str	r0, [r3, #0]
 800a68a:	e7d0      	b.n	800a62e <__kernel_rem_pio2f+0x3fa>
 800a68c:	2000      	movs	r0, #0
 800a68e:	af32      	add	r7, sp, #200	@ 0xc8
 800a690:	e7f4      	b.n	800a67c <__kernel_rem_pio2f+0x448>
 800a692:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800a696:	f7f6 fad9 	bl	8000c4c <__addsf3>
 800a69a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a69e:	f1b8 0f00 	cmp.w	r8, #0
 800a6a2:	daf6      	bge.n	800a692 <__kernel_rem_pio2f+0x45e>
 800a6a4:	b1ad      	cbz	r5, 800a6d2 <__kernel_rem_pio2f+0x49e>
 800a6a6:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 800a6aa:	9a00      	ldr	r2, [sp, #0]
 800a6ac:	4601      	mov	r1, r0
 800a6ae:	6013      	str	r3, [r2, #0]
 800a6b0:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800a6b2:	f7f6 fac9 	bl	8000c48 <__aeabi_fsub>
 800a6b6:	f04f 0801 	mov.w	r8, #1
 800a6ba:	4544      	cmp	r4, r8
 800a6bc:	da0b      	bge.n	800a6d6 <__kernel_rem_pio2f+0x4a2>
 800a6be:	b10d      	cbz	r5, 800a6c4 <__kernel_rem_pio2f+0x490>
 800a6c0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a6c4:	9b00      	ldr	r3, [sp, #0]
 800a6c6:	6058      	str	r0, [r3, #4]
 800a6c8:	e7b1      	b.n	800a62e <__kernel_rem_pio2f+0x3fa>
 800a6ca:	46a0      	mov	r8, r4
 800a6cc:	2000      	movs	r0, #0
 800a6ce:	af32      	add	r7, sp, #200	@ 0xc8
 800a6d0:	e7e5      	b.n	800a69e <__kernel_rem_pio2f+0x46a>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	e7e9      	b.n	800a6aa <__kernel_rem_pio2f+0x476>
 800a6d6:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800a6da:	f7f6 fab7 	bl	8000c4c <__addsf3>
 800a6de:	f108 0801 	add.w	r8, r8, #1
 800a6e2:	e7ea      	b.n	800a6ba <__kernel_rem_pio2f+0x486>
 800a6e4:	f8d8 3000 	ldr.w	r3, [r8]
 800a6e8:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	4610      	mov	r0, r2
 800a6f0:	9302      	str	r3, [sp, #8]
 800a6f2:	9201      	str	r2, [sp, #4]
 800a6f4:	f7f6 faaa 	bl	8000c4c <__addsf3>
 800a6f8:	9a01      	ldr	r2, [sp, #4]
 800a6fa:	4601      	mov	r1, r0
 800a6fc:	4681      	mov	r9, r0
 800a6fe:	4610      	mov	r0, r2
 800a700:	f7f6 faa2 	bl	8000c48 <__aeabi_fsub>
 800a704:	9b02      	ldr	r3, [sp, #8]
 800a706:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a70a:	4619      	mov	r1, r3
 800a70c:	f7f6 fa9e 	bl	8000c4c <__addsf3>
 800a710:	f848 0904 	str.w	r0, [r8], #-4
 800a714:	f8c8 9000 	str.w	r9, [r8]
 800a718:	e797      	b.n	800a64a <__kernel_rem_pio2f+0x416>
 800a71a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800a71e:	f8d7 a000 	ldr.w	sl, [r7]
 800a722:	4618      	mov	r0, r3
 800a724:	4651      	mov	r1, sl
 800a726:	9301      	str	r3, [sp, #4]
 800a728:	f7f6 fa90 	bl	8000c4c <__addsf3>
 800a72c:	9b01      	ldr	r3, [sp, #4]
 800a72e:	4601      	mov	r1, r0
 800a730:	4680      	mov	r8, r0
 800a732:	4618      	mov	r0, r3
 800a734:	f7f6 fa88 	bl	8000c48 <__aeabi_fsub>
 800a738:	4651      	mov	r1, sl
 800a73a:	f7f6 fa87 	bl	8000c4c <__addsf3>
 800a73e:	f847 0904 	str.w	r0, [r7], #-4
 800a742:	f109 39ff 	add.w	r9, r9, #4294967295
 800a746:	f8c7 8000 	str.w	r8, [r7]
 800a74a:	e782      	b.n	800a652 <__kernel_rem_pio2f+0x41e>
 800a74c:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800a750:	f7f6 fa7c 	bl	8000c4c <__addsf3>
 800a754:	3c01      	subs	r4, #1
 800a756:	e780      	b.n	800a65a <__kernel_rem_pio2f+0x426>
 800a758:	9900      	ldr	r1, [sp, #0]
 800a75a:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800a75e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a762:	600a      	str	r2, [r1, #0]
 800a764:	604b      	str	r3, [r1, #4]
 800a766:	460a      	mov	r2, r1
 800a768:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a76c:	e77f      	b.n	800a66e <__kernel_rem_pio2f+0x43a>
 800a76e:	bf00      	nop

0800a770 <scalbnf>:
 800a770:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800a774:	b538      	push	{r3, r4, r5, lr}
 800a776:	4603      	mov	r3, r0
 800a778:	460d      	mov	r5, r1
 800a77a:	4604      	mov	r4, r0
 800a77c:	d02e      	beq.n	800a7dc <scalbnf+0x6c>
 800a77e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a782:	d304      	bcc.n	800a78e <scalbnf+0x1e>
 800a784:	4601      	mov	r1, r0
 800a786:	f7f6 fa61 	bl	8000c4c <__addsf3>
 800a78a:	4603      	mov	r3, r0
 800a78c:	e026      	b.n	800a7dc <scalbnf+0x6c>
 800a78e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800a792:	d118      	bne.n	800a7c6 <scalbnf+0x56>
 800a794:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800a798:	f7f6 fb60 	bl	8000e5c <__aeabi_fmul>
 800a79c:	4a17      	ldr	r2, [pc, #92]	@ (800a7fc <scalbnf+0x8c>)
 800a79e:	4603      	mov	r3, r0
 800a7a0:	4295      	cmp	r5, r2
 800a7a2:	db0c      	blt.n	800a7be <scalbnf+0x4e>
 800a7a4:	4604      	mov	r4, r0
 800a7a6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800a7aa:	3a19      	subs	r2, #25
 800a7ac:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a7b0:	428d      	cmp	r5, r1
 800a7b2:	dd0a      	ble.n	800a7ca <scalbnf+0x5a>
 800a7b4:	4912      	ldr	r1, [pc, #72]	@ (800a800 <scalbnf+0x90>)
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f361 001e 	bfi	r0, r1, #0, #31
 800a7bc:	e000      	b.n	800a7c0 <scalbnf+0x50>
 800a7be:	4911      	ldr	r1, [pc, #68]	@ (800a804 <scalbnf+0x94>)
 800a7c0:	f7f6 fb4c 	bl	8000e5c <__aeabi_fmul>
 800a7c4:	e7e1      	b.n	800a78a <scalbnf+0x1a>
 800a7c6:	0dd2      	lsrs	r2, r2, #23
 800a7c8:	e7f0      	b.n	800a7ac <scalbnf+0x3c>
 800a7ca:	1951      	adds	r1, r2, r5
 800a7cc:	29fe      	cmp	r1, #254	@ 0xfe
 800a7ce:	dcf1      	bgt.n	800a7b4 <scalbnf+0x44>
 800a7d0:	2900      	cmp	r1, #0
 800a7d2:	dd05      	ble.n	800a7e0 <scalbnf+0x70>
 800a7d4:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800a7d8:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800a7dc:	4618      	mov	r0, r3
 800a7de:	bd38      	pop	{r3, r4, r5, pc}
 800a7e0:	f111 0f16 	cmn.w	r1, #22
 800a7e4:	da01      	bge.n	800a7ea <scalbnf+0x7a>
 800a7e6:	4907      	ldr	r1, [pc, #28]	@ (800a804 <scalbnf+0x94>)
 800a7e8:	e7e5      	b.n	800a7b6 <scalbnf+0x46>
 800a7ea:	f101 0019 	add.w	r0, r1, #25
 800a7ee:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800a7f2:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800a7f6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800a7fa:	e7e1      	b.n	800a7c0 <scalbnf+0x50>
 800a7fc:	ffff3cb0 	.word	0xffff3cb0
 800a800:	7149f2ca 	.word	0x7149f2ca
 800a804:	0da24260 	.word	0x0da24260

0800a808 <floorf>:
 800a808:	b570      	push	{r4, r5, r6, lr}
 800a80a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800a80e:	3d7f      	subs	r5, #127	@ 0x7f
 800a810:	2d16      	cmp	r5, #22
 800a812:	4601      	mov	r1, r0
 800a814:	4604      	mov	r4, r0
 800a816:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800a81a:	dc26      	bgt.n	800a86a <floorf+0x62>
 800a81c:	2d00      	cmp	r5, #0
 800a81e:	da0f      	bge.n	800a840 <floorf+0x38>
 800a820:	4917      	ldr	r1, [pc, #92]	@ (800a880 <floorf+0x78>)
 800a822:	f7f6 fa13 	bl	8000c4c <__addsf3>
 800a826:	2100      	movs	r1, #0
 800a828:	f7f6 fcd4 	bl	80011d4 <__aeabi_fcmpgt>
 800a82c:	b130      	cbz	r0, 800a83c <floorf+0x34>
 800a82e:	2c00      	cmp	r4, #0
 800a830:	da23      	bge.n	800a87a <floorf+0x72>
 800a832:	2e00      	cmp	r6, #0
 800a834:	4c13      	ldr	r4, [pc, #76]	@ (800a884 <floorf+0x7c>)
 800a836:	bf08      	it	eq
 800a838:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800a83c:	4621      	mov	r1, r4
 800a83e:	e01a      	b.n	800a876 <floorf+0x6e>
 800a840:	4e11      	ldr	r6, [pc, #68]	@ (800a888 <floorf+0x80>)
 800a842:	412e      	asrs	r6, r5
 800a844:	4230      	tst	r0, r6
 800a846:	d016      	beq.n	800a876 <floorf+0x6e>
 800a848:	490d      	ldr	r1, [pc, #52]	@ (800a880 <floorf+0x78>)
 800a84a:	f7f6 f9ff 	bl	8000c4c <__addsf3>
 800a84e:	2100      	movs	r1, #0
 800a850:	f7f6 fcc0 	bl	80011d4 <__aeabi_fcmpgt>
 800a854:	2800      	cmp	r0, #0
 800a856:	d0f1      	beq.n	800a83c <floorf+0x34>
 800a858:	2c00      	cmp	r4, #0
 800a85a:	bfbe      	ittt	lt
 800a85c:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 800a860:	412b      	asrlt	r3, r5
 800a862:	18e4      	addlt	r4, r4, r3
 800a864:	ea24 0406 	bic.w	r4, r4, r6
 800a868:	e7e8      	b.n	800a83c <floorf+0x34>
 800a86a:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800a86e:	d302      	bcc.n	800a876 <floorf+0x6e>
 800a870:	f7f6 f9ec 	bl	8000c4c <__addsf3>
 800a874:	4601      	mov	r1, r0
 800a876:	4608      	mov	r0, r1
 800a878:	bd70      	pop	{r4, r5, r6, pc}
 800a87a:	2400      	movs	r4, #0
 800a87c:	e7de      	b.n	800a83c <floorf+0x34>
 800a87e:	bf00      	nop
 800a880:	7149f2ca 	.word	0x7149f2ca
 800a884:	bf800000 	.word	0xbf800000
 800a888:	007fffff 	.word	0x007fffff

0800a88c <_init>:
 800a88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a88e:	bf00      	nop
 800a890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a892:	bc08      	pop	{r3}
 800a894:	469e      	mov	lr, r3
 800a896:	4770      	bx	lr

0800a898 <_fini>:
 800a898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89a:	bf00      	nop
 800a89c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a89e:	bc08      	pop	{r3}
 800a8a0:	469e      	mov	lr, r3
 800a8a2:	4770      	bx	lr
