

================================================================
== Vivado HLS Report for 'compute_layer_0_0'
================================================================
* Date:           Wed Aug 12 00:45:25 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hls4ml_hcal
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     203|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|     16|      664|     196|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       9|
|Register             |        0|      -|      438|      32|
+---------------------+---------+-------+---------+--------+
|Total                |        0|     16|     1102|     440|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |hls4ml_hcal_mul_3UhA_U350  |hls4ml_hcal_mul_3UhA  |        0|      4|  166|  49|
    |hls4ml_hcal_mul_3VhK_U349  |hls4ml_hcal_mul_3VhK  |        0|      4|  166|  49|
    |hls4ml_hcal_mul_3Yie_U351  |hls4ml_hcal_mul_3Yie  |        0|      4|  166|  49|
    |hls4ml_hcal_mul_3Zio_U348  |hls4ml_hcal_mul_3Zio  |        0|      4|  166|  49|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|     16|  664| 196|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |res_V_write_assign_fu_363_p2  |     +    |      0|  0|  29|          29|          29|
    |tmp1_fu_354_p2                |     +    |      0|  0|  29|          29|          29|
    |tmp2_fu_326_p2                |     +    |      0|  0|  30|          23|          23|
    |tmp3_fu_342_p2                |     +    |      0|  0|  29|          22|          22|
    |tmp4_fu_332_p2                |     +    |      0|  0|  28|          21|          17|
    |p_Val2_2_fu_253_p2            |     -    |      0|  0|  29|          38|          38|
    |p_neg_fu_247_p2               |     -    |      0|  0|  29|           1|          38|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 203|         163|         196|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   29|         58|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   29|         58|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_ce_reg                      |   1|   0|    1|          0|
    |ap_return_int_reg              |  29|   0|   29|          0|
    |data_0_V_read_int_reg          |  32|   0|   32|          0|
    |data_1_V_read_int_reg          |  32|   0|   32|          0|
    |data_2_V_read_int_reg          |  32|   0|   32|          0|
    |data_3_V_read_int_reg          |  32|   0|   32|          0|
    |data_4_V_read_int_reg          |  32|   0|   32|          0|
    |tmp2_reg_414                   |  23|   0|   23|          0|
    |tmp3_reg_419                   |  22|   0|   22|          0|
    |tmp_253_reg_394                |  28|   0|   28|          0|
    |tmp_253_reg_394_pp0_iter3_reg  |  28|   0|   28|          0|
    |tmp_254_reg_399                |  22|   0|   22|          0|
    |tmp_255_reg_404                |  21|   0|   21|          0|
    |tmp_256_reg_384                |  20|   0|   20|          0|
    |tmp_257_reg_409                |  20|   0|   20|          0|
    |tmp_256_reg_384                |  64|  32|   20|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 438|  32|  394|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | compute_layer.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | compute_layer.0.0 | return value |
|ap_return      | out |   29| ap_ctrl_hs | compute_layer.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | compute_layer.0.0 | return value |
|data_0_V_read  |  in |   32|   ap_none  |   data_0_V_read   |    scalar    |
|data_1_V_read  |  in |   32|   ap_none  |   data_1_V_read   |    scalar    |
|data_2_V_read  |  in |   32|   ap_none  |   data_2_V_read   |    scalar    |
|data_3_V_read  |  in |   32|   ap_none  |   data_3_V_read   |    scalar    |
|data_4_V_read  |  in |   32|   ap_none  |   data_4_V_read   |    scalar    |
+---------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 3.33ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %data_0_V_read_4 to i46" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 12 [3/3] (3.33ns)   --->   "%p_Val2_s = mul i46 %OP1_V_cast, 12147" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i32 %data_1_V_read_4 to i40" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 14 [3/3] (3.33ns)   --->   "%p_Val2_s_44 = mul i40 %OP1_V_1_cast, 70" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %data_2_V_read_4 to i39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 16 [3/3] (3.33ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_2_cast, 39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%OP1_V_3_cast5 = sext i32 %data_3_V_read_4 to i38" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %data_3_V_read_4, i5 0)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i37 %p_shl to i38" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg = sub i38 0, %p_shl_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (1.10ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = sub i38 %p_neg, %OP1_V_3_cast5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_256 = call i20 @_ssdm_op_PartSelect.i20.i38.i32.i32(i38 %p_Val2_2, i32 18, i32 37)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i32 %data_4_V_read_4 to i38" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_1 : Operation 24 [3/3] (3.33ns)   --->   "%p_Val2_4 = mul i38 %OP1_V_4_cast, 23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 3.33ns
ST_2 : Operation 25 [2/3] (3.33ns)   --->   "%p_Val2_s = mul i46 %OP1_V_cast, 12147" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [2/3] (3.33ns)   --->   "%p_Val2_s_44 = mul i40 %OP1_V_1_cast, 70" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/3] (3.33ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_2_cast, 39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [2/3] (3.33ns)   --->   "%p_Val2_4 = mul i38 %OP1_V_4_cast, 23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.33ns
ST_3 : Operation 29 [1/3] (3.33ns)   --->   "%p_Val2_s = mul i46 %OP1_V_cast, 12147" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_253 = call i28 @_ssdm_op_PartSelect.i28.i46.i32.i32(i46 %p_Val2_s, i32 18, i32 45)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_3 : Operation 31 [1/3] (3.33ns)   --->   "%p_Val2_s_44 = mul i40 %OP1_V_1_cast, 70" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_254 = call i22 @_ssdm_op_PartSelect.i22.i40.i32.i32(i40 %p_Val2_s_44, i32 18, i32 39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_3 : Operation 33 [1/3] (3.33ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_2_cast, 39" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_255 = call i21 @_ssdm_op_PartSelect.i21.i39.i32.i32(i39 %p_Val2_1, i32 18, i32 38)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_3 : Operation 35 [1/3] (3.33ns)   --->   "%p_Val2_4 = mul i38 %OP1_V_4_cast, 23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_257 = call i20 @_ssdm_op_PartSelect.i20.i38.i32.i32(i38 %p_Val2_4, i32 18, i32 37)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101]

 <State 4> : 2.88ns
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i22 %tmp_254 to i23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i21 %tmp_255 to i23" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i20 %tmp_256 to i22" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i20 %tmp_257 to i21" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101]
ST_4 : Operation 41 [1/1] (1.44ns)   --->   "%tmp2 = add i23 %tmp_6_cast, %tmp_9_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.43ns)   --->   "%tmp4 = add i21 %tmp_15_cast, -58281" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i21 %tmp4 to i22" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_4 : Operation 44 [1/1] (1.43ns)   --->   "%tmp3 = add i22 %tmp4_cast, %tmp_12_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 1.06ns
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62]
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:66]
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str410, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:74]
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:76]
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i28 %tmp_253 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:96]
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101]
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i23 %tmp2 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i29 %tmp2_cast, %tmp_3_cast" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i22 %tmp3 to i29" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]
ST_5 : Operation 54 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%res_V_write_assign = add i29 %tmp3_cast, %tmp1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:114]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "ret i29 %res_V_write_assign" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:125]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_4    (read             ) [ 000000]
data_3_V_read_4    (read             ) [ 000000]
data_2_V_read_4    (read             ) [ 000000]
data_1_V_read_4    (read             ) [ 000000]
data_0_V_read_4    (read             ) [ 000000]
OP1_V_cast         (sext             ) [ 011100]
OP1_V_1_cast       (sext             ) [ 011100]
OP1_V_2_cast       (sext             ) [ 011100]
OP1_V_3_cast5      (sext             ) [ 000000]
p_shl              (bitconcatenate   ) [ 000000]
p_shl_cast         (sext             ) [ 000000]
p_neg              (sub              ) [ 000000]
p_Val2_2           (sub              ) [ 000000]
tmp_256            (partselect       ) [ 011110]
OP1_V_4_cast       (sext             ) [ 011100]
p_Val2_s           (mul              ) [ 000000]
tmp_253            (partselect       ) [ 010011]
p_Val2_s_44        (mul              ) [ 000000]
tmp_254            (partselect       ) [ 010010]
p_Val2_1           (mul              ) [ 000000]
tmp_255            (partselect       ) [ 010010]
p_Val2_4           (mul              ) [ 000000]
tmp_257            (partselect       ) [ 010010]
tmp_6_cast         (sext             ) [ 000000]
tmp_9_cast         (sext             ) [ 000000]
tmp_12_cast        (sext             ) [ 000000]
tmp_15_cast        (sext             ) [ 000000]
tmp2               (add              ) [ 010001]
tmp4               (add              ) [ 000000]
tmp4_cast          (sext             ) [ 000000]
tmp3               (add              ) [ 010001]
tmp                (specregionbegin  ) [ 000000]
StgValue_46        (specpipeline     ) [ 000000]
StgValue_47        (specresourcelimit) [ 000000]
empty              (specregionend    ) [ 000000]
tmp_3_cast         (sext             ) [ 000000]
StgValue_50        (specloopname     ) [ 000000]
tmp2_cast          (sext             ) [ 000000]
tmp1               (add              ) [ 000000]
tmp3_cast          (sext             ) [ 000000]
res_V_write_assign (add              ) [ 000000]
StgValue_55        (specloopname     ) [ 000000]
StgValue_56        (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="data_4_V_read_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_3_V_read_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_2_V_read_4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_1_V_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_0_V_read_4_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_4/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_44/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="15" slack="0"/>
<pin id="189" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="OP1_V_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="OP1_V_1_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="OP1_V_2_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_cast/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="OP1_V_3_cast5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3_cast5/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="37" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="37" slack="0"/>
<pin id="245" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_neg_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="37" slack="0"/>
<pin id="250" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Val2_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="38" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_256_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="20" slack="0"/>
<pin id="261" dir="0" index="1" bw="38" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_256/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="OP1_V_4_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_cast/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_253_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="28" slack="0"/>
<pin id="276" dir="0" index="1" bw="46" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="7" slack="0"/>
<pin id="279" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_253/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_254_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="22" slack="0"/>
<pin id="286" dir="0" index="1" bw="40" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_254/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_255_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="21" slack="0"/>
<pin id="296" dir="0" index="1" bw="39" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_255/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_257_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="20" slack="0"/>
<pin id="306" dir="0" index="1" bw="38" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_257/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_6_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="22" slack="1"/>
<pin id="316" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_9_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="21" slack="1"/>
<pin id="319" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_12_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="3"/>
<pin id="322" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_15_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="20" slack="1"/>
<pin id="325" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="0"/>
<pin id="328" dir="0" index="1" bw="21" slack="0"/>
<pin id="329" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="20" slack="0"/>
<pin id="334" dir="0" index="1" bw="17" slack="0"/>
<pin id="335" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp4_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="21" slack="0"/>
<pin id="340" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="21" slack="0"/>
<pin id="344" dir="0" index="1" bw="20" slack="0"/>
<pin id="345" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_3_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="28" slack="2"/>
<pin id="350" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp2_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="23" slack="1"/>
<pin id="353" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="23" slack="0"/>
<pin id="356" dir="0" index="1" bw="28" slack="0"/>
<pin id="357" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp3_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="22" slack="1"/>
<pin id="362" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="res_V_write_assign_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="22" slack="0"/>
<pin id="365" dir="0" index="1" bw="29" slack="0"/>
<pin id="366" dir="1" index="2" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_V_write_assign/5 "/>
</bind>
</comp>

<comp id="369" class="1005" name="OP1_V_cast_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="46" slack="1"/>
<pin id="371" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="374" class="1005" name="OP1_V_1_cast_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="40" slack="1"/>
<pin id="376" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="379" class="1005" name="OP1_V_2_cast_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="39" slack="1"/>
<pin id="381" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_cast "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_256_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="20" slack="3"/>
<pin id="386" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_256 "/>
</bind>
</comp>

<comp id="389" class="1005" name="OP1_V_4_cast_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="38" slack="1"/>
<pin id="391" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_4_cast "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_253_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="28" slack="2"/>
<pin id="396" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp_253 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_254_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="22" slack="1"/>
<pin id="401" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_254 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_255_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="21" slack="1"/>
<pin id="406" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_257_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="20" slack="1"/>
<pin id="411" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_257 "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="1"/>
<pin id="416" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp3_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="22" slack="1"/>
<pin id="421" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="219"><net_src comp="96" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="224"><net_src comp="90" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="229"><net_src comp="84" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="234"><net_src comp="78" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="78" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="231" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="72" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="106" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="104" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="105" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="103" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="330"><net_src comp="314" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="323" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="320" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="354" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="216" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="377"><net_src comp="221" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="382"><net_src comp="226" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="387"><net_src comp="259" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="392"><net_src comp="269" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="397"><net_src comp="274" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="402"><net_src comp="284" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="407"><net_src comp="294" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="412"><net_src comp="304" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="417"><net_src comp="326" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="422"><net_src comp="342" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="360" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
	Port: data_4_V_read | {}
 - Input state : 
	Port: compute_layer.0.0 : data_0_V_read | {1 }
	Port: compute_layer.0.0 : data_1_V_read | {1 }
	Port: compute_layer.0.0 : data_2_V_read | {1 }
	Port: compute_layer.0.0 : data_3_V_read | {1 }
	Port: compute_layer.0.0 : data_4_V_read | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		p_Val2_s_44 : 1
		p_Val2_1 : 1
		p_shl_cast : 1
		p_neg : 2
		p_Val2_2 : 3
		tmp_256 : 4
		p_Val2_4 : 1
	State 2
	State 3
		tmp_253 : 1
		tmp_254 : 1
		tmp_255 : 1
		tmp_257 : 1
	State 4
		tmp2 : 1
		tmp4 : 1
		tmp4_cast : 2
		tmp3 : 3
	State 5
		empty : 1
		tmp1 : 1
		res_V_write_assign : 2
		StgValue_56 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_103         |    4    |   166   |    49   |
|    mul   |         grp_fu_104         |    4    |   166   |    49   |
|          |         grp_fu_105         |    4    |   166   |    49   |
|          |         grp_fu_106         |    4    |   166   |    49   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp2_fu_326        |    0    |    0    |    29   |
|          |         tmp4_fu_332        |    0    |    0    |    27   |
|    add   |         tmp3_fu_342        |    0    |    0    |    28   |
|          |         tmp1_fu_354        |    0    |    0    |    29   |
|          |  res_V_write_assign_fu_363 |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        p_neg_fu_247        |    0    |    0    |    29   |
|          |       p_Val2_2_fu_253      |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|          | data_4_V_read_4_read_fu_72 |    0    |    0    |    0    |
|          | data_3_V_read_4_read_fu_78 |    0    |    0    |    0    |
|   read   | data_2_V_read_4_read_fu_84 |    0    |    0    |    0    |
|          | data_1_V_read_4_read_fu_90 |    0    |    0    |    0    |
|          | data_0_V_read_4_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      OP1_V_cast_fu_216     |    0    |    0    |    0    |
|          |     OP1_V_1_cast_fu_221    |    0    |    0    |    0    |
|          |     OP1_V_2_cast_fu_226    |    0    |    0    |    0    |
|          |    OP1_V_3_cast5_fu_231    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_243     |    0    |    0    |    0    |
|          |     OP1_V_4_cast_fu_269    |    0    |    0    |    0    |
|   sext   |      tmp_6_cast_fu_314     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_317     |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_320     |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_323     |    0    |    0    |    0    |
|          |      tmp4_cast_fu_338      |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_348     |    0    |    0    |    0    |
|          |      tmp2_cast_fu_351      |    0    |    0    |    0    |
|          |      tmp3_cast_fu_360      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_235        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_256_fu_259       |    0    |    0    |    0    |
|          |       tmp_253_fu_274       |    0    |    0    |    0    |
|partselect|       tmp_254_fu_284       |    0    |    0    |    0    |
|          |       tmp_255_fu_294       |    0    |    0    |    0    |
|          |       tmp_257_fu_304       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   664   |   396   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|OP1_V_1_cast_reg_374|   40   |
|OP1_V_2_cast_reg_379|   39   |
|OP1_V_4_cast_reg_389|   38   |
| OP1_V_cast_reg_369 |   46   |
|    tmp2_reg_414    |   23   |
|    tmp3_reg_419    |   22   |
|   tmp_253_reg_394  |   28   |
|   tmp_254_reg_399  |   22   |
|   tmp_255_reg_404  |   21   |
|   tmp_256_reg_384  |   20   |
|   tmp_257_reg_409  |   20   |
+--------------------+--------+
|        Total       |   319  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_103 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_105 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_106 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||   3.34  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   664  |   396  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |   983  |   432  |
+-----------+--------+--------+--------+--------+
