Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_counter
Compiling module xil_defaultlib.ADC_AVERAGE(NUM_SAMPS=1023)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.gen_adder_default
Compiling module xil_defaultlib.gen_padder(OUT_WIDTH=32,R_PAD_WI...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,BIT_SHIFT=...
Compiling module xil_defaultlib.ADC_IN(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.gen_subber_default
Compiling module xil_defaultlib.gen_reg(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,OUT_WIDTH=...
Compiling module xil_defaultlib.DAC_OUT(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.ADC_DAC_LOOP
Compiling module xil_defaultlib.ADC_AVERAGE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_AVERAGE_tb_behav
