static inline void F_1 ( int V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 , V_3 + V_2 ) ;\r\n}\r\nstatic inline unsigned long F_3 ( int V_2 )\r\n{\r\nreturn F_4 ( V_3 + V_2 ) & 0xffffff ;\r\n}\r\nstatic inline void F_5 ( unsigned long V_4 )\r\n{\r\nif ( ! V_4 )\r\nV_4 = 1 ;\r\nF_1 ( V_4 , V_5 ) ;\r\nF_1 ( 0x0f , V_6 ) ;\r\n}\r\nstatic inline void F_6 ( void )\r\n{\r\nF_1 ( 0x0 , V_6 ) ;\r\n}\r\nstatic int F_7 ( unsigned long V_7 ,\r\nstruct V_8 * V_9 )\r\n{\r\nF_5 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_8 ( enum V_10 V_11 ,\r\nstruct V_8 * V_12 )\r\n{\r\nF_6 () ;\r\nswitch ( V_11 ) {\r\ncase V_13 :\r\nF_5 ( V_14 ) ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\nbreak;\r\ncase V_18 :\r\nbreak;\r\n}\r\n}\r\nstatic T_1 F_9 ( int V_19 , void * V_20 )\r\n{\r\nstruct V_8 * V_12 = & V_21 ;\r\nF_10 () ;\r\nV_12 -> V_22 ( V_12 ) ;\r\nreturn V_23 ;\r\n}\r\nstatic T_2 void F_11 ( void )\r\n{\r\nF_12 ( V_24 , & V_25 ) ;\r\nV_21 . V_26 = F_13 ( V_27 ,\r\nV_28 ,\r\nV_21 . V_29 ) ;\r\nV_21 . V_30 =\r\nF_14 ( 0xfffffffe , & V_21 ) ;\r\nV_21 . V_31 =\r\nF_14 ( 1 , & V_21 ) ;\r\nV_21 . V_32 = F_15 ( 0 ) ;\r\nF_16 ( & V_21 ) ;\r\n}\r\nint T_2 F_17 ( void )\r\n{\r\nint V_33 = - V_34 ;\r\nif ( F_18 () ) {\r\nvoid T_3 * V_35 ;\r\nstruct V_36 * V_37 ;\r\nV_35 = F_19 ( V_38 , V_39 ) ;\r\nif ( ! V_35 ) {\r\nF_20 ( L_1 ) ;\r\nreturn - V_34 ;\r\n}\r\nV_37 = F_21 ( NULL , L_2 ) ;\r\nif ( ! F_22 ( V_37 ) )\r\nF_23 ( V_37 ) ;\r\nV_33 = F_24 ( V_35 ) ;\r\n}\r\nif ( ! V_33 )\r\nF_11 () ;\r\nreturn V_33 ;\r\n}
