;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -201, <-20
	DJN -1, @-20
	JMZ 821, 103
	SUB @-122, 100
	CMP @-122, 100
	ADD #270, <0
	ADD #270, <0
	ADD 200, 10
	SLT @121, 183
	DJN <-1, @-21
	DJN <-1, @-21
	SUB -232, <-120
	JMN @12, #217
	SUB 12, @10
	JMZ 821, 103
	SUB @121, 103
	JMZ 821, 103
	JMZ 821, 103
	ADD #270, <0
	JMZ 821, 103
	JMN -232, @-120
	SUB #0, 2
	SUB @-122, 100
	JMZ 821, 103
	SUB -232, <-120
	SUB -232, <-120
	ADD #270, <1
	SUB @121, 103
	SUB -232, <-120
	SUB @-127, 100
	SUB #0, 2
	ADD #270, <0
	JMZ 0, 901
	SUB @-122, 100
	ADD #270, <1
	SLT -0, 4
	SUB -232, <-120
	ADD #270, <1
	ADD 200, 10
	ADD 200, 10
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, -202
	ADD 200, 10
	JMZ 821, 103
	SLT -0, 94
	SUB @-122, 100
	MOV -201, <-20
	SUB @-122, 100
