<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › regs-ac97.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-ac97.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_ARCH_REGS_AC97_H</span>
<span class="cp">#define __ASM_ARCH_REGS_AC97_H</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * AC97 Controller registers</span>
<span class="cm"> */</span>

<span class="cp">#define POCR		__REG(0x40500000)  </span><span class="cm">/* PCM Out Control Register */</span><span class="cp"></span>
<span class="cp">#define POCR_FEIE	(1 &lt;&lt; 3)	</span><span class="cm">/* FIFO Error Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define POCR_FSRIE	(1 &lt;&lt; 1)	</span><span class="cm">/* FIFO Service Request Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define PICR		__REG(0x40500004)  </span><span class="cm">/* PCM In Control Register */</span><span class="cp"></span>
<span class="cp">#define PICR_FEIE	(1 &lt;&lt; 3)	</span><span class="cm">/* FIFO Error Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define PICR_FSRIE	(1 &lt;&lt; 1)	</span><span class="cm">/* FIFO Service Request Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define MCCR		__REG(0x40500008)  </span><span class="cm">/* Mic In Control Register */</span><span class="cp"></span>
<span class="cp">#define MCCR_FEIE	(1 &lt;&lt; 3)	</span><span class="cm">/* FIFO Error Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define MCCR_FSRIE	(1 &lt;&lt; 1)	</span><span class="cm">/* FIFO Service Request Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define GCR		__REG(0x4050000C)  </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_PXA3xx</span>
<span class="cp">#define GCR_CLKBPB	(1 &lt;&lt; 31)	</span><span class="cm">/* Internal clock enable */</span><span class="cp"></span>
<span class="cp">#endif</span>
<span class="cp">#define GCR_nDMAEN	(1 &lt;&lt; 24)	</span><span class="cm">/* non DMA Enable */</span><span class="cp"></span>
<span class="cp">#define GCR_CDONE_IE	(1 &lt;&lt; 19)	</span><span class="cm">/* Command Done Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define GCR_SDONE_IE	(1 &lt;&lt; 18)	</span><span class="cm">/* Status Done Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define GCR_SECRDY_IEN	(1 &lt;&lt; 9)	</span><span class="cm">/* Secondary Ready Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define GCR_PRIRDY_IEN	(1 &lt;&lt; 8)	</span><span class="cm">/* Primary Ready Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define GCR_SECRES_IEN	(1 &lt;&lt; 5)	</span><span class="cm">/* Secondary Resume Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define GCR_PRIRES_IEN	(1 &lt;&lt; 4)	</span><span class="cm">/* Primary Resume Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define GCR_ACLINK_OFF	(1 &lt;&lt; 3)	</span><span class="cm">/* AC-link Shut Off */</span><span class="cp"></span>
<span class="cp">#define GCR_WARM_RST	(1 &lt;&lt; 2)	</span><span class="cm">/* AC97 Warm Reset */</span><span class="cp"></span>
<span class="cp">#define GCR_COLD_RST	(1 &lt;&lt; 1)	</span><span class="cm">/* AC&#39;97 Cold Reset (0 = active) */</span><span class="cp"></span>
<span class="cp">#define GCR_GIE		(1 &lt;&lt; 0)	</span><span class="cm">/* Codec GPI Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define POSR		__REG(0x40500010)  </span><span class="cm">/* PCM Out Status Register */</span><span class="cp"></span>
<span class="cp">#define POSR_FIFOE	(1 &lt;&lt; 4)	</span><span class="cm">/* FIFO error */</span><span class="cp"></span>
<span class="cp">#define POSR_FSR	(1 &lt;&lt; 2)	</span><span class="cm">/* FIFO Service Request */</span><span class="cp"></span>

<span class="cp">#define PISR		__REG(0x40500014)  </span><span class="cm">/* PCM In Status Register */</span><span class="cp"></span>
<span class="cp">#define PISR_FIFOE	(1 &lt;&lt; 4)	</span><span class="cm">/* FIFO error */</span><span class="cp"></span>
<span class="cp">#define PISR_EOC	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA End-of-Chain (exclusive clear) */</span><span class="cp"></span>
<span class="cp">#define PISR_FSR	(1 &lt;&lt; 2)	</span><span class="cm">/* FIFO Service Request */</span><span class="cp"></span>

<span class="cp">#define MCSR		__REG(0x40500018)  </span><span class="cm">/* Mic In Status Register */</span><span class="cp"></span>
<span class="cp">#define MCSR_FIFOE	(1 &lt;&lt; 4)	</span><span class="cm">/* FIFO error */</span><span class="cp"></span>
<span class="cp">#define MCSR_EOC	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA End-of-Chain (exclusive clear) */</span><span class="cp"></span>
<span class="cp">#define MCSR_FSR	(1 &lt;&lt; 2)	</span><span class="cm">/* FIFO Service Request */</span><span class="cp"></span>

<span class="cp">#define GSR		__REG(0x4050001C)  </span><span class="cm">/* Global Status Register */</span><span class="cp"></span>
<span class="cp">#define GSR_CDONE	(1 &lt;&lt; 19)	</span><span class="cm">/* Command Done */</span><span class="cp"></span>
<span class="cp">#define GSR_SDONE	(1 &lt;&lt; 18)	</span><span class="cm">/* Status Done */</span><span class="cp"></span>
<span class="cp">#define GSR_RDCS	(1 &lt;&lt; 15)	</span><span class="cm">/* Read Completion Status */</span><span class="cp"></span>
<span class="cp">#define GSR_BIT3SLT12	(1 &lt;&lt; 14)	</span><span class="cm">/* Bit 3 of slot 12 */</span><span class="cp"></span>
<span class="cp">#define GSR_BIT2SLT12	(1 &lt;&lt; 13)	</span><span class="cm">/* Bit 2 of slot 12 */</span><span class="cp"></span>
<span class="cp">#define GSR_BIT1SLT12	(1 &lt;&lt; 12)	</span><span class="cm">/* Bit 1 of slot 12 */</span><span class="cp"></span>
<span class="cp">#define GSR_SECRES	(1 &lt;&lt; 11)	</span><span class="cm">/* Secondary Resume Interrupt */</span><span class="cp"></span>
<span class="cp">#define GSR_PRIRES	(1 &lt;&lt; 10)	</span><span class="cm">/* Primary Resume Interrupt */</span><span class="cp"></span>
<span class="cp">#define GSR_SCR		(1 &lt;&lt; 9)	</span><span class="cm">/* Secondary Codec Ready */</span><span class="cp"></span>
<span class="cp">#define GSR_PCR		(1 &lt;&lt; 8)	</span><span class="cm">/*  Primary Codec Ready */</span><span class="cp"></span>
<span class="cp">#define GSR_MCINT	(1 &lt;&lt; 7)	</span><span class="cm">/* Mic In Interrupt */</span><span class="cp"></span>
<span class="cp">#define GSR_POINT	(1 &lt;&lt; 6)	</span><span class="cm">/* PCM Out Interrupt */</span><span class="cp"></span>
<span class="cp">#define GSR_PIINT	(1 &lt;&lt; 5)	</span><span class="cm">/* PCM In Interrupt */</span><span class="cp"></span>
<span class="cp">#define GSR_ACOFFD	(1 &lt;&lt; 3)	</span><span class="cm">/* AC-link Shut Off Done */</span><span class="cp"></span>
<span class="cp">#define GSR_MOINT	(1 &lt;&lt; 2)	</span><span class="cm">/* Modem Out Interrupt */</span><span class="cp"></span>
<span class="cp">#define GSR_MIINT	(1 &lt;&lt; 1)	</span><span class="cm">/* Modem In Interrupt */</span><span class="cp"></span>
<span class="cp">#define GSR_GSCI	(1 &lt;&lt; 0)	</span><span class="cm">/* Codec GPI Status Change Interrupt */</span><span class="cp"></span>

<span class="cp">#define CAR		__REG(0x40500020)  </span><span class="cm">/* CODEC Access Register */</span><span class="cp"></span>
<span class="cp">#define CAR_CAIP	(1 &lt;&lt; 0)	</span><span class="cm">/* Codec Access In Progress */</span><span class="cp"></span>

<span class="cp">#define PCDR		__REG(0x40500040)  </span><span class="cm">/* PCM FIFO Data Register */</span><span class="cp"></span>
<span class="cp">#define MCDR		__REG(0x40500060)  </span><span class="cm">/* Mic-in FIFO Data Register */</span><span class="cp"></span>

<span class="cp">#define MOCR		__REG(0x40500100)  </span><span class="cm">/* Modem Out Control Register */</span><span class="cp"></span>
<span class="cp">#define MOCR_FEIE	(1 &lt;&lt; 3)	</span><span class="cm">/* FIFO Error */</span><span class="cp"></span>
<span class="cp">#define MOCR_FSRIE	(1 &lt;&lt; 1)	</span><span class="cm">/* FIFO Service Request Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define MICR		__REG(0x40500108)  </span><span class="cm">/* Modem In Control Register */</span><span class="cp"></span>
<span class="cp">#define MICR_FEIE	(1 &lt;&lt; 3)	</span><span class="cm">/* FIFO Error */</span><span class="cp"></span>
<span class="cp">#define MICR_FSRIE	(1 &lt;&lt; 1)	</span><span class="cm">/* FIFO Service Request Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define MOSR		__REG(0x40500110)  </span><span class="cm">/* Modem Out Status Register */</span><span class="cp"></span>
<span class="cp">#define MOSR_FIFOE	(1 &lt;&lt; 4)	</span><span class="cm">/* FIFO error */</span><span class="cp"></span>
<span class="cp">#define MOSR_FSR	(1 &lt;&lt; 2)	</span><span class="cm">/* FIFO Service Request */</span><span class="cp"></span>

<span class="cp">#define MISR		__REG(0x40500118)  </span><span class="cm">/* Modem In Status Register */</span><span class="cp"></span>
<span class="cp">#define MISR_FIFOE	(1 &lt;&lt; 4)	</span><span class="cm">/* FIFO error */</span><span class="cp"></span>
<span class="cp">#define MISR_EOC	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA End-of-Chain (exclusive clear) */</span><span class="cp"></span>
<span class="cp">#define MISR_FSR	(1 &lt;&lt; 2)	</span><span class="cm">/* FIFO Service Request */</span><span class="cp"></span>

<span class="cp">#define MODR		__REG(0x40500140)  </span><span class="cm">/* Modem FIFO Data Register */</span><span class="cp"></span>

<span class="cp">#define PAC_REG_BASE	__REG(0x40500200)  </span><span class="cm">/* Primary Audio Codec */</span><span class="cp"></span>
<span class="cp">#define SAC_REG_BASE	__REG(0x40500300)  </span><span class="cm">/* Secondary Audio Codec */</span><span class="cp"></span>
<span class="cp">#define PMC_REG_BASE	__REG(0x40500400)  </span><span class="cm">/* Primary Modem Codec */</span><span class="cp"></span>
<span class="cp">#define SMC_REG_BASE	__REG(0x40500500)  </span><span class="cm">/* Secondary Modem Codec */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_AC97_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
