/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [11:0] _03_;
  reg [7:0] _04_;
  wire [9:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [34:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_19z;
  wire [45:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_2z | ~(celloutsig_1_4z);
  assign celloutsig_0_9z = celloutsig_0_3z | ~(celloutsig_0_2z);
  assign celloutsig_0_27z = celloutsig_0_9z | ~(celloutsig_0_4z[2]);
  assign celloutsig_1_4z = _00_ | celloutsig_1_1z[44];
  assign celloutsig_0_8z = in_data[58] | celloutsig_0_2z;
  assign celloutsig_0_18z = celloutsig_0_17z | celloutsig_0_13z[5];
  assign celloutsig_0_25z = celloutsig_0_18z | celloutsig_0_10z[3];
  assign celloutsig_0_26z = celloutsig_0_0z[1] | celloutsig_0_25z;
  assign celloutsig_1_2z = _01_ ^ celloutsig_1_1z[12];
  assign celloutsig_1_5z = in_data[178] ^ celloutsig_1_3z;
  assign celloutsig_1_12z = celloutsig_1_6z[10] ^ celloutsig_1_5z;
  assign celloutsig_0_4z = { celloutsig_0_0z[9:6], celloutsig_0_2z } + in_data[75:71];
  assign celloutsig_1_6z = { celloutsig_1_1z[41:32], celloutsig_1_2z } + in_data[159:149];
  assign celloutsig_1_19z = { _02_[4:3], _00_, _02_[1], celloutsig_1_8z } + { celloutsig_1_11z[6:5], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_13z };
  reg [17:0] _19_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 18'h00000;
    else _19_ <= { celloutsig_0_29z[29:21], celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_36z };
  assign out_data[17:0] = _19_;
  reg [11:0] _20_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _20_ <= 12'h000;
    else _20_ <= in_data[148:137];
  assign { _03_[11:7], _02_[4:3], _00_, _02_[1], _01_, _03_[1:0] } = _20_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_0z[5:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[92:91], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z } / { 1'h1, in_data[72:64] };
  assign celloutsig_0_22z = { celloutsig_0_12z[10:4], celloutsig_0_13z } / { 1'h1, in_data[36:28], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_24z = { _04_[3:0], celloutsig_0_9z } / { 1'h1, celloutsig_0_13z[3:0] };
  assign celloutsig_0_29z = { celloutsig_0_22z[6:0], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_24z } / { 1'h1, celloutsig_0_22z[11:1], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_22z };
  assign celloutsig_1_13z = { celloutsig_1_11z[5:3], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z } <= { celloutsig_1_11z[11:4], celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_4z[3:1], celloutsig_0_8z } <= { in_data[82], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_15z = { in_data[56:43], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z } <= { celloutsig_0_5z[1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_13z <= { celloutsig_0_12z[4:0], celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_12z[14:8] <= celloutsig_0_1z[19:13];
  assign celloutsig_0_36z = { celloutsig_0_29z[21], celloutsig_0_9z, celloutsig_0_25z } != celloutsig_0_29z[22:20];
  assign celloutsig_0_38z = { _04_, celloutsig_0_35z } != { celloutsig_0_29z[25:16], celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_1_15z = { celloutsig_1_11z[7:6], celloutsig_1_11z } != { in_data[164:152], celloutsig_1_5z };
  assign celloutsig_1_16z = celloutsig_1_6z[7:2] != { in_data[147:143], celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_8z } != { in_data[33:26], celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_17z = in_data[58:56] != celloutsig_0_10z[6:4];
  assign celloutsig_0_5z = ~ in_data[37:34];
  assign celloutsig_0_1z = ~ in_data[21:2];
  assign celloutsig_1_1z = in_data[176:131] | { in_data[148:115], _03_[11:7], _02_[4:3], _00_, _02_[1], _01_, _03_[1:0] };
  assign celloutsig_1_10z = { celloutsig_1_6z[10:5], celloutsig_1_7z } | celloutsig_1_1z[30:24];
  assign celloutsig_0_6z = { in_data[61:46], celloutsig_0_2z } | { celloutsig_0_1z[10:4], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_11z = { _03_[11:7], _02_[4:3], _00_, _02_[1], _01_, _03_[1:0] } | { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_0z[8:4], celloutsig_0_11z } | celloutsig_0_6z[12:7];
  assign celloutsig_1_3z = & { _02_[1], _00_, _01_, celloutsig_1_2z };
  assign celloutsig_1_8z = & celloutsig_1_6z;
  assign celloutsig_0_2z = & in_data[20:11];
  assign celloutsig_0_3z = & celloutsig_0_1z[12:2];
  assign celloutsig_0_0z = in_data[71:62] <<< in_data[24:15];
  assign celloutsig_0_35z = celloutsig_0_12z[7:3] <<< in_data[34:30];
  assign celloutsig_1_9z = { celloutsig_1_1z[21:13], celloutsig_1_5z } - { celloutsig_1_1z[35:30], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_1z[17:0] - { celloutsig_0_10z[9:1], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_1z[14:10], celloutsig_0_17z } - celloutsig_0_13z;
  assign { out_data[128], out_data[140], out_data[129], out_data[139:136], out_data[146:141] } = ~ { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_9z };
  assign { _02_[2], _02_[0] } = { _00_, celloutsig_1_8z };
  assign _03_[6:2] = { _02_[4:3], _00_, _02_[1], _01_ };
  assign { out_data[135:130], out_data[100:96], out_data[32] } = { out_data[146:141], celloutsig_1_19z, celloutsig_0_38z };
endmodule
