{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.2,
          "height": 0.4,
          "width": 0.4
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.127
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        },
        {
          "gap": 0.15,
          "via_gap": 0.0,
          "width": 0.0762
        },
        {
          "gap": 0.14,
          "via_gap": 0.0,
          "width": 0.09
        },
        {
          "gap": 0.13,
          "via_gap": 0.0,
          "width": 0.1
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "ignore",
        "silk_overlap": "ignore",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.07619999999999999,
        "min_copper_edge_clearance": 0.381,
        "min_hole_clearance": 0.127,
        "min_hole_to_hole": 0.127,
        "min_microvia_diameter": 0.2032,
        "min_microvia_drill": 0.1016,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.07619999999999999,
        "min_via_annular_width": 0.09999999999999999,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.0762,
        0.08,
        0.11,
        0.2,
        0.4,
        0.8,
        1.0,
        1.2,
        2.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4,
          "drill": 0.2
        },
        {
          "diameter": 0.65,
          "drill": 0.35
        }
      ],
      "zones_allow_external_fillets": true,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "ignore",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [
      "qsbc"
    ],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "qsbc.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.13,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.08,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "100R_DIFF",
        "nets": [
          "/Displayport/DP_AUX_N",
          "/Displayport/DP_AUX_P",
          "/Displayport/DP_AUX_R_N",
          "/Displayport/DP_AUX_R_P",
          "/Displayport/DSI_CLK_N",
          "/Displayport/DSI_CLK_P",
          "/Displayport/DSI_D0_N",
          "/Displayport/DSI_D0_P",
          "/Displayport/DSI_D1_N",
          "/Displayport/DSI_D1_P",
          "/Displayport/DSI_D2_N",
          "/Displayport/DSI_D2_P",
          "/Displayport/DSI_D3_N",
          "/Displayport/DSI_D3_P",
          "/Displayport/ML0_N",
          "/Displayport/ML0_P",
          "/Displayport/ML0_R_N",
          "/Displayport/ML0_R_P",
          "/Displayport/ML1_N",
          "/Displayport/ML1_P",
          "/Displayport/ML1_R_N",
          "/Displayport/ML1_R_P",
          "/Displayport/ML2_N",
          "/Displayport/ML2_P",
          "/Displayport/ML2_R_N",
          "/Displayport/ML2_R_P",
          "/Displayport/ML3_N",
          "/Displayport/ML3_P",
          "/Displayport/ML3_R_N",
          "/Displayport/ML3_R_P",
          "/Ethernet/TRD0_N",
          "/Ethernet/TRD0_P",
          "/Ethernet/TRD1_N",
          "/Ethernet/TRD1_P",
          "/Ethernet/TRD2_N",
          "/Ethernet/TRD2_P",
          "/Ethernet/TRD3_N",
          "/Ethernet/TRD3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.08,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.13,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "50R",
        "nets": [
          "/Displayport/DP_CONFIG1",
          "/Displayport/DP_CONFIG2",
          "/Displayport/DP_HPD",
          "/Displayport/DSI86_INT",
          "/Displayport/DSI86_REFCLK",
          "/Displayport/I2C1_SCL",
          "/Displayport/I2C1_SDA",
          "/Displayport/TEST2",
          "/Ethernet/ENET_LED0",
          "/Ethernet/ENET_LED1",
          "/Ethernet/ENET_LED2",
          "/Ethernet/ENET_MDC",
          "/Ethernet/ENET_MDIO",
          "/Ethernet/ENET_RD0",
          "/Ethernet/ENET_RD1",
          "/Ethernet/ENET_RD2",
          "/Ethernet/ENET_RD3",
          "/Ethernet/ENET_RXC",
          "/Ethernet/ENET_RX_CTL",
          "/Ethernet/ENET_TD0",
          "/Ethernet/ENET_TD1",
          "/Ethernet/ENET_TD2",
          "/Ethernet/ENET_TD3",
          "/Ethernet/ENET_TXC",
          "/Ethernet/ENET_TX_CTL",
          "/Ethernet/XTAL_IN",
          "/Ethernet/XTAL_OUT",
          "/Ethernet/~{ENET_INT}",
          "/Ethernet/~{ENET_RESET}",
          "/Misc/24M_XTALI",
          "/Misc/24M_XTALO",
          "/Misc/BOOT_MODE0",
          "/Misc/BOOT_MODE1",
          "/Misc/CLK_32K_OUT",
          "/Misc/JTAG_MOD",
          "/Misc/JTAG_TCK",
          "/Misc/JTAG_TDI",
          "/Misc/JTAG_TDO",
          "/Misc/JTAG_TMS",
          "/Misc/ONOFF",
          "/Misc/PMIC_ON_REQ",
          "/Misc/PMIC_STBY_REQ",
          "/Misc/RTC_XTALO",
          "/Misc/TEST_MODE",
          "/Misc/TS_RES_EXT",
          "/Misc/~{JTAG_TRST}",
          "/Misc/~{POR}",
          "/Misc/~{RTC_RESET}",
          "/PCIe/~{M2_CLKREQ_3.3V}",
          "/PCIe/~{M2_RESET_3.3V}",
          "/PCIe/~{M2_RESET}",
          "/PCIe/~{M2_WAKE_3.3V}",
          "/PCIe/~{M2_WAKE}",
          "/Peripherals/BT_CFG0",
          "/Peripherals/BT_CFG1",
          "/Peripherals/BT_CFG10",
          "/Peripherals/BT_CFG11",
          "/Peripherals/BT_CFG12",
          "/Peripherals/BT_CFG13",
          "/Peripherals/BT_CFG14",
          "/Peripherals/BT_CFG15",
          "/Peripherals/BT_CFG2",
          "/Peripherals/BT_CFG3",
          "/Peripherals/BT_CFG4",
          "/Peripherals/BT_CFG5",
          "/Peripherals/BT_CFG6",
          "/Peripherals/BT_CFG7",
          "/Peripherals/BT_CFG8",
          "/Peripherals/BT_CFG9",
          "/Peripherals/I2C2_SCL",
          "/Peripherals/I2C2_SCL_3.3V",
          "/Peripherals/I2C2_SDA",
          "/Peripherals/I2C2_SDA_3.3V",
          "/Peripherals/I2C4_SCL",
          "/Peripherals/I2C4_SDA",
          "/Peripherals/SD2_VSELECT",
          "/Peripherals/UART2_CTS",
          "/Peripherals/UART2_RTS",
          "/Peripherals/UART2_RXI",
          "/Peripherals/UART2_TXO",
          "/Peripherals/UART4_CTS",
          "/Peripherals/UART4_CTS_3.3V",
          "/Peripherals/UART4_RTS",
          "/Peripherals/UART4_RTS_3.3V",
          "/Peripherals/UART4_RXI",
          "/Peripherals/UART4_RXI_3.3V",
          "/Peripherals/UART4_TXO",
          "/Peripherals/UART4_TXO_3.3V",
          "/Peripherals/USB1_VBUS_EN",
          "/Peripherals/USB2_VBUS_EN",
          "/Peripherals/~{INA_ALERT}",
          "/Peripherals/~{PMIC_INT}",
          "/Peripherals/~{USB1_INT}",
          "/Peripherals/~{USB1_VBUS_FLT}",
          "/Peripherals/~{USB2_INT}",
          "/Peripherals/~{USB2_VBUS_FLT}",
          "/Peripherals/~{WDOG}",
          "/Power/~{PWRON}",
          "/Storage/LED0",
          "/Storage/LED1",
          "/Storage/QSPI_CLK",
          "/Storage/QSPI_DATA0",
          "/Storage/QSPI_DATA1",
          "/Storage/QSPI_DATA2",
          "/Storage/QSPI_DATA3",
          "/Storage/SD2_CLK",
          "/Storage/SD2_CLK_R",
          "/Storage/SD2_CMD",
          "/Storage/SD2_DATA0",
          "/Storage/SD2_DATA1",
          "/Storage/SD2_DATA2",
          "/Storage/SD2_DATA3",
          "/Storage/SD3_CLK",
          "/Storage/SD3_CLK_R",
          "/Storage/SD3_CMD",
          "/Storage/SD3_DATA0",
          "/Storage/SD3_DATA1",
          "/Storage/SD3_DATA2",
          "/Storage/SD3_DATA3",
          "/Storage/SD3_DATA4",
          "/Storage/SD3_DATA5",
          "/Storage/SD3_DATA6",
          "/Storage/SD3_DATA7",
          "/Storage/SD3_STROBE",
          "/Storage/~{QSPI_CS0}",
          "/Storage/~{SD2_CD}",
          "/Storage/~{SD2_RESET}",
          "/Storage/~{SD3_RESET_R}",
          "/Storage/~{SD3_RESET}",
          "/USB/USB1_CC1",
          "/USB/USB1_CC2",
          "/USB/USB1_ID",
          "/USB/USB1_VBUS_EN_R",
          "/USB/USB2_CC1",
          "/USB/USB2_CC2",
          "/USB/USB2_ID",
          "/USB/USB2_VBUS_EN_R",
          "/USB/USB3_CC1",
          "/USB/USB3_CC2",
          "/USB/USB4_CC1",
          "/USB/USB4_CC2"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.11,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "85R_DIFF",
        "nets": [
          "/DDR/DRAM_CK_A_N",
          "/DDR/DRAM_CK_A_P",
          "/DDR/DRAM_CK_B_N",
          "/DDR/DRAM_CK_B_P",
          "/DDR/DRAM_DQS0_A_N",
          "/DDR/DRAM_DQS0_A_P",
          "/DDR/DRAM_DQS0_B_N",
          "/DDR/DRAM_DQS0_B_P",
          "/DDR/DRAM_DQS1_A_N",
          "/DDR/DRAM_DQS1_A_P",
          "/DDR/DRAM_DQS1_B_N",
          "/DDR/DRAM_DQS1_B_P",
          "/PCIe/M2_REFCLK_N",
          "/PCIe/M2_REFCLK_P",
          "/PCIe/PCIE_REFCLK_N",
          "/PCIe/PCIE_REFCLK_P",
          "/PCIe/PCIE_RX_N",
          "/PCIe/PCIE_RX_P",
          "/PCIe/PCIE_TX_N",
          "/PCIe/PCIE_TX_P",
          "/PCIe/PCIE_TX_R_N",
          "/PCIe/PCIE_TX_R_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90R_DIFF",
        "nets": [
          "/USB/USB1_DN",
          "/USB/USB1_DP",
          "/USB/USB2_DN",
          "/USB/USB2_DP",
          "/USB/USB3_DN",
          "/USB/USB3_DP",
          "/USB/USB4_DN",
          "/USB/USB4_DP"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.13,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_50R",
        "nets": [
          "/DDR/DRAM_CA0_A",
          "/DDR/DRAM_CA0_B",
          "/DDR/DRAM_CA1_A",
          "/DDR/DRAM_CA1_B",
          "/DDR/DRAM_CA2_A",
          "/DDR/DRAM_CA2_B",
          "/DDR/DRAM_CA3_A",
          "/DDR/DRAM_CA3_B",
          "/DDR/DRAM_CA4_A",
          "/DDR/DRAM_CA4_B",
          "/DDR/DRAM_CA5_A",
          "/DDR/DRAM_CA5_B",
          "/DDR/DRAM_CKE0_A",
          "/DDR/DRAM_CKE0_B",
          "/DDR/DRAM_CKE1_A",
          "/DDR/DRAM_CKE1_B",
          "/DDR/DRAM_D00_A",
          "/DDR/DRAM_D00_B",
          "/DDR/DRAM_D01_A",
          "/DDR/DRAM_D01_B",
          "/DDR/DRAM_D02_A",
          "/DDR/DRAM_D02_B",
          "/DDR/DRAM_D03_A",
          "/DDR/DRAM_D03_B",
          "/DDR/DRAM_D04_A",
          "/DDR/DRAM_D04_B",
          "/DDR/DRAM_D05_A",
          "/DDR/DRAM_D05_B",
          "/DDR/DRAM_D06_A",
          "/DDR/DRAM_D06_B",
          "/DDR/DRAM_D07_A",
          "/DDR/DRAM_D07_B",
          "/DDR/DRAM_D08_A",
          "/DDR/DRAM_D08_B",
          "/DDR/DRAM_D09_A",
          "/DDR/DRAM_D09_B",
          "/DDR/DRAM_D10_A",
          "/DDR/DRAM_D10_B",
          "/DDR/DRAM_D11_A",
          "/DDR/DRAM_D11_B",
          "/DDR/DRAM_D12_A",
          "/DDR/DRAM_D12_B",
          "/DDR/DRAM_D13_A",
          "/DDR/DRAM_D13_B",
          "/DDR/DRAM_D14_A",
          "/DDR/DRAM_D14_B",
          "/DDR/DRAM_D15_A",
          "/DDR/DRAM_D15_B",
          "/DDR/DRAM_DMI0_A",
          "/DDR/DRAM_DMI0_B",
          "/DDR/DRAM_DMI1_A",
          "/DDR/DRAM_DMI1_B",
          "/DDR/DRAM_ZN",
          "/DDR/~{DRAM_CS0_A}",
          "/DDR/~{DRAM_CS0_B}",
          "/DDR/~{DRAM_CS1_A}",
          "/DDR/~{DRAM_CS1_B}",
          "/DDR/~{DRAM_RESET}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.13,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Power",
        "nets": [
          "/DDR Power/VDD_DRAM_1.1V",
          "/DDR/PHY_VREF",
          "/Displayport/DP_SHIELD",
          "/Displayport/VDDA_DSI86_1.2V",
          "/Displayport/VDD_DSI86_1.2V",
          "/Displayport/VDD_DSI86_1.2V_OUT",
          "/Displayport/VDD_DSI86_PLL_1.8V",
          "/Ethernet/AVDD_ENET_1V",
          "/Ethernet/AVDD_ENET_3.3V",
          "/Ethernet/DVDD_ENET_1V",
          "/Ethernet/DVDD_ENET_3.3V",
          "/Ethernet/NVCC_ENET_1.8V",
          "/Ethernet/VDD_ENET_1V",
          "/Misc/NVCC_SNVS_1.8V",
          "/Misc/VDD_SNVS_0.8V",
          "/PCIe/PCIE_RESREF",
          "/Power/BUCK1_LX",
          "/Power/BUCK2_LX",
          "/Power/BUCK5_LX",
          "/Power/BUCK6_LX",
          "/Power/BUCK7_LX",
          "/Power/BUCK8_LX",
          "/Power/INTLDO_1.5V",
          "/Power/LDO5_3.3V",
          "/Power/NVCC_SD2",
          "/Power/VDDA_1.8V",
          "/Power/VDD_ARM_0.9V",
          "/Power/VDD_DRAM_xPU_0.9V",
          "/Power/VDD_PHY_0.9V",
          "/Power/VDD_PHY_1.2V",
          "/Power/VDD_SOC_0.8V",
          "/Power/VSYS_5V",
          "/Storage/VDD_SD2",
          "/Storage/eMMC_VDDI",
          "/USB/USB1_VBUS",
          "/USB/USB2_VBUS",
          "/USB/USB3_VBUS",
          "/USB/USB4_VBUS",
          "/i.MX8MM Power/MIPI_VREG_CAP",
          "GND",
          "VDD_1.8V",
          "VDD_3.3V"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "../../../../tmp/qsbc.dsn",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "f486b452-6bd4-48f9-892e-085bd8ac3d5e",
      ""
    ],
    [
      "ef57cfb9-1220-4106-9f4b-c7611d652afc",
      "DDR"
    ],
    [
      "84b83f54-5bc0-485b-85b5-5fe5cb64a272",
      "i.MX8MM Power"
    ],
    [
      "7e96247a-73a8-4285-8d57-0f54f716d65f",
      "Power"
    ],
    [
      "35af9dad-35b7-42c4-b835-c17a87e64e5a",
      "USB"
    ],
    [
      "5d9eebb8-e3be-4676-9eb3-56276e862bd5",
      "Ethernet"
    ],
    [
      "996c4a6c-0366-4ef4-ac11-a39cf582fa19",
      "Storage"
    ],
    [
      "34bccd39-4b2a-4598-80fe-08cfc5b119de",
      "Misc"
    ],
    [
      "23aba2cb-1578-4c7b-a15c-a599737ba9cc",
      "Peripherals"
    ],
    [
      "72fecb43-6801-4e39-8c32-ec26e0542147",
      "PCIe"
    ],
    [
      "9f958c21-5300-4c39-a2f7-49c0d9954a1b",
      "DDR Power"
    ],
    [
      "495d2d0a-7a6a-49ba-92d4-85d9349e351e",
      "Displayport"
    ]
  ],
  "text_variables": {}
}
