#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000138456ee860 .scope module, "flopenr" "flopenr" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_00000138456db840 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o00000138456f6b38 .functor BUFZ 1, C4<z>; HiZ drive
v00000138456f0330_0 .net "clk", 0 0, o00000138456f6b38;  0 drivers
o00000138456f6b68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000138456efa70_0 .net "d", 7 0, o00000138456f6b68;  0 drivers
o00000138456f6b98 .functor BUFZ 1, C4<z>; HiZ drive
v00000138456f03d0_0 .net "en", 0 0, o00000138456f6b98;  0 drivers
v00000138456f0830_0 .var "q", 7 0;
o00000138456f6bf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000138456f08d0_0 .net "reset", 0 0, o00000138456f6bf8;  0 drivers
E_00000138456dbec0 .event posedge, v00000138456f08d0_0, v00000138456f0330_0;
S_00000138456f3bf0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v000001384578b0c0_0 .net "DataAdr", 31 0, v0000013845747e20_0;  1 drivers
v000001384578a8a0_0 .net "MemWrite", 0 0, v00000138456eec10_0;  1 drivers
v0000013845789a40_0 .net "WriteData", 31 0, L_0000013845789d60;  1 drivers
v000001384578a760_0 .var "clk", 0 0;
v000001384578b520_0 .var "reset", 0 0;
E_00000138456db300 .event negedge, v00000138456f0a10_0;
S_00000138456d1170 .scope module, "uut" "top" 3 7, 4 1 0, S_00000138456f3bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001384574bb20_0 .net "DataAdr", 31 0, v0000013845747e20_0;  alias, 1 drivers
v000001384574bbc0_0 .net "Instr", 31 0, L_00000138456d21d0;  1 drivers
v000001384574be40_0 .net "MemWrite", 0 0, v00000138456eec10_0;  alias, 1 drivers
v000001384574cca0_0 .net "PC", 31 0, v0000013845747ce0_0;  1 drivers
v000001384574c0c0_0 .net "ReadData", 31 0, L_00000138456d2320;  1 drivers
v000001384578a9e0_0 .net "WriteData", 31 0, L_0000013845789d60;  alias, 1 drivers
v00000138457899a0_0 .net "clk", 0 0, v000001384578a760_0;  1 drivers
v000001384578a300_0 .net "reset", 0 0, v000001384578b520_0;  1 drivers
S_00000138456d1300 .scope module, "dmem" "dmem" 4 18, 5 1 0, S_00000138456d1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000138456d2320 .functor BUFZ 32, L_000001384578ae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138456f06f0 .array "RAM", 0 63, 31 0;
v00000138456ef070_0 .net *"_ivl_0", 31 0, L_000001384578ae40;  1 drivers
v00000138456f00b0_0 .net *"_ivl_3", 29 0, L_000001384578a1c0;  1 drivers
v00000138456f0970_0 .net "a", 31 0, v0000013845747e20_0;  alias, 1 drivers
v00000138456f0a10_0 .net "clk", 0 0, v000001384578a760_0;  alias, 1 drivers
v00000138456ef430_0 .net "rd", 31 0, L_00000138456d2320;  alias, 1 drivers
v00000138456ef570_0 .net "wd", 31 0, L_0000013845789d60;  alias, 1 drivers
v00000138456f0790_0 .net "we", 0 0, v00000138456eec10_0;  alias, 1 drivers
E_00000138456dbb40 .event posedge, v00000138456f0a10_0;
L_000001384578ae40 .array/port v00000138456f06f0, L_000001384578a1c0;
L_000001384578a1c0 .part v0000013845747e20_0, 2, 30;
S_000001384577cfc0 .scope module, "imem" "imem" 4 14, 6 1 0, S_00000138456d1170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000138456d21d0 .functor BUFZ 32, L_0000013845789cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138456ef110 .array "RAM", 0 63, 31 0;
v00000138456ef390_0 .net *"_ivl_0", 31 0, L_0000013845789cc0;  1 drivers
v00000138456ef610_0 .net *"_ivl_3", 29 0, L_000001384578a620;  1 drivers
v00000138456f05b0_0 .net "a", 31 0, v0000013845747ce0_0;  alias, 1 drivers
v00000138456ef1b0_0 .net "rd", 31 0, L_00000138456d21d0;  alias, 1 drivers
L_0000013845789cc0 .array/port v00000138456ef110, L_000001384578a620;
L_000001384578a620 .part v0000013845747ce0_0, 2, 30;
S_000001384577d150 .scope module, "rvsingle" "riscvsingle" 4 9, 7 1 0, S_00000138456d1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001384574ca20_0 .net "ALUControl", 2 0, v00000138456f0150_0;  1 drivers
v000001384574b6c0_0 .net "ALUResult", 31 0, v0000013845747e20_0;  alias, 1 drivers
v000001384574b760_0 .net "ALUSrc", 0 0, v00000138456ef7f0_0;  1 drivers
v000001384574c160_0 .net "ImmSrc", 1 0, v00000138456ef890_0;  1 drivers
v000001384574cde0_0 .net "Instr", 31 0, L_00000138456d21d0;  alias, 1 drivers
v000001384574b800_0 .net "Jump", 0 0, v00000138456ef930_0;  1 drivers
v000001384574b940_0 .net "MemWrite", 0 0, v00000138456eec10_0;  alias, 1 drivers
v000001384574c840_0 .net "PC", 31 0, v0000013845747ce0_0;  alias, 1 drivers
v000001384574bf80_0 .net "PCSrc", 0 0, L_00000138456d2080;  1 drivers
v000001384574c8e0_0 .net "ReadData", 31 0, L_00000138456d2320;  alias, 1 drivers
v000001384574c340_0 .net "RegWrite", 0 0, v00000138456eecb0_0;  1 drivers
v000001384574b9e0_0 .net "ResultSrc", 1 0, v00000138456ef9d0_0;  1 drivers
v000001384574c020_0 .net "WriteData", 31 0, L_0000013845789d60;  alias, 1 drivers
v000001384574cac0_0 .net "Zero", 0 0, L_0000013845789ea0;  1 drivers
v000001384574cb60_0 .net "clk", 0 0, v000001384578a760_0;  alias, 1 drivers
v000001384574ba80_0 .net "reset", 0 0, v000001384578b520_0;  alias, 1 drivers
L_000001384578ad00 .part L_00000138456d21d0, 0, 7;
L_000001384578a120 .part L_00000138456d21d0, 12, 3;
L_000001384578aa80 .part L_00000138456d21d0, 30, 1;
S_00000138456c71c0 .scope module, "c" "controller" 7 13, 8 1 0, S_000001384577d150;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_00000138456d2010 .functor AND 1, v00000138456efd90_0, L_0000013845789ea0, C4<1>, C4<1>;
L_00000138456d2080 .functor OR 1, L_00000138456d2010, v00000138456ef930_0, C4<0>, C4<0>;
v00000138456f0510_0 .net "ALUControl", 2 0, v00000138456f0150_0;  alias, 1 drivers
v00000138456efc50_0 .net "ALUOp", 1 0, v00000138456eef30_0;  1 drivers
v00000138456f0650_0 .net "ALUSrc", 0 0, v00000138456ef7f0_0;  alias, 1 drivers
v00000138456efb10_0 .net "Branch", 0 0, v00000138456efd90_0;  1 drivers
v00000138456efcf0_0 .net "ImmSrc", 1 0, v00000138456ef890_0;  alias, 1 drivers
v00000138456eed50_0 .net "Jump", 0 0, v00000138456ef930_0;  alias, 1 drivers
v00000138456eedf0_0 .net "MemWrite", 0 0, v00000138456eec10_0;  alias, 1 drivers
v00000138456eee90_0 .net "PCSrc", 0 0, L_00000138456d2080;  alias, 1 drivers
v00000138456efe30_0 .net "RegWrite", 0 0, v00000138456eecb0_0;  alias, 1 drivers
v00000138456eff70_0 .net "ResultSrc", 1 0, v00000138456ef9d0_0;  alias, 1 drivers
v00000138456f01f0_0 .net "Zero", 0 0, L_0000013845789ea0;  alias, 1 drivers
v00000138456f0010_0 .net *"_ivl_2", 0 0, L_00000138456d2010;  1 drivers
v00000138456f0290_0 .net "funct3", 2 0, L_000001384578a120;  1 drivers
v00000138456e5730_0 .net "funct7b5", 0 0, L_000001384578aa80;  1 drivers
v0000013845748320_0 .net "op", 6 0, L_000001384578ad00;  1 drivers
L_000001384578a940 .part L_000001384578ad00, 5, 1;
S_00000138456c7350 .scope module, "ad" "aludec" 8 21, 9 1 0, S_00000138456c71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_00000138456d1e50 .functor AND 1, L_000001384578aa80, L_000001384578a940, C4<1>, C4<1>;
v00000138456f0150_0 .var "ALUControl", 2 0;
v00000138456ef250_0 .net "ALUOp", 1 0, v00000138456eef30_0;  alias, 1 drivers
v00000138456ef750_0 .net "RtypeSub", 0 0, L_00000138456d1e50;  1 drivers
v00000138456f0470_0 .net "funct3", 2 0, L_000001384578a120;  alias, 1 drivers
v00000138456eefd0_0 .net "funct7b5", 0 0, L_000001384578aa80;  alias, 1 drivers
v00000138456ef2f0_0 .net "opb5", 0 0, L_000001384578a940;  1 drivers
E_00000138456dbb80 .event anyedge, v00000138456ef250_0, v00000138456f0470_0, v00000138456ef750_0;
S_00000138456c0920 .scope module, "md" "maindec" 8 16, 10 1 0, S_00000138456c71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v00000138456eef30_0 .var "ALUOp", 1 0;
v00000138456ef7f0_0 .var "ALUSrc", 0 0;
v00000138456efd90_0 .var "Branch", 0 0;
v00000138456ef890_0 .var "ImmSrc", 1 0;
v00000138456ef930_0 .var "Jump", 0 0;
v00000138456eec10_0 .var "MemWrite", 0 0;
v00000138456eecb0_0 .var "RegWrite", 0 0;
v00000138456ef9d0_0 .var "ResultSrc", 1 0;
v00000138456efbb0_0 .net "op", 6 0, L_000001384578ad00;  alias, 1 drivers
E_00000138456db880 .event anyedge, v00000138456efbb0_0;
S_00000138456c0ab0 .scope module, "dp" "datapath" 7 20, 11 1 0, S_000001384577d150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001384574cf20_0 .net "ALUControl", 2 0, v00000138456f0150_0;  alias, 1 drivers
v000001384574b080_0 .net "ALUResult", 31 0, v0000013845747e20_0;  alias, 1 drivers
v000001384574c2a0_0 .net "ALUSrc", 0 0, v00000138456ef7f0_0;  alias, 1 drivers
v000001384574cc00_0 .net "ImmExt", 31 0, v0000013845748a00_0;  1 drivers
v000001384574c700_0 .net "ImmSrc", 1 0, v00000138456ef890_0;  alias, 1 drivers
v000001384574c3e0_0 .net "Instr", 31 0, L_00000138456d21d0;  alias, 1 drivers
v000001384574c520_0 .net "PC", 31 0, v0000013845747ce0_0;  alias, 1 drivers
v000001384574c5c0_0 .net "PCNext", 31 0, L_000001384578aee0;  1 drivers
v000001384574b120_0 .net "PCPlus4", 31 0, L_000001384578b7a0;  1 drivers
v000001384574c980_0 .net "PCSrc", 0 0, L_00000138456d2080;  alias, 1 drivers
v000001384574b440_0 .net "PCTarget", 31 0, L_000001384578b480;  1 drivers
v000001384574b260_0 .net "ReadData", 31 0, L_00000138456d2320;  alias, 1 drivers
v000001384574b4e0_0 .net "RegWrite", 0 0, v00000138456eecb0_0;  alias, 1 drivers
v000001384574b300_0 .net "Result", 31 0, v0000013845747880_0;  1 drivers
v000001384574b580_0 .net "ResultSrc", 1 0, v00000138456ef9d0_0;  alias, 1 drivers
v000001384574b620_0 .net "SrcA", 31 0, L_000001384578b3e0;  1 drivers
v000001384574bd00_0 .net "SrcB", 31 0, L_000001384578b020;  1 drivers
v000001384574c7a0_0 .net "WriteData", 31 0, L_0000013845789d60;  alias, 1 drivers
v000001384574bee0_0 .net "Zero", 0 0, L_0000013845789ea0;  alias, 1 drivers
v000001384574c660_0 .net "clk", 0 0, v000001384578a760_0;  alias, 1 drivers
v000001384574b8a0_0 .net "reset", 0 0, v000001384578b520_0;  alias, 1 drivers
L_0000013845789f40 .part L_00000138456d21d0, 15, 5;
L_000001384578ada0 .part L_00000138456d21d0, 20, 5;
L_000001384578a4e0 .part L_00000138456d21d0, 7, 5;
L_0000013845789e00 .part L_00000138456d21d0, 7, 25;
S_00000138456c03f0 .scope module, "alu" "alu" 11 37, 12 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_000001384578bb50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013845748780_0 .net/2u *"_ivl_0", 31 0, L_000001384578bb50;  1 drivers
v0000013845747240_0 .net "a", 31 0, L_000001384578b3e0;  alias, 1 drivers
v0000013845747420_0 .net "b", 31 0, L_000001384578b020;  alias, 1 drivers
v0000013845747d80_0 .net "sel", 2 0, v00000138456f0150_0;  alias, 1 drivers
v0000013845747e20_0 .var "y", 31 0;
v0000013845748460_0 .net "zero", 0 0, L_0000013845789ea0;  alias, 1 drivers
E_00000138456db200 .event anyedge, v00000138456f0150_0, v0000013845747240_0, v0000013845747420_0;
L_0000013845789ea0 .cmp/eq 32, v0000013845747e20_0, L_000001384578bb50;
S_00000138456c0580 .scope module, "ext" "extend" 11 33, 13 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000013845748a00_0 .var "immext", 31 0;
v00000138457474c0_0 .net "immsrc", 1 0, v00000138456ef890_0;  alias, 1 drivers
v00000138457472e0_0 .net "instr", 31 7, L_0000013845789e00;  1 drivers
E_00000138456dbe80 .event anyedge, v00000138456ef890_0, v00000138457472e0_0;
S_000001384569ffc0 .scope module, "pcadd4" "adder" 11 21, 14 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000138457481e0_0 .net "a", 31 0, v0000013845747ce0_0;  alias, 1 drivers
L_000001384578b8c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000013845747560_0 .net "b", 31 0, L_000001384578b8c8;  1 drivers
v0000013845747920_0 .net "y", 31 0, L_000001384578b7a0;  alias, 1 drivers
L_000001384578b7a0 .arith/sum 32, v0000013845747ce0_0, L_000001384578b8c8;
S_00000138456a0150 .scope module, "pcaddbranch" "adder" 11 22, 14 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000138457485a0_0 .net "a", 31 0, v0000013845747ce0_0;  alias, 1 drivers
v00000138457476a0_0 .net "b", 31 0, v0000013845748a00_0;  alias, 1 drivers
v0000013845747b00_0 .net "y", 31 0, L_000001384578b480;  alias, 1 drivers
L_000001384578b480 .arith/sum 32, v0000013845747ce0_0, v0000013845748a00_0;
S_00000138456c69c0 .scope module, "pcmux" "mux2" 11 23, 15 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000138456db900 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0000013845747600_0 .net "d0", 31 0, L_000001384578b7a0;  alias, 1 drivers
v00000138457480a0_0 .net "d1", 31 0, L_000001384578b480;  alias, 1 drivers
v00000138457483c0_0 .net "s", 0 0, L_00000138456d2080;  alias, 1 drivers
v0000013845748500_0 .net "y", 31 0, L_000001384578aee0;  alias, 1 drivers
L_000001384578aee0 .functor MUXZ 32, L_000001384578b7a0, L_000001384578b480, L_00000138456d2080, C4<>;
S_00000138456c6b50 .scope module, "pcreg" "flopr" 11 20, 16 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000138456db980 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0000013845748c80_0 .net "clk", 0 0, v000001384578a760_0;  alias, 1 drivers
v0000013845748d20_0 .net "d", 31 0, L_000001384578aee0;  alias, 1 drivers
v0000013845747ce0_0 .var "q", 31 0;
v00000138457477e0_0 .net "reset", 0 0, v000001384578b520_0;  alias, 1 drivers
E_00000138456dba00 .event posedge, v00000138457477e0_0, v00000138456f0a10_0;
S_00000138456bb010 .scope module, "resultmux" "mux3" 11 38, 17 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000138456dcec0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000013845747c40_0 .net "d0", 31 0, v0000013845747e20_0;  alias, 1 drivers
v0000013845747740_0 .net "d1", 31 0, L_00000138456d2320;  alias, 1 drivers
v0000013845748140_0 .net "d2", 31 0, L_000001384578b7a0;  alias, 1 drivers
v0000013845747ec0_0 .net "s", 1 0, v00000138456ef9d0_0;  alias, 1 drivers
v0000013845747880_0 .var "y", 31 0;
E_00000138456dca40 .event anyedge, v00000138456ef9d0_0, v00000138456f0970_0, v00000138456ef430_0, v0000013845747920_0;
S_00000138457888f0 .scope module, "rf" "regfile" 11 26, 18 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000013845748960_0 .net *"_ivl_0", 31 0, L_000001384578b160;  1 drivers
v00000138457479c0_0 .net *"_ivl_10", 6 0, L_000001384578af80;  1 drivers
L_000001384578b9a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013845747380_0 .net *"_ivl_13", 1 0, L_000001384578b9a0;  1 drivers
L_000001384578b9e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013845747f60_0 .net/2u *"_ivl_14", 31 0, L_000001384578b9e8;  1 drivers
v0000013845747a60_0 .net *"_ivl_18", 31 0, L_000001384578ab20;  1 drivers
L_000001384578ba30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138457488c0_0 .net *"_ivl_21", 26 0, L_000001384578ba30;  1 drivers
L_000001384578ba78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013845748000_0 .net/2u *"_ivl_22", 31 0, L_000001384578ba78;  1 drivers
v0000013845747ba0_0 .net *"_ivl_24", 0 0, L_000001384578a3a0;  1 drivers
v0000013845748280_0 .net *"_ivl_26", 31 0, L_000001384578ac60;  1 drivers
v0000013845748640_0 .net *"_ivl_28", 6 0, L_000001384578a440;  1 drivers
L_000001384578b910 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013845748aa0_0 .net *"_ivl_3", 26 0, L_000001384578b910;  1 drivers
L_000001384578bac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013845748b40_0 .net *"_ivl_31", 1 0, L_000001384578bac0;  1 drivers
L_000001384578bb08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138457486e0_0 .net/2u *"_ivl_32", 31 0, L_000001384578bb08;  1 drivers
L_000001384578b958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013845748820_0 .net/2u *"_ivl_4", 31 0, L_000001384578b958;  1 drivers
v0000013845748be0_0 .net *"_ivl_6", 0 0, L_000001384578abc0;  1 drivers
v0000013845748dc0_0 .net *"_ivl_8", 31 0, L_000001384578a800;  1 drivers
v0000013845748e60_0 .net "a1", 4 0, L_0000013845789f40;  1 drivers
v0000013845748f00_0 .net "a2", 4 0, L_000001384578ada0;  1 drivers
v0000013845747060_0 .net "a3", 4 0, L_000001384578a4e0;  1 drivers
v0000013845747100_0 .net "clk", 0 0, v000001384578a760_0;  alias, 1 drivers
v00000138457471a0_0 .net "rd1", 31 0, L_000001384578b3e0;  alias, 1 drivers
v000001384574cd40_0 .net "rd2", 31 0, L_0000013845789d60;  alias, 1 drivers
v000001384574c480 .array "rf", 0 31, 31 0;
v000001384574bda0_0 .net "wd3", 31 0, v0000013845747880_0;  alias, 1 drivers
v000001384574c200_0 .net "we3", 0 0, v00000138456eecb0_0;  alias, 1 drivers
L_000001384578b160 .concat [ 5 27 0 0], L_0000013845789f40, L_000001384578b910;
L_000001384578abc0 .cmp/ne 32, L_000001384578b160, L_000001384578b958;
L_000001384578a800 .array/port v000001384574c480, L_000001384578af80;
L_000001384578af80 .concat [ 5 2 0 0], L_0000013845789f40, L_000001384578b9a0;
L_000001384578b3e0 .functor MUXZ 32, L_000001384578b9e8, L_000001384578a800, L_000001384578abc0, C4<>;
L_000001384578ab20 .concat [ 5 27 0 0], L_000001384578ada0, L_000001384578ba30;
L_000001384578a3a0 .cmp/ne 32, L_000001384578ab20, L_000001384578ba78;
L_000001384578ac60 .array/port v000001384574c480, L_000001384578a440;
L_000001384578a440 .concat [ 5 2 0 0], L_000001384578ada0, L_000001384578bac0;
L_0000013845789d60 .functor MUXZ 32, L_000001384578bb08, L_000001384578ac60, L_000001384578a3a0, C4<>;
S_0000013845788a80 .scope module, "srcbmux" "mux2" 11 36, 15 1 0, S_00000138456c0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000138456dc200 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001384574b1c0_0 .net "d0", 31 0, L_0000013845789d60;  alias, 1 drivers
v000001384574ce80_0 .net "d1", 31 0, v0000013845748a00_0;  alias, 1 drivers
v000001384574bc60_0 .net "s", 0 0, v00000138456ef7f0_0;  alias, 1 drivers
v000001384574b3a0_0 .net "y", 31 0, L_000001384578b020;  alias, 1 drivers
L_000001384578b020 .functor MUXZ 32, L_0000013845789d60, v0000013845748a00_0, v00000138456ef7f0_0, C4<>;
    .scope S_00000138456ee860;
T_0 ;
    %wait E_00000138456dbec0;
    %load/vec4 v00000138456f08d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000138456f0830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000138456f03d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000138456efa70_0;
    %assign/vec4 v00000138456f0830_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000138456c0920;
T_1 ;
    %wait E_00000138456db880;
    %load/vec4 v00000138456efbb0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v00000138456ef930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456eef30_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456efd90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef9d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456eec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138456ef7f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef890_0, 0, 2;
    %store/vec4 v00000138456eecb0_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1168, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000138456ef930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456eef30_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456efd90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef9d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456eec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138456ef7f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef890_0, 0, 2;
    %store/vec4 v00000138456eecb0_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 448, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000138456ef930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456eef30_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456efd90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef9d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456eec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138456ef7f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef890_0, 0, 2;
    %store/vec4 v00000138456eecb0_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1796, 768, 11;
    %split/vec4 1;
    %store/vec4 v00000138456ef930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456eef30_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456efd90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef9d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456eec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138456ef7f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef890_0, 0, 2;
    %store/vec4 v00000138456eecb0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 522, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000138456ef930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456eef30_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456efd90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef9d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456eec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138456ef7f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef890_0, 0, 2;
    %store/vec4 v00000138456eecb0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1156, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000138456ef930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456eef30_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456efd90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef9d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456eec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138456ef7f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef890_0, 0, 2;
    %store/vec4 v00000138456eecb0_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1825, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000138456ef930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456eef30_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456efd90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef9d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000138456eec10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138456ef7f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000138456ef890_0, 0, 2;
    %store/vec4 v00000138456eecb0_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000138456c7350;
T_2 ;
    %wait E_00000138456dbb80;
    %load/vec4 v00000138456ef250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v00000138456f0470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000138456f0150_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v00000138456ef750_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v00000138456f0150_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000138456f0150_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000138456f0150_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000138456f0150_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000138456f0150_0, 0, 3;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000138456f0150_0, 0, 3;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000138456c6b50;
T_3 ;
    %wait E_00000138456dba00;
    %load/vec4 v00000138457477e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013845747ce0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000013845748d20_0;
    %assign/vec4 v0000013845747ce0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000138457888f0;
T_4 ;
    %wait E_00000138456dbb40;
    %load/vec4 v000001384574c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001384574bda0_0;
    %load/vec4 v0000013845747060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001384574c480, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000138456c0580;
T_5 ;
    %wait E_00000138456dbe80;
    %load/vec4 v00000138457474c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000013845748a00_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v00000138457472e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000138457472e0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013845748a00_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v00000138457472e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000138457472e0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000138457472e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000013845748a00_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v00000138457472e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000138457472e0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000138457472e0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000138457472e0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000013845748a00_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v00000138457472e0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v00000138457472e0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000138457472e0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000138457472e0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000013845748a00_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000138456c03f0;
T_6 ;
    %wait E_00000138456db200;
    %load/vec4 v0000013845747d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013845747e20_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000013845747240_0;
    %load/vec4 v0000013845747420_0;
    %add;
    %store/vec4 v0000013845747e20_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000013845747240_0;
    %load/vec4 v0000013845747420_0;
    %sub;
    %store/vec4 v0000013845747e20_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000013845747240_0;
    %load/vec4 v0000013845747420_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0000013845747e20_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000013845747240_0;
    %load/vec4 v0000013845747420_0;
    %or;
    %store/vec4 v0000013845747e20_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000013845747240_0;
    %load/vec4 v0000013845747420_0;
    %and;
    %store/vec4 v0000013845747e20_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000138456bb010;
T_7 ;
    %wait E_00000138456dca40;
    %load/vec4 v0000013845747ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000013845747880_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000013845747c40_0;
    %store/vec4 v0000013845747880_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000013845747740_0;
    %store/vec4 v0000013845747880_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000013845748140_0;
    %store/vec4 v0000013845747880_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001384577cfc0;
T_8 ;
    %vpi_call 6 8 "$readmemh", "riscvtest.txt", v00000138456ef110 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000138456d1300;
T_9 ;
    %wait E_00000138456dbb40;
    %load/vec4 v00000138456f0790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000138456ef570_0;
    %load/vec4 v00000138456f0970_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138456f06f0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000138456f3bf0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001384578b520_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001384578b520_0, 0;
    %end;
    .thread T_10;
    .scope S_00000138456f3bf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001384578a760_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001384578a760_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000138456f3bf0;
T_12 ;
    %wait E_00000138456db300;
    %vpi_call 3 30 "$display", "At time %t: DataAdr = %0d, WriteData = %0d, MemWrite = %0b", $time, v000001384578b0c0_0, v0000013845789a40_0, v000001384578a8a0_0 {0 0 0};
    %load/vec4 v000001384578a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 3 32 "$display", "Memory Write: Address = %0d, Data = %0d", v000001384578b0c0_0, v0000013845789a40_0 {0 0 0};
    %load/vec4 v000001384578b0c0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_12.4, 6;
    %load/vec4 v0000013845789a40_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 35 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001384578b0c0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_12.5, 6;
    %vpi_call 3 37 "$display", "Simulation failed at Address = %0d, Data = %0d", v000001384578b0c0_0, v0000013845789a40_0 {0 0 0};
    %vpi_call 3 38 "$stop" {0 0 0};
T_12.5 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000138456f3bf0;
T_13 ;
    %vpi_call 3 44 "$dumpfile", "riscvtest.vcd" {0 0 0};
    %vpi_call 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000138456f3bf0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "testbench.v";
    "top.v";
    "dmem.v";
    "imem.v";
    "riscvsingle.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "mux3.v";
    "regfile.v";
