{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543631030977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543631030977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 22:23:50 2018 " "Processing started: Fri Nov 30 22:23:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543631030977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631030977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631030977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543631032180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543631032180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerjk-behavior " "Found design unit 1: registerjk-behavior" {  } { { "registerjk.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631049976 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerjk " "Found entity 1: registerjk" {  } { { "registerjk.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631049976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631049976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contsinc-behavior " "Found design unit 1: contsinc-behavior" {  } { { "contsinc.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050007 ""} { "Info" "ISGN_ENTITY_NAME" "1 contsinc " "Found entity 1: contsinc" {  } { { "contsinc.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050132 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "QAndBIT.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050179 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "QAndBIT.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050210 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Qsll.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Qsll.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050319 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050382 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050397 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050429 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050554 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050601 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050647 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050694 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543631050694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631050694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543631051116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631051304 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux1 PC.vhd(30) " "VHDL Signal Declaration warning at PC.vhd(30): used explicit default value for signal \"aux1\" because signal was never assigned a value" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543631051569 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux2 PC.vhd(31) " "VHDL Signal Declaration warning at PC.vhd(31): used explicit default value for signal \"aux2\" because signal was never assigned a value" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543631051569 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ativo PC.vhd(46) " "VHDL Process Statement warning at PC.vhd(46): signal \"ativo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pin PC.vhd(47) " "VHDL Process Statement warning at PC.vhd(47): signal \"pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pout PC.vhd(44) " "VHDL Process Statement warning at PC.vhd(44): inferring latch(es) for signal or variable \"pout\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ativo PC.vhd(51) " "VHDL Process Statement warning at PC.vhd(51): inferring latch(es) for signal or variable \"ativo\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ativo PC.vhd(51) " "Inferred latch for \"ativo\" at PC.vhd(51)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[0\] PC.vhd(44) " "Inferred latch for \"pout\[0\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[1\] PC.vhd(44) " "Inferred latch for \"pout\[1\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[2\] PC.vhd(44) " "Inferred latch for \"pout\[2\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[3\] PC.vhd(44) " "Inferred latch for \"pout\[3\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[4\] PC.vhd(44) " "Inferred latch for \"pout\[4\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[5\] PC.vhd(44) " "Inferred latch for \"pout\[5\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[6\] PC.vhd(44) " "Inferred latch for \"pout\[6\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[7\] PC.vhd(44) " "Inferred latch for \"pout\[7\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[8\] PC.vhd(44) " "Inferred latch for \"pout\[8\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[9\] PC.vhd(44) " "Inferred latch for \"pout\[9\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[10\] PC.vhd(44) " "Inferred latch for \"pout\[10\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[11\] PC.vhd(44) " "Inferred latch for \"pout\[11\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[12\] PC.vhd(44) " "Inferred latch for \"pout\[12\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[13\] PC.vhd(44) " "Inferred latch for \"pout\[13\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[14\] PC.vhd(44) " "Inferred latch for \"pout\[14\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[15\] PC.vhd(44) " "Inferred latch for \"pout\[15\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631051585 "|DataPath|PC:G1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contsinc PC:G1\|contsinc:G0 " "Elaborating entity \"contsinc\" for hierarchy \"PC:G1\|contsinc:G0\"" {  } { { "PC.vhd" "G0" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631051835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerjk PC:G1\|contsinc:G0\|registerjk:G0 " "Elaborating entity \"registerjk\" for hierarchy \"PC:G1\|contsinc:G0\|registerjk:G0\"" {  } { { "contsinc.vhd" "G0" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631051850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAndBIT PC:G1\|contsinc:G0\|QAndBIT:G2 " "Elaborating entity \"QAndBIT\" for hierarchy \"PC:G1\|contsinc:G0\|QAndBIT:G2\"" {  } { { "contsinc.vhd" "G2" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631051866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631051944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsll Qsll:G3 " "Elaborating entity \"Qsll\" for hierarchy \"Qsll:G3\"" {  } { { "DataPath.vhd" "G3" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G4 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G4\"" {  } { { "DataPath.vhd" "G4" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052100 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ROM\[1..65535\] memoria_rom2.vhd(23) " "Using initial value X (don't care) for net \"ROM\[1..65535\]\" at memoria_rom2.vhd(23)" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052366 "|DataPath|memoria_ROM2:G4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G5 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G5\"" {  } { { "DataPath.vhd" "G5" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052366 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regdest UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"regdest\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "origalu UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"origalu\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memparareg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"memparareg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevereg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevereg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"lemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluSRC UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"aluSRC\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UnidadedeControle.vhd(23) " "Inferred latch for \"jump\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSRC UnidadedeControle.vhd(23) " "Inferred latch for \"aluSRC\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UnidadedeControle.vhd(23) " "Inferred latch for \"branch\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevemem UnidadedeControle.vhd(23) " "Inferred latch for \"escrevemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lemem UnidadedeControle.vhd(23) " "Inferred latch for \"lemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevereg UnidadedeControle.vhd(23) " "Inferred latch for \"escrevereg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memparareg UnidadedeControle.vhd(23) " "Inferred latch for \"memparareg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[0\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[0\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[1\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[1\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[2\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[2\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[3\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[3\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest UnidadedeControle.vhd(23) " "Inferred latch for \"regdest\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052429 "|DataPath|UnidadedeControle:G5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G6 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G6\"" {  } { { "DataPath.vhd" "G6" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G7 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G7\"" {  } { { "DataPath.vhd" "G7" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal6To16bits ExtensordeSinal6To16bits:G8 " "Elaborating entity \"ExtensordeSinal6To16bits\" for hierarchy \"ExtensordeSinal6To16bits:G8\"" {  } { { "DataPath.vhd" "G8" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "DataPath.vhd" "G9" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G10 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G10\"" {  } { { "DataPath.vhd" "G10" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:G12 " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:G12\"" {  } { { "DataPath.vhd" "G12" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052804 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SAIDA Multiplexador2x1_16bits.vhd(18) " "VHDL Process Statement warning at Multiplexador2x1_16bits.vhd(18): inferring latch(es) for signal or variable \"SAIDA\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[0\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[1\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[2\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[3\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[4\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[4\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[5\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[5\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[6\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[6\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[7\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[7\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[8\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[8\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[9\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[9\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[10\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[10\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[11\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[11\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[12\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[12\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[13\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[13\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[14\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[14\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[15\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[15\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631052897 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperacaoDaULA OperacaoDaULA:G15 " "Elaborating entity \"OperacaoDaULA\" for hierarchy \"OperacaoDaULA:G15\"" {  } { { "DataPath.vhd" "G15" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631052913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:G16 " "Elaborating entity \"ULA\" for hierarchy \"ULA:G16\"" {  } { { "DataPath.vhd" "G16" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631053038 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Prod ULA.vhd(26) " "VHDL Variable Declaration warning at ULA.vhd(26): used initial value expression for variable \"Prod\" because variable was never assigned a value" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 26 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543631053116 "|DataPath|ULA:G16"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NotMult ULA.vhd(27) " "VHDL Variable Declaration warning at ULA.vhd(27): used initial value expression for variable \"NotMult\" because variable was never assigned a value" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 27 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543631053116 "|DataPath|ULA:G16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:G17 " "Elaborating entity \"memram\" for hierarchy \"memram:G17\"" {  } { { "DataPath.vhd" "G17" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631053116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[0\] GND " "Pin \"SaidaRegA_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[1\] GND " "Pin \"SaidaRegA_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[2\] GND " "Pin \"SaidaRegA_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[3\] GND " "Pin \"SaidaRegA_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[4\] GND " "Pin \"SaidaRegA_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[5\] GND " "Pin \"SaidaRegA_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[6\] GND " "Pin \"SaidaRegA_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[7\] GND " "Pin \"SaidaRegA_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[8\] GND " "Pin \"SaidaRegA_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[9\] GND " "Pin \"SaidaRegA_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[10\] GND " "Pin \"SaidaRegA_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[11\] GND " "Pin \"SaidaRegA_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[12\] GND " "Pin \"SaidaRegA_outWaveform\[12\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[13\] GND " "Pin \"SaidaRegA_outWaveform\[13\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[14\] GND " "Pin \"SaidaRegA_outWaveform\[14\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegA_outWaveform\[15\] GND " "Pin \"SaidaRegA_outWaveform\[15\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegA_outWaveform[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[0\] GND " "Pin \"SaidaRegB_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[1\] GND " "Pin \"SaidaRegB_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[2\] GND " "Pin \"SaidaRegB_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[3\] GND " "Pin \"SaidaRegB_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[4\] GND " "Pin \"SaidaRegB_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[5\] GND " "Pin \"SaidaRegB_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[6\] GND " "Pin \"SaidaRegB_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[7\] GND " "Pin \"SaidaRegB_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[8\] GND " "Pin \"SaidaRegB_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[9\] GND " "Pin \"SaidaRegB_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[10\] GND " "Pin \"SaidaRegB_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[11\] GND " "Pin \"SaidaRegB_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[12\] GND " "Pin \"SaidaRegB_outWaveform\[12\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[13\] GND " "Pin \"SaidaRegB_outWaveform\[13\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[14\] GND " "Pin \"SaidaRegB_outWaveform\[14\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaRegB_outWaveform\[15\] GND " "Pin \"SaidaRegB_outWaveform\[15\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|SaidaRegB_outWaveform[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "multiplexador_to_writeRegister_outWaveform\[0\] GND " "Pin \"multiplexador_to_writeRegister_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|multiplexador_to_writeRegister_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "multiplexador_to_writeRegister_outWaveform\[1\] GND " "Pin \"multiplexador_to_writeRegister_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|multiplexador_to_writeRegister_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "multiplexador_to_writeRegister_outWaveform\[2\] GND " "Pin \"multiplexador_to_writeRegister_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|multiplexador_to_writeRegister_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_multiplexador_outWaveform\[0\] GND " "Pin \"Instruction_to_multiplexador_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_multiplexador_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_multiplexador_outWaveform\[1\] GND " "Pin \"Instruction_to_multiplexador_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_multiplexador_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_multiplexador_outWaveform\[2\] GND " "Pin \"Instruction_to_multiplexador_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_multiplexador_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[0\] GND " "Pin \"Instruction_to_Control_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Control_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[1\] GND " "Pin \"Instruction_to_Control_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Control_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[2\] GND " "Pin \"Instruction_to_Control_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Control_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[3\] GND " "Pin \"Instruction_to_Control_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Control_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register1_outWaveform\[2\] GND " "Pin \"Instruction_to_register1_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_register1_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register2_outWaveform\[1\] GND " "Pin \"Instruction_to_register2_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_register2_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register2_outWaveform\[2\] GND " "Pin \"Instruction_to_register2_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_register2_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_controlULA_outWaveform\[1\] GND " "Pin \"Instruction_to_controlULA_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_controlULA_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_controlULA_outWaveform\[2\] GND " "Pin \"Instruction_to_controlULA_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_controlULA_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[0\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[1\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[2\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[3\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[4\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[5\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[0\] GND " "Pin \"Instruction_to_Jump_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[1\] GND " "Pin \"Instruction_to_Jump_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[2\] GND " "Pin \"Instruction_to_Jump_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[3\] GND " "Pin \"Instruction_to_Jump_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[4\] GND " "Pin \"Instruction_to_Jump_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[5\] GND " "Pin \"Instruction_to_Jump_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[6\] GND " "Pin \"Instruction_to_Jump_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[7\] GND " "Pin \"Instruction_to_Jump_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[8\] GND " "Pin \"Instruction_to_Jump_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[9\] GND " "Pin \"Instruction_to_Jump_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[10\] GND " "Pin \"Instruction_to_Jump_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[11\] GND " "Pin \"Instruction_to_Jump_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Instruction_to_Jump_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[0\] GND " "Pin \"Data_to_writeRegister_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[1\] GND " "Pin \"Data_to_writeRegister_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[2\] GND " "Pin \"Data_to_writeRegister_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[3\] GND " "Pin \"Data_to_writeRegister_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[4\] GND " "Pin \"Data_to_writeRegister_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[5\] GND " "Pin \"Data_to_writeRegister_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[6\] GND " "Pin \"Data_to_writeRegister_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[7\] GND " "Pin \"Data_to_writeRegister_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[8\] GND " "Pin \"Data_to_writeRegister_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[9\] GND " "Pin \"Data_to_writeRegister_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[10\] GND " "Pin \"Data_to_writeRegister_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[11\] GND " "Pin \"Data_to_writeRegister_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[12\] GND " "Pin \"Data_to_writeRegister_outWaveform\[12\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[13\] GND " "Pin \"Data_to_writeRegister_outWaveform\[13\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[14\] GND " "Pin \"Data_to_writeRegister_outWaveform\[14\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_to_writeRegister_outWaveform\[15\] GND " "Pin \"Data_to_writeRegister_outWaveform\[15\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Data_to_writeRegister_outWaveform[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[0\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[1\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[2\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[3\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[4\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[5\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[6\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[7\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[8\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[9\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[10\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[11\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[12\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[12\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[13\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[13\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[14\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[14\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_adress_to_RAM_outWaveform\[15\] GND " "Pin \"Saida_adress_to_RAM_outWaveform\[15\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Saida_adress_to_RAM_outWaveform[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funcionou VCC " "Pin \"funcionou\" is stuck at VCC" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|funcionou"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_regdest_OUT VCC " "Pin \"Flag_regdest_OUT\" is stuck at VCC" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_regdest_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[0\] GND " "Pin \"Flag_origialu_OUT\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_origialu_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[1\] GND " "Pin \"Flag_origialu_OUT\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_origialu_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[2\] GND " "Pin \"Flag_origialu_OUT\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_origialu_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[3\] GND " "Pin \"Flag_origialu_OUT\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_origialu_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_memparareg_OUT GND " "Pin \"Flag_memparareg_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_memparareg_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_escrevereg_OUT VCC " "Pin \"Flag_escrevereg_OUT\" is stuck at VCC" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_escrevereg_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_lemem_OUT GND " "Pin \"Flag_lemem_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_lemem_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_escrevemem_OUT GND " "Pin \"Flag_escrevemem_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_escrevemem_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_branch_OUT GND " "Pin \"Flag_branch_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_branch_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_aluSRC_OUT VCC " "Pin \"Flag_aluSRC_OUT\" is stuck at VCC" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_aluSRC_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_jump_OUT GND " "Pin \"Flag_jump_OUT\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543631057491 "|DataPath|Flag_jump_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543631057491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543631057819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543631058631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543631060694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543631060694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543631062928 ""} { "Info" "ICUT_CUT_TM_OPINS" "181 " "Implemented 181 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543631062928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543631062928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543631062928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543631063272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 22:24:23 2018 " "Processing ended: Fri Nov 30 22:24:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543631063272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543631063272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543631063272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543631063272 ""}
