#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 29 11:29:36 2017
# Process ID: 2856
# Current directory: W:/ece532/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3424 W:\ece532\src\hdmi.xpr
# Log file: W:/ece532/src/vivado.log
# Journal file: W:/ece532/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ece532/src/hdmi.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace W:/ece532/src/hdmi.sdk -hwspec W:/ece532/src/hdmi.sdk/hdmi_wrapper.hdf
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list ddc_scl_io ddc_sda_io]]
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
update_files -from_files W:/ece532/src/NexysVideo_Master.xdc -to_files W:/NexysVideo-master_2015.3/Projects/hdmi/src/constraints/NexysVideo_Master.xdc -filesets [get_filesets *]
set_property target_constrs_file W:/ece532/src/NexysVideo_Master.xdc [current_fileset -constrset]
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO2
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/GPIO2] [get_bd_intf_ports GPIO2]
endgroup
save_bd_design
generate_target all [get_files W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd]
refresh_design
remove_files -fileset constrs_1 W:/ece532/src/NexysVideo_Master.xdc
file mkdir W:/ece532/src/hdmi.srcs/constrs_1
add_files -fileset constrs_1 -norecurse W:/ece532/src/NexysVideo_Master.xdc
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
reset_run synth_1 -noclean_dir 
launch_runs synth_1
wait_on_run synth_1
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
synth_design -rtl -name rtl_1
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property name gpio_io_o [get_bd_intf_ports GPIO]
save_bd_design
set_property name gpio2_io_i [get_bd_intf_ports GPIO2]
save_bd_design
reset_run synth_1 -noclean_dir 
validate_bd_design
save_bd_design
launch_runs synth_1
wait_on_run synth_1
launch_sdk -workspace W:/ece532/src/hdmi.sdk -hwspec W:/ece532/src/hdmi.sdk/hdmi_wrapper.hdf
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
show_objects -name gpio [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ CLK.*.* } ]
synth_design -rtl -name rtl_1
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
startgroup
create_bd_port -dir O -from 5 -to 0 gpio_io_o_1
connect_bd_net [get_bd_pins /axi_gpio_0/gpio_io_o] [get_bd_ports gpio_io_o_1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2]
startgroup
create_bd_port -dir I -from 0 -to 0 gpio2_io_i_1
connect_bd_net [get_bd_pins /axi_gpio_0/gpio2_io_i] [get_bd_ports gpio2_io_i_1]
endgroup
delete_bd_objs [get_bd_intf_ports gpio_io_o]
delete_bd_objs [get_bd_intf_ports gpio2_io_i]
set_property name gpio2_io_i [get_bd_ports gpio2_io_i_1]
set_property name gpio_io_o [get_bd_ports gpio_io_o_1]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
set_property name gpio_io_o [get_bd_nets axi_gpio_0_gpio_io_o]
set_property name gpio2_io_i [get_bd_nets gpio2_io_i_1_1]
save_bd_design
generate_target all [get_files W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd]
refresh_design
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M10_AXI] [get_bd_nets gpio_io_o] [get_bd_nets gpio2_io_i] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {7 2318 494} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "dip_switches_8bits ( 8 Switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
undo
delete_bd_objs [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M10_AXI] [get_bd_cells axi_gpio_0]
save_bd_design
delete_bd_objs [get_bd_ports gpio_io_o]
delete_bd_objs [get_bd_ports gpio2_io_i]
save_bd_design
create_project managed_ip_project W:/ece532/src/managed_ip_project -part xc7vx485tffg1157-1 -ip
set_property target_simulator XSim [current_project]
current_project hdmi
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
get_board_parts
set_property location {7 2381 612} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {6} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 gpio_io_o
connect_bd_net [get_bd_pins /axi_gpio_0/gpio_io_o] [get_bd_ports gpio_io_o]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 0 gpio2_io_i
connect_bd_net [get_bd_pins /axi_gpio_0/gpio2_io_i] [get_bd_ports gpio2_io_i]
endgroup
make_wrapper -files [get_files W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd] -top
add_files -norecurse W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdl/hdmi_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_io_o[5]} {gpio_io_o[4]} {gpio_io_o[3]} {gpio_io_o[2]} {gpio_io_o[1]} {gpio_io_o[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_io_o[5]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {gpio_io_o[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_io_o[4]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {gpio_io_o[5]} {gpio_io_o[4]} {gpio_io_o[3]} {gpio_io_o[2]} {gpio_io_o[1]} {gpio_io_o[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {gpio_io_o[3]}]]
set_property target_constrs_file W:/ece532/src/NexysVideo_Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force W:/ece532/src/hdmi.runs/impl_1/hdmi_wrapper.sysdef W:/ece532/src/hdmi.sdk/hdmi_wrapper.hdf

open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
undo
undo
current_project managed_ip_project
close_project
set_property IOSTANDARD LVCMOS25 [get_ports [list {gpio2_io_i[0]}]]
set_property package_pin "" [get_ports [list  {gpio_io_o[1]}]]
place_ports {gpio_io_o[0]} AB22
place_ports {gpio_io_o[1]} AB21
place_ports {gpio_io_o[2]} AB20
place_ports {gpio_io_o[3]} AB18
place_ports {gpio_io_o[4]} Y21
place_ports {gpio_io_o[5]} AA21
place_ports {gpio2_io_i[0]} AA20
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio2_io_i[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_io_o[5]} {gpio_io_o[4]} {gpio_io_o[3]} {gpio_io_o[2]} {gpio_io_o[1]} {gpio_io_o[0]}]]
save_constraints
open_bd_design {W:/ece532/src/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force W:/ece532/src/hdmi.runs/impl_1/hdmi_wrapper.sysdef W:/ece532/src/hdmi.sdk/hdmi_wrapper.hdf

