# Multi-core L2 Cache
Currently working on: RTL Implementation of a shared, write-back L2 cache
Next Steps: set up an UVM environment for simulation analysis
