
SoC_Reto_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fa0  080000b4  080000b4  000010b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08005054  08005054  00006054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800530c  0800530c  00007050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800530c  0800530c  00007050  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800530c  0800530c  00007050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800530c  0800530c  0000630c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005310  08005310  00006310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08005314  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000050  08005364  00007050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08005364  00007220  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007050  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000222d  00000000  00000000  00007078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ac2  00000000  00000000  000092a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000290  00000000  00000000  00009d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001c5  00000000  00000000  00009ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000025ba  00000000  00000000  0000a1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003dc7  00000000  00000000  0000c777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000089ac  00000000  00000000  0001053e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00018eea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001234  00000000  00000000  00018f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  0001a164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b4 <__do_global_dtors_aux>:
 80000b4:	b510      	push	{r4, lr}
 80000b6:	4c06      	ldr	r4, [pc, #24]	@ (80000d0 <__do_global_dtors_aux+0x1c>)
 80000b8:	7823      	ldrb	r3, [r4, #0]
 80000ba:	2b00      	cmp	r3, #0
 80000bc:	d107      	bne.n	80000ce <__do_global_dtors_aux+0x1a>
 80000be:	4b05      	ldr	r3, [pc, #20]	@ (80000d4 <__do_global_dtors_aux+0x20>)
 80000c0:	2b00      	cmp	r3, #0
 80000c2:	d002      	beq.n	80000ca <__do_global_dtors_aux+0x16>
 80000c4:	4804      	ldr	r0, [pc, #16]	@ (80000d8 <__do_global_dtors_aux+0x24>)
 80000c6:	e000      	b.n	80000ca <__do_global_dtors_aux+0x16>
 80000c8:	bf00      	nop
 80000ca:	2301      	movs	r3, #1
 80000cc:	7023      	strb	r3, [r4, #0]
 80000ce:	bd10      	pop	{r4, pc}
 80000d0:	20000050 	.word	0x20000050
 80000d4:	00000000 	.word	0x00000000
 80000d8:	0800503c 	.word	0x0800503c

080000dc <frame_dummy>:
 80000dc:	4b04      	ldr	r3, [pc, #16]	@ (80000f0 <frame_dummy+0x14>)
 80000de:	b510      	push	{r4, lr}
 80000e0:	2b00      	cmp	r3, #0
 80000e2:	d003      	beq.n	80000ec <frame_dummy+0x10>
 80000e4:	4903      	ldr	r1, [pc, #12]	@ (80000f4 <frame_dummy+0x18>)
 80000e6:	4804      	ldr	r0, [pc, #16]	@ (80000f8 <frame_dummy+0x1c>)
 80000e8:	e000      	b.n	80000ec <frame_dummy+0x10>
 80000ea:	bf00      	nop
 80000ec:	bd10      	pop	{r4, pc}
 80000ee:	46c0      	nop			@ (mov r8, r8)
 80000f0:	00000000 	.word	0x00000000
 80000f4:	20000054 	.word	0x20000054
 80000f8:	0800503c 	.word	0x0800503c

080000fc <strlen>:
 80000fc:	2300      	movs	r3, #0
 80000fe:	5cc2      	ldrb	r2, [r0, r3]
 8000100:	3301      	adds	r3, #1
 8000102:	2a00      	cmp	r2, #0
 8000104:	d1fb      	bne.n	80000fe <strlen+0x2>
 8000106:	1e58      	subs	r0, r3, #1
 8000108:	4770      	bx	lr
	...

0800010c <__gnu_thumb1_case_shi>:
 800010c:	b403      	push	{r0, r1}
 800010e:	4671      	mov	r1, lr
 8000110:	0849      	lsrs	r1, r1, #1
 8000112:	0040      	lsls	r0, r0, #1
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	5e09      	ldrsh	r1, [r1, r0]
 8000118:	0049      	lsls	r1, r1, #1
 800011a:	448e      	add	lr, r1
 800011c:	bc03      	pop	{r0, r1}
 800011e:	4770      	bx	lr

08000120 <__udivsi3>:
 8000120:	2200      	movs	r2, #0
 8000122:	0843      	lsrs	r3, r0, #1
 8000124:	428b      	cmp	r3, r1
 8000126:	d374      	bcc.n	8000212 <__udivsi3+0xf2>
 8000128:	0903      	lsrs	r3, r0, #4
 800012a:	428b      	cmp	r3, r1
 800012c:	d35f      	bcc.n	80001ee <__udivsi3+0xce>
 800012e:	0a03      	lsrs	r3, r0, #8
 8000130:	428b      	cmp	r3, r1
 8000132:	d344      	bcc.n	80001be <__udivsi3+0x9e>
 8000134:	0b03      	lsrs	r3, r0, #12
 8000136:	428b      	cmp	r3, r1
 8000138:	d328      	bcc.n	800018c <__udivsi3+0x6c>
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d30d      	bcc.n	800015c <__udivsi3+0x3c>
 8000140:	22ff      	movs	r2, #255	@ 0xff
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	ba12      	rev	r2, r2
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d302      	bcc.n	8000152 <__udivsi3+0x32>
 800014c:	1212      	asrs	r2, r2, #8
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	d065      	beq.n	800021e <__udivsi3+0xfe>
 8000152:	0b03      	lsrs	r3, r0, #12
 8000154:	428b      	cmp	r3, r1
 8000156:	d319      	bcc.n	800018c <__udivsi3+0x6c>
 8000158:	e000      	b.n	800015c <__udivsi3+0x3c>
 800015a:	0a09      	lsrs	r1, r1, #8
 800015c:	0bc3      	lsrs	r3, r0, #15
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x46>
 8000162:	03cb      	lsls	r3, r1, #15
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b83      	lsrs	r3, r0, #14
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x52>
 800016e:	038b      	lsls	r3, r1, #14
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b43      	lsrs	r3, r0, #13
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x5e>
 800017a:	034b      	lsls	r3, r1, #13
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b03      	lsrs	r3, r0, #12
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x6a>
 8000186:	030b      	lsls	r3, r1, #12
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0ac3      	lsrs	r3, r0, #11
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x76>
 8000192:	02cb      	lsls	r3, r1, #11
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a83      	lsrs	r3, r0, #10
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x82>
 800019e:	028b      	lsls	r3, r1, #10
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a43      	lsrs	r3, r0, #9
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x8e>
 80001aa:	024b      	lsls	r3, r1, #9
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a03      	lsrs	r3, r0, #8
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x9a>
 80001b6:	020b      	lsls	r3, r1, #8
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	d2cd      	bcs.n	800015a <__udivsi3+0x3a>
 80001be:	09c3      	lsrs	r3, r0, #7
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xa8>
 80001c4:	01cb      	lsls	r3, r1, #7
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0983      	lsrs	r3, r0, #6
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xb4>
 80001d0:	018b      	lsls	r3, r1, #6
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0943      	lsrs	r3, r0, #5
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xc0>
 80001dc:	014b      	lsls	r3, r1, #5
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0903      	lsrs	r3, r0, #4
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xcc>
 80001e8:	010b      	lsls	r3, r1, #4
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	08c3      	lsrs	r3, r0, #3
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xd8>
 80001f4:	00cb      	lsls	r3, r1, #3
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0883      	lsrs	r3, r0, #2
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xe4>
 8000200:	008b      	lsls	r3, r1, #2
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0843      	lsrs	r3, r0, #1
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xf0>
 800020c:	004b      	lsls	r3, r1, #1
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	1a41      	subs	r1, r0, r1
 8000214:	d200      	bcs.n	8000218 <__udivsi3+0xf8>
 8000216:	4601      	mov	r1, r0
 8000218:	4152      	adcs	r2, r2
 800021a:	4610      	mov	r0, r2
 800021c:	4770      	bx	lr
 800021e:	e7ff      	b.n	8000220 <__udivsi3+0x100>
 8000220:	b501      	push	{r0, lr}
 8000222:	2000      	movs	r0, #0
 8000224:	f000 f8f0 	bl	8000408 <__aeabi_idiv0>
 8000228:	bd02      	pop	{r1, pc}
 800022a:	46c0      	nop			@ (mov r8, r8)

0800022c <__aeabi_uidivmod>:
 800022c:	2900      	cmp	r1, #0
 800022e:	d0f7      	beq.n	8000220 <__udivsi3+0x100>
 8000230:	e776      	b.n	8000120 <__udivsi3>
 8000232:	4770      	bx	lr

08000234 <__divsi3>:
 8000234:	4603      	mov	r3, r0
 8000236:	430b      	orrs	r3, r1
 8000238:	d47f      	bmi.n	800033a <__divsi3+0x106>
 800023a:	2200      	movs	r2, #0
 800023c:	0843      	lsrs	r3, r0, #1
 800023e:	428b      	cmp	r3, r1
 8000240:	d374      	bcc.n	800032c <__divsi3+0xf8>
 8000242:	0903      	lsrs	r3, r0, #4
 8000244:	428b      	cmp	r3, r1
 8000246:	d35f      	bcc.n	8000308 <__divsi3+0xd4>
 8000248:	0a03      	lsrs	r3, r0, #8
 800024a:	428b      	cmp	r3, r1
 800024c:	d344      	bcc.n	80002d8 <__divsi3+0xa4>
 800024e:	0b03      	lsrs	r3, r0, #12
 8000250:	428b      	cmp	r3, r1
 8000252:	d328      	bcc.n	80002a6 <__divsi3+0x72>
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d30d      	bcc.n	8000276 <__divsi3+0x42>
 800025a:	22ff      	movs	r2, #255	@ 0xff
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	ba12      	rev	r2, r2
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d302      	bcc.n	800026c <__divsi3+0x38>
 8000266:	1212      	asrs	r2, r2, #8
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	d065      	beq.n	8000338 <__divsi3+0x104>
 800026c:	0b03      	lsrs	r3, r0, #12
 800026e:	428b      	cmp	r3, r1
 8000270:	d319      	bcc.n	80002a6 <__divsi3+0x72>
 8000272:	e000      	b.n	8000276 <__divsi3+0x42>
 8000274:	0a09      	lsrs	r1, r1, #8
 8000276:	0bc3      	lsrs	r3, r0, #15
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x4c>
 800027c:	03cb      	lsls	r3, r1, #15
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b83      	lsrs	r3, r0, #14
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x58>
 8000288:	038b      	lsls	r3, r1, #14
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b43      	lsrs	r3, r0, #13
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x64>
 8000294:	034b      	lsls	r3, r1, #13
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b03      	lsrs	r3, r0, #12
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x70>
 80002a0:	030b      	lsls	r3, r1, #12
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0ac3      	lsrs	r3, r0, #11
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x7c>
 80002ac:	02cb      	lsls	r3, r1, #11
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a83      	lsrs	r3, r0, #10
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x88>
 80002b8:	028b      	lsls	r3, r1, #10
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a43      	lsrs	r3, r0, #9
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x94>
 80002c4:	024b      	lsls	r3, r1, #9
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a03      	lsrs	r3, r0, #8
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0xa0>
 80002d0:	020b      	lsls	r3, r1, #8
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	d2cd      	bcs.n	8000274 <__divsi3+0x40>
 80002d8:	09c3      	lsrs	r3, r0, #7
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xae>
 80002de:	01cb      	lsls	r3, r1, #7
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0983      	lsrs	r3, r0, #6
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xba>
 80002ea:	018b      	lsls	r3, r1, #6
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0943      	lsrs	r3, r0, #5
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xc6>
 80002f6:	014b      	lsls	r3, r1, #5
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0903      	lsrs	r3, r0, #4
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xd2>
 8000302:	010b      	lsls	r3, r1, #4
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	08c3      	lsrs	r3, r0, #3
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xde>
 800030e:	00cb      	lsls	r3, r1, #3
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0883      	lsrs	r3, r0, #2
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xea>
 800031a:	008b      	lsls	r3, r1, #2
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0843      	lsrs	r3, r0, #1
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xf6>
 8000326:	004b      	lsls	r3, r1, #1
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	1a41      	subs	r1, r0, r1
 800032e:	d200      	bcs.n	8000332 <__divsi3+0xfe>
 8000330:	4601      	mov	r1, r0
 8000332:	4152      	adcs	r2, r2
 8000334:	4610      	mov	r0, r2
 8000336:	4770      	bx	lr
 8000338:	e05d      	b.n	80003f6 <__divsi3+0x1c2>
 800033a:	0fca      	lsrs	r2, r1, #31
 800033c:	d000      	beq.n	8000340 <__divsi3+0x10c>
 800033e:	4249      	negs	r1, r1
 8000340:	1003      	asrs	r3, r0, #32
 8000342:	d300      	bcc.n	8000346 <__divsi3+0x112>
 8000344:	4240      	negs	r0, r0
 8000346:	4053      	eors	r3, r2
 8000348:	2200      	movs	r2, #0
 800034a:	469c      	mov	ip, r3
 800034c:	0903      	lsrs	r3, r0, #4
 800034e:	428b      	cmp	r3, r1
 8000350:	d32d      	bcc.n	80003ae <__divsi3+0x17a>
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d312      	bcc.n	800037e <__divsi3+0x14a>
 8000358:	22fc      	movs	r2, #252	@ 0xfc
 800035a:	0189      	lsls	r1, r1, #6
 800035c:	ba12      	rev	r2, r2
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d30c      	bcc.n	800037e <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d308      	bcc.n	800037e <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d304      	bcc.n	800037e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	d03a      	beq.n	80003ee <__divsi3+0x1ba>
 8000378:	1192      	asrs	r2, r2, #6
 800037a:	e000      	b.n	800037e <__divsi3+0x14a>
 800037c:	0989      	lsrs	r1, r1, #6
 800037e:	09c3      	lsrs	r3, r0, #7
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x154>
 8000384:	01cb      	lsls	r3, r1, #7
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0983      	lsrs	r3, r0, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x160>
 8000390:	018b      	lsls	r3, r1, #6
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0943      	lsrs	r3, r0, #5
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x16c>
 800039c:	014b      	lsls	r3, r1, #5
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0903      	lsrs	r3, r0, #4
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x178>
 80003a8:	010b      	lsls	r3, r1, #4
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	08c3      	lsrs	r3, r0, #3
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x184>
 80003b4:	00cb      	lsls	r3, r1, #3
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0883      	lsrs	r3, r0, #2
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x190>
 80003c0:	008b      	lsls	r3, r1, #2
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	d2d9      	bcs.n	800037c <__divsi3+0x148>
 80003c8:	0843      	lsrs	r3, r0, #1
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d301      	bcc.n	80003d2 <__divsi3+0x19e>
 80003ce:	004b      	lsls	r3, r1, #1
 80003d0:	1ac0      	subs	r0, r0, r3
 80003d2:	4152      	adcs	r2, r2
 80003d4:	1a41      	subs	r1, r0, r1
 80003d6:	d200      	bcs.n	80003da <__divsi3+0x1a6>
 80003d8:	4601      	mov	r1, r0
 80003da:	4663      	mov	r3, ip
 80003dc:	4152      	adcs	r2, r2
 80003de:	105b      	asrs	r3, r3, #1
 80003e0:	4610      	mov	r0, r2
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x1b4>
 80003e4:	4240      	negs	r0, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d500      	bpl.n	80003ec <__divsi3+0x1b8>
 80003ea:	4249      	negs	r1, r1
 80003ec:	4770      	bx	lr
 80003ee:	4663      	mov	r3, ip
 80003f0:	105b      	asrs	r3, r3, #1
 80003f2:	d300      	bcc.n	80003f6 <__divsi3+0x1c2>
 80003f4:	4240      	negs	r0, r0
 80003f6:	b501      	push	{r0, lr}
 80003f8:	2000      	movs	r0, #0
 80003fa:	f000 f805 	bl	8000408 <__aeabi_idiv0>
 80003fe:	bd02      	pop	{r1, pc}

08000400 <__aeabi_idivmod>:
 8000400:	2900      	cmp	r1, #0
 8000402:	d0f8      	beq.n	80003f6 <__divsi3+0x1c2>
 8000404:	e716      	b.n	8000234 <__divsi3>
 8000406:	4770      	bx	lr

08000408 <__aeabi_idiv0>:
 8000408:	4770      	bx	lr
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__aeabi_cdrcmple>:
 800040c:	4684      	mov	ip, r0
 800040e:	0010      	movs	r0, r2
 8000410:	4662      	mov	r2, ip
 8000412:	468c      	mov	ip, r1
 8000414:	0019      	movs	r1, r3
 8000416:	4663      	mov	r3, ip
 8000418:	e000      	b.n	800041c <__aeabi_cdcmpeq>
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <__aeabi_cdcmpeq>:
 800041c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800041e:	f001 f915 	bl	800164c <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	d401      	bmi.n	800042a <__aeabi_cdcmpeq+0xe>
 8000426:	2100      	movs	r1, #0
 8000428:	42c8      	cmn	r0, r1
 800042a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800042c <__aeabi_dcmpeq>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f001 f859 	bl	80014e4 <__eqdf2>
 8000432:	4240      	negs	r0, r0
 8000434:	3001      	adds	r0, #1
 8000436:	bd10      	pop	{r4, pc}

08000438 <__aeabi_dcmplt>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f001 f907 	bl	800164c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	db01      	blt.n	8000446 <__aeabi_dcmplt+0xe>
 8000442:	2000      	movs	r0, #0
 8000444:	bd10      	pop	{r4, pc}
 8000446:	2001      	movs	r0, #1
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_dcmple>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f8fd 	bl	800164c <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	dd01      	ble.n	800045a <__aeabi_dcmple+0xe>
 8000456:	2000      	movs	r0, #0
 8000458:	bd10      	pop	{r4, pc}
 800045a:	2001      	movs	r0, #1
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			@ (mov r8, r8)

08000460 <__aeabi_dcmpgt>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 f883 	bl	800156c <__gedf2>
 8000466:	2800      	cmp	r0, #0
 8000468:	dc01      	bgt.n	800046e <__aeabi_dcmpgt+0xe>
 800046a:	2000      	movs	r0, #0
 800046c:	bd10      	pop	{r4, pc}
 800046e:	2001      	movs	r0, #1
 8000470:	bd10      	pop	{r4, pc}
 8000472:	46c0      	nop			@ (mov r8, r8)

08000474 <__aeabi_dcmpge>:
 8000474:	b510      	push	{r4, lr}
 8000476:	f001 f879 	bl	800156c <__gedf2>
 800047a:	2800      	cmp	r0, #0
 800047c:	da01      	bge.n	8000482 <__aeabi_dcmpge+0xe>
 800047e:	2000      	movs	r0, #0
 8000480:	bd10      	pop	{r4, pc}
 8000482:	2001      	movs	r0, #1
 8000484:	bd10      	pop	{r4, pc}
 8000486:	46c0      	nop			@ (mov r8, r8)

08000488 <__aeabi_d2uiz>:
 8000488:	b570      	push	{r4, r5, r6, lr}
 800048a:	2200      	movs	r2, #0
 800048c:	4b0c      	ldr	r3, [pc, #48]	@ (80004c0 <__aeabi_d2uiz+0x38>)
 800048e:	0004      	movs	r4, r0
 8000490:	000d      	movs	r5, r1
 8000492:	f7ff ffef 	bl	8000474 <__aeabi_dcmpge>
 8000496:	2800      	cmp	r0, #0
 8000498:	d104      	bne.n	80004a4 <__aeabi_d2uiz+0x1c>
 800049a:	0020      	movs	r0, r4
 800049c:	0029      	movs	r1, r5
 800049e:	f002 f833 	bl	8002508 <__aeabi_d2iz>
 80004a2:	bd70      	pop	{r4, r5, r6, pc}
 80004a4:	4b06      	ldr	r3, [pc, #24]	@ (80004c0 <__aeabi_d2uiz+0x38>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	0020      	movs	r0, r4
 80004aa:	0029      	movs	r1, r5
 80004ac:	f001 fc22 	bl	8001cf4 <__aeabi_dsub>
 80004b0:	f002 f82a 	bl	8002508 <__aeabi_d2iz>
 80004b4:	2380      	movs	r3, #128	@ 0x80
 80004b6:	061b      	lsls	r3, r3, #24
 80004b8:	469c      	mov	ip, r3
 80004ba:	4460      	add	r0, ip
 80004bc:	e7f1      	b.n	80004a2 <__aeabi_d2uiz+0x1a>
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	41e00000 	.word	0x41e00000

080004c4 <__aeabi_fadd>:
 80004c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c6:	024b      	lsls	r3, r1, #9
 80004c8:	0a5a      	lsrs	r2, r3, #9
 80004ca:	4694      	mov	ip, r2
 80004cc:	004a      	lsls	r2, r1, #1
 80004ce:	0fc9      	lsrs	r1, r1, #31
 80004d0:	46ce      	mov	lr, r9
 80004d2:	4647      	mov	r7, r8
 80004d4:	4689      	mov	r9, r1
 80004d6:	0045      	lsls	r5, r0, #1
 80004d8:	0246      	lsls	r6, r0, #9
 80004da:	0e2d      	lsrs	r5, r5, #24
 80004dc:	0e12      	lsrs	r2, r2, #24
 80004de:	b580      	push	{r7, lr}
 80004e0:	0999      	lsrs	r1, r3, #6
 80004e2:	0a77      	lsrs	r7, r6, #9
 80004e4:	0fc4      	lsrs	r4, r0, #31
 80004e6:	09b6      	lsrs	r6, r6, #6
 80004e8:	1aab      	subs	r3, r5, r2
 80004ea:	454c      	cmp	r4, r9
 80004ec:	d020      	beq.n	8000530 <__aeabi_fadd+0x6c>
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	dd0c      	ble.n	800050c <__aeabi_fadd+0x48>
 80004f2:	2a00      	cmp	r2, #0
 80004f4:	d134      	bne.n	8000560 <__aeabi_fadd+0x9c>
 80004f6:	2900      	cmp	r1, #0
 80004f8:	d02a      	beq.n	8000550 <__aeabi_fadd+0x8c>
 80004fa:	1e5a      	subs	r2, r3, #1
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	d100      	bne.n	8000502 <__aeabi_fadd+0x3e>
 8000500:	e08f      	b.n	8000622 <__aeabi_fadd+0x15e>
 8000502:	2bff      	cmp	r3, #255	@ 0xff
 8000504:	d100      	bne.n	8000508 <__aeabi_fadd+0x44>
 8000506:	e0cd      	b.n	80006a4 <__aeabi_fadd+0x1e0>
 8000508:	0013      	movs	r3, r2
 800050a:	e02f      	b.n	800056c <__aeabi_fadd+0xa8>
 800050c:	2b00      	cmp	r3, #0
 800050e:	d060      	beq.n	80005d2 <__aeabi_fadd+0x10e>
 8000510:	1b53      	subs	r3, r2, r5
 8000512:	2d00      	cmp	r5, #0
 8000514:	d000      	beq.n	8000518 <__aeabi_fadd+0x54>
 8000516:	e0ee      	b.n	80006f6 <__aeabi_fadd+0x232>
 8000518:	2e00      	cmp	r6, #0
 800051a:	d100      	bne.n	800051e <__aeabi_fadd+0x5a>
 800051c:	e13e      	b.n	800079c <__aeabi_fadd+0x2d8>
 800051e:	1e5c      	subs	r4, r3, #1
 8000520:	2b01      	cmp	r3, #1
 8000522:	d100      	bne.n	8000526 <__aeabi_fadd+0x62>
 8000524:	e16b      	b.n	80007fe <__aeabi_fadd+0x33a>
 8000526:	2bff      	cmp	r3, #255	@ 0xff
 8000528:	d100      	bne.n	800052c <__aeabi_fadd+0x68>
 800052a:	e0b9      	b.n	80006a0 <__aeabi_fadd+0x1dc>
 800052c:	0023      	movs	r3, r4
 800052e:	e0e7      	b.n	8000700 <__aeabi_fadd+0x23c>
 8000530:	2b00      	cmp	r3, #0
 8000532:	dc00      	bgt.n	8000536 <__aeabi_fadd+0x72>
 8000534:	e0a4      	b.n	8000680 <__aeabi_fadd+0x1bc>
 8000536:	2a00      	cmp	r2, #0
 8000538:	d069      	beq.n	800060e <__aeabi_fadd+0x14a>
 800053a:	2dff      	cmp	r5, #255	@ 0xff
 800053c:	d100      	bne.n	8000540 <__aeabi_fadd+0x7c>
 800053e:	e0b1      	b.n	80006a4 <__aeabi_fadd+0x1e0>
 8000540:	2280      	movs	r2, #128	@ 0x80
 8000542:	04d2      	lsls	r2, r2, #19
 8000544:	4311      	orrs	r1, r2
 8000546:	2b1b      	cmp	r3, #27
 8000548:	dc00      	bgt.n	800054c <__aeabi_fadd+0x88>
 800054a:	e0e9      	b.n	8000720 <__aeabi_fadd+0x25c>
 800054c:	002b      	movs	r3, r5
 800054e:	3605      	adds	r6, #5
 8000550:	08f7      	lsrs	r7, r6, #3
 8000552:	2bff      	cmp	r3, #255	@ 0xff
 8000554:	d100      	bne.n	8000558 <__aeabi_fadd+0x94>
 8000556:	e0a5      	b.n	80006a4 <__aeabi_fadd+0x1e0>
 8000558:	027a      	lsls	r2, r7, #9
 800055a:	0a52      	lsrs	r2, r2, #9
 800055c:	b2d8      	uxtb	r0, r3
 800055e:	e030      	b.n	80005c2 <__aeabi_fadd+0xfe>
 8000560:	2dff      	cmp	r5, #255	@ 0xff
 8000562:	d100      	bne.n	8000566 <__aeabi_fadd+0xa2>
 8000564:	e09e      	b.n	80006a4 <__aeabi_fadd+0x1e0>
 8000566:	2280      	movs	r2, #128	@ 0x80
 8000568:	04d2      	lsls	r2, r2, #19
 800056a:	4311      	orrs	r1, r2
 800056c:	2001      	movs	r0, #1
 800056e:	2b1b      	cmp	r3, #27
 8000570:	dc08      	bgt.n	8000584 <__aeabi_fadd+0xc0>
 8000572:	0008      	movs	r0, r1
 8000574:	2220      	movs	r2, #32
 8000576:	40d8      	lsrs	r0, r3
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	4099      	lsls	r1, r3
 800057c:	000b      	movs	r3, r1
 800057e:	1e5a      	subs	r2, r3, #1
 8000580:	4193      	sbcs	r3, r2
 8000582:	4318      	orrs	r0, r3
 8000584:	1a36      	subs	r6, r6, r0
 8000586:	0173      	lsls	r3, r6, #5
 8000588:	d400      	bmi.n	800058c <__aeabi_fadd+0xc8>
 800058a:	e071      	b.n	8000670 <__aeabi_fadd+0x1ac>
 800058c:	01b6      	lsls	r6, r6, #6
 800058e:	09b7      	lsrs	r7, r6, #6
 8000590:	0038      	movs	r0, r7
 8000592:	f002 f88f 	bl	80026b4 <__clzsi2>
 8000596:	003b      	movs	r3, r7
 8000598:	3805      	subs	r0, #5
 800059a:	4083      	lsls	r3, r0
 800059c:	4285      	cmp	r5, r0
 800059e:	dd4d      	ble.n	800063c <__aeabi_fadd+0x178>
 80005a0:	4eb4      	ldr	r6, [pc, #720]	@ (8000874 <__aeabi_fadd+0x3b0>)
 80005a2:	1a2d      	subs	r5, r5, r0
 80005a4:	401e      	ands	r6, r3
 80005a6:	075a      	lsls	r2, r3, #29
 80005a8:	d068      	beq.n	800067c <__aeabi_fadd+0x1b8>
 80005aa:	220f      	movs	r2, #15
 80005ac:	4013      	ands	r3, r2
 80005ae:	2b04      	cmp	r3, #4
 80005b0:	d064      	beq.n	800067c <__aeabi_fadd+0x1b8>
 80005b2:	3604      	adds	r6, #4
 80005b4:	0173      	lsls	r3, r6, #5
 80005b6:	d561      	bpl.n	800067c <__aeabi_fadd+0x1b8>
 80005b8:	1c68      	adds	r0, r5, #1
 80005ba:	2dfe      	cmp	r5, #254	@ 0xfe
 80005bc:	d154      	bne.n	8000668 <__aeabi_fadd+0x1a4>
 80005be:	20ff      	movs	r0, #255	@ 0xff
 80005c0:	2200      	movs	r2, #0
 80005c2:	05c0      	lsls	r0, r0, #23
 80005c4:	4310      	orrs	r0, r2
 80005c6:	07e4      	lsls	r4, r4, #31
 80005c8:	4320      	orrs	r0, r4
 80005ca:	bcc0      	pop	{r6, r7}
 80005cc:	46b9      	mov	r9, r7
 80005ce:	46b0      	mov	r8, r6
 80005d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005d2:	22fe      	movs	r2, #254	@ 0xfe
 80005d4:	4690      	mov	r8, r2
 80005d6:	1c68      	adds	r0, r5, #1
 80005d8:	0002      	movs	r2, r0
 80005da:	4640      	mov	r0, r8
 80005dc:	4210      	tst	r0, r2
 80005de:	d16b      	bne.n	80006b8 <__aeabi_fadd+0x1f4>
 80005e0:	2d00      	cmp	r5, #0
 80005e2:	d000      	beq.n	80005e6 <__aeabi_fadd+0x122>
 80005e4:	e0dd      	b.n	80007a2 <__aeabi_fadd+0x2de>
 80005e6:	2e00      	cmp	r6, #0
 80005e8:	d100      	bne.n	80005ec <__aeabi_fadd+0x128>
 80005ea:	e102      	b.n	80007f2 <__aeabi_fadd+0x32e>
 80005ec:	2900      	cmp	r1, #0
 80005ee:	d0b3      	beq.n	8000558 <__aeabi_fadd+0x94>
 80005f0:	2280      	movs	r2, #128	@ 0x80
 80005f2:	1a77      	subs	r7, r6, r1
 80005f4:	04d2      	lsls	r2, r2, #19
 80005f6:	4217      	tst	r7, r2
 80005f8:	d100      	bne.n	80005fc <__aeabi_fadd+0x138>
 80005fa:	e136      	b.n	800086a <__aeabi_fadd+0x3a6>
 80005fc:	464c      	mov	r4, r9
 80005fe:	1b8e      	subs	r6, r1, r6
 8000600:	d061      	beq.n	80006c6 <__aeabi_fadd+0x202>
 8000602:	2001      	movs	r0, #1
 8000604:	4216      	tst	r6, r2
 8000606:	d130      	bne.n	800066a <__aeabi_fadd+0x1a6>
 8000608:	2300      	movs	r3, #0
 800060a:	08f7      	lsrs	r7, r6, #3
 800060c:	e7a4      	b.n	8000558 <__aeabi_fadd+0x94>
 800060e:	2900      	cmp	r1, #0
 8000610:	d09e      	beq.n	8000550 <__aeabi_fadd+0x8c>
 8000612:	1e5a      	subs	r2, r3, #1
 8000614:	2b01      	cmp	r3, #1
 8000616:	d100      	bne.n	800061a <__aeabi_fadd+0x156>
 8000618:	e0ca      	b.n	80007b0 <__aeabi_fadd+0x2ec>
 800061a:	2bff      	cmp	r3, #255	@ 0xff
 800061c:	d042      	beq.n	80006a4 <__aeabi_fadd+0x1e0>
 800061e:	0013      	movs	r3, r2
 8000620:	e791      	b.n	8000546 <__aeabi_fadd+0x82>
 8000622:	1a71      	subs	r1, r6, r1
 8000624:	014b      	lsls	r3, r1, #5
 8000626:	d400      	bmi.n	800062a <__aeabi_fadd+0x166>
 8000628:	e0d1      	b.n	80007ce <__aeabi_fadd+0x30a>
 800062a:	018f      	lsls	r7, r1, #6
 800062c:	09bf      	lsrs	r7, r7, #6
 800062e:	0038      	movs	r0, r7
 8000630:	f002 f840 	bl	80026b4 <__clzsi2>
 8000634:	003b      	movs	r3, r7
 8000636:	3805      	subs	r0, #5
 8000638:	4083      	lsls	r3, r0
 800063a:	2501      	movs	r5, #1
 800063c:	2220      	movs	r2, #32
 800063e:	1b40      	subs	r0, r0, r5
 8000640:	3001      	adds	r0, #1
 8000642:	1a12      	subs	r2, r2, r0
 8000644:	001e      	movs	r6, r3
 8000646:	4093      	lsls	r3, r2
 8000648:	40c6      	lsrs	r6, r0
 800064a:	1e5a      	subs	r2, r3, #1
 800064c:	4193      	sbcs	r3, r2
 800064e:	431e      	orrs	r6, r3
 8000650:	d039      	beq.n	80006c6 <__aeabi_fadd+0x202>
 8000652:	0773      	lsls	r3, r6, #29
 8000654:	d100      	bne.n	8000658 <__aeabi_fadd+0x194>
 8000656:	e11b      	b.n	8000890 <__aeabi_fadd+0x3cc>
 8000658:	230f      	movs	r3, #15
 800065a:	2500      	movs	r5, #0
 800065c:	4033      	ands	r3, r6
 800065e:	2b04      	cmp	r3, #4
 8000660:	d1a7      	bne.n	80005b2 <__aeabi_fadd+0xee>
 8000662:	2001      	movs	r0, #1
 8000664:	0172      	lsls	r2, r6, #5
 8000666:	d57c      	bpl.n	8000762 <__aeabi_fadd+0x29e>
 8000668:	b2c0      	uxtb	r0, r0
 800066a:	01b2      	lsls	r2, r6, #6
 800066c:	0a52      	lsrs	r2, r2, #9
 800066e:	e7a8      	b.n	80005c2 <__aeabi_fadd+0xfe>
 8000670:	0773      	lsls	r3, r6, #29
 8000672:	d003      	beq.n	800067c <__aeabi_fadd+0x1b8>
 8000674:	230f      	movs	r3, #15
 8000676:	4033      	ands	r3, r6
 8000678:	2b04      	cmp	r3, #4
 800067a:	d19a      	bne.n	80005b2 <__aeabi_fadd+0xee>
 800067c:	002b      	movs	r3, r5
 800067e:	e767      	b.n	8000550 <__aeabi_fadd+0x8c>
 8000680:	2b00      	cmp	r3, #0
 8000682:	d023      	beq.n	80006cc <__aeabi_fadd+0x208>
 8000684:	1b53      	subs	r3, r2, r5
 8000686:	2d00      	cmp	r5, #0
 8000688:	d17b      	bne.n	8000782 <__aeabi_fadd+0x2be>
 800068a:	2e00      	cmp	r6, #0
 800068c:	d100      	bne.n	8000690 <__aeabi_fadd+0x1cc>
 800068e:	e086      	b.n	800079e <__aeabi_fadd+0x2da>
 8000690:	1e5d      	subs	r5, r3, #1
 8000692:	2b01      	cmp	r3, #1
 8000694:	d100      	bne.n	8000698 <__aeabi_fadd+0x1d4>
 8000696:	e08b      	b.n	80007b0 <__aeabi_fadd+0x2ec>
 8000698:	2bff      	cmp	r3, #255	@ 0xff
 800069a:	d002      	beq.n	80006a2 <__aeabi_fadd+0x1de>
 800069c:	002b      	movs	r3, r5
 800069e:	e075      	b.n	800078c <__aeabi_fadd+0x2c8>
 80006a0:	464c      	mov	r4, r9
 80006a2:	4667      	mov	r7, ip
 80006a4:	2f00      	cmp	r7, #0
 80006a6:	d100      	bne.n	80006aa <__aeabi_fadd+0x1e6>
 80006a8:	e789      	b.n	80005be <__aeabi_fadd+0xfa>
 80006aa:	2280      	movs	r2, #128	@ 0x80
 80006ac:	03d2      	lsls	r2, r2, #15
 80006ae:	433a      	orrs	r2, r7
 80006b0:	0252      	lsls	r2, r2, #9
 80006b2:	20ff      	movs	r0, #255	@ 0xff
 80006b4:	0a52      	lsrs	r2, r2, #9
 80006b6:	e784      	b.n	80005c2 <__aeabi_fadd+0xfe>
 80006b8:	1a77      	subs	r7, r6, r1
 80006ba:	017b      	lsls	r3, r7, #5
 80006bc:	d46b      	bmi.n	8000796 <__aeabi_fadd+0x2d2>
 80006be:	2f00      	cmp	r7, #0
 80006c0:	d000      	beq.n	80006c4 <__aeabi_fadd+0x200>
 80006c2:	e765      	b.n	8000590 <__aeabi_fadd+0xcc>
 80006c4:	2400      	movs	r4, #0
 80006c6:	2000      	movs	r0, #0
 80006c8:	2200      	movs	r2, #0
 80006ca:	e77a      	b.n	80005c2 <__aeabi_fadd+0xfe>
 80006cc:	22fe      	movs	r2, #254	@ 0xfe
 80006ce:	1c6b      	adds	r3, r5, #1
 80006d0:	421a      	tst	r2, r3
 80006d2:	d149      	bne.n	8000768 <__aeabi_fadd+0x2a4>
 80006d4:	2d00      	cmp	r5, #0
 80006d6:	d000      	beq.n	80006da <__aeabi_fadd+0x216>
 80006d8:	e09f      	b.n	800081a <__aeabi_fadd+0x356>
 80006da:	2e00      	cmp	r6, #0
 80006dc:	d100      	bne.n	80006e0 <__aeabi_fadd+0x21c>
 80006de:	e0ba      	b.n	8000856 <__aeabi_fadd+0x392>
 80006e0:	2900      	cmp	r1, #0
 80006e2:	d100      	bne.n	80006e6 <__aeabi_fadd+0x222>
 80006e4:	e0cf      	b.n	8000886 <__aeabi_fadd+0x3c2>
 80006e6:	1872      	adds	r2, r6, r1
 80006e8:	0153      	lsls	r3, r2, #5
 80006ea:	d400      	bmi.n	80006ee <__aeabi_fadd+0x22a>
 80006ec:	e0cd      	b.n	800088a <__aeabi_fadd+0x3c6>
 80006ee:	0192      	lsls	r2, r2, #6
 80006f0:	2001      	movs	r0, #1
 80006f2:	0a52      	lsrs	r2, r2, #9
 80006f4:	e765      	b.n	80005c2 <__aeabi_fadd+0xfe>
 80006f6:	2aff      	cmp	r2, #255	@ 0xff
 80006f8:	d0d2      	beq.n	80006a0 <__aeabi_fadd+0x1dc>
 80006fa:	2080      	movs	r0, #128	@ 0x80
 80006fc:	04c0      	lsls	r0, r0, #19
 80006fe:	4306      	orrs	r6, r0
 8000700:	2001      	movs	r0, #1
 8000702:	2b1b      	cmp	r3, #27
 8000704:	dc08      	bgt.n	8000718 <__aeabi_fadd+0x254>
 8000706:	0030      	movs	r0, r6
 8000708:	2420      	movs	r4, #32
 800070a:	40d8      	lsrs	r0, r3
 800070c:	1ae3      	subs	r3, r4, r3
 800070e:	409e      	lsls	r6, r3
 8000710:	0033      	movs	r3, r6
 8000712:	1e5c      	subs	r4, r3, #1
 8000714:	41a3      	sbcs	r3, r4
 8000716:	4318      	orrs	r0, r3
 8000718:	464c      	mov	r4, r9
 800071a:	0015      	movs	r5, r2
 800071c:	1a0e      	subs	r6, r1, r0
 800071e:	e732      	b.n	8000586 <__aeabi_fadd+0xc2>
 8000720:	0008      	movs	r0, r1
 8000722:	2220      	movs	r2, #32
 8000724:	40d8      	lsrs	r0, r3
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	4099      	lsls	r1, r3
 800072a:	000b      	movs	r3, r1
 800072c:	1e5a      	subs	r2, r3, #1
 800072e:	4193      	sbcs	r3, r2
 8000730:	4303      	orrs	r3, r0
 8000732:	18f6      	adds	r6, r6, r3
 8000734:	0173      	lsls	r3, r6, #5
 8000736:	d59b      	bpl.n	8000670 <__aeabi_fadd+0x1ac>
 8000738:	3501      	adds	r5, #1
 800073a:	2dff      	cmp	r5, #255	@ 0xff
 800073c:	d100      	bne.n	8000740 <__aeabi_fadd+0x27c>
 800073e:	e73e      	b.n	80005be <__aeabi_fadd+0xfa>
 8000740:	2301      	movs	r3, #1
 8000742:	494d      	ldr	r1, [pc, #308]	@ (8000878 <__aeabi_fadd+0x3b4>)
 8000744:	0872      	lsrs	r2, r6, #1
 8000746:	4033      	ands	r3, r6
 8000748:	400a      	ands	r2, r1
 800074a:	431a      	orrs	r2, r3
 800074c:	0016      	movs	r6, r2
 800074e:	0753      	lsls	r3, r2, #29
 8000750:	d004      	beq.n	800075c <__aeabi_fadd+0x298>
 8000752:	230f      	movs	r3, #15
 8000754:	4013      	ands	r3, r2
 8000756:	2b04      	cmp	r3, #4
 8000758:	d000      	beq.n	800075c <__aeabi_fadd+0x298>
 800075a:	e72a      	b.n	80005b2 <__aeabi_fadd+0xee>
 800075c:	0173      	lsls	r3, r6, #5
 800075e:	d500      	bpl.n	8000762 <__aeabi_fadd+0x29e>
 8000760:	e72a      	b.n	80005b8 <__aeabi_fadd+0xf4>
 8000762:	002b      	movs	r3, r5
 8000764:	08f7      	lsrs	r7, r6, #3
 8000766:	e6f7      	b.n	8000558 <__aeabi_fadd+0x94>
 8000768:	2bff      	cmp	r3, #255	@ 0xff
 800076a:	d100      	bne.n	800076e <__aeabi_fadd+0x2aa>
 800076c:	e727      	b.n	80005be <__aeabi_fadd+0xfa>
 800076e:	1871      	adds	r1, r6, r1
 8000770:	0849      	lsrs	r1, r1, #1
 8000772:	074a      	lsls	r2, r1, #29
 8000774:	d02f      	beq.n	80007d6 <__aeabi_fadd+0x312>
 8000776:	220f      	movs	r2, #15
 8000778:	400a      	ands	r2, r1
 800077a:	2a04      	cmp	r2, #4
 800077c:	d02b      	beq.n	80007d6 <__aeabi_fadd+0x312>
 800077e:	1d0e      	adds	r6, r1, #4
 8000780:	e6e6      	b.n	8000550 <__aeabi_fadd+0x8c>
 8000782:	2aff      	cmp	r2, #255	@ 0xff
 8000784:	d08d      	beq.n	80006a2 <__aeabi_fadd+0x1de>
 8000786:	2080      	movs	r0, #128	@ 0x80
 8000788:	04c0      	lsls	r0, r0, #19
 800078a:	4306      	orrs	r6, r0
 800078c:	2b1b      	cmp	r3, #27
 800078e:	dd24      	ble.n	80007da <__aeabi_fadd+0x316>
 8000790:	0013      	movs	r3, r2
 8000792:	1d4e      	adds	r6, r1, #5
 8000794:	e6dc      	b.n	8000550 <__aeabi_fadd+0x8c>
 8000796:	464c      	mov	r4, r9
 8000798:	1b8f      	subs	r7, r1, r6
 800079a:	e6f9      	b.n	8000590 <__aeabi_fadd+0xcc>
 800079c:	464c      	mov	r4, r9
 800079e:	000e      	movs	r6, r1
 80007a0:	e6d6      	b.n	8000550 <__aeabi_fadd+0x8c>
 80007a2:	2e00      	cmp	r6, #0
 80007a4:	d149      	bne.n	800083a <__aeabi_fadd+0x376>
 80007a6:	2900      	cmp	r1, #0
 80007a8:	d068      	beq.n	800087c <__aeabi_fadd+0x3b8>
 80007aa:	4667      	mov	r7, ip
 80007ac:	464c      	mov	r4, r9
 80007ae:	e77c      	b.n	80006aa <__aeabi_fadd+0x1e6>
 80007b0:	1870      	adds	r0, r6, r1
 80007b2:	0143      	lsls	r3, r0, #5
 80007b4:	d574      	bpl.n	80008a0 <__aeabi_fadd+0x3dc>
 80007b6:	4930      	ldr	r1, [pc, #192]	@ (8000878 <__aeabi_fadd+0x3b4>)
 80007b8:	0840      	lsrs	r0, r0, #1
 80007ba:	4001      	ands	r1, r0
 80007bc:	0743      	lsls	r3, r0, #29
 80007be:	d009      	beq.n	80007d4 <__aeabi_fadd+0x310>
 80007c0:	230f      	movs	r3, #15
 80007c2:	4003      	ands	r3, r0
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d005      	beq.n	80007d4 <__aeabi_fadd+0x310>
 80007c8:	2302      	movs	r3, #2
 80007ca:	1d0e      	adds	r6, r1, #4
 80007cc:	e6c0      	b.n	8000550 <__aeabi_fadd+0x8c>
 80007ce:	2301      	movs	r3, #1
 80007d0:	08cf      	lsrs	r7, r1, #3
 80007d2:	e6c1      	b.n	8000558 <__aeabi_fadd+0x94>
 80007d4:	2302      	movs	r3, #2
 80007d6:	08cf      	lsrs	r7, r1, #3
 80007d8:	e6be      	b.n	8000558 <__aeabi_fadd+0x94>
 80007da:	2520      	movs	r5, #32
 80007dc:	0030      	movs	r0, r6
 80007de:	40d8      	lsrs	r0, r3
 80007e0:	1aeb      	subs	r3, r5, r3
 80007e2:	409e      	lsls	r6, r3
 80007e4:	0033      	movs	r3, r6
 80007e6:	1e5d      	subs	r5, r3, #1
 80007e8:	41ab      	sbcs	r3, r5
 80007ea:	4303      	orrs	r3, r0
 80007ec:	0015      	movs	r5, r2
 80007ee:	185e      	adds	r6, r3, r1
 80007f0:	e7a0      	b.n	8000734 <__aeabi_fadd+0x270>
 80007f2:	2900      	cmp	r1, #0
 80007f4:	d100      	bne.n	80007f8 <__aeabi_fadd+0x334>
 80007f6:	e765      	b.n	80006c4 <__aeabi_fadd+0x200>
 80007f8:	464c      	mov	r4, r9
 80007fa:	4667      	mov	r7, ip
 80007fc:	e6ac      	b.n	8000558 <__aeabi_fadd+0x94>
 80007fe:	1b8f      	subs	r7, r1, r6
 8000800:	017b      	lsls	r3, r7, #5
 8000802:	d52e      	bpl.n	8000862 <__aeabi_fadd+0x39e>
 8000804:	01bf      	lsls	r7, r7, #6
 8000806:	09bf      	lsrs	r7, r7, #6
 8000808:	0038      	movs	r0, r7
 800080a:	f001 ff53 	bl	80026b4 <__clzsi2>
 800080e:	003b      	movs	r3, r7
 8000810:	3805      	subs	r0, #5
 8000812:	4083      	lsls	r3, r0
 8000814:	464c      	mov	r4, r9
 8000816:	3501      	adds	r5, #1
 8000818:	e710      	b.n	800063c <__aeabi_fadd+0x178>
 800081a:	2e00      	cmp	r6, #0
 800081c:	d100      	bne.n	8000820 <__aeabi_fadd+0x35c>
 800081e:	e740      	b.n	80006a2 <__aeabi_fadd+0x1de>
 8000820:	2900      	cmp	r1, #0
 8000822:	d100      	bne.n	8000826 <__aeabi_fadd+0x362>
 8000824:	e741      	b.n	80006aa <__aeabi_fadd+0x1e6>
 8000826:	2380      	movs	r3, #128	@ 0x80
 8000828:	03db      	lsls	r3, r3, #15
 800082a:	429f      	cmp	r7, r3
 800082c:	d200      	bcs.n	8000830 <__aeabi_fadd+0x36c>
 800082e:	e73c      	b.n	80006aa <__aeabi_fadd+0x1e6>
 8000830:	459c      	cmp	ip, r3
 8000832:	d300      	bcc.n	8000836 <__aeabi_fadd+0x372>
 8000834:	e739      	b.n	80006aa <__aeabi_fadd+0x1e6>
 8000836:	4667      	mov	r7, ip
 8000838:	e737      	b.n	80006aa <__aeabi_fadd+0x1e6>
 800083a:	2900      	cmp	r1, #0
 800083c:	d100      	bne.n	8000840 <__aeabi_fadd+0x37c>
 800083e:	e734      	b.n	80006aa <__aeabi_fadd+0x1e6>
 8000840:	2380      	movs	r3, #128	@ 0x80
 8000842:	03db      	lsls	r3, r3, #15
 8000844:	429f      	cmp	r7, r3
 8000846:	d200      	bcs.n	800084a <__aeabi_fadd+0x386>
 8000848:	e72f      	b.n	80006aa <__aeabi_fadd+0x1e6>
 800084a:	459c      	cmp	ip, r3
 800084c:	d300      	bcc.n	8000850 <__aeabi_fadd+0x38c>
 800084e:	e72c      	b.n	80006aa <__aeabi_fadd+0x1e6>
 8000850:	464c      	mov	r4, r9
 8000852:	4667      	mov	r7, ip
 8000854:	e729      	b.n	80006aa <__aeabi_fadd+0x1e6>
 8000856:	2900      	cmp	r1, #0
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x398>
 800085a:	e734      	b.n	80006c6 <__aeabi_fadd+0x202>
 800085c:	2300      	movs	r3, #0
 800085e:	08cf      	lsrs	r7, r1, #3
 8000860:	e67a      	b.n	8000558 <__aeabi_fadd+0x94>
 8000862:	464c      	mov	r4, r9
 8000864:	2301      	movs	r3, #1
 8000866:	08ff      	lsrs	r7, r7, #3
 8000868:	e676      	b.n	8000558 <__aeabi_fadd+0x94>
 800086a:	2f00      	cmp	r7, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_fadd+0x3ac>
 800086e:	e729      	b.n	80006c4 <__aeabi_fadd+0x200>
 8000870:	08ff      	lsrs	r7, r7, #3
 8000872:	e671      	b.n	8000558 <__aeabi_fadd+0x94>
 8000874:	fbffffff 	.word	0xfbffffff
 8000878:	7dffffff 	.word	0x7dffffff
 800087c:	2280      	movs	r2, #128	@ 0x80
 800087e:	2400      	movs	r4, #0
 8000880:	20ff      	movs	r0, #255	@ 0xff
 8000882:	03d2      	lsls	r2, r2, #15
 8000884:	e69d      	b.n	80005c2 <__aeabi_fadd+0xfe>
 8000886:	2300      	movs	r3, #0
 8000888:	e666      	b.n	8000558 <__aeabi_fadd+0x94>
 800088a:	2300      	movs	r3, #0
 800088c:	08d7      	lsrs	r7, r2, #3
 800088e:	e663      	b.n	8000558 <__aeabi_fadd+0x94>
 8000890:	2001      	movs	r0, #1
 8000892:	0172      	lsls	r2, r6, #5
 8000894:	d500      	bpl.n	8000898 <__aeabi_fadd+0x3d4>
 8000896:	e6e7      	b.n	8000668 <__aeabi_fadd+0x1a4>
 8000898:	0031      	movs	r1, r6
 800089a:	2300      	movs	r3, #0
 800089c:	08cf      	lsrs	r7, r1, #3
 800089e:	e65b      	b.n	8000558 <__aeabi_fadd+0x94>
 80008a0:	2301      	movs	r3, #1
 80008a2:	08c7      	lsrs	r7, r0, #3
 80008a4:	e658      	b.n	8000558 <__aeabi_fadd+0x94>
 80008a6:	46c0      	nop			@ (mov r8, r8)

080008a8 <__aeabi_fdiv>:
 80008a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008aa:	4646      	mov	r6, r8
 80008ac:	464f      	mov	r7, r9
 80008ae:	46d6      	mov	lr, sl
 80008b0:	0245      	lsls	r5, r0, #9
 80008b2:	b5c0      	push	{r6, r7, lr}
 80008b4:	0fc3      	lsrs	r3, r0, #31
 80008b6:	0047      	lsls	r7, r0, #1
 80008b8:	4698      	mov	r8, r3
 80008ba:	1c0e      	adds	r6, r1, #0
 80008bc:	0a6d      	lsrs	r5, r5, #9
 80008be:	0e3f      	lsrs	r7, r7, #24
 80008c0:	d05b      	beq.n	800097a <__aeabi_fdiv+0xd2>
 80008c2:	2fff      	cmp	r7, #255	@ 0xff
 80008c4:	d021      	beq.n	800090a <__aeabi_fdiv+0x62>
 80008c6:	2380      	movs	r3, #128	@ 0x80
 80008c8:	00ed      	lsls	r5, r5, #3
 80008ca:	04db      	lsls	r3, r3, #19
 80008cc:	431d      	orrs	r5, r3
 80008ce:	2300      	movs	r3, #0
 80008d0:	4699      	mov	r9, r3
 80008d2:	469a      	mov	sl, r3
 80008d4:	3f7f      	subs	r7, #127	@ 0x7f
 80008d6:	0274      	lsls	r4, r6, #9
 80008d8:	0073      	lsls	r3, r6, #1
 80008da:	0a64      	lsrs	r4, r4, #9
 80008dc:	0e1b      	lsrs	r3, r3, #24
 80008de:	0ff6      	lsrs	r6, r6, #31
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d020      	beq.n	8000926 <__aeabi_fdiv+0x7e>
 80008e4:	2bff      	cmp	r3, #255	@ 0xff
 80008e6:	d043      	beq.n	8000970 <__aeabi_fdiv+0xc8>
 80008e8:	2280      	movs	r2, #128	@ 0x80
 80008ea:	2000      	movs	r0, #0
 80008ec:	00e4      	lsls	r4, r4, #3
 80008ee:	04d2      	lsls	r2, r2, #19
 80008f0:	4314      	orrs	r4, r2
 80008f2:	3b7f      	subs	r3, #127	@ 0x7f
 80008f4:	4642      	mov	r2, r8
 80008f6:	1aff      	subs	r7, r7, r3
 80008f8:	464b      	mov	r3, r9
 80008fa:	4072      	eors	r2, r6
 80008fc:	2b0f      	cmp	r3, #15
 80008fe:	d900      	bls.n	8000902 <__aeabi_fdiv+0x5a>
 8000900:	e09d      	b.n	8000a3e <__aeabi_fdiv+0x196>
 8000902:	4971      	ldr	r1, [pc, #452]	@ (8000ac8 <__aeabi_fdiv+0x220>)
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	58cb      	ldr	r3, [r1, r3]
 8000908:	469f      	mov	pc, r3
 800090a:	2d00      	cmp	r5, #0
 800090c:	d15a      	bne.n	80009c4 <__aeabi_fdiv+0x11c>
 800090e:	2308      	movs	r3, #8
 8000910:	4699      	mov	r9, r3
 8000912:	3b06      	subs	r3, #6
 8000914:	0274      	lsls	r4, r6, #9
 8000916:	469a      	mov	sl, r3
 8000918:	0073      	lsls	r3, r6, #1
 800091a:	27ff      	movs	r7, #255	@ 0xff
 800091c:	0a64      	lsrs	r4, r4, #9
 800091e:	0e1b      	lsrs	r3, r3, #24
 8000920:	0ff6      	lsrs	r6, r6, #31
 8000922:	2b00      	cmp	r3, #0
 8000924:	d1de      	bne.n	80008e4 <__aeabi_fdiv+0x3c>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d13b      	bne.n	80009a2 <__aeabi_fdiv+0xfa>
 800092a:	2301      	movs	r3, #1
 800092c:	4642      	mov	r2, r8
 800092e:	4649      	mov	r1, r9
 8000930:	4072      	eors	r2, r6
 8000932:	4319      	orrs	r1, r3
 8000934:	290e      	cmp	r1, #14
 8000936:	d818      	bhi.n	800096a <__aeabi_fdiv+0xc2>
 8000938:	4864      	ldr	r0, [pc, #400]	@ (8000acc <__aeabi_fdiv+0x224>)
 800093a:	0089      	lsls	r1, r1, #2
 800093c:	5841      	ldr	r1, [r0, r1]
 800093e:	468f      	mov	pc, r1
 8000940:	4653      	mov	r3, sl
 8000942:	2b02      	cmp	r3, #2
 8000944:	d100      	bne.n	8000948 <__aeabi_fdiv+0xa0>
 8000946:	e0b8      	b.n	8000aba <__aeabi_fdiv+0x212>
 8000948:	2b03      	cmp	r3, #3
 800094a:	d06e      	beq.n	8000a2a <__aeabi_fdiv+0x182>
 800094c:	4642      	mov	r2, r8
 800094e:	002c      	movs	r4, r5
 8000950:	2b01      	cmp	r3, #1
 8000952:	d140      	bne.n	80009d6 <__aeabi_fdiv+0x12e>
 8000954:	2000      	movs	r0, #0
 8000956:	2400      	movs	r4, #0
 8000958:	05c0      	lsls	r0, r0, #23
 800095a:	4320      	orrs	r0, r4
 800095c:	07d2      	lsls	r2, r2, #31
 800095e:	4310      	orrs	r0, r2
 8000960:	bce0      	pop	{r5, r6, r7}
 8000962:	46ba      	mov	sl, r7
 8000964:	46b1      	mov	r9, r6
 8000966:	46a8      	mov	r8, r5
 8000968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800096a:	20ff      	movs	r0, #255	@ 0xff
 800096c:	2400      	movs	r4, #0
 800096e:	e7f3      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000970:	2c00      	cmp	r4, #0
 8000972:	d120      	bne.n	80009b6 <__aeabi_fdiv+0x10e>
 8000974:	2302      	movs	r3, #2
 8000976:	3fff      	subs	r7, #255	@ 0xff
 8000978:	e7d8      	b.n	800092c <__aeabi_fdiv+0x84>
 800097a:	2d00      	cmp	r5, #0
 800097c:	d105      	bne.n	800098a <__aeabi_fdiv+0xe2>
 800097e:	2304      	movs	r3, #4
 8000980:	4699      	mov	r9, r3
 8000982:	3b03      	subs	r3, #3
 8000984:	2700      	movs	r7, #0
 8000986:	469a      	mov	sl, r3
 8000988:	e7a5      	b.n	80008d6 <__aeabi_fdiv+0x2e>
 800098a:	0028      	movs	r0, r5
 800098c:	f001 fe92 	bl	80026b4 <__clzsi2>
 8000990:	2776      	movs	r7, #118	@ 0x76
 8000992:	1f43      	subs	r3, r0, #5
 8000994:	409d      	lsls	r5, r3
 8000996:	2300      	movs	r3, #0
 8000998:	427f      	negs	r7, r7
 800099a:	4699      	mov	r9, r3
 800099c:	469a      	mov	sl, r3
 800099e:	1a3f      	subs	r7, r7, r0
 80009a0:	e799      	b.n	80008d6 <__aeabi_fdiv+0x2e>
 80009a2:	0020      	movs	r0, r4
 80009a4:	f001 fe86 	bl	80026b4 <__clzsi2>
 80009a8:	1f43      	subs	r3, r0, #5
 80009aa:	409c      	lsls	r4, r3
 80009ac:	2376      	movs	r3, #118	@ 0x76
 80009ae:	425b      	negs	r3, r3
 80009b0:	1a1b      	subs	r3, r3, r0
 80009b2:	2000      	movs	r0, #0
 80009b4:	e79e      	b.n	80008f4 <__aeabi_fdiv+0x4c>
 80009b6:	2303      	movs	r3, #3
 80009b8:	464a      	mov	r2, r9
 80009ba:	431a      	orrs	r2, r3
 80009bc:	4691      	mov	r9, r2
 80009be:	2003      	movs	r0, #3
 80009c0:	33fc      	adds	r3, #252	@ 0xfc
 80009c2:	e797      	b.n	80008f4 <__aeabi_fdiv+0x4c>
 80009c4:	230c      	movs	r3, #12
 80009c6:	4699      	mov	r9, r3
 80009c8:	3b09      	subs	r3, #9
 80009ca:	27ff      	movs	r7, #255	@ 0xff
 80009cc:	469a      	mov	sl, r3
 80009ce:	e782      	b.n	80008d6 <__aeabi_fdiv+0x2e>
 80009d0:	2803      	cmp	r0, #3
 80009d2:	d02c      	beq.n	8000a2e <__aeabi_fdiv+0x186>
 80009d4:	0032      	movs	r2, r6
 80009d6:	0038      	movs	r0, r7
 80009d8:	307f      	adds	r0, #127	@ 0x7f
 80009da:	2800      	cmp	r0, #0
 80009dc:	dd47      	ble.n	8000a6e <__aeabi_fdiv+0x1c6>
 80009de:	0763      	lsls	r3, r4, #29
 80009e0:	d004      	beq.n	80009ec <__aeabi_fdiv+0x144>
 80009e2:	230f      	movs	r3, #15
 80009e4:	4023      	ands	r3, r4
 80009e6:	2b04      	cmp	r3, #4
 80009e8:	d000      	beq.n	80009ec <__aeabi_fdiv+0x144>
 80009ea:	3404      	adds	r4, #4
 80009ec:	0123      	lsls	r3, r4, #4
 80009ee:	d503      	bpl.n	80009f8 <__aeabi_fdiv+0x150>
 80009f0:	0038      	movs	r0, r7
 80009f2:	4b37      	ldr	r3, [pc, #220]	@ (8000ad0 <__aeabi_fdiv+0x228>)
 80009f4:	3080      	adds	r0, #128	@ 0x80
 80009f6:	401c      	ands	r4, r3
 80009f8:	28fe      	cmp	r0, #254	@ 0xfe
 80009fa:	dcb6      	bgt.n	800096a <__aeabi_fdiv+0xc2>
 80009fc:	01a4      	lsls	r4, r4, #6
 80009fe:	0a64      	lsrs	r4, r4, #9
 8000a00:	b2c0      	uxtb	r0, r0
 8000a02:	e7a9      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000a04:	2480      	movs	r4, #128	@ 0x80
 8000a06:	2200      	movs	r2, #0
 8000a08:	20ff      	movs	r0, #255	@ 0xff
 8000a0a:	03e4      	lsls	r4, r4, #15
 8000a0c:	e7a4      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000a0e:	2380      	movs	r3, #128	@ 0x80
 8000a10:	03db      	lsls	r3, r3, #15
 8000a12:	421d      	tst	r5, r3
 8000a14:	d001      	beq.n	8000a1a <__aeabi_fdiv+0x172>
 8000a16:	421c      	tst	r4, r3
 8000a18:	d00b      	beq.n	8000a32 <__aeabi_fdiv+0x18a>
 8000a1a:	2480      	movs	r4, #128	@ 0x80
 8000a1c:	03e4      	lsls	r4, r4, #15
 8000a1e:	432c      	orrs	r4, r5
 8000a20:	0264      	lsls	r4, r4, #9
 8000a22:	4642      	mov	r2, r8
 8000a24:	20ff      	movs	r0, #255	@ 0xff
 8000a26:	0a64      	lsrs	r4, r4, #9
 8000a28:	e796      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000a2a:	4646      	mov	r6, r8
 8000a2c:	002c      	movs	r4, r5
 8000a2e:	2380      	movs	r3, #128	@ 0x80
 8000a30:	03db      	lsls	r3, r3, #15
 8000a32:	431c      	orrs	r4, r3
 8000a34:	0264      	lsls	r4, r4, #9
 8000a36:	0032      	movs	r2, r6
 8000a38:	20ff      	movs	r0, #255	@ 0xff
 8000a3a:	0a64      	lsrs	r4, r4, #9
 8000a3c:	e78c      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000a3e:	016d      	lsls	r5, r5, #5
 8000a40:	0160      	lsls	r0, r4, #5
 8000a42:	4285      	cmp	r5, r0
 8000a44:	d22d      	bcs.n	8000aa2 <__aeabi_fdiv+0x1fa>
 8000a46:	231b      	movs	r3, #27
 8000a48:	2400      	movs	r4, #0
 8000a4a:	3f01      	subs	r7, #1
 8000a4c:	2601      	movs	r6, #1
 8000a4e:	0029      	movs	r1, r5
 8000a50:	0064      	lsls	r4, r4, #1
 8000a52:	006d      	lsls	r5, r5, #1
 8000a54:	2900      	cmp	r1, #0
 8000a56:	db01      	blt.n	8000a5c <__aeabi_fdiv+0x1b4>
 8000a58:	4285      	cmp	r5, r0
 8000a5a:	d301      	bcc.n	8000a60 <__aeabi_fdiv+0x1b8>
 8000a5c:	1a2d      	subs	r5, r5, r0
 8000a5e:	4334      	orrs	r4, r6
 8000a60:	3b01      	subs	r3, #1
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d1f3      	bne.n	8000a4e <__aeabi_fdiv+0x1a6>
 8000a66:	1e6b      	subs	r3, r5, #1
 8000a68:	419d      	sbcs	r5, r3
 8000a6a:	432c      	orrs	r4, r5
 8000a6c:	e7b3      	b.n	80009d6 <__aeabi_fdiv+0x12e>
 8000a6e:	2301      	movs	r3, #1
 8000a70:	1a1b      	subs	r3, r3, r0
 8000a72:	2b1b      	cmp	r3, #27
 8000a74:	dd00      	ble.n	8000a78 <__aeabi_fdiv+0x1d0>
 8000a76:	e76d      	b.n	8000954 <__aeabi_fdiv+0xac>
 8000a78:	0021      	movs	r1, r4
 8000a7a:	379e      	adds	r7, #158	@ 0x9e
 8000a7c:	40d9      	lsrs	r1, r3
 8000a7e:	40bc      	lsls	r4, r7
 8000a80:	000b      	movs	r3, r1
 8000a82:	1e61      	subs	r1, r4, #1
 8000a84:	418c      	sbcs	r4, r1
 8000a86:	4323      	orrs	r3, r4
 8000a88:	0759      	lsls	r1, r3, #29
 8000a8a:	d004      	beq.n	8000a96 <__aeabi_fdiv+0x1ee>
 8000a8c:	210f      	movs	r1, #15
 8000a8e:	4019      	ands	r1, r3
 8000a90:	2904      	cmp	r1, #4
 8000a92:	d000      	beq.n	8000a96 <__aeabi_fdiv+0x1ee>
 8000a94:	3304      	adds	r3, #4
 8000a96:	0159      	lsls	r1, r3, #5
 8000a98:	d413      	bmi.n	8000ac2 <__aeabi_fdiv+0x21a>
 8000a9a:	019b      	lsls	r3, r3, #6
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	0a5c      	lsrs	r4, r3, #9
 8000aa0:	e75a      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000aa2:	231a      	movs	r3, #26
 8000aa4:	2401      	movs	r4, #1
 8000aa6:	1a2d      	subs	r5, r5, r0
 8000aa8:	e7d0      	b.n	8000a4c <__aeabi_fdiv+0x1a4>
 8000aaa:	1e98      	subs	r0, r3, #2
 8000aac:	4243      	negs	r3, r0
 8000aae:	4158      	adcs	r0, r3
 8000ab0:	4240      	negs	r0, r0
 8000ab2:	0032      	movs	r2, r6
 8000ab4:	2400      	movs	r4, #0
 8000ab6:	b2c0      	uxtb	r0, r0
 8000ab8:	e74e      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000aba:	4642      	mov	r2, r8
 8000abc:	20ff      	movs	r0, #255	@ 0xff
 8000abe:	2400      	movs	r4, #0
 8000ac0:	e74a      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	2400      	movs	r4, #0
 8000ac6:	e747      	b.n	8000958 <__aeabi_fdiv+0xb0>
 8000ac8:	080050c0 	.word	0x080050c0
 8000acc:	08005100 	.word	0x08005100
 8000ad0:	f7ffffff 	.word	0xf7ffffff

08000ad4 <__aeabi_fmul>:
 8000ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ad6:	464f      	mov	r7, r9
 8000ad8:	4646      	mov	r6, r8
 8000ada:	46d6      	mov	lr, sl
 8000adc:	0044      	lsls	r4, r0, #1
 8000ade:	b5c0      	push	{r6, r7, lr}
 8000ae0:	0246      	lsls	r6, r0, #9
 8000ae2:	1c0f      	adds	r7, r1, #0
 8000ae4:	0a76      	lsrs	r6, r6, #9
 8000ae6:	0e24      	lsrs	r4, r4, #24
 8000ae8:	0fc5      	lsrs	r5, r0, #31
 8000aea:	2c00      	cmp	r4, #0
 8000aec:	d100      	bne.n	8000af0 <__aeabi_fmul+0x1c>
 8000aee:	e0da      	b.n	8000ca6 <__aeabi_fmul+0x1d2>
 8000af0:	2cff      	cmp	r4, #255	@ 0xff
 8000af2:	d074      	beq.n	8000bde <__aeabi_fmul+0x10a>
 8000af4:	2380      	movs	r3, #128	@ 0x80
 8000af6:	00f6      	lsls	r6, r6, #3
 8000af8:	04db      	lsls	r3, r3, #19
 8000afa:	431e      	orrs	r6, r3
 8000afc:	2300      	movs	r3, #0
 8000afe:	4699      	mov	r9, r3
 8000b00:	469a      	mov	sl, r3
 8000b02:	3c7f      	subs	r4, #127	@ 0x7f
 8000b04:	027b      	lsls	r3, r7, #9
 8000b06:	0a5b      	lsrs	r3, r3, #9
 8000b08:	4698      	mov	r8, r3
 8000b0a:	007b      	lsls	r3, r7, #1
 8000b0c:	0e1b      	lsrs	r3, r3, #24
 8000b0e:	0fff      	lsrs	r7, r7, #31
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d074      	beq.n	8000bfe <__aeabi_fmul+0x12a>
 8000b14:	2bff      	cmp	r3, #255	@ 0xff
 8000b16:	d100      	bne.n	8000b1a <__aeabi_fmul+0x46>
 8000b18:	e08e      	b.n	8000c38 <__aeabi_fmul+0x164>
 8000b1a:	4642      	mov	r2, r8
 8000b1c:	2180      	movs	r1, #128	@ 0x80
 8000b1e:	00d2      	lsls	r2, r2, #3
 8000b20:	04c9      	lsls	r1, r1, #19
 8000b22:	4311      	orrs	r1, r2
 8000b24:	3b7f      	subs	r3, #127	@ 0x7f
 8000b26:	002a      	movs	r2, r5
 8000b28:	18e4      	adds	r4, r4, r3
 8000b2a:	464b      	mov	r3, r9
 8000b2c:	407a      	eors	r2, r7
 8000b2e:	4688      	mov	r8, r1
 8000b30:	b2d2      	uxtb	r2, r2
 8000b32:	2b0a      	cmp	r3, #10
 8000b34:	dc75      	bgt.n	8000c22 <__aeabi_fmul+0x14e>
 8000b36:	464b      	mov	r3, r9
 8000b38:	2000      	movs	r0, #0
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	dd0f      	ble.n	8000b5e <__aeabi_fmul+0x8a>
 8000b3e:	4649      	mov	r1, r9
 8000b40:	2301      	movs	r3, #1
 8000b42:	408b      	lsls	r3, r1
 8000b44:	21a6      	movs	r1, #166	@ 0xa6
 8000b46:	00c9      	lsls	r1, r1, #3
 8000b48:	420b      	tst	r3, r1
 8000b4a:	d169      	bne.n	8000c20 <__aeabi_fmul+0x14c>
 8000b4c:	2190      	movs	r1, #144	@ 0x90
 8000b4e:	0089      	lsls	r1, r1, #2
 8000b50:	420b      	tst	r3, r1
 8000b52:	d000      	beq.n	8000b56 <__aeabi_fmul+0x82>
 8000b54:	e100      	b.n	8000d58 <__aeabi_fmul+0x284>
 8000b56:	2188      	movs	r1, #136	@ 0x88
 8000b58:	4219      	tst	r1, r3
 8000b5a:	d000      	beq.n	8000b5e <__aeabi_fmul+0x8a>
 8000b5c:	e0f5      	b.n	8000d4a <__aeabi_fmul+0x276>
 8000b5e:	4641      	mov	r1, r8
 8000b60:	0409      	lsls	r1, r1, #16
 8000b62:	0c09      	lsrs	r1, r1, #16
 8000b64:	4643      	mov	r3, r8
 8000b66:	0008      	movs	r0, r1
 8000b68:	0c35      	lsrs	r5, r6, #16
 8000b6a:	0436      	lsls	r6, r6, #16
 8000b6c:	0c1b      	lsrs	r3, r3, #16
 8000b6e:	0c36      	lsrs	r6, r6, #16
 8000b70:	4370      	muls	r0, r6
 8000b72:	4369      	muls	r1, r5
 8000b74:	435e      	muls	r6, r3
 8000b76:	435d      	muls	r5, r3
 8000b78:	1876      	adds	r6, r6, r1
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	199b      	adds	r3, r3, r6
 8000b7e:	4299      	cmp	r1, r3
 8000b80:	d903      	bls.n	8000b8a <__aeabi_fmul+0xb6>
 8000b82:	2180      	movs	r1, #128	@ 0x80
 8000b84:	0249      	lsls	r1, r1, #9
 8000b86:	468c      	mov	ip, r1
 8000b88:	4465      	add	r5, ip
 8000b8a:	0400      	lsls	r0, r0, #16
 8000b8c:	0419      	lsls	r1, r3, #16
 8000b8e:	0c00      	lsrs	r0, r0, #16
 8000b90:	1809      	adds	r1, r1, r0
 8000b92:	018e      	lsls	r6, r1, #6
 8000b94:	1e70      	subs	r0, r6, #1
 8000b96:	4186      	sbcs	r6, r0
 8000b98:	0c1b      	lsrs	r3, r3, #16
 8000b9a:	0e89      	lsrs	r1, r1, #26
 8000b9c:	195b      	adds	r3, r3, r5
 8000b9e:	430e      	orrs	r6, r1
 8000ba0:	019b      	lsls	r3, r3, #6
 8000ba2:	431e      	orrs	r6, r3
 8000ba4:	011b      	lsls	r3, r3, #4
 8000ba6:	d46c      	bmi.n	8000c82 <__aeabi_fmul+0x1ae>
 8000ba8:	0023      	movs	r3, r4
 8000baa:	337f      	adds	r3, #127	@ 0x7f
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	dc00      	bgt.n	8000bb2 <__aeabi_fmul+0xde>
 8000bb0:	e0b1      	b.n	8000d16 <__aeabi_fmul+0x242>
 8000bb2:	0015      	movs	r5, r2
 8000bb4:	0771      	lsls	r1, r6, #29
 8000bb6:	d00b      	beq.n	8000bd0 <__aeabi_fmul+0xfc>
 8000bb8:	200f      	movs	r0, #15
 8000bba:	0021      	movs	r1, r4
 8000bbc:	4030      	ands	r0, r6
 8000bbe:	2804      	cmp	r0, #4
 8000bc0:	d006      	beq.n	8000bd0 <__aeabi_fmul+0xfc>
 8000bc2:	3604      	adds	r6, #4
 8000bc4:	0132      	lsls	r2, r6, #4
 8000bc6:	d503      	bpl.n	8000bd0 <__aeabi_fmul+0xfc>
 8000bc8:	4b6e      	ldr	r3, [pc, #440]	@ (8000d84 <__aeabi_fmul+0x2b0>)
 8000bca:	401e      	ands	r6, r3
 8000bcc:	000b      	movs	r3, r1
 8000bce:	3380      	adds	r3, #128	@ 0x80
 8000bd0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000bd2:	dd00      	ble.n	8000bd6 <__aeabi_fmul+0x102>
 8000bd4:	e0bd      	b.n	8000d52 <__aeabi_fmul+0x27e>
 8000bd6:	01b2      	lsls	r2, r6, #6
 8000bd8:	0a52      	lsrs	r2, r2, #9
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	e048      	b.n	8000c70 <__aeabi_fmul+0x19c>
 8000bde:	2e00      	cmp	r6, #0
 8000be0:	d000      	beq.n	8000be4 <__aeabi_fmul+0x110>
 8000be2:	e092      	b.n	8000d0a <__aeabi_fmul+0x236>
 8000be4:	2308      	movs	r3, #8
 8000be6:	4699      	mov	r9, r3
 8000be8:	3b06      	subs	r3, #6
 8000bea:	469a      	mov	sl, r3
 8000bec:	027b      	lsls	r3, r7, #9
 8000bee:	0a5b      	lsrs	r3, r3, #9
 8000bf0:	4698      	mov	r8, r3
 8000bf2:	007b      	lsls	r3, r7, #1
 8000bf4:	24ff      	movs	r4, #255	@ 0xff
 8000bf6:	0e1b      	lsrs	r3, r3, #24
 8000bf8:	0fff      	lsrs	r7, r7, #31
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d18a      	bne.n	8000b14 <__aeabi_fmul+0x40>
 8000bfe:	4642      	mov	r2, r8
 8000c00:	2a00      	cmp	r2, #0
 8000c02:	d164      	bne.n	8000cce <__aeabi_fmul+0x1fa>
 8000c04:	4649      	mov	r1, r9
 8000c06:	3201      	adds	r2, #1
 8000c08:	4311      	orrs	r1, r2
 8000c0a:	4689      	mov	r9, r1
 8000c0c:	290a      	cmp	r1, #10
 8000c0e:	dc08      	bgt.n	8000c22 <__aeabi_fmul+0x14e>
 8000c10:	407d      	eors	r5, r7
 8000c12:	2001      	movs	r0, #1
 8000c14:	b2ea      	uxtb	r2, r5
 8000c16:	2902      	cmp	r1, #2
 8000c18:	dc91      	bgt.n	8000b3e <__aeabi_fmul+0x6a>
 8000c1a:	0015      	movs	r5, r2
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	e027      	b.n	8000c70 <__aeabi_fmul+0x19c>
 8000c20:	0015      	movs	r5, r2
 8000c22:	4653      	mov	r3, sl
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d100      	bne.n	8000c2a <__aeabi_fmul+0x156>
 8000c28:	e093      	b.n	8000d52 <__aeabi_fmul+0x27e>
 8000c2a:	2b03      	cmp	r3, #3
 8000c2c:	d01a      	beq.n	8000c64 <__aeabi_fmul+0x190>
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d12c      	bne.n	8000c8c <__aeabi_fmul+0x1b8>
 8000c32:	2300      	movs	r3, #0
 8000c34:	2200      	movs	r2, #0
 8000c36:	e01b      	b.n	8000c70 <__aeabi_fmul+0x19c>
 8000c38:	4643      	mov	r3, r8
 8000c3a:	34ff      	adds	r4, #255	@ 0xff
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d055      	beq.n	8000cec <__aeabi_fmul+0x218>
 8000c40:	2103      	movs	r1, #3
 8000c42:	464b      	mov	r3, r9
 8000c44:	430b      	orrs	r3, r1
 8000c46:	0019      	movs	r1, r3
 8000c48:	2b0a      	cmp	r3, #10
 8000c4a:	dc00      	bgt.n	8000c4e <__aeabi_fmul+0x17a>
 8000c4c:	e092      	b.n	8000d74 <__aeabi_fmul+0x2a0>
 8000c4e:	2b0f      	cmp	r3, #15
 8000c50:	d000      	beq.n	8000c54 <__aeabi_fmul+0x180>
 8000c52:	e08c      	b.n	8000d6e <__aeabi_fmul+0x29a>
 8000c54:	2280      	movs	r2, #128	@ 0x80
 8000c56:	03d2      	lsls	r2, r2, #15
 8000c58:	4216      	tst	r6, r2
 8000c5a:	d003      	beq.n	8000c64 <__aeabi_fmul+0x190>
 8000c5c:	4643      	mov	r3, r8
 8000c5e:	4213      	tst	r3, r2
 8000c60:	d100      	bne.n	8000c64 <__aeabi_fmul+0x190>
 8000c62:	e07d      	b.n	8000d60 <__aeabi_fmul+0x28c>
 8000c64:	2280      	movs	r2, #128	@ 0x80
 8000c66:	03d2      	lsls	r2, r2, #15
 8000c68:	4332      	orrs	r2, r6
 8000c6a:	0252      	lsls	r2, r2, #9
 8000c6c:	0a52      	lsrs	r2, r2, #9
 8000c6e:	23ff      	movs	r3, #255	@ 0xff
 8000c70:	05d8      	lsls	r0, r3, #23
 8000c72:	07ed      	lsls	r5, r5, #31
 8000c74:	4310      	orrs	r0, r2
 8000c76:	4328      	orrs	r0, r5
 8000c78:	bce0      	pop	{r5, r6, r7}
 8000c7a:	46ba      	mov	sl, r7
 8000c7c:	46b1      	mov	r9, r6
 8000c7e:	46a8      	mov	r8, r5
 8000c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c82:	2301      	movs	r3, #1
 8000c84:	0015      	movs	r5, r2
 8000c86:	0871      	lsrs	r1, r6, #1
 8000c88:	401e      	ands	r6, r3
 8000c8a:	430e      	orrs	r6, r1
 8000c8c:	0023      	movs	r3, r4
 8000c8e:	3380      	adds	r3, #128	@ 0x80
 8000c90:	1c61      	adds	r1, r4, #1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	dd41      	ble.n	8000d1a <__aeabi_fmul+0x246>
 8000c96:	0772      	lsls	r2, r6, #29
 8000c98:	d094      	beq.n	8000bc4 <__aeabi_fmul+0xf0>
 8000c9a:	220f      	movs	r2, #15
 8000c9c:	4032      	ands	r2, r6
 8000c9e:	2a04      	cmp	r2, #4
 8000ca0:	d000      	beq.n	8000ca4 <__aeabi_fmul+0x1d0>
 8000ca2:	e78e      	b.n	8000bc2 <__aeabi_fmul+0xee>
 8000ca4:	e78e      	b.n	8000bc4 <__aeabi_fmul+0xf0>
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	d105      	bne.n	8000cb6 <__aeabi_fmul+0x1e2>
 8000caa:	2304      	movs	r3, #4
 8000cac:	4699      	mov	r9, r3
 8000cae:	3b03      	subs	r3, #3
 8000cb0:	2400      	movs	r4, #0
 8000cb2:	469a      	mov	sl, r3
 8000cb4:	e726      	b.n	8000b04 <__aeabi_fmul+0x30>
 8000cb6:	0030      	movs	r0, r6
 8000cb8:	f001 fcfc 	bl	80026b4 <__clzsi2>
 8000cbc:	2476      	movs	r4, #118	@ 0x76
 8000cbe:	1f43      	subs	r3, r0, #5
 8000cc0:	409e      	lsls	r6, r3
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	4264      	negs	r4, r4
 8000cc6:	4699      	mov	r9, r3
 8000cc8:	469a      	mov	sl, r3
 8000cca:	1a24      	subs	r4, r4, r0
 8000ccc:	e71a      	b.n	8000b04 <__aeabi_fmul+0x30>
 8000cce:	4640      	mov	r0, r8
 8000cd0:	f001 fcf0 	bl	80026b4 <__clzsi2>
 8000cd4:	464b      	mov	r3, r9
 8000cd6:	1a24      	subs	r4, r4, r0
 8000cd8:	3c76      	subs	r4, #118	@ 0x76
 8000cda:	2b0a      	cmp	r3, #10
 8000cdc:	dca1      	bgt.n	8000c22 <__aeabi_fmul+0x14e>
 8000cde:	4643      	mov	r3, r8
 8000ce0:	3805      	subs	r0, #5
 8000ce2:	4083      	lsls	r3, r0
 8000ce4:	407d      	eors	r5, r7
 8000ce6:	4698      	mov	r8, r3
 8000ce8:	b2ea      	uxtb	r2, r5
 8000cea:	e724      	b.n	8000b36 <__aeabi_fmul+0x62>
 8000cec:	464a      	mov	r2, r9
 8000cee:	3302      	adds	r3, #2
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	002a      	movs	r2, r5
 8000cf4:	407a      	eors	r2, r7
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	2b0a      	cmp	r3, #10
 8000cfa:	dc92      	bgt.n	8000c22 <__aeabi_fmul+0x14e>
 8000cfc:	4649      	mov	r1, r9
 8000cfe:	0015      	movs	r5, r2
 8000d00:	2900      	cmp	r1, #0
 8000d02:	d026      	beq.n	8000d52 <__aeabi_fmul+0x27e>
 8000d04:	4699      	mov	r9, r3
 8000d06:	2002      	movs	r0, #2
 8000d08:	e719      	b.n	8000b3e <__aeabi_fmul+0x6a>
 8000d0a:	230c      	movs	r3, #12
 8000d0c:	4699      	mov	r9, r3
 8000d0e:	3b09      	subs	r3, #9
 8000d10:	24ff      	movs	r4, #255	@ 0xff
 8000d12:	469a      	mov	sl, r3
 8000d14:	e6f6      	b.n	8000b04 <__aeabi_fmul+0x30>
 8000d16:	0015      	movs	r5, r2
 8000d18:	0021      	movs	r1, r4
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	1ad3      	subs	r3, r2, r3
 8000d1e:	2b1b      	cmp	r3, #27
 8000d20:	dd00      	ble.n	8000d24 <__aeabi_fmul+0x250>
 8000d22:	e786      	b.n	8000c32 <__aeabi_fmul+0x15e>
 8000d24:	319e      	adds	r1, #158	@ 0x9e
 8000d26:	0032      	movs	r2, r6
 8000d28:	408e      	lsls	r6, r1
 8000d2a:	40da      	lsrs	r2, r3
 8000d2c:	1e73      	subs	r3, r6, #1
 8000d2e:	419e      	sbcs	r6, r3
 8000d30:	4332      	orrs	r2, r6
 8000d32:	0753      	lsls	r3, r2, #29
 8000d34:	d004      	beq.n	8000d40 <__aeabi_fmul+0x26c>
 8000d36:	230f      	movs	r3, #15
 8000d38:	4013      	ands	r3, r2
 8000d3a:	2b04      	cmp	r3, #4
 8000d3c:	d000      	beq.n	8000d40 <__aeabi_fmul+0x26c>
 8000d3e:	3204      	adds	r2, #4
 8000d40:	0153      	lsls	r3, r2, #5
 8000d42:	d510      	bpl.n	8000d66 <__aeabi_fmul+0x292>
 8000d44:	2301      	movs	r3, #1
 8000d46:	2200      	movs	r2, #0
 8000d48:	e792      	b.n	8000c70 <__aeabi_fmul+0x19c>
 8000d4a:	003d      	movs	r5, r7
 8000d4c:	4646      	mov	r6, r8
 8000d4e:	4682      	mov	sl, r0
 8000d50:	e767      	b.n	8000c22 <__aeabi_fmul+0x14e>
 8000d52:	23ff      	movs	r3, #255	@ 0xff
 8000d54:	2200      	movs	r2, #0
 8000d56:	e78b      	b.n	8000c70 <__aeabi_fmul+0x19c>
 8000d58:	2280      	movs	r2, #128	@ 0x80
 8000d5a:	2500      	movs	r5, #0
 8000d5c:	03d2      	lsls	r2, r2, #15
 8000d5e:	e786      	b.n	8000c6e <__aeabi_fmul+0x19a>
 8000d60:	003d      	movs	r5, r7
 8000d62:	431a      	orrs	r2, r3
 8000d64:	e783      	b.n	8000c6e <__aeabi_fmul+0x19a>
 8000d66:	0192      	lsls	r2, r2, #6
 8000d68:	2300      	movs	r3, #0
 8000d6a:	0a52      	lsrs	r2, r2, #9
 8000d6c:	e780      	b.n	8000c70 <__aeabi_fmul+0x19c>
 8000d6e:	003d      	movs	r5, r7
 8000d70:	4646      	mov	r6, r8
 8000d72:	e777      	b.n	8000c64 <__aeabi_fmul+0x190>
 8000d74:	002a      	movs	r2, r5
 8000d76:	2301      	movs	r3, #1
 8000d78:	407a      	eors	r2, r7
 8000d7a:	408b      	lsls	r3, r1
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	b2d2      	uxtb	r2, r2
 8000d80:	e6e9      	b.n	8000b56 <__aeabi_fmul+0x82>
 8000d82:	46c0      	nop			@ (mov r8, r8)
 8000d84:	f7ffffff 	.word	0xf7ffffff

08000d88 <__aeabi_i2f>:
 8000d88:	b570      	push	{r4, r5, r6, lr}
 8000d8a:	2800      	cmp	r0, #0
 8000d8c:	d012      	beq.n	8000db4 <__aeabi_i2f+0x2c>
 8000d8e:	17c3      	asrs	r3, r0, #31
 8000d90:	18c5      	adds	r5, r0, r3
 8000d92:	405d      	eors	r5, r3
 8000d94:	0fc4      	lsrs	r4, r0, #31
 8000d96:	0028      	movs	r0, r5
 8000d98:	f001 fc8c 	bl	80026b4 <__clzsi2>
 8000d9c:	239e      	movs	r3, #158	@ 0x9e
 8000d9e:	1a1b      	subs	r3, r3, r0
 8000da0:	2b96      	cmp	r3, #150	@ 0x96
 8000da2:	dc0f      	bgt.n	8000dc4 <__aeabi_i2f+0x3c>
 8000da4:	2808      	cmp	r0, #8
 8000da6:	d038      	beq.n	8000e1a <__aeabi_i2f+0x92>
 8000da8:	3808      	subs	r0, #8
 8000daa:	4085      	lsls	r5, r0
 8000dac:	026d      	lsls	r5, r5, #9
 8000dae:	0a6d      	lsrs	r5, r5, #9
 8000db0:	b2d8      	uxtb	r0, r3
 8000db2:	e002      	b.n	8000dba <__aeabi_i2f+0x32>
 8000db4:	2400      	movs	r4, #0
 8000db6:	2000      	movs	r0, #0
 8000db8:	2500      	movs	r5, #0
 8000dba:	05c0      	lsls	r0, r0, #23
 8000dbc:	4328      	orrs	r0, r5
 8000dbe:	07e4      	lsls	r4, r4, #31
 8000dc0:	4320      	orrs	r0, r4
 8000dc2:	bd70      	pop	{r4, r5, r6, pc}
 8000dc4:	2b99      	cmp	r3, #153	@ 0x99
 8000dc6:	dc14      	bgt.n	8000df2 <__aeabi_i2f+0x6a>
 8000dc8:	1f42      	subs	r2, r0, #5
 8000dca:	4095      	lsls	r5, r2
 8000dcc:	002a      	movs	r2, r5
 8000dce:	4915      	ldr	r1, [pc, #84]	@ (8000e24 <__aeabi_i2f+0x9c>)
 8000dd0:	4011      	ands	r1, r2
 8000dd2:	0755      	lsls	r5, r2, #29
 8000dd4:	d01c      	beq.n	8000e10 <__aeabi_i2f+0x88>
 8000dd6:	250f      	movs	r5, #15
 8000dd8:	402a      	ands	r2, r5
 8000dda:	2a04      	cmp	r2, #4
 8000ddc:	d018      	beq.n	8000e10 <__aeabi_i2f+0x88>
 8000dde:	3104      	adds	r1, #4
 8000de0:	08ca      	lsrs	r2, r1, #3
 8000de2:	0149      	lsls	r1, r1, #5
 8000de4:	d515      	bpl.n	8000e12 <__aeabi_i2f+0x8a>
 8000de6:	239f      	movs	r3, #159	@ 0x9f
 8000de8:	0252      	lsls	r2, r2, #9
 8000dea:	1a18      	subs	r0, r3, r0
 8000dec:	0a55      	lsrs	r5, r2, #9
 8000dee:	b2c0      	uxtb	r0, r0
 8000df0:	e7e3      	b.n	8000dba <__aeabi_i2f+0x32>
 8000df2:	2205      	movs	r2, #5
 8000df4:	0029      	movs	r1, r5
 8000df6:	1a12      	subs	r2, r2, r0
 8000df8:	40d1      	lsrs	r1, r2
 8000dfa:	0002      	movs	r2, r0
 8000dfc:	321b      	adds	r2, #27
 8000dfe:	4095      	lsls	r5, r2
 8000e00:	002a      	movs	r2, r5
 8000e02:	1e55      	subs	r5, r2, #1
 8000e04:	41aa      	sbcs	r2, r5
 8000e06:	430a      	orrs	r2, r1
 8000e08:	4906      	ldr	r1, [pc, #24]	@ (8000e24 <__aeabi_i2f+0x9c>)
 8000e0a:	4011      	ands	r1, r2
 8000e0c:	0755      	lsls	r5, r2, #29
 8000e0e:	d1e2      	bne.n	8000dd6 <__aeabi_i2f+0x4e>
 8000e10:	08ca      	lsrs	r2, r1, #3
 8000e12:	0252      	lsls	r2, r2, #9
 8000e14:	0a55      	lsrs	r5, r2, #9
 8000e16:	b2d8      	uxtb	r0, r3
 8000e18:	e7cf      	b.n	8000dba <__aeabi_i2f+0x32>
 8000e1a:	026d      	lsls	r5, r5, #9
 8000e1c:	0a6d      	lsrs	r5, r5, #9
 8000e1e:	308e      	adds	r0, #142	@ 0x8e
 8000e20:	e7cb      	b.n	8000dba <__aeabi_i2f+0x32>
 8000e22:	46c0      	nop			@ (mov r8, r8)
 8000e24:	fbffffff 	.word	0xfbffffff

08000e28 <__aeabi_ui2f>:
 8000e28:	b510      	push	{r4, lr}
 8000e2a:	1e04      	subs	r4, r0, #0
 8000e2c:	d00d      	beq.n	8000e4a <__aeabi_ui2f+0x22>
 8000e2e:	f001 fc41 	bl	80026b4 <__clzsi2>
 8000e32:	239e      	movs	r3, #158	@ 0x9e
 8000e34:	1a1b      	subs	r3, r3, r0
 8000e36:	2b96      	cmp	r3, #150	@ 0x96
 8000e38:	dc0c      	bgt.n	8000e54 <__aeabi_ui2f+0x2c>
 8000e3a:	2808      	cmp	r0, #8
 8000e3c:	d034      	beq.n	8000ea8 <__aeabi_ui2f+0x80>
 8000e3e:	3808      	subs	r0, #8
 8000e40:	4084      	lsls	r4, r0
 8000e42:	0264      	lsls	r4, r4, #9
 8000e44:	0a64      	lsrs	r4, r4, #9
 8000e46:	b2d8      	uxtb	r0, r3
 8000e48:	e001      	b.n	8000e4e <__aeabi_ui2f+0x26>
 8000e4a:	2000      	movs	r0, #0
 8000e4c:	2400      	movs	r4, #0
 8000e4e:	05c0      	lsls	r0, r0, #23
 8000e50:	4320      	orrs	r0, r4
 8000e52:	bd10      	pop	{r4, pc}
 8000e54:	2b99      	cmp	r3, #153	@ 0x99
 8000e56:	dc13      	bgt.n	8000e80 <__aeabi_ui2f+0x58>
 8000e58:	1f42      	subs	r2, r0, #5
 8000e5a:	4094      	lsls	r4, r2
 8000e5c:	4a14      	ldr	r2, [pc, #80]	@ (8000eb0 <__aeabi_ui2f+0x88>)
 8000e5e:	4022      	ands	r2, r4
 8000e60:	0761      	lsls	r1, r4, #29
 8000e62:	d01c      	beq.n	8000e9e <__aeabi_ui2f+0x76>
 8000e64:	210f      	movs	r1, #15
 8000e66:	4021      	ands	r1, r4
 8000e68:	2904      	cmp	r1, #4
 8000e6a:	d018      	beq.n	8000e9e <__aeabi_ui2f+0x76>
 8000e6c:	3204      	adds	r2, #4
 8000e6e:	08d4      	lsrs	r4, r2, #3
 8000e70:	0152      	lsls	r2, r2, #5
 8000e72:	d515      	bpl.n	8000ea0 <__aeabi_ui2f+0x78>
 8000e74:	239f      	movs	r3, #159	@ 0x9f
 8000e76:	0264      	lsls	r4, r4, #9
 8000e78:	1a18      	subs	r0, r3, r0
 8000e7a:	0a64      	lsrs	r4, r4, #9
 8000e7c:	b2c0      	uxtb	r0, r0
 8000e7e:	e7e6      	b.n	8000e4e <__aeabi_ui2f+0x26>
 8000e80:	0002      	movs	r2, r0
 8000e82:	0021      	movs	r1, r4
 8000e84:	321b      	adds	r2, #27
 8000e86:	4091      	lsls	r1, r2
 8000e88:	000a      	movs	r2, r1
 8000e8a:	1e51      	subs	r1, r2, #1
 8000e8c:	418a      	sbcs	r2, r1
 8000e8e:	2105      	movs	r1, #5
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	40cc      	lsrs	r4, r1
 8000e94:	4314      	orrs	r4, r2
 8000e96:	4a06      	ldr	r2, [pc, #24]	@ (8000eb0 <__aeabi_ui2f+0x88>)
 8000e98:	4022      	ands	r2, r4
 8000e9a:	0761      	lsls	r1, r4, #29
 8000e9c:	d1e2      	bne.n	8000e64 <__aeabi_ui2f+0x3c>
 8000e9e:	08d4      	lsrs	r4, r2, #3
 8000ea0:	0264      	lsls	r4, r4, #9
 8000ea2:	0a64      	lsrs	r4, r4, #9
 8000ea4:	b2d8      	uxtb	r0, r3
 8000ea6:	e7d2      	b.n	8000e4e <__aeabi_ui2f+0x26>
 8000ea8:	0264      	lsls	r4, r4, #9
 8000eaa:	0a64      	lsrs	r4, r4, #9
 8000eac:	308e      	adds	r0, #142	@ 0x8e
 8000eae:	e7ce      	b.n	8000e4e <__aeabi_ui2f+0x26>
 8000eb0:	fbffffff 	.word	0xfbffffff

08000eb4 <__aeabi_ddiv>:
 8000eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eb6:	46de      	mov	lr, fp
 8000eb8:	4645      	mov	r5, r8
 8000eba:	4657      	mov	r7, sl
 8000ebc:	464e      	mov	r6, r9
 8000ebe:	b5e0      	push	{r5, r6, r7, lr}
 8000ec0:	b087      	sub	sp, #28
 8000ec2:	9200      	str	r2, [sp, #0]
 8000ec4:	9301      	str	r3, [sp, #4]
 8000ec6:	030b      	lsls	r3, r1, #12
 8000ec8:	0b1b      	lsrs	r3, r3, #12
 8000eca:	469b      	mov	fp, r3
 8000ecc:	0fca      	lsrs	r2, r1, #31
 8000ece:	004b      	lsls	r3, r1, #1
 8000ed0:	0004      	movs	r4, r0
 8000ed2:	4680      	mov	r8, r0
 8000ed4:	0d5b      	lsrs	r3, r3, #21
 8000ed6:	9202      	str	r2, [sp, #8]
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x28>
 8000eda:	e098      	b.n	800100e <__aeabi_ddiv+0x15a>
 8000edc:	4a7c      	ldr	r2, [pc, #496]	@ (80010d0 <__aeabi_ddiv+0x21c>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d037      	beq.n	8000f52 <__aeabi_ddiv+0x9e>
 8000ee2:	4659      	mov	r1, fp
 8000ee4:	0f42      	lsrs	r2, r0, #29
 8000ee6:	00c9      	lsls	r1, r1, #3
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	2180      	movs	r1, #128	@ 0x80
 8000eec:	0409      	lsls	r1, r1, #16
 8000eee:	4311      	orrs	r1, r2
 8000ef0:	00c2      	lsls	r2, r0, #3
 8000ef2:	4690      	mov	r8, r2
 8000ef4:	4a77      	ldr	r2, [pc, #476]	@ (80010d4 <__aeabi_ddiv+0x220>)
 8000ef6:	4689      	mov	r9, r1
 8000ef8:	4692      	mov	sl, r2
 8000efa:	449a      	add	sl, r3
 8000efc:	2300      	movs	r3, #0
 8000efe:	2400      	movs	r4, #0
 8000f00:	9303      	str	r3, [sp, #12]
 8000f02:	9e00      	ldr	r6, [sp, #0]
 8000f04:	9f01      	ldr	r7, [sp, #4]
 8000f06:	033b      	lsls	r3, r7, #12
 8000f08:	0b1b      	lsrs	r3, r3, #12
 8000f0a:	469b      	mov	fp, r3
 8000f0c:	007b      	lsls	r3, r7, #1
 8000f0e:	0030      	movs	r0, r6
 8000f10:	0d5b      	lsrs	r3, r3, #21
 8000f12:	0ffd      	lsrs	r5, r7, #31
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d059      	beq.n	8000fcc <__aeabi_ddiv+0x118>
 8000f18:	4a6d      	ldr	r2, [pc, #436]	@ (80010d0 <__aeabi_ddiv+0x21c>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d048      	beq.n	8000fb0 <__aeabi_ddiv+0xfc>
 8000f1e:	4659      	mov	r1, fp
 8000f20:	0f72      	lsrs	r2, r6, #29
 8000f22:	00c9      	lsls	r1, r1, #3
 8000f24:	430a      	orrs	r2, r1
 8000f26:	2180      	movs	r1, #128	@ 0x80
 8000f28:	0409      	lsls	r1, r1, #16
 8000f2a:	4311      	orrs	r1, r2
 8000f2c:	468b      	mov	fp, r1
 8000f2e:	4969      	ldr	r1, [pc, #420]	@ (80010d4 <__aeabi_ddiv+0x220>)
 8000f30:	00f2      	lsls	r2, r6, #3
 8000f32:	468c      	mov	ip, r1
 8000f34:	4651      	mov	r1, sl
 8000f36:	4463      	add	r3, ip
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	469a      	mov	sl, r3
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	9e02      	ldr	r6, [sp, #8]
 8000f40:	406e      	eors	r6, r5
 8000f42:	b2f6      	uxtb	r6, r6
 8000f44:	2c0f      	cmp	r4, #15
 8000f46:	d900      	bls.n	8000f4a <__aeabi_ddiv+0x96>
 8000f48:	e0ce      	b.n	80010e8 <__aeabi_ddiv+0x234>
 8000f4a:	4b63      	ldr	r3, [pc, #396]	@ (80010d8 <__aeabi_ddiv+0x224>)
 8000f4c:	00a4      	lsls	r4, r4, #2
 8000f4e:	591b      	ldr	r3, [r3, r4]
 8000f50:	469f      	mov	pc, r3
 8000f52:	465a      	mov	r2, fp
 8000f54:	4302      	orrs	r2, r0
 8000f56:	4691      	mov	r9, r2
 8000f58:	d000      	beq.n	8000f5c <__aeabi_ddiv+0xa8>
 8000f5a:	e090      	b.n	800107e <__aeabi_ddiv+0x1ca>
 8000f5c:	469a      	mov	sl, r3
 8000f5e:	2302      	movs	r3, #2
 8000f60:	4690      	mov	r8, r2
 8000f62:	2408      	movs	r4, #8
 8000f64:	9303      	str	r3, [sp, #12]
 8000f66:	e7cc      	b.n	8000f02 <__aeabi_ddiv+0x4e>
 8000f68:	46cb      	mov	fp, r9
 8000f6a:	4642      	mov	r2, r8
 8000f6c:	9d02      	ldr	r5, [sp, #8]
 8000f6e:	9903      	ldr	r1, [sp, #12]
 8000f70:	2902      	cmp	r1, #2
 8000f72:	d100      	bne.n	8000f76 <__aeabi_ddiv+0xc2>
 8000f74:	e1de      	b.n	8001334 <__aeabi_ddiv+0x480>
 8000f76:	2903      	cmp	r1, #3
 8000f78:	d100      	bne.n	8000f7c <__aeabi_ddiv+0xc8>
 8000f7a:	e08d      	b.n	8001098 <__aeabi_ddiv+0x1e4>
 8000f7c:	2901      	cmp	r1, #1
 8000f7e:	d000      	beq.n	8000f82 <__aeabi_ddiv+0xce>
 8000f80:	e179      	b.n	8001276 <__aeabi_ddiv+0x3c2>
 8000f82:	002e      	movs	r6, r5
 8000f84:	2200      	movs	r2, #0
 8000f86:	2300      	movs	r3, #0
 8000f88:	2400      	movs	r4, #0
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	051b      	lsls	r3, r3, #20
 8000f8e:	4323      	orrs	r3, r4
 8000f90:	07f6      	lsls	r6, r6, #31
 8000f92:	4333      	orrs	r3, r6
 8000f94:	4640      	mov	r0, r8
 8000f96:	0019      	movs	r1, r3
 8000f98:	b007      	add	sp, #28
 8000f9a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f9c:	46bb      	mov	fp, r7
 8000f9e:	46b2      	mov	sl, r6
 8000fa0:	46a9      	mov	r9, r5
 8000fa2:	46a0      	mov	r8, r4
 8000fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2400      	movs	r4, #0
 8000faa:	4690      	mov	r8, r2
 8000fac:	4b48      	ldr	r3, [pc, #288]	@ (80010d0 <__aeabi_ddiv+0x21c>)
 8000fae:	e7ed      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 8000fb0:	465a      	mov	r2, fp
 8000fb2:	9b00      	ldr	r3, [sp, #0]
 8000fb4:	431a      	orrs	r2, r3
 8000fb6:	4b49      	ldr	r3, [pc, #292]	@ (80010dc <__aeabi_ddiv+0x228>)
 8000fb8:	469c      	mov	ip, r3
 8000fba:	44e2      	add	sl, ip
 8000fbc:	2a00      	cmp	r2, #0
 8000fbe:	d159      	bne.n	8001074 <__aeabi_ddiv+0x1c0>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	431c      	orrs	r4, r3
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	2102      	movs	r1, #2
 8000fc8:	469b      	mov	fp, r3
 8000fca:	e7b8      	b.n	8000f3e <__aeabi_ddiv+0x8a>
 8000fcc:	465a      	mov	r2, fp
 8000fce:	9b00      	ldr	r3, [sp, #0]
 8000fd0:	431a      	orrs	r2, r3
 8000fd2:	d049      	beq.n	8001068 <__aeabi_ddiv+0x1b4>
 8000fd4:	465b      	mov	r3, fp
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_ddiv+0x128>
 8000fda:	e19c      	b.n	8001316 <__aeabi_ddiv+0x462>
 8000fdc:	4658      	mov	r0, fp
 8000fde:	f001 fb69 	bl	80026b4 <__clzsi2>
 8000fe2:	0002      	movs	r2, r0
 8000fe4:	0003      	movs	r3, r0
 8000fe6:	3a0b      	subs	r2, #11
 8000fe8:	271d      	movs	r7, #29
 8000fea:	9e00      	ldr	r6, [sp, #0]
 8000fec:	1aba      	subs	r2, r7, r2
 8000fee:	0019      	movs	r1, r3
 8000ff0:	4658      	mov	r0, fp
 8000ff2:	40d6      	lsrs	r6, r2
 8000ff4:	3908      	subs	r1, #8
 8000ff6:	4088      	lsls	r0, r1
 8000ff8:	0032      	movs	r2, r6
 8000ffa:	4302      	orrs	r2, r0
 8000ffc:	4693      	mov	fp, r2
 8000ffe:	9a00      	ldr	r2, [sp, #0]
 8001000:	408a      	lsls	r2, r1
 8001002:	4937      	ldr	r1, [pc, #220]	@ (80010e0 <__aeabi_ddiv+0x22c>)
 8001004:	4453      	add	r3, sl
 8001006:	468a      	mov	sl, r1
 8001008:	2100      	movs	r1, #0
 800100a:	449a      	add	sl, r3
 800100c:	e797      	b.n	8000f3e <__aeabi_ddiv+0x8a>
 800100e:	465b      	mov	r3, fp
 8001010:	4303      	orrs	r3, r0
 8001012:	4699      	mov	r9, r3
 8001014:	d021      	beq.n	800105a <__aeabi_ddiv+0x1a6>
 8001016:	465b      	mov	r3, fp
 8001018:	2b00      	cmp	r3, #0
 800101a:	d100      	bne.n	800101e <__aeabi_ddiv+0x16a>
 800101c:	e169      	b.n	80012f2 <__aeabi_ddiv+0x43e>
 800101e:	4658      	mov	r0, fp
 8001020:	f001 fb48 	bl	80026b4 <__clzsi2>
 8001024:	230b      	movs	r3, #11
 8001026:	425b      	negs	r3, r3
 8001028:	469c      	mov	ip, r3
 800102a:	0002      	movs	r2, r0
 800102c:	4484      	add	ip, r0
 800102e:	4666      	mov	r6, ip
 8001030:	231d      	movs	r3, #29
 8001032:	1b9b      	subs	r3, r3, r6
 8001034:	0026      	movs	r6, r4
 8001036:	0011      	movs	r1, r2
 8001038:	4658      	mov	r0, fp
 800103a:	40de      	lsrs	r6, r3
 800103c:	3908      	subs	r1, #8
 800103e:	4088      	lsls	r0, r1
 8001040:	0033      	movs	r3, r6
 8001042:	4303      	orrs	r3, r0
 8001044:	4699      	mov	r9, r3
 8001046:	0023      	movs	r3, r4
 8001048:	408b      	lsls	r3, r1
 800104a:	4698      	mov	r8, r3
 800104c:	4b25      	ldr	r3, [pc, #148]	@ (80010e4 <__aeabi_ddiv+0x230>)
 800104e:	2400      	movs	r4, #0
 8001050:	1a9b      	subs	r3, r3, r2
 8001052:	469a      	mov	sl, r3
 8001054:	2300      	movs	r3, #0
 8001056:	9303      	str	r3, [sp, #12]
 8001058:	e753      	b.n	8000f02 <__aeabi_ddiv+0x4e>
 800105a:	2300      	movs	r3, #0
 800105c:	4698      	mov	r8, r3
 800105e:	469a      	mov	sl, r3
 8001060:	3301      	adds	r3, #1
 8001062:	2404      	movs	r4, #4
 8001064:	9303      	str	r3, [sp, #12]
 8001066:	e74c      	b.n	8000f02 <__aeabi_ddiv+0x4e>
 8001068:	2301      	movs	r3, #1
 800106a:	431c      	orrs	r4, r3
 800106c:	2300      	movs	r3, #0
 800106e:	2101      	movs	r1, #1
 8001070:	469b      	mov	fp, r3
 8001072:	e764      	b.n	8000f3e <__aeabi_ddiv+0x8a>
 8001074:	2303      	movs	r3, #3
 8001076:	0032      	movs	r2, r6
 8001078:	2103      	movs	r1, #3
 800107a:	431c      	orrs	r4, r3
 800107c:	e75f      	b.n	8000f3e <__aeabi_ddiv+0x8a>
 800107e:	469a      	mov	sl, r3
 8001080:	2303      	movs	r3, #3
 8001082:	46d9      	mov	r9, fp
 8001084:	240c      	movs	r4, #12
 8001086:	9303      	str	r3, [sp, #12]
 8001088:	e73b      	b.n	8000f02 <__aeabi_ddiv+0x4e>
 800108a:	2300      	movs	r3, #0
 800108c:	2480      	movs	r4, #128	@ 0x80
 800108e:	4698      	mov	r8, r3
 8001090:	2600      	movs	r6, #0
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <__aeabi_ddiv+0x21c>)
 8001094:	0324      	lsls	r4, r4, #12
 8001096:	e779      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 8001098:	2480      	movs	r4, #128	@ 0x80
 800109a:	465b      	mov	r3, fp
 800109c:	0324      	lsls	r4, r4, #12
 800109e:	431c      	orrs	r4, r3
 80010a0:	0324      	lsls	r4, r4, #12
 80010a2:	002e      	movs	r6, r5
 80010a4:	4690      	mov	r8, r2
 80010a6:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <__aeabi_ddiv+0x21c>)
 80010a8:	0b24      	lsrs	r4, r4, #12
 80010aa:	e76f      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 80010ac:	2480      	movs	r4, #128	@ 0x80
 80010ae:	464b      	mov	r3, r9
 80010b0:	0324      	lsls	r4, r4, #12
 80010b2:	4223      	tst	r3, r4
 80010b4:	d002      	beq.n	80010bc <__aeabi_ddiv+0x208>
 80010b6:	465b      	mov	r3, fp
 80010b8:	4223      	tst	r3, r4
 80010ba:	d0f0      	beq.n	800109e <__aeabi_ddiv+0x1ea>
 80010bc:	2480      	movs	r4, #128	@ 0x80
 80010be:	464b      	mov	r3, r9
 80010c0:	0324      	lsls	r4, r4, #12
 80010c2:	431c      	orrs	r4, r3
 80010c4:	0324      	lsls	r4, r4, #12
 80010c6:	9e02      	ldr	r6, [sp, #8]
 80010c8:	4b01      	ldr	r3, [pc, #4]	@ (80010d0 <__aeabi_ddiv+0x21c>)
 80010ca:	0b24      	lsrs	r4, r4, #12
 80010cc:	e75e      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	000007ff 	.word	0x000007ff
 80010d4:	fffffc01 	.word	0xfffffc01
 80010d8:	0800513c 	.word	0x0800513c
 80010dc:	fffff801 	.word	0xfffff801
 80010e0:	000003f3 	.word	0x000003f3
 80010e4:	fffffc0d 	.word	0xfffffc0d
 80010e8:	45cb      	cmp	fp, r9
 80010ea:	d200      	bcs.n	80010ee <__aeabi_ddiv+0x23a>
 80010ec:	e0f8      	b.n	80012e0 <__aeabi_ddiv+0x42c>
 80010ee:	d100      	bne.n	80010f2 <__aeabi_ddiv+0x23e>
 80010f0:	e0f3      	b.n	80012da <__aeabi_ddiv+0x426>
 80010f2:	2301      	movs	r3, #1
 80010f4:	425b      	negs	r3, r3
 80010f6:	469c      	mov	ip, r3
 80010f8:	4644      	mov	r4, r8
 80010fa:	4648      	mov	r0, r9
 80010fc:	2500      	movs	r5, #0
 80010fe:	44e2      	add	sl, ip
 8001100:	465b      	mov	r3, fp
 8001102:	0e17      	lsrs	r7, r2, #24
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	431f      	orrs	r7, r3
 8001108:	0c19      	lsrs	r1, r3, #16
 800110a:	043b      	lsls	r3, r7, #16
 800110c:	0212      	lsls	r2, r2, #8
 800110e:	9700      	str	r7, [sp, #0]
 8001110:	0c1f      	lsrs	r7, r3, #16
 8001112:	4691      	mov	r9, r2
 8001114:	9102      	str	r1, [sp, #8]
 8001116:	9703      	str	r7, [sp, #12]
 8001118:	f7ff f888 	bl	800022c <__aeabi_uidivmod>
 800111c:	0002      	movs	r2, r0
 800111e:	437a      	muls	r2, r7
 8001120:	040b      	lsls	r3, r1, #16
 8001122:	0c21      	lsrs	r1, r4, #16
 8001124:	4680      	mov	r8, r0
 8001126:	4319      	orrs	r1, r3
 8001128:	428a      	cmp	r2, r1
 800112a:	d909      	bls.n	8001140 <__aeabi_ddiv+0x28c>
 800112c:	9f00      	ldr	r7, [sp, #0]
 800112e:	2301      	movs	r3, #1
 8001130:	46bc      	mov	ip, r7
 8001132:	425b      	negs	r3, r3
 8001134:	4461      	add	r1, ip
 8001136:	469c      	mov	ip, r3
 8001138:	44e0      	add	r8, ip
 800113a:	428f      	cmp	r7, r1
 800113c:	d800      	bhi.n	8001140 <__aeabi_ddiv+0x28c>
 800113e:	e15c      	b.n	80013fa <__aeabi_ddiv+0x546>
 8001140:	1a88      	subs	r0, r1, r2
 8001142:	9902      	ldr	r1, [sp, #8]
 8001144:	f7ff f872 	bl	800022c <__aeabi_uidivmod>
 8001148:	9a03      	ldr	r2, [sp, #12]
 800114a:	0424      	lsls	r4, r4, #16
 800114c:	4342      	muls	r2, r0
 800114e:	0409      	lsls	r1, r1, #16
 8001150:	0c24      	lsrs	r4, r4, #16
 8001152:	0003      	movs	r3, r0
 8001154:	430c      	orrs	r4, r1
 8001156:	42a2      	cmp	r2, r4
 8001158:	d906      	bls.n	8001168 <__aeabi_ddiv+0x2b4>
 800115a:	9900      	ldr	r1, [sp, #0]
 800115c:	3b01      	subs	r3, #1
 800115e:	468c      	mov	ip, r1
 8001160:	4464      	add	r4, ip
 8001162:	42a1      	cmp	r1, r4
 8001164:	d800      	bhi.n	8001168 <__aeabi_ddiv+0x2b4>
 8001166:	e142      	b.n	80013ee <__aeabi_ddiv+0x53a>
 8001168:	1aa0      	subs	r0, r4, r2
 800116a:	4642      	mov	r2, r8
 800116c:	0412      	lsls	r2, r2, #16
 800116e:	431a      	orrs	r2, r3
 8001170:	4693      	mov	fp, r2
 8001172:	464b      	mov	r3, r9
 8001174:	4659      	mov	r1, fp
 8001176:	0c1b      	lsrs	r3, r3, #16
 8001178:	001f      	movs	r7, r3
 800117a:	9304      	str	r3, [sp, #16]
 800117c:	040b      	lsls	r3, r1, #16
 800117e:	4649      	mov	r1, r9
 8001180:	0409      	lsls	r1, r1, #16
 8001182:	0c09      	lsrs	r1, r1, #16
 8001184:	000c      	movs	r4, r1
 8001186:	0c1b      	lsrs	r3, r3, #16
 8001188:	435c      	muls	r4, r3
 800118a:	0c12      	lsrs	r2, r2, #16
 800118c:	437b      	muls	r3, r7
 800118e:	4688      	mov	r8, r1
 8001190:	4351      	muls	r1, r2
 8001192:	437a      	muls	r2, r7
 8001194:	0c27      	lsrs	r7, r4, #16
 8001196:	46bc      	mov	ip, r7
 8001198:	185b      	adds	r3, r3, r1
 800119a:	4463      	add	r3, ip
 800119c:	4299      	cmp	r1, r3
 800119e:	d903      	bls.n	80011a8 <__aeabi_ddiv+0x2f4>
 80011a0:	2180      	movs	r1, #128	@ 0x80
 80011a2:	0249      	lsls	r1, r1, #9
 80011a4:	468c      	mov	ip, r1
 80011a6:	4462      	add	r2, ip
 80011a8:	0c19      	lsrs	r1, r3, #16
 80011aa:	0424      	lsls	r4, r4, #16
 80011ac:	041b      	lsls	r3, r3, #16
 80011ae:	0c24      	lsrs	r4, r4, #16
 80011b0:	188a      	adds	r2, r1, r2
 80011b2:	191c      	adds	r4, r3, r4
 80011b4:	4290      	cmp	r0, r2
 80011b6:	d302      	bcc.n	80011be <__aeabi_ddiv+0x30a>
 80011b8:	d116      	bne.n	80011e8 <__aeabi_ddiv+0x334>
 80011ba:	42a5      	cmp	r5, r4
 80011bc:	d214      	bcs.n	80011e8 <__aeabi_ddiv+0x334>
 80011be:	465b      	mov	r3, fp
 80011c0:	9f00      	ldr	r7, [sp, #0]
 80011c2:	3b01      	subs	r3, #1
 80011c4:	444d      	add	r5, r9
 80011c6:	9305      	str	r3, [sp, #20]
 80011c8:	454d      	cmp	r5, r9
 80011ca:	419b      	sbcs	r3, r3
 80011cc:	46bc      	mov	ip, r7
 80011ce:	425b      	negs	r3, r3
 80011d0:	4463      	add	r3, ip
 80011d2:	18c0      	adds	r0, r0, r3
 80011d4:	4287      	cmp	r7, r0
 80011d6:	d300      	bcc.n	80011da <__aeabi_ddiv+0x326>
 80011d8:	e102      	b.n	80013e0 <__aeabi_ddiv+0x52c>
 80011da:	4282      	cmp	r2, r0
 80011dc:	d900      	bls.n	80011e0 <__aeabi_ddiv+0x32c>
 80011de:	e129      	b.n	8001434 <__aeabi_ddiv+0x580>
 80011e0:	d100      	bne.n	80011e4 <__aeabi_ddiv+0x330>
 80011e2:	e124      	b.n	800142e <__aeabi_ddiv+0x57a>
 80011e4:	9b05      	ldr	r3, [sp, #20]
 80011e6:	469b      	mov	fp, r3
 80011e8:	1b2c      	subs	r4, r5, r4
 80011ea:	42a5      	cmp	r5, r4
 80011ec:	41ad      	sbcs	r5, r5
 80011ee:	9b00      	ldr	r3, [sp, #0]
 80011f0:	1a80      	subs	r0, r0, r2
 80011f2:	426d      	negs	r5, r5
 80011f4:	1b40      	subs	r0, r0, r5
 80011f6:	4283      	cmp	r3, r0
 80011f8:	d100      	bne.n	80011fc <__aeabi_ddiv+0x348>
 80011fa:	e10f      	b.n	800141c <__aeabi_ddiv+0x568>
 80011fc:	9902      	ldr	r1, [sp, #8]
 80011fe:	f7ff f815 	bl	800022c <__aeabi_uidivmod>
 8001202:	9a03      	ldr	r2, [sp, #12]
 8001204:	040b      	lsls	r3, r1, #16
 8001206:	4342      	muls	r2, r0
 8001208:	0c21      	lsrs	r1, r4, #16
 800120a:	0005      	movs	r5, r0
 800120c:	4319      	orrs	r1, r3
 800120e:	428a      	cmp	r2, r1
 8001210:	d900      	bls.n	8001214 <__aeabi_ddiv+0x360>
 8001212:	e0cb      	b.n	80013ac <__aeabi_ddiv+0x4f8>
 8001214:	1a88      	subs	r0, r1, r2
 8001216:	9902      	ldr	r1, [sp, #8]
 8001218:	f7ff f808 	bl	800022c <__aeabi_uidivmod>
 800121c:	9a03      	ldr	r2, [sp, #12]
 800121e:	0424      	lsls	r4, r4, #16
 8001220:	4342      	muls	r2, r0
 8001222:	0409      	lsls	r1, r1, #16
 8001224:	0c24      	lsrs	r4, r4, #16
 8001226:	0003      	movs	r3, r0
 8001228:	430c      	orrs	r4, r1
 800122a:	42a2      	cmp	r2, r4
 800122c:	d900      	bls.n	8001230 <__aeabi_ddiv+0x37c>
 800122e:	e0ca      	b.n	80013c6 <__aeabi_ddiv+0x512>
 8001230:	4641      	mov	r1, r8
 8001232:	1aa4      	subs	r4, r4, r2
 8001234:	042a      	lsls	r2, r5, #16
 8001236:	431a      	orrs	r2, r3
 8001238:	9f04      	ldr	r7, [sp, #16]
 800123a:	0413      	lsls	r3, r2, #16
 800123c:	0c1b      	lsrs	r3, r3, #16
 800123e:	4359      	muls	r1, r3
 8001240:	4640      	mov	r0, r8
 8001242:	437b      	muls	r3, r7
 8001244:	469c      	mov	ip, r3
 8001246:	0c15      	lsrs	r5, r2, #16
 8001248:	4368      	muls	r0, r5
 800124a:	0c0b      	lsrs	r3, r1, #16
 800124c:	4484      	add	ip, r0
 800124e:	4463      	add	r3, ip
 8001250:	437d      	muls	r5, r7
 8001252:	4298      	cmp	r0, r3
 8001254:	d903      	bls.n	800125e <__aeabi_ddiv+0x3aa>
 8001256:	2080      	movs	r0, #128	@ 0x80
 8001258:	0240      	lsls	r0, r0, #9
 800125a:	4684      	mov	ip, r0
 800125c:	4465      	add	r5, ip
 800125e:	0c18      	lsrs	r0, r3, #16
 8001260:	0409      	lsls	r1, r1, #16
 8001262:	041b      	lsls	r3, r3, #16
 8001264:	0c09      	lsrs	r1, r1, #16
 8001266:	1940      	adds	r0, r0, r5
 8001268:	185b      	adds	r3, r3, r1
 800126a:	4284      	cmp	r4, r0
 800126c:	d327      	bcc.n	80012be <__aeabi_ddiv+0x40a>
 800126e:	d023      	beq.n	80012b8 <__aeabi_ddiv+0x404>
 8001270:	2301      	movs	r3, #1
 8001272:	0035      	movs	r5, r6
 8001274:	431a      	orrs	r2, r3
 8001276:	4b94      	ldr	r3, [pc, #592]	@ (80014c8 <__aeabi_ddiv+0x614>)
 8001278:	4453      	add	r3, sl
 800127a:	2b00      	cmp	r3, #0
 800127c:	dd60      	ble.n	8001340 <__aeabi_ddiv+0x48c>
 800127e:	0751      	lsls	r1, r2, #29
 8001280:	d000      	beq.n	8001284 <__aeabi_ddiv+0x3d0>
 8001282:	e086      	b.n	8001392 <__aeabi_ddiv+0x4de>
 8001284:	002e      	movs	r6, r5
 8001286:	08d1      	lsrs	r1, r2, #3
 8001288:	465a      	mov	r2, fp
 800128a:	01d2      	lsls	r2, r2, #7
 800128c:	d506      	bpl.n	800129c <__aeabi_ddiv+0x3e8>
 800128e:	465a      	mov	r2, fp
 8001290:	4b8e      	ldr	r3, [pc, #568]	@ (80014cc <__aeabi_ddiv+0x618>)
 8001292:	401a      	ands	r2, r3
 8001294:	2380      	movs	r3, #128	@ 0x80
 8001296:	4693      	mov	fp, r2
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	4453      	add	r3, sl
 800129c:	4a8c      	ldr	r2, [pc, #560]	@ (80014d0 <__aeabi_ddiv+0x61c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	dd00      	ble.n	80012a4 <__aeabi_ddiv+0x3f0>
 80012a2:	e680      	b.n	8000fa6 <__aeabi_ddiv+0xf2>
 80012a4:	465a      	mov	r2, fp
 80012a6:	0752      	lsls	r2, r2, #29
 80012a8:	430a      	orrs	r2, r1
 80012aa:	4690      	mov	r8, r2
 80012ac:	465a      	mov	r2, fp
 80012ae:	055b      	lsls	r3, r3, #21
 80012b0:	0254      	lsls	r4, r2, #9
 80012b2:	0b24      	lsrs	r4, r4, #12
 80012b4:	0d5b      	lsrs	r3, r3, #21
 80012b6:	e669      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 80012b8:	0035      	movs	r5, r6
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0db      	beq.n	8001276 <__aeabi_ddiv+0x3c2>
 80012be:	9d00      	ldr	r5, [sp, #0]
 80012c0:	1e51      	subs	r1, r2, #1
 80012c2:	46ac      	mov	ip, r5
 80012c4:	4464      	add	r4, ip
 80012c6:	42ac      	cmp	r4, r5
 80012c8:	d200      	bcs.n	80012cc <__aeabi_ddiv+0x418>
 80012ca:	e09e      	b.n	800140a <__aeabi_ddiv+0x556>
 80012cc:	4284      	cmp	r4, r0
 80012ce:	d200      	bcs.n	80012d2 <__aeabi_ddiv+0x41e>
 80012d0:	e0e1      	b.n	8001496 <__aeabi_ddiv+0x5e2>
 80012d2:	d100      	bne.n	80012d6 <__aeabi_ddiv+0x422>
 80012d4:	e0ee      	b.n	80014b4 <__aeabi_ddiv+0x600>
 80012d6:	000a      	movs	r2, r1
 80012d8:	e7ca      	b.n	8001270 <__aeabi_ddiv+0x3bc>
 80012da:	4542      	cmp	r2, r8
 80012dc:	d900      	bls.n	80012e0 <__aeabi_ddiv+0x42c>
 80012de:	e708      	b.n	80010f2 <__aeabi_ddiv+0x23e>
 80012e0:	464b      	mov	r3, r9
 80012e2:	07dc      	lsls	r4, r3, #31
 80012e4:	0858      	lsrs	r0, r3, #1
 80012e6:	4643      	mov	r3, r8
 80012e8:	085b      	lsrs	r3, r3, #1
 80012ea:	431c      	orrs	r4, r3
 80012ec:	4643      	mov	r3, r8
 80012ee:	07dd      	lsls	r5, r3, #31
 80012f0:	e706      	b.n	8001100 <__aeabi_ddiv+0x24c>
 80012f2:	f001 f9df 	bl	80026b4 <__clzsi2>
 80012f6:	2315      	movs	r3, #21
 80012f8:	469c      	mov	ip, r3
 80012fa:	4484      	add	ip, r0
 80012fc:	0002      	movs	r2, r0
 80012fe:	4663      	mov	r3, ip
 8001300:	3220      	adds	r2, #32
 8001302:	2b1c      	cmp	r3, #28
 8001304:	dc00      	bgt.n	8001308 <__aeabi_ddiv+0x454>
 8001306:	e692      	b.n	800102e <__aeabi_ddiv+0x17a>
 8001308:	0023      	movs	r3, r4
 800130a:	3808      	subs	r0, #8
 800130c:	4083      	lsls	r3, r0
 800130e:	4699      	mov	r9, r3
 8001310:	2300      	movs	r3, #0
 8001312:	4698      	mov	r8, r3
 8001314:	e69a      	b.n	800104c <__aeabi_ddiv+0x198>
 8001316:	f001 f9cd 	bl	80026b4 <__clzsi2>
 800131a:	0002      	movs	r2, r0
 800131c:	0003      	movs	r3, r0
 800131e:	3215      	adds	r2, #21
 8001320:	3320      	adds	r3, #32
 8001322:	2a1c      	cmp	r2, #28
 8001324:	dc00      	bgt.n	8001328 <__aeabi_ddiv+0x474>
 8001326:	e65f      	b.n	8000fe8 <__aeabi_ddiv+0x134>
 8001328:	9900      	ldr	r1, [sp, #0]
 800132a:	3808      	subs	r0, #8
 800132c:	4081      	lsls	r1, r0
 800132e:	2200      	movs	r2, #0
 8001330:	468b      	mov	fp, r1
 8001332:	e666      	b.n	8001002 <__aeabi_ddiv+0x14e>
 8001334:	2200      	movs	r2, #0
 8001336:	002e      	movs	r6, r5
 8001338:	2400      	movs	r4, #0
 800133a:	4690      	mov	r8, r2
 800133c:	4b65      	ldr	r3, [pc, #404]	@ (80014d4 <__aeabi_ddiv+0x620>)
 800133e:	e625      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 8001340:	002e      	movs	r6, r5
 8001342:	2101      	movs	r1, #1
 8001344:	1ac9      	subs	r1, r1, r3
 8001346:	2938      	cmp	r1, #56	@ 0x38
 8001348:	dd00      	ble.n	800134c <__aeabi_ddiv+0x498>
 800134a:	e61b      	b.n	8000f84 <__aeabi_ddiv+0xd0>
 800134c:	291f      	cmp	r1, #31
 800134e:	dc7e      	bgt.n	800144e <__aeabi_ddiv+0x59a>
 8001350:	4861      	ldr	r0, [pc, #388]	@ (80014d8 <__aeabi_ddiv+0x624>)
 8001352:	0014      	movs	r4, r2
 8001354:	4450      	add	r0, sl
 8001356:	465b      	mov	r3, fp
 8001358:	4082      	lsls	r2, r0
 800135a:	4083      	lsls	r3, r0
 800135c:	40cc      	lsrs	r4, r1
 800135e:	1e50      	subs	r0, r2, #1
 8001360:	4182      	sbcs	r2, r0
 8001362:	4323      	orrs	r3, r4
 8001364:	431a      	orrs	r2, r3
 8001366:	465b      	mov	r3, fp
 8001368:	40cb      	lsrs	r3, r1
 800136a:	0751      	lsls	r1, r2, #29
 800136c:	d009      	beq.n	8001382 <__aeabi_ddiv+0x4ce>
 800136e:	210f      	movs	r1, #15
 8001370:	4011      	ands	r1, r2
 8001372:	2904      	cmp	r1, #4
 8001374:	d005      	beq.n	8001382 <__aeabi_ddiv+0x4ce>
 8001376:	1d11      	adds	r1, r2, #4
 8001378:	4291      	cmp	r1, r2
 800137a:	4192      	sbcs	r2, r2
 800137c:	4252      	negs	r2, r2
 800137e:	189b      	adds	r3, r3, r2
 8001380:	000a      	movs	r2, r1
 8001382:	0219      	lsls	r1, r3, #8
 8001384:	d400      	bmi.n	8001388 <__aeabi_ddiv+0x4d4>
 8001386:	e09b      	b.n	80014c0 <__aeabi_ddiv+0x60c>
 8001388:	2200      	movs	r2, #0
 800138a:	2301      	movs	r3, #1
 800138c:	2400      	movs	r4, #0
 800138e:	4690      	mov	r8, r2
 8001390:	e5fc      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 8001392:	210f      	movs	r1, #15
 8001394:	4011      	ands	r1, r2
 8001396:	2904      	cmp	r1, #4
 8001398:	d100      	bne.n	800139c <__aeabi_ddiv+0x4e8>
 800139a:	e773      	b.n	8001284 <__aeabi_ddiv+0x3d0>
 800139c:	1d11      	adds	r1, r2, #4
 800139e:	4291      	cmp	r1, r2
 80013a0:	4192      	sbcs	r2, r2
 80013a2:	4252      	negs	r2, r2
 80013a4:	002e      	movs	r6, r5
 80013a6:	08c9      	lsrs	r1, r1, #3
 80013a8:	4493      	add	fp, r2
 80013aa:	e76d      	b.n	8001288 <__aeabi_ddiv+0x3d4>
 80013ac:	9b00      	ldr	r3, [sp, #0]
 80013ae:	3d01      	subs	r5, #1
 80013b0:	469c      	mov	ip, r3
 80013b2:	4461      	add	r1, ip
 80013b4:	428b      	cmp	r3, r1
 80013b6:	d900      	bls.n	80013ba <__aeabi_ddiv+0x506>
 80013b8:	e72c      	b.n	8001214 <__aeabi_ddiv+0x360>
 80013ba:	428a      	cmp	r2, r1
 80013bc:	d800      	bhi.n	80013c0 <__aeabi_ddiv+0x50c>
 80013be:	e729      	b.n	8001214 <__aeabi_ddiv+0x360>
 80013c0:	1e85      	subs	r5, r0, #2
 80013c2:	4461      	add	r1, ip
 80013c4:	e726      	b.n	8001214 <__aeabi_ddiv+0x360>
 80013c6:	9900      	ldr	r1, [sp, #0]
 80013c8:	3b01      	subs	r3, #1
 80013ca:	468c      	mov	ip, r1
 80013cc:	4464      	add	r4, ip
 80013ce:	42a1      	cmp	r1, r4
 80013d0:	d900      	bls.n	80013d4 <__aeabi_ddiv+0x520>
 80013d2:	e72d      	b.n	8001230 <__aeabi_ddiv+0x37c>
 80013d4:	42a2      	cmp	r2, r4
 80013d6:	d800      	bhi.n	80013da <__aeabi_ddiv+0x526>
 80013d8:	e72a      	b.n	8001230 <__aeabi_ddiv+0x37c>
 80013da:	1e83      	subs	r3, r0, #2
 80013dc:	4464      	add	r4, ip
 80013de:	e727      	b.n	8001230 <__aeabi_ddiv+0x37c>
 80013e0:	4287      	cmp	r7, r0
 80013e2:	d000      	beq.n	80013e6 <__aeabi_ddiv+0x532>
 80013e4:	e6fe      	b.n	80011e4 <__aeabi_ddiv+0x330>
 80013e6:	45a9      	cmp	r9, r5
 80013e8:	d900      	bls.n	80013ec <__aeabi_ddiv+0x538>
 80013ea:	e6fb      	b.n	80011e4 <__aeabi_ddiv+0x330>
 80013ec:	e6f5      	b.n	80011da <__aeabi_ddiv+0x326>
 80013ee:	42a2      	cmp	r2, r4
 80013f0:	d800      	bhi.n	80013f4 <__aeabi_ddiv+0x540>
 80013f2:	e6b9      	b.n	8001168 <__aeabi_ddiv+0x2b4>
 80013f4:	1e83      	subs	r3, r0, #2
 80013f6:	4464      	add	r4, ip
 80013f8:	e6b6      	b.n	8001168 <__aeabi_ddiv+0x2b4>
 80013fa:	428a      	cmp	r2, r1
 80013fc:	d800      	bhi.n	8001400 <__aeabi_ddiv+0x54c>
 80013fe:	e69f      	b.n	8001140 <__aeabi_ddiv+0x28c>
 8001400:	46bc      	mov	ip, r7
 8001402:	1e83      	subs	r3, r0, #2
 8001404:	4698      	mov	r8, r3
 8001406:	4461      	add	r1, ip
 8001408:	e69a      	b.n	8001140 <__aeabi_ddiv+0x28c>
 800140a:	000a      	movs	r2, r1
 800140c:	4284      	cmp	r4, r0
 800140e:	d000      	beq.n	8001412 <__aeabi_ddiv+0x55e>
 8001410:	e72e      	b.n	8001270 <__aeabi_ddiv+0x3bc>
 8001412:	454b      	cmp	r3, r9
 8001414:	d000      	beq.n	8001418 <__aeabi_ddiv+0x564>
 8001416:	e72b      	b.n	8001270 <__aeabi_ddiv+0x3bc>
 8001418:	0035      	movs	r5, r6
 800141a:	e72c      	b.n	8001276 <__aeabi_ddiv+0x3c2>
 800141c:	4b2a      	ldr	r3, [pc, #168]	@ (80014c8 <__aeabi_ddiv+0x614>)
 800141e:	4a2f      	ldr	r2, [pc, #188]	@ (80014dc <__aeabi_ddiv+0x628>)
 8001420:	4453      	add	r3, sl
 8001422:	4592      	cmp	sl, r2
 8001424:	db43      	blt.n	80014ae <__aeabi_ddiv+0x5fa>
 8001426:	2201      	movs	r2, #1
 8001428:	2100      	movs	r1, #0
 800142a:	4493      	add	fp, r2
 800142c:	e72c      	b.n	8001288 <__aeabi_ddiv+0x3d4>
 800142e:	42ac      	cmp	r4, r5
 8001430:	d800      	bhi.n	8001434 <__aeabi_ddiv+0x580>
 8001432:	e6d7      	b.n	80011e4 <__aeabi_ddiv+0x330>
 8001434:	2302      	movs	r3, #2
 8001436:	425b      	negs	r3, r3
 8001438:	469c      	mov	ip, r3
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	444d      	add	r5, r9
 800143e:	454d      	cmp	r5, r9
 8001440:	419b      	sbcs	r3, r3
 8001442:	44e3      	add	fp, ip
 8001444:	468c      	mov	ip, r1
 8001446:	425b      	negs	r3, r3
 8001448:	4463      	add	r3, ip
 800144a:	18c0      	adds	r0, r0, r3
 800144c:	e6cc      	b.n	80011e8 <__aeabi_ddiv+0x334>
 800144e:	201f      	movs	r0, #31
 8001450:	4240      	negs	r0, r0
 8001452:	1ac3      	subs	r3, r0, r3
 8001454:	4658      	mov	r0, fp
 8001456:	40d8      	lsrs	r0, r3
 8001458:	2920      	cmp	r1, #32
 800145a:	d004      	beq.n	8001466 <__aeabi_ddiv+0x5b2>
 800145c:	4659      	mov	r1, fp
 800145e:	4b20      	ldr	r3, [pc, #128]	@ (80014e0 <__aeabi_ddiv+0x62c>)
 8001460:	4453      	add	r3, sl
 8001462:	4099      	lsls	r1, r3
 8001464:	430a      	orrs	r2, r1
 8001466:	1e53      	subs	r3, r2, #1
 8001468:	419a      	sbcs	r2, r3
 800146a:	2307      	movs	r3, #7
 800146c:	0019      	movs	r1, r3
 800146e:	4302      	orrs	r2, r0
 8001470:	2400      	movs	r4, #0
 8001472:	4011      	ands	r1, r2
 8001474:	4213      	tst	r3, r2
 8001476:	d009      	beq.n	800148c <__aeabi_ddiv+0x5d8>
 8001478:	3308      	adds	r3, #8
 800147a:	4013      	ands	r3, r2
 800147c:	2b04      	cmp	r3, #4
 800147e:	d01d      	beq.n	80014bc <__aeabi_ddiv+0x608>
 8001480:	1d13      	adds	r3, r2, #4
 8001482:	4293      	cmp	r3, r2
 8001484:	4189      	sbcs	r1, r1
 8001486:	001a      	movs	r2, r3
 8001488:	4249      	negs	r1, r1
 800148a:	0749      	lsls	r1, r1, #29
 800148c:	08d2      	lsrs	r2, r2, #3
 800148e:	430a      	orrs	r2, r1
 8001490:	4690      	mov	r8, r2
 8001492:	2300      	movs	r3, #0
 8001494:	e57a      	b.n	8000f8c <__aeabi_ddiv+0xd8>
 8001496:	4649      	mov	r1, r9
 8001498:	9f00      	ldr	r7, [sp, #0]
 800149a:	004d      	lsls	r5, r1, #1
 800149c:	454d      	cmp	r5, r9
 800149e:	4189      	sbcs	r1, r1
 80014a0:	46bc      	mov	ip, r7
 80014a2:	4249      	negs	r1, r1
 80014a4:	4461      	add	r1, ip
 80014a6:	46a9      	mov	r9, r5
 80014a8:	3a02      	subs	r2, #2
 80014aa:	1864      	adds	r4, r4, r1
 80014ac:	e7ae      	b.n	800140c <__aeabi_ddiv+0x558>
 80014ae:	2201      	movs	r2, #1
 80014b0:	4252      	negs	r2, r2
 80014b2:	e746      	b.n	8001342 <__aeabi_ddiv+0x48e>
 80014b4:	4599      	cmp	r9, r3
 80014b6:	d3ee      	bcc.n	8001496 <__aeabi_ddiv+0x5e2>
 80014b8:	000a      	movs	r2, r1
 80014ba:	e7aa      	b.n	8001412 <__aeabi_ddiv+0x55e>
 80014bc:	2100      	movs	r1, #0
 80014be:	e7e5      	b.n	800148c <__aeabi_ddiv+0x5d8>
 80014c0:	0759      	lsls	r1, r3, #29
 80014c2:	025b      	lsls	r3, r3, #9
 80014c4:	0b1c      	lsrs	r4, r3, #12
 80014c6:	e7e1      	b.n	800148c <__aeabi_ddiv+0x5d8>
 80014c8:	000003ff 	.word	0x000003ff
 80014cc:	feffffff 	.word	0xfeffffff
 80014d0:	000007fe 	.word	0x000007fe
 80014d4:	000007ff 	.word	0x000007ff
 80014d8:	0000041e 	.word	0x0000041e
 80014dc:	fffffc02 	.word	0xfffffc02
 80014e0:	0000043e 	.word	0x0000043e

080014e4 <__eqdf2>:
 80014e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014e6:	4657      	mov	r7, sl
 80014e8:	46de      	mov	lr, fp
 80014ea:	464e      	mov	r6, r9
 80014ec:	4645      	mov	r5, r8
 80014ee:	b5e0      	push	{r5, r6, r7, lr}
 80014f0:	000d      	movs	r5, r1
 80014f2:	0004      	movs	r4, r0
 80014f4:	0fe8      	lsrs	r0, r5, #31
 80014f6:	4683      	mov	fp, r0
 80014f8:	0309      	lsls	r1, r1, #12
 80014fa:	0fd8      	lsrs	r0, r3, #31
 80014fc:	0b09      	lsrs	r1, r1, #12
 80014fe:	4682      	mov	sl, r0
 8001500:	4819      	ldr	r0, [pc, #100]	@ (8001568 <__eqdf2+0x84>)
 8001502:	468c      	mov	ip, r1
 8001504:	031f      	lsls	r7, r3, #12
 8001506:	0069      	lsls	r1, r5, #1
 8001508:	005e      	lsls	r6, r3, #1
 800150a:	0d49      	lsrs	r1, r1, #21
 800150c:	0b3f      	lsrs	r7, r7, #12
 800150e:	0d76      	lsrs	r6, r6, #21
 8001510:	4281      	cmp	r1, r0
 8001512:	d018      	beq.n	8001546 <__eqdf2+0x62>
 8001514:	4286      	cmp	r6, r0
 8001516:	d00f      	beq.n	8001538 <__eqdf2+0x54>
 8001518:	2001      	movs	r0, #1
 800151a:	42b1      	cmp	r1, r6
 800151c:	d10d      	bne.n	800153a <__eqdf2+0x56>
 800151e:	45bc      	cmp	ip, r7
 8001520:	d10b      	bne.n	800153a <__eqdf2+0x56>
 8001522:	4294      	cmp	r4, r2
 8001524:	d109      	bne.n	800153a <__eqdf2+0x56>
 8001526:	45d3      	cmp	fp, sl
 8001528:	d01c      	beq.n	8001564 <__eqdf2+0x80>
 800152a:	2900      	cmp	r1, #0
 800152c:	d105      	bne.n	800153a <__eqdf2+0x56>
 800152e:	4660      	mov	r0, ip
 8001530:	4320      	orrs	r0, r4
 8001532:	1e43      	subs	r3, r0, #1
 8001534:	4198      	sbcs	r0, r3
 8001536:	e000      	b.n	800153a <__eqdf2+0x56>
 8001538:	2001      	movs	r0, #1
 800153a:	bcf0      	pop	{r4, r5, r6, r7}
 800153c:	46bb      	mov	fp, r7
 800153e:	46b2      	mov	sl, r6
 8001540:	46a9      	mov	r9, r5
 8001542:	46a0      	mov	r8, r4
 8001544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001546:	2001      	movs	r0, #1
 8001548:	428e      	cmp	r6, r1
 800154a:	d1f6      	bne.n	800153a <__eqdf2+0x56>
 800154c:	4661      	mov	r1, ip
 800154e:	4339      	orrs	r1, r7
 8001550:	000f      	movs	r7, r1
 8001552:	4317      	orrs	r7, r2
 8001554:	4327      	orrs	r7, r4
 8001556:	d1f0      	bne.n	800153a <__eqdf2+0x56>
 8001558:	465b      	mov	r3, fp
 800155a:	4652      	mov	r2, sl
 800155c:	1a98      	subs	r0, r3, r2
 800155e:	1e43      	subs	r3, r0, #1
 8001560:	4198      	sbcs	r0, r3
 8001562:	e7ea      	b.n	800153a <__eqdf2+0x56>
 8001564:	2000      	movs	r0, #0
 8001566:	e7e8      	b.n	800153a <__eqdf2+0x56>
 8001568:	000007ff 	.word	0x000007ff

0800156c <__gedf2>:
 800156c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800156e:	4657      	mov	r7, sl
 8001570:	464e      	mov	r6, r9
 8001572:	4645      	mov	r5, r8
 8001574:	46de      	mov	lr, fp
 8001576:	b5e0      	push	{r5, r6, r7, lr}
 8001578:	000d      	movs	r5, r1
 800157a:	030e      	lsls	r6, r1, #12
 800157c:	0049      	lsls	r1, r1, #1
 800157e:	0d49      	lsrs	r1, r1, #21
 8001580:	468a      	mov	sl, r1
 8001582:	0fdf      	lsrs	r7, r3, #31
 8001584:	0fe9      	lsrs	r1, r5, #31
 8001586:	46bc      	mov	ip, r7
 8001588:	b083      	sub	sp, #12
 800158a:	4f2f      	ldr	r7, [pc, #188]	@ (8001648 <__gedf2+0xdc>)
 800158c:	0004      	movs	r4, r0
 800158e:	4680      	mov	r8, r0
 8001590:	9101      	str	r1, [sp, #4]
 8001592:	0058      	lsls	r0, r3, #1
 8001594:	0319      	lsls	r1, r3, #12
 8001596:	4691      	mov	r9, r2
 8001598:	0b36      	lsrs	r6, r6, #12
 800159a:	0b09      	lsrs	r1, r1, #12
 800159c:	0d40      	lsrs	r0, r0, #21
 800159e:	45ba      	cmp	sl, r7
 80015a0:	d01d      	beq.n	80015de <__gedf2+0x72>
 80015a2:	42b8      	cmp	r0, r7
 80015a4:	d00d      	beq.n	80015c2 <__gedf2+0x56>
 80015a6:	4657      	mov	r7, sl
 80015a8:	2f00      	cmp	r7, #0
 80015aa:	d12a      	bne.n	8001602 <__gedf2+0x96>
 80015ac:	4334      	orrs	r4, r6
 80015ae:	2800      	cmp	r0, #0
 80015b0:	d124      	bne.n	80015fc <__gedf2+0x90>
 80015b2:	430a      	orrs	r2, r1
 80015b4:	d036      	beq.n	8001624 <__gedf2+0xb8>
 80015b6:	2c00      	cmp	r4, #0
 80015b8:	d141      	bne.n	800163e <__gedf2+0xd2>
 80015ba:	4663      	mov	r3, ip
 80015bc:	0058      	lsls	r0, r3, #1
 80015be:	3801      	subs	r0, #1
 80015c0:	e015      	b.n	80015ee <__gedf2+0x82>
 80015c2:	4311      	orrs	r1, r2
 80015c4:	d138      	bne.n	8001638 <__gedf2+0xcc>
 80015c6:	4653      	mov	r3, sl
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d101      	bne.n	80015d0 <__gedf2+0x64>
 80015cc:	4326      	orrs	r6, r4
 80015ce:	d0f4      	beq.n	80015ba <__gedf2+0x4e>
 80015d0:	9b01      	ldr	r3, [sp, #4]
 80015d2:	4563      	cmp	r3, ip
 80015d4:	d107      	bne.n	80015e6 <__gedf2+0x7a>
 80015d6:	9b01      	ldr	r3, [sp, #4]
 80015d8:	0058      	lsls	r0, r3, #1
 80015da:	3801      	subs	r0, #1
 80015dc:	e007      	b.n	80015ee <__gedf2+0x82>
 80015de:	4326      	orrs	r6, r4
 80015e0:	d12a      	bne.n	8001638 <__gedf2+0xcc>
 80015e2:	4550      	cmp	r0, sl
 80015e4:	d021      	beq.n	800162a <__gedf2+0xbe>
 80015e6:	2001      	movs	r0, #1
 80015e8:	9b01      	ldr	r3, [sp, #4]
 80015ea:	425f      	negs	r7, r3
 80015ec:	4338      	orrs	r0, r7
 80015ee:	b003      	add	sp, #12
 80015f0:	bcf0      	pop	{r4, r5, r6, r7}
 80015f2:	46bb      	mov	fp, r7
 80015f4:	46b2      	mov	sl, r6
 80015f6:	46a9      	mov	r9, r5
 80015f8:	46a0      	mov	r8, r4
 80015fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d0dc      	beq.n	80015ba <__gedf2+0x4e>
 8001600:	e7e6      	b.n	80015d0 <__gedf2+0x64>
 8001602:	2800      	cmp	r0, #0
 8001604:	d0ef      	beq.n	80015e6 <__gedf2+0x7a>
 8001606:	9b01      	ldr	r3, [sp, #4]
 8001608:	4563      	cmp	r3, ip
 800160a:	d1ec      	bne.n	80015e6 <__gedf2+0x7a>
 800160c:	4582      	cmp	sl, r0
 800160e:	dcea      	bgt.n	80015e6 <__gedf2+0x7a>
 8001610:	dbe1      	blt.n	80015d6 <__gedf2+0x6a>
 8001612:	428e      	cmp	r6, r1
 8001614:	d8e7      	bhi.n	80015e6 <__gedf2+0x7a>
 8001616:	d1de      	bne.n	80015d6 <__gedf2+0x6a>
 8001618:	45c8      	cmp	r8, r9
 800161a:	d8e4      	bhi.n	80015e6 <__gedf2+0x7a>
 800161c:	2000      	movs	r0, #0
 800161e:	45c8      	cmp	r8, r9
 8001620:	d2e5      	bcs.n	80015ee <__gedf2+0x82>
 8001622:	e7d8      	b.n	80015d6 <__gedf2+0x6a>
 8001624:	2c00      	cmp	r4, #0
 8001626:	d0e2      	beq.n	80015ee <__gedf2+0x82>
 8001628:	e7dd      	b.n	80015e6 <__gedf2+0x7a>
 800162a:	4311      	orrs	r1, r2
 800162c:	d104      	bne.n	8001638 <__gedf2+0xcc>
 800162e:	9b01      	ldr	r3, [sp, #4]
 8001630:	4563      	cmp	r3, ip
 8001632:	d1d8      	bne.n	80015e6 <__gedf2+0x7a>
 8001634:	2000      	movs	r0, #0
 8001636:	e7da      	b.n	80015ee <__gedf2+0x82>
 8001638:	2002      	movs	r0, #2
 800163a:	4240      	negs	r0, r0
 800163c:	e7d7      	b.n	80015ee <__gedf2+0x82>
 800163e:	9b01      	ldr	r3, [sp, #4]
 8001640:	4563      	cmp	r3, ip
 8001642:	d0e6      	beq.n	8001612 <__gedf2+0xa6>
 8001644:	e7cf      	b.n	80015e6 <__gedf2+0x7a>
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	000007ff 	.word	0x000007ff

0800164c <__ledf2>:
 800164c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164e:	4657      	mov	r7, sl
 8001650:	464e      	mov	r6, r9
 8001652:	4645      	mov	r5, r8
 8001654:	46de      	mov	lr, fp
 8001656:	b5e0      	push	{r5, r6, r7, lr}
 8001658:	000d      	movs	r5, r1
 800165a:	030e      	lsls	r6, r1, #12
 800165c:	0049      	lsls	r1, r1, #1
 800165e:	0d49      	lsrs	r1, r1, #21
 8001660:	468a      	mov	sl, r1
 8001662:	0fdf      	lsrs	r7, r3, #31
 8001664:	0fe9      	lsrs	r1, r5, #31
 8001666:	46bc      	mov	ip, r7
 8001668:	b083      	sub	sp, #12
 800166a:	4f2e      	ldr	r7, [pc, #184]	@ (8001724 <__ledf2+0xd8>)
 800166c:	0004      	movs	r4, r0
 800166e:	4680      	mov	r8, r0
 8001670:	9101      	str	r1, [sp, #4]
 8001672:	0058      	lsls	r0, r3, #1
 8001674:	0319      	lsls	r1, r3, #12
 8001676:	4691      	mov	r9, r2
 8001678:	0b36      	lsrs	r6, r6, #12
 800167a:	0b09      	lsrs	r1, r1, #12
 800167c:	0d40      	lsrs	r0, r0, #21
 800167e:	45ba      	cmp	sl, r7
 8001680:	d01e      	beq.n	80016c0 <__ledf2+0x74>
 8001682:	42b8      	cmp	r0, r7
 8001684:	d00d      	beq.n	80016a2 <__ledf2+0x56>
 8001686:	4657      	mov	r7, sl
 8001688:	2f00      	cmp	r7, #0
 800168a:	d127      	bne.n	80016dc <__ledf2+0x90>
 800168c:	4334      	orrs	r4, r6
 800168e:	2800      	cmp	r0, #0
 8001690:	d133      	bne.n	80016fa <__ledf2+0xae>
 8001692:	430a      	orrs	r2, r1
 8001694:	d034      	beq.n	8001700 <__ledf2+0xb4>
 8001696:	2c00      	cmp	r4, #0
 8001698:	d140      	bne.n	800171c <__ledf2+0xd0>
 800169a:	4663      	mov	r3, ip
 800169c:	0058      	lsls	r0, r3, #1
 800169e:	3801      	subs	r0, #1
 80016a0:	e015      	b.n	80016ce <__ledf2+0x82>
 80016a2:	4311      	orrs	r1, r2
 80016a4:	d112      	bne.n	80016cc <__ledf2+0x80>
 80016a6:	4653      	mov	r3, sl
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <__ledf2+0x64>
 80016ac:	4326      	orrs	r6, r4
 80016ae:	d0f4      	beq.n	800169a <__ledf2+0x4e>
 80016b0:	9b01      	ldr	r3, [sp, #4]
 80016b2:	4563      	cmp	r3, ip
 80016b4:	d01d      	beq.n	80016f2 <__ledf2+0xa6>
 80016b6:	2001      	movs	r0, #1
 80016b8:	9b01      	ldr	r3, [sp, #4]
 80016ba:	425f      	negs	r7, r3
 80016bc:	4338      	orrs	r0, r7
 80016be:	e006      	b.n	80016ce <__ledf2+0x82>
 80016c0:	4326      	orrs	r6, r4
 80016c2:	d103      	bne.n	80016cc <__ledf2+0x80>
 80016c4:	4550      	cmp	r0, sl
 80016c6:	d1f6      	bne.n	80016b6 <__ledf2+0x6a>
 80016c8:	4311      	orrs	r1, r2
 80016ca:	d01c      	beq.n	8001706 <__ledf2+0xba>
 80016cc:	2002      	movs	r0, #2
 80016ce:	b003      	add	sp, #12
 80016d0:	bcf0      	pop	{r4, r5, r6, r7}
 80016d2:	46bb      	mov	fp, r7
 80016d4:	46b2      	mov	sl, r6
 80016d6:	46a9      	mov	r9, r5
 80016d8:	46a0      	mov	r8, r4
 80016da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016dc:	2800      	cmp	r0, #0
 80016de:	d0ea      	beq.n	80016b6 <__ledf2+0x6a>
 80016e0:	9b01      	ldr	r3, [sp, #4]
 80016e2:	4563      	cmp	r3, ip
 80016e4:	d1e7      	bne.n	80016b6 <__ledf2+0x6a>
 80016e6:	4582      	cmp	sl, r0
 80016e8:	dce5      	bgt.n	80016b6 <__ledf2+0x6a>
 80016ea:	db02      	blt.n	80016f2 <__ledf2+0xa6>
 80016ec:	428e      	cmp	r6, r1
 80016ee:	d8e2      	bhi.n	80016b6 <__ledf2+0x6a>
 80016f0:	d00e      	beq.n	8001710 <__ledf2+0xc4>
 80016f2:	9b01      	ldr	r3, [sp, #4]
 80016f4:	0058      	lsls	r0, r3, #1
 80016f6:	3801      	subs	r0, #1
 80016f8:	e7e9      	b.n	80016ce <__ledf2+0x82>
 80016fa:	2c00      	cmp	r4, #0
 80016fc:	d0cd      	beq.n	800169a <__ledf2+0x4e>
 80016fe:	e7d7      	b.n	80016b0 <__ledf2+0x64>
 8001700:	2c00      	cmp	r4, #0
 8001702:	d0e4      	beq.n	80016ce <__ledf2+0x82>
 8001704:	e7d7      	b.n	80016b6 <__ledf2+0x6a>
 8001706:	9b01      	ldr	r3, [sp, #4]
 8001708:	2000      	movs	r0, #0
 800170a:	4563      	cmp	r3, ip
 800170c:	d0df      	beq.n	80016ce <__ledf2+0x82>
 800170e:	e7d2      	b.n	80016b6 <__ledf2+0x6a>
 8001710:	45c8      	cmp	r8, r9
 8001712:	d8d0      	bhi.n	80016b6 <__ledf2+0x6a>
 8001714:	2000      	movs	r0, #0
 8001716:	45c8      	cmp	r8, r9
 8001718:	d2d9      	bcs.n	80016ce <__ledf2+0x82>
 800171a:	e7ea      	b.n	80016f2 <__ledf2+0xa6>
 800171c:	9b01      	ldr	r3, [sp, #4]
 800171e:	4563      	cmp	r3, ip
 8001720:	d0e4      	beq.n	80016ec <__ledf2+0xa0>
 8001722:	e7c8      	b.n	80016b6 <__ledf2+0x6a>
 8001724:	000007ff 	.word	0x000007ff

08001728 <__aeabi_dmul>:
 8001728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800172a:	4657      	mov	r7, sl
 800172c:	464e      	mov	r6, r9
 800172e:	46de      	mov	lr, fp
 8001730:	4645      	mov	r5, r8
 8001732:	b5e0      	push	{r5, r6, r7, lr}
 8001734:	001f      	movs	r7, r3
 8001736:	030b      	lsls	r3, r1, #12
 8001738:	0b1b      	lsrs	r3, r3, #12
 800173a:	0016      	movs	r6, r2
 800173c:	469a      	mov	sl, r3
 800173e:	0fca      	lsrs	r2, r1, #31
 8001740:	004b      	lsls	r3, r1, #1
 8001742:	0004      	movs	r4, r0
 8001744:	4691      	mov	r9, r2
 8001746:	b085      	sub	sp, #20
 8001748:	0d5b      	lsrs	r3, r3, #21
 800174a:	d100      	bne.n	800174e <__aeabi_dmul+0x26>
 800174c:	e1cf      	b.n	8001aee <__aeabi_dmul+0x3c6>
 800174e:	4acd      	ldr	r2, [pc, #820]	@ (8001a84 <__aeabi_dmul+0x35c>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d055      	beq.n	8001800 <__aeabi_dmul+0xd8>
 8001754:	4651      	mov	r1, sl
 8001756:	0f42      	lsrs	r2, r0, #29
 8001758:	00c9      	lsls	r1, r1, #3
 800175a:	430a      	orrs	r2, r1
 800175c:	2180      	movs	r1, #128	@ 0x80
 800175e:	0409      	lsls	r1, r1, #16
 8001760:	4311      	orrs	r1, r2
 8001762:	00c2      	lsls	r2, r0, #3
 8001764:	4690      	mov	r8, r2
 8001766:	4ac8      	ldr	r2, [pc, #800]	@ (8001a88 <__aeabi_dmul+0x360>)
 8001768:	468a      	mov	sl, r1
 800176a:	4693      	mov	fp, r2
 800176c:	449b      	add	fp, r3
 800176e:	2300      	movs	r3, #0
 8001770:	2500      	movs	r5, #0
 8001772:	9302      	str	r3, [sp, #8]
 8001774:	033c      	lsls	r4, r7, #12
 8001776:	007b      	lsls	r3, r7, #1
 8001778:	0ffa      	lsrs	r2, r7, #31
 800177a:	9601      	str	r6, [sp, #4]
 800177c:	0b24      	lsrs	r4, r4, #12
 800177e:	0d5b      	lsrs	r3, r3, #21
 8001780:	9200      	str	r2, [sp, #0]
 8001782:	d100      	bne.n	8001786 <__aeabi_dmul+0x5e>
 8001784:	e188      	b.n	8001a98 <__aeabi_dmul+0x370>
 8001786:	4abf      	ldr	r2, [pc, #764]	@ (8001a84 <__aeabi_dmul+0x35c>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d100      	bne.n	800178e <__aeabi_dmul+0x66>
 800178c:	e092      	b.n	80018b4 <__aeabi_dmul+0x18c>
 800178e:	4abe      	ldr	r2, [pc, #760]	@ (8001a88 <__aeabi_dmul+0x360>)
 8001790:	4694      	mov	ip, r2
 8001792:	4463      	add	r3, ip
 8001794:	449b      	add	fp, r3
 8001796:	2d0a      	cmp	r5, #10
 8001798:	dc42      	bgt.n	8001820 <__aeabi_dmul+0xf8>
 800179a:	00e4      	lsls	r4, r4, #3
 800179c:	0f73      	lsrs	r3, r6, #29
 800179e:	4323      	orrs	r3, r4
 80017a0:	2480      	movs	r4, #128	@ 0x80
 80017a2:	4649      	mov	r1, r9
 80017a4:	0424      	lsls	r4, r4, #16
 80017a6:	431c      	orrs	r4, r3
 80017a8:	00f3      	lsls	r3, r6, #3
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	9b00      	ldr	r3, [sp, #0]
 80017ae:	2000      	movs	r0, #0
 80017b0:	4059      	eors	r1, r3
 80017b2:	b2cb      	uxtb	r3, r1
 80017b4:	9303      	str	r3, [sp, #12]
 80017b6:	2d02      	cmp	r5, #2
 80017b8:	dc00      	bgt.n	80017bc <__aeabi_dmul+0x94>
 80017ba:	e094      	b.n	80018e6 <__aeabi_dmul+0x1be>
 80017bc:	2301      	movs	r3, #1
 80017be:	40ab      	lsls	r3, r5
 80017c0:	001d      	movs	r5, r3
 80017c2:	23a6      	movs	r3, #166	@ 0xa6
 80017c4:	002a      	movs	r2, r5
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	401a      	ands	r2, r3
 80017ca:	421d      	tst	r5, r3
 80017cc:	d000      	beq.n	80017d0 <__aeabi_dmul+0xa8>
 80017ce:	e229      	b.n	8001c24 <__aeabi_dmul+0x4fc>
 80017d0:	2390      	movs	r3, #144	@ 0x90
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	421d      	tst	r5, r3
 80017d6:	d100      	bne.n	80017da <__aeabi_dmul+0xb2>
 80017d8:	e24d      	b.n	8001c76 <__aeabi_dmul+0x54e>
 80017da:	2300      	movs	r3, #0
 80017dc:	2480      	movs	r4, #128	@ 0x80
 80017de:	4699      	mov	r9, r3
 80017e0:	0324      	lsls	r4, r4, #12
 80017e2:	4ba8      	ldr	r3, [pc, #672]	@ (8001a84 <__aeabi_dmul+0x35c>)
 80017e4:	0010      	movs	r0, r2
 80017e6:	464a      	mov	r2, r9
 80017e8:	051b      	lsls	r3, r3, #20
 80017ea:	4323      	orrs	r3, r4
 80017ec:	07d2      	lsls	r2, r2, #31
 80017ee:	4313      	orrs	r3, r2
 80017f0:	0019      	movs	r1, r3
 80017f2:	b005      	add	sp, #20
 80017f4:	bcf0      	pop	{r4, r5, r6, r7}
 80017f6:	46bb      	mov	fp, r7
 80017f8:	46b2      	mov	sl, r6
 80017fa:	46a9      	mov	r9, r5
 80017fc:	46a0      	mov	r8, r4
 80017fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001800:	4652      	mov	r2, sl
 8001802:	4302      	orrs	r2, r0
 8001804:	4690      	mov	r8, r2
 8001806:	d000      	beq.n	800180a <__aeabi_dmul+0xe2>
 8001808:	e1ac      	b.n	8001b64 <__aeabi_dmul+0x43c>
 800180a:	469b      	mov	fp, r3
 800180c:	2302      	movs	r3, #2
 800180e:	4692      	mov	sl, r2
 8001810:	2508      	movs	r5, #8
 8001812:	9302      	str	r3, [sp, #8]
 8001814:	e7ae      	b.n	8001774 <__aeabi_dmul+0x4c>
 8001816:	9b00      	ldr	r3, [sp, #0]
 8001818:	46a2      	mov	sl, r4
 800181a:	4699      	mov	r9, r3
 800181c:	9b01      	ldr	r3, [sp, #4]
 800181e:	4698      	mov	r8, r3
 8001820:	9b02      	ldr	r3, [sp, #8]
 8001822:	2b02      	cmp	r3, #2
 8001824:	d100      	bne.n	8001828 <__aeabi_dmul+0x100>
 8001826:	e1ca      	b.n	8001bbe <__aeabi_dmul+0x496>
 8001828:	2b03      	cmp	r3, #3
 800182a:	d100      	bne.n	800182e <__aeabi_dmul+0x106>
 800182c:	e192      	b.n	8001b54 <__aeabi_dmul+0x42c>
 800182e:	2b01      	cmp	r3, #1
 8001830:	d110      	bne.n	8001854 <__aeabi_dmul+0x12c>
 8001832:	2300      	movs	r3, #0
 8001834:	2400      	movs	r4, #0
 8001836:	2200      	movs	r2, #0
 8001838:	e7d4      	b.n	80017e4 <__aeabi_dmul+0xbc>
 800183a:	2201      	movs	r2, #1
 800183c:	087b      	lsrs	r3, r7, #1
 800183e:	403a      	ands	r2, r7
 8001840:	4313      	orrs	r3, r2
 8001842:	4652      	mov	r2, sl
 8001844:	07d2      	lsls	r2, r2, #31
 8001846:	4313      	orrs	r3, r2
 8001848:	4698      	mov	r8, r3
 800184a:	4653      	mov	r3, sl
 800184c:	085b      	lsrs	r3, r3, #1
 800184e:	469a      	mov	sl, r3
 8001850:	9b03      	ldr	r3, [sp, #12]
 8001852:	4699      	mov	r9, r3
 8001854:	465b      	mov	r3, fp
 8001856:	1c58      	adds	r0, r3, #1
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	445b      	add	r3, fp
 800185e:	2b00      	cmp	r3, #0
 8001860:	dc00      	bgt.n	8001864 <__aeabi_dmul+0x13c>
 8001862:	e1b1      	b.n	8001bc8 <__aeabi_dmul+0x4a0>
 8001864:	4642      	mov	r2, r8
 8001866:	0752      	lsls	r2, r2, #29
 8001868:	d00b      	beq.n	8001882 <__aeabi_dmul+0x15a>
 800186a:	220f      	movs	r2, #15
 800186c:	4641      	mov	r1, r8
 800186e:	400a      	ands	r2, r1
 8001870:	2a04      	cmp	r2, #4
 8001872:	d006      	beq.n	8001882 <__aeabi_dmul+0x15a>
 8001874:	4642      	mov	r2, r8
 8001876:	1d11      	adds	r1, r2, #4
 8001878:	4541      	cmp	r1, r8
 800187a:	4192      	sbcs	r2, r2
 800187c:	4688      	mov	r8, r1
 800187e:	4252      	negs	r2, r2
 8001880:	4492      	add	sl, r2
 8001882:	4652      	mov	r2, sl
 8001884:	01d2      	lsls	r2, r2, #7
 8001886:	d506      	bpl.n	8001896 <__aeabi_dmul+0x16e>
 8001888:	4652      	mov	r2, sl
 800188a:	4b80      	ldr	r3, [pc, #512]	@ (8001a8c <__aeabi_dmul+0x364>)
 800188c:	401a      	ands	r2, r3
 800188e:	2380      	movs	r3, #128	@ 0x80
 8001890:	4692      	mov	sl, r2
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	18c3      	adds	r3, r0, r3
 8001896:	4a7e      	ldr	r2, [pc, #504]	@ (8001a90 <__aeabi_dmul+0x368>)
 8001898:	4293      	cmp	r3, r2
 800189a:	dd00      	ble.n	800189e <__aeabi_dmul+0x176>
 800189c:	e18f      	b.n	8001bbe <__aeabi_dmul+0x496>
 800189e:	4642      	mov	r2, r8
 80018a0:	08d1      	lsrs	r1, r2, #3
 80018a2:	4652      	mov	r2, sl
 80018a4:	0752      	lsls	r2, r2, #29
 80018a6:	430a      	orrs	r2, r1
 80018a8:	4651      	mov	r1, sl
 80018aa:	055b      	lsls	r3, r3, #21
 80018ac:	024c      	lsls	r4, r1, #9
 80018ae:	0b24      	lsrs	r4, r4, #12
 80018b0:	0d5b      	lsrs	r3, r3, #21
 80018b2:	e797      	b.n	80017e4 <__aeabi_dmul+0xbc>
 80018b4:	4b73      	ldr	r3, [pc, #460]	@ (8001a84 <__aeabi_dmul+0x35c>)
 80018b6:	4326      	orrs	r6, r4
 80018b8:	469c      	mov	ip, r3
 80018ba:	44e3      	add	fp, ip
 80018bc:	2e00      	cmp	r6, #0
 80018be:	d100      	bne.n	80018c2 <__aeabi_dmul+0x19a>
 80018c0:	e16f      	b.n	8001ba2 <__aeabi_dmul+0x47a>
 80018c2:	2303      	movs	r3, #3
 80018c4:	4649      	mov	r1, r9
 80018c6:	431d      	orrs	r5, r3
 80018c8:	9b00      	ldr	r3, [sp, #0]
 80018ca:	4059      	eors	r1, r3
 80018cc:	b2cb      	uxtb	r3, r1
 80018ce:	9303      	str	r3, [sp, #12]
 80018d0:	2d0a      	cmp	r5, #10
 80018d2:	dd00      	ble.n	80018d6 <__aeabi_dmul+0x1ae>
 80018d4:	e133      	b.n	8001b3e <__aeabi_dmul+0x416>
 80018d6:	2301      	movs	r3, #1
 80018d8:	40ab      	lsls	r3, r5
 80018da:	001d      	movs	r5, r3
 80018dc:	2303      	movs	r3, #3
 80018de:	9302      	str	r3, [sp, #8]
 80018e0:	2288      	movs	r2, #136	@ 0x88
 80018e2:	422a      	tst	r2, r5
 80018e4:	d197      	bne.n	8001816 <__aeabi_dmul+0xee>
 80018e6:	4642      	mov	r2, r8
 80018e8:	4643      	mov	r3, r8
 80018ea:	0412      	lsls	r2, r2, #16
 80018ec:	0c12      	lsrs	r2, r2, #16
 80018ee:	0016      	movs	r6, r2
 80018f0:	9801      	ldr	r0, [sp, #4]
 80018f2:	0c1d      	lsrs	r5, r3, #16
 80018f4:	0c03      	lsrs	r3, r0, #16
 80018f6:	0400      	lsls	r0, r0, #16
 80018f8:	0c00      	lsrs	r0, r0, #16
 80018fa:	4346      	muls	r6, r0
 80018fc:	46b4      	mov	ip, r6
 80018fe:	001e      	movs	r6, r3
 8001900:	436e      	muls	r6, r5
 8001902:	9600      	str	r6, [sp, #0]
 8001904:	0016      	movs	r6, r2
 8001906:	0007      	movs	r7, r0
 8001908:	435e      	muls	r6, r3
 800190a:	4661      	mov	r1, ip
 800190c:	46b0      	mov	r8, r6
 800190e:	436f      	muls	r7, r5
 8001910:	0c0e      	lsrs	r6, r1, #16
 8001912:	44b8      	add	r8, r7
 8001914:	4446      	add	r6, r8
 8001916:	42b7      	cmp	r7, r6
 8001918:	d905      	bls.n	8001926 <__aeabi_dmul+0x1fe>
 800191a:	2180      	movs	r1, #128	@ 0x80
 800191c:	0249      	lsls	r1, r1, #9
 800191e:	4688      	mov	r8, r1
 8001920:	9f00      	ldr	r7, [sp, #0]
 8001922:	4447      	add	r7, r8
 8001924:	9700      	str	r7, [sp, #0]
 8001926:	4661      	mov	r1, ip
 8001928:	0409      	lsls	r1, r1, #16
 800192a:	0c09      	lsrs	r1, r1, #16
 800192c:	0c37      	lsrs	r7, r6, #16
 800192e:	0436      	lsls	r6, r6, #16
 8001930:	468c      	mov	ip, r1
 8001932:	0031      	movs	r1, r6
 8001934:	4461      	add	r1, ip
 8001936:	9101      	str	r1, [sp, #4]
 8001938:	0011      	movs	r1, r2
 800193a:	0c26      	lsrs	r6, r4, #16
 800193c:	0424      	lsls	r4, r4, #16
 800193e:	0c24      	lsrs	r4, r4, #16
 8001940:	4361      	muls	r1, r4
 8001942:	468c      	mov	ip, r1
 8001944:	0021      	movs	r1, r4
 8001946:	4369      	muls	r1, r5
 8001948:	4689      	mov	r9, r1
 800194a:	4661      	mov	r1, ip
 800194c:	0c09      	lsrs	r1, r1, #16
 800194e:	4688      	mov	r8, r1
 8001950:	4372      	muls	r2, r6
 8001952:	444a      	add	r2, r9
 8001954:	4442      	add	r2, r8
 8001956:	4375      	muls	r5, r6
 8001958:	4591      	cmp	r9, r2
 800195a:	d903      	bls.n	8001964 <__aeabi_dmul+0x23c>
 800195c:	2180      	movs	r1, #128	@ 0x80
 800195e:	0249      	lsls	r1, r1, #9
 8001960:	4688      	mov	r8, r1
 8001962:	4445      	add	r5, r8
 8001964:	0c11      	lsrs	r1, r2, #16
 8001966:	4688      	mov	r8, r1
 8001968:	4661      	mov	r1, ip
 800196a:	0409      	lsls	r1, r1, #16
 800196c:	0c09      	lsrs	r1, r1, #16
 800196e:	468c      	mov	ip, r1
 8001970:	0412      	lsls	r2, r2, #16
 8001972:	4462      	add	r2, ip
 8001974:	18b9      	adds	r1, r7, r2
 8001976:	9102      	str	r1, [sp, #8]
 8001978:	4651      	mov	r1, sl
 800197a:	0c09      	lsrs	r1, r1, #16
 800197c:	468c      	mov	ip, r1
 800197e:	4651      	mov	r1, sl
 8001980:	040f      	lsls	r7, r1, #16
 8001982:	0c3f      	lsrs	r7, r7, #16
 8001984:	0039      	movs	r1, r7
 8001986:	4341      	muls	r1, r0
 8001988:	4445      	add	r5, r8
 800198a:	4688      	mov	r8, r1
 800198c:	4661      	mov	r1, ip
 800198e:	4341      	muls	r1, r0
 8001990:	468a      	mov	sl, r1
 8001992:	4641      	mov	r1, r8
 8001994:	4660      	mov	r0, ip
 8001996:	0c09      	lsrs	r1, r1, #16
 8001998:	4689      	mov	r9, r1
 800199a:	4358      	muls	r0, r3
 800199c:	437b      	muls	r3, r7
 800199e:	4453      	add	r3, sl
 80019a0:	444b      	add	r3, r9
 80019a2:	459a      	cmp	sl, r3
 80019a4:	d903      	bls.n	80019ae <__aeabi_dmul+0x286>
 80019a6:	2180      	movs	r1, #128	@ 0x80
 80019a8:	0249      	lsls	r1, r1, #9
 80019aa:	4689      	mov	r9, r1
 80019ac:	4448      	add	r0, r9
 80019ae:	0c19      	lsrs	r1, r3, #16
 80019b0:	4689      	mov	r9, r1
 80019b2:	4641      	mov	r1, r8
 80019b4:	0409      	lsls	r1, r1, #16
 80019b6:	0c09      	lsrs	r1, r1, #16
 80019b8:	4688      	mov	r8, r1
 80019ba:	0039      	movs	r1, r7
 80019bc:	4361      	muls	r1, r4
 80019be:	041b      	lsls	r3, r3, #16
 80019c0:	4443      	add	r3, r8
 80019c2:	4688      	mov	r8, r1
 80019c4:	4661      	mov	r1, ip
 80019c6:	434c      	muls	r4, r1
 80019c8:	4371      	muls	r1, r6
 80019ca:	468c      	mov	ip, r1
 80019cc:	4641      	mov	r1, r8
 80019ce:	4377      	muls	r7, r6
 80019d0:	0c0e      	lsrs	r6, r1, #16
 80019d2:	193f      	adds	r7, r7, r4
 80019d4:	19f6      	adds	r6, r6, r7
 80019d6:	4448      	add	r0, r9
 80019d8:	42b4      	cmp	r4, r6
 80019da:	d903      	bls.n	80019e4 <__aeabi_dmul+0x2bc>
 80019dc:	2180      	movs	r1, #128	@ 0x80
 80019de:	0249      	lsls	r1, r1, #9
 80019e0:	4689      	mov	r9, r1
 80019e2:	44cc      	add	ip, r9
 80019e4:	9902      	ldr	r1, [sp, #8]
 80019e6:	9f00      	ldr	r7, [sp, #0]
 80019e8:	4689      	mov	r9, r1
 80019ea:	0431      	lsls	r1, r6, #16
 80019ec:	444f      	add	r7, r9
 80019ee:	4689      	mov	r9, r1
 80019f0:	4641      	mov	r1, r8
 80019f2:	4297      	cmp	r7, r2
 80019f4:	4192      	sbcs	r2, r2
 80019f6:	040c      	lsls	r4, r1, #16
 80019f8:	0c24      	lsrs	r4, r4, #16
 80019fa:	444c      	add	r4, r9
 80019fc:	18ff      	adds	r7, r7, r3
 80019fe:	4252      	negs	r2, r2
 8001a00:	1964      	adds	r4, r4, r5
 8001a02:	18a1      	adds	r1, r4, r2
 8001a04:	429f      	cmp	r7, r3
 8001a06:	419b      	sbcs	r3, r3
 8001a08:	4688      	mov	r8, r1
 8001a0a:	4682      	mov	sl, r0
 8001a0c:	425b      	negs	r3, r3
 8001a0e:	4699      	mov	r9, r3
 8001a10:	4590      	cmp	r8, r2
 8001a12:	4192      	sbcs	r2, r2
 8001a14:	42ac      	cmp	r4, r5
 8001a16:	41a4      	sbcs	r4, r4
 8001a18:	44c2      	add	sl, r8
 8001a1a:	44d1      	add	r9, sl
 8001a1c:	4252      	negs	r2, r2
 8001a1e:	4264      	negs	r4, r4
 8001a20:	4314      	orrs	r4, r2
 8001a22:	4599      	cmp	r9, r3
 8001a24:	419b      	sbcs	r3, r3
 8001a26:	4582      	cmp	sl, r0
 8001a28:	4192      	sbcs	r2, r2
 8001a2a:	425b      	negs	r3, r3
 8001a2c:	4252      	negs	r2, r2
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	464a      	mov	r2, r9
 8001a32:	0c36      	lsrs	r6, r6, #16
 8001a34:	19a4      	adds	r4, r4, r6
 8001a36:	18e3      	adds	r3, r4, r3
 8001a38:	4463      	add	r3, ip
 8001a3a:	025b      	lsls	r3, r3, #9
 8001a3c:	0dd2      	lsrs	r2, r2, #23
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	9901      	ldr	r1, [sp, #4]
 8001a42:	4692      	mov	sl, r2
 8001a44:	027a      	lsls	r2, r7, #9
 8001a46:	430a      	orrs	r2, r1
 8001a48:	1e50      	subs	r0, r2, #1
 8001a4a:	4182      	sbcs	r2, r0
 8001a4c:	0dff      	lsrs	r7, r7, #23
 8001a4e:	4317      	orrs	r7, r2
 8001a50:	464a      	mov	r2, r9
 8001a52:	0252      	lsls	r2, r2, #9
 8001a54:	4317      	orrs	r7, r2
 8001a56:	46b8      	mov	r8, r7
 8001a58:	01db      	lsls	r3, r3, #7
 8001a5a:	d500      	bpl.n	8001a5e <__aeabi_dmul+0x336>
 8001a5c:	e6ed      	b.n	800183a <__aeabi_dmul+0x112>
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a94 <__aeabi_dmul+0x36c>)
 8001a60:	9a03      	ldr	r2, [sp, #12]
 8001a62:	445b      	add	r3, fp
 8001a64:	4691      	mov	r9, r2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	dc00      	bgt.n	8001a6c <__aeabi_dmul+0x344>
 8001a6a:	e0ac      	b.n	8001bc6 <__aeabi_dmul+0x49e>
 8001a6c:	003a      	movs	r2, r7
 8001a6e:	0752      	lsls	r2, r2, #29
 8001a70:	d100      	bne.n	8001a74 <__aeabi_dmul+0x34c>
 8001a72:	e710      	b.n	8001896 <__aeabi_dmul+0x16e>
 8001a74:	220f      	movs	r2, #15
 8001a76:	4658      	mov	r0, fp
 8001a78:	403a      	ands	r2, r7
 8001a7a:	2a04      	cmp	r2, #4
 8001a7c:	d000      	beq.n	8001a80 <__aeabi_dmul+0x358>
 8001a7e:	e6f9      	b.n	8001874 <__aeabi_dmul+0x14c>
 8001a80:	e709      	b.n	8001896 <__aeabi_dmul+0x16e>
 8001a82:	46c0      	nop			@ (mov r8, r8)
 8001a84:	000007ff 	.word	0x000007ff
 8001a88:	fffffc01 	.word	0xfffffc01
 8001a8c:	feffffff 	.word	0xfeffffff
 8001a90:	000007fe 	.word	0x000007fe
 8001a94:	000003ff 	.word	0x000003ff
 8001a98:	0022      	movs	r2, r4
 8001a9a:	4332      	orrs	r2, r6
 8001a9c:	d06f      	beq.n	8001b7e <__aeabi_dmul+0x456>
 8001a9e:	2c00      	cmp	r4, #0
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_dmul+0x37c>
 8001aa2:	e0c2      	b.n	8001c2a <__aeabi_dmul+0x502>
 8001aa4:	0020      	movs	r0, r4
 8001aa6:	f000 fe05 	bl	80026b4 <__clzsi2>
 8001aaa:	0002      	movs	r2, r0
 8001aac:	0003      	movs	r3, r0
 8001aae:	3a0b      	subs	r2, #11
 8001ab0:	201d      	movs	r0, #29
 8001ab2:	1a82      	subs	r2, r0, r2
 8001ab4:	0030      	movs	r0, r6
 8001ab6:	0019      	movs	r1, r3
 8001ab8:	40d0      	lsrs	r0, r2
 8001aba:	3908      	subs	r1, #8
 8001abc:	408c      	lsls	r4, r1
 8001abe:	0002      	movs	r2, r0
 8001ac0:	4322      	orrs	r2, r4
 8001ac2:	0034      	movs	r4, r6
 8001ac4:	408c      	lsls	r4, r1
 8001ac6:	4659      	mov	r1, fp
 8001ac8:	1acb      	subs	r3, r1, r3
 8001aca:	4986      	ldr	r1, [pc, #536]	@ (8001ce4 <__aeabi_dmul+0x5bc>)
 8001acc:	468b      	mov	fp, r1
 8001ace:	449b      	add	fp, r3
 8001ad0:	2d0a      	cmp	r5, #10
 8001ad2:	dd00      	ble.n	8001ad6 <__aeabi_dmul+0x3ae>
 8001ad4:	e6a4      	b.n	8001820 <__aeabi_dmul+0xf8>
 8001ad6:	4649      	mov	r1, r9
 8001ad8:	9b00      	ldr	r3, [sp, #0]
 8001ada:	9401      	str	r4, [sp, #4]
 8001adc:	4059      	eors	r1, r3
 8001ade:	b2cb      	uxtb	r3, r1
 8001ae0:	0014      	movs	r4, r2
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	9303      	str	r3, [sp, #12]
 8001ae6:	2d02      	cmp	r5, #2
 8001ae8:	dd00      	ble.n	8001aec <__aeabi_dmul+0x3c4>
 8001aea:	e667      	b.n	80017bc <__aeabi_dmul+0x94>
 8001aec:	e6fb      	b.n	80018e6 <__aeabi_dmul+0x1be>
 8001aee:	4653      	mov	r3, sl
 8001af0:	4303      	orrs	r3, r0
 8001af2:	4698      	mov	r8, r3
 8001af4:	d03c      	beq.n	8001b70 <__aeabi_dmul+0x448>
 8001af6:	4653      	mov	r3, sl
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d100      	bne.n	8001afe <__aeabi_dmul+0x3d6>
 8001afc:	e0a3      	b.n	8001c46 <__aeabi_dmul+0x51e>
 8001afe:	4650      	mov	r0, sl
 8001b00:	f000 fdd8 	bl	80026b4 <__clzsi2>
 8001b04:	230b      	movs	r3, #11
 8001b06:	425b      	negs	r3, r3
 8001b08:	469c      	mov	ip, r3
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	4484      	add	ip, r0
 8001b0e:	0011      	movs	r1, r2
 8001b10:	4650      	mov	r0, sl
 8001b12:	3908      	subs	r1, #8
 8001b14:	4088      	lsls	r0, r1
 8001b16:	231d      	movs	r3, #29
 8001b18:	4680      	mov	r8, r0
 8001b1a:	4660      	mov	r0, ip
 8001b1c:	1a1b      	subs	r3, r3, r0
 8001b1e:	0020      	movs	r0, r4
 8001b20:	40d8      	lsrs	r0, r3
 8001b22:	0003      	movs	r3, r0
 8001b24:	4640      	mov	r0, r8
 8001b26:	4303      	orrs	r3, r0
 8001b28:	469a      	mov	sl, r3
 8001b2a:	0023      	movs	r3, r4
 8001b2c:	408b      	lsls	r3, r1
 8001b2e:	4698      	mov	r8, r3
 8001b30:	4b6c      	ldr	r3, [pc, #432]	@ (8001ce4 <__aeabi_dmul+0x5bc>)
 8001b32:	2500      	movs	r5, #0
 8001b34:	1a9b      	subs	r3, r3, r2
 8001b36:	469b      	mov	fp, r3
 8001b38:	2300      	movs	r3, #0
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	e61a      	b.n	8001774 <__aeabi_dmul+0x4c>
 8001b3e:	2d0f      	cmp	r5, #15
 8001b40:	d000      	beq.n	8001b44 <__aeabi_dmul+0x41c>
 8001b42:	e0c9      	b.n	8001cd8 <__aeabi_dmul+0x5b0>
 8001b44:	2380      	movs	r3, #128	@ 0x80
 8001b46:	4652      	mov	r2, sl
 8001b48:	031b      	lsls	r3, r3, #12
 8001b4a:	421a      	tst	r2, r3
 8001b4c:	d002      	beq.n	8001b54 <__aeabi_dmul+0x42c>
 8001b4e:	421c      	tst	r4, r3
 8001b50:	d100      	bne.n	8001b54 <__aeabi_dmul+0x42c>
 8001b52:	e092      	b.n	8001c7a <__aeabi_dmul+0x552>
 8001b54:	2480      	movs	r4, #128	@ 0x80
 8001b56:	4653      	mov	r3, sl
 8001b58:	0324      	lsls	r4, r4, #12
 8001b5a:	431c      	orrs	r4, r3
 8001b5c:	0324      	lsls	r4, r4, #12
 8001b5e:	4642      	mov	r2, r8
 8001b60:	0b24      	lsrs	r4, r4, #12
 8001b62:	e63e      	b.n	80017e2 <__aeabi_dmul+0xba>
 8001b64:	469b      	mov	fp, r3
 8001b66:	2303      	movs	r3, #3
 8001b68:	4680      	mov	r8, r0
 8001b6a:	250c      	movs	r5, #12
 8001b6c:	9302      	str	r3, [sp, #8]
 8001b6e:	e601      	b.n	8001774 <__aeabi_dmul+0x4c>
 8001b70:	2300      	movs	r3, #0
 8001b72:	469a      	mov	sl, r3
 8001b74:	469b      	mov	fp, r3
 8001b76:	3301      	adds	r3, #1
 8001b78:	2504      	movs	r5, #4
 8001b7a:	9302      	str	r3, [sp, #8]
 8001b7c:	e5fa      	b.n	8001774 <__aeabi_dmul+0x4c>
 8001b7e:	2101      	movs	r1, #1
 8001b80:	430d      	orrs	r5, r1
 8001b82:	2d0a      	cmp	r5, #10
 8001b84:	dd00      	ble.n	8001b88 <__aeabi_dmul+0x460>
 8001b86:	e64b      	b.n	8001820 <__aeabi_dmul+0xf8>
 8001b88:	4649      	mov	r1, r9
 8001b8a:	9800      	ldr	r0, [sp, #0]
 8001b8c:	4041      	eors	r1, r0
 8001b8e:	b2c9      	uxtb	r1, r1
 8001b90:	9103      	str	r1, [sp, #12]
 8001b92:	2d02      	cmp	r5, #2
 8001b94:	dc00      	bgt.n	8001b98 <__aeabi_dmul+0x470>
 8001b96:	e096      	b.n	8001cc6 <__aeabi_dmul+0x59e>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	2400      	movs	r4, #0
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	e60c      	b.n	80017bc <__aeabi_dmul+0x94>
 8001ba2:	4649      	mov	r1, r9
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	9a00      	ldr	r2, [sp, #0]
 8001ba8:	432b      	orrs	r3, r5
 8001baa:	4051      	eors	r1, r2
 8001bac:	b2ca      	uxtb	r2, r1
 8001bae:	9203      	str	r2, [sp, #12]
 8001bb0:	2b0a      	cmp	r3, #10
 8001bb2:	dd00      	ble.n	8001bb6 <__aeabi_dmul+0x48e>
 8001bb4:	e634      	b.n	8001820 <__aeabi_dmul+0xf8>
 8001bb6:	2d00      	cmp	r5, #0
 8001bb8:	d157      	bne.n	8001c6a <__aeabi_dmul+0x542>
 8001bba:	9b03      	ldr	r3, [sp, #12]
 8001bbc:	4699      	mov	r9, r3
 8001bbe:	2400      	movs	r4, #0
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	4b49      	ldr	r3, [pc, #292]	@ (8001ce8 <__aeabi_dmul+0x5c0>)
 8001bc4:	e60e      	b.n	80017e4 <__aeabi_dmul+0xbc>
 8001bc6:	4658      	mov	r0, fp
 8001bc8:	2101      	movs	r1, #1
 8001bca:	1ac9      	subs	r1, r1, r3
 8001bcc:	2938      	cmp	r1, #56	@ 0x38
 8001bce:	dd00      	ble.n	8001bd2 <__aeabi_dmul+0x4aa>
 8001bd0:	e62f      	b.n	8001832 <__aeabi_dmul+0x10a>
 8001bd2:	291f      	cmp	r1, #31
 8001bd4:	dd56      	ble.n	8001c84 <__aeabi_dmul+0x55c>
 8001bd6:	221f      	movs	r2, #31
 8001bd8:	4654      	mov	r4, sl
 8001bda:	4252      	negs	r2, r2
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	40dc      	lsrs	r4, r3
 8001be0:	2920      	cmp	r1, #32
 8001be2:	d007      	beq.n	8001bf4 <__aeabi_dmul+0x4cc>
 8001be4:	4b41      	ldr	r3, [pc, #260]	@ (8001cec <__aeabi_dmul+0x5c4>)
 8001be6:	4642      	mov	r2, r8
 8001be8:	469c      	mov	ip, r3
 8001bea:	4653      	mov	r3, sl
 8001bec:	4460      	add	r0, ip
 8001bee:	4083      	lsls	r3, r0
 8001bf0:	431a      	orrs	r2, r3
 8001bf2:	4690      	mov	r8, r2
 8001bf4:	4642      	mov	r2, r8
 8001bf6:	2107      	movs	r1, #7
 8001bf8:	1e53      	subs	r3, r2, #1
 8001bfa:	419a      	sbcs	r2, r3
 8001bfc:	000b      	movs	r3, r1
 8001bfe:	4322      	orrs	r2, r4
 8001c00:	4013      	ands	r3, r2
 8001c02:	2400      	movs	r4, #0
 8001c04:	4211      	tst	r1, r2
 8001c06:	d009      	beq.n	8001c1c <__aeabi_dmul+0x4f4>
 8001c08:	230f      	movs	r3, #15
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d05d      	beq.n	8001ccc <__aeabi_dmul+0x5a4>
 8001c10:	1d11      	adds	r1, r2, #4
 8001c12:	4291      	cmp	r1, r2
 8001c14:	419b      	sbcs	r3, r3
 8001c16:	000a      	movs	r2, r1
 8001c18:	425b      	negs	r3, r3
 8001c1a:	075b      	lsls	r3, r3, #29
 8001c1c:	08d2      	lsrs	r2, r2, #3
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	2300      	movs	r3, #0
 8001c22:	e5df      	b.n	80017e4 <__aeabi_dmul+0xbc>
 8001c24:	9b03      	ldr	r3, [sp, #12]
 8001c26:	4699      	mov	r9, r3
 8001c28:	e5fa      	b.n	8001820 <__aeabi_dmul+0xf8>
 8001c2a:	9801      	ldr	r0, [sp, #4]
 8001c2c:	f000 fd42 	bl	80026b4 <__clzsi2>
 8001c30:	0002      	movs	r2, r0
 8001c32:	0003      	movs	r3, r0
 8001c34:	3215      	adds	r2, #21
 8001c36:	3320      	adds	r3, #32
 8001c38:	2a1c      	cmp	r2, #28
 8001c3a:	dc00      	bgt.n	8001c3e <__aeabi_dmul+0x516>
 8001c3c:	e738      	b.n	8001ab0 <__aeabi_dmul+0x388>
 8001c3e:	9a01      	ldr	r2, [sp, #4]
 8001c40:	3808      	subs	r0, #8
 8001c42:	4082      	lsls	r2, r0
 8001c44:	e73f      	b.n	8001ac6 <__aeabi_dmul+0x39e>
 8001c46:	f000 fd35 	bl	80026b4 <__clzsi2>
 8001c4a:	2315      	movs	r3, #21
 8001c4c:	469c      	mov	ip, r3
 8001c4e:	4484      	add	ip, r0
 8001c50:	0002      	movs	r2, r0
 8001c52:	4663      	mov	r3, ip
 8001c54:	3220      	adds	r2, #32
 8001c56:	2b1c      	cmp	r3, #28
 8001c58:	dc00      	bgt.n	8001c5c <__aeabi_dmul+0x534>
 8001c5a:	e758      	b.n	8001b0e <__aeabi_dmul+0x3e6>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	4698      	mov	r8, r3
 8001c60:	0023      	movs	r3, r4
 8001c62:	3808      	subs	r0, #8
 8001c64:	4083      	lsls	r3, r0
 8001c66:	469a      	mov	sl, r3
 8001c68:	e762      	b.n	8001b30 <__aeabi_dmul+0x408>
 8001c6a:	001d      	movs	r5, r3
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	2400      	movs	r4, #0
 8001c70:	2002      	movs	r0, #2
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	e5a2      	b.n	80017bc <__aeabi_dmul+0x94>
 8001c76:	9002      	str	r0, [sp, #8]
 8001c78:	e632      	b.n	80018e0 <__aeabi_dmul+0x1b8>
 8001c7a:	431c      	orrs	r4, r3
 8001c7c:	9b00      	ldr	r3, [sp, #0]
 8001c7e:	9a01      	ldr	r2, [sp, #4]
 8001c80:	4699      	mov	r9, r3
 8001c82:	e5ae      	b.n	80017e2 <__aeabi_dmul+0xba>
 8001c84:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <__aeabi_dmul+0x5c8>)
 8001c86:	4652      	mov	r2, sl
 8001c88:	18c3      	adds	r3, r0, r3
 8001c8a:	4640      	mov	r0, r8
 8001c8c:	409a      	lsls	r2, r3
 8001c8e:	40c8      	lsrs	r0, r1
 8001c90:	4302      	orrs	r2, r0
 8001c92:	4640      	mov	r0, r8
 8001c94:	4098      	lsls	r0, r3
 8001c96:	0003      	movs	r3, r0
 8001c98:	1e58      	subs	r0, r3, #1
 8001c9a:	4183      	sbcs	r3, r0
 8001c9c:	4654      	mov	r4, sl
 8001c9e:	431a      	orrs	r2, r3
 8001ca0:	40cc      	lsrs	r4, r1
 8001ca2:	0753      	lsls	r3, r2, #29
 8001ca4:	d009      	beq.n	8001cba <__aeabi_dmul+0x592>
 8001ca6:	230f      	movs	r3, #15
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2b04      	cmp	r3, #4
 8001cac:	d005      	beq.n	8001cba <__aeabi_dmul+0x592>
 8001cae:	1d13      	adds	r3, r2, #4
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	4192      	sbcs	r2, r2
 8001cb4:	4252      	negs	r2, r2
 8001cb6:	18a4      	adds	r4, r4, r2
 8001cb8:	001a      	movs	r2, r3
 8001cba:	0223      	lsls	r3, r4, #8
 8001cbc:	d508      	bpl.n	8001cd0 <__aeabi_dmul+0x5a8>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	2400      	movs	r4, #0
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	e58e      	b.n	80017e4 <__aeabi_dmul+0xbc>
 8001cc6:	4689      	mov	r9, r1
 8001cc8:	2400      	movs	r4, #0
 8001cca:	e58b      	b.n	80017e4 <__aeabi_dmul+0xbc>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	e7a5      	b.n	8001c1c <__aeabi_dmul+0x4f4>
 8001cd0:	0763      	lsls	r3, r4, #29
 8001cd2:	0264      	lsls	r4, r4, #9
 8001cd4:	0b24      	lsrs	r4, r4, #12
 8001cd6:	e7a1      	b.n	8001c1c <__aeabi_dmul+0x4f4>
 8001cd8:	9b00      	ldr	r3, [sp, #0]
 8001cda:	46a2      	mov	sl, r4
 8001cdc:	4699      	mov	r9, r3
 8001cde:	9b01      	ldr	r3, [sp, #4]
 8001ce0:	4698      	mov	r8, r3
 8001ce2:	e737      	b.n	8001b54 <__aeabi_dmul+0x42c>
 8001ce4:	fffffc0d 	.word	0xfffffc0d
 8001ce8:	000007ff 	.word	0x000007ff
 8001cec:	0000043e 	.word	0x0000043e
 8001cf0:	0000041e 	.word	0x0000041e

08001cf4 <__aeabi_dsub>:
 8001cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf6:	4657      	mov	r7, sl
 8001cf8:	464e      	mov	r6, r9
 8001cfa:	4645      	mov	r5, r8
 8001cfc:	46de      	mov	lr, fp
 8001cfe:	b5e0      	push	{r5, r6, r7, lr}
 8001d00:	b083      	sub	sp, #12
 8001d02:	9000      	str	r0, [sp, #0]
 8001d04:	9101      	str	r1, [sp, #4]
 8001d06:	030c      	lsls	r4, r1, #12
 8001d08:	004d      	lsls	r5, r1, #1
 8001d0a:	0fce      	lsrs	r6, r1, #31
 8001d0c:	0a61      	lsrs	r1, r4, #9
 8001d0e:	9c00      	ldr	r4, [sp, #0]
 8001d10:	005f      	lsls	r7, r3, #1
 8001d12:	0f64      	lsrs	r4, r4, #29
 8001d14:	430c      	orrs	r4, r1
 8001d16:	9900      	ldr	r1, [sp, #0]
 8001d18:	9200      	str	r2, [sp, #0]
 8001d1a:	9301      	str	r3, [sp, #4]
 8001d1c:	00c8      	lsls	r0, r1, #3
 8001d1e:	0319      	lsls	r1, r3, #12
 8001d20:	0d7b      	lsrs	r3, r7, #21
 8001d22:	4699      	mov	r9, r3
 8001d24:	9b01      	ldr	r3, [sp, #4]
 8001d26:	4fcc      	ldr	r7, [pc, #816]	@ (8002058 <__aeabi_dsub+0x364>)
 8001d28:	0fdb      	lsrs	r3, r3, #31
 8001d2a:	469c      	mov	ip, r3
 8001d2c:	0a4b      	lsrs	r3, r1, #9
 8001d2e:	9900      	ldr	r1, [sp, #0]
 8001d30:	4680      	mov	r8, r0
 8001d32:	0f49      	lsrs	r1, r1, #29
 8001d34:	4319      	orrs	r1, r3
 8001d36:	9b00      	ldr	r3, [sp, #0]
 8001d38:	468b      	mov	fp, r1
 8001d3a:	00da      	lsls	r2, r3, #3
 8001d3c:	4692      	mov	sl, r2
 8001d3e:	0d6d      	lsrs	r5, r5, #21
 8001d40:	45b9      	cmp	r9, r7
 8001d42:	d100      	bne.n	8001d46 <__aeabi_dsub+0x52>
 8001d44:	e0bf      	b.n	8001ec6 <__aeabi_dsub+0x1d2>
 8001d46:	2301      	movs	r3, #1
 8001d48:	4661      	mov	r1, ip
 8001d4a:	4059      	eors	r1, r3
 8001d4c:	464b      	mov	r3, r9
 8001d4e:	468c      	mov	ip, r1
 8001d50:	1aeb      	subs	r3, r5, r3
 8001d52:	428e      	cmp	r6, r1
 8001d54:	d075      	beq.n	8001e42 <__aeabi_dsub+0x14e>
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	dc00      	bgt.n	8001d5c <__aeabi_dsub+0x68>
 8001d5a:	e2a3      	b.n	80022a4 <__aeabi_dsub+0x5b0>
 8001d5c:	4649      	mov	r1, r9
 8001d5e:	2900      	cmp	r1, #0
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x70>
 8001d62:	e0ce      	b.n	8001f02 <__aeabi_dsub+0x20e>
 8001d64:	42bd      	cmp	r5, r7
 8001d66:	d100      	bne.n	8001d6a <__aeabi_dsub+0x76>
 8001d68:	e200      	b.n	800216c <__aeabi_dsub+0x478>
 8001d6a:	2701      	movs	r7, #1
 8001d6c:	2b38      	cmp	r3, #56	@ 0x38
 8001d6e:	dc19      	bgt.n	8001da4 <__aeabi_dsub+0xb0>
 8001d70:	2780      	movs	r7, #128	@ 0x80
 8001d72:	4659      	mov	r1, fp
 8001d74:	043f      	lsls	r7, r7, #16
 8001d76:	4339      	orrs	r1, r7
 8001d78:	468b      	mov	fp, r1
 8001d7a:	2b1f      	cmp	r3, #31
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x8c>
 8001d7e:	e1fa      	b.n	8002176 <__aeabi_dsub+0x482>
 8001d80:	2720      	movs	r7, #32
 8001d82:	1af9      	subs	r1, r7, r3
 8001d84:	468c      	mov	ip, r1
 8001d86:	4659      	mov	r1, fp
 8001d88:	4667      	mov	r7, ip
 8001d8a:	40b9      	lsls	r1, r7
 8001d8c:	000f      	movs	r7, r1
 8001d8e:	0011      	movs	r1, r2
 8001d90:	40d9      	lsrs	r1, r3
 8001d92:	430f      	orrs	r7, r1
 8001d94:	4661      	mov	r1, ip
 8001d96:	408a      	lsls	r2, r1
 8001d98:	1e51      	subs	r1, r2, #1
 8001d9a:	418a      	sbcs	r2, r1
 8001d9c:	4659      	mov	r1, fp
 8001d9e:	40d9      	lsrs	r1, r3
 8001da0:	4317      	orrs	r7, r2
 8001da2:	1a64      	subs	r4, r4, r1
 8001da4:	1bc7      	subs	r7, r0, r7
 8001da6:	42b8      	cmp	r0, r7
 8001da8:	4180      	sbcs	r0, r0
 8001daa:	4240      	negs	r0, r0
 8001dac:	1a24      	subs	r4, r4, r0
 8001dae:	0223      	lsls	r3, r4, #8
 8001db0:	d400      	bmi.n	8001db4 <__aeabi_dsub+0xc0>
 8001db2:	e140      	b.n	8002036 <__aeabi_dsub+0x342>
 8001db4:	0264      	lsls	r4, r4, #9
 8001db6:	0a64      	lsrs	r4, r4, #9
 8001db8:	2c00      	cmp	r4, #0
 8001dba:	d100      	bne.n	8001dbe <__aeabi_dsub+0xca>
 8001dbc:	e154      	b.n	8002068 <__aeabi_dsub+0x374>
 8001dbe:	0020      	movs	r0, r4
 8001dc0:	f000 fc78 	bl	80026b4 <__clzsi2>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	3b08      	subs	r3, #8
 8001dc8:	2120      	movs	r1, #32
 8001dca:	0038      	movs	r0, r7
 8001dcc:	1aca      	subs	r2, r1, r3
 8001dce:	40d0      	lsrs	r0, r2
 8001dd0:	409c      	lsls	r4, r3
 8001dd2:	0002      	movs	r2, r0
 8001dd4:	409f      	lsls	r7, r3
 8001dd6:	4322      	orrs	r2, r4
 8001dd8:	429d      	cmp	r5, r3
 8001dda:	dd00      	ble.n	8001dde <__aeabi_dsub+0xea>
 8001ddc:	e1a6      	b.n	800212c <__aeabi_dsub+0x438>
 8001dde:	1b58      	subs	r0, r3, r5
 8001de0:	3001      	adds	r0, #1
 8001de2:	1a09      	subs	r1, r1, r0
 8001de4:	003c      	movs	r4, r7
 8001de6:	408f      	lsls	r7, r1
 8001de8:	40c4      	lsrs	r4, r0
 8001dea:	1e7b      	subs	r3, r7, #1
 8001dec:	419f      	sbcs	r7, r3
 8001dee:	0013      	movs	r3, r2
 8001df0:	408b      	lsls	r3, r1
 8001df2:	4327      	orrs	r7, r4
 8001df4:	431f      	orrs	r7, r3
 8001df6:	40c2      	lsrs	r2, r0
 8001df8:	003b      	movs	r3, r7
 8001dfa:	0014      	movs	r4, r2
 8001dfc:	2500      	movs	r5, #0
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x110>
 8001e02:	e1f7      	b.n	80021f4 <__aeabi_dsub+0x500>
 8001e04:	077b      	lsls	r3, r7, #29
 8001e06:	d100      	bne.n	8001e0a <__aeabi_dsub+0x116>
 8001e08:	e377      	b.n	80024fa <__aeabi_dsub+0x806>
 8001e0a:	230f      	movs	r3, #15
 8001e0c:	0038      	movs	r0, r7
 8001e0e:	403b      	ands	r3, r7
 8001e10:	2b04      	cmp	r3, #4
 8001e12:	d004      	beq.n	8001e1e <__aeabi_dsub+0x12a>
 8001e14:	1d38      	adds	r0, r7, #4
 8001e16:	42b8      	cmp	r0, r7
 8001e18:	41bf      	sbcs	r7, r7
 8001e1a:	427f      	negs	r7, r7
 8001e1c:	19e4      	adds	r4, r4, r7
 8001e1e:	0223      	lsls	r3, r4, #8
 8001e20:	d400      	bmi.n	8001e24 <__aeabi_dsub+0x130>
 8001e22:	e368      	b.n	80024f6 <__aeabi_dsub+0x802>
 8001e24:	4b8c      	ldr	r3, [pc, #560]	@ (8002058 <__aeabi_dsub+0x364>)
 8001e26:	3501      	adds	r5, #1
 8001e28:	429d      	cmp	r5, r3
 8001e2a:	d100      	bne.n	8001e2e <__aeabi_dsub+0x13a>
 8001e2c:	e0f4      	b.n	8002018 <__aeabi_dsub+0x324>
 8001e2e:	4b8b      	ldr	r3, [pc, #556]	@ (800205c <__aeabi_dsub+0x368>)
 8001e30:	056d      	lsls	r5, r5, #21
 8001e32:	401c      	ands	r4, r3
 8001e34:	0d6d      	lsrs	r5, r5, #21
 8001e36:	0767      	lsls	r7, r4, #29
 8001e38:	08c0      	lsrs	r0, r0, #3
 8001e3a:	0264      	lsls	r4, r4, #9
 8001e3c:	4307      	orrs	r7, r0
 8001e3e:	0b24      	lsrs	r4, r4, #12
 8001e40:	e0ec      	b.n	800201c <__aeabi_dsub+0x328>
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	dc00      	bgt.n	8001e48 <__aeabi_dsub+0x154>
 8001e46:	e329      	b.n	800249c <__aeabi_dsub+0x7a8>
 8001e48:	4649      	mov	r1, r9
 8001e4a:	2900      	cmp	r1, #0
 8001e4c:	d000      	beq.n	8001e50 <__aeabi_dsub+0x15c>
 8001e4e:	e0d6      	b.n	8001ffe <__aeabi_dsub+0x30a>
 8001e50:	4659      	mov	r1, fp
 8001e52:	4311      	orrs	r1, r2
 8001e54:	d100      	bne.n	8001e58 <__aeabi_dsub+0x164>
 8001e56:	e12e      	b.n	80020b6 <__aeabi_dsub+0x3c2>
 8001e58:	1e59      	subs	r1, r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_dsub+0x16c>
 8001e5e:	e1e6      	b.n	800222e <__aeabi_dsub+0x53a>
 8001e60:	42bb      	cmp	r3, r7
 8001e62:	d100      	bne.n	8001e66 <__aeabi_dsub+0x172>
 8001e64:	e182      	b.n	800216c <__aeabi_dsub+0x478>
 8001e66:	2701      	movs	r7, #1
 8001e68:	000b      	movs	r3, r1
 8001e6a:	2938      	cmp	r1, #56	@ 0x38
 8001e6c:	dc14      	bgt.n	8001e98 <__aeabi_dsub+0x1a4>
 8001e6e:	2b1f      	cmp	r3, #31
 8001e70:	dd00      	ble.n	8001e74 <__aeabi_dsub+0x180>
 8001e72:	e23c      	b.n	80022ee <__aeabi_dsub+0x5fa>
 8001e74:	2720      	movs	r7, #32
 8001e76:	1af9      	subs	r1, r7, r3
 8001e78:	468c      	mov	ip, r1
 8001e7a:	4659      	mov	r1, fp
 8001e7c:	4667      	mov	r7, ip
 8001e7e:	40b9      	lsls	r1, r7
 8001e80:	000f      	movs	r7, r1
 8001e82:	0011      	movs	r1, r2
 8001e84:	40d9      	lsrs	r1, r3
 8001e86:	430f      	orrs	r7, r1
 8001e88:	4661      	mov	r1, ip
 8001e8a:	408a      	lsls	r2, r1
 8001e8c:	1e51      	subs	r1, r2, #1
 8001e8e:	418a      	sbcs	r2, r1
 8001e90:	4659      	mov	r1, fp
 8001e92:	40d9      	lsrs	r1, r3
 8001e94:	4317      	orrs	r7, r2
 8001e96:	1864      	adds	r4, r4, r1
 8001e98:	183f      	adds	r7, r7, r0
 8001e9a:	4287      	cmp	r7, r0
 8001e9c:	4180      	sbcs	r0, r0
 8001e9e:	4240      	negs	r0, r0
 8001ea0:	1824      	adds	r4, r4, r0
 8001ea2:	0223      	lsls	r3, r4, #8
 8001ea4:	d400      	bmi.n	8001ea8 <__aeabi_dsub+0x1b4>
 8001ea6:	e0c6      	b.n	8002036 <__aeabi_dsub+0x342>
 8001ea8:	4b6b      	ldr	r3, [pc, #428]	@ (8002058 <__aeabi_dsub+0x364>)
 8001eaa:	3501      	adds	r5, #1
 8001eac:	429d      	cmp	r5, r3
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_dsub+0x1be>
 8001eb0:	e0b2      	b.n	8002018 <__aeabi_dsub+0x324>
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	4b69      	ldr	r3, [pc, #420]	@ (800205c <__aeabi_dsub+0x368>)
 8001eb6:	087a      	lsrs	r2, r7, #1
 8001eb8:	401c      	ands	r4, r3
 8001eba:	4039      	ands	r1, r7
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	07e7      	lsls	r7, r4, #31
 8001ec0:	4317      	orrs	r7, r2
 8001ec2:	0864      	lsrs	r4, r4, #1
 8001ec4:	e79e      	b.n	8001e04 <__aeabi_dsub+0x110>
 8001ec6:	4b66      	ldr	r3, [pc, #408]	@ (8002060 <__aeabi_dsub+0x36c>)
 8001ec8:	4311      	orrs	r1, r2
 8001eca:	468a      	mov	sl, r1
 8001ecc:	18eb      	adds	r3, r5, r3
 8001ece:	2900      	cmp	r1, #0
 8001ed0:	d028      	beq.n	8001f24 <__aeabi_dsub+0x230>
 8001ed2:	4566      	cmp	r6, ip
 8001ed4:	d02c      	beq.n	8001f30 <__aeabi_dsub+0x23c>
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d05b      	beq.n	8001f92 <__aeabi_dsub+0x29e>
 8001eda:	2d00      	cmp	r5, #0
 8001edc:	d100      	bne.n	8001ee0 <__aeabi_dsub+0x1ec>
 8001ede:	e12c      	b.n	800213a <__aeabi_dsub+0x446>
 8001ee0:	465b      	mov	r3, fp
 8001ee2:	4666      	mov	r6, ip
 8001ee4:	075f      	lsls	r7, r3, #29
 8001ee6:	08d2      	lsrs	r2, r2, #3
 8001ee8:	4317      	orrs	r7, r2
 8001eea:	08dd      	lsrs	r5, r3, #3
 8001eec:	003b      	movs	r3, r7
 8001eee:	432b      	orrs	r3, r5
 8001ef0:	d100      	bne.n	8001ef4 <__aeabi_dsub+0x200>
 8001ef2:	e0e2      	b.n	80020ba <__aeabi_dsub+0x3c6>
 8001ef4:	2480      	movs	r4, #128	@ 0x80
 8001ef6:	0324      	lsls	r4, r4, #12
 8001ef8:	432c      	orrs	r4, r5
 8001efa:	0324      	lsls	r4, r4, #12
 8001efc:	4d56      	ldr	r5, [pc, #344]	@ (8002058 <__aeabi_dsub+0x364>)
 8001efe:	0b24      	lsrs	r4, r4, #12
 8001f00:	e08c      	b.n	800201c <__aeabi_dsub+0x328>
 8001f02:	4659      	mov	r1, fp
 8001f04:	4311      	orrs	r1, r2
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x216>
 8001f08:	e0d5      	b.n	80020b6 <__aeabi_dsub+0x3c2>
 8001f0a:	1e59      	subs	r1, r3, #1
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d100      	bne.n	8001f12 <__aeabi_dsub+0x21e>
 8001f10:	e1b9      	b.n	8002286 <__aeabi_dsub+0x592>
 8001f12:	42bb      	cmp	r3, r7
 8001f14:	d100      	bne.n	8001f18 <__aeabi_dsub+0x224>
 8001f16:	e1b1      	b.n	800227c <__aeabi_dsub+0x588>
 8001f18:	2701      	movs	r7, #1
 8001f1a:	000b      	movs	r3, r1
 8001f1c:	2938      	cmp	r1, #56	@ 0x38
 8001f1e:	dd00      	ble.n	8001f22 <__aeabi_dsub+0x22e>
 8001f20:	e740      	b.n	8001da4 <__aeabi_dsub+0xb0>
 8001f22:	e72a      	b.n	8001d7a <__aeabi_dsub+0x86>
 8001f24:	4661      	mov	r1, ip
 8001f26:	2701      	movs	r7, #1
 8001f28:	4079      	eors	r1, r7
 8001f2a:	468c      	mov	ip, r1
 8001f2c:	4566      	cmp	r6, ip
 8001f2e:	d1d2      	bne.n	8001ed6 <__aeabi_dsub+0x1e2>
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d100      	bne.n	8001f36 <__aeabi_dsub+0x242>
 8001f34:	e0c5      	b.n	80020c2 <__aeabi_dsub+0x3ce>
 8001f36:	2d00      	cmp	r5, #0
 8001f38:	d000      	beq.n	8001f3c <__aeabi_dsub+0x248>
 8001f3a:	e155      	b.n	80021e8 <__aeabi_dsub+0x4f4>
 8001f3c:	464b      	mov	r3, r9
 8001f3e:	0025      	movs	r5, r4
 8001f40:	4305      	orrs	r5, r0
 8001f42:	d100      	bne.n	8001f46 <__aeabi_dsub+0x252>
 8001f44:	e212      	b.n	800236c <__aeabi_dsub+0x678>
 8001f46:	1e59      	subs	r1, r3, #1
 8001f48:	468c      	mov	ip, r1
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dsub+0x25c>
 8001f4e:	e249      	b.n	80023e4 <__aeabi_dsub+0x6f0>
 8001f50:	4d41      	ldr	r5, [pc, #260]	@ (8002058 <__aeabi_dsub+0x364>)
 8001f52:	42ab      	cmp	r3, r5
 8001f54:	d100      	bne.n	8001f58 <__aeabi_dsub+0x264>
 8001f56:	e28f      	b.n	8002478 <__aeabi_dsub+0x784>
 8001f58:	2701      	movs	r7, #1
 8001f5a:	2938      	cmp	r1, #56	@ 0x38
 8001f5c:	dc11      	bgt.n	8001f82 <__aeabi_dsub+0x28e>
 8001f5e:	4663      	mov	r3, ip
 8001f60:	2b1f      	cmp	r3, #31
 8001f62:	dd00      	ble.n	8001f66 <__aeabi_dsub+0x272>
 8001f64:	e25b      	b.n	800241e <__aeabi_dsub+0x72a>
 8001f66:	4661      	mov	r1, ip
 8001f68:	2320      	movs	r3, #32
 8001f6a:	0027      	movs	r7, r4
 8001f6c:	1a5b      	subs	r3, r3, r1
 8001f6e:	0005      	movs	r5, r0
 8001f70:	4098      	lsls	r0, r3
 8001f72:	409f      	lsls	r7, r3
 8001f74:	40cd      	lsrs	r5, r1
 8001f76:	1e43      	subs	r3, r0, #1
 8001f78:	4198      	sbcs	r0, r3
 8001f7a:	40cc      	lsrs	r4, r1
 8001f7c:	432f      	orrs	r7, r5
 8001f7e:	4307      	orrs	r7, r0
 8001f80:	44a3      	add	fp, r4
 8001f82:	18bf      	adds	r7, r7, r2
 8001f84:	4297      	cmp	r7, r2
 8001f86:	4192      	sbcs	r2, r2
 8001f88:	4252      	negs	r2, r2
 8001f8a:	445a      	add	r2, fp
 8001f8c:	0014      	movs	r4, r2
 8001f8e:	464d      	mov	r5, r9
 8001f90:	e787      	b.n	8001ea2 <__aeabi_dsub+0x1ae>
 8001f92:	4f34      	ldr	r7, [pc, #208]	@ (8002064 <__aeabi_dsub+0x370>)
 8001f94:	1c6b      	adds	r3, r5, #1
 8001f96:	423b      	tst	r3, r7
 8001f98:	d000      	beq.n	8001f9c <__aeabi_dsub+0x2a8>
 8001f9a:	e0b6      	b.n	800210a <__aeabi_dsub+0x416>
 8001f9c:	4659      	mov	r1, fp
 8001f9e:	0023      	movs	r3, r4
 8001fa0:	4311      	orrs	r1, r2
 8001fa2:	000f      	movs	r7, r1
 8001fa4:	4303      	orrs	r3, r0
 8001fa6:	2d00      	cmp	r5, #0
 8001fa8:	d000      	beq.n	8001fac <__aeabi_dsub+0x2b8>
 8001faa:	e126      	b.n	80021fa <__aeabi_dsub+0x506>
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d100      	bne.n	8001fb2 <__aeabi_dsub+0x2be>
 8001fb0:	e1c0      	b.n	8002334 <__aeabi_dsub+0x640>
 8001fb2:	2900      	cmp	r1, #0
 8001fb4:	d100      	bne.n	8001fb8 <__aeabi_dsub+0x2c4>
 8001fb6:	e0a1      	b.n	80020fc <__aeabi_dsub+0x408>
 8001fb8:	1a83      	subs	r3, r0, r2
 8001fba:	4698      	mov	r8, r3
 8001fbc:	465b      	mov	r3, fp
 8001fbe:	4540      	cmp	r0, r8
 8001fc0:	41ad      	sbcs	r5, r5
 8001fc2:	1ae3      	subs	r3, r4, r3
 8001fc4:	426d      	negs	r5, r5
 8001fc6:	1b5b      	subs	r3, r3, r5
 8001fc8:	2580      	movs	r5, #128	@ 0x80
 8001fca:	042d      	lsls	r5, r5, #16
 8001fcc:	422b      	tst	r3, r5
 8001fce:	d100      	bne.n	8001fd2 <__aeabi_dsub+0x2de>
 8001fd0:	e14b      	b.n	800226a <__aeabi_dsub+0x576>
 8001fd2:	465b      	mov	r3, fp
 8001fd4:	1a10      	subs	r0, r2, r0
 8001fd6:	4282      	cmp	r2, r0
 8001fd8:	4192      	sbcs	r2, r2
 8001fda:	1b1c      	subs	r4, r3, r4
 8001fdc:	0007      	movs	r7, r0
 8001fde:	2601      	movs	r6, #1
 8001fe0:	4663      	mov	r3, ip
 8001fe2:	4252      	negs	r2, r2
 8001fe4:	1aa4      	subs	r4, r4, r2
 8001fe6:	4327      	orrs	r7, r4
 8001fe8:	401e      	ands	r6, r3
 8001fea:	2f00      	cmp	r7, #0
 8001fec:	d100      	bne.n	8001ff0 <__aeabi_dsub+0x2fc>
 8001fee:	e142      	b.n	8002276 <__aeabi_dsub+0x582>
 8001ff0:	422c      	tst	r4, r5
 8001ff2:	d100      	bne.n	8001ff6 <__aeabi_dsub+0x302>
 8001ff4:	e26d      	b.n	80024d2 <__aeabi_dsub+0x7de>
 8001ff6:	4b19      	ldr	r3, [pc, #100]	@ (800205c <__aeabi_dsub+0x368>)
 8001ff8:	2501      	movs	r5, #1
 8001ffa:	401c      	ands	r4, r3
 8001ffc:	e71b      	b.n	8001e36 <__aeabi_dsub+0x142>
 8001ffe:	42bd      	cmp	r5, r7
 8002000:	d100      	bne.n	8002004 <__aeabi_dsub+0x310>
 8002002:	e13b      	b.n	800227c <__aeabi_dsub+0x588>
 8002004:	2701      	movs	r7, #1
 8002006:	2b38      	cmp	r3, #56	@ 0x38
 8002008:	dd00      	ble.n	800200c <__aeabi_dsub+0x318>
 800200a:	e745      	b.n	8001e98 <__aeabi_dsub+0x1a4>
 800200c:	2780      	movs	r7, #128	@ 0x80
 800200e:	4659      	mov	r1, fp
 8002010:	043f      	lsls	r7, r7, #16
 8002012:	4339      	orrs	r1, r7
 8002014:	468b      	mov	fp, r1
 8002016:	e72a      	b.n	8001e6e <__aeabi_dsub+0x17a>
 8002018:	2400      	movs	r4, #0
 800201a:	2700      	movs	r7, #0
 800201c:	052d      	lsls	r5, r5, #20
 800201e:	4325      	orrs	r5, r4
 8002020:	07f6      	lsls	r6, r6, #31
 8002022:	4335      	orrs	r5, r6
 8002024:	0038      	movs	r0, r7
 8002026:	0029      	movs	r1, r5
 8002028:	b003      	add	sp, #12
 800202a:	bcf0      	pop	{r4, r5, r6, r7}
 800202c:	46bb      	mov	fp, r7
 800202e:	46b2      	mov	sl, r6
 8002030:	46a9      	mov	r9, r5
 8002032:	46a0      	mov	r8, r4
 8002034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002036:	077b      	lsls	r3, r7, #29
 8002038:	d004      	beq.n	8002044 <__aeabi_dsub+0x350>
 800203a:	230f      	movs	r3, #15
 800203c:	403b      	ands	r3, r7
 800203e:	2b04      	cmp	r3, #4
 8002040:	d000      	beq.n	8002044 <__aeabi_dsub+0x350>
 8002042:	e6e7      	b.n	8001e14 <__aeabi_dsub+0x120>
 8002044:	002b      	movs	r3, r5
 8002046:	08f8      	lsrs	r0, r7, #3
 8002048:	4a03      	ldr	r2, [pc, #12]	@ (8002058 <__aeabi_dsub+0x364>)
 800204a:	0767      	lsls	r7, r4, #29
 800204c:	4307      	orrs	r7, r0
 800204e:	08e5      	lsrs	r5, r4, #3
 8002050:	4293      	cmp	r3, r2
 8002052:	d100      	bne.n	8002056 <__aeabi_dsub+0x362>
 8002054:	e74a      	b.n	8001eec <__aeabi_dsub+0x1f8>
 8002056:	e0a5      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 8002058:	000007ff 	.word	0x000007ff
 800205c:	ff7fffff 	.word	0xff7fffff
 8002060:	fffff801 	.word	0xfffff801
 8002064:	000007fe 	.word	0x000007fe
 8002068:	0038      	movs	r0, r7
 800206a:	f000 fb23 	bl	80026b4 <__clzsi2>
 800206e:	0003      	movs	r3, r0
 8002070:	3318      	adds	r3, #24
 8002072:	2b1f      	cmp	r3, #31
 8002074:	dc00      	bgt.n	8002078 <__aeabi_dsub+0x384>
 8002076:	e6a7      	b.n	8001dc8 <__aeabi_dsub+0xd4>
 8002078:	003a      	movs	r2, r7
 800207a:	3808      	subs	r0, #8
 800207c:	4082      	lsls	r2, r0
 800207e:	429d      	cmp	r5, r3
 8002080:	dd00      	ble.n	8002084 <__aeabi_dsub+0x390>
 8002082:	e08a      	b.n	800219a <__aeabi_dsub+0x4a6>
 8002084:	1b5b      	subs	r3, r3, r5
 8002086:	1c58      	adds	r0, r3, #1
 8002088:	281f      	cmp	r0, #31
 800208a:	dc00      	bgt.n	800208e <__aeabi_dsub+0x39a>
 800208c:	e1d8      	b.n	8002440 <__aeabi_dsub+0x74c>
 800208e:	0017      	movs	r7, r2
 8002090:	3b1f      	subs	r3, #31
 8002092:	40df      	lsrs	r7, r3
 8002094:	2820      	cmp	r0, #32
 8002096:	d005      	beq.n	80020a4 <__aeabi_dsub+0x3b0>
 8002098:	2340      	movs	r3, #64	@ 0x40
 800209a:	1a1b      	subs	r3, r3, r0
 800209c:	409a      	lsls	r2, r3
 800209e:	1e53      	subs	r3, r2, #1
 80020a0:	419a      	sbcs	r2, r3
 80020a2:	4317      	orrs	r7, r2
 80020a4:	2500      	movs	r5, #0
 80020a6:	2f00      	cmp	r7, #0
 80020a8:	d100      	bne.n	80020ac <__aeabi_dsub+0x3b8>
 80020aa:	e0e5      	b.n	8002278 <__aeabi_dsub+0x584>
 80020ac:	077b      	lsls	r3, r7, #29
 80020ae:	d000      	beq.n	80020b2 <__aeabi_dsub+0x3be>
 80020b0:	e6ab      	b.n	8001e0a <__aeabi_dsub+0x116>
 80020b2:	002c      	movs	r4, r5
 80020b4:	e7c6      	b.n	8002044 <__aeabi_dsub+0x350>
 80020b6:	08c0      	lsrs	r0, r0, #3
 80020b8:	e7c6      	b.n	8002048 <__aeabi_dsub+0x354>
 80020ba:	2700      	movs	r7, #0
 80020bc:	2400      	movs	r4, #0
 80020be:	4dd1      	ldr	r5, [pc, #836]	@ (8002404 <__aeabi_dsub+0x710>)
 80020c0:	e7ac      	b.n	800201c <__aeabi_dsub+0x328>
 80020c2:	4fd1      	ldr	r7, [pc, #836]	@ (8002408 <__aeabi_dsub+0x714>)
 80020c4:	1c6b      	adds	r3, r5, #1
 80020c6:	423b      	tst	r3, r7
 80020c8:	d171      	bne.n	80021ae <__aeabi_dsub+0x4ba>
 80020ca:	0023      	movs	r3, r4
 80020cc:	4303      	orrs	r3, r0
 80020ce:	2d00      	cmp	r5, #0
 80020d0:	d000      	beq.n	80020d4 <__aeabi_dsub+0x3e0>
 80020d2:	e14e      	b.n	8002372 <__aeabi_dsub+0x67e>
 80020d4:	4657      	mov	r7, sl
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d100      	bne.n	80020dc <__aeabi_dsub+0x3e8>
 80020da:	e1b5      	b.n	8002448 <__aeabi_dsub+0x754>
 80020dc:	2f00      	cmp	r7, #0
 80020de:	d00d      	beq.n	80020fc <__aeabi_dsub+0x408>
 80020e0:	1883      	adds	r3, r0, r2
 80020e2:	4283      	cmp	r3, r0
 80020e4:	4180      	sbcs	r0, r0
 80020e6:	445c      	add	r4, fp
 80020e8:	4240      	negs	r0, r0
 80020ea:	1824      	adds	r4, r4, r0
 80020ec:	0222      	lsls	r2, r4, #8
 80020ee:	d500      	bpl.n	80020f2 <__aeabi_dsub+0x3fe>
 80020f0:	e1c8      	b.n	8002484 <__aeabi_dsub+0x790>
 80020f2:	001f      	movs	r7, r3
 80020f4:	4698      	mov	r8, r3
 80020f6:	4327      	orrs	r7, r4
 80020f8:	d100      	bne.n	80020fc <__aeabi_dsub+0x408>
 80020fa:	e0bc      	b.n	8002276 <__aeabi_dsub+0x582>
 80020fc:	4643      	mov	r3, r8
 80020fe:	0767      	lsls	r7, r4, #29
 8002100:	08db      	lsrs	r3, r3, #3
 8002102:	431f      	orrs	r7, r3
 8002104:	08e5      	lsrs	r5, r4, #3
 8002106:	2300      	movs	r3, #0
 8002108:	e04c      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 800210a:	1a83      	subs	r3, r0, r2
 800210c:	4698      	mov	r8, r3
 800210e:	465b      	mov	r3, fp
 8002110:	4540      	cmp	r0, r8
 8002112:	41bf      	sbcs	r7, r7
 8002114:	1ae3      	subs	r3, r4, r3
 8002116:	427f      	negs	r7, r7
 8002118:	1bdb      	subs	r3, r3, r7
 800211a:	021f      	lsls	r7, r3, #8
 800211c:	d47c      	bmi.n	8002218 <__aeabi_dsub+0x524>
 800211e:	4647      	mov	r7, r8
 8002120:	431f      	orrs	r7, r3
 8002122:	d100      	bne.n	8002126 <__aeabi_dsub+0x432>
 8002124:	e0a6      	b.n	8002274 <__aeabi_dsub+0x580>
 8002126:	001c      	movs	r4, r3
 8002128:	4647      	mov	r7, r8
 800212a:	e645      	b.n	8001db8 <__aeabi_dsub+0xc4>
 800212c:	4cb7      	ldr	r4, [pc, #732]	@ (800240c <__aeabi_dsub+0x718>)
 800212e:	1aed      	subs	r5, r5, r3
 8002130:	4014      	ands	r4, r2
 8002132:	077b      	lsls	r3, r7, #29
 8002134:	d000      	beq.n	8002138 <__aeabi_dsub+0x444>
 8002136:	e780      	b.n	800203a <__aeabi_dsub+0x346>
 8002138:	e784      	b.n	8002044 <__aeabi_dsub+0x350>
 800213a:	464b      	mov	r3, r9
 800213c:	0025      	movs	r5, r4
 800213e:	4305      	orrs	r5, r0
 8002140:	d066      	beq.n	8002210 <__aeabi_dsub+0x51c>
 8002142:	1e5f      	subs	r7, r3, #1
 8002144:	2b01      	cmp	r3, #1
 8002146:	d100      	bne.n	800214a <__aeabi_dsub+0x456>
 8002148:	e0fc      	b.n	8002344 <__aeabi_dsub+0x650>
 800214a:	4dae      	ldr	r5, [pc, #696]	@ (8002404 <__aeabi_dsub+0x710>)
 800214c:	42ab      	cmp	r3, r5
 800214e:	d100      	bne.n	8002152 <__aeabi_dsub+0x45e>
 8002150:	e15e      	b.n	8002410 <__aeabi_dsub+0x71c>
 8002152:	4666      	mov	r6, ip
 8002154:	2f38      	cmp	r7, #56	@ 0x38
 8002156:	dc00      	bgt.n	800215a <__aeabi_dsub+0x466>
 8002158:	e0b4      	b.n	80022c4 <__aeabi_dsub+0x5d0>
 800215a:	2001      	movs	r0, #1
 800215c:	1a17      	subs	r7, r2, r0
 800215e:	42ba      	cmp	r2, r7
 8002160:	4192      	sbcs	r2, r2
 8002162:	465b      	mov	r3, fp
 8002164:	4252      	negs	r2, r2
 8002166:	464d      	mov	r5, r9
 8002168:	1a9c      	subs	r4, r3, r2
 800216a:	e620      	b.n	8001dae <__aeabi_dsub+0xba>
 800216c:	0767      	lsls	r7, r4, #29
 800216e:	08c0      	lsrs	r0, r0, #3
 8002170:	4307      	orrs	r7, r0
 8002172:	08e5      	lsrs	r5, r4, #3
 8002174:	e6ba      	b.n	8001eec <__aeabi_dsub+0x1f8>
 8002176:	001f      	movs	r7, r3
 8002178:	4659      	mov	r1, fp
 800217a:	3f20      	subs	r7, #32
 800217c:	40f9      	lsrs	r1, r7
 800217e:	000f      	movs	r7, r1
 8002180:	2b20      	cmp	r3, #32
 8002182:	d005      	beq.n	8002190 <__aeabi_dsub+0x49c>
 8002184:	2140      	movs	r1, #64	@ 0x40
 8002186:	1acb      	subs	r3, r1, r3
 8002188:	4659      	mov	r1, fp
 800218a:	4099      	lsls	r1, r3
 800218c:	430a      	orrs	r2, r1
 800218e:	4692      	mov	sl, r2
 8002190:	4653      	mov	r3, sl
 8002192:	1e5a      	subs	r2, r3, #1
 8002194:	4193      	sbcs	r3, r2
 8002196:	431f      	orrs	r7, r3
 8002198:	e604      	b.n	8001da4 <__aeabi_dsub+0xb0>
 800219a:	1aeb      	subs	r3, r5, r3
 800219c:	4d9b      	ldr	r5, [pc, #620]	@ (800240c <__aeabi_dsub+0x718>)
 800219e:	4015      	ands	r5, r2
 80021a0:	076f      	lsls	r7, r5, #29
 80021a2:	08ed      	lsrs	r5, r5, #3
 80021a4:	032c      	lsls	r4, r5, #12
 80021a6:	055d      	lsls	r5, r3, #21
 80021a8:	0b24      	lsrs	r4, r4, #12
 80021aa:	0d6d      	lsrs	r5, r5, #21
 80021ac:	e736      	b.n	800201c <__aeabi_dsub+0x328>
 80021ae:	4d95      	ldr	r5, [pc, #596]	@ (8002404 <__aeabi_dsub+0x710>)
 80021b0:	42ab      	cmp	r3, r5
 80021b2:	d100      	bne.n	80021b6 <__aeabi_dsub+0x4c2>
 80021b4:	e0d6      	b.n	8002364 <__aeabi_dsub+0x670>
 80021b6:	1882      	adds	r2, r0, r2
 80021b8:	0021      	movs	r1, r4
 80021ba:	4282      	cmp	r2, r0
 80021bc:	4180      	sbcs	r0, r0
 80021be:	4459      	add	r1, fp
 80021c0:	4240      	negs	r0, r0
 80021c2:	1808      	adds	r0, r1, r0
 80021c4:	07c7      	lsls	r7, r0, #31
 80021c6:	0852      	lsrs	r2, r2, #1
 80021c8:	4317      	orrs	r7, r2
 80021ca:	0844      	lsrs	r4, r0, #1
 80021cc:	0752      	lsls	r2, r2, #29
 80021ce:	d400      	bmi.n	80021d2 <__aeabi_dsub+0x4de>
 80021d0:	e185      	b.n	80024de <__aeabi_dsub+0x7ea>
 80021d2:	220f      	movs	r2, #15
 80021d4:	001d      	movs	r5, r3
 80021d6:	403a      	ands	r2, r7
 80021d8:	2a04      	cmp	r2, #4
 80021da:	d000      	beq.n	80021de <__aeabi_dsub+0x4ea>
 80021dc:	e61a      	b.n	8001e14 <__aeabi_dsub+0x120>
 80021de:	08ff      	lsrs	r7, r7, #3
 80021e0:	0764      	lsls	r4, r4, #29
 80021e2:	4327      	orrs	r7, r4
 80021e4:	0905      	lsrs	r5, r0, #4
 80021e6:	e7dd      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 80021e8:	465b      	mov	r3, fp
 80021ea:	08d2      	lsrs	r2, r2, #3
 80021ec:	075f      	lsls	r7, r3, #29
 80021ee:	4317      	orrs	r7, r2
 80021f0:	08dd      	lsrs	r5, r3, #3
 80021f2:	e67b      	b.n	8001eec <__aeabi_dsub+0x1f8>
 80021f4:	2700      	movs	r7, #0
 80021f6:	2400      	movs	r4, #0
 80021f8:	e710      	b.n	800201c <__aeabi_dsub+0x328>
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d000      	beq.n	8002200 <__aeabi_dsub+0x50c>
 80021fe:	e0d6      	b.n	80023ae <__aeabi_dsub+0x6ba>
 8002200:	2900      	cmp	r1, #0
 8002202:	d000      	beq.n	8002206 <__aeabi_dsub+0x512>
 8002204:	e12f      	b.n	8002466 <__aeabi_dsub+0x772>
 8002206:	2480      	movs	r4, #128	@ 0x80
 8002208:	2600      	movs	r6, #0
 800220a:	4d7e      	ldr	r5, [pc, #504]	@ (8002404 <__aeabi_dsub+0x710>)
 800220c:	0324      	lsls	r4, r4, #12
 800220e:	e705      	b.n	800201c <__aeabi_dsub+0x328>
 8002210:	4666      	mov	r6, ip
 8002212:	465c      	mov	r4, fp
 8002214:	08d0      	lsrs	r0, r2, #3
 8002216:	e717      	b.n	8002048 <__aeabi_dsub+0x354>
 8002218:	465b      	mov	r3, fp
 800221a:	1a17      	subs	r7, r2, r0
 800221c:	42ba      	cmp	r2, r7
 800221e:	4192      	sbcs	r2, r2
 8002220:	1b1c      	subs	r4, r3, r4
 8002222:	2601      	movs	r6, #1
 8002224:	4663      	mov	r3, ip
 8002226:	4252      	negs	r2, r2
 8002228:	1aa4      	subs	r4, r4, r2
 800222a:	401e      	ands	r6, r3
 800222c:	e5c4      	b.n	8001db8 <__aeabi_dsub+0xc4>
 800222e:	1883      	adds	r3, r0, r2
 8002230:	4283      	cmp	r3, r0
 8002232:	4180      	sbcs	r0, r0
 8002234:	445c      	add	r4, fp
 8002236:	4240      	negs	r0, r0
 8002238:	1825      	adds	r5, r4, r0
 800223a:	022a      	lsls	r2, r5, #8
 800223c:	d400      	bmi.n	8002240 <__aeabi_dsub+0x54c>
 800223e:	e0da      	b.n	80023f6 <__aeabi_dsub+0x702>
 8002240:	4a72      	ldr	r2, [pc, #456]	@ (800240c <__aeabi_dsub+0x718>)
 8002242:	085b      	lsrs	r3, r3, #1
 8002244:	4015      	ands	r5, r2
 8002246:	07ea      	lsls	r2, r5, #31
 8002248:	431a      	orrs	r2, r3
 800224a:	0869      	lsrs	r1, r5, #1
 800224c:	075b      	lsls	r3, r3, #29
 800224e:	d400      	bmi.n	8002252 <__aeabi_dsub+0x55e>
 8002250:	e14a      	b.n	80024e8 <__aeabi_dsub+0x7f4>
 8002252:	230f      	movs	r3, #15
 8002254:	4013      	ands	r3, r2
 8002256:	2b04      	cmp	r3, #4
 8002258:	d100      	bne.n	800225c <__aeabi_dsub+0x568>
 800225a:	e0fc      	b.n	8002456 <__aeabi_dsub+0x762>
 800225c:	1d17      	adds	r7, r2, #4
 800225e:	4297      	cmp	r7, r2
 8002260:	41a4      	sbcs	r4, r4
 8002262:	4264      	negs	r4, r4
 8002264:	2502      	movs	r5, #2
 8002266:	1864      	adds	r4, r4, r1
 8002268:	e6ec      	b.n	8002044 <__aeabi_dsub+0x350>
 800226a:	4647      	mov	r7, r8
 800226c:	001c      	movs	r4, r3
 800226e:	431f      	orrs	r7, r3
 8002270:	d000      	beq.n	8002274 <__aeabi_dsub+0x580>
 8002272:	e743      	b.n	80020fc <__aeabi_dsub+0x408>
 8002274:	2600      	movs	r6, #0
 8002276:	2500      	movs	r5, #0
 8002278:	2400      	movs	r4, #0
 800227a:	e6cf      	b.n	800201c <__aeabi_dsub+0x328>
 800227c:	08c0      	lsrs	r0, r0, #3
 800227e:	0767      	lsls	r7, r4, #29
 8002280:	4307      	orrs	r7, r0
 8002282:	08e5      	lsrs	r5, r4, #3
 8002284:	e632      	b.n	8001eec <__aeabi_dsub+0x1f8>
 8002286:	1a87      	subs	r7, r0, r2
 8002288:	465b      	mov	r3, fp
 800228a:	42b8      	cmp	r0, r7
 800228c:	4180      	sbcs	r0, r0
 800228e:	1ae4      	subs	r4, r4, r3
 8002290:	4240      	negs	r0, r0
 8002292:	1a24      	subs	r4, r4, r0
 8002294:	0223      	lsls	r3, r4, #8
 8002296:	d428      	bmi.n	80022ea <__aeabi_dsub+0x5f6>
 8002298:	0763      	lsls	r3, r4, #29
 800229a:	08ff      	lsrs	r7, r7, #3
 800229c:	431f      	orrs	r7, r3
 800229e:	08e5      	lsrs	r5, r4, #3
 80022a0:	2301      	movs	r3, #1
 80022a2:	e77f      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d100      	bne.n	80022aa <__aeabi_dsub+0x5b6>
 80022a8:	e673      	b.n	8001f92 <__aeabi_dsub+0x29e>
 80022aa:	464b      	mov	r3, r9
 80022ac:	1b5f      	subs	r7, r3, r5
 80022ae:	003b      	movs	r3, r7
 80022b0:	2d00      	cmp	r5, #0
 80022b2:	d100      	bne.n	80022b6 <__aeabi_dsub+0x5c2>
 80022b4:	e742      	b.n	800213c <__aeabi_dsub+0x448>
 80022b6:	2f38      	cmp	r7, #56	@ 0x38
 80022b8:	dd00      	ble.n	80022bc <__aeabi_dsub+0x5c8>
 80022ba:	e0ec      	b.n	8002496 <__aeabi_dsub+0x7a2>
 80022bc:	2380      	movs	r3, #128	@ 0x80
 80022be:	000e      	movs	r6, r1
 80022c0:	041b      	lsls	r3, r3, #16
 80022c2:	431c      	orrs	r4, r3
 80022c4:	2f1f      	cmp	r7, #31
 80022c6:	dc25      	bgt.n	8002314 <__aeabi_dsub+0x620>
 80022c8:	2520      	movs	r5, #32
 80022ca:	0023      	movs	r3, r4
 80022cc:	1bed      	subs	r5, r5, r7
 80022ce:	0001      	movs	r1, r0
 80022d0:	40a8      	lsls	r0, r5
 80022d2:	40ab      	lsls	r3, r5
 80022d4:	40f9      	lsrs	r1, r7
 80022d6:	1e45      	subs	r5, r0, #1
 80022d8:	41a8      	sbcs	r0, r5
 80022da:	430b      	orrs	r3, r1
 80022dc:	40fc      	lsrs	r4, r7
 80022de:	4318      	orrs	r0, r3
 80022e0:	465b      	mov	r3, fp
 80022e2:	1b1b      	subs	r3, r3, r4
 80022e4:	469b      	mov	fp, r3
 80022e6:	e739      	b.n	800215c <__aeabi_dsub+0x468>
 80022e8:	4666      	mov	r6, ip
 80022ea:	2501      	movs	r5, #1
 80022ec:	e562      	b.n	8001db4 <__aeabi_dsub+0xc0>
 80022ee:	001f      	movs	r7, r3
 80022f0:	4659      	mov	r1, fp
 80022f2:	3f20      	subs	r7, #32
 80022f4:	40f9      	lsrs	r1, r7
 80022f6:	468c      	mov	ip, r1
 80022f8:	2b20      	cmp	r3, #32
 80022fa:	d005      	beq.n	8002308 <__aeabi_dsub+0x614>
 80022fc:	2740      	movs	r7, #64	@ 0x40
 80022fe:	4659      	mov	r1, fp
 8002300:	1afb      	subs	r3, r7, r3
 8002302:	4099      	lsls	r1, r3
 8002304:	430a      	orrs	r2, r1
 8002306:	4692      	mov	sl, r2
 8002308:	4657      	mov	r7, sl
 800230a:	1e7b      	subs	r3, r7, #1
 800230c:	419f      	sbcs	r7, r3
 800230e:	4663      	mov	r3, ip
 8002310:	431f      	orrs	r7, r3
 8002312:	e5c1      	b.n	8001e98 <__aeabi_dsub+0x1a4>
 8002314:	003b      	movs	r3, r7
 8002316:	0025      	movs	r5, r4
 8002318:	3b20      	subs	r3, #32
 800231a:	40dd      	lsrs	r5, r3
 800231c:	2f20      	cmp	r7, #32
 800231e:	d004      	beq.n	800232a <__aeabi_dsub+0x636>
 8002320:	2340      	movs	r3, #64	@ 0x40
 8002322:	1bdb      	subs	r3, r3, r7
 8002324:	409c      	lsls	r4, r3
 8002326:	4320      	orrs	r0, r4
 8002328:	4680      	mov	r8, r0
 800232a:	4640      	mov	r0, r8
 800232c:	1e43      	subs	r3, r0, #1
 800232e:	4198      	sbcs	r0, r3
 8002330:	4328      	orrs	r0, r5
 8002332:	e713      	b.n	800215c <__aeabi_dsub+0x468>
 8002334:	2900      	cmp	r1, #0
 8002336:	d09d      	beq.n	8002274 <__aeabi_dsub+0x580>
 8002338:	2601      	movs	r6, #1
 800233a:	4663      	mov	r3, ip
 800233c:	465c      	mov	r4, fp
 800233e:	4690      	mov	r8, r2
 8002340:	401e      	ands	r6, r3
 8002342:	e6db      	b.n	80020fc <__aeabi_dsub+0x408>
 8002344:	1a17      	subs	r7, r2, r0
 8002346:	465b      	mov	r3, fp
 8002348:	42ba      	cmp	r2, r7
 800234a:	4192      	sbcs	r2, r2
 800234c:	1b1c      	subs	r4, r3, r4
 800234e:	4252      	negs	r2, r2
 8002350:	1aa4      	subs	r4, r4, r2
 8002352:	0223      	lsls	r3, r4, #8
 8002354:	d4c8      	bmi.n	80022e8 <__aeabi_dsub+0x5f4>
 8002356:	0763      	lsls	r3, r4, #29
 8002358:	08ff      	lsrs	r7, r7, #3
 800235a:	431f      	orrs	r7, r3
 800235c:	4666      	mov	r6, ip
 800235e:	2301      	movs	r3, #1
 8002360:	08e5      	lsrs	r5, r4, #3
 8002362:	e71f      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 8002364:	001d      	movs	r5, r3
 8002366:	2400      	movs	r4, #0
 8002368:	2700      	movs	r7, #0
 800236a:	e657      	b.n	800201c <__aeabi_dsub+0x328>
 800236c:	465c      	mov	r4, fp
 800236e:	08d0      	lsrs	r0, r2, #3
 8002370:	e66a      	b.n	8002048 <__aeabi_dsub+0x354>
 8002372:	2b00      	cmp	r3, #0
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x684>
 8002376:	e737      	b.n	80021e8 <__aeabi_dsub+0x4f4>
 8002378:	4653      	mov	r3, sl
 800237a:	08c0      	lsrs	r0, r0, #3
 800237c:	0767      	lsls	r7, r4, #29
 800237e:	4307      	orrs	r7, r0
 8002380:	08e5      	lsrs	r5, r4, #3
 8002382:	2b00      	cmp	r3, #0
 8002384:	d100      	bne.n	8002388 <__aeabi_dsub+0x694>
 8002386:	e5b1      	b.n	8001eec <__aeabi_dsub+0x1f8>
 8002388:	2380      	movs	r3, #128	@ 0x80
 800238a:	031b      	lsls	r3, r3, #12
 800238c:	421d      	tst	r5, r3
 800238e:	d008      	beq.n	80023a2 <__aeabi_dsub+0x6ae>
 8002390:	4659      	mov	r1, fp
 8002392:	08c8      	lsrs	r0, r1, #3
 8002394:	4218      	tst	r0, r3
 8002396:	d104      	bne.n	80023a2 <__aeabi_dsub+0x6ae>
 8002398:	08d2      	lsrs	r2, r2, #3
 800239a:	0749      	lsls	r1, r1, #29
 800239c:	430a      	orrs	r2, r1
 800239e:	0017      	movs	r7, r2
 80023a0:	0005      	movs	r5, r0
 80023a2:	0f7b      	lsrs	r3, r7, #29
 80023a4:	00ff      	lsls	r7, r7, #3
 80023a6:	08ff      	lsrs	r7, r7, #3
 80023a8:	075b      	lsls	r3, r3, #29
 80023aa:	431f      	orrs	r7, r3
 80023ac:	e59e      	b.n	8001eec <__aeabi_dsub+0x1f8>
 80023ae:	08c0      	lsrs	r0, r0, #3
 80023b0:	0763      	lsls	r3, r4, #29
 80023b2:	4318      	orrs	r0, r3
 80023b4:	08e5      	lsrs	r5, r4, #3
 80023b6:	2900      	cmp	r1, #0
 80023b8:	d053      	beq.n	8002462 <__aeabi_dsub+0x76e>
 80023ba:	2380      	movs	r3, #128	@ 0x80
 80023bc:	031b      	lsls	r3, r3, #12
 80023be:	421d      	tst	r5, r3
 80023c0:	d00a      	beq.n	80023d8 <__aeabi_dsub+0x6e4>
 80023c2:	4659      	mov	r1, fp
 80023c4:	08cc      	lsrs	r4, r1, #3
 80023c6:	421c      	tst	r4, r3
 80023c8:	d106      	bne.n	80023d8 <__aeabi_dsub+0x6e4>
 80023ca:	2601      	movs	r6, #1
 80023cc:	4663      	mov	r3, ip
 80023ce:	0025      	movs	r5, r4
 80023d0:	08d0      	lsrs	r0, r2, #3
 80023d2:	0749      	lsls	r1, r1, #29
 80023d4:	4308      	orrs	r0, r1
 80023d6:	401e      	ands	r6, r3
 80023d8:	0f47      	lsrs	r7, r0, #29
 80023da:	00c0      	lsls	r0, r0, #3
 80023dc:	08c0      	lsrs	r0, r0, #3
 80023de:	077f      	lsls	r7, r7, #29
 80023e0:	4307      	orrs	r7, r0
 80023e2:	e583      	b.n	8001eec <__aeabi_dsub+0x1f8>
 80023e4:	1883      	adds	r3, r0, r2
 80023e6:	4293      	cmp	r3, r2
 80023e8:	4192      	sbcs	r2, r2
 80023ea:	445c      	add	r4, fp
 80023ec:	4252      	negs	r2, r2
 80023ee:	18a5      	adds	r5, r4, r2
 80023f0:	022a      	lsls	r2, r5, #8
 80023f2:	d500      	bpl.n	80023f6 <__aeabi_dsub+0x702>
 80023f4:	e724      	b.n	8002240 <__aeabi_dsub+0x54c>
 80023f6:	076f      	lsls	r7, r5, #29
 80023f8:	08db      	lsrs	r3, r3, #3
 80023fa:	431f      	orrs	r7, r3
 80023fc:	08ed      	lsrs	r5, r5, #3
 80023fe:	2301      	movs	r3, #1
 8002400:	e6d0      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	000007ff 	.word	0x000007ff
 8002408:	000007fe 	.word	0x000007fe
 800240c:	ff7fffff 	.word	0xff7fffff
 8002410:	465b      	mov	r3, fp
 8002412:	08d2      	lsrs	r2, r2, #3
 8002414:	075f      	lsls	r7, r3, #29
 8002416:	4666      	mov	r6, ip
 8002418:	4317      	orrs	r7, r2
 800241a:	08dd      	lsrs	r5, r3, #3
 800241c:	e566      	b.n	8001eec <__aeabi_dsub+0x1f8>
 800241e:	0025      	movs	r5, r4
 8002420:	3b20      	subs	r3, #32
 8002422:	40dd      	lsrs	r5, r3
 8002424:	4663      	mov	r3, ip
 8002426:	2b20      	cmp	r3, #32
 8002428:	d005      	beq.n	8002436 <__aeabi_dsub+0x742>
 800242a:	2340      	movs	r3, #64	@ 0x40
 800242c:	4661      	mov	r1, ip
 800242e:	1a5b      	subs	r3, r3, r1
 8002430:	409c      	lsls	r4, r3
 8002432:	4320      	orrs	r0, r4
 8002434:	4680      	mov	r8, r0
 8002436:	4647      	mov	r7, r8
 8002438:	1e7b      	subs	r3, r7, #1
 800243a:	419f      	sbcs	r7, r3
 800243c:	432f      	orrs	r7, r5
 800243e:	e5a0      	b.n	8001f82 <__aeabi_dsub+0x28e>
 8002440:	2120      	movs	r1, #32
 8002442:	2700      	movs	r7, #0
 8002444:	1a09      	subs	r1, r1, r0
 8002446:	e4d2      	b.n	8001dee <__aeabi_dsub+0xfa>
 8002448:	2f00      	cmp	r7, #0
 800244a:	d100      	bne.n	800244e <__aeabi_dsub+0x75a>
 800244c:	e713      	b.n	8002276 <__aeabi_dsub+0x582>
 800244e:	465c      	mov	r4, fp
 8002450:	0017      	movs	r7, r2
 8002452:	2500      	movs	r5, #0
 8002454:	e5f6      	b.n	8002044 <__aeabi_dsub+0x350>
 8002456:	08d7      	lsrs	r7, r2, #3
 8002458:	0749      	lsls	r1, r1, #29
 800245a:	2302      	movs	r3, #2
 800245c:	430f      	orrs	r7, r1
 800245e:	092d      	lsrs	r5, r5, #4
 8002460:	e6a0      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 8002462:	0007      	movs	r7, r0
 8002464:	e542      	b.n	8001eec <__aeabi_dsub+0x1f8>
 8002466:	465b      	mov	r3, fp
 8002468:	2601      	movs	r6, #1
 800246a:	075f      	lsls	r7, r3, #29
 800246c:	08dd      	lsrs	r5, r3, #3
 800246e:	4663      	mov	r3, ip
 8002470:	08d2      	lsrs	r2, r2, #3
 8002472:	4317      	orrs	r7, r2
 8002474:	401e      	ands	r6, r3
 8002476:	e539      	b.n	8001eec <__aeabi_dsub+0x1f8>
 8002478:	465b      	mov	r3, fp
 800247a:	08d2      	lsrs	r2, r2, #3
 800247c:	075f      	lsls	r7, r3, #29
 800247e:	4317      	orrs	r7, r2
 8002480:	08dd      	lsrs	r5, r3, #3
 8002482:	e533      	b.n	8001eec <__aeabi_dsub+0x1f8>
 8002484:	4a1e      	ldr	r2, [pc, #120]	@ (8002500 <__aeabi_dsub+0x80c>)
 8002486:	08db      	lsrs	r3, r3, #3
 8002488:	4022      	ands	r2, r4
 800248a:	0757      	lsls	r7, r2, #29
 800248c:	0252      	lsls	r2, r2, #9
 800248e:	2501      	movs	r5, #1
 8002490:	431f      	orrs	r7, r3
 8002492:	0b14      	lsrs	r4, r2, #12
 8002494:	e5c2      	b.n	800201c <__aeabi_dsub+0x328>
 8002496:	000e      	movs	r6, r1
 8002498:	2001      	movs	r0, #1
 800249a:	e65f      	b.n	800215c <__aeabi_dsub+0x468>
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00d      	beq.n	80024bc <__aeabi_dsub+0x7c8>
 80024a0:	464b      	mov	r3, r9
 80024a2:	1b5b      	subs	r3, r3, r5
 80024a4:	469c      	mov	ip, r3
 80024a6:	2d00      	cmp	r5, #0
 80024a8:	d100      	bne.n	80024ac <__aeabi_dsub+0x7b8>
 80024aa:	e548      	b.n	8001f3e <__aeabi_dsub+0x24a>
 80024ac:	2701      	movs	r7, #1
 80024ae:	2b38      	cmp	r3, #56	@ 0x38
 80024b0:	dd00      	ble.n	80024b4 <__aeabi_dsub+0x7c0>
 80024b2:	e566      	b.n	8001f82 <__aeabi_dsub+0x28e>
 80024b4:	2380      	movs	r3, #128	@ 0x80
 80024b6:	041b      	lsls	r3, r3, #16
 80024b8:	431c      	orrs	r4, r3
 80024ba:	e550      	b.n	8001f5e <__aeabi_dsub+0x26a>
 80024bc:	1c6b      	adds	r3, r5, #1
 80024be:	4d11      	ldr	r5, [pc, #68]	@ (8002504 <__aeabi_dsub+0x810>)
 80024c0:	422b      	tst	r3, r5
 80024c2:	d000      	beq.n	80024c6 <__aeabi_dsub+0x7d2>
 80024c4:	e673      	b.n	80021ae <__aeabi_dsub+0x4ba>
 80024c6:	4659      	mov	r1, fp
 80024c8:	0023      	movs	r3, r4
 80024ca:	4311      	orrs	r1, r2
 80024cc:	468a      	mov	sl, r1
 80024ce:	4303      	orrs	r3, r0
 80024d0:	e600      	b.n	80020d4 <__aeabi_dsub+0x3e0>
 80024d2:	0767      	lsls	r7, r4, #29
 80024d4:	08c0      	lsrs	r0, r0, #3
 80024d6:	2300      	movs	r3, #0
 80024d8:	4307      	orrs	r7, r0
 80024da:	08e5      	lsrs	r5, r4, #3
 80024dc:	e662      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 80024de:	0764      	lsls	r4, r4, #29
 80024e0:	08ff      	lsrs	r7, r7, #3
 80024e2:	4327      	orrs	r7, r4
 80024e4:	0905      	lsrs	r5, r0, #4
 80024e6:	e65d      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 80024e8:	08d2      	lsrs	r2, r2, #3
 80024ea:	0749      	lsls	r1, r1, #29
 80024ec:	4311      	orrs	r1, r2
 80024ee:	000f      	movs	r7, r1
 80024f0:	2302      	movs	r3, #2
 80024f2:	092d      	lsrs	r5, r5, #4
 80024f4:	e656      	b.n	80021a4 <__aeabi_dsub+0x4b0>
 80024f6:	0007      	movs	r7, r0
 80024f8:	e5a4      	b.n	8002044 <__aeabi_dsub+0x350>
 80024fa:	0038      	movs	r0, r7
 80024fc:	e48f      	b.n	8001e1e <__aeabi_dsub+0x12a>
 80024fe:	46c0      	nop			@ (mov r8, r8)
 8002500:	ff7fffff 	.word	0xff7fffff
 8002504:	000007fe 	.word	0x000007fe

08002508 <__aeabi_d2iz>:
 8002508:	000b      	movs	r3, r1
 800250a:	0002      	movs	r2, r0
 800250c:	b570      	push	{r4, r5, r6, lr}
 800250e:	4d16      	ldr	r5, [pc, #88]	@ (8002568 <__aeabi_d2iz+0x60>)
 8002510:	030c      	lsls	r4, r1, #12
 8002512:	b082      	sub	sp, #8
 8002514:	0049      	lsls	r1, r1, #1
 8002516:	2000      	movs	r0, #0
 8002518:	9200      	str	r2, [sp, #0]
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	0b24      	lsrs	r4, r4, #12
 800251e:	0d49      	lsrs	r1, r1, #21
 8002520:	0fde      	lsrs	r6, r3, #31
 8002522:	42a9      	cmp	r1, r5
 8002524:	dd04      	ble.n	8002530 <__aeabi_d2iz+0x28>
 8002526:	4811      	ldr	r0, [pc, #68]	@ (800256c <__aeabi_d2iz+0x64>)
 8002528:	4281      	cmp	r1, r0
 800252a:	dd03      	ble.n	8002534 <__aeabi_d2iz+0x2c>
 800252c:	4b10      	ldr	r3, [pc, #64]	@ (8002570 <__aeabi_d2iz+0x68>)
 800252e:	18f0      	adds	r0, r6, r3
 8002530:	b002      	add	sp, #8
 8002532:	bd70      	pop	{r4, r5, r6, pc}
 8002534:	2080      	movs	r0, #128	@ 0x80
 8002536:	0340      	lsls	r0, r0, #13
 8002538:	4320      	orrs	r0, r4
 800253a:	4c0e      	ldr	r4, [pc, #56]	@ (8002574 <__aeabi_d2iz+0x6c>)
 800253c:	1a64      	subs	r4, r4, r1
 800253e:	2c1f      	cmp	r4, #31
 8002540:	dd08      	ble.n	8002554 <__aeabi_d2iz+0x4c>
 8002542:	4b0d      	ldr	r3, [pc, #52]	@ (8002578 <__aeabi_d2iz+0x70>)
 8002544:	1a5b      	subs	r3, r3, r1
 8002546:	40d8      	lsrs	r0, r3
 8002548:	0003      	movs	r3, r0
 800254a:	4258      	negs	r0, r3
 800254c:	2e00      	cmp	r6, #0
 800254e:	d1ef      	bne.n	8002530 <__aeabi_d2iz+0x28>
 8002550:	0018      	movs	r0, r3
 8002552:	e7ed      	b.n	8002530 <__aeabi_d2iz+0x28>
 8002554:	4b09      	ldr	r3, [pc, #36]	@ (800257c <__aeabi_d2iz+0x74>)
 8002556:	9a00      	ldr	r2, [sp, #0]
 8002558:	469c      	mov	ip, r3
 800255a:	0003      	movs	r3, r0
 800255c:	4461      	add	r1, ip
 800255e:	408b      	lsls	r3, r1
 8002560:	40e2      	lsrs	r2, r4
 8002562:	4313      	orrs	r3, r2
 8002564:	e7f1      	b.n	800254a <__aeabi_d2iz+0x42>
 8002566:	46c0      	nop			@ (mov r8, r8)
 8002568:	000003fe 	.word	0x000003fe
 800256c:	0000041d 	.word	0x0000041d
 8002570:	7fffffff 	.word	0x7fffffff
 8002574:	00000433 	.word	0x00000433
 8002578:	00000413 	.word	0x00000413
 800257c:	fffffbed 	.word	0xfffffbed

08002580 <__aeabi_i2d>:
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	2800      	cmp	r0, #0
 8002584:	d016      	beq.n	80025b4 <__aeabi_i2d+0x34>
 8002586:	17c3      	asrs	r3, r0, #31
 8002588:	18c5      	adds	r5, r0, r3
 800258a:	405d      	eors	r5, r3
 800258c:	0fc4      	lsrs	r4, r0, #31
 800258e:	0028      	movs	r0, r5
 8002590:	f000 f890 	bl	80026b4 <__clzsi2>
 8002594:	4b10      	ldr	r3, [pc, #64]	@ (80025d8 <__aeabi_i2d+0x58>)
 8002596:	1a1b      	subs	r3, r3, r0
 8002598:	055b      	lsls	r3, r3, #21
 800259a:	0d5b      	lsrs	r3, r3, #21
 800259c:	280a      	cmp	r0, #10
 800259e:	dc14      	bgt.n	80025ca <__aeabi_i2d+0x4a>
 80025a0:	0002      	movs	r2, r0
 80025a2:	002e      	movs	r6, r5
 80025a4:	3215      	adds	r2, #21
 80025a6:	4096      	lsls	r6, r2
 80025a8:	220b      	movs	r2, #11
 80025aa:	1a12      	subs	r2, r2, r0
 80025ac:	40d5      	lsrs	r5, r2
 80025ae:	032d      	lsls	r5, r5, #12
 80025b0:	0b2d      	lsrs	r5, r5, #12
 80025b2:	e003      	b.n	80025bc <__aeabi_i2d+0x3c>
 80025b4:	2400      	movs	r4, #0
 80025b6:	2300      	movs	r3, #0
 80025b8:	2500      	movs	r5, #0
 80025ba:	2600      	movs	r6, #0
 80025bc:	051b      	lsls	r3, r3, #20
 80025be:	432b      	orrs	r3, r5
 80025c0:	07e4      	lsls	r4, r4, #31
 80025c2:	4323      	orrs	r3, r4
 80025c4:	0030      	movs	r0, r6
 80025c6:	0019      	movs	r1, r3
 80025c8:	bd70      	pop	{r4, r5, r6, pc}
 80025ca:	380b      	subs	r0, #11
 80025cc:	4085      	lsls	r5, r0
 80025ce:	032d      	lsls	r5, r5, #12
 80025d0:	2600      	movs	r6, #0
 80025d2:	0b2d      	lsrs	r5, r5, #12
 80025d4:	e7f2      	b.n	80025bc <__aeabi_i2d+0x3c>
 80025d6:	46c0      	nop			@ (mov r8, r8)
 80025d8:	0000041e 	.word	0x0000041e

080025dc <__aeabi_ui2d>:
 80025dc:	b510      	push	{r4, lr}
 80025de:	1e04      	subs	r4, r0, #0
 80025e0:	d010      	beq.n	8002604 <__aeabi_ui2d+0x28>
 80025e2:	f000 f867 	bl	80026b4 <__clzsi2>
 80025e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002620 <__aeabi_ui2d+0x44>)
 80025e8:	1a1b      	subs	r3, r3, r0
 80025ea:	055b      	lsls	r3, r3, #21
 80025ec:	0d5b      	lsrs	r3, r3, #21
 80025ee:	280a      	cmp	r0, #10
 80025f0:	dc0f      	bgt.n	8002612 <__aeabi_ui2d+0x36>
 80025f2:	220b      	movs	r2, #11
 80025f4:	0021      	movs	r1, r4
 80025f6:	1a12      	subs	r2, r2, r0
 80025f8:	40d1      	lsrs	r1, r2
 80025fa:	3015      	adds	r0, #21
 80025fc:	030a      	lsls	r2, r1, #12
 80025fe:	4084      	lsls	r4, r0
 8002600:	0b12      	lsrs	r2, r2, #12
 8002602:	e001      	b.n	8002608 <__aeabi_ui2d+0x2c>
 8002604:	2300      	movs	r3, #0
 8002606:	2200      	movs	r2, #0
 8002608:	051b      	lsls	r3, r3, #20
 800260a:	4313      	orrs	r3, r2
 800260c:	0020      	movs	r0, r4
 800260e:	0019      	movs	r1, r3
 8002610:	bd10      	pop	{r4, pc}
 8002612:	0022      	movs	r2, r4
 8002614:	380b      	subs	r0, #11
 8002616:	4082      	lsls	r2, r0
 8002618:	0312      	lsls	r2, r2, #12
 800261a:	2400      	movs	r4, #0
 800261c:	0b12      	lsrs	r2, r2, #12
 800261e:	e7f3      	b.n	8002608 <__aeabi_ui2d+0x2c>
 8002620:	0000041e 	.word	0x0000041e

08002624 <__aeabi_f2d>:
 8002624:	b570      	push	{r4, r5, r6, lr}
 8002626:	0242      	lsls	r2, r0, #9
 8002628:	0043      	lsls	r3, r0, #1
 800262a:	0fc4      	lsrs	r4, r0, #31
 800262c:	20fe      	movs	r0, #254	@ 0xfe
 800262e:	0e1b      	lsrs	r3, r3, #24
 8002630:	1c59      	adds	r1, r3, #1
 8002632:	0a55      	lsrs	r5, r2, #9
 8002634:	4208      	tst	r0, r1
 8002636:	d00c      	beq.n	8002652 <__aeabi_f2d+0x2e>
 8002638:	21e0      	movs	r1, #224	@ 0xe0
 800263a:	0089      	lsls	r1, r1, #2
 800263c:	468c      	mov	ip, r1
 800263e:	076d      	lsls	r5, r5, #29
 8002640:	0b12      	lsrs	r2, r2, #12
 8002642:	4463      	add	r3, ip
 8002644:	051b      	lsls	r3, r3, #20
 8002646:	4313      	orrs	r3, r2
 8002648:	07e4      	lsls	r4, r4, #31
 800264a:	4323      	orrs	r3, r4
 800264c:	0028      	movs	r0, r5
 800264e:	0019      	movs	r1, r3
 8002650:	bd70      	pop	{r4, r5, r6, pc}
 8002652:	2b00      	cmp	r3, #0
 8002654:	d114      	bne.n	8002680 <__aeabi_f2d+0x5c>
 8002656:	2d00      	cmp	r5, #0
 8002658:	d01b      	beq.n	8002692 <__aeabi_f2d+0x6e>
 800265a:	0028      	movs	r0, r5
 800265c:	f000 f82a 	bl	80026b4 <__clzsi2>
 8002660:	280a      	cmp	r0, #10
 8002662:	dc1c      	bgt.n	800269e <__aeabi_f2d+0x7a>
 8002664:	230b      	movs	r3, #11
 8002666:	002a      	movs	r2, r5
 8002668:	1a1b      	subs	r3, r3, r0
 800266a:	40da      	lsrs	r2, r3
 800266c:	0003      	movs	r3, r0
 800266e:	3315      	adds	r3, #21
 8002670:	409d      	lsls	r5, r3
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <__aeabi_f2d+0x88>)
 8002674:	0312      	lsls	r2, r2, #12
 8002676:	1a1b      	subs	r3, r3, r0
 8002678:	055b      	lsls	r3, r3, #21
 800267a:	0b12      	lsrs	r2, r2, #12
 800267c:	0d5b      	lsrs	r3, r3, #21
 800267e:	e7e1      	b.n	8002644 <__aeabi_f2d+0x20>
 8002680:	2d00      	cmp	r5, #0
 8002682:	d009      	beq.n	8002698 <__aeabi_f2d+0x74>
 8002684:	0b13      	lsrs	r3, r2, #12
 8002686:	2280      	movs	r2, #128	@ 0x80
 8002688:	0312      	lsls	r2, r2, #12
 800268a:	431a      	orrs	r2, r3
 800268c:	076d      	lsls	r5, r5, #29
 800268e:	4b08      	ldr	r3, [pc, #32]	@ (80026b0 <__aeabi_f2d+0x8c>)
 8002690:	e7d8      	b.n	8002644 <__aeabi_f2d+0x20>
 8002692:	2300      	movs	r3, #0
 8002694:	2200      	movs	r2, #0
 8002696:	e7d5      	b.n	8002644 <__aeabi_f2d+0x20>
 8002698:	2200      	movs	r2, #0
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <__aeabi_f2d+0x8c>)
 800269c:	e7d2      	b.n	8002644 <__aeabi_f2d+0x20>
 800269e:	0003      	movs	r3, r0
 80026a0:	002a      	movs	r2, r5
 80026a2:	3b0b      	subs	r3, #11
 80026a4:	409a      	lsls	r2, r3
 80026a6:	2500      	movs	r5, #0
 80026a8:	e7e3      	b.n	8002672 <__aeabi_f2d+0x4e>
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	00000389 	.word	0x00000389
 80026b0:	000007ff 	.word	0x000007ff

080026b4 <__clzsi2>:
 80026b4:	211c      	movs	r1, #28
 80026b6:	2301      	movs	r3, #1
 80026b8:	041b      	lsls	r3, r3, #16
 80026ba:	4298      	cmp	r0, r3
 80026bc:	d301      	bcc.n	80026c2 <__clzsi2+0xe>
 80026be:	0c00      	lsrs	r0, r0, #16
 80026c0:	3910      	subs	r1, #16
 80026c2:	0a1b      	lsrs	r3, r3, #8
 80026c4:	4298      	cmp	r0, r3
 80026c6:	d301      	bcc.n	80026cc <__clzsi2+0x18>
 80026c8:	0a00      	lsrs	r0, r0, #8
 80026ca:	3908      	subs	r1, #8
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	4298      	cmp	r0, r3
 80026d0:	d301      	bcc.n	80026d6 <__clzsi2+0x22>
 80026d2:	0900      	lsrs	r0, r0, #4
 80026d4:	3904      	subs	r1, #4
 80026d6:	a202      	add	r2, pc, #8	@ (adr r2, 80026e0 <__clzsi2+0x2c>)
 80026d8:	5c10      	ldrb	r0, [r2, r0]
 80026da:	1840      	adds	r0, r0, r1
 80026dc:	4770      	bx	lr
 80026de:	46c0      	nop			@ (mov r8, r8)
 80026e0:	02020304 	.word	0x02020304
 80026e4:	01010101 	.word	0x01010101
	...

080026f0 <delay_ms>:
 *      Author: sonid
 */

#include "delays.h"
#include <stdint.h>
void delay_ms(uint32_t ms) {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  for (uint32_t i = 0; i < ms * 4800; i++) {
 80026f8:	2300      	movs	r3, #0
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	e003      	b.n	8002706 <delay_ms+0x16>
    __asm__("nop");
 80026fe:	46c0      	nop			@ (mov r8, r8)
  for (uint32_t i = 0; i < ms * 4800; i++) {
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	3301      	adds	r3, #1
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	0013      	movs	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	189b      	adds	r3, r3, r2
 800270e:	011a      	lsls	r2, r3, #4
 8002710:	1ad2      	subs	r2, r2, r3
 8002712:	0193      	lsls	r3, r2, #6
 8002714:	001a      	movs	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4293      	cmp	r3, r2
 800271a:	d3f0      	bcc.n	80026fe <delay_ms+0xe>
  }
}
 800271c:	46c0      	nop			@ (mov r8, r8)
 800271e:	46c0      	nop			@ (mov r8, r8)
 8002720:	46bd      	mov	sp, r7
 8002722:	b004      	add	sp, #16
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <delay_us>:
void delay_us(uint32_t us) {
 8002728:	b5b0      	push	{r4, r5, r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  for (uint32_t i = 0; i < us * 4.8; i++) {
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	e003      	b.n	800273e <delay_us+0x16>
    __asm__("nop");
 8002736:	46c0      	nop			@ (mov r8, r8)
  for (uint32_t i = 0; i < us * 4.8; i++) {
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3301      	adds	r3, #1
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	68f8      	ldr	r0, [r7, #12]
 8002740:	f7ff ff4c 	bl	80025dc <__aeabi_ui2d>
 8002744:	0004      	movs	r4, r0
 8002746:	000d      	movs	r5, r1
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f7ff ff47 	bl	80025dc <__aeabi_ui2d>
 800274e:	4a08      	ldr	r2, [pc, #32]	@ (8002770 <delay_us+0x48>)
 8002750:	4b08      	ldr	r3, [pc, #32]	@ (8002774 <delay_us+0x4c>)
 8002752:	f7fe ffe9 	bl	8001728 <__aeabi_dmul>
 8002756:	0002      	movs	r2, r0
 8002758:	000b      	movs	r3, r1
 800275a:	0020      	movs	r0, r4
 800275c:	0029      	movs	r1, r5
 800275e:	f7fd fe6b 	bl	8000438 <__aeabi_dcmplt>
 8002762:	1e03      	subs	r3, r0, #0
 8002764:	d1e7      	bne.n	8002736 <delay_us+0xe>
  }
}
 8002766:	46c0      	nop			@ (mov r8, r8)
 8002768:	46c0      	nop			@ (mov r8, r8)
 800276a:	46bd      	mov	sp, r7
 800276c:	b004      	add	sp, #16
 800276e:	bdb0      	pop	{r4, r5, r7, pc}
 8002770:	33333333 	.word	0x33333333
 8002774:	40133333 	.word	0x40133333

08002778 <USER_GPIO_Init>:
 *      Author: soni
 */
#include <stdint.h>
#include "main.h"

void USER_GPIO_Init(void) {
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  // Enable GPIOA CLK
  RCC->IOPENR = RCC->IOPENR | (0x1UL << 0U);
 800277c:	4b23      	ldr	r3, [pc, #140]	@ (800280c <USER_GPIO_Init+0x94>)
 800277e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002780:	4b22      	ldr	r3, [pc, #136]	@ (800280c <USER_GPIO_Init+0x94>)
 8002782:	2101      	movs	r1, #1
 8002784:	430a      	orrs	r2, r1
 8002786:	635a      	str	r2, [r3, #52]	@ 0x34

  // Configure PA6 as input w pull up
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x2UL << 12U);
 8002788:	23a0      	movs	r3, #160	@ 0xa0
 800278a:	05db      	lsls	r3, r3, #23
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	23a0      	movs	r3, #160	@ 0xa0
 8002790:	05db      	lsls	r3, r3, #23
 8002792:	491f      	ldr	r1, [pc, #124]	@ (8002810 <USER_GPIO_Init+0x98>)
 8002794:	400a      	ands	r2, r1
 8002796:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR = GPIOA->PUPDR | (0x1UL << 12U);
 8002798:	23a0      	movs	r3, #160	@ 0xa0
 800279a:	05db      	lsls	r3, r3, #23
 800279c:	68da      	ldr	r2, [r3, #12]
 800279e:	23a0      	movs	r3, #160	@ 0xa0
 80027a0:	05db      	lsls	r3, r3, #23
 80027a2:	2180      	movs	r1, #128	@ 0x80
 80027a4:	0149      	lsls	r1, r1, #5
 80027a6:	430a      	orrs	r2, r1
 80027a8:	60da      	str	r2, [r3, #12]
  GPIOA->MODER = GPIOA->MODER & ~(0x3UL << 12U);
 80027aa:	23a0      	movs	r3, #160	@ 0xa0
 80027ac:	05db      	lsls	r3, r3, #23
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	23a0      	movs	r3, #160	@ 0xa0
 80027b2:	05db      	lsls	r3, r3, #23
 80027b4:	4917      	ldr	r1, [pc, #92]	@ (8002814 <USER_GPIO_Init+0x9c>)
 80027b6:	400a      	ands	r2, r1
 80027b8:	601a      	str	r2, [r3, #0]

  // Configure PA5 as output push pull (It comes in the LCD, so JIC)
  GPIOA->BSRR = 0x1UL << 21U; // Reset PA5 low to turn off LED
 80027ba:	23a0      	movs	r3, #160	@ 0xa0
 80027bc:	05db      	lsls	r3, r3, #23
 80027be:	2280      	movs	r2, #128	@ 0x80
 80027c0:	0392      	lsls	r2, r2, #14
 80027c2:	619a      	str	r2, [r3, #24]
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 10U); // Clear pull-up/pull-down bits for PA5
 80027c4:	23a0      	movs	r3, #160	@ 0xa0
 80027c6:	05db      	lsls	r3, r3, #23
 80027c8:	68da      	ldr	r2, [r3, #12]
 80027ca:	23a0      	movs	r3, #160	@ 0xa0
 80027cc:	05db      	lsls	r3, r3, #23
 80027ce:	4912      	ldr	r1, [pc, #72]	@ (8002818 <USER_GPIO_Init+0xa0>)
 80027d0:	400a      	ands	r2, r1
 80027d2:	60da      	str	r2, [r3, #12]
  GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 5U); // Clear output type bit for PA5
 80027d4:	23a0      	movs	r3, #160	@ 0xa0
 80027d6:	05db      	lsls	r3, r3, #23
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	23a0      	movs	r3, #160	@ 0xa0
 80027dc:	05db      	lsls	r3, r3, #23
 80027de:	2120      	movs	r1, #32
 80027e0:	438a      	bics	r2, r1
 80027e2:	605a      	str	r2, [r3, #4]
  GPIOA->MODER = GPIOA->MODER & ~(0x2UL << 10U); // Set PA5 as output
 80027e4:	23a0      	movs	r3, #160	@ 0xa0
 80027e6:	05db      	lsls	r3, r3, #23
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	23a0      	movs	r3, #160	@ 0xa0
 80027ec:	05db      	lsls	r3, r3, #23
 80027ee:	490b      	ldr	r1, [pc, #44]	@ (800281c <USER_GPIO_Init+0xa4>)
 80027f0:	400a      	ands	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]
  GPIOA->MODER = GPIOA->MODER | (0x1UL << 10U); // Set PA5 as output
 80027f4:	23a0      	movs	r3, #160	@ 0xa0
 80027f6:	05db      	lsls	r3, r3, #23
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	23a0      	movs	r3, #160	@ 0xa0
 80027fc:	05db      	lsls	r3, r3, #23
 80027fe:	2180      	movs	r1, #128	@ 0x80
 8002800:	00c9      	lsls	r1, r1, #3
 8002802:	430a      	orrs	r2, r1
 8002804:	601a      	str	r2, [r3, #0]
}
 8002806:	46c0      	nop			@ (mov r8, r8)
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40021000 	.word	0x40021000
 8002810:	ffffdfff 	.word	0xffffdfff
 8002814:	ffffcfff 	.word	0xffffcfff
 8002818:	fffff3ff 	.word	0xfffff3ff
 800281c:	fffff7ff 	.word	0xfffff7ff

08002820 <LCD_Init>:
		{ 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F },
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }
};
//Funcion que inicializa el LCD a 4 bits
void LCD_Init(void){
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
	int8_t const *p;
/**
 * Habilitamos las señales de reloj para los puertos I/O
	*/
	RCC->IOPENR		|=	( 0x1UL <<  1U );
 8002826:	4ba7      	ldr	r3, [pc, #668]	@ (8002ac4 <LCD_Init+0x2a4>)
 8002828:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800282a:	4ba6      	ldr	r3, [pc, #664]	@ (8002ac4 <LCD_Init+0x2a4>)
 800282c:	2102      	movs	r1, #2
 800282e:	430a      	orrs	r2, r1
 8002830:	635a      	str	r2, [r3, #52]	@ 0x34
/**
 * Configuración de los pines de control (RS, RW, EN) como GP output PP
	*/
	GPIOB->PUPDR  &= ~( 0x3UL << 18U );
 8002832:	4ba5      	ldr	r3, [pc, #660]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	4ba4      	ldr	r3, [pc, #656]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002838:	49a4      	ldr	r1, [pc, #656]	@ (8002acc <LCD_Init+0x2ac>)
 800283a:	400a      	ands	r2, r1
 800283c:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL <<  9U );
 800283e:	4ba2      	ldr	r3, [pc, #648]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4ba1      	ldr	r3, [pc, #644]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002844:	49a2      	ldr	r1, [pc, #648]	@ (8002ad0 <LCD_Init+0x2b0>)
 8002846:	400a      	ands	r2, r1
 8002848:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 18U );
 800284a:	4b9f      	ldr	r3, [pc, #636]	@ (8002ac8 <LCD_Init+0x2a8>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	4b9e      	ldr	r3, [pc, #632]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002850:	49a0      	ldr	r1, [pc, #640]	@ (8002ad4 <LCD_Init+0x2b4>)
 8002852:	400a      	ands	r2, r1
 8002854:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 18U );
 8002856:	4b9c      	ldr	r3, [pc, #624]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	4b9b      	ldr	r3, [pc, #620]	@ (8002ac8 <LCD_Init+0x2a8>)
 800285c:	2180      	movs	r1, #128	@ 0x80
 800285e:	02c9      	lsls	r1, r1, #11
 8002860:	430a      	orrs	r2, r1
 8002862:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 20U );
 8002864:	4b98      	ldr	r3, [pc, #608]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002866:	68da      	ldr	r2, [r3, #12]
 8002868:	4b97      	ldr	r3, [pc, #604]	@ (8002ac8 <LCD_Init+0x2a8>)
 800286a:	499b      	ldr	r1, [pc, #620]	@ (8002ad8 <LCD_Init+0x2b8>)
 800286c:	400a      	ands	r2, r1
 800286e:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 10U );
 8002870:	4b95      	ldr	r3, [pc, #596]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	4b94      	ldr	r3, [pc, #592]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002876:	4999      	ldr	r1, [pc, #612]	@ (8002adc <LCD_Init+0x2bc>)
 8002878:	400a      	ands	r2, r1
 800287a:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 20U );
 800287c:	4b92      	ldr	r3, [pc, #584]	@ (8002ac8 <LCD_Init+0x2a8>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	4b91      	ldr	r3, [pc, #580]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002882:	4997      	ldr	r1, [pc, #604]	@ (8002ae0 <LCD_Init+0x2c0>)
 8002884:	400a      	ands	r2, r1
 8002886:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 20U );
 8002888:	4b8f      	ldr	r3, [pc, #572]	@ (8002ac8 <LCD_Init+0x2a8>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	4b8e      	ldr	r3, [pc, #568]	@ (8002ac8 <LCD_Init+0x2a8>)
 800288e:	2180      	movs	r1, #128	@ 0x80
 8002890:	0349      	lsls	r1, r1, #13
 8002892:	430a      	orrs	r2, r1
 8002894:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 22U );
 8002896:	4b8c      	ldr	r3, [pc, #560]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002898:	68da      	ldr	r2, [r3, #12]
 800289a:	4b8b      	ldr	r3, [pc, #556]	@ (8002ac8 <LCD_Init+0x2a8>)
 800289c:	4991      	ldr	r1, [pc, #580]	@ (8002ae4 <LCD_Init+0x2c4>)
 800289e:	400a      	ands	r2, r1
 80028a0:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 11U );
 80028a2:	4b89      	ldr	r3, [pc, #548]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	4b88      	ldr	r3, [pc, #544]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028a8:	498f      	ldr	r1, [pc, #572]	@ (8002ae8 <LCD_Init+0x2c8>)
 80028aa:	400a      	ands	r2, r1
 80028ac:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 22U );
 80028ae:	4b86      	ldr	r3, [pc, #536]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	4b85      	ldr	r3, [pc, #532]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028b4:	498d      	ldr	r1, [pc, #564]	@ (8002aec <LCD_Init+0x2cc>)
 80028b6:	400a      	ands	r2, r1
 80028b8:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 22U );
 80028ba:	4b83      	ldr	r3, [pc, #524]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4b82      	ldr	r3, [pc, #520]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028c0:	2180      	movs	r1, #128	@ 0x80
 80028c2:	03c9      	lsls	r1, r1, #15
 80028c4:	430a      	orrs	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]
/**
 * Configuración de los pines de datos (D4-D7) como GP output PP
	*/
	GPIOB->PUPDR  &= ~( 0x3UL << 0U );
 80028c8:	4b7f      	ldr	r3, [pc, #508]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	4b7e      	ldr	r3, [pc, #504]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028ce:	2103      	movs	r1, #3
 80028d0:	438a      	bics	r2, r1
 80028d2:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 0U );
 80028d4:	4b7c      	ldr	r3, [pc, #496]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	4b7b      	ldr	r3, [pc, #492]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028da:	2101      	movs	r1, #1
 80028dc:	438a      	bics	r2, r1
 80028de:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 0U );
 80028e0:	4b79      	ldr	r3, [pc, #484]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4b78      	ldr	r3, [pc, #480]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028e6:	2102      	movs	r1, #2
 80028e8:	438a      	bics	r2, r1
 80028ea:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 0U );
 80028ec:	4b76      	ldr	r3, [pc, #472]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b75      	ldr	r3, [pc, #468]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028f2:	2101      	movs	r1, #1
 80028f4:	430a      	orrs	r2, r1
 80028f6:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 2U );
 80028f8:	4b73      	ldr	r3, [pc, #460]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	4b72      	ldr	r3, [pc, #456]	@ (8002ac8 <LCD_Init+0x2a8>)
 80028fe:	210c      	movs	r1, #12
 8002900:	438a      	bics	r2, r1
 8002902:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 1U );
 8002904:	4b70      	ldr	r3, [pc, #448]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	4b6f      	ldr	r3, [pc, #444]	@ (8002ac8 <LCD_Init+0x2a8>)
 800290a:	2102      	movs	r1, #2
 800290c:	438a      	bics	r2, r1
 800290e:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 2U );
 8002910:	4b6d      	ldr	r3, [pc, #436]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4b6c      	ldr	r3, [pc, #432]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002916:	2108      	movs	r1, #8
 8002918:	438a      	bics	r2, r1
 800291a:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 2U );
 800291c:	4b6a      	ldr	r3, [pc, #424]	@ (8002ac8 <LCD_Init+0x2a8>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4b69      	ldr	r3, [pc, #420]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002922:	2104      	movs	r1, #4
 8002924:	430a      	orrs	r2, r1
 8002926:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 4U );
 8002928:	4b67      	ldr	r3, [pc, #412]	@ (8002ac8 <LCD_Init+0x2a8>)
 800292a:	68da      	ldr	r2, [r3, #12]
 800292c:	4b66      	ldr	r3, [pc, #408]	@ (8002ac8 <LCD_Init+0x2a8>)
 800292e:	2130      	movs	r1, #48	@ 0x30
 8002930:	438a      	bics	r2, r1
 8002932:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 2U );
 8002934:	4b64      	ldr	r3, [pc, #400]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	4b63      	ldr	r3, [pc, #396]	@ (8002ac8 <LCD_Init+0x2a8>)
 800293a:	2104      	movs	r1, #4
 800293c:	438a      	bics	r2, r1
 800293e:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 4U );
 8002940:	4b61      	ldr	r3, [pc, #388]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b60      	ldr	r3, [pc, #384]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002946:	2120      	movs	r1, #32
 8002948:	438a      	bics	r2, r1
 800294a:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 4U );
 800294c:	4b5e      	ldr	r3, [pc, #376]	@ (8002ac8 <LCD_Init+0x2a8>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	4b5d      	ldr	r3, [pc, #372]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002952:	2110      	movs	r1, #16
 8002954:	430a      	orrs	r2, r1
 8002956:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 6U );
 8002958:	4b5b      	ldr	r3, [pc, #364]	@ (8002ac8 <LCD_Init+0x2a8>)
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ac8 <LCD_Init+0x2a8>)
 800295e:	21c0      	movs	r1, #192	@ 0xc0
 8002960:	438a      	bics	r2, r1
 8002962:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 3U );
 8002964:	4b58      	ldr	r3, [pc, #352]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	4b57      	ldr	r3, [pc, #348]	@ (8002ac8 <LCD_Init+0x2a8>)
 800296a:	2108      	movs	r1, #8
 800296c:	438a      	bics	r2, r1
 800296e:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 6U );
 8002970:	4b55      	ldr	r3, [pc, #340]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b54      	ldr	r3, [pc, #336]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002976:	2180      	movs	r1, #128	@ 0x80
 8002978:	438a      	bics	r2, r1
 800297a:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 6U );
 800297c:	4b52      	ldr	r3, [pc, #328]	@ (8002ac8 <LCD_Init+0x2a8>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b51      	ldr	r3, [pc, #324]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002982:	2140      	movs	r1, #64	@ 0x40
 8002984:	430a      	orrs	r2, r1
 8002986:	601a      	str	r2, [r3, #0]
/**
 * Inicialización del LCD
 * https://web.alfredstate.edu/faculty/weimandn/lcd/lcd_initialization/lcd_initialization_index.html
 * Power ON
 */
	GPIOB->BSRR	 =	 LCD_RS_PIN_LOW;
 8002988:	4b4f      	ldr	r3, [pc, #316]	@ (8002ac8 <LCD_Init+0x2a8>)
 800298a:	2280      	movs	r2, #128	@ 0x80
 800298c:	0492      	lsls	r2, r2, #18
 800298e:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_RW_PIN_LOW;
 8002990:	4b4d      	ldr	r3, [pc, #308]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002992:	2280      	movs	r2, #128	@ 0x80
 8002994:	04d2      	lsls	r2, r2, #19
 8002996:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_EN_PIN_LOW;
 8002998:	4b4b      	ldr	r3, [pc, #300]	@ (8002ac8 <LCD_Init+0x2a8>)
 800299a:	2280      	movs	r2, #128	@ 0x80
 800299c:	0512      	lsls	r2, r2, #20
 800299e:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D4_PIN_LOW;
 80029a0:	4b49      	ldr	r3, [pc, #292]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029a2:	2280      	movs	r2, #128	@ 0x80
 80029a4:	0252      	lsls	r2, r2, #9
 80029a6:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_LOW;
 80029a8:	4b47      	ldr	r3, [pc, #284]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029aa:	2280      	movs	r2, #128	@ 0x80
 80029ac:	0292      	lsls	r2, r2, #10
 80029ae:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 80029b0:	4b45      	ldr	r3, [pc, #276]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029b2:	2280      	movs	r2, #128	@ 0x80
 80029b4:	02d2      	lsls	r2, r2, #11
 80029b6:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 80029b8:	4b43      	ldr	r3, [pc, #268]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029ba:	2280      	movs	r2, #128	@ 0x80
 80029bc:	0312      	lsls	r2, r2, #12
 80029be:	619a      	str	r2, [r3, #24]
	delay_ms(50);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	wait > 40ms
 80029c0:	2032      	movs	r0, #50	@ 0x32
 80029c2:	f7ff fe95 	bl	80026f0 <delay_ms>
	/* Special case of 'Function Set'	*/
	GPIOB->BSRR	 =	 LCD_D4_PIN_HIGH;
 80029c6:	4b40      	ldr	r3, [pc, #256]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 80029cc:	4b3e      	ldr	r3, [pc, #248]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029ce:	2202      	movs	r2, #2
 80029d0:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 80029d2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029d4:	2280      	movs	r2, #128	@ 0x80
 80029d6:	02d2      	lsls	r2, r2, #11
 80029d8:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 80029da:	4b3b      	ldr	r3, [pc, #236]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029dc:	2280      	movs	r2, #128	@ 0x80
 80029de:	0312      	lsls	r2, r2, #12
 80029e0:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 80029e2:	f000 fa81 	bl	8002ee8 <LCD_Pulse_EN>
	delay_ms(5);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	wait > 4.1ms
 80029e6:	2005      	movs	r0, #5
 80029e8:	f7ff fe82 	bl	80026f0 <delay_ms>
	/* Special case of 'Function Set' */
	GPIOB->BSRR	 =	 LCD_D4_PIN_HIGH;
 80029ec:	4b36      	ldr	r3, [pc, #216]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029ee:	2201      	movs	r2, #1
 80029f0:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 80029f2:	4b35      	ldr	r3, [pc, #212]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029f4:	2202      	movs	r2, #2
 80029f6:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 80029f8:	4b33      	ldr	r3, [pc, #204]	@ (8002ac8 <LCD_Init+0x2a8>)
 80029fa:	2280      	movs	r2, #128	@ 0x80
 80029fc:	02d2      	lsls	r2, r2, #11
 80029fe:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8002a00:	4b31      	ldr	r3, [pc, #196]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a02:	2280      	movs	r2, #128	@ 0x80
 8002a04:	0312      	lsls	r2, r2, #12
 8002a06:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 8002a08:	f000 fa6e 	bl	8002ee8 <LCD_Pulse_EN>
	delay_us(60);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	wait > 53us
 8002a0c:	203c      	movs	r0, #60	@ 0x3c
 8002a0e:	f7ff fe8b 	bl	8002728 <delay_us>
	/* Special case of 'Function Set' */
	GPIOB->BSRR	 =	 LCD_D4_PIN_HIGH;
 8002a12:	4b2d      	ldr	r3, [pc, #180]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a14:	2201      	movs	r2, #1
 8002a16:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 8002a18:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 8002a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a20:	2280      	movs	r2, #128	@ 0x80
 8002a22:	02d2      	lsls	r2, r2, #11
 8002a24:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8002a26:	4b28      	ldr	r3, [pc, #160]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a28:	2280      	movs	r2, #128	@ 0x80
 8002a2a:	0312      	lsls	r2, r2, #12
 8002a2c:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 8002a2e:	f000 fa5b 	bl	8002ee8 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8002a32:	46c0      	nop			@ (mov r8, r8)
 8002a34:	f000 f9ee 	bl	8002e14 <LCD_Busy>
 8002a38:	1e03      	subs	r3, r0, #0
 8002a3a:	d1fb      	bne.n	8002a34 <LCD_Init+0x214>
	/* Initial 'Function Set' to change 4-bit mode	*/
	GPIOB->BSRR	 =	 LCD_D4_PIN_LOW;
 8002a3c:	4b22      	ldr	r3, [pc, #136]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a3e:	2280      	movs	r2, #128	@ 0x80
 8002a40:	0252      	lsls	r2, r2, #9
 8002a42:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 8002a44:	4b20      	ldr	r3, [pc, #128]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a46:	2202      	movs	r2, #2
 8002a48:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 8002a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a4c:	2280      	movs	r2, #128	@ 0x80
 8002a4e:	02d2      	lsls	r2, r2, #11
 8002a50:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8002a52:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac8 <LCD_Init+0x2a8>)
 8002a54:	2280      	movs	r2, #128	@ 0x80
 8002a56:	0312      	lsls	r2, r2, #12
 8002a58:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 8002a5a:	f000 fa45 	bl	8002ee8 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8002a5e:	46c0      	nop			@ (mov r8, r8)
 8002a60:	f000 f9d8 	bl	8002e14 <LCD_Busy>
 8002a64:	1e03      	subs	r3, r0, #0
 8002a66:	d1fb      	bne.n	8002a60 <LCD_Init+0x240>
	/* 'Function Set' (I=1, N and F as required)	*/
	LCD_Write_Cmd( 0x28U );
 8002a68:	2028      	movs	r0, #40	@ 0x28
 8002a6a:	f000 f8a7 	bl	8002bbc <LCD_Write_Cmd>
	/* 'Display ON/OFF Control' (D=0, C=0, B=0)	*/
	LCD_Write_Cmd( 0x08U );
 8002a6e:	2008      	movs	r0, #8
 8002a70:	f000 f8a4 	bl	8002bbc <LCD_Write_Cmd>
	/* 'Clear Display'	*/
	LCD_Write_Cmd( 0x01U );//
 8002a74:	2001      	movs	r0, #1
 8002a76:	f000 f8a1 	bl	8002bbc <LCD_Write_Cmd>
	/* 'Entry Mode Set' (I/D and S as required)	*/
	LCD_Write_Cmd( 0x06U );
 8002a7a:	2006      	movs	r0, #6
 8002a7c:	f000 f89e 	bl	8002bbc <LCD_Write_Cmd>
	/* Initialization Ends	*/
	LCD_Write_Cmd( 0x0FU );
 8002a80:	200f      	movs	r0, #15
 8002a82:	f000 f89b 	bl	8002bbc <LCD_Write_Cmd>
	//Cargamos el caracter definido por el usuario en la CGRAM
	LCD_Write_Cmd( 0x40 );
 8002a86:	2040      	movs	r0, #64	@ 0x40
 8002a88:	f000 f898 	bl	8002bbc <LCD_Write_Cmd>
	p = &UserFont[0][0];
 8002a8c:	4b18      	ldr	r3, [pc, #96]	@ (8002af0 <LCD_Init+0x2d0>)
 8002a8e:	607b      	str	r3, [r7, #4]
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8002a90:	2300      	movs	r3, #0
 8002a92:	603b      	str	r3, [r7, #0]
 8002a94:	e00c      	b.n	8002ab0 <LCD_Init+0x290>
		LCD_Put_Char( *p );
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	b25b      	sxtb	r3, r3
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f000 f8a4 	bl	8002bec <LCD_Put_Char>
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	603b      	str	r3, [r7, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	3301      	adds	r3, #1
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ab4:	d9ef      	bls.n	8002a96 <LCD_Init+0x276>
	/*	Set DDRAM address in address			*/
	LCD_Write_Cmd( 0x80 );//
 8002ab6:	2080      	movs	r0, #128	@ 0x80
 8002ab8:	f000 f880 	bl	8002bbc <LCD_Write_Cmd>
}
 8002abc:	46c0      	nop			@ (mov r8, r8)
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b002      	add	sp, #8
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	50000400 	.word	0x50000400
 8002acc:	fff3ffff 	.word	0xfff3ffff
 8002ad0:	fffffdff 	.word	0xfffffdff
 8002ad4:	fff7ffff 	.word	0xfff7ffff
 8002ad8:	ffcfffff 	.word	0xffcfffff
 8002adc:	fffffbff 	.word	0xfffffbff
 8002ae0:	ffdfffff 	.word	0xffdfffff
 8002ae4:	ff3fffff 	.word	0xff3fffff
 8002ae8:	fffff7ff 	.word	0xfffff7ff
 8002aec:	ff7fffff 	.word	0xff7fffff
 8002af0:	0800517c 	.word	0x0800517c

08002af4 <LCD_Out_Data4>:
//Funcion que genera un strobe en el LCD
void LCD_Out_Data4(uint8_t val){
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	0002      	movs	r2, r0
 8002afc:	1dfb      	adds	r3, r7, #7
 8002afe:	701a      	strb	r2, [r3, #0]
	if( ( val & 0x01U ) == 0x01U )
 8002b00:	1dfb      	adds	r3, r7, #7
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	2201      	movs	r2, #1
 8002b06:	4013      	ands	r3, r2
 8002b08:	d003      	beq.n	8002b12 <LCD_Out_Data4+0x1e>
		GPIOB->BSRR	=	LCD_D4_PIN_HIGH;
 8002b0a:	4b19      	ldr	r3, [pc, #100]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	619a      	str	r2, [r3, #24]
 8002b10:	e003      	b.n	8002b1a <LCD_Out_Data4+0x26>
	else
		GPIOB->BSRR	=	LCD_D4_PIN_LOW;
 8002b12:	4b17      	ldr	r3, [pc, #92]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b14:	2280      	movs	r2, #128	@ 0x80
 8002b16:	0252      	lsls	r2, r2, #9
 8002b18:	619a      	str	r2, [r3, #24]
	if( ( val & 0x02U ) == 0x02U )
 8002b1a:	1dfb      	adds	r3, r7, #7
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2202      	movs	r2, #2
 8002b20:	4013      	ands	r3, r2
 8002b22:	d003      	beq.n	8002b2c <LCD_Out_Data4+0x38>
		GPIOB->BSRR	=	LCD_D5_PIN_HIGH;
 8002b24:	4b12      	ldr	r3, [pc, #72]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b26:	2202      	movs	r2, #2
 8002b28:	619a      	str	r2, [r3, #24]
 8002b2a:	e003      	b.n	8002b34 <LCD_Out_Data4+0x40>
	else
		GPIOB->BSRR	=	LCD_D5_PIN_LOW;
 8002b2c:	4b10      	ldr	r3, [pc, #64]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b2e:	2280      	movs	r2, #128	@ 0x80
 8002b30:	0292      	lsls	r2, r2, #10
 8002b32:	619a      	str	r2, [r3, #24]
	if( ( val & 0x04U ) == 0x04U )
 8002b34:	1dfb      	adds	r3, r7, #7
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	2204      	movs	r2, #4
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d003      	beq.n	8002b46 <LCD_Out_Data4+0x52>
		GPIOB->BSRR	=	LCD_D6_PIN_HIGH;
 8002b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b40:	2204      	movs	r2, #4
 8002b42:	619a      	str	r2, [r3, #24]
 8002b44:	e003      	b.n	8002b4e <LCD_Out_Data4+0x5a>
	else
		GPIOB->BSRR	=	LCD_D6_PIN_LOW;
 8002b46:	4b0a      	ldr	r3, [pc, #40]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b48:	2280      	movs	r2, #128	@ 0x80
 8002b4a:	02d2      	lsls	r2, r2, #11
 8002b4c:	619a      	str	r2, [r3, #24]
	if( ( val & 0x08U ) == 0x08U )
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2208      	movs	r2, #8
 8002b54:	4013      	ands	r3, r2
 8002b56:	d003      	beq.n	8002b60 <LCD_Out_Data4+0x6c>
		GPIOB->BSRR	=	LCD_D7_PIN_HIGH;
 8002b58:	4b05      	ldr	r3, [pc, #20]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b5a:	2208      	movs	r2, #8
 8002b5c:	619a      	str	r2, [r3, #24]
	else
		GPIOB->BSRR	=	LCD_D7_PIN_LOW;
}
 8002b5e:	e003      	b.n	8002b68 <LCD_Out_Data4+0x74>
		GPIOB->BSRR	=	LCD_D7_PIN_LOW;
 8002b60:	4b03      	ldr	r3, [pc, #12]	@ (8002b70 <LCD_Out_Data4+0x7c>)
 8002b62:	2280      	movs	r2, #128	@ 0x80
 8002b64:	0312      	lsls	r2, r2, #12
 8002b66:	619a      	str	r2, [r3, #24]
}
 8002b68:	46c0      	nop			@ (mov r8, r8)
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b002      	add	sp, #8
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	50000400 	.word	0x50000400

08002b74 <LCD_Write_Byte>:
//Funcion que escribe 1 byte de datos en el LCD
void LCD_Write_Byte(uint8_t val){
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	0002      	movs	r2, r0
 8002b7c:	1dfb      	adds	r3, r7, #7
 8002b7e:	701a      	strb	r2, [r3, #0]
	LCD_Out_Data4( ( val >> 4 ) & 0x0FU );
 8002b80:	1dfb      	adds	r3, r7, #7
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f7ff ffb3 	bl	8002af4 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 8002b8e:	f000 f9ab 	bl	8002ee8 <LCD_Pulse_EN>
	LCD_Out_Data4( val & 0x0FU );
 8002b92:	1dfb      	adds	r3, r7, #7
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	220f      	movs	r2, #15
 8002b98:	4013      	ands	r3, r2
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f7ff ffa9 	bl	8002af4 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 8002ba2:	f000 f9a1 	bl	8002ee8 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8002ba6:	46c0      	nop			@ (mov r8, r8)
 8002ba8:	f000 f934 	bl	8002e14 <LCD_Busy>
 8002bac:	1e03      	subs	r3, r0, #0
 8002bae:	d1fb      	bne.n	8002ba8 <LCD_Write_Byte+0x34>
}
 8002bb0:	46c0      	nop			@ (mov r8, r8)
 8002bb2:	46c0      	nop			@ (mov r8, r8)
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b002      	add	sp, #8
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <LCD_Write_Cmd>:
//Funcion que escribe un comando en el LCD
void LCD_Write_Cmd(uint8_t val){
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	0002      	movs	r2, r0
 8002bc4:	1dfb      	adds	r3, r7, #7
 8002bc6:	701a      	strb	r2, [r3, #0]
	GPIOB->BSRR	|=	LCD_RS_PIN_LOW;
 8002bc8:	4b07      	ldr	r3, [pc, #28]	@ (8002be8 <LCD_Write_Cmd+0x2c>)
 8002bca:	699a      	ldr	r2, [r3, #24]
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <LCD_Write_Cmd+0x2c>)
 8002bce:	2180      	movs	r1, #128	@ 0x80
 8002bd0:	0489      	lsls	r1, r1, #18
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	619a      	str	r2, [r3, #24]
	LCD_Write_Byte( val );
 8002bd6:	1dfb      	adds	r3, r7, #7
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f7ff ffca 	bl	8002b74 <LCD_Write_Byte>
}
 8002be0:	46c0      	nop			@ (mov r8, r8)
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b002      	add	sp, #8
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	50000400 	.word	0x50000400

08002bec <LCD_Put_Char>:
//Escribe un caracter ASCII en el LCD
void LCD_Put_Char(uint8_t c){
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	0002      	movs	r2, r0
 8002bf4:	1dfb      	adds	r3, r7, #7
 8002bf6:	701a      	strb	r2, [r3, #0]
	GPIOB->BSRR	=	LCD_RS_PIN_HIGH;
 8002bf8:	4b06      	ldr	r3, [pc, #24]	@ (8002c14 <LCD_Put_Char+0x28>)
 8002bfa:	2280      	movs	r2, #128	@ 0x80
 8002bfc:	0092      	lsls	r2, r2, #2
 8002bfe:	619a      	str	r2, [r3, #24]
	LCD_Write_Byte( c );
 8002c00:	1dfb      	adds	r3, r7, #7
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	0018      	movs	r0, r3
 8002c06:	f7ff ffb5 	bl	8002b74 <LCD_Write_Byte>
}
 8002c0a:	46c0      	nop			@ (mov r8, r8)
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b002      	add	sp, #8
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	50000400 	.word	0x50000400

08002c18 <LCD_Set_Cursor>:
//Funcion que establece el cursor en una posicion de la pantalla del LCD
//Minimum values for line and column must be 1
void LCD_Set_Cursor(uint8_t line, uint8_t column){
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	0002      	movs	r2, r0
 8002c20:	1dfb      	adds	r3, r7, #7
 8002c22:	701a      	strb	r2, [r3, #0]
 8002c24:	1dbb      	adds	r3, r7, #6
 8002c26:	1c0a      	adds	r2, r1, #0
 8002c28:	701a      	strb	r2, [r3, #0]
	uint8_t address;
	column--;
 8002c2a:	1dbb      	adds	r3, r7, #6
 8002c2c:	781a      	ldrb	r2, [r3, #0]
 8002c2e:	1dbb      	adds	r3, r7, #6
 8002c30:	3a01      	subs	r2, #1
 8002c32:	701a      	strb	r2, [r3, #0]
	line--;
 8002c34:	1dfb      	adds	r3, r7, #7
 8002c36:	781a      	ldrb	r2, [r3, #0]
 8002c38:	1dfb      	adds	r3, r7, #7
 8002c3a:	3a01      	subs	r2, #1
 8002c3c:	701a      	strb	r2, [r3, #0]
	address = ( line * 0x40U ) + column;
 8002c3e:	1dfb      	adds	r3, r7, #7
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	019b      	lsls	r3, r3, #6
 8002c44:	b2d9      	uxtb	r1, r3
 8002c46:	200f      	movs	r0, #15
 8002c48:	183b      	adds	r3, r7, r0
 8002c4a:	1dba      	adds	r2, r7, #6
 8002c4c:	7812      	ldrb	r2, [r2, #0]
 8002c4e:	188a      	adds	r2, r1, r2
 8002c50:	701a      	strb	r2, [r3, #0]
	address = 0x80U + ( address & 0x7FU );
 8002c52:	0001      	movs	r1, r0
 8002c54:	187b      	adds	r3, r7, r1
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	227f      	movs	r2, #127	@ 0x7f
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	3a80      	subs	r2, #128	@ 0x80
 8002c62:	701a      	strb	r2, [r3, #0]
	LCD_Write_Cmd( address );
 8002c64:	187b      	adds	r3, r7, r1
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f7ff ffa7 	bl	8002bbc <LCD_Write_Cmd>
}
 8002c6e:	46c0      	nop			@ (mov r8, r8)
 8002c70:	46bd      	mov	sp, r7
 8002c72:	b004      	add	sp, #16
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <LCD_Put_Str>:
//Funcion que envia una cadena de caracteres ASCII al LCD
void LCD_Put_Str(char * str){
 8002c76:	b590      	push	{r4, r7, lr}
 8002c78:	b085      	sub	sp, #20
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
	for( int16_t i = 0; i < 16 && str[ i ] != 0; i++ )
 8002c7e:	230e      	movs	r3, #14
 8002c80:	18fb      	adds	r3, r7, r3
 8002c82:	2200      	movs	r2, #0
 8002c84:	801a      	strh	r2, [r3, #0]
 8002c86:	e012      	b.n	8002cae <LCD_Put_Str+0x38>
		LCD_Put_Char( str[ i ] );
 8002c88:	240e      	movs	r4, #14
 8002c8a:	193b      	adds	r3, r7, r4
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	5e9b      	ldrsh	r3, [r3, r2]
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	18d3      	adds	r3, r2, r3
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	0018      	movs	r0, r3
 8002c98:	f7ff ffa8 	bl	8002bec <LCD_Put_Char>
	for( int16_t i = 0; i < 16 && str[ i ] != 0; i++ )
 8002c9c:	0021      	movs	r1, r4
 8002c9e:	187b      	adds	r3, r7, r1
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	5e9b      	ldrsh	r3, [r3, r2]
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	187b      	adds	r3, r7, r1
 8002cac:	801a      	strh	r2, [r3, #0]
 8002cae:	220e      	movs	r2, #14
 8002cb0:	18bb      	adds	r3, r7, r2
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	5e5b      	ldrsh	r3, [r3, r1]
 8002cb6:	2b0f      	cmp	r3, #15
 8002cb8:	dc07      	bgt.n	8002cca <LCD_Put_Str+0x54>
 8002cba:	18bb      	adds	r3, r7, r2
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	5e9b      	ldrsh	r3, [r3, r2]
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	18d3      	adds	r3, r2, r3
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1de      	bne.n	8002c88 <LCD_Put_Str+0x12>
}
 8002cca:	46c0      	nop			@ (mov r8, r8)
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	b005      	add	sp, #20
 8002cd0:	bd90      	pop	{r4, r7, pc}

08002cd2 <LCD_Put_Num>:
//Funcion que envia un caracter numerico al LCD
//El número debe ser entero y de 5 dígitos máximo
void LCD_Put_Num(int16_t num){
 8002cd2:	b590      	push	{r4, r7, lr}
 8002cd4:	b087      	sub	sp, #28
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	0002      	movs	r2, r0
 8002cda:	1dbb      	adds	r3, r7, #6
 8002cdc:	801a      	strh	r2, [r3, #0]
	int16_t p;
	int16_t f = 0;
 8002cde:	2314      	movs	r3, #20
 8002ce0:	18fb      	adds	r3, r7, r3
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	801a      	strh	r2, [r3, #0]
	int8_t ch[ 5 ];
	for( int16_t i = 0; i < 5; i++ ){
 8002ce6:	2312      	movs	r3, #18
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	2200      	movs	r2, #0
 8002cec:	801a      	strh	r2, [r3, #0]
 8002cee:	e085      	b.n	8002dfc <LCD_Put_Num+0x12a>
		p = 1;
 8002cf0:	2316      	movs	r3, #22
 8002cf2:	18fb      	adds	r3, r7, r3
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	801a      	strh	r2, [r3, #0]
		for( int16_t j = 4 - i; j > 0; j-- )
 8002cf8:	2312      	movs	r3, #18
 8002cfa:	18fb      	adds	r3, r7, r3
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	2204      	movs	r2, #4
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	2310      	movs	r3, #16
 8002d06:	18fb      	adds	r3, r7, r3
 8002d08:	801a      	strh	r2, [r3, #0]
 8002d0a:	e012      	b.n	8002d32 <LCD_Put_Num+0x60>
			p = p * 10;
 8002d0c:	2116      	movs	r1, #22
 8002d0e:	187b      	adds	r3, r7, r1
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	1c1a      	adds	r2, r3, #0
 8002d14:	0092      	lsls	r2, r2, #2
 8002d16:	18d3      	adds	r3, r2, r3
 8002d18:	18db      	adds	r3, r3, r3
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	187b      	adds	r3, r7, r1
 8002d1e:	801a      	strh	r2, [r3, #0]
		for( int16_t j = 4 - i; j > 0; j-- )
 8002d20:	2110      	movs	r1, #16
 8002d22:	187b      	adds	r3, r7, r1
 8002d24:	2200      	movs	r2, #0
 8002d26:	5e9b      	ldrsh	r3, [r3, r2]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	187b      	adds	r3, r7, r1
 8002d30:	801a      	strh	r2, [r3, #0]
 8002d32:	2310      	movs	r3, #16
 8002d34:	18fb      	adds	r3, r7, r3
 8002d36:	2200      	movs	r2, #0
 8002d38:	5e9b      	ldrsh	r3, [r3, r2]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	dce6      	bgt.n	8002d0c <LCD_Put_Num+0x3a>
		ch[ i ] = ( num / p );
 8002d3e:	1dbb      	adds	r3, r7, #6
 8002d40:	2200      	movs	r2, #0
 8002d42:	5e9a      	ldrsh	r2, [r3, r2]
 8002d44:	2416      	movs	r4, #22
 8002d46:	193b      	adds	r3, r7, r4
 8002d48:	2100      	movs	r1, #0
 8002d4a:	5e5b      	ldrsh	r3, [r3, r1]
 8002d4c:	0019      	movs	r1, r3
 8002d4e:	0010      	movs	r0, r2
 8002d50:	f7fd fa70 	bl	8000234 <__divsi3>
 8002d54:	0003      	movs	r3, r0
 8002d56:	001a      	movs	r2, r3
 8002d58:	2312      	movs	r3, #18
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	5e5b      	ldrsh	r3, [r3, r1]
 8002d60:	b251      	sxtb	r1, r2
 8002d62:	2208      	movs	r2, #8
 8002d64:	18ba      	adds	r2, r7, r2
 8002d66:	54d1      	strb	r1, [r2, r3]
		if( num >= p && !f )
 8002d68:	1dba      	adds	r2, r7, #6
 8002d6a:	193b      	adds	r3, r7, r4
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	5e52      	ldrsh	r2, [r2, r1]
 8002d70:	2100      	movs	r1, #0
 8002d72:	5e5b      	ldrsh	r3, [r3, r1]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	db08      	blt.n	8002d8a <LCD_Put_Num+0xb8>
 8002d78:	2214      	movs	r2, #20
 8002d7a:	18bb      	adds	r3, r7, r2
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	5e5b      	ldrsh	r3, [r3, r1]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d102      	bne.n	8002d8a <LCD_Put_Num+0xb8>
			f = 1;
 8002d84:	18bb      	adds	r3, r7, r2
 8002d86:	2201      	movs	r2, #1
 8002d88:	801a      	strh	r2, [r3, #0]
		num = num - ch[ i ] * p;
 8002d8a:	1dbb      	adds	r3, r7, #6
 8002d8c:	881a      	ldrh	r2, [r3, #0]
 8002d8e:	2012      	movs	r0, #18
 8002d90:	183b      	adds	r3, r7, r0
 8002d92:	2100      	movs	r1, #0
 8002d94:	5e5b      	ldrsh	r3, [r3, r1]
 8002d96:	2408      	movs	r4, #8
 8002d98:	1939      	adds	r1, r7, r4
 8002d9a:	56cb      	ldrsb	r3, [r1, r3]
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2116      	movs	r1, #22
 8002da0:	1879      	adds	r1, r7, r1
 8002da2:	8809      	ldrh	r1, [r1, #0]
 8002da4:	434b      	muls	r3, r1
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	1dbb      	adds	r3, r7, #6
 8002dae:	801a      	strh	r2, [r3, #0]
		ch[ i ] = ch[ i ] + 48;
 8002db0:	183b      	adds	r3, r7, r0
 8002db2:	2200      	movs	r2, #0
 8002db4:	5e9b      	ldrsh	r3, [r3, r2]
 8002db6:	193a      	adds	r2, r7, r4
 8002db8:	56d3      	ldrsb	r3, [r2, r3]
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	3330      	adds	r3, #48	@ 0x30
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	183b      	adds	r3, r7, r0
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	5e5b      	ldrsh	r3, [r3, r1]
 8002dc6:	b251      	sxtb	r1, r2
 8002dc8:	193a      	adds	r2, r7, r4
 8002dca:	54d1      	strb	r1, [r2, r3]
		if( f )
 8002dcc:	2314      	movs	r3, #20
 8002dce:	18fb      	adds	r3, r7, r3
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	5e9b      	ldrsh	r3, [r3, r2]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d008      	beq.n	8002dea <LCD_Put_Num+0x118>
			LCD_Put_Char( ch[ i ] );
 8002dd8:	183b      	adds	r3, r7, r0
 8002dda:	2200      	movs	r2, #0
 8002ddc:	5e9b      	ldrsh	r3, [r3, r2]
 8002dde:	193a      	adds	r2, r7, r4
 8002de0:	56d3      	ldrsb	r3, [r2, r3]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	0018      	movs	r0, r3
 8002de6:	f7ff ff01 	bl	8002bec <LCD_Put_Char>
	for( int16_t i = 0; i < 5; i++ ){
 8002dea:	2112      	movs	r1, #18
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	2200      	movs	r2, #0
 8002df0:	5e9b      	ldrsh	r3, [r3, r2]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	3301      	adds	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	801a      	strh	r2, [r3, #0]
 8002dfc:	2312      	movs	r3, #18
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	2200      	movs	r2, #0
 8002e02:	5e9b      	ldrsh	r3, [r3, r2]
 8002e04:	2b04      	cmp	r3, #4
 8002e06:	dc00      	bgt.n	8002e0a <LCD_Put_Num+0x138>
 8002e08:	e772      	b.n	8002cf0 <LCD_Put_Num+0x1e>
	}
}
 8002e0a:	46c0      	nop			@ (mov r8, r8)
 8002e0c:	46c0      	nop			@ (mov r8, r8)
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	b007      	add	sp, #28
 8002e12:	bd90      	pop	{r4, r7, pc}

08002e14 <LCD_Busy>:
//Funcion que provoca tiempos de espera en el LCD
char LCD_Busy(void){
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
/**
 * Configuracion de D7 as input floating
 */
	GPIOB->PUPDR &= ~( 0x3UL << 6U );
 8002e18:	4b32      	ldr	r3, [pc, #200]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	4b31      	ldr	r3, [pc, #196]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e1e:	21c0      	movs	r1, #192	@ 0xc0
 8002e20:	438a      	bics	r2, r1
 8002e22:	60da      	str	r2, [r3, #12]
	GPIOB->MODER &= ~( 0x3UL << 6U );
 8002e24:	4b2f      	ldr	r3, [pc, #188]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b2e      	ldr	r3, [pc, #184]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e2a:	21c0      	movs	r1, #192	@ 0xc0
 8002e2c:	438a      	bics	r2, r1
 8002e2e:	601a      	str	r2, [r3, #0]
	GPIOB->BSRR	  =	 LCD_RS_PIN_LOW;
 8002e30:	4b2c      	ldr	r3, [pc, #176]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e32:	2280      	movs	r2, #128	@ 0x80
 8002e34:	0492      	lsls	r2, r2, #18
 8002e36:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	  =	 LCD_RW_PIN_HIGH;
 8002e38:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e3a:	2280      	movs	r2, #128	@ 0x80
 8002e3c:	00d2      	lsls	r2, r2, #3
 8002e3e:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	  =	 LCD_EN_PIN_HIGH;
 8002e40:	4b28      	ldr	r3, [pc, #160]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e42:	2280      	movs	r2, #128	@ 0x80
 8002e44:	0112      	lsls	r2, r2, #4
 8002e46:	619a      	str	r2, [r3, #24]
	delay_us(100); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for 100us
 8002e48:	2064      	movs	r0, #100	@ 0x64
 8002e4a:	f7ff fc6d 	bl	8002728 <delay_us>
	if(( GPIOB->IDR	&  LCD_D7_PIN_HIGH )) {
 8002e4e:	4b25      	ldr	r3, [pc, #148]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	2208      	movs	r2, #8
 8002e54:	4013      	ands	r3, r2
 8002e56:	d021      	beq.n	8002e9c <LCD_Busy+0x88>
		GPIOB->BSRR	=  LCD_EN_PIN_LOW;
 8002e58:	4b22      	ldr	r3, [pc, #136]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e5a:	2280      	movs	r2, #128	@ 0x80
 8002e5c:	0512      	lsls	r2, r2, #20
 8002e5e:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR	=  LCD_RW_PIN_LOW;
 8002e60:	4b20      	ldr	r3, [pc, #128]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e62:	2280      	movs	r2, #128	@ 0x80
 8002e64:	04d2      	lsls	r2, r2, #19
 8002e66:	619a      	str	r2, [r3, #24]
/**
 * Configuracion de D7 as output push-pull
 */
	GPIOB->PUPDR  &= ~( 0x3UL << 6U );
 8002e68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e6a:	68da      	ldr	r2, [r3, #12]
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e6e:	21c0      	movs	r1, #192	@ 0xc0
 8002e70:	438a      	bics	r2, r1
 8002e72:	60da      	str	r2, [r3, #12]
 	GPIOB->OTYPER &= ~( 0x1UL << 3U );
 8002e74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e7a:	2108      	movs	r1, #8
 8002e7c:	438a      	bics	r2, r1
 8002e7e:	605a      	str	r2, [r3, #4]
 	GPIOB->MODER  &= ~( 0x2UL << 6U );
 8002e80:	4b18      	ldr	r3, [pc, #96]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b17      	ldr	r3, [pc, #92]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e86:	2180      	movs	r1, #128	@ 0x80
 8002e88:	438a      	bics	r2, r1
 8002e8a:	601a      	str	r2, [r3, #0]
 	GPIOB->MODER  |=  ( 0x1UL << 6U );
 8002e8c:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b14      	ldr	r3, [pc, #80]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e92:	2140      	movs	r1, #64	@ 0x40
 8002e94:	430a      	orrs	r2, r1
 8002e96:	601a      	str	r2, [r3, #0]
		return 1;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e020      	b.n	8002ede <LCD_Busy+0xca>
	} else {
		GPIOB->BSRR	=  LCD_EN_PIN_LOW;
 8002e9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002e9e:	2280      	movs	r2, #128	@ 0x80
 8002ea0:	0512      	lsls	r2, r2, #20
 8002ea2:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR	=  LCD_RW_PIN_LOW;
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002ea6:	2280      	movs	r2, #128	@ 0x80
 8002ea8:	04d2      	lsls	r2, r2, #19
 8002eaa:	619a      	str	r2, [r3, #24]
/**
 * Configuracion de D7 as output push-pull
 */
	GPIOB->PUPDR  &= ~( 0x3UL << 6U );
 8002eac:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002eae:	68da      	ldr	r2, [r3, #12]
 8002eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002eb2:	21c0      	movs	r1, #192	@ 0xc0
 8002eb4:	438a      	bics	r2, r1
 8002eb6:	60da      	str	r2, [r3, #12]
 	GPIOB->OTYPER &= ~( 0x1UL << 3U );
 8002eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	4b09      	ldr	r3, [pc, #36]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002ebe:	2108      	movs	r1, #8
 8002ec0:	438a      	bics	r2, r1
 8002ec2:	605a      	str	r2, [r3, #4]
 	GPIOB->MODER  &= ~( 0x2UL << 6U );
 8002ec4:	4b07      	ldr	r3, [pc, #28]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002eca:	2180      	movs	r1, #128	@ 0x80
 8002ecc:	438a      	bics	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]
 	GPIOB->MODER  |=  ( 0x1UL << 6U );
 8002ed0:	4b04      	ldr	r3, [pc, #16]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <LCD_Busy+0xd0>)
 8002ed6:	2140      	movs	r1, #64	@ 0x40
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]
//	GPIOA->PUPDR  &= ~( 0x3UL << 6U );
//	GPIOA->OTYPER &= ~( 0x1UL << 3U );
//	GPIOA->MODER  &= ~( 0x2UL << 6U );
//	GPIOA->MODER  |=  ( 0x1UL << 12U );
		return 0;
 8002edc:	2300      	movs	r3, #0
	}
}
 8002ede:	0018      	movs	r0, r3
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	50000400 	.word	0x50000400

08002ee8 <LCD_Pulse_EN>:
//Funcion que genera un pulso en el pin EN del LCD
void LCD_Pulse_EN(void){
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
	GPIOB->BSRR	=	LCD_EN_PIN_LOW;//
 8002eec:	4b0b      	ldr	r3, [pc, #44]	@ (8002f1c <LCD_Pulse_EN+0x34>)
 8002eee:	2280      	movs	r2, #128	@ 0x80
 8002ef0:	0512      	lsls	r2, r2, #20
 8002ef2:	619a      	str	r2, [r3, #24]
	delay_us(10); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	10us
 8002ef4:	200a      	movs	r0, #10
 8002ef6:	f7ff fc17 	bl	8002728 <delay_us>
	GPIOB->BSRR	=	LCD_EN_PIN_HIGH;
 8002efa:	4b08      	ldr	r3, [pc, #32]	@ (8002f1c <LCD_Pulse_EN+0x34>)
 8002efc:	2280      	movs	r2, #128	@ 0x80
 8002efe:	0112      	lsls	r2, r2, #4
 8002f00:	619a      	str	r2, [r3, #24]
	delay_us(10);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	10us
 8002f02:	200a      	movs	r0, #10
 8002f04:	f7ff fc10 	bl	8002728 <delay_us>
	GPIOB->BSRR	=	LCD_EN_PIN_LOW;
 8002f08:	4b04      	ldr	r3, [pc, #16]	@ (8002f1c <LCD_Pulse_EN+0x34>)
 8002f0a:	2280      	movs	r2, #128	@ 0x80
 8002f0c:	0512      	lsls	r2, r2, #20
 8002f0e:	619a      	str	r2, [r3, #24]
	delay_ms(1); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	1ms
 8002f10:	2001      	movs	r0, #1
 8002f12:	f7ff fbed 	bl	80026f0 <delay_ms>
}
 8002f16:	46c0      	nop			@ (mov r8, r8)
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	50000400 	.word	0x50000400

08002f20 <main>:
// for checking time
uint16_t start, end, total;
float t_inputs, t_outputs, t_tx;

/* Superloop structure */
int main(void) {
 8002f20:	b590      	push	{r4, r7, lr}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
  /* Initialization of Peripherals */
  USER_RCC_Init(); 				// Set CLK to 48MHz
 8002f26:	f000 fa53 	bl	80033d0 <USER_RCC_Init>
  USER_SysTick_Init();		//
 8002f2a:	f000 fb75 	bl	8003618 <USER_SysTick_Init>
  USER_GPIO_Init();				// Initialize push button (break)
 8002f2e:	f7ff fc23 	bl	8002778 <USER_GPIO_Init>
  USER_TIM3_PWM_Init();		// Set TIM3 CH1-4 to PWM
 8002f32:	f000 fbaf 	bl	8003694 <USER_TIM3_PWM_Init>
  USER_TIM14_Init();			// Enable TIM14 for Delay
 8002f36:	f000 fd1b 	bl	8003970 <USER_TIM14_Init>
  USER_USART1_Init();			// Enable Full-Duplex UART communication
 8002f3a:	f000 fdef 	bl	8003b1c <USER_USART1_Init>
  LCD_Init();					// Initialize LCD
 8002f3e:	f7ff fc6f 	bl	8002820 <LCD_Init>
  USER_ADC_Init();
 8002f42:	f000 fab5 	bl	80034b0 <USER_ADC_Init>
  USER_TIM16_Init();
 8002f46:	f000 fd31 	bl	80039ac <USER_TIM16_Init>
  USER_TIM17_Init_Timer();
 8002f4a:	f000 fd85 	bl	8003a58 <USER_TIM17_Init_Timer>

  //Local variables
  uint32_t start_tx = 0;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	607b      	str	r3, [r7, #4]
  uint32_t start_lcd = 0; // used only for debugging
 8002f52:	2300      	movs	r3, #0
 8002f54:	603b      	str	r3, [r7, #0]

  for (;;) {
    if (package_ready) {
 8002f56:	4b5c      	ldr	r3, [pc, #368]	@ (80030c8 <main+0x1a8>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d002      	beq.n	8002f66 <main+0x46>
      package_ready = 0;
 8002f60:	4b59      	ldr	r3, [pc, #356]	@ (80030c8 <main+0x1a8>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	701a      	strb	r2, [r3, #0]
    }

    if (delay_elapsed(&start_tx, 50)) {
 8002f66:	1d3b      	adds	r3, r7, #4
 8002f68:	2132      	movs	r1, #50	@ 0x32
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f000 f9c6 	bl	80032fc <delay_elapsed>
 8002f70:	1e03      	subs	r3, r0, #0
 8002f72:	d0f0      	beq.n	8002f56 <main+0x36>
      package_ready = 0;
 8002f74:	4b54      	ldr	r3, [pc, #336]	@ (80030c8 <main+0x1a8>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	701a      	strb	r2, [r3, #0]

      // Measure UpdateInputs
      TIM17->CNT = 0;
 8002f7a:	4b54      	ldr	r3, [pc, #336]	@ (80030cc <main+0x1ac>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	625a      	str	r2, [r3, #36]	@ 0x24
      start = TIM17->CNT;
 8002f80:	4b52      	ldr	r3, [pc, #328]	@ (80030cc <main+0x1ac>)
 8002f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	4b52      	ldr	r3, [pc, #328]	@ (80030d0 <main+0x1b0>)
 8002f88:	801a      	strh	r2, [r3, #0]
      UpdateInputs();
 8002f8a:	f000 f9d1 	bl	8003330 <UpdateInputs>
      end = TIM17->CNT;
 8002f8e:	4b4f      	ldr	r3, [pc, #316]	@ (80030cc <main+0x1ac>)
 8002f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	4b4f      	ldr	r3, [pc, #316]	@ (80030d4 <main+0x1b4>)
 8002f96:	801a      	strh	r2, [r3, #0]
      total = end - start;
 8002f98:	4b4e      	ldr	r3, [pc, #312]	@ (80030d4 <main+0x1b4>)
 8002f9a:	881a      	ldrh	r2, [r3, #0]
 8002f9c:	4b4c      	ldr	r3, [pc, #304]	@ (80030d0 <main+0x1b0>)
 8002f9e:	881b      	ldrh	r3, [r3, #0]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	4b4c      	ldr	r3, [pc, #304]	@ (80030d8 <main+0x1b8>)
 8002fa6:	801a      	strh	r2, [r3, #0]
      t_inputs = (1.0f / 48000000) * total * (TIM17->PSC + 1);
 8002fa8:	4b4b      	ldr	r3, [pc, #300]	@ (80030d8 <main+0x1b8>)
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	0018      	movs	r0, r3
 8002fae:	f7fd feeb 	bl	8000d88 <__aeabi_i2f>
 8002fb2:	1c03      	adds	r3, r0, #0
 8002fb4:	4949      	ldr	r1, [pc, #292]	@ (80030dc <main+0x1bc>)
 8002fb6:	1c18      	adds	r0, r3, #0
 8002fb8:	f7fd fd8c 	bl	8000ad4 <__aeabi_fmul>
 8002fbc:	1c03      	adds	r3, r0, #0
 8002fbe:	1c1c      	adds	r4, r3, #0
 8002fc0:	4b42      	ldr	r3, [pc, #264]	@ (80030cc <main+0x1ac>)
 8002fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	f7fd ff2e 	bl	8000e28 <__aeabi_ui2f>
 8002fcc:	1c03      	adds	r3, r0, #0
 8002fce:	1c19      	adds	r1, r3, #0
 8002fd0:	1c20      	adds	r0, r4, #0
 8002fd2:	f7fd fd7f 	bl	8000ad4 <__aeabi_fmul>
 8002fd6:	1c03      	adds	r3, r0, #0
 8002fd8:	1c1a      	adds	r2, r3, #0
 8002fda:	4b41      	ldr	r3, [pc, #260]	@ (80030e0 <main+0x1c0>)
 8002fdc:	601a      	str	r2, [r3, #0]

      // Measure UpdateOutputs
      TIM17->CNT = 0;
 8002fde:	4b3b      	ldr	r3, [pc, #236]	@ (80030cc <main+0x1ac>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	625a      	str	r2, [r3, #36]	@ 0x24
      start = TIM17->CNT;
 8002fe4:	4b39      	ldr	r3, [pc, #228]	@ (80030cc <main+0x1ac>)
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	4b39      	ldr	r3, [pc, #228]	@ (80030d0 <main+0x1b0>)
 8002fec:	801a      	strh	r2, [r3, #0]
//      UpdateOutputs(vl);
      end = TIM17->CNT;
 8002fee:	4b37      	ldr	r3, [pc, #220]	@ (80030cc <main+0x1ac>)
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	4b37      	ldr	r3, [pc, #220]	@ (80030d4 <main+0x1b4>)
 8002ff6:	801a      	strh	r2, [r3, #0]
      total = end - start;
 8002ff8:	4b36      	ldr	r3, [pc, #216]	@ (80030d4 <main+0x1b4>)
 8002ffa:	881a      	ldrh	r2, [r3, #0]
 8002ffc:	4b34      	ldr	r3, [pc, #208]	@ (80030d0 <main+0x1b0>)
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	b29a      	uxth	r2, r3
 8003004:	4b34      	ldr	r3, [pc, #208]	@ (80030d8 <main+0x1b8>)
 8003006:	801a      	strh	r2, [r3, #0]
      t_outputs = (1.0f / 48000000) * total * (TIM17->PSC + 1);
 8003008:	4b33      	ldr	r3, [pc, #204]	@ (80030d8 <main+0x1b8>)
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	0018      	movs	r0, r3
 800300e:	f7fd febb 	bl	8000d88 <__aeabi_i2f>
 8003012:	1c03      	adds	r3, r0, #0
 8003014:	4931      	ldr	r1, [pc, #196]	@ (80030dc <main+0x1bc>)
 8003016:	1c18      	adds	r0, r3, #0
 8003018:	f7fd fd5c 	bl	8000ad4 <__aeabi_fmul>
 800301c:	1c03      	adds	r3, r0, #0
 800301e:	1c1c      	adds	r4, r3, #0
 8003020:	4b2a      	ldr	r3, [pc, #168]	@ (80030cc <main+0x1ac>)
 8003022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003024:	3301      	adds	r3, #1
 8003026:	0018      	movs	r0, r3
 8003028:	f7fd fefe 	bl	8000e28 <__aeabi_ui2f>
 800302c:	1c03      	adds	r3, r0, #0
 800302e:	1c19      	adds	r1, r3, #0
 8003030:	1c20      	adds	r0, r4, #0
 8003032:	f7fd fd4f 	bl	8000ad4 <__aeabi_fmul>
 8003036:	1c03      	adds	r3, r0, #0
 8003038:	1c1a      	adds	r2, r3, #0
 800303a:	4b2a      	ldr	r3, [pc, #168]	@ (80030e4 <main+0x1c4>)
 800303c:	601a      	str	r2, [r3, #0]

      // Measure transmit_data
      TIM17->CNT = 0;
 800303e:	4b23      	ldr	r3, [pc, #140]	@ (80030cc <main+0x1ac>)
 8003040:	2200      	movs	r2, #0
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24
      start = TIM17->CNT;
 8003044:	4b21      	ldr	r3, [pc, #132]	@ (80030cc <main+0x1ac>)
 8003046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003048:	b29a      	uxth	r2, r3
 800304a:	4b21      	ldr	r3, [pc, #132]	@ (80030d0 <main+0x1b0>)
 800304c:	801a      	strh	r2, [r3, #0]
      transmit_data();
 800304e:	f000 f901 	bl	8003254 <transmit_data>
      end = TIM17->CNT;
 8003052:	4b1e      	ldr	r3, [pc, #120]	@ (80030cc <main+0x1ac>)
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	b29a      	uxth	r2, r3
 8003058:	4b1e      	ldr	r3, [pc, #120]	@ (80030d4 <main+0x1b4>)
 800305a:	801a      	strh	r2, [r3, #0]
      total = end - start;
 800305c:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <main+0x1b4>)
 800305e:	881a      	ldrh	r2, [r3, #0]
 8003060:	4b1b      	ldr	r3, [pc, #108]	@ (80030d0 <main+0x1b0>)
 8003062:	881b      	ldrh	r3, [r3, #0]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	b29a      	uxth	r2, r3
 8003068:	4b1b      	ldr	r3, [pc, #108]	@ (80030d8 <main+0x1b8>)
 800306a:	801a      	strh	r2, [r3, #0]
      t_tx = (1.0f / 48000000) * total * (TIM17->PSC + 1);
 800306c:	4b1a      	ldr	r3, [pc, #104]	@ (80030d8 <main+0x1b8>)
 800306e:	881b      	ldrh	r3, [r3, #0]
 8003070:	0018      	movs	r0, r3
 8003072:	f7fd fe89 	bl	8000d88 <__aeabi_i2f>
 8003076:	1c03      	adds	r3, r0, #0
 8003078:	4918      	ldr	r1, [pc, #96]	@ (80030dc <main+0x1bc>)
 800307a:	1c18      	adds	r0, r3, #0
 800307c:	f7fd fd2a 	bl	8000ad4 <__aeabi_fmul>
 8003080:	1c03      	adds	r3, r0, #0
 8003082:	1c1c      	adds	r4, r3, #0
 8003084:	4b11      	ldr	r3, [pc, #68]	@ (80030cc <main+0x1ac>)
 8003086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003088:	3301      	adds	r3, #1
 800308a:	0018      	movs	r0, r3
 800308c:	f7fd fecc 	bl	8000e28 <__aeabi_ui2f>
 8003090:	1c03      	adds	r3, r0, #0
 8003092:	1c19      	adds	r1, r3, #0
 8003094:	1c20      	adds	r0, r4, #0
 8003096:	f7fd fd1d 	bl	8000ad4 <__aeabi_fmul>
 800309a:	1c03      	adds	r3, r0, #0
 800309c:	1c1a      	adds	r2, r3, #0
 800309e:	4b12      	ldr	r3, [pc, #72]	@ (80030e8 <main+0x1c8>)
 80030a0:	601a      	str	r2, [r3, #0]

      // ⬇️ Solo actualiza el LCD si han pasado 250 ms
      if (delay_elapsed(&start_lcd, 250)) {
 80030a2:	003b      	movs	r3, r7
 80030a4:	21fa      	movs	r1, #250	@ 0xfa
 80030a6:	0018      	movs	r0, r3
 80030a8:	f000 f928 	bl	80032fc <delay_elapsed>
 80030ac:	1e03      	subs	r3, r0, #0
 80030ae:	d001      	beq.n	80030b4 <main+0x194>
        LCD_Show_InputTime();
 80030b0:	f000 f958 	bl	8003364 <LCD_Show_InputTime>
//        LCD_Show_TxTime();
      }

      // Toggle USER LED
      GPIOA->ODR ^= (1UL << 5U);
 80030b4:	23a0      	movs	r3, #160	@ 0xa0
 80030b6:	05db      	lsls	r3, r3, #23
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	23a0      	movs	r3, #160	@ 0xa0
 80030bc:	05db      	lsls	r3, r3, #23
 80030be:	2120      	movs	r1, #32
 80030c0:	404a      	eors	r2, r1
 80030c2:	615a      	str	r2, [r3, #20]
    if (package_ready) {
 80030c4:	e747      	b.n	8002f56 <main+0x36>
 80030c6:	46c0      	nop			@ (mov r8, r8)
 80030c8:	2000007b 	.word	0x2000007b
 80030cc:	40014800 	.word	0x40014800
 80030d0:	200000c2 	.word	0x200000c2
 80030d4:	200000c4 	.word	0x200000c4
 80030d8:	200000c6 	.word	0x200000c6
 80030dc:	32b2f4fc 	.word	0x32b2f4fc
 80030e0:	200000c8 	.word	0x200000c8
 80030e4:	200000cc 	.word	0x200000cc
 80030e8:	200000d0 	.word	0x200000d0

080030ec <USART1_IRQHandler>:
    /*Used only for debugging*/
//		if (delay_elapsed(&start_led, 100)) {
//			GPIOA->ODR ^= (0x1UL << 5U); // Toggle USER LED
//  }

void USART1_IRQHandler(void) {
 80030ec:	b590      	push	{r4, r7, lr}
 80030ee:	b08b      	sub	sp, #44	@ 0x2c
 80030f0:	af04      	add	r7, sp, #16
   if (USART1->ISR & (1UL << 5U)) { // RXNE
 80030f2:	4b4e      	ldr	r3, [pc, #312]	@ (800322c <USART1_IRQHandler+0x140>)
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	2220      	movs	r2, #32
 80030f8:	4013      	ands	r3, r2
 80030fa:	d100      	bne.n	80030fe <USART1_IRQHandler+0x12>
 80030fc:	e092      	b.n	8003224 <USART1_IRQHandler+0x138>
    uint8_t received = (uint8_t) (USART1->RDR & 0xFF);
 80030fe:	4b4b      	ldr	r3, [pc, #300]	@ (800322c <USART1_IRQHandler+0x140>)
 8003100:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003102:	2417      	movs	r4, #23
 8003104:	193b      	adds	r3, r7, r4
 8003106:	701a      	strb	r2, [r3, #0]

    if (received == 'I') {
 8003108:	193b      	adds	r3, r7, r4
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b49      	cmp	r3, #73	@ 0x49
 800310e:	d114      	bne.n	800313a <USART1_IRQHandler+0x4e>
      rx_index = 0;
 8003110:	4b47      	ldr	r3, [pc, #284]	@ (8003230 <USART1_IRQHandler+0x144>)
 8003112:	2200      	movs	r2, #0
 8003114:	701a      	strb	r2, [r3, #0]
      memset(rx_buffer, 0, RX_BUFFER_SIZE);
 8003116:	4b47      	ldr	r3, [pc, #284]	@ (8003234 <USART1_IRQHandler+0x148>)
 8003118:	2240      	movs	r2, #64	@ 0x40
 800311a:	2100      	movs	r1, #0
 800311c:	0018      	movs	r0, r3
 800311e:	f000 fe67 	bl	8003df0 <memset>
      rx_buffer[rx_index++] = received;
 8003122:	4b43      	ldr	r3, [pc, #268]	@ (8003230 <USART1_IRQHandler+0x144>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	b2d1      	uxtb	r1, r2
 800312a:	4a41      	ldr	r2, [pc, #260]	@ (8003230 <USART1_IRQHandler+0x144>)
 800312c:	7011      	strb	r1, [r2, #0]
 800312e:	0019      	movs	r1, r3
 8003130:	4b40      	ldr	r3, [pc, #256]	@ (8003234 <USART1_IRQHandler+0x148>)
 8003132:	193a      	adds	r2, r7, r4
 8003134:	7812      	ldrb	r2, [r2, #0]
 8003136:	545a      	strb	r2, [r3, r1]
      return;
 8003138:	e074      	b.n	8003224 <USART1_IRQHandler+0x138>
    }

    if (rx_buffer[0] == 'I') {
 800313a:	4b3e      	ldr	r3, [pc, #248]	@ (8003234 <USART1_IRQHandler+0x148>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b49      	cmp	r3, #73	@ 0x49
 8003140:	d170      	bne.n	8003224 <USART1_IRQHandler+0x138>
      if (received == 'E') {
 8003142:	2317      	movs	r3, #23
 8003144:	18fb      	adds	r3, r7, r3
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b45      	cmp	r3, #69	@ 0x45
 800314a:	d151      	bne.n	80031f0 <USART1_IRQHandler+0x104>
        rx_buffer[rx_index] = '\0';
 800314c:	4b38      	ldr	r3, [pc, #224]	@ (8003230 <USART1_IRQHandler+0x144>)
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	001a      	movs	r2, r3
 8003152:	4b38      	ldr	r3, [pc, #224]	@ (8003234 <USART1_IRQHandler+0x148>)
 8003154:	2100      	movs	r1, #0
 8003156:	5499      	strb	r1, [r3, r2]

        int rpm_i1, rpm_i2, vl_i1, vl_i2, gear_i;
        if (sscanf(&rx_buffer[1], "%d,%d,%d,%d,%d,", &rpm_i1, &rpm_i2, &vl_i1,
 8003158:	230c      	movs	r3, #12
 800315a:	18fc      	adds	r4, r7, r3
 800315c:	2310      	movs	r3, #16
 800315e:	18fa      	adds	r2, r7, r3
 8003160:	4935      	ldr	r1, [pc, #212]	@ (8003238 <USART1_IRQHandler+0x14c>)
 8003162:	4836      	ldr	r0, [pc, #216]	@ (800323c <USART1_IRQHandler+0x150>)
 8003164:	003b      	movs	r3, r7
 8003166:	9302      	str	r3, [sp, #8]
 8003168:	1d3b      	adds	r3, r7, #4
 800316a:	9301      	str	r3, [sp, #4]
 800316c:	2308      	movs	r3, #8
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	0023      	movs	r3, r4
 8003174:	f000 fe10 	bl	8003d98 <siscanf>
 8003178:	0003      	movs	r3, r0
 800317a:	2b05      	cmp	r3, #5
 800317c:	d152      	bne.n	8003224 <USART1_IRQHandler+0x138>
            &vl_i2, &gear_i) == 5) {
          rpm = rpm_i1 + (rpm_i2 / 100.0f);
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	0018      	movs	r0, r3
 8003182:	f7fd fe01 	bl	8000d88 <__aeabi_i2f>
 8003186:	1c04      	adds	r4, r0, #0
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	0018      	movs	r0, r3
 800318c:	f7fd fdfc 	bl	8000d88 <__aeabi_i2f>
 8003190:	1c03      	adds	r3, r0, #0
 8003192:	492b      	ldr	r1, [pc, #172]	@ (8003240 <USART1_IRQHandler+0x154>)
 8003194:	1c18      	adds	r0, r3, #0
 8003196:	f7fd fb87 	bl	80008a8 <__aeabi_fdiv>
 800319a:	1c03      	adds	r3, r0, #0
 800319c:	1c19      	adds	r1, r3, #0
 800319e:	1c20      	adds	r0, r4, #0
 80031a0:	f7fd f990 	bl	80004c4 <__aeabi_fadd>
 80031a4:	1c03      	adds	r3, r0, #0
 80031a6:	1c1a      	adds	r2, r3, #0
 80031a8:	4b26      	ldr	r3, [pc, #152]	@ (8003244 <USART1_IRQHandler+0x158>)
 80031aa:	601a      	str	r2, [r3, #0]
          vl = vl_i1 + (vl_i2 / 100.0f);
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	0018      	movs	r0, r3
 80031b0:	f7fd fdea 	bl	8000d88 <__aeabi_i2f>
 80031b4:	1c04      	adds	r4, r0, #0
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	0018      	movs	r0, r3
 80031ba:	f7fd fde5 	bl	8000d88 <__aeabi_i2f>
 80031be:	1c03      	adds	r3, r0, #0
 80031c0:	491f      	ldr	r1, [pc, #124]	@ (8003240 <USART1_IRQHandler+0x154>)
 80031c2:	1c18      	adds	r0, r3, #0
 80031c4:	f7fd fb70 	bl	80008a8 <__aeabi_fdiv>
 80031c8:	1c03      	adds	r3, r0, #0
 80031ca:	1c19      	adds	r1, r3, #0
 80031cc:	1c20      	adds	r0, r4, #0
 80031ce:	f7fd f979 	bl	80004c4 <__aeabi_fadd>
 80031d2:	1c03      	adds	r3, r0, #0
 80031d4:	1c1a      	adds	r2, r3, #0
 80031d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003248 <USART1_IRQHandler+0x15c>)
 80031d8:	601a      	str	r2, [r3, #0]
          gear = (float) gear_i;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	0018      	movs	r0, r3
 80031de:	f7fd fdd3 	bl	8000d88 <__aeabi_i2f>
 80031e2:	1c02      	adds	r2, r0, #0
 80031e4:	4b19      	ldr	r3, [pc, #100]	@ (800324c <USART1_IRQHandler+0x160>)
 80031e6:	601a      	str	r2, [r3, #0]
          package_ready = 1;
 80031e8:	4b19      	ldr	r3, [pc, #100]	@ (8003250 <USART1_IRQHandler+0x164>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	701a      	strb	r2, [r3, #0]
 80031ee:	e019      	b.n	8003224 <USART1_IRQHandler+0x138>
        }
      } else if (rx_index < RX_BUFFER_SIZE - 1) {
 80031f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003230 <USART1_IRQHandler+0x144>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80031f6:	d80c      	bhi.n	8003212 <USART1_IRQHandler+0x126>
        rx_buffer[rx_index++] = received;
 80031f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003230 <USART1_IRQHandler+0x144>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	b2d1      	uxtb	r1, r2
 8003200:	4a0b      	ldr	r2, [pc, #44]	@ (8003230 <USART1_IRQHandler+0x144>)
 8003202:	7011      	strb	r1, [r2, #0]
 8003204:	0019      	movs	r1, r3
 8003206:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <USART1_IRQHandler+0x148>)
 8003208:	2217      	movs	r2, #23
 800320a:	18ba      	adds	r2, r7, r2
 800320c:	7812      	ldrb	r2, [r2, #0]
 800320e:	545a      	strb	r2, [r3, r1]
 8003210:	e008      	b.n	8003224 <USART1_IRQHandler+0x138>
      } else {
        rx_index = 0;
 8003212:	4b07      	ldr	r3, [pc, #28]	@ (8003230 <USART1_IRQHandler+0x144>)
 8003214:	2200      	movs	r2, #0
 8003216:	701a      	strb	r2, [r3, #0]
        memset(rx_buffer, 0, RX_BUFFER_SIZE);
 8003218:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <USART1_IRQHandler+0x148>)
 800321a:	2240      	movs	r2, #64	@ 0x40
 800321c:	2100      	movs	r1, #0
 800321e:	0018      	movs	r0, r3
 8003220:	f000 fde6 	bl	8003df0 <memset>
      }
    }
  }
}
 8003224:	46bd      	mov	sp, r7
 8003226:	b007      	add	sp, #28
 8003228:	bd90      	pop	{r4, r7, pc}
 800322a:	46c0      	nop			@ (mov r8, r8)
 800322c:	40013800 	.word	0x40013800
 8003230:	200000c0 	.word	0x200000c0
 8003234:	20000080 	.word	0x20000080
 8003238:	08005054 	.word	0x08005054
 800323c:	20000081 	.word	0x20000081
 8003240:	42c80000 	.word	0x42c80000
 8003244:	2000006c 	.word	0x2000006c
 8003248:	20000070 	.word	0x20000070
 800324c:	20000074 	.word	0x20000074
 8003250:	2000007b 	.word	0x2000007b

08003254 <transmit_data>:

void transmit_data() {
 8003254:	b590      	push	{r4, r7, lr}
 8003256:	b097      	sub	sp, #92	@ 0x5c
 8003258:	af02      	add	r7, sp, #8
  uint8_t tx_buffer[64];

  int acc_i1 = acceleration / 100;
 800325a:	4b18      	ldr	r3, [pc, #96]	@ (80032bc <transmit_data+0x68>)
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	b29b      	uxth	r3, r3
 8003260:	2164      	movs	r1, #100	@ 0x64
 8003262:	0018      	movs	r0, r3
 8003264:	f7fc ff5c 	bl	8000120 <__udivsi3>
 8003268:	0003      	movs	r3, r0
 800326a:	b29b      	uxth	r3, r3
 800326c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int acc_i2 = acceleration % 100;
 800326e:	4b13      	ldr	r3, [pc, #76]	@ (80032bc <transmit_data+0x68>)
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	b29b      	uxth	r3, r3
 8003274:	2164      	movs	r1, #100	@ 0x64
 8003276:	0018      	movs	r0, r3
 8003278:	f7fc ffd8 	bl	800022c <__aeabi_uidivmod>
 800327c:	000b      	movs	r3, r1
 800327e:	b29b      	uxth	r3, r3
 8003280:	64bb      	str	r3, [r7, #72]	@ 0x48
  int btn_i = (int) (button_state);
 8003282:	4b0f      	ldr	r3, [pc, #60]	@ (80032c0 <transmit_data+0x6c>)
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	b2db      	uxtb	r3, r3
 8003288:	647b      	str	r3, [r7, #68]	@ 0x44

  // Format: I<acc_i1>.<acc_i2>,<button>,E
  sprintf((char*) tx_buffer, "I%d.%02d,%d,E\n", acc_i1, acc_i2, btn_i);
 800328a:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 800328c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800328e:	490d      	ldr	r1, [pc, #52]	@ (80032c4 <transmit_data+0x70>)
 8003290:	1d38      	adds	r0, r7, #4
 8003292:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	0023      	movs	r3, r4
 8003298:	f000 fd5c 	bl	8003d54 <siprintf>

  USER_USART1_Transmit(tx_buffer, strlen((char*) tx_buffer));
 800329c:	1d3b      	adds	r3, r7, #4
 800329e:	0018      	movs	r0, r3
 80032a0:	f7fc ff2c 	bl	80000fc <strlen>
 80032a4:	0003      	movs	r3, r0
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	1d3b      	adds	r3, r7, #4
 80032aa:	0011      	movs	r1, r2
 80032ac:	0018      	movs	r0, r3
 80032ae:	f000 fd09 	bl	8003cc4 <USER_USART1_Transmit>
}
 80032b2:	46c0      	nop			@ (mov r8, r8)
 80032b4:	46bd      	mov	sp, r7
 80032b6:	b015      	add	sp, #84	@ 0x54
 80032b8:	bd90      	pop	{r4, r7, pc}
 80032ba:	46c0      	nop			@ (mov r8, r8)
 80032bc:	20000078 	.word	0x20000078
 80032c0:	2000007a 	.word	0x2000007a
 80032c4:	08005064 	.word	0x08005064

080032c8 <TIM16_IRQHandler>:


void TIM16_IRQHandler(void) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  if (TIM16->SR & (1UL << 0)) {
 80032cc:	4b09      	ldr	r3, [pc, #36]	@ (80032f4 <TIM16_IRQHandler+0x2c>)
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	2201      	movs	r2, #1
 80032d2:	4013      	ands	r3, r2
 80032d4:	d00a      	beq.n	80032ec <TIM16_IRQHandler+0x24>
    TIM16->SR &= ~(1UL << 0);
 80032d6:	4b07      	ldr	r3, [pc, #28]	@ (80032f4 <TIM16_IRQHandler+0x2c>)
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	4b06      	ldr	r3, [pc, #24]	@ (80032f4 <TIM16_IRQHandler+0x2c>)
 80032dc:	2101      	movs	r1, #1
 80032de:	438a      	bics	r2, r1
 80032e0:	611a      	str	r2, [r3, #16]
    tim16_tick++;
 80032e2:	4b05      	ldr	r3, [pc, #20]	@ (80032f8 <TIM16_IRQHandler+0x30>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	4b03      	ldr	r3, [pc, #12]	@ (80032f8 <TIM16_IRQHandler+0x30>)
 80032ea:	601a      	str	r2, [r3, #0]
  }
}
 80032ec:	46c0      	nop			@ (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	46c0      	nop			@ (mov r8, r8)
 80032f4:	40014400 	.word	0x40014400
 80032f8:	2000007c 	.word	0x2000007c

080032fc <delay_elapsed>:

uint8_t delay_elapsed(uint32_t *start, uint32_t n_ticks) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  if ((tim16_tick - *start) >= n_ticks) {
 8003306:	4b09      	ldr	r3, [pc, #36]	@ (800332c <delay_elapsed+0x30>)
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d805      	bhi.n	8003322 <delay_elapsed+0x26>
    *start = tim16_tick;
 8003316:	4b05      	ldr	r3, [pc, #20]	@ (800332c <delay_elapsed+0x30>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	601a      	str	r2, [r3, #0]
    return 1;
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <delay_elapsed+0x28>
  }
  return 0;
 8003322:	2300      	movs	r3, #0
}
 8003324:	0018      	movs	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	b002      	add	sp, #8
 800332a:	bd80      	pop	{r7, pc}
 800332c:	2000007c 	.word	0x2000007c

08003330 <UpdateInputs>:

void UpdateInputs(void) {
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
// Read ADC and update global acceleration
  acceleration = USER_ADC_Read();
 8003334:	f000 f95a 	bl	80035ec <USER_ADC_Read>
 8003338:	0003      	movs	r3, r0
 800333a:	001a      	movs	r2, r3
 800333c:	4b07      	ldr	r3, [pc, #28]	@ (800335c <UpdateInputs+0x2c>)
 800333e:	801a      	strh	r2, [r3, #0]
// Read push button (PA6), 0 if pressed, 1 if not pressed
  button_state = (GPIOA->IDR & (1UL << 6U)) ? 0 : 1;
 8003340:	23a0      	movs	r3, #160	@ 0xa0
 8003342:	05db      	lsls	r3, r3, #23
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	2240      	movs	r2, #64	@ 0x40
 8003348:	4013      	ands	r3, r2
 800334a:	425a      	negs	r2, r3
 800334c:	4153      	adcs	r3, r2
 800334e:	b2db      	uxtb	r3, r3
 8003350:	001a      	movs	r2, r3
 8003352:	4b03      	ldr	r3, [pc, #12]	@ (8003360 <UpdateInputs+0x30>)
 8003354:	701a      	strb	r2, [r3, #0]
}
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20000078 	.word	0x20000078
 8003360:	2000007a 	.word	0x2000007a

08003364 <LCD_Show_InputTime>:
void UpdateOutputs(float input_vl){
  UpdateLCD();
  Update_PWM_From_Velocity(input_vl);
}

void LCD_Show_InputTime(void) {
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  LCD_Clear();
 8003368:	2001      	movs	r0, #1
 800336a:	f7ff fc27 	bl	8002bbc <LCD_Write_Cmd>
  LCD_Set_Cursor(1, 1);
 800336e:	2101      	movs	r1, #1
 8003370:	2001      	movs	r0, #1
 8003372:	f7ff fc51 	bl	8002c18 <LCD_Set_Cursor>
  LCD_Put_Str("Input Time:");
 8003376:	4b11      	ldr	r3, [pc, #68]	@ (80033bc <LCD_Show_InputTime+0x58>)
 8003378:	0018      	movs	r0, r3
 800337a:	f7ff fc7c 	bl	8002c76 <LCD_Put_Str>
  LCD_Set_Cursor(2, 1);
 800337e:	2101      	movs	r1, #1
 8003380:	2002      	movs	r0, #2
 8003382:	f7ff fc49 	bl	8002c18 <LCD_Set_Cursor>
  LCD_Put_Num((int)(t_inputs * 1e14));
 8003386:	4b0e      	ldr	r3, [pc, #56]	@ (80033c0 <LCD_Show_InputTime+0x5c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	1c18      	adds	r0, r3, #0
 800338c:	f7ff f94a 	bl	8002624 <__aeabi_f2d>
 8003390:	4a0c      	ldr	r2, [pc, #48]	@ (80033c4 <LCD_Show_InputTime+0x60>)
 8003392:	4b0d      	ldr	r3, [pc, #52]	@ (80033c8 <LCD_Show_InputTime+0x64>)
 8003394:	f7fe f9c8 	bl	8001728 <__aeabi_dmul>
 8003398:	0002      	movs	r2, r0
 800339a:	000b      	movs	r3, r1
 800339c:	0010      	movs	r0, r2
 800339e:	0019      	movs	r1, r3
 80033a0:	f7ff f8b2 	bl	8002508 <__aeabi_d2iz>
 80033a4:	0003      	movs	r3, r0
 80033a6:	b21b      	sxth	r3, r3
 80033a8:	0018      	movs	r0, r3
 80033aa:	f7ff fc92 	bl	8002cd2 <LCD_Put_Num>
  LCD_Put_Str(" us");
 80033ae:	4b07      	ldr	r3, [pc, #28]	@ (80033cc <LCD_Show_InputTime+0x68>)
 80033b0:	0018      	movs	r0, r3
 80033b2:	f7ff fc60 	bl	8002c76 <LCD_Put_Str>
}
 80033b6:	46c0      	nop			@ (mov r8, r8)
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	08005088 	.word	0x08005088
 80033c0:	200000c8 	.word	0x200000c8
 80033c4:	1e900000 	.word	0x1e900000
 80033c8:	42d6bcc4 	.word	0x42d6bcc4
 80033cc:	08005094 	.word	0x08005094

080033d0 <USER_RCC_Init>:

#include <stdint.h>
#include "rcc_init.h"
#include "main.h"

void USER_RCC_Init( void ){
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
	/* System Clock (SYSCLK) configuration for 48 MHz */
	FLASH->ACR	&= ~( 0x6UL <<  0U ) ;// 2 HCLK cycles latency, if SYSCLK >=24MHz <=48MHz
 80033d4:	4b17      	ldr	r3, [pc, #92]	@ (8003434 <USER_RCC_Init+0x64>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	4b16      	ldr	r3, [pc, #88]	@ (8003434 <USER_RCC_Init+0x64>)
 80033da:	2106      	movs	r1, #6
 80033dc:	438a      	bics	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
	FLASH->ACR	|=  ( 0x1UL <<  0U ); // 2 HCLK cycles latency, if SYSCLK >=24MHz <=48MHz
 80033e0:	4b14      	ldr	r3, [pc, #80]	@ (8003434 <USER_RCC_Init+0x64>)
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4b13      	ldr	r3, [pc, #76]	@ (8003434 <USER_RCC_Init+0x64>)
 80033e6:	2101      	movs	r1, #1
 80033e8:	430a      	orrs	r2, r1
 80033ea:	601a      	str	r2, [r3, #0]
	while(( FLASH->ACR & ( 0x7UL <<  0U )) != 0x001UL );// wait until LATENCY[2:0]=001
 80033ec:	46c0      	nop			@ (mov r8, r8)
 80033ee:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <USER_RCC_Init+0x64>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2207      	movs	r2, #7
 80033f4:	4013      	ands	r3, r2
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d1f9      	bne.n	80033ee <USER_RCC_Init+0x1e>
	RCC->CR		&= ~( 0x7UL << 11U ); // select HSISYS division factor by 1
 80033fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003438 <USER_RCC_Init+0x68>)
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003438 <USER_RCC_Init+0x68>)
 8003400:	490e      	ldr	r1, [pc, #56]	@ (800343c <USER_RCC_Init+0x6c>)
 8003402:	400a      	ands	r2, r1
 8003404:	601a      	str	r2, [r3, #0]
	while(!( RCC->CR & ( 0x1UL << 10U ))); // wait until HSISYS is stable and ready
 8003406:	46c0      	nop			@ (mov r8, r8)
 8003408:	4b0b      	ldr	r3, [pc, #44]	@ (8003438 <USER_RCC_Init+0x68>)
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	2380      	movs	r3, #128	@ 0x80
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	4013      	ands	r3, r2
 8003412:	d0f9      	beq.n	8003408 <USER_RCC_Init+0x38>
	RCC->CFGR	&= ~( 0x7UL <<  0U );  // select HSISYS as the SYSCLK clock source
 8003414:	4b08      	ldr	r3, [pc, #32]	@ (8003438 <USER_RCC_Init+0x68>)
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	4b07      	ldr	r3, [pc, #28]	@ (8003438 <USER_RCC_Init+0x68>)
 800341a:	2107      	movs	r1, #7
 800341c:	438a      	bics	r2, r1
 800341e:	609a      	str	r2, [r3, #8]
	RCC->CFGR	&= ~( 0x1UL << 11U ); // select HCLK division factor by 1
 8003420:	4b05      	ldr	r3, [pc, #20]	@ (8003438 <USER_RCC_Init+0x68>)
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	4b04      	ldr	r3, [pc, #16]	@ (8003438 <USER_RCC_Init+0x68>)
 8003426:	4906      	ldr	r1, [pc, #24]	@ (8003440 <USER_RCC_Init+0x70>)
 8003428:	400a      	ands	r2, r1
 800342a:	609a      	str	r2, [r3, #8]
}
 800342c:	46c0      	nop			@ (mov r8, r8)
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	46c0      	nop			@ (mov r8, r8)
 8003434:	40022000 	.word	0x40022000
 8003438:	40021000 	.word	0x40021000
 800343c:	ffffc7ff 	.word	0xffffc7ff
 8003440:	fffff7ff 	.word	0xfffff7ff

08003444 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800344c:	4a14      	ldr	r2, [pc, #80]	@ (80034a0 <_sbrk+0x5c>)
 800344e:	4b15      	ldr	r3, [pc, #84]	@ (80034a4 <_sbrk+0x60>)
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003458:	4b13      	ldr	r3, [pc, #76]	@ (80034a8 <_sbrk+0x64>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d102      	bne.n	8003466 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003460:	4b11      	ldr	r3, [pc, #68]	@ (80034a8 <_sbrk+0x64>)
 8003462:	4a12      	ldr	r2, [pc, #72]	@ (80034ac <_sbrk+0x68>)
 8003464:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003466:	4b10      	ldr	r3, [pc, #64]	@ (80034a8 <_sbrk+0x64>)
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	18d3      	adds	r3, r2, r3
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	429a      	cmp	r2, r3
 8003472:	d207      	bcs.n	8003484 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003474:	f000 fcc4 	bl	8003e00 <__errno>
 8003478:	0003      	movs	r3, r0
 800347a:	220c      	movs	r2, #12
 800347c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800347e:	2301      	movs	r3, #1
 8003480:	425b      	negs	r3, r3
 8003482:	e009      	b.n	8003498 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003484:	4b08      	ldr	r3, [pc, #32]	@ (80034a8 <_sbrk+0x64>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800348a:	4b07      	ldr	r3, [pc, #28]	@ (80034a8 <_sbrk+0x64>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	18d2      	adds	r2, r2, r3
 8003492:	4b05      	ldr	r3, [pc, #20]	@ (80034a8 <_sbrk+0x64>)
 8003494:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003496:	68fb      	ldr	r3, [r7, #12]
}
 8003498:	0018      	movs	r0, r3
 800349a:	46bd      	mov	sp, r7
 800349c:	b006      	add	sp, #24
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	20003000 	.word	0x20003000
 80034a4:	00000400 	.word	0x00000400
 80034a8:	200000d4 	.word	0x200000d4
 80034ac:	20000220 	.word	0x20000220

080034b0 <USER_ADC_Init>:
//	/* STEP 8. Enable the ADC module */
//	ADC->CR |= (0x1UL << 0U);
//	while(!(ADC->ISR & (0x1UL << 0U)));// wait until ADC is ready to start conversion
//}

void USER_ADC_Init(void) {
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  // Enable ADC peripheral clock
  RCC->APBENR2 |= (0x1UL << 20U);
 80034b4:	4b48      	ldr	r3, [pc, #288]	@ (80035d8 <USER_ADC_Init+0x128>)
 80034b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034b8:	4b47      	ldr	r3, [pc, #284]	@ (80035d8 <USER_ADC_Init+0x128>)
 80034ba:	2180      	movs	r1, #128	@ 0x80
 80034bc:	0349      	lsls	r1, r1, #13
 80034be:	430a      	orrs	r2, r1
 80034c0:	641a      	str	r2, [r3, #64]	@ 0x40

  // Configure PA0 as analog input (ADC_IN0)
  GPIOA->PUPDR &= ~(0x3UL << 0U);
 80034c2:	23a0      	movs	r3, #160	@ 0xa0
 80034c4:	05db      	lsls	r3, r3, #23
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	23a0      	movs	r3, #160	@ 0xa0
 80034ca:	05db      	lsls	r3, r3, #23
 80034cc:	2103      	movs	r1, #3
 80034ce:	438a      	bics	r2, r1
 80034d0:	60da      	str	r2, [r3, #12]
  GPIOA->MODER |= (0x3UL << 0U);
 80034d2:	23a0      	movs	r3, #160	@ 0xa0
 80034d4:	05db      	lsls	r3, r3, #23
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	23a0      	movs	r3, #160	@ 0xa0
 80034da:	05db      	lsls	r3, r3, #23
 80034dc:	2103      	movs	r1, #3
 80034de:	430a      	orrs	r2, r1
 80034e0:	601a      	str	r2, [r3, #0]

  // Select ADC clock source (default: SYSCLK)
  ADC->CFGR2 &= ~(0x3UL << 30U);
 80034e2:	4b3e      	ldr	r3, [pc, #248]	@ (80035dc <USER_ADC_Init+0x12c>)
 80034e4:	691a      	ldr	r2, [r3, #16]
 80034e6:	4b3d      	ldr	r3, [pc, #244]	@ (80035dc <USER_ADC_Init+0x12c>)
 80034e8:	0092      	lsls	r2, r2, #2
 80034ea:	0892      	lsrs	r2, r2, #2
 80034ec:	611a      	str	r2, [r3, #16]

  // Set ADC clock prescaler
  ADC->CCR &= ~(0xEUL << 18U);
 80034ee:	4a3b      	ldr	r2, [pc, #236]	@ (80035dc <USER_ADC_Init+0x12c>)
 80034f0:	23c2      	movs	r3, #194	@ 0xc2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	58d3      	ldr	r3, [r2, r3]
 80034f6:	4939      	ldr	r1, [pc, #228]	@ (80035dc <USER_ADC_Init+0x12c>)
 80034f8:	4a39      	ldr	r2, [pc, #228]	@ (80035e0 <USER_ADC_Init+0x130>)
 80034fa:	401a      	ands	r2, r3
 80034fc:	23c2      	movs	r3, #194	@ 0xc2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	50ca      	str	r2, [r1, r3]
  ADC->CCR |= (0x1UL << 18U); // ÷2
 8003502:	4a36      	ldr	r2, [pc, #216]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003504:	23c2      	movs	r3, #194	@ 0xc2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	58d3      	ldr	r3, [r2, r3]
 800350a:	4934      	ldr	r1, [pc, #208]	@ (80035dc <USER_ADC_Init+0x12c>)
 800350c:	2280      	movs	r2, #128	@ 0x80
 800350e:	02d2      	lsls	r2, r2, #11
 8003510:	431a      	orrs	r2, r3
 8003512:	23c2      	movs	r3, #194	@ 0xc2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	50ca      	str	r2, [r1, r3]

  // Ensure ADC is disabled before proceeding
  if (ADC->CR & (1U << 0)) {
 8003518:	4b30      	ldr	r3, [pc, #192]	@ (80035dc <USER_ADC_Init+0x12c>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	2201      	movs	r2, #1
 800351e:	4013      	ands	r3, r2
 8003520:	d00b      	beq.n	800353a <USER_ADC_Init+0x8a>
    ADC->CR |= (1U << 1); // ADDIS
 8003522:	4b2e      	ldr	r3, [pc, #184]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	4b2d      	ldr	r3, [pc, #180]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003528:	2102      	movs	r1, #2
 800352a:	430a      	orrs	r2, r1
 800352c:	609a      	str	r2, [r3, #8]
    while (ADC->CR & (1U << 0)); // Wait until ADEN == 0
 800352e:	46c0      	nop			@ (mov r8, r8)
 8003530:	4b2a      	ldr	r3, [pc, #168]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	2201      	movs	r2, #1
 8003536:	4013      	ands	r3, r2
 8003538:	d1fa      	bne.n	8003530 <USER_ADC_Init+0x80>
  }

  // Enable internal voltage regulator for ADC
  ADC->CR |= (1U << 28); // ADVREGEN
 800353a:	4b28      	ldr	r3, [pc, #160]	@ (80035dc <USER_ADC_Init+0x12c>)
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	4b27      	ldr	r3, [pc, #156]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003540:	2180      	movs	r1, #128	@ 0x80
 8003542:	0549      	lsls	r1, r1, #21
 8003544:	430a      	orrs	r2, r1
 8003546:	609a      	str	r2, [r3, #8]
  SysTick_Delay(2); // Wait at least 20µs for regulator startup
 8003548:	2002      	movs	r0, #2
 800354a:	f000 f87b 	bl	8003644 <SysTick_Delay>

  // Perform calibration
  ADC->CR &= ~(1U << 0); // Ensure ADEN == 0
 800354e:	4b23      	ldr	r3, [pc, #140]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	4b22      	ldr	r3, [pc, #136]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003554:	2101      	movs	r1, #1
 8003556:	438a      	bics	r2, r1
 8003558:	609a      	str	r2, [r3, #8]
  ADC->CR |= (1U << 31); // Start calibration (ADCAL)
 800355a:	4b20      	ldr	r3, [pc, #128]	@ (80035dc <USER_ADC_Init+0x12c>)
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	4b1f      	ldr	r3, [pc, #124]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003560:	2180      	movs	r1, #128	@ 0x80
 8003562:	0609      	lsls	r1, r1, #24
 8003564:	430a      	orrs	r2, r1
 8003566:	609a      	str	r2, [r3, #8]
  while (ADC->CR & (1U << 31)); // Wait until calibration completes
 8003568:	46c0      	nop			@ (mov r8, r8)
 800356a:	4b1c      	ldr	r3, [pc, #112]	@ (80035dc <USER_ADC_Init+0x12c>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	2b00      	cmp	r3, #0
 8003570:	dbfb      	blt.n	800356a <USER_ADC_Init+0xba>

  // Configure input channel
  ADC->ISR &= ~(1U << 13); // Clear CCRDY
 8003572:	4b1a      	ldr	r3, [pc, #104]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	4b19      	ldr	r3, [pc, #100]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003578:	491a      	ldr	r1, [pc, #104]	@ (80035e4 <USER_ADC_Init+0x134>)
 800357a:	400a      	ands	r2, r1
 800357c:	601a      	str	r2, [r3, #0]
  ADC->CFGR1 &= ~((1U << 21) | (1U << 2)); // CHSELRMOD = 0, SCANDIR = 0
 800357e:	4b17      	ldr	r3, [pc, #92]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003580:	68da      	ldr	r2, [r3, #12]
 8003582:	4b16      	ldr	r3, [pc, #88]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003584:	4918      	ldr	r1, [pc, #96]	@ (80035e8 <USER_ADC_Init+0x138>)
 8003586:	400a      	ands	r2, r1
 8003588:	60da      	str	r2, [r3, #12]
  ADC->CHSELR = (1U << 0); // Select channel IN0
 800358a:	4b14      	ldr	r3, [pc, #80]	@ (80035dc <USER_ADC_Init+0x12c>)
 800358c:	2201      	movs	r2, #1
 800358e:	629a      	str	r2, [r3, #40]	@ 0x28
  while (!(ADC->ISR & (1U << 13))); // Wait for CCRDY
 8003590:	46c0      	nop			@ (mov r8, r8)
 8003592:	4b12      	ldr	r3, [pc, #72]	@ (80035dc <USER_ADC_Init+0x12c>)
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	2380      	movs	r3, #128	@ 0x80
 8003598:	019b      	lsls	r3, r3, #6
 800359a:	4013      	ands	r3, r2
 800359c:	d0f9      	beq.n	8003592 <USER_ADC_Init+0xe2>

  // Configure sampling time
  ADC->SMPR &= ~(0x7UL << 0U); // Minimal sample time
 800359e:	4b0f      	ldr	r3, [pc, #60]	@ (80035dc <USER_ADC_Init+0x12c>)
 80035a0:	695a      	ldr	r2, [r3, #20]
 80035a2:	4b0e      	ldr	r3, [pc, #56]	@ (80035dc <USER_ADC_Init+0x12c>)
 80035a4:	2107      	movs	r1, #7
 80035a6:	438a      	bics	r2, r1
 80035a8:	615a      	str	r2, [r3, #20]

  // Enable ADC
  ADC->ISR |= (1U << 0); // Clear ADRDY
 80035aa:	4b0c      	ldr	r3, [pc, #48]	@ (80035dc <USER_ADC_Init+0x12c>)
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	4b0b      	ldr	r3, [pc, #44]	@ (80035dc <USER_ADC_Init+0x12c>)
 80035b0:	2101      	movs	r1, #1
 80035b2:	430a      	orrs	r2, r1
 80035b4:	601a      	str	r2, [r3, #0]
  ADC->CR |= (1U << 0);  // Set ADEN
 80035b6:	4b09      	ldr	r3, [pc, #36]	@ (80035dc <USER_ADC_Init+0x12c>)
 80035b8:	689a      	ldr	r2, [r3, #8]
 80035ba:	4b08      	ldr	r3, [pc, #32]	@ (80035dc <USER_ADC_Init+0x12c>)
 80035bc:	2101      	movs	r1, #1
 80035be:	430a      	orrs	r2, r1
 80035c0:	609a      	str	r2, [r3, #8]
  while (!(ADC->ISR & (1U << 0))); // Wait until ADC is ready (ADRDY)
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	4b05      	ldr	r3, [pc, #20]	@ (80035dc <USER_ADC_Init+0x12c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2201      	movs	r2, #1
 80035ca:	4013      	ands	r3, r2
 80035cc:	d0fa      	beq.n	80035c4 <USER_ADC_Init+0x114>
}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	46c0      	nop			@ (mov r8, r8)
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	46c0      	nop			@ (mov r8, r8)
 80035d8:	40021000 	.word	0x40021000
 80035dc:	40012400 	.word	0x40012400
 80035e0:	ffc7ffff 	.word	0xffc7ffff
 80035e4:	ffffdfff 	.word	0xffffdfff
 80035e8:	ffdffffb 	.word	0xffdffffb

080035ec <USER_ADC_Read>:

uint16_t USER_ADC_Read(void) {
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  ADC->CR |= (0x1UL << 2U);  // Start conversion (ADSTART)
 80035f0:	4b08      	ldr	r3, [pc, #32]	@ (8003614 <USER_ADC_Read+0x28>)
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	4b07      	ldr	r3, [pc, #28]	@ (8003614 <USER_ADC_Read+0x28>)
 80035f6:	2104      	movs	r1, #4
 80035f8:	430a      	orrs	r2, r1
 80035fa:	609a      	str	r2, [r3, #8]
  while (!(ADC->ISR & (0x1UL << 2U)));  // Wait until conversion complete (EOC)
 80035fc:	46c0      	nop			@ (mov r8, r8)
 80035fe:	4b05      	ldr	r3, [pc, #20]	@ (8003614 <USER_ADC_Read+0x28>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2204      	movs	r2, #4
 8003604:	4013      	ands	r3, r2
 8003606:	d0fa      	beq.n	80035fe <USER_ADC_Read+0x12>
  return (uint16_t) (ADC->DR);  // Return 12-bit result
 8003608:	4b02      	ldr	r3, [pc, #8]	@ (8003614 <USER_ADC_Read+0x28>)
 800360a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360c:	b29b      	uxth	r3, r3
}
 800360e:	0018      	movs	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40012400 	.word	0x40012400

08003618 <USER_SysTick_Init>:

#include <stdint.h>
#include "main.h"
#include "user_core_cm0plus.h"

void USER_SysTick_Init(void){
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  // Reloj del sistema = 48 MHz
  // SysTick es de 24 bits, así que máximo 2^24-1 = 16,777,215
  // Para 1ms: 48,000,000 / 1000 ciclos
  Systick->RVR  = 48000 - 1;//          Carga para 1ms
 800361c:	4b07      	ldr	r3, [pc, #28]	@ (800363c <USER_SysTick_Init+0x24>)
 800361e:	4a08      	ldr	r2, [pc, #32]	@ (8003640 <USER_SysTick_Init+0x28>)
 8003620:	605a      	str	r2, [r3, #4]
  Systick->CVR  = 0;//                  Reinicia el contador
 8003622:	4b06      	ldr	r3, [pc, #24]	@ (800363c <USER_SysTick_Init+0x24>)
 8003624:	2200      	movs	r2, #0
 8003626:	609a      	str	r2, [r3, #8]
  Systick->CSR |=  (0x1UL << 2U);//  Selecciona el reloj del procesador como el Systick
 8003628:	4b04      	ldr	r3, [pc, #16]	@ (800363c <USER_SysTick_Init+0x24>)
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	4b03      	ldr	r3, [pc, #12]	@ (800363c <USER_SysTick_Init+0x24>)
 800362e:	2104      	movs	r1, #4
 8003630:	430a      	orrs	r2, r1
 8003632:	601a      	str	r2, [r3, #0]
}
 8003634:	46c0      	nop			@ (mov r8, r8)
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	46c0      	nop			@ (mov r8, r8)
 800363c:	e000e010 	.word	0xe000e010
 8003640:	0000bb7f 	.word	0x0000bb7f

08003644 <SysTick_Delay>:

void SysTick_Delay(uint32_t time) {
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  Systick->CSR |= (0x1UL << 0U);//  Inicia el Systick
 800364c:	4b10      	ldr	r3, [pc, #64]	@ (8003690 <SysTick_Delay+0x4c>)
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4b0f      	ldr	r3, [pc, #60]	@ (8003690 <SysTick_Delay+0x4c>)
 8003652:	2101      	movs	r1, #1
 8003654:	430a      	orrs	r2, r1
 8003656:	601a      	str	r2, [r3, #0]
  for(uint32_t i = 0; i < time; i++){
 8003658:	2300      	movs	r3, #0
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	e009      	b.n	8003672 <SysTick_Delay+0x2e>
    // Espera a que el bit COUNTFLAG se ponga en 1 (cuando se desborda)
     while(!(Systick->CSR & (0x1UL << 16U)));
 800365e:	46c0      	nop			@ (mov r8, r8)
 8003660:	4b0b      	ldr	r3, [pc, #44]	@ (8003690 <SysTick_Delay+0x4c>)
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	2380      	movs	r3, #128	@ 0x80
 8003666:	025b      	lsls	r3, r3, #9
 8003668:	4013      	ands	r3, r2
 800366a:	d0f9      	beq.n	8003660 <SysTick_Delay+0x1c>
  for(uint32_t i = 0; i < time; i++){
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	3301      	adds	r3, #1
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	429a      	cmp	r2, r3
 8003678:	d3f1      	bcc.n	800365e <SysTick_Delay+0x1a>
  }
  Systick->CSR &= ~(0x1UL << 0U);//  Detiene el SysTick
 800367a:	4b05      	ldr	r3, [pc, #20]	@ (8003690 <SysTick_Delay+0x4c>)
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	4b04      	ldr	r3, [pc, #16]	@ (8003690 <SysTick_Delay+0x4c>)
 8003680:	2101      	movs	r1, #1
 8003682:	438a      	bics	r2, r1
 8003684:	601a      	str	r2, [r3, #0]
}
 8003686:	46c0      	nop			@ (mov r8, r8)
 8003688:	46bd      	mov	sp, r7
 800368a:	b004      	add	sp, #16
 800368c:	bd80      	pop	{r7, pc}
 800368e:	46c0      	nop			@ (mov r8, r8)
 8003690:	e000e010 	.word	0xe000e010

08003694 <USER_TIM3_PWM_Init>:
#include "user_tim.h"
#include "main.h"
#include "user_uart.h"


void USER_TIM3_PWM_Init( void ){
 8003694:	b590      	push	{r4, r7, lr}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
	/* STEP 0 Enable the clock signal for the TIM3 and GPIOB peripherals */
	RCC->IOPENR  |= (1U << 1);  // Enable GPIOB clock
 800369a:	4ba3      	ldr	r3, [pc, #652]	@ (8003928 <USER_TIM3_PWM_Init+0x294>)
 800369c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800369e:	4ba2      	ldr	r3, [pc, #648]	@ (8003928 <USER_TIM3_PWM_Init+0x294>)
 80036a0:	2102      	movs	r1, #2
 80036a2:	430a      	orrs	r2, r1
 80036a4:	635a      	str	r2, [r3, #52]	@ 0x34
	RCC->APBENR1 |= (1U << 1);  // Enable TIM3 clock
 80036a6:	4ba0      	ldr	r3, [pc, #640]	@ (8003928 <USER_TIM3_PWM_Init+0x294>)
 80036a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036aa:	4b9f      	ldr	r3, [pc, #636]	@ (8003928 <USER_TIM3_PWM_Init+0x294>)
 80036ac:	2102      	movs	r1, #2
 80036ae:	430a      	orrs	r2, r1
 80036b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	/* STEP 0.1 Configure GPIOBs to use PWM
	 	 Note: ON THE REFERENCE MANUAL, PAGE 194 OR TABLE 8.5.12,
			IT CAN BE FOUND HOW TO CONFIGURE THE AFR*/

	// PB4 (CH1 - AF1)
	GPIOB->AFRL &= ~(0xFUL << 16U);
 80036b2:	4b9e      	ldr	r3, [pc, #632]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036b4:	6a1a      	ldr	r2, [r3, #32]
 80036b6:	4b9d      	ldr	r3, [pc, #628]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036b8:	499d      	ldr	r1, [pc, #628]	@ (8003930 <USER_TIM3_PWM_Init+0x29c>)
 80036ba:	400a      	ands	r2, r1
 80036bc:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  (0x1UL << 16U);
 80036be:	4b9b      	ldr	r3, [pc, #620]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036c0:	6a1a      	ldr	r2, [r3, #32]
 80036c2:	4b9a      	ldr	r3, [pc, #616]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036c4:	2180      	movs	r1, #128	@ 0x80
 80036c6:	0249      	lsls	r1, r1, #9
 80036c8:	430a      	orrs	r2, r1
 80036ca:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR &= ~(0x3UL << 8U);
 80036cc:	4b97      	ldr	r3, [pc, #604]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	4b96      	ldr	r3, [pc, #600]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036d2:	4998      	ldr	r1, [pc, #608]	@ (8003934 <USER_TIM3_PWM_Init+0x2a0>)
 80036d4:	400a      	ands	r2, r1
 80036d6:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~(1U << 4);
 80036d8:	4b94      	ldr	r3, [pc, #592]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	4b93      	ldr	r3, [pc, #588]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036de:	2110      	movs	r1, #16
 80036e0:	438a      	bics	r2, r1
 80036e2:	605a      	str	r2, [r3, #4]
	GPIOB->MODER &= ~(0x3UL << 8U);
 80036e4:	4b91      	ldr	r3, [pc, #580]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	4b90      	ldr	r3, [pc, #576]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036ea:	4992      	ldr	r1, [pc, #584]	@ (8003934 <USER_TIM3_PWM_Init+0x2a0>)
 80036ec:	400a      	ands	r2, r1
 80036ee:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |=  (0x2UL << 8U);
 80036f0:	4b8e      	ldr	r3, [pc, #568]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	4b8d      	ldr	r3, [pc, #564]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80036f6:	2180      	movs	r1, #128	@ 0x80
 80036f8:	0089      	lsls	r1, r1, #2
 80036fa:	430a      	orrs	r2, r1
 80036fc:	601a      	str	r2, [r3, #0]

	// PB5 (CH2 - AF1)
	GPIOB->AFRL &= ~( 0xFUL << 20U ); // Clear PB5 bits (23:20)
 80036fe:	4b8b      	ldr	r3, [pc, #556]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003700:	6a1a      	ldr	r2, [r3, #32]
 8003702:	4b8a      	ldr	r3, [pc, #552]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003704:	498c      	ldr	r1, [pc, #560]	@ (8003938 <USER_TIM3_PWM_Init+0x2a4>)
 8003706:	400a      	ands	r2, r1
 8003708:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  ( 0x1UL << 20U ); // Set PB5 to AF1
 800370a:	4b88      	ldr	r3, [pc, #544]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800370c:	6a1a      	ldr	r2, [r3, #32]
 800370e:	4b87      	ldr	r3, [pc, #540]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003710:	2180      	movs	r1, #128	@ 0x80
 8003712:	0349      	lsls	r1, r1, #13
 8003714:	430a      	orrs	r2, r1
 8003716:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~( 0x3UL <<  10U );
 8003718:	4b84      	ldr	r3, [pc, #528]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800371a:	68da      	ldr	r2, [r3, #12]
 800371c:	4b83      	ldr	r3, [pc, #524]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800371e:	4987      	ldr	r1, [pc, #540]	@ (800393c <USER_TIM3_PWM_Init+0x2a8>)
 8003720:	400a      	ands	r2, r1
 8003722:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~( 0x1UL <<  5U );
 8003724:	4b81      	ldr	r3, [pc, #516]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	4b80      	ldr	r3, [pc, #512]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800372a:	2120      	movs	r1, #32
 800372c:	438a      	bics	r2, r1
 800372e:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x1UL <<  10U );
 8003730:	4b7e      	ldr	r3, [pc, #504]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	4b7d      	ldr	r3, [pc, #500]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003736:	4982      	ldr	r1, [pc, #520]	@ (8003940 <USER_TIM3_PWM_Init+0x2ac>)
 8003738:	400a      	ands	r2, r1
 800373a:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x2UL <<  10U );
 800373c:	4b7b      	ldr	r3, [pc, #492]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	4b7a      	ldr	r3, [pc, #488]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003742:	2180      	movs	r1, #128	@ 0x80
 8003744:	0109      	lsls	r1, r1, #4
 8003746:	430a      	orrs	r2, r1
 8003748:	601a      	str	r2, [r3, #0]

	// PB6 (CH3 - AF3)
	GPIOB->AFRL &= ~( 0xFUL << 24U ); // Clear PB6 bits (27:24)
 800374a:	4b78      	ldr	r3, [pc, #480]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800374c:	6a1a      	ldr	r2, [r3, #32]
 800374e:	4b77      	ldr	r3, [pc, #476]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003750:	497c      	ldr	r1, [pc, #496]	@ (8003944 <USER_TIM3_PWM_Init+0x2b0>)
 8003752:	400a      	ands	r2, r1
 8003754:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  ( 0x3UL << 24U); // Set PB6 to AF3
 8003756:	4b75      	ldr	r3, [pc, #468]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003758:	6a1a      	ldr	r2, [r3, #32]
 800375a:	4b74      	ldr	r3, [pc, #464]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800375c:	21c0      	movs	r1, #192	@ 0xc0
 800375e:	0489      	lsls	r1, r1, #18
 8003760:	430a      	orrs	r2, r1
 8003762:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~( 0x3UL << 12U);
 8003764:	4b71      	ldr	r3, [pc, #452]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	4b70      	ldr	r3, [pc, #448]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800376a:	4977      	ldr	r1, [pc, #476]	@ (8003948 <USER_TIM3_PWM_Init+0x2b4>)
 800376c:	400a      	ands	r2, r1
 800376e:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~( 0x1UL << 6U);
 8003770:	4b6e      	ldr	r3, [pc, #440]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	4b6d      	ldr	r3, [pc, #436]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003776:	2140      	movs	r1, #64	@ 0x40
 8003778:	438a      	bics	r2, r1
 800377a:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x1UL << 12U);
 800377c:	4b6b      	ldr	r3, [pc, #428]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	4b6a      	ldr	r3, [pc, #424]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003782:	4972      	ldr	r1, [pc, #456]	@ (800394c <USER_TIM3_PWM_Init+0x2b8>)
 8003784:	400a      	ands	r2, r1
 8003786:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x2UL << 12U);
 8003788:	4b68      	ldr	r3, [pc, #416]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	4b67      	ldr	r3, [pc, #412]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800378e:	2180      	movs	r1, #128	@ 0x80
 8003790:	0189      	lsls	r1, r1, #6
 8003792:	430a      	orrs	r2, r1
 8003794:	601a      	str	r2, [r3, #0]

	// PB7 (CH4 - AF3)
	GPIOB->AFRL &= ~(0xFUL << 28U); // Clear PB7 bits (31:28)
 8003796:	4b65      	ldr	r3, [pc, #404]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 8003798:	6a1a      	ldr	r2, [r3, #32]
 800379a:	4b64      	ldr	r3, [pc, #400]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 800379c:	0112      	lsls	r2, r2, #4
 800379e:	0912      	lsrs	r2, r2, #4
 80037a0:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  (0x3UL << 28U); // Set PB7 to AF3
 80037a2:	4b62      	ldr	r3, [pc, #392]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037a4:	6a1a      	ldr	r2, [r3, #32]
 80037a6:	4b61      	ldr	r3, [pc, #388]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037a8:	21c0      	movs	r1, #192	@ 0xc0
 80037aa:	0589      	lsls	r1, r1, #22
 80037ac:	430a      	orrs	r2, r1
 80037ae:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~(0x3UL << 14U);
 80037b0:	4b5e      	ldr	r3, [pc, #376]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037b2:	68da      	ldr	r2, [r3, #12]
 80037b4:	4b5d      	ldr	r3, [pc, #372]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037b6:	4966      	ldr	r1, [pc, #408]	@ (8003950 <USER_TIM3_PWM_Init+0x2bc>)
 80037b8:	400a      	ands	r2, r1
 80037ba:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~(0x1UL << 7U);
 80037bc:	4b5b      	ldr	r3, [pc, #364]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	4b5a      	ldr	r3, [pc, #360]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037c2:	2180      	movs	r1, #128	@ 0x80
 80037c4:	438a      	bics	r2, r1
 80037c6:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~(0x1UL << 14U);
 80037c8:	4b58      	ldr	r3, [pc, #352]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	4b57      	ldr	r3, [pc, #348]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037ce:	4961      	ldr	r1, [pc, #388]	@ (8003954 <USER_TIM3_PWM_Init+0x2c0>)
 80037d0:	400a      	ands	r2, r1
 80037d2:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  (0x2UL << 14U);
 80037d4:	4b55      	ldr	r3, [pc, #340]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	4b54      	ldr	r3, [pc, #336]	@ (800392c <USER_TIM3_PWM_Init+0x298>)
 80037da:	2180      	movs	r1, #128	@ 0x80
 80037dc:	0209      	lsls	r1, r1, #8
 80037de:	430a      	orrs	r2, r1
 80037e0:	601a      	str	r2, [r3, #0]

	/* STEP 1. Configure the clock source (internal) */
	TIM3->SMCR	&= ~(0x1UL << 16U)
 80037e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	4b5c      	ldr	r3, [pc, #368]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80037e8:	495c      	ldr	r1, [pc, #368]	@ (800395c <USER_TIM3_PWM_Init+0x2c8>)
 80037ea:	400a      	ands	r2, r1
 80037ec:	609a      	str	r2, [r3, #8]
							&  ~(0x7UL <<  0U);//		Prescaler is clocked directed by the internal clock

	/* STEP 2. Configure the counter mode, the auto-reload and the overflow UEV-event  */
	TIM3->CR1	&= ~(0x3UL << 5U) //		Selects edge-aligned mode
 80037ee:	4b5a      	ldr	r3, [pc, #360]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	4b59      	ldr	r3, [pc, #356]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80037f4:	2176      	movs	r1, #118	@ 0x76
 80037f6:	438a      	bics	r2, r1
 80037f8:	601a      	str	r2, [r3, #0]
						&  ~(0x1UL << 4U) //		Counter used as upcounter
						&  ~(0x1UL << 2U) //		UEV can be generated by software
						&  ~(0x1UL << 1U);//		Update Event (UEV) enabled
	TIM3->CR1	|=  (0x1UL << 7U);//		Auto-reload register is buffered
 80037fa:	4b57      	ldr	r3, [pc, #348]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	4b56      	ldr	r3, [pc, #344]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003800:	2180      	movs	r1, #128	@ 0x80
 8003802:	430a      	orrs	r2, r1
 8003804:	601a      	str	r2, [r3, #0]

	/* STEP 3. Configure the prescaler, the period and the duty cycle register values */
	TIM3->PSC = 0U;
 8003806:	4b54      	ldr	r3, [pc, #336]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003808:	2200      	movs	r2, #0
 800380a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 47999U;//	for 1 KHz frequency
 800380c:	4b52      	ldr	r3, [pc, #328]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800380e:	4a54      	ldr	r2, [pc, #336]	@ (8003960 <USER_TIM3_PWM_Init+0x2cc>)
 8003810:	62da      	str	r2, [r3, #44]	@ 0x2c
	uint16_t duty = USER_Duty_Cycle(0); // 0-100 range values
 8003812:	1dbc      	adds	r4, r7, #6
 8003814:	2000      	movs	r0, #0
 8003816:	f000 f94b 	bl	8003ab0 <USER_Duty_Cycle>
 800381a:	0003      	movs	r3, r0
 800381c:	8023      	strh	r3, [r4, #0]
	TIM3->CCR1 = duty;
 800381e:	4b4e      	ldr	r3, [pc, #312]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003820:	1dba      	adds	r2, r7, #6
 8003822:	8812      	ldrh	r2, [r2, #0]
 8003824:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = duty;
 8003826:	4b4c      	ldr	r3, [pc, #304]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003828:	1dba      	adds	r2, r7, #6
 800382a:	8812      	ldrh	r2, [r2, #0]
 800382c:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = duty;
 800382e:	4b4a      	ldr	r3, [pc, #296]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003830:	1dba      	adds	r2, r7, #6
 8003832:	8812      	ldrh	r2, [r2, #0]
 8003834:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = duty;
 8003836:	4b48      	ldr	r3, [pc, #288]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003838:	1dba      	adds	r2, r7, #6
 800383a:	8812      	ldrh	r2, [r2, #0]
 800383c:	641a      	str	r2, [r3, #64]	@ 0x40

	/* STEP 4. Configure the PWM mode, the compare register load and channel direction */
	/* For CH1 and CH2 -> CCMR1 */
	TIM3->CCMR1 &= ~((0x3UL << 0U) | (0x7UL << 4U) | (0x1UL << 3U)); // Clear CC1S, OC1M, OC1PE
 800383e:	4b46      	ldr	r3, [pc, #280]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003840:	699a      	ldr	r2, [r3, #24]
 8003842:	4b45      	ldr	r3, [pc, #276]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003844:	217b      	movs	r1, #123	@ 0x7b
 8003846:	438a      	bics	r2, r1
 8003848:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |=  ((0x0UL << 0U) | (0x6UL << 4U) | (0x1UL << 3U)); // CC1 as output, PWM1, preload
 800384a:	4b43      	ldr	r3, [pc, #268]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	4b42      	ldr	r3, [pc, #264]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003850:	2168      	movs	r1, #104	@ 0x68
 8003852:	430a      	orrs	r2, r1
 8003854:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 &= ~((0x3UL << 8U) | (0x7UL << 12U) | (0x1UL << 11U)); // Clear CC2S, OC2M, OC2PE
 8003856:	4b40      	ldr	r3, [pc, #256]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003858:	699a      	ldr	r2, [r3, #24]
 800385a:	4b3f      	ldr	r3, [pc, #252]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800385c:	4941      	ldr	r1, [pc, #260]	@ (8003964 <USER_TIM3_PWM_Init+0x2d0>)
 800385e:	400a      	ands	r2, r1
 8003860:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |=  ((0x0UL << 8U) | (0x6UL << 12U) | (0x1UL << 11U)); // CC2 as output, PWM1, preload
 8003862:	4b3d      	ldr	r3, [pc, #244]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003864:	699a      	ldr	r2, [r3, #24]
 8003866:	4b3c      	ldr	r3, [pc, #240]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003868:	21d0      	movs	r1, #208	@ 0xd0
 800386a:	01c9      	lsls	r1, r1, #7
 800386c:	430a      	orrs	r2, r1
 800386e:	619a      	str	r2, [r3, #24]

	/* For CH3 and CH4 -> CCMR2 */
	TIM3->CCMR2 &= ~((0x3UL << 0U) | (0x7UL << 4U) | (0x1UL << 3U)); // Clear CC3S, OC3M, OC3PE
 8003870:	4b39      	ldr	r3, [pc, #228]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003872:	69da      	ldr	r2, [r3, #28]
 8003874:	4b38      	ldr	r3, [pc, #224]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003876:	217b      	movs	r1, #123	@ 0x7b
 8003878:	438a      	bics	r2, r1
 800387a:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |=  ((0x0UL << 0U) | (0x6UL << 4U) | (0x1UL << 3U)); // CC3 as output, PWM1, preload
 800387c:	4b36      	ldr	r3, [pc, #216]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800387e:	69da      	ldr	r2, [r3, #28]
 8003880:	4b35      	ldr	r3, [pc, #212]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003882:	2168      	movs	r1, #104	@ 0x68
 8003884:	430a      	orrs	r2, r1
 8003886:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 &= ~((0x3UL << 8U) | (0x7UL << 12U) | (0x1UL << 11U)); // Clear CC4S, OC4M, OC4PE
 8003888:	4b33      	ldr	r3, [pc, #204]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800388a:	69da      	ldr	r2, [r3, #28]
 800388c:	4b32      	ldr	r3, [pc, #200]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800388e:	4935      	ldr	r1, [pc, #212]	@ (8003964 <USER_TIM3_PWM_Init+0x2d0>)
 8003890:	400a      	ands	r2, r1
 8003892:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |=  ((0x0UL << 8U) | (0x6UL << 12U) | (0x1UL << 11U)); // CC4 as output, PWM1, preload
 8003894:	4b30      	ldr	r3, [pc, #192]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003896:	69da      	ldr	r2, [r3, #28]
 8003898:	4b2f      	ldr	r3, [pc, #188]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800389a:	21d0      	movs	r1, #208	@ 0xd0
 800389c:	01c9      	lsls	r1, r1, #7
 800389e:	430a      	orrs	r2, r1
 80038a0:	61da      	str	r2, [r3, #28]

	/* STEP 5. Generate the UEV-event to load the registers */
	TIM3->EGR |=  ( 0x1UL <<  0U );
 80038a2:	4b2d      	ldr	r3, [pc, #180]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038a4:	695a      	ldr	r2, [r3, #20]
 80038a6:	4b2c      	ldr	r3, [pc, #176]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038a8:	2101      	movs	r1, #1
 80038aa:	430a      	orrs	r2, r1
 80038ac:	615a      	str	r2, [r3, #20]

	/* STEP 6. Enable the PWM signal output and set the polarity */
	// CH1: OC1 active high, output enable
	TIM3->CCER	&= ~( 0x1UL <<  3U ) //		for output mode, this bit must be cleared
 80038ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038b0:	6a1a      	ldr	r2, [r3, #32]
 80038b2:	4b29      	ldr	r3, [pc, #164]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038b4:	210a      	movs	r1, #10
 80038b6:	438a      	bics	r2, r1
 80038b8:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  1U );//		OC1 active high
	TIM3->CCER	|=  ( 0x1UL <<  0U );//		OC1 signal is output on the corresponding pin
 80038ba:	4b27      	ldr	r3, [pc, #156]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038bc:	6a1a      	ldr	r2, [r3, #32]
 80038be:	4b26      	ldr	r3, [pc, #152]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038c0:	2101      	movs	r1, #1
 80038c2:	430a      	orrs	r2, r1
 80038c4:	621a      	str	r2, [r3, #32]

	// CH2: OC2 active high, output enable
	TIM3->CCER	&= ~( 0x1UL <<  7U ) //		for output mode, this bit must be cleared
 80038c6:	4b24      	ldr	r3, [pc, #144]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038c8:	6a1a      	ldr	r2, [r3, #32]
 80038ca:	4b23      	ldr	r3, [pc, #140]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038cc:	21a0      	movs	r1, #160	@ 0xa0
 80038ce:	438a      	bics	r2, r1
 80038d0:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  5U );//		OC2 active high
	TIM3->CCER	|=  ( 0x1UL <<  4U );//		OC2 signal is output on the corresponding pin
 80038d2:	4b21      	ldr	r3, [pc, #132]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038d4:	6a1a      	ldr	r2, [r3, #32]
 80038d6:	4b20      	ldr	r3, [pc, #128]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038d8:	2110      	movs	r1, #16
 80038da:	430a      	orrs	r2, r1
 80038dc:	621a      	str	r2, [r3, #32]

	// CH3: OC3 active high, output enable
	TIM3->CCER	&= ~( 0x1UL << 11U ) //		for output mode, this bit must be cleared
 80038de:	4b1e      	ldr	r3, [pc, #120]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038e0:	6a1a      	ldr	r2, [r3, #32]
 80038e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038e4:	4920      	ldr	r1, [pc, #128]	@ (8003968 <USER_TIM3_PWM_Init+0x2d4>)
 80038e6:	400a      	ands	r2, r1
 80038e8:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  9U );//		OC3 active high
	TIM3->CCER	|=  ( 0x1UL <<  8U );//		OC3 signal is output on the corresponding pin
 80038ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038ec:	6a1a      	ldr	r2, [r3, #32]
 80038ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038f0:	2180      	movs	r1, #128	@ 0x80
 80038f2:	0049      	lsls	r1, r1, #1
 80038f4:	430a      	orrs	r2, r1
 80038f6:	621a      	str	r2, [r3, #32]

	// CH4: OC4 active high, output enable
	TIM3->CCER	&= ~( 0x1UL << 15U ) //		for output mode, this bit must be cleared
 80038f8:	4b17      	ldr	r3, [pc, #92]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038fa:	6a1a      	ldr	r2, [r3, #32]
 80038fc:	4b16      	ldr	r3, [pc, #88]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 80038fe:	491b      	ldr	r1, [pc, #108]	@ (800396c <USER_TIM3_PWM_Init+0x2d8>)
 8003900:	400a      	ands	r2, r1
 8003902:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL << 13U );//		OC4 active high
	TIM3->CCER	|=  ( 0x1UL << 12U );//		OC4 signal is output on the corresponding pin
 8003904:	4b14      	ldr	r3, [pc, #80]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003906:	6a1a      	ldr	r2, [r3, #32]
 8003908:	4b13      	ldr	r3, [pc, #76]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 800390a:	2180      	movs	r1, #128	@ 0x80
 800390c:	0149      	lsls	r1, r1, #5
 800390e:	430a      	orrs	r2, r1
 8003910:	621a      	str	r2, [r3, #32]

	/* STEP 7. Enable the Timer to start counting */
	TIM3->CR1	|=  ( 0x1UL <<  0U );
 8003912:	4b11      	ldr	r3, [pc, #68]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	4b10      	ldr	r3, [pc, #64]	@ (8003958 <USER_TIM3_PWM_Init+0x2c4>)
 8003918:	2101      	movs	r1, #1
 800391a:	430a      	orrs	r2, r1
 800391c:	601a      	str	r2, [r3, #0]
}
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	46bd      	mov	sp, r7
 8003922:	b003      	add	sp, #12
 8003924:	bd90      	pop	{r4, r7, pc}
 8003926:	46c0      	nop			@ (mov r8, r8)
 8003928:	40021000 	.word	0x40021000
 800392c:	50000400 	.word	0x50000400
 8003930:	fff0ffff 	.word	0xfff0ffff
 8003934:	fffffcff 	.word	0xfffffcff
 8003938:	ff0fffff 	.word	0xff0fffff
 800393c:	fffff3ff 	.word	0xfffff3ff
 8003940:	fffffbff 	.word	0xfffffbff
 8003944:	f0ffffff 	.word	0xf0ffffff
 8003948:	ffffcfff 	.word	0xffffcfff
 800394c:	ffffefff 	.word	0xffffefff
 8003950:	ffff3fff 	.word	0xffff3fff
 8003954:	ffffbfff 	.word	0xffffbfff
 8003958:	40000400 	.word	0x40000400
 800395c:	fffefff8 	.word	0xfffefff8
 8003960:	0000bb7f 	.word	0x0000bb7f
 8003964:	ffff84ff 	.word	0xffff84ff
 8003968:	fffff5ff 	.word	0xfffff5ff
 800396c:	ffff5fff 	.word	0xffff5fff

08003970 <USER_TIM14_Init>:

void USER_TIM14_Init(void) {
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
	RCC->APBENR2	|=  (0x1UL <<  15U);//		Enable TIM14 clock source
 8003974:	4b0a      	ldr	r3, [pc, #40]	@ (80039a0 <USER_TIM14_Init+0x30>)
 8003976:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003978:	4b09      	ldr	r3, [pc, #36]	@ (80039a0 <USER_TIM14_Init+0x30>)
 800397a:	2180      	movs	r1, #128	@ 0x80
 800397c:	0209      	lsls	r1, r1, #8
 800397e:	430a      	orrs	r2, r1
 8003980:	641a      	str	r2, [r3, #64]	@ 0x40
	TIM14->SMCR		&= ~( 0x1UL << 16U)
 8003982:	4b08      	ldr	r3, [pc, #32]	@ (80039a4 <USER_TIM14_Init+0x34>)
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	4b07      	ldr	r3, [pc, #28]	@ (80039a4 <USER_TIM14_Init+0x34>)
 8003988:	4907      	ldr	r1, [pc, #28]	@ (80039a8 <USER_TIM14_Init+0x38>)
 800398a:	400a      	ands	r2, r1
 800398c:	609a      	str	r2, [r3, #8]
								&  ~( 0x7UL << 0U);// 	Prescaler is clocked directed by the internal clock
	TIM14->CR1		&= ~( 0x1UL << 7U) //		Auto-reload register is not buffered
 800398e:	4b05      	ldr	r3, [pc, #20]	@ (80039a4 <USER_TIM14_Init+0x34>)
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	4b04      	ldr	r3, [pc, #16]	@ (80039a4 <USER_TIM14_Init+0x34>)
 8003994:	21f2      	movs	r1, #242	@ 0xf2
 8003996:	438a      	bics	r2, r1
 8003998:	601a      	str	r2, [r3, #0]
								&  ~( 0x3UL << 5U) //		Selects edge-aligned mode
								&  ~( 0x1UL << 4U) //		Counter used as upcounter
								&  ~( 0x1UL << 1U);//		Update Event (UEV) enabled
}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40021000 	.word	0x40021000
 80039a4:	40002000 	.word	0x40002000
 80039a8:	fffefff8 	.word	0xfffefff8

080039ac <USER_TIM16_Init>:

void USER_TIM16_Init(void) {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
    // 1. Habilitar el reloj de TIM16 (APBENR2 bit 17)
    RCC->APBENR2 |= (0x1UL << 17U);
 80039b0:	4b24      	ldr	r3, [pc, #144]	@ (8003a44 <USER_TIM16_Init+0x98>)
 80039b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039b4:	4b23      	ldr	r3, [pc, #140]	@ (8003a44 <USER_TIM16_Init+0x98>)
 80039b6:	2180      	movs	r1, #128	@ 0x80
 80039b8:	0289      	lsls	r1, r1, #10
 80039ba:	430a      	orrs	r2, r1
 80039bc:	641a      	str	r2, [r3, #64]	@ 0x40

    // 2. Configuración básica del timer
    TIM16->SMCR &= ~(0x1UL << 16U); // Clock source = internal
 80039be:	4b22      	ldr	r3, [pc, #136]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	4b21      	ldr	r3, [pc, #132]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039c4:	4921      	ldr	r1, [pc, #132]	@ (8003a4c <USER_TIM16_Init+0xa0>)
 80039c6:	400a      	ands	r2, r1
 80039c8:	609a      	str	r2, [r3, #8]
    TIM16->SMCR &= ~(0x7UL << 0U);  // Slave mode = disabled
 80039ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039d0:	2107      	movs	r1, #7
 80039d2:	438a      	bics	r2, r1
 80039d4:	609a      	str	r2, [r3, #8]

    TIM16->CR1 &= ~(0x1UL << 7U);   // Auto-reload not buffered
 80039d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	4b1b      	ldr	r3, [pc, #108]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039dc:	2180      	movs	r1, #128	@ 0x80
 80039de:	438a      	bics	r2, r1
 80039e0:	601a      	str	r2, [r3, #0]
    TIM16->CR1 &= ~(0x3UL << 5U);   // Edge-aligned mode
 80039e2:	4b19      	ldr	r3, [pc, #100]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	4b18      	ldr	r3, [pc, #96]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039e8:	2160      	movs	r1, #96	@ 0x60
 80039ea:	438a      	bics	r2, r1
 80039ec:	601a      	str	r2, [r3, #0]
    TIM16->CR1 &= ~(0x1UL << 4U);   // Upcounter
 80039ee:	4b16      	ldr	r3, [pc, #88]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	4b15      	ldr	r3, [pc, #84]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039f4:	2110      	movs	r1, #16
 80039f6:	438a      	bics	r2, r1
 80039f8:	601a      	str	r2, [r3, #0]
    TIM16->CR1 &= ~(0x1UL << 1U);   // UEV enabled
 80039fa:	4b13      	ldr	r3, [pc, #76]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	4b12      	ldr	r3, [pc, #72]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a00:	2102      	movs	r1, #2
 8003a02:	438a      	bics	r2, r1
 8003a04:	601a      	str	r2, [r3, #0]

    // 3. Configurar prescaler y periodo para el intervalo deseado
    // Ejemplo: 10ms a 48MHz -> (PSC=4799, ARR=99)
    TIM16->PSC = 4799;    // (48,000,000 / (4799+1)) = 10,000 Hz
 8003a06:	4b10      	ldr	r3, [pc, #64]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a08:	4a11      	ldr	r2, [pc, #68]	@ (8003a50 <USER_TIM16_Init+0xa4>)
 8003a0a:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM16->ARR = 99;      // 100 ticks = 10 ms
 8003a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a0e:	2263      	movs	r2, #99	@ 0x63
 8003a10:	62da      	str	r2, [r3, #44]	@ 0x2c

    // 4. Limpiar la bandera UIF antes de habilitar interrupción
	TIM16->SR &= ~(1UL << 0);
 8003a12:	4b0d      	ldr	r3, [pc, #52]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	4b0c      	ldr	r3, [pc, #48]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a18:	2101      	movs	r1, #1
 8003a1a:	438a      	bics	r2, r1
 8003a1c:	611a      	str	r2, [r3, #16]

	// 5. Habilitar la interrupción de "update" (UIE)
	TIM16->DIER |= (1UL << 0);
 8003a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	4b09      	ldr	r3, [pc, #36]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a24:	2101      	movs	r1, #1
 8003a26:	430a      	orrs	r2, r1
 8003a28:	60da      	str	r2, [r3, #12]

	NVIC_ISER0 = (1UL << 21); // Habilita TIM16_IRQn
 8003a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a54 <USER_TIM16_Init+0xa8>)
 8003a2c:	2280      	movs	r2, #128	@ 0x80
 8003a2e:	0392      	lsls	r2, r2, #14
 8003a30:	601a      	str	r2, [r3, #0]

	// 7. Arrancar el timer
	TIM16->CR1 |= (1UL << 0); // CEN = 1 (enable)
 8003a32:	4b05      	ldr	r3, [pc, #20]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	4b04      	ldr	r3, [pc, #16]	@ (8003a48 <USER_TIM16_Init+0x9c>)
 8003a38:	2101      	movs	r1, #1
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	601a      	str	r2, [r3, #0]
}
 8003a3e:	46c0      	nop			@ (mov r8, r8)
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	40021000 	.word	0x40021000
 8003a48:	40014400 	.word	0x40014400
 8003a4c:	fffeffff 	.word	0xfffeffff
 8003a50:	000012bf 	.word	0x000012bf
 8003a54:	e000e100 	.word	0xe000e100

08003a58 <USER_TIM17_Init_Timer>:
	/* STEP 7. Disable the Timer to stop counting */
	TIM14->CR1 &= ~(1UL << 0); // CEN = 0
	TIM14->SR &= ~(1UL << 0);
}

void USER_TIM17_Init_Timer(void) {
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  RCC->APBENR2 |= (1UL << 18U); // Enable TIM17 clock
 8003a5c:	4b10      	ldr	r3, [pc, #64]	@ (8003aa0 <USER_TIM17_Init_Timer+0x48>)
 8003a5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a60:	4b0f      	ldr	r3, [pc, #60]	@ (8003aa0 <USER_TIM17_Init_Timer+0x48>)
 8003a62:	2180      	movs	r1, #128	@ 0x80
 8003a64:	02c9      	lsls	r1, r1, #11
 8003a66:	430a      	orrs	r2, r1
 8003a68:	641a      	str	r2, [r3, #64]	@ 0x40
  TIM17->CR1 &= ~(1UL << 7U) & ~(1UL << 1U); // No buffering, UEV enabled
 8003a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a70:	2182      	movs	r1, #130	@ 0x82
 8003a72:	438a      	bics	r2, r1
 8003a74:	601a      	str	r2, [r3, #0]
  TIM17->PSC = 1499U; // Prescaler: 48MHz / (1499 + 1) = 32kHz → 31.25 µs per tick
 8003a76:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a78:	4a0b      	ldr	r2, [pc, #44]	@ (8003aa8 <USER_TIM17_Init_Timer+0x50>)
 8003a7a:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM17->ARR = 65535U;   // Max count
 8003a7c:	4b09      	ldr	r3, [pc, #36]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a7e:	4a0b      	ldr	r2, [pc, #44]	@ (8003aac <USER_TIM17_Init_Timer+0x54>)
 8003a80:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM17->SR &= ~(1UL << 0U); // Clear update flag
 8003a82:	4b08      	ldr	r3, [pc, #32]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a84:	691a      	ldr	r2, [r3, #16]
 8003a86:	4b07      	ldr	r3, [pc, #28]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a88:	2101      	movs	r1, #1
 8003a8a:	438a      	bics	r2, r1
 8003a8c:	611a      	str	r2, [r3, #16]
  TIM17->CR1 |= (1UL << 0U); // Start timer
 8003a8e:	4b05      	ldr	r3, [pc, #20]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	4b04      	ldr	r3, [pc, #16]	@ (8003aa4 <USER_TIM17_Init_Timer+0x4c>)
 8003a94:	2101      	movs	r1, #1
 8003a96:	430a      	orrs	r2, r1
 8003a98:	601a      	str	r2, [r3, #0]
}
 8003a9a:	46c0      	nop			@ (mov r8, r8)
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40014800 	.word	0x40014800
 8003aa8:	000005db 	.word	0x000005db
 8003aac:	0000ffff 	.word	0x0000ffff

08003ab0 <USER_Duty_Cycle>:


// function used internally for initialization
uint16_t USER_Duty_Cycle( uint8_t duty ){
 8003ab0:	b5b0      	push	{r4, r5, r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	0002      	movs	r2, r0
 8003ab8:	1dfb      	adds	r3, r7, #7
 8003aba:	701a      	strb	r2, [r3, #0]
	/* duty can be a value between 0% and 100% */
	if( duty <= 100 )
 8003abc:	1dfb      	adds	r3, r7, #7
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b64      	cmp	r3, #100	@ 0x64
 8003ac2:	d821      	bhi.n	8003b08 <USER_Duty_Cycle+0x58>
		return (( duty / 100.0 )*( TIM3->ARR + 1));
 8003ac4:	1dfb      	adds	r3, r7, #7
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f7fe fd59 	bl	8002580 <__aeabi_i2d>
 8003ace:	2200      	movs	r2, #0
 8003ad0:	4b10      	ldr	r3, [pc, #64]	@ (8003b14 <USER_Duty_Cycle+0x64>)
 8003ad2:	f7fd f9ef 	bl	8000eb4 <__aeabi_ddiv>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	000b      	movs	r3, r1
 8003ada:	0014      	movs	r4, r2
 8003adc:	001d      	movs	r5, r3
 8003ade:	4b0e      	ldr	r3, [pc, #56]	@ (8003b18 <USER_Duty_Cycle+0x68>)
 8003ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f7fe fd79 	bl	80025dc <__aeabi_ui2d>
 8003aea:	0002      	movs	r2, r0
 8003aec:	000b      	movs	r3, r1
 8003aee:	0020      	movs	r0, r4
 8003af0:	0029      	movs	r1, r5
 8003af2:	f7fd fe19 	bl	8001728 <__aeabi_dmul>
 8003af6:	0002      	movs	r2, r0
 8003af8:	000b      	movs	r3, r1
 8003afa:	0010      	movs	r0, r2
 8003afc:	0019      	movs	r1, r3
 8003afe:	f7fc fcc3 	bl	8000488 <__aeabi_d2uiz>
 8003b02:	0003      	movs	r3, r0
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	e000      	b.n	8003b0a <USER_Duty_Cycle+0x5a>
	else
		return 0;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b002      	add	sp, #8
 8003b10:	bdb0      	pop	{r4, r5, r7, pc}
 8003b12:	46c0      	nop			@ (mov r8, r8)
 8003b14:	40590000 	.word	0x40590000
 8003b18:	40000400 	.word	0x40000400

08003b1c <USER_USART1_Init>:
#include "main.h"
#include "user_uart.h"
#include "user_tim.h"
#include "user_core_cm0plus.h"

void USER_USART1_Init(void) {
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
	/* STEP 0. Enable the clock peripheral for the USART1 */
	RCC->IOPENR = RCC->IOPENR | (0x1UL << 0U);
 8003b20:	4b52      	ldr	r3, [pc, #328]	@ (8003c6c <USER_USART1_Init+0x150>)
 8003b22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b24:	4b51      	ldr	r3, [pc, #324]	@ (8003c6c <USER_USART1_Init+0x150>)
 8003b26:	2101      	movs	r1, #1
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	635a      	str	r2, [r3, #52]	@ 0x34
	RCC->APBENR2 = RCC->APBENR2 | (0x1UL << 14U);
 8003b2c:	4b4f      	ldr	r3, [pc, #316]	@ (8003c6c <USER_USART1_Init+0x150>)
 8003b2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b30:	4b4e      	ldr	r3, [pc, #312]	@ (8003c6c <USER_USART1_Init+0x150>)
 8003b32:	2180      	movs	r1, #128	@ 0x80
 8003b34:	01c9      	lsls	r1, r1, #7
 8003b36:	430a      	orrs	r2, r1
 8003b38:	641a      	str	r2, [r3, #64]	@ 0x40

	/* STEP 0. Configure the TX pin (PA9) as Alternate Function Push-Pull */
	GPIOA->AFRH = GPIOA->AFRH & ~(0xEUL << 4U);
 8003b3a:	23a0      	movs	r3, #160	@ 0xa0
 8003b3c:	05db      	lsls	r3, r3, #23
 8003b3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b40:	23a0      	movs	r3, #160	@ 0xa0
 8003b42:	05db      	lsls	r3, r3, #23
 8003b44:	21e0      	movs	r1, #224	@ 0xe0
 8003b46:	438a      	bics	r2, r1
 8003b48:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->AFRH = GPIOA->AFRH | (0x1UL << 4U);
 8003b4a:	23a0      	movs	r3, #160	@ 0xa0
 8003b4c:	05db      	lsls	r3, r3, #23
 8003b4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b50:	23a0      	movs	r3, #160	@ 0xa0
 8003b52:	05db      	lsls	r3, r3, #23
 8003b54:	2110      	movs	r1, #16
 8003b56:	430a      	orrs	r2, r1
 8003b58:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 18U);
 8003b5a:	23a0      	movs	r3, #160	@ 0xa0
 8003b5c:	05db      	lsls	r3, r3, #23
 8003b5e:	68da      	ldr	r2, [r3, #12]
 8003b60:	23a0      	movs	r3, #160	@ 0xa0
 8003b62:	05db      	lsls	r3, r3, #23
 8003b64:	4942      	ldr	r1, [pc, #264]	@ (8003c70 <USER_USART1_Init+0x154>)
 8003b66:	400a      	ands	r2, r1
 8003b68:	60da      	str	r2, [r3, #12]
	GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 9U);
 8003b6a:	23a0      	movs	r3, #160	@ 0xa0
 8003b6c:	05db      	lsls	r3, r3, #23
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	23a0      	movs	r3, #160	@ 0xa0
 8003b72:	05db      	lsls	r3, r3, #23
 8003b74:	493f      	ldr	r1, [pc, #252]	@ (8003c74 <USER_USART1_Init+0x158>)
 8003b76:	400a      	ands	r2, r1
 8003b78:	605a      	str	r2, [r3, #4]
	GPIOA->MODER = GPIOA->MODER & ~(0x3UL << 18U);
 8003b7a:	23a0      	movs	r3, #160	@ 0xa0
 8003b7c:	05db      	lsls	r3, r3, #23
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	23a0      	movs	r3, #160	@ 0xa0
 8003b82:	05db      	lsls	r3, r3, #23
 8003b84:	493a      	ldr	r1, [pc, #232]	@ (8003c70 <USER_USART1_Init+0x154>)
 8003b86:	400a      	ands	r2, r1
 8003b88:	601a      	str	r2, [r3, #0]
	GPIOA->MODER = GPIOA->MODER | (0x2UL << 18U);
 8003b8a:	23a0      	movs	r3, #160	@ 0xa0
 8003b8c:	05db      	lsls	r3, r3, #23
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	23a0      	movs	r3, #160	@ 0xa0
 8003b92:	05db      	lsls	r3, r3, #23
 8003b94:	2180      	movs	r1, #128	@ 0x80
 8003b96:	0309      	lsls	r1, r1, #12
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]

	GPIOA->AFRH = GPIOA->AFRH & ~(0xEUL << 8U);
 8003b9c:	23a0      	movs	r3, #160	@ 0xa0
 8003b9e:	05db      	lsls	r3, r3, #23
 8003ba0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ba2:	23a0      	movs	r3, #160	@ 0xa0
 8003ba4:	05db      	lsls	r3, r3, #23
 8003ba6:	4934      	ldr	r1, [pc, #208]	@ (8003c78 <USER_USART1_Init+0x15c>)
 8003ba8:	400a      	ands	r2, r1
 8003baa:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->AFRH = GPIOA->AFRH | (0x1UL << 8U);
 8003bac:	23a0      	movs	r3, #160	@ 0xa0
 8003bae:	05db      	lsls	r3, r3, #23
 8003bb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bb2:	23a0      	movs	r3, #160	@ 0xa0
 8003bb4:	05db      	lsls	r3, r3, #23
 8003bb6:	2180      	movs	r1, #128	@ 0x80
 8003bb8:	0049      	lsls	r1, r1, #1
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 20U);
 8003bbe:	23a0      	movs	r3, #160	@ 0xa0
 8003bc0:	05db      	lsls	r3, r3, #23
 8003bc2:	68da      	ldr	r2, [r3, #12]
 8003bc4:	23a0      	movs	r3, #160	@ 0xa0
 8003bc6:	05db      	lsls	r3, r3, #23
 8003bc8:	492c      	ldr	r1, [pc, #176]	@ (8003c7c <USER_USART1_Init+0x160>)
 8003bca:	400a      	ands	r2, r1
 8003bcc:	60da      	str	r2, [r3, #12]
	GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 10U);
 8003bce:	23a0      	movs	r3, #160	@ 0xa0
 8003bd0:	05db      	lsls	r3, r3, #23
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	23a0      	movs	r3, #160	@ 0xa0
 8003bd6:	05db      	lsls	r3, r3, #23
 8003bd8:	4929      	ldr	r1, [pc, #164]	@ (8003c80 <USER_USART1_Init+0x164>)
 8003bda:	400a      	ands	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
	GPIOA->MODER = GPIOA->MODER & ~(0x3UL << 20U);
 8003bde:	23a0      	movs	r3, #160	@ 0xa0
 8003be0:	05db      	lsls	r3, r3, #23
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	23a0      	movs	r3, #160	@ 0xa0
 8003be6:	05db      	lsls	r3, r3, #23
 8003be8:	4924      	ldr	r1, [pc, #144]	@ (8003c7c <USER_USART1_Init+0x160>)
 8003bea:	400a      	ands	r2, r1
 8003bec:	601a      	str	r2, [r3, #0]
	GPIOA->MODER = GPIOA->MODER | (0x2UL << 20U);
 8003bee:	23a0      	movs	r3, #160	@ 0xa0
 8003bf0:	05db      	lsls	r3, r3, #23
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	23a0      	movs	r3, #160	@ 0xa0
 8003bf6:	05db      	lsls	r3, r3, #23
 8003bf8:	2180      	movs	r1, #128	@ 0x80
 8003bfa:	0389      	lsls	r1, r1, #14
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	601a      	str	r2, [r3, #0]

	/* STEP 1. Program the M bits in USART_CR1 to define the word length (8 bits) */
	USART1->CR1 = USART1->CR1 & ~(0x1UL << 28U);
 8003c00:	4b20      	ldr	r3, [pc, #128]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	4b1f      	ldr	r3, [pc, #124]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c06:	4920      	ldr	r1, [pc, #128]	@ (8003c88 <USER_USART1_Init+0x16c>)
 8003c08:	400a      	ands	r2, r1
 8003c0a:	601a      	str	r2, [r3, #0]
	USART1->CR1 = USART1->CR1 & ~(0x1UL << 12U);
 8003c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	4b1c      	ldr	r3, [pc, #112]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c12:	491e      	ldr	r1, [pc, #120]	@ (8003c8c <USER_USART1_Init+0x170>)
 8003c14:	400a      	ands	r2, r1
 8003c16:	601a      	str	r2, [r3, #0]

	/* STEP 2. Select the desired baud rate using the USART_BRR register */
	USART1->BRR = 417;
 8003c18:	4b1a      	ldr	r3, [pc, #104]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c1a:	22a2      	movs	r2, #162	@ 0xa2
 8003c1c:	32ff      	adds	r2, #255	@ 0xff
 8003c1e:	60da      	str	r2, [r3, #12]
	/* STEP 3. Program the number of STOP bits in USART_CR2 (1 stop bit) */\
	USART1->CR2 = USART1->CR2 & ~(0x3UL << 12U);
 8003c20:	4b18      	ldr	r3, [pc, #96]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	4b17      	ldr	r3, [pc, #92]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c26:	491a      	ldr	r1, [pc, #104]	@ (8003c90 <USER_USART1_Init+0x174>)
 8003c28:	400a      	ands	r2, r1
 8003c2a:	605a      	str	r2, [r3, #4]
	/* STEP 4. Enable TE (Transmitter Enable) and RE (Receiver Enable) */
	USART1->CR1 |= (1UL << 2U); // RE - Receiver enable
 8003c2c:	4b15      	ldr	r3, [pc, #84]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	4b14      	ldr	r3, [pc, #80]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c32:	2104      	movs	r1, #4
 8003c34:	430a      	orrs	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]
	USART1->CR1 |= (1UL << 3U); // TE - Transmitter enable
 8003c38:	4b12      	ldr	r3, [pc, #72]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b11      	ldr	r3, [pc, #68]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c3e:	2108      	movs	r1, #8
 8003c40:	430a      	orrs	r2, r1
 8003c42:	601a      	str	r2, [r3, #0]
	/* STEP 5. Enable the USART */
	USART1->CR1 |= (1UL << 0U); // UE - USART enable
 8003c44:	4b0f      	ldr	r3, [pc, #60]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	4b0e      	ldr	r3, [pc, #56]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	601a      	str	r2, [r3, #0]

	USART1->CR1 |= (1UL << 5U);
 8003c50:	4b0c      	ldr	r3, [pc, #48]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <USER_USART1_Init+0x168>)
 8003c56:	2120      	movs	r1, #32
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]
	NVIC_ISER0 = (1UL << 27);
 8003c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c94 <USER_USART1_Init+0x178>)
 8003c5e:	2280      	movs	r2, #128	@ 0x80
 8003c60:	0512      	lsls	r2, r2, #20
 8003c62:	601a      	str	r2, [r3, #0]
}
 8003c64:	46c0      	nop			@ (mov r8, r8)
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	46c0      	nop			@ (mov r8, r8)
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	fff3ffff 	.word	0xfff3ffff
 8003c74:	fffffdff 	.word	0xfffffdff
 8003c78:	fffff1ff 	.word	0xfffff1ff
 8003c7c:	ffcfffff 	.word	0xffcfffff
 8003c80:	fffffbff 	.word	0xfffffbff
 8003c84:	40013800 	.word	0x40013800
 8003c88:	efffffff 	.word	0xefffffff
 8003c8c:	ffffefff 	.word	0xffffefff
 8003c90:	ffffcfff 	.word	0xffffcfff
 8003c94:	e000e100 	.word	0xe000e100

08003c98 <USER_USART1_Send_8bit>:

void USER_USART1_Send_8bit(uint8_t Data) {
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	0002      	movs	r2, r0
 8003ca0:	1dfb      	adds	r3, r7, #7
 8003ca2:	701a      	strb	r2, [r3, #0]
	while (!( USART1->ISR & (0x1UL << 7U)))
 8003ca4:	46c0      	nop			@ (mov r8, r8)
 8003ca6:	4b06      	ldr	r3, [pc, #24]	@ (8003cc0 <USER_USART1_Send_8bit+0x28>)
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	2280      	movs	r2, #128	@ 0x80
 8003cac:	4013      	ands	r3, r2
 8003cae:	d0fa      	beq.n	8003ca6 <USER_USART1_Send_8bit+0xe>
		; // wait until next data can be written
	USART1->TDR = Data; // Data to send
 8003cb0:	4b03      	ldr	r3, [pc, #12]	@ (8003cc0 <USER_USART1_Send_8bit+0x28>)
 8003cb2:	1dfa      	adds	r2, r7, #7
 8003cb4:	7812      	ldrb	r2, [r2, #0]
 8003cb6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003cb8:	46c0      	nop			@ (mov r8, r8)
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b002      	add	sp, #8
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	40013800 	.word	0x40013800

08003cc4 <USER_USART1_Transmit>:
void USER_USART1_Transmit(uint8_t *pData, uint16_t size) {
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	000a      	movs	r2, r1
 8003cce:	1cbb      	adds	r3, r7, #2
 8003cd0:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < size; i++) {
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	e009      	b.n	8003cec <USER_USART1_Transmit+0x28>
		USER_USART1_Send_8bit(*pData++);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	1c5a      	adds	r2, r3, #1
 8003cdc:	607a      	str	r2, [r7, #4]
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f7ff ffd9 	bl	8003c98 <USER_USART1_Send_8bit>
	for (int i = 0; i < size; i++) {
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	1cbb      	adds	r3, r7, #2
 8003cee:	881b      	ldrh	r3, [r3, #0]
 8003cf0:	68fa      	ldr	r2, [r7, #12]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	dbf0      	blt.n	8003cd8 <USER_USART1_Transmit+0x14>
	}
}
 8003cf6:	46c0      	nop			@ (mov r8, r8)
 8003cf8:	46c0      	nop			@ (mov r8, r8)
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	b004      	add	sp, #16
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <Reset_Handler>:
 8003d00:	480d      	ldr	r0, [pc, #52]	@ (8003d38 <LoopForever+0x2>)
 8003d02:	4685      	mov	sp, r0
 8003d04:	e000      	b.n	8003d08 <Reset_Handler+0x8>
 8003d06:	bf00      	nop
 8003d08:	480c      	ldr	r0, [pc, #48]	@ (8003d3c <LoopForever+0x6>)
 8003d0a:	490d      	ldr	r1, [pc, #52]	@ (8003d40 <LoopForever+0xa>)
 8003d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8003d44 <LoopForever+0xe>)
 8003d0e:	2300      	movs	r3, #0
 8003d10:	e002      	b.n	8003d18 <LoopCopyDataInit>

08003d12 <CopyDataInit>:
 8003d12:	58d4      	ldr	r4, [r2, r3]
 8003d14:	50c4      	str	r4, [r0, r3]
 8003d16:	3304      	adds	r3, #4

08003d18 <LoopCopyDataInit>:
 8003d18:	18c4      	adds	r4, r0, r3
 8003d1a:	428c      	cmp	r4, r1
 8003d1c:	d3f9      	bcc.n	8003d12 <CopyDataInit>
 8003d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d48 <LoopForever+0x12>)
 8003d20:	4c0a      	ldr	r4, [pc, #40]	@ (8003d4c <LoopForever+0x16>)
 8003d22:	2300      	movs	r3, #0
 8003d24:	e001      	b.n	8003d2a <LoopFillZerobss>

08003d26 <FillZerobss>:
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	3204      	adds	r2, #4

08003d2a <LoopFillZerobss>:
 8003d2a:	42a2      	cmp	r2, r4
 8003d2c:	d3fb      	bcc.n	8003d26 <FillZerobss>
 8003d2e:	f000 f86d 	bl	8003e0c <__libc_init_array>
 8003d32:	f7ff f8f5 	bl	8002f20 <main>

08003d36 <LoopForever>:
 8003d36:	e7fe      	b.n	8003d36 <LoopForever>
 8003d38:	20003000 	.word	0x20003000
 8003d3c:	20000000 	.word	0x20000000
 8003d40:	20000050 	.word	0x20000050
 8003d44:	08005314 	.word	0x08005314
 8003d48:	20000050 	.word	0x20000050
 8003d4c:	20000220 	.word	0x20000220

08003d50 <ADC_IRQHandler>:
 8003d50:	e7fe      	b.n	8003d50 <ADC_IRQHandler>
	...

08003d54 <siprintf>:
 8003d54:	b40e      	push	{r1, r2, r3}
 8003d56:	b510      	push	{r4, lr}
 8003d58:	2400      	movs	r4, #0
 8003d5a:	490c      	ldr	r1, [pc, #48]	@ (8003d8c <siprintf+0x38>)
 8003d5c:	b09d      	sub	sp, #116	@ 0x74
 8003d5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003d60:	9002      	str	r0, [sp, #8]
 8003d62:	9006      	str	r0, [sp, #24]
 8003d64:	9107      	str	r1, [sp, #28]
 8003d66:	9104      	str	r1, [sp, #16]
 8003d68:	4809      	ldr	r0, [pc, #36]	@ (8003d90 <siprintf+0x3c>)
 8003d6a:	490a      	ldr	r1, [pc, #40]	@ (8003d94 <siprintf+0x40>)
 8003d6c:	cb04      	ldmia	r3!, {r2}
 8003d6e:	9105      	str	r1, [sp, #20]
 8003d70:	6800      	ldr	r0, [r0, #0]
 8003d72:	a902      	add	r1, sp, #8
 8003d74:	9301      	str	r3, [sp, #4]
 8003d76:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003d78:	f000 f9ca 	bl	8004110 <_svfiprintf_r>
 8003d7c:	9b02      	ldr	r3, [sp, #8]
 8003d7e:	701c      	strb	r4, [r3, #0]
 8003d80:	b01d      	add	sp, #116	@ 0x74
 8003d82:	bc10      	pop	{r4}
 8003d84:	bc08      	pop	{r3}
 8003d86:	b003      	add	sp, #12
 8003d88:	4718      	bx	r3
 8003d8a:	46c0      	nop			@ (mov r8, r8)
 8003d8c:	7fffffff 	.word	0x7fffffff
 8003d90:	20000000 	.word	0x20000000
 8003d94:	ffff0208 	.word	0xffff0208

08003d98 <siscanf>:
 8003d98:	b40e      	push	{r1, r2, r3}
 8003d9a:	b570      	push	{r4, r5, r6, lr}
 8003d9c:	2381      	movs	r3, #129	@ 0x81
 8003d9e:	b09d      	sub	sp, #116	@ 0x74
 8003da0:	466a      	mov	r2, sp
 8003da2:	2500      	movs	r5, #0
 8003da4:	ac21      	add	r4, sp, #132	@ 0x84
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	cc40      	ldmia	r4!, {r6}
 8003daa:	8293      	strh	r3, [r2, #20]
 8003dac:	951b      	str	r5, [sp, #108]	@ 0x6c
 8003dae:	9002      	str	r0, [sp, #8]
 8003db0:	9006      	str	r0, [sp, #24]
 8003db2:	f7fc f9a3 	bl	80000fc <strlen>
 8003db6:	4b0b      	ldr	r3, [pc, #44]	@ (8003de4 <siscanf+0x4c>)
 8003db8:	466a      	mov	r2, sp
 8003dba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	9003      	str	r0, [sp, #12]
 8003dc0:	9007      	str	r0, [sp, #28]
 8003dc2:	4809      	ldr	r0, [pc, #36]	@ (8003de8 <siscanf+0x50>)
 8003dc4:	425b      	negs	r3, r3
 8003dc6:	82d3      	strh	r3, [r2, #22]
 8003dc8:	a902      	add	r1, sp, #8
 8003dca:	0023      	movs	r3, r4
 8003dcc:	0032      	movs	r2, r6
 8003dce:	6800      	ldr	r0, [r0, #0]
 8003dd0:	950f      	str	r5, [sp, #60]	@ 0x3c
 8003dd2:	9514      	str	r5, [sp, #80]	@ 0x50
 8003dd4:	9401      	str	r4, [sp, #4]
 8003dd6:	f000 faf5 	bl	80043c4 <__ssvfiscanf_r>
 8003dda:	b01d      	add	sp, #116	@ 0x74
 8003ddc:	bc70      	pop	{r4, r5, r6}
 8003dde:	bc08      	pop	{r3}
 8003de0:	b003      	add	sp, #12
 8003de2:	4718      	bx	r3
 8003de4:	08003ded 	.word	0x08003ded
 8003de8:	20000000 	.word	0x20000000

08003dec <__seofread>:
 8003dec:	2000      	movs	r0, #0
 8003dee:	4770      	bx	lr

08003df0 <memset>:
 8003df0:	0003      	movs	r3, r0
 8003df2:	1882      	adds	r2, r0, r2
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d100      	bne.n	8003dfa <memset+0xa>
 8003df8:	4770      	bx	lr
 8003dfa:	7019      	strb	r1, [r3, #0]
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	e7f9      	b.n	8003df4 <memset+0x4>

08003e00 <__errno>:
 8003e00:	4b01      	ldr	r3, [pc, #4]	@ (8003e08 <__errno+0x8>)
 8003e02:	6818      	ldr	r0, [r3, #0]
 8003e04:	4770      	bx	lr
 8003e06:	46c0      	nop			@ (mov r8, r8)
 8003e08:	20000000 	.word	0x20000000

08003e0c <__libc_init_array>:
 8003e0c:	b570      	push	{r4, r5, r6, lr}
 8003e0e:	2600      	movs	r6, #0
 8003e10:	4c0c      	ldr	r4, [pc, #48]	@ (8003e44 <__libc_init_array+0x38>)
 8003e12:	4d0d      	ldr	r5, [pc, #52]	@ (8003e48 <__libc_init_array+0x3c>)
 8003e14:	1b64      	subs	r4, r4, r5
 8003e16:	10a4      	asrs	r4, r4, #2
 8003e18:	42a6      	cmp	r6, r4
 8003e1a:	d109      	bne.n	8003e30 <__libc_init_array+0x24>
 8003e1c:	2600      	movs	r6, #0
 8003e1e:	f001 f90d 	bl	800503c <_init>
 8003e22:	4c0a      	ldr	r4, [pc, #40]	@ (8003e4c <__libc_init_array+0x40>)
 8003e24:	4d0a      	ldr	r5, [pc, #40]	@ (8003e50 <__libc_init_array+0x44>)
 8003e26:	1b64      	subs	r4, r4, r5
 8003e28:	10a4      	asrs	r4, r4, #2
 8003e2a:	42a6      	cmp	r6, r4
 8003e2c:	d105      	bne.n	8003e3a <__libc_init_array+0x2e>
 8003e2e:	bd70      	pop	{r4, r5, r6, pc}
 8003e30:	00b3      	lsls	r3, r6, #2
 8003e32:	58eb      	ldr	r3, [r5, r3]
 8003e34:	4798      	blx	r3
 8003e36:	3601      	adds	r6, #1
 8003e38:	e7ee      	b.n	8003e18 <__libc_init_array+0xc>
 8003e3a:	00b3      	lsls	r3, r6, #2
 8003e3c:	58eb      	ldr	r3, [r5, r3]
 8003e3e:	4798      	blx	r3
 8003e40:	3601      	adds	r6, #1
 8003e42:	e7f2      	b.n	8003e2a <__libc_init_array+0x1e>
 8003e44:	0800530c 	.word	0x0800530c
 8003e48:	0800530c 	.word	0x0800530c
 8003e4c:	08005310 	.word	0x08005310
 8003e50:	0800530c 	.word	0x0800530c

08003e54 <__retarget_lock_acquire_recursive>:
 8003e54:	4770      	bx	lr

08003e56 <__retarget_lock_release_recursive>:
 8003e56:	4770      	bx	lr

08003e58 <_free_r>:
 8003e58:	b570      	push	{r4, r5, r6, lr}
 8003e5a:	0005      	movs	r5, r0
 8003e5c:	1e0c      	subs	r4, r1, #0
 8003e5e:	d010      	beq.n	8003e82 <_free_r+0x2a>
 8003e60:	3c04      	subs	r4, #4
 8003e62:	6823      	ldr	r3, [r4, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	da00      	bge.n	8003e6a <_free_r+0x12>
 8003e68:	18e4      	adds	r4, r4, r3
 8003e6a:	0028      	movs	r0, r5
 8003e6c:	f000 f8e0 	bl	8004030 <__malloc_lock>
 8003e70:	4a1d      	ldr	r2, [pc, #116]	@ (8003ee8 <_free_r+0x90>)
 8003e72:	6813      	ldr	r3, [r2, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d105      	bne.n	8003e84 <_free_r+0x2c>
 8003e78:	6063      	str	r3, [r4, #4]
 8003e7a:	6014      	str	r4, [r2, #0]
 8003e7c:	0028      	movs	r0, r5
 8003e7e:	f000 f8df 	bl	8004040 <__malloc_unlock>
 8003e82:	bd70      	pop	{r4, r5, r6, pc}
 8003e84:	42a3      	cmp	r3, r4
 8003e86:	d908      	bls.n	8003e9a <_free_r+0x42>
 8003e88:	6820      	ldr	r0, [r4, #0]
 8003e8a:	1821      	adds	r1, r4, r0
 8003e8c:	428b      	cmp	r3, r1
 8003e8e:	d1f3      	bne.n	8003e78 <_free_r+0x20>
 8003e90:	6819      	ldr	r1, [r3, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	1809      	adds	r1, r1, r0
 8003e96:	6021      	str	r1, [r4, #0]
 8003e98:	e7ee      	b.n	8003e78 <_free_r+0x20>
 8003e9a:	001a      	movs	r2, r3
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <_free_r+0x4e>
 8003ea2:	42a3      	cmp	r3, r4
 8003ea4:	d9f9      	bls.n	8003e9a <_free_r+0x42>
 8003ea6:	6811      	ldr	r1, [r2, #0]
 8003ea8:	1850      	adds	r0, r2, r1
 8003eaa:	42a0      	cmp	r0, r4
 8003eac:	d10b      	bne.n	8003ec6 <_free_r+0x6e>
 8003eae:	6820      	ldr	r0, [r4, #0]
 8003eb0:	1809      	adds	r1, r1, r0
 8003eb2:	1850      	adds	r0, r2, r1
 8003eb4:	6011      	str	r1, [r2, #0]
 8003eb6:	4283      	cmp	r3, r0
 8003eb8:	d1e0      	bne.n	8003e7c <_free_r+0x24>
 8003eba:	6818      	ldr	r0, [r3, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	1841      	adds	r1, r0, r1
 8003ec0:	6011      	str	r1, [r2, #0]
 8003ec2:	6053      	str	r3, [r2, #4]
 8003ec4:	e7da      	b.n	8003e7c <_free_r+0x24>
 8003ec6:	42a0      	cmp	r0, r4
 8003ec8:	d902      	bls.n	8003ed0 <_free_r+0x78>
 8003eca:	230c      	movs	r3, #12
 8003ecc:	602b      	str	r3, [r5, #0]
 8003ece:	e7d5      	b.n	8003e7c <_free_r+0x24>
 8003ed0:	6820      	ldr	r0, [r4, #0]
 8003ed2:	1821      	adds	r1, r4, r0
 8003ed4:	428b      	cmp	r3, r1
 8003ed6:	d103      	bne.n	8003ee0 <_free_r+0x88>
 8003ed8:	6819      	ldr	r1, [r3, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	1809      	adds	r1, r1, r0
 8003ede:	6021      	str	r1, [r4, #0]
 8003ee0:	6063      	str	r3, [r4, #4]
 8003ee2:	6054      	str	r4, [r2, #4]
 8003ee4:	e7ca      	b.n	8003e7c <_free_r+0x24>
 8003ee6:	46c0      	nop			@ (mov r8, r8)
 8003ee8:	2000021c 	.word	0x2000021c

08003eec <sbrk_aligned>:
 8003eec:	b570      	push	{r4, r5, r6, lr}
 8003eee:	4e0f      	ldr	r6, [pc, #60]	@ (8003f2c <sbrk_aligned+0x40>)
 8003ef0:	000d      	movs	r5, r1
 8003ef2:	6831      	ldr	r1, [r6, #0]
 8003ef4:	0004      	movs	r4, r0
 8003ef6:	2900      	cmp	r1, #0
 8003ef8:	d102      	bne.n	8003f00 <sbrk_aligned+0x14>
 8003efa:	f000 ff2d 	bl	8004d58 <_sbrk_r>
 8003efe:	6030      	str	r0, [r6, #0]
 8003f00:	0029      	movs	r1, r5
 8003f02:	0020      	movs	r0, r4
 8003f04:	f000 ff28 	bl	8004d58 <_sbrk_r>
 8003f08:	1c43      	adds	r3, r0, #1
 8003f0a:	d103      	bne.n	8003f14 <sbrk_aligned+0x28>
 8003f0c:	2501      	movs	r5, #1
 8003f0e:	426d      	negs	r5, r5
 8003f10:	0028      	movs	r0, r5
 8003f12:	bd70      	pop	{r4, r5, r6, pc}
 8003f14:	2303      	movs	r3, #3
 8003f16:	1cc5      	adds	r5, r0, #3
 8003f18:	439d      	bics	r5, r3
 8003f1a:	42a8      	cmp	r0, r5
 8003f1c:	d0f8      	beq.n	8003f10 <sbrk_aligned+0x24>
 8003f1e:	1a29      	subs	r1, r5, r0
 8003f20:	0020      	movs	r0, r4
 8003f22:	f000 ff19 	bl	8004d58 <_sbrk_r>
 8003f26:	3001      	adds	r0, #1
 8003f28:	d1f2      	bne.n	8003f10 <sbrk_aligned+0x24>
 8003f2a:	e7ef      	b.n	8003f0c <sbrk_aligned+0x20>
 8003f2c:	20000218 	.word	0x20000218

08003f30 <_malloc_r>:
 8003f30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f32:	2203      	movs	r2, #3
 8003f34:	1ccb      	adds	r3, r1, #3
 8003f36:	4393      	bics	r3, r2
 8003f38:	3308      	adds	r3, #8
 8003f3a:	0005      	movs	r5, r0
 8003f3c:	001f      	movs	r7, r3
 8003f3e:	2b0c      	cmp	r3, #12
 8003f40:	d234      	bcs.n	8003fac <_malloc_r+0x7c>
 8003f42:	270c      	movs	r7, #12
 8003f44:	42b9      	cmp	r1, r7
 8003f46:	d833      	bhi.n	8003fb0 <_malloc_r+0x80>
 8003f48:	0028      	movs	r0, r5
 8003f4a:	f000 f871 	bl	8004030 <__malloc_lock>
 8003f4e:	4e37      	ldr	r6, [pc, #220]	@ (800402c <_malloc_r+0xfc>)
 8003f50:	6833      	ldr	r3, [r6, #0]
 8003f52:	001c      	movs	r4, r3
 8003f54:	2c00      	cmp	r4, #0
 8003f56:	d12f      	bne.n	8003fb8 <_malloc_r+0x88>
 8003f58:	0039      	movs	r1, r7
 8003f5a:	0028      	movs	r0, r5
 8003f5c:	f7ff ffc6 	bl	8003eec <sbrk_aligned>
 8003f60:	0004      	movs	r4, r0
 8003f62:	1c43      	adds	r3, r0, #1
 8003f64:	d15f      	bne.n	8004026 <_malloc_r+0xf6>
 8003f66:	6834      	ldr	r4, [r6, #0]
 8003f68:	9400      	str	r4, [sp, #0]
 8003f6a:	9b00      	ldr	r3, [sp, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d14a      	bne.n	8004006 <_malloc_r+0xd6>
 8003f70:	2c00      	cmp	r4, #0
 8003f72:	d052      	beq.n	800401a <_malloc_r+0xea>
 8003f74:	6823      	ldr	r3, [r4, #0]
 8003f76:	0028      	movs	r0, r5
 8003f78:	18e3      	adds	r3, r4, r3
 8003f7a:	9900      	ldr	r1, [sp, #0]
 8003f7c:	9301      	str	r3, [sp, #4]
 8003f7e:	f000 feeb 	bl	8004d58 <_sbrk_r>
 8003f82:	9b01      	ldr	r3, [sp, #4]
 8003f84:	4283      	cmp	r3, r0
 8003f86:	d148      	bne.n	800401a <_malloc_r+0xea>
 8003f88:	6823      	ldr	r3, [r4, #0]
 8003f8a:	0028      	movs	r0, r5
 8003f8c:	1aff      	subs	r7, r7, r3
 8003f8e:	0039      	movs	r1, r7
 8003f90:	f7ff ffac 	bl	8003eec <sbrk_aligned>
 8003f94:	3001      	adds	r0, #1
 8003f96:	d040      	beq.n	800401a <_malloc_r+0xea>
 8003f98:	6823      	ldr	r3, [r4, #0]
 8003f9a:	19db      	adds	r3, r3, r7
 8003f9c:	6023      	str	r3, [r4, #0]
 8003f9e:	6833      	ldr	r3, [r6, #0]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	2a00      	cmp	r2, #0
 8003fa4:	d133      	bne.n	800400e <_malloc_r+0xde>
 8003fa6:	9b00      	ldr	r3, [sp, #0]
 8003fa8:	6033      	str	r3, [r6, #0]
 8003faa:	e019      	b.n	8003fe0 <_malloc_r+0xb0>
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	dac9      	bge.n	8003f44 <_malloc_r+0x14>
 8003fb0:	230c      	movs	r3, #12
 8003fb2:	602b      	str	r3, [r5, #0]
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003fb8:	6821      	ldr	r1, [r4, #0]
 8003fba:	1bc9      	subs	r1, r1, r7
 8003fbc:	d420      	bmi.n	8004000 <_malloc_r+0xd0>
 8003fbe:	290b      	cmp	r1, #11
 8003fc0:	d90a      	bls.n	8003fd8 <_malloc_r+0xa8>
 8003fc2:	19e2      	adds	r2, r4, r7
 8003fc4:	6027      	str	r7, [r4, #0]
 8003fc6:	42a3      	cmp	r3, r4
 8003fc8:	d104      	bne.n	8003fd4 <_malloc_r+0xa4>
 8003fca:	6032      	str	r2, [r6, #0]
 8003fcc:	6863      	ldr	r3, [r4, #4]
 8003fce:	6011      	str	r1, [r2, #0]
 8003fd0:	6053      	str	r3, [r2, #4]
 8003fd2:	e005      	b.n	8003fe0 <_malloc_r+0xb0>
 8003fd4:	605a      	str	r2, [r3, #4]
 8003fd6:	e7f9      	b.n	8003fcc <_malloc_r+0x9c>
 8003fd8:	6862      	ldr	r2, [r4, #4]
 8003fda:	42a3      	cmp	r3, r4
 8003fdc:	d10e      	bne.n	8003ffc <_malloc_r+0xcc>
 8003fde:	6032      	str	r2, [r6, #0]
 8003fe0:	0028      	movs	r0, r5
 8003fe2:	f000 f82d 	bl	8004040 <__malloc_unlock>
 8003fe6:	0020      	movs	r0, r4
 8003fe8:	2207      	movs	r2, #7
 8003fea:	300b      	adds	r0, #11
 8003fec:	1d23      	adds	r3, r4, #4
 8003fee:	4390      	bics	r0, r2
 8003ff0:	1ac2      	subs	r2, r0, r3
 8003ff2:	4298      	cmp	r0, r3
 8003ff4:	d0df      	beq.n	8003fb6 <_malloc_r+0x86>
 8003ff6:	1a1b      	subs	r3, r3, r0
 8003ff8:	50a3      	str	r3, [r4, r2]
 8003ffa:	e7dc      	b.n	8003fb6 <_malloc_r+0x86>
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	e7ef      	b.n	8003fe0 <_malloc_r+0xb0>
 8004000:	0023      	movs	r3, r4
 8004002:	6864      	ldr	r4, [r4, #4]
 8004004:	e7a6      	b.n	8003f54 <_malloc_r+0x24>
 8004006:	9c00      	ldr	r4, [sp, #0]
 8004008:	6863      	ldr	r3, [r4, #4]
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	e7ad      	b.n	8003f6a <_malloc_r+0x3a>
 800400e:	001a      	movs	r2, r3
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	42a3      	cmp	r3, r4
 8004014:	d1fb      	bne.n	800400e <_malloc_r+0xde>
 8004016:	2300      	movs	r3, #0
 8004018:	e7da      	b.n	8003fd0 <_malloc_r+0xa0>
 800401a:	230c      	movs	r3, #12
 800401c:	0028      	movs	r0, r5
 800401e:	602b      	str	r3, [r5, #0]
 8004020:	f000 f80e 	bl	8004040 <__malloc_unlock>
 8004024:	e7c6      	b.n	8003fb4 <_malloc_r+0x84>
 8004026:	6007      	str	r7, [r0, #0]
 8004028:	e7da      	b.n	8003fe0 <_malloc_r+0xb0>
 800402a:	46c0      	nop			@ (mov r8, r8)
 800402c:	2000021c 	.word	0x2000021c

08004030 <__malloc_lock>:
 8004030:	b510      	push	{r4, lr}
 8004032:	4802      	ldr	r0, [pc, #8]	@ (800403c <__malloc_lock+0xc>)
 8004034:	f7ff ff0e 	bl	8003e54 <__retarget_lock_acquire_recursive>
 8004038:	bd10      	pop	{r4, pc}
 800403a:	46c0      	nop			@ (mov r8, r8)
 800403c:	20000214 	.word	0x20000214

08004040 <__malloc_unlock>:
 8004040:	b510      	push	{r4, lr}
 8004042:	4802      	ldr	r0, [pc, #8]	@ (800404c <__malloc_unlock+0xc>)
 8004044:	f7ff ff07 	bl	8003e56 <__retarget_lock_release_recursive>
 8004048:	bd10      	pop	{r4, pc}
 800404a:	46c0      	nop			@ (mov r8, r8)
 800404c:	20000214 	.word	0x20000214

08004050 <__ssputs_r>:
 8004050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004052:	688e      	ldr	r6, [r1, #8]
 8004054:	b085      	sub	sp, #20
 8004056:	001f      	movs	r7, r3
 8004058:	000c      	movs	r4, r1
 800405a:	680b      	ldr	r3, [r1, #0]
 800405c:	9002      	str	r0, [sp, #8]
 800405e:	9203      	str	r2, [sp, #12]
 8004060:	42be      	cmp	r6, r7
 8004062:	d830      	bhi.n	80040c6 <__ssputs_r+0x76>
 8004064:	210c      	movs	r1, #12
 8004066:	5e62      	ldrsh	r2, [r4, r1]
 8004068:	2190      	movs	r1, #144	@ 0x90
 800406a:	00c9      	lsls	r1, r1, #3
 800406c:	420a      	tst	r2, r1
 800406e:	d028      	beq.n	80040c2 <__ssputs_r+0x72>
 8004070:	2003      	movs	r0, #3
 8004072:	6921      	ldr	r1, [r4, #16]
 8004074:	1a5b      	subs	r3, r3, r1
 8004076:	9301      	str	r3, [sp, #4]
 8004078:	6963      	ldr	r3, [r4, #20]
 800407a:	4343      	muls	r3, r0
 800407c:	9801      	ldr	r0, [sp, #4]
 800407e:	0fdd      	lsrs	r5, r3, #31
 8004080:	18ed      	adds	r5, r5, r3
 8004082:	1c7b      	adds	r3, r7, #1
 8004084:	181b      	adds	r3, r3, r0
 8004086:	106d      	asrs	r5, r5, #1
 8004088:	42ab      	cmp	r3, r5
 800408a:	d900      	bls.n	800408e <__ssputs_r+0x3e>
 800408c:	001d      	movs	r5, r3
 800408e:	0552      	lsls	r2, r2, #21
 8004090:	d528      	bpl.n	80040e4 <__ssputs_r+0x94>
 8004092:	0029      	movs	r1, r5
 8004094:	9802      	ldr	r0, [sp, #8]
 8004096:	f7ff ff4b 	bl	8003f30 <_malloc_r>
 800409a:	1e06      	subs	r6, r0, #0
 800409c:	d02c      	beq.n	80040f8 <__ssputs_r+0xa8>
 800409e:	9a01      	ldr	r2, [sp, #4]
 80040a0:	6921      	ldr	r1, [r4, #16]
 80040a2:	f000 fe76 	bl	8004d92 <memcpy>
 80040a6:	89a2      	ldrh	r2, [r4, #12]
 80040a8:	4b18      	ldr	r3, [pc, #96]	@ (800410c <__ssputs_r+0xbc>)
 80040aa:	401a      	ands	r2, r3
 80040ac:	2380      	movs	r3, #128	@ 0x80
 80040ae:	4313      	orrs	r3, r2
 80040b0:	81a3      	strh	r3, [r4, #12]
 80040b2:	9b01      	ldr	r3, [sp, #4]
 80040b4:	6126      	str	r6, [r4, #16]
 80040b6:	18f6      	adds	r6, r6, r3
 80040b8:	6026      	str	r6, [r4, #0]
 80040ba:	003e      	movs	r6, r7
 80040bc:	6165      	str	r5, [r4, #20]
 80040be:	1aed      	subs	r5, r5, r3
 80040c0:	60a5      	str	r5, [r4, #8]
 80040c2:	42be      	cmp	r6, r7
 80040c4:	d900      	bls.n	80040c8 <__ssputs_r+0x78>
 80040c6:	003e      	movs	r6, r7
 80040c8:	0032      	movs	r2, r6
 80040ca:	9903      	ldr	r1, [sp, #12]
 80040cc:	6820      	ldr	r0, [r4, #0]
 80040ce:	f000 fe31 	bl	8004d34 <memmove>
 80040d2:	2000      	movs	r0, #0
 80040d4:	68a3      	ldr	r3, [r4, #8]
 80040d6:	1b9b      	subs	r3, r3, r6
 80040d8:	60a3      	str	r3, [r4, #8]
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	199b      	adds	r3, r3, r6
 80040de:	6023      	str	r3, [r4, #0]
 80040e0:	b005      	add	sp, #20
 80040e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040e4:	002a      	movs	r2, r5
 80040e6:	9802      	ldr	r0, [sp, #8]
 80040e8:	f000 fe5c 	bl	8004da4 <_realloc_r>
 80040ec:	1e06      	subs	r6, r0, #0
 80040ee:	d1e0      	bne.n	80040b2 <__ssputs_r+0x62>
 80040f0:	6921      	ldr	r1, [r4, #16]
 80040f2:	9802      	ldr	r0, [sp, #8]
 80040f4:	f7ff feb0 	bl	8003e58 <_free_r>
 80040f8:	230c      	movs	r3, #12
 80040fa:	2001      	movs	r0, #1
 80040fc:	9a02      	ldr	r2, [sp, #8]
 80040fe:	4240      	negs	r0, r0
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	89a2      	ldrh	r2, [r4, #12]
 8004104:	3334      	adds	r3, #52	@ 0x34
 8004106:	4313      	orrs	r3, r2
 8004108:	81a3      	strh	r3, [r4, #12]
 800410a:	e7e9      	b.n	80040e0 <__ssputs_r+0x90>
 800410c:	fffffb7f 	.word	0xfffffb7f

08004110 <_svfiprintf_r>:
 8004110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004112:	b0a1      	sub	sp, #132	@ 0x84
 8004114:	9003      	str	r0, [sp, #12]
 8004116:	001d      	movs	r5, r3
 8004118:	898b      	ldrh	r3, [r1, #12]
 800411a:	000f      	movs	r7, r1
 800411c:	0016      	movs	r6, r2
 800411e:	061b      	lsls	r3, r3, #24
 8004120:	d511      	bpl.n	8004146 <_svfiprintf_r+0x36>
 8004122:	690b      	ldr	r3, [r1, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10e      	bne.n	8004146 <_svfiprintf_r+0x36>
 8004128:	2140      	movs	r1, #64	@ 0x40
 800412a:	f7ff ff01 	bl	8003f30 <_malloc_r>
 800412e:	6038      	str	r0, [r7, #0]
 8004130:	6138      	str	r0, [r7, #16]
 8004132:	2800      	cmp	r0, #0
 8004134:	d105      	bne.n	8004142 <_svfiprintf_r+0x32>
 8004136:	230c      	movs	r3, #12
 8004138:	9a03      	ldr	r2, [sp, #12]
 800413a:	6013      	str	r3, [r2, #0]
 800413c:	2001      	movs	r0, #1
 800413e:	4240      	negs	r0, r0
 8004140:	e0cf      	b.n	80042e2 <_svfiprintf_r+0x1d2>
 8004142:	2340      	movs	r3, #64	@ 0x40
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	2300      	movs	r3, #0
 8004148:	ac08      	add	r4, sp, #32
 800414a:	6163      	str	r3, [r4, #20]
 800414c:	3320      	adds	r3, #32
 800414e:	7663      	strb	r3, [r4, #25]
 8004150:	3310      	adds	r3, #16
 8004152:	76a3      	strb	r3, [r4, #26]
 8004154:	9507      	str	r5, [sp, #28]
 8004156:	0035      	movs	r5, r6
 8004158:	782b      	ldrb	r3, [r5, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <_svfiprintf_r+0x52>
 800415e:	2b25      	cmp	r3, #37	@ 0x25
 8004160:	d148      	bne.n	80041f4 <_svfiprintf_r+0xe4>
 8004162:	1bab      	subs	r3, r5, r6
 8004164:	9305      	str	r3, [sp, #20]
 8004166:	42b5      	cmp	r5, r6
 8004168:	d00b      	beq.n	8004182 <_svfiprintf_r+0x72>
 800416a:	0032      	movs	r2, r6
 800416c:	0039      	movs	r1, r7
 800416e:	9803      	ldr	r0, [sp, #12]
 8004170:	f7ff ff6e 	bl	8004050 <__ssputs_r>
 8004174:	3001      	adds	r0, #1
 8004176:	d100      	bne.n	800417a <_svfiprintf_r+0x6a>
 8004178:	e0ae      	b.n	80042d8 <_svfiprintf_r+0x1c8>
 800417a:	6963      	ldr	r3, [r4, #20]
 800417c:	9a05      	ldr	r2, [sp, #20]
 800417e:	189b      	adds	r3, r3, r2
 8004180:	6163      	str	r3, [r4, #20]
 8004182:	782b      	ldrb	r3, [r5, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d100      	bne.n	800418a <_svfiprintf_r+0x7a>
 8004188:	e0a6      	b.n	80042d8 <_svfiprintf_r+0x1c8>
 800418a:	2201      	movs	r2, #1
 800418c:	2300      	movs	r3, #0
 800418e:	4252      	negs	r2, r2
 8004190:	6062      	str	r2, [r4, #4]
 8004192:	a904      	add	r1, sp, #16
 8004194:	3254      	adds	r2, #84	@ 0x54
 8004196:	1852      	adds	r2, r2, r1
 8004198:	1c6e      	adds	r6, r5, #1
 800419a:	6023      	str	r3, [r4, #0]
 800419c:	60e3      	str	r3, [r4, #12]
 800419e:	60a3      	str	r3, [r4, #8]
 80041a0:	7013      	strb	r3, [r2, #0]
 80041a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80041a4:	4b54      	ldr	r3, [pc, #336]	@ (80042f8 <_svfiprintf_r+0x1e8>)
 80041a6:	2205      	movs	r2, #5
 80041a8:	0018      	movs	r0, r3
 80041aa:	7831      	ldrb	r1, [r6, #0]
 80041ac:	9305      	str	r3, [sp, #20]
 80041ae:	f000 fde5 	bl	8004d7c <memchr>
 80041b2:	1c75      	adds	r5, r6, #1
 80041b4:	2800      	cmp	r0, #0
 80041b6:	d11f      	bne.n	80041f8 <_svfiprintf_r+0xe8>
 80041b8:	6822      	ldr	r2, [r4, #0]
 80041ba:	06d3      	lsls	r3, r2, #27
 80041bc:	d504      	bpl.n	80041c8 <_svfiprintf_r+0xb8>
 80041be:	2353      	movs	r3, #83	@ 0x53
 80041c0:	a904      	add	r1, sp, #16
 80041c2:	185b      	adds	r3, r3, r1
 80041c4:	2120      	movs	r1, #32
 80041c6:	7019      	strb	r1, [r3, #0]
 80041c8:	0713      	lsls	r3, r2, #28
 80041ca:	d504      	bpl.n	80041d6 <_svfiprintf_r+0xc6>
 80041cc:	2353      	movs	r3, #83	@ 0x53
 80041ce:	a904      	add	r1, sp, #16
 80041d0:	185b      	adds	r3, r3, r1
 80041d2:	212b      	movs	r1, #43	@ 0x2b
 80041d4:	7019      	strb	r1, [r3, #0]
 80041d6:	7833      	ldrb	r3, [r6, #0]
 80041d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80041da:	d016      	beq.n	800420a <_svfiprintf_r+0xfa>
 80041dc:	0035      	movs	r5, r6
 80041de:	2100      	movs	r1, #0
 80041e0:	200a      	movs	r0, #10
 80041e2:	68e3      	ldr	r3, [r4, #12]
 80041e4:	782a      	ldrb	r2, [r5, #0]
 80041e6:	1c6e      	adds	r6, r5, #1
 80041e8:	3a30      	subs	r2, #48	@ 0x30
 80041ea:	2a09      	cmp	r2, #9
 80041ec:	d950      	bls.n	8004290 <_svfiprintf_r+0x180>
 80041ee:	2900      	cmp	r1, #0
 80041f0:	d111      	bne.n	8004216 <_svfiprintf_r+0x106>
 80041f2:	e017      	b.n	8004224 <_svfiprintf_r+0x114>
 80041f4:	3501      	adds	r5, #1
 80041f6:	e7af      	b.n	8004158 <_svfiprintf_r+0x48>
 80041f8:	9b05      	ldr	r3, [sp, #20]
 80041fa:	6822      	ldr	r2, [r4, #0]
 80041fc:	1ac0      	subs	r0, r0, r3
 80041fe:	2301      	movs	r3, #1
 8004200:	4083      	lsls	r3, r0
 8004202:	4313      	orrs	r3, r2
 8004204:	002e      	movs	r6, r5
 8004206:	6023      	str	r3, [r4, #0]
 8004208:	e7cc      	b.n	80041a4 <_svfiprintf_r+0x94>
 800420a:	9b07      	ldr	r3, [sp, #28]
 800420c:	1d19      	adds	r1, r3, #4
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	9107      	str	r1, [sp, #28]
 8004212:	2b00      	cmp	r3, #0
 8004214:	db01      	blt.n	800421a <_svfiprintf_r+0x10a>
 8004216:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004218:	e004      	b.n	8004224 <_svfiprintf_r+0x114>
 800421a:	425b      	negs	r3, r3
 800421c:	60e3      	str	r3, [r4, #12]
 800421e:	2302      	movs	r3, #2
 8004220:	4313      	orrs	r3, r2
 8004222:	6023      	str	r3, [r4, #0]
 8004224:	782b      	ldrb	r3, [r5, #0]
 8004226:	2b2e      	cmp	r3, #46	@ 0x2e
 8004228:	d10c      	bne.n	8004244 <_svfiprintf_r+0x134>
 800422a:	786b      	ldrb	r3, [r5, #1]
 800422c:	2b2a      	cmp	r3, #42	@ 0x2a
 800422e:	d134      	bne.n	800429a <_svfiprintf_r+0x18a>
 8004230:	9b07      	ldr	r3, [sp, #28]
 8004232:	3502      	adds	r5, #2
 8004234:	1d1a      	adds	r2, r3, #4
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	9207      	str	r2, [sp, #28]
 800423a:	2b00      	cmp	r3, #0
 800423c:	da01      	bge.n	8004242 <_svfiprintf_r+0x132>
 800423e:	2301      	movs	r3, #1
 8004240:	425b      	negs	r3, r3
 8004242:	9309      	str	r3, [sp, #36]	@ 0x24
 8004244:	4e2d      	ldr	r6, [pc, #180]	@ (80042fc <_svfiprintf_r+0x1ec>)
 8004246:	2203      	movs	r2, #3
 8004248:	0030      	movs	r0, r6
 800424a:	7829      	ldrb	r1, [r5, #0]
 800424c:	f000 fd96 	bl	8004d7c <memchr>
 8004250:	2800      	cmp	r0, #0
 8004252:	d006      	beq.n	8004262 <_svfiprintf_r+0x152>
 8004254:	2340      	movs	r3, #64	@ 0x40
 8004256:	1b80      	subs	r0, r0, r6
 8004258:	4083      	lsls	r3, r0
 800425a:	6822      	ldr	r2, [r4, #0]
 800425c:	3501      	adds	r5, #1
 800425e:	4313      	orrs	r3, r2
 8004260:	6023      	str	r3, [r4, #0]
 8004262:	7829      	ldrb	r1, [r5, #0]
 8004264:	2206      	movs	r2, #6
 8004266:	4826      	ldr	r0, [pc, #152]	@ (8004300 <_svfiprintf_r+0x1f0>)
 8004268:	1c6e      	adds	r6, r5, #1
 800426a:	7621      	strb	r1, [r4, #24]
 800426c:	f000 fd86 	bl	8004d7c <memchr>
 8004270:	2800      	cmp	r0, #0
 8004272:	d038      	beq.n	80042e6 <_svfiprintf_r+0x1d6>
 8004274:	4b23      	ldr	r3, [pc, #140]	@ (8004304 <_svfiprintf_r+0x1f4>)
 8004276:	2b00      	cmp	r3, #0
 8004278:	d122      	bne.n	80042c0 <_svfiprintf_r+0x1b0>
 800427a:	2207      	movs	r2, #7
 800427c:	9b07      	ldr	r3, [sp, #28]
 800427e:	3307      	adds	r3, #7
 8004280:	4393      	bics	r3, r2
 8004282:	3308      	adds	r3, #8
 8004284:	9307      	str	r3, [sp, #28]
 8004286:	6963      	ldr	r3, [r4, #20]
 8004288:	9a04      	ldr	r2, [sp, #16]
 800428a:	189b      	adds	r3, r3, r2
 800428c:	6163      	str	r3, [r4, #20]
 800428e:	e762      	b.n	8004156 <_svfiprintf_r+0x46>
 8004290:	4343      	muls	r3, r0
 8004292:	0035      	movs	r5, r6
 8004294:	2101      	movs	r1, #1
 8004296:	189b      	adds	r3, r3, r2
 8004298:	e7a4      	b.n	80041e4 <_svfiprintf_r+0xd4>
 800429a:	2300      	movs	r3, #0
 800429c:	200a      	movs	r0, #10
 800429e:	0019      	movs	r1, r3
 80042a0:	3501      	adds	r5, #1
 80042a2:	6063      	str	r3, [r4, #4]
 80042a4:	782a      	ldrb	r2, [r5, #0]
 80042a6:	1c6e      	adds	r6, r5, #1
 80042a8:	3a30      	subs	r2, #48	@ 0x30
 80042aa:	2a09      	cmp	r2, #9
 80042ac:	d903      	bls.n	80042b6 <_svfiprintf_r+0x1a6>
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d0c8      	beq.n	8004244 <_svfiprintf_r+0x134>
 80042b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80042b4:	e7c6      	b.n	8004244 <_svfiprintf_r+0x134>
 80042b6:	4341      	muls	r1, r0
 80042b8:	0035      	movs	r5, r6
 80042ba:	2301      	movs	r3, #1
 80042bc:	1889      	adds	r1, r1, r2
 80042be:	e7f1      	b.n	80042a4 <_svfiprintf_r+0x194>
 80042c0:	aa07      	add	r2, sp, #28
 80042c2:	9200      	str	r2, [sp, #0]
 80042c4:	0021      	movs	r1, r4
 80042c6:	003a      	movs	r2, r7
 80042c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004308 <_svfiprintf_r+0x1f8>)
 80042ca:	9803      	ldr	r0, [sp, #12]
 80042cc:	e000      	b.n	80042d0 <_svfiprintf_r+0x1c0>
 80042ce:	bf00      	nop
 80042d0:	9004      	str	r0, [sp, #16]
 80042d2:	9b04      	ldr	r3, [sp, #16]
 80042d4:	3301      	adds	r3, #1
 80042d6:	d1d6      	bne.n	8004286 <_svfiprintf_r+0x176>
 80042d8:	89bb      	ldrh	r3, [r7, #12]
 80042da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80042dc:	065b      	lsls	r3, r3, #25
 80042de:	d500      	bpl.n	80042e2 <_svfiprintf_r+0x1d2>
 80042e0:	e72c      	b.n	800413c <_svfiprintf_r+0x2c>
 80042e2:	b021      	add	sp, #132	@ 0x84
 80042e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042e6:	aa07      	add	r2, sp, #28
 80042e8:	9200      	str	r2, [sp, #0]
 80042ea:	0021      	movs	r1, r4
 80042ec:	003a      	movs	r2, r7
 80042ee:	4b06      	ldr	r3, [pc, #24]	@ (8004308 <_svfiprintf_r+0x1f8>)
 80042f0:	9803      	ldr	r0, [sp, #12]
 80042f2:	f000 fa3b 	bl	800476c <_printf_i>
 80042f6:	e7eb      	b.n	80042d0 <_svfiprintf_r+0x1c0>
 80042f8:	080051bc 	.word	0x080051bc
 80042fc:	080051c2 	.word	0x080051c2
 8004300:	080051c6 	.word	0x080051c6
 8004304:	00000000 	.word	0x00000000
 8004308:	08004051 	.word	0x08004051

0800430c <_sungetc_r>:
 800430c:	b570      	push	{r4, r5, r6, lr}
 800430e:	0014      	movs	r4, r2
 8004310:	1c4b      	adds	r3, r1, #1
 8004312:	d103      	bne.n	800431c <_sungetc_r+0x10>
 8004314:	2501      	movs	r5, #1
 8004316:	426d      	negs	r5, r5
 8004318:	0028      	movs	r0, r5
 800431a:	bd70      	pop	{r4, r5, r6, pc}
 800431c:	8993      	ldrh	r3, [r2, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	4393      	bics	r3, r2
 8004322:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8004324:	81a3      	strh	r3, [r4, #12]
 8004326:	b2ce      	uxtb	r6, r1
 8004328:	6863      	ldr	r3, [r4, #4]
 800432a:	b2cd      	uxtb	r5, r1
 800432c:	2a00      	cmp	r2, #0
 800432e:	d010      	beq.n	8004352 <_sungetc_r+0x46>
 8004330:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004332:	429a      	cmp	r2, r3
 8004334:	dd07      	ble.n	8004346 <_sungetc_r+0x3a>
 8004336:	6823      	ldr	r3, [r4, #0]
 8004338:	3b01      	subs	r3, #1
 800433a:	6023      	str	r3, [r4, #0]
 800433c:	701e      	strb	r6, [r3, #0]
 800433e:	6863      	ldr	r3, [r4, #4]
 8004340:	3301      	adds	r3, #1
 8004342:	6063      	str	r3, [r4, #4]
 8004344:	e7e8      	b.n	8004318 <_sungetc_r+0xc>
 8004346:	0021      	movs	r1, r4
 8004348:	f000 fcb6 	bl	8004cb8 <__submore>
 800434c:	2800      	cmp	r0, #0
 800434e:	d0f2      	beq.n	8004336 <_sungetc_r+0x2a>
 8004350:	e7e0      	b.n	8004314 <_sungetc_r+0x8>
 8004352:	6921      	ldr	r1, [r4, #16]
 8004354:	6822      	ldr	r2, [r4, #0]
 8004356:	2900      	cmp	r1, #0
 8004358:	d007      	beq.n	800436a <_sungetc_r+0x5e>
 800435a:	4291      	cmp	r1, r2
 800435c:	d205      	bcs.n	800436a <_sungetc_r+0x5e>
 800435e:	1e51      	subs	r1, r2, #1
 8004360:	7808      	ldrb	r0, [r1, #0]
 8004362:	42a8      	cmp	r0, r5
 8004364:	d101      	bne.n	800436a <_sungetc_r+0x5e>
 8004366:	6021      	str	r1, [r4, #0]
 8004368:	e7ea      	b.n	8004340 <_sungetc_r+0x34>
 800436a:	6423      	str	r3, [r4, #64]	@ 0x40
 800436c:	0023      	movs	r3, r4
 800436e:	3344      	adds	r3, #68	@ 0x44
 8004370:	6363      	str	r3, [r4, #52]	@ 0x34
 8004372:	2303      	movs	r3, #3
 8004374:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004376:	0023      	movs	r3, r4
 8004378:	3346      	adds	r3, #70	@ 0x46
 800437a:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800437c:	701e      	strb	r6, [r3, #0]
 800437e:	6023      	str	r3, [r4, #0]
 8004380:	2301      	movs	r3, #1
 8004382:	e7de      	b.n	8004342 <_sungetc_r+0x36>

08004384 <__ssrefill_r>:
 8004384:	b510      	push	{r4, lr}
 8004386:	000c      	movs	r4, r1
 8004388:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800438a:	2900      	cmp	r1, #0
 800438c:	d00e      	beq.n	80043ac <__ssrefill_r+0x28>
 800438e:	0023      	movs	r3, r4
 8004390:	3344      	adds	r3, #68	@ 0x44
 8004392:	4299      	cmp	r1, r3
 8004394:	d001      	beq.n	800439a <__ssrefill_r+0x16>
 8004396:	f7ff fd5f 	bl	8003e58 <_free_r>
 800439a:	2000      	movs	r0, #0
 800439c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800439e:	6360      	str	r0, [r4, #52]	@ 0x34
 80043a0:	6063      	str	r3, [r4, #4]
 80043a2:	4283      	cmp	r3, r0
 80043a4:	d002      	beq.n	80043ac <__ssrefill_r+0x28>
 80043a6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80043a8:	6023      	str	r3, [r4, #0]
 80043aa:	bd10      	pop	{r4, pc}
 80043ac:	6923      	ldr	r3, [r4, #16]
 80043ae:	2001      	movs	r0, #1
 80043b0:	6023      	str	r3, [r4, #0]
 80043b2:	2300      	movs	r3, #0
 80043b4:	89a2      	ldrh	r2, [r4, #12]
 80043b6:	6063      	str	r3, [r4, #4]
 80043b8:	3320      	adds	r3, #32
 80043ba:	4313      	orrs	r3, r2
 80043bc:	81a3      	strh	r3, [r4, #12]
 80043be:	4240      	negs	r0, r0
 80043c0:	e7f3      	b.n	80043aa <__ssrefill_r+0x26>
	...

080043c4 <__ssvfiscanf_r>:
 80043c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043c6:	4cab      	ldr	r4, [pc, #684]	@ (8004674 <__ssvfiscanf_r+0x2b0>)
 80043c8:	44a5      	add	sp, r4
 80043ca:	000c      	movs	r4, r1
 80043cc:	2100      	movs	r1, #0
 80043ce:	9000      	str	r0, [sp, #0]
 80043d0:	20be      	movs	r0, #190	@ 0xbe
 80043d2:	9146      	str	r1, [sp, #280]	@ 0x118
 80043d4:	9147      	str	r1, [sp, #284]	@ 0x11c
 80043d6:	a903      	add	r1, sp, #12
 80043d8:	9148      	str	r1, [sp, #288]	@ 0x120
 80043da:	49a7      	ldr	r1, [pc, #668]	@ (8004678 <__ssvfiscanf_r+0x2b4>)
 80043dc:	0040      	lsls	r0, r0, #1
 80043de:	ad43      	add	r5, sp, #268	@ 0x10c
 80043e0:	5029      	str	r1, [r5, r0]
 80043e2:	49a6      	ldr	r1, [pc, #664]	@ (800467c <__ssvfiscanf_r+0x2b8>)
 80043e4:	3004      	adds	r0, #4
 80043e6:	ad43      	add	r5, sp, #268	@ 0x10c
 80043e8:	5029      	str	r1, [r5, r0]
 80043ea:	9302      	str	r3, [sp, #8]
 80043ec:	7816      	ldrb	r6, [r2, #0]
 80043ee:	2e00      	cmp	r6, #0
 80043f0:	d100      	bne.n	80043f4 <__ssvfiscanf_r+0x30>
 80043f2:	e13c      	b.n	800466e <__ssvfiscanf_r+0x2aa>
 80043f4:	2308      	movs	r3, #8
 80043f6:	2008      	movs	r0, #8
 80043f8:	4da1      	ldr	r5, [pc, #644]	@ (8004680 <__ssvfiscanf_r+0x2bc>)
 80043fa:	1c57      	adds	r7, r2, #1
 80043fc:	5da9      	ldrb	r1, [r5, r6]
 80043fe:	400b      	ands	r3, r1
 8004400:	4201      	tst	r1, r0
 8004402:	d01d      	beq.n	8004440 <__ssvfiscanf_r+0x7c>
 8004404:	0006      	movs	r6, r0
 8004406:	6863      	ldr	r3, [r4, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	dd0f      	ble.n	800442c <__ssvfiscanf_r+0x68>
 800440c:	6823      	ldr	r3, [r4, #0]
 800440e:	781a      	ldrb	r2, [r3, #0]
 8004410:	5caa      	ldrb	r2, [r5, r2]
 8004412:	4232      	tst	r2, r6
 8004414:	d101      	bne.n	800441a <__ssvfiscanf_r+0x56>
 8004416:	003a      	movs	r2, r7
 8004418:	e7e8      	b.n	80043ec <__ssvfiscanf_r+0x28>
 800441a:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800441c:	3301      	adds	r3, #1
 800441e:	3201      	adds	r2, #1
 8004420:	9247      	str	r2, [sp, #284]	@ 0x11c
 8004422:	6862      	ldr	r2, [r4, #4]
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	3a01      	subs	r2, #1
 8004428:	6062      	str	r2, [r4, #4]
 800442a:	e7ec      	b.n	8004406 <__ssvfiscanf_r+0x42>
 800442c:	22c0      	movs	r2, #192	@ 0xc0
 800442e:	ab43      	add	r3, sp, #268	@ 0x10c
 8004430:	0052      	lsls	r2, r2, #1
 8004432:	0021      	movs	r1, r4
 8004434:	589b      	ldr	r3, [r3, r2]
 8004436:	9800      	ldr	r0, [sp, #0]
 8004438:	4798      	blx	r3
 800443a:	2800      	cmp	r0, #0
 800443c:	d0e6      	beq.n	800440c <__ssvfiscanf_r+0x48>
 800443e:	e7ea      	b.n	8004416 <__ssvfiscanf_r+0x52>
 8004440:	2e25      	cmp	r6, #37	@ 0x25
 8004442:	d162      	bne.n	800450a <__ssvfiscanf_r+0x146>
 8004444:	9345      	str	r3, [sp, #276]	@ 0x114
 8004446:	9343      	str	r3, [sp, #268]	@ 0x10c
 8004448:	7853      	ldrb	r3, [r2, #1]
 800444a:	2b2a      	cmp	r3, #42	@ 0x2a
 800444c:	d102      	bne.n	8004454 <__ssvfiscanf_r+0x90>
 800444e:	3b1a      	subs	r3, #26
 8004450:	9343      	str	r3, [sp, #268]	@ 0x10c
 8004452:	1c97      	adds	r7, r2, #2
 8004454:	003d      	movs	r5, r7
 8004456:	220a      	movs	r2, #10
 8004458:	7829      	ldrb	r1, [r5, #0]
 800445a:	1c6f      	adds	r7, r5, #1
 800445c:	000b      	movs	r3, r1
 800445e:	3b30      	subs	r3, #48	@ 0x30
 8004460:	2b09      	cmp	r3, #9
 8004462:	d91f      	bls.n	80044a4 <__ssvfiscanf_r+0xe0>
 8004464:	4b87      	ldr	r3, [pc, #540]	@ (8004684 <__ssvfiscanf_r+0x2c0>)
 8004466:	2203      	movs	r2, #3
 8004468:	0018      	movs	r0, r3
 800446a:	9301      	str	r3, [sp, #4]
 800446c:	f000 fc86 	bl	8004d7c <memchr>
 8004470:	2800      	cmp	r0, #0
 8004472:	d007      	beq.n	8004484 <__ssvfiscanf_r+0xc0>
 8004474:	9b01      	ldr	r3, [sp, #4]
 8004476:	003d      	movs	r5, r7
 8004478:	1ac0      	subs	r0, r0, r3
 800447a:	2301      	movs	r3, #1
 800447c:	4083      	lsls	r3, r0
 800447e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8004480:	4313      	orrs	r3, r2
 8004482:	9343      	str	r3, [sp, #268]	@ 0x10c
 8004484:	782b      	ldrb	r3, [r5, #0]
 8004486:	1c6f      	adds	r7, r5, #1
 8004488:	2b78      	cmp	r3, #120	@ 0x78
 800448a:	d806      	bhi.n	800449a <__ssvfiscanf_r+0xd6>
 800448c:	2b57      	cmp	r3, #87	@ 0x57
 800448e:	d810      	bhi.n	80044b2 <__ssvfiscanf_r+0xee>
 8004490:	2b25      	cmp	r3, #37	@ 0x25
 8004492:	d03a      	beq.n	800450a <__ssvfiscanf_r+0x146>
 8004494:	d834      	bhi.n	8004500 <__ssvfiscanf_r+0x13c>
 8004496:	2b00      	cmp	r3, #0
 8004498:	d055      	beq.n	8004546 <__ssvfiscanf_r+0x182>
 800449a:	2303      	movs	r3, #3
 800449c:	9349      	str	r3, [sp, #292]	@ 0x124
 800449e:	3307      	adds	r3, #7
 80044a0:	9344      	str	r3, [sp, #272]	@ 0x110
 80044a2:	e069      	b.n	8004578 <__ssvfiscanf_r+0x1b4>
 80044a4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80044a6:	003d      	movs	r5, r7
 80044a8:	4353      	muls	r3, r2
 80044aa:	3b30      	subs	r3, #48	@ 0x30
 80044ac:	185b      	adds	r3, r3, r1
 80044ae:	9345      	str	r3, [sp, #276]	@ 0x114
 80044b0:	e7d2      	b.n	8004458 <__ssvfiscanf_r+0x94>
 80044b2:	0018      	movs	r0, r3
 80044b4:	3858      	subs	r0, #88	@ 0x58
 80044b6:	2820      	cmp	r0, #32
 80044b8:	d8ef      	bhi.n	800449a <__ssvfiscanf_r+0xd6>
 80044ba:	f7fb fe27 	bl	800010c <__gnu_thumb1_case_shi>
 80044be:	004b      	.short	0x004b
 80044c0:	ffeeffee 	.word	0xffeeffee
 80044c4:	ffee007d 	.word	0xffee007d
 80044c8:	ffeeffee 	.word	0xffeeffee
 80044cc:	ffeeffee 	.word	0xffeeffee
 80044d0:	ffeeffee 	.word	0xffeeffee
 80044d4:	007b0088 	.word	0x007b0088
 80044d8:	00240024 	.word	0x00240024
 80044dc:	ffee0024 	.word	0xffee0024
 80044e0:	ffee0055 	.word	0xffee0055
 80044e4:	ffeeffee 	.word	0xffeeffee
 80044e8:	0090ffee 	.word	0x0090ffee
 80044ec:	00470059 	.word	0x00470059
 80044f0:	ffeeffee 	.word	0xffeeffee
 80044f4:	ffee008e 	.word	0xffee008e
 80044f8:	ffee007b 	.word	0xffee007b
 80044fc:	004bffee 	.word	0x004bffee
 8004500:	3b45      	subs	r3, #69	@ 0x45
 8004502:	2b02      	cmp	r3, #2
 8004504:	d8c9      	bhi.n	800449a <__ssvfiscanf_r+0xd6>
 8004506:	2305      	movs	r3, #5
 8004508:	e035      	b.n	8004576 <__ssvfiscanf_r+0x1b2>
 800450a:	6863      	ldr	r3, [r4, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	dd0d      	ble.n	800452c <__ssvfiscanf_r+0x168>
 8004510:	6823      	ldr	r3, [r4, #0]
 8004512:	781a      	ldrb	r2, [r3, #0]
 8004514:	42b2      	cmp	r2, r6
 8004516:	d000      	beq.n	800451a <__ssvfiscanf_r+0x156>
 8004518:	e0a9      	b.n	800466e <__ssvfiscanf_r+0x2aa>
 800451a:	3301      	adds	r3, #1
 800451c:	6862      	ldr	r2, [r4, #4]
 800451e:	6023      	str	r3, [r4, #0]
 8004520:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8004522:	3a01      	subs	r2, #1
 8004524:	3301      	adds	r3, #1
 8004526:	6062      	str	r2, [r4, #4]
 8004528:	9347      	str	r3, [sp, #284]	@ 0x11c
 800452a:	e774      	b.n	8004416 <__ssvfiscanf_r+0x52>
 800452c:	23c0      	movs	r3, #192	@ 0xc0
 800452e:	aa43      	add	r2, sp, #268	@ 0x10c
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	0021      	movs	r1, r4
 8004534:	58d3      	ldr	r3, [r2, r3]
 8004536:	9800      	ldr	r0, [sp, #0]
 8004538:	4798      	blx	r3
 800453a:	2800      	cmp	r0, #0
 800453c:	d0e8      	beq.n	8004510 <__ssvfiscanf_r+0x14c>
 800453e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8004540:	2800      	cmp	r0, #0
 8004542:	d000      	beq.n	8004546 <__ssvfiscanf_r+0x182>
 8004544:	e08b      	b.n	800465e <__ssvfiscanf_r+0x29a>
 8004546:	2001      	movs	r0, #1
 8004548:	4240      	negs	r0, r0
 800454a:	e08c      	b.n	8004666 <__ssvfiscanf_r+0x2a2>
 800454c:	2220      	movs	r2, #32
 800454e:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8004550:	430a      	orrs	r2, r1
 8004552:	9243      	str	r2, [sp, #268]	@ 0x10c
 8004554:	2280      	movs	r2, #128	@ 0x80
 8004556:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8004558:	0092      	lsls	r2, r2, #2
 800455a:	430a      	orrs	r2, r1
 800455c:	9243      	str	r2, [sp, #268]	@ 0x10c
 800455e:	2210      	movs	r2, #16
 8004560:	9244      	str	r2, [sp, #272]	@ 0x110
 8004562:	2b6e      	cmp	r3, #110	@ 0x6e
 8004564:	d902      	bls.n	800456c <__ssvfiscanf_r+0x1a8>
 8004566:	e005      	b.n	8004574 <__ssvfiscanf_r+0x1b0>
 8004568:	2300      	movs	r3, #0
 800456a:	9344      	str	r3, [sp, #272]	@ 0x110
 800456c:	2303      	movs	r3, #3
 800456e:	e002      	b.n	8004576 <__ssvfiscanf_r+0x1b2>
 8004570:	2308      	movs	r3, #8
 8004572:	9344      	str	r3, [sp, #272]	@ 0x110
 8004574:	2304      	movs	r3, #4
 8004576:	9349      	str	r3, [sp, #292]	@ 0x124
 8004578:	6863      	ldr	r3, [r4, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	dd3e      	ble.n	80045fc <__ssvfiscanf_r+0x238>
 800457e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8004580:	065b      	lsls	r3, r3, #25
 8004582:	d408      	bmi.n	8004596 <__ssvfiscanf_r+0x1d2>
 8004584:	26c0      	movs	r6, #192	@ 0xc0
 8004586:	2508      	movs	r5, #8
 8004588:	0076      	lsls	r6, r6, #1
 800458a:	6823      	ldr	r3, [r4, #0]
 800458c:	493c      	ldr	r1, [pc, #240]	@ (8004680 <__ssvfiscanf_r+0x2bc>)
 800458e:	781a      	ldrb	r2, [r3, #0]
 8004590:	5c8a      	ldrb	r2, [r1, r2]
 8004592:	422a      	tst	r2, r5
 8004594:	d13c      	bne.n	8004610 <__ssvfiscanf_r+0x24c>
 8004596:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8004598:	2b02      	cmp	r3, #2
 800459a:	dc4c      	bgt.n	8004636 <__ssvfiscanf_r+0x272>
 800459c:	0022      	movs	r2, r4
 800459e:	9800      	ldr	r0, [sp, #0]
 80045a0:	ab02      	add	r3, sp, #8
 80045a2:	a943      	add	r1, sp, #268	@ 0x10c
 80045a4:	f000 f9ee 	bl	8004984 <_scanf_chars>
 80045a8:	2801      	cmp	r0, #1
 80045aa:	d060      	beq.n	800466e <__ssvfiscanf_r+0x2aa>
 80045ac:	2802      	cmp	r0, #2
 80045ae:	d000      	beq.n	80045b2 <__ssvfiscanf_r+0x1ee>
 80045b0:	e731      	b.n	8004416 <__ssvfiscanf_r+0x52>
 80045b2:	e7c4      	b.n	800453e <__ssvfiscanf_r+0x17a>
 80045b4:	220a      	movs	r2, #10
 80045b6:	e7d3      	b.n	8004560 <__ssvfiscanf_r+0x19c>
 80045b8:	0039      	movs	r1, r7
 80045ba:	a803      	add	r0, sp, #12
 80045bc:	f000 fb42 	bl	8004c44 <__sccl>
 80045c0:	2340      	movs	r3, #64	@ 0x40
 80045c2:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80045c4:	0007      	movs	r7, r0
 80045c6:	4313      	orrs	r3, r2
 80045c8:	9343      	str	r3, [sp, #268]	@ 0x10c
 80045ca:	2301      	movs	r3, #1
 80045cc:	e7d3      	b.n	8004576 <__ssvfiscanf_r+0x1b2>
 80045ce:	2340      	movs	r3, #64	@ 0x40
 80045d0:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80045d2:	4313      	orrs	r3, r2
 80045d4:	9343      	str	r3, [sp, #268]	@ 0x10c
 80045d6:	2300      	movs	r3, #0
 80045d8:	e7cd      	b.n	8004576 <__ssvfiscanf_r+0x1b2>
 80045da:	2302      	movs	r3, #2
 80045dc:	e7cb      	b.n	8004576 <__ssvfiscanf_r+0x1b2>
 80045de:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80045e0:	06d3      	lsls	r3, r2, #27
 80045e2:	d500      	bpl.n	80045e6 <__ssvfiscanf_r+0x222>
 80045e4:	e717      	b.n	8004416 <__ssvfiscanf_r+0x52>
 80045e6:	9b02      	ldr	r3, [sp, #8]
 80045e8:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 80045ea:	1d18      	adds	r0, r3, #4
 80045ec:	9002      	str	r0, [sp, #8]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	07d5      	lsls	r5, r2, #31
 80045f2:	d501      	bpl.n	80045f8 <__ssvfiscanf_r+0x234>
 80045f4:	8019      	strh	r1, [r3, #0]
 80045f6:	e70e      	b.n	8004416 <__ssvfiscanf_r+0x52>
 80045f8:	6019      	str	r1, [r3, #0]
 80045fa:	e70c      	b.n	8004416 <__ssvfiscanf_r+0x52>
 80045fc:	23c0      	movs	r3, #192	@ 0xc0
 80045fe:	aa43      	add	r2, sp, #268	@ 0x10c
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	0021      	movs	r1, r4
 8004604:	58d3      	ldr	r3, [r2, r3]
 8004606:	9800      	ldr	r0, [sp, #0]
 8004608:	4798      	blx	r3
 800460a:	2800      	cmp	r0, #0
 800460c:	d0b7      	beq.n	800457e <__ssvfiscanf_r+0x1ba>
 800460e:	e796      	b.n	800453e <__ssvfiscanf_r+0x17a>
 8004610:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8004612:	3201      	adds	r2, #1
 8004614:	9247      	str	r2, [sp, #284]	@ 0x11c
 8004616:	6862      	ldr	r2, [r4, #4]
 8004618:	3a01      	subs	r2, #1
 800461a:	6062      	str	r2, [r4, #4]
 800461c:	2a00      	cmp	r2, #0
 800461e:	dd02      	ble.n	8004626 <__ssvfiscanf_r+0x262>
 8004620:	3301      	adds	r3, #1
 8004622:	6023      	str	r3, [r4, #0]
 8004624:	e7b1      	b.n	800458a <__ssvfiscanf_r+0x1c6>
 8004626:	ab43      	add	r3, sp, #268	@ 0x10c
 8004628:	0021      	movs	r1, r4
 800462a:	599b      	ldr	r3, [r3, r6]
 800462c:	9800      	ldr	r0, [sp, #0]
 800462e:	4798      	blx	r3
 8004630:	2800      	cmp	r0, #0
 8004632:	d0aa      	beq.n	800458a <__ssvfiscanf_r+0x1c6>
 8004634:	e783      	b.n	800453e <__ssvfiscanf_r+0x17a>
 8004636:	2b04      	cmp	r3, #4
 8004638:	dc06      	bgt.n	8004648 <__ssvfiscanf_r+0x284>
 800463a:	0022      	movs	r2, r4
 800463c:	9800      	ldr	r0, [sp, #0]
 800463e:	ab02      	add	r3, sp, #8
 8004640:	a943      	add	r1, sp, #268	@ 0x10c
 8004642:	f000 f9ff 	bl	8004a44 <_scanf_i>
 8004646:	e7af      	b.n	80045a8 <__ssvfiscanf_r+0x1e4>
 8004648:	4b0f      	ldr	r3, [pc, #60]	@ (8004688 <__ssvfiscanf_r+0x2c4>)
 800464a:	2b00      	cmp	r3, #0
 800464c:	d100      	bne.n	8004650 <__ssvfiscanf_r+0x28c>
 800464e:	e6e2      	b.n	8004416 <__ssvfiscanf_r+0x52>
 8004650:	0022      	movs	r2, r4
 8004652:	9800      	ldr	r0, [sp, #0]
 8004654:	ab02      	add	r3, sp, #8
 8004656:	a943      	add	r1, sp, #268	@ 0x10c
 8004658:	e000      	b.n	800465c <__ssvfiscanf_r+0x298>
 800465a:	bf00      	nop
 800465c:	e7a4      	b.n	80045a8 <__ssvfiscanf_r+0x1e4>
 800465e:	89a3      	ldrh	r3, [r4, #12]
 8004660:	065b      	lsls	r3, r3, #25
 8004662:	d500      	bpl.n	8004666 <__ssvfiscanf_r+0x2a2>
 8004664:	e76f      	b.n	8004546 <__ssvfiscanf_r+0x182>
 8004666:	23a5      	movs	r3, #165	@ 0xa5
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	449d      	add	sp, r3
 800466c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800466e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8004670:	e7f9      	b.n	8004666 <__ssvfiscanf_r+0x2a2>
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	fffffd6c 	.word	0xfffffd6c
 8004678:	0800430d 	.word	0x0800430d
 800467c:	08004385 	.word	0x08004385
 8004680:	0800520b 	.word	0x0800520b
 8004684:	080051c2 	.word	0x080051c2
 8004688:	00000000 	.word	0x00000000

0800468c <_printf_common>:
 800468c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800468e:	0016      	movs	r6, r2
 8004690:	9301      	str	r3, [sp, #4]
 8004692:	688a      	ldr	r2, [r1, #8]
 8004694:	690b      	ldr	r3, [r1, #16]
 8004696:	000c      	movs	r4, r1
 8004698:	9000      	str	r0, [sp, #0]
 800469a:	4293      	cmp	r3, r2
 800469c:	da00      	bge.n	80046a0 <_printf_common+0x14>
 800469e:	0013      	movs	r3, r2
 80046a0:	0022      	movs	r2, r4
 80046a2:	6033      	str	r3, [r6, #0]
 80046a4:	3243      	adds	r2, #67	@ 0x43
 80046a6:	7812      	ldrb	r2, [r2, #0]
 80046a8:	2a00      	cmp	r2, #0
 80046aa:	d001      	beq.n	80046b0 <_printf_common+0x24>
 80046ac:	3301      	adds	r3, #1
 80046ae:	6033      	str	r3, [r6, #0]
 80046b0:	6823      	ldr	r3, [r4, #0]
 80046b2:	069b      	lsls	r3, r3, #26
 80046b4:	d502      	bpl.n	80046bc <_printf_common+0x30>
 80046b6:	6833      	ldr	r3, [r6, #0]
 80046b8:	3302      	adds	r3, #2
 80046ba:	6033      	str	r3, [r6, #0]
 80046bc:	6822      	ldr	r2, [r4, #0]
 80046be:	2306      	movs	r3, #6
 80046c0:	0015      	movs	r5, r2
 80046c2:	401d      	ands	r5, r3
 80046c4:	421a      	tst	r2, r3
 80046c6:	d027      	beq.n	8004718 <_printf_common+0x8c>
 80046c8:	0023      	movs	r3, r4
 80046ca:	3343      	adds	r3, #67	@ 0x43
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	1e5a      	subs	r2, r3, #1
 80046d0:	4193      	sbcs	r3, r2
 80046d2:	6822      	ldr	r2, [r4, #0]
 80046d4:	0692      	lsls	r2, r2, #26
 80046d6:	d430      	bmi.n	800473a <_printf_common+0xae>
 80046d8:	0022      	movs	r2, r4
 80046da:	9901      	ldr	r1, [sp, #4]
 80046dc:	9800      	ldr	r0, [sp, #0]
 80046de:	9d08      	ldr	r5, [sp, #32]
 80046e0:	3243      	adds	r2, #67	@ 0x43
 80046e2:	47a8      	blx	r5
 80046e4:	3001      	adds	r0, #1
 80046e6:	d025      	beq.n	8004734 <_printf_common+0xa8>
 80046e8:	2206      	movs	r2, #6
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	2500      	movs	r5, #0
 80046ee:	4013      	ands	r3, r2
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d105      	bne.n	8004700 <_printf_common+0x74>
 80046f4:	6833      	ldr	r3, [r6, #0]
 80046f6:	68e5      	ldr	r5, [r4, #12]
 80046f8:	1aed      	subs	r5, r5, r3
 80046fa:	43eb      	mvns	r3, r5
 80046fc:	17db      	asrs	r3, r3, #31
 80046fe:	401d      	ands	r5, r3
 8004700:	68a3      	ldr	r3, [r4, #8]
 8004702:	6922      	ldr	r2, [r4, #16]
 8004704:	4293      	cmp	r3, r2
 8004706:	dd01      	ble.n	800470c <_printf_common+0x80>
 8004708:	1a9b      	subs	r3, r3, r2
 800470a:	18ed      	adds	r5, r5, r3
 800470c:	2600      	movs	r6, #0
 800470e:	42b5      	cmp	r5, r6
 8004710:	d120      	bne.n	8004754 <_printf_common+0xc8>
 8004712:	2000      	movs	r0, #0
 8004714:	e010      	b.n	8004738 <_printf_common+0xac>
 8004716:	3501      	adds	r5, #1
 8004718:	68e3      	ldr	r3, [r4, #12]
 800471a:	6832      	ldr	r2, [r6, #0]
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	42ab      	cmp	r3, r5
 8004720:	ddd2      	ble.n	80046c8 <_printf_common+0x3c>
 8004722:	0022      	movs	r2, r4
 8004724:	2301      	movs	r3, #1
 8004726:	9901      	ldr	r1, [sp, #4]
 8004728:	9800      	ldr	r0, [sp, #0]
 800472a:	9f08      	ldr	r7, [sp, #32]
 800472c:	3219      	adds	r2, #25
 800472e:	47b8      	blx	r7
 8004730:	3001      	adds	r0, #1
 8004732:	d1f0      	bne.n	8004716 <_printf_common+0x8a>
 8004734:	2001      	movs	r0, #1
 8004736:	4240      	negs	r0, r0
 8004738:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800473a:	2030      	movs	r0, #48	@ 0x30
 800473c:	18e1      	adds	r1, r4, r3
 800473e:	3143      	adds	r1, #67	@ 0x43
 8004740:	7008      	strb	r0, [r1, #0]
 8004742:	0021      	movs	r1, r4
 8004744:	1c5a      	adds	r2, r3, #1
 8004746:	3145      	adds	r1, #69	@ 0x45
 8004748:	7809      	ldrb	r1, [r1, #0]
 800474a:	18a2      	adds	r2, r4, r2
 800474c:	3243      	adds	r2, #67	@ 0x43
 800474e:	3302      	adds	r3, #2
 8004750:	7011      	strb	r1, [r2, #0]
 8004752:	e7c1      	b.n	80046d8 <_printf_common+0x4c>
 8004754:	0022      	movs	r2, r4
 8004756:	2301      	movs	r3, #1
 8004758:	9901      	ldr	r1, [sp, #4]
 800475a:	9800      	ldr	r0, [sp, #0]
 800475c:	9f08      	ldr	r7, [sp, #32]
 800475e:	321a      	adds	r2, #26
 8004760:	47b8      	blx	r7
 8004762:	3001      	adds	r0, #1
 8004764:	d0e6      	beq.n	8004734 <_printf_common+0xa8>
 8004766:	3601      	adds	r6, #1
 8004768:	e7d1      	b.n	800470e <_printf_common+0x82>
	...

0800476c <_printf_i>:
 800476c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800476e:	b08b      	sub	sp, #44	@ 0x2c
 8004770:	9206      	str	r2, [sp, #24]
 8004772:	000a      	movs	r2, r1
 8004774:	3243      	adds	r2, #67	@ 0x43
 8004776:	9307      	str	r3, [sp, #28]
 8004778:	9005      	str	r0, [sp, #20]
 800477a:	9203      	str	r2, [sp, #12]
 800477c:	7e0a      	ldrb	r2, [r1, #24]
 800477e:	000c      	movs	r4, r1
 8004780:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004782:	2a78      	cmp	r2, #120	@ 0x78
 8004784:	d809      	bhi.n	800479a <_printf_i+0x2e>
 8004786:	2a62      	cmp	r2, #98	@ 0x62
 8004788:	d80b      	bhi.n	80047a2 <_printf_i+0x36>
 800478a:	2a00      	cmp	r2, #0
 800478c:	d100      	bne.n	8004790 <_printf_i+0x24>
 800478e:	e0ba      	b.n	8004906 <_printf_i+0x19a>
 8004790:	497a      	ldr	r1, [pc, #488]	@ (800497c <_printf_i+0x210>)
 8004792:	9104      	str	r1, [sp, #16]
 8004794:	2a58      	cmp	r2, #88	@ 0x58
 8004796:	d100      	bne.n	800479a <_printf_i+0x2e>
 8004798:	e08e      	b.n	80048b8 <_printf_i+0x14c>
 800479a:	0025      	movs	r5, r4
 800479c:	3542      	adds	r5, #66	@ 0x42
 800479e:	702a      	strb	r2, [r5, #0]
 80047a0:	e022      	b.n	80047e8 <_printf_i+0x7c>
 80047a2:	0010      	movs	r0, r2
 80047a4:	3863      	subs	r0, #99	@ 0x63
 80047a6:	2815      	cmp	r0, #21
 80047a8:	d8f7      	bhi.n	800479a <_printf_i+0x2e>
 80047aa:	f7fb fcaf 	bl	800010c <__gnu_thumb1_case_shi>
 80047ae:	0016      	.short	0x0016
 80047b0:	fff6001f 	.word	0xfff6001f
 80047b4:	fff6fff6 	.word	0xfff6fff6
 80047b8:	001ffff6 	.word	0x001ffff6
 80047bc:	fff6fff6 	.word	0xfff6fff6
 80047c0:	fff6fff6 	.word	0xfff6fff6
 80047c4:	0036009f 	.word	0x0036009f
 80047c8:	fff6007e 	.word	0xfff6007e
 80047cc:	00b0fff6 	.word	0x00b0fff6
 80047d0:	0036fff6 	.word	0x0036fff6
 80047d4:	fff6fff6 	.word	0xfff6fff6
 80047d8:	0082      	.short	0x0082
 80047da:	0025      	movs	r5, r4
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	3542      	adds	r5, #66	@ 0x42
 80047e0:	1d11      	adds	r1, r2, #4
 80047e2:	6019      	str	r1, [r3, #0]
 80047e4:	6813      	ldr	r3, [r2, #0]
 80047e6:	702b      	strb	r3, [r5, #0]
 80047e8:	2301      	movs	r3, #1
 80047ea:	e09e      	b.n	800492a <_printf_i+0x1be>
 80047ec:	6818      	ldr	r0, [r3, #0]
 80047ee:	6809      	ldr	r1, [r1, #0]
 80047f0:	1d02      	adds	r2, r0, #4
 80047f2:	060d      	lsls	r5, r1, #24
 80047f4:	d50b      	bpl.n	800480e <_printf_i+0xa2>
 80047f6:	6806      	ldr	r6, [r0, #0]
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	2e00      	cmp	r6, #0
 80047fc:	da03      	bge.n	8004806 <_printf_i+0x9a>
 80047fe:	232d      	movs	r3, #45	@ 0x2d
 8004800:	9a03      	ldr	r2, [sp, #12]
 8004802:	4276      	negs	r6, r6
 8004804:	7013      	strb	r3, [r2, #0]
 8004806:	4b5d      	ldr	r3, [pc, #372]	@ (800497c <_printf_i+0x210>)
 8004808:	270a      	movs	r7, #10
 800480a:	9304      	str	r3, [sp, #16]
 800480c:	e018      	b.n	8004840 <_printf_i+0xd4>
 800480e:	6806      	ldr	r6, [r0, #0]
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	0649      	lsls	r1, r1, #25
 8004814:	d5f1      	bpl.n	80047fa <_printf_i+0x8e>
 8004816:	b236      	sxth	r6, r6
 8004818:	e7ef      	b.n	80047fa <_printf_i+0x8e>
 800481a:	6808      	ldr	r0, [r1, #0]
 800481c:	6819      	ldr	r1, [r3, #0]
 800481e:	c940      	ldmia	r1!, {r6}
 8004820:	0605      	lsls	r5, r0, #24
 8004822:	d402      	bmi.n	800482a <_printf_i+0xbe>
 8004824:	0640      	lsls	r0, r0, #25
 8004826:	d500      	bpl.n	800482a <_printf_i+0xbe>
 8004828:	b2b6      	uxth	r6, r6
 800482a:	6019      	str	r1, [r3, #0]
 800482c:	4b53      	ldr	r3, [pc, #332]	@ (800497c <_printf_i+0x210>)
 800482e:	270a      	movs	r7, #10
 8004830:	9304      	str	r3, [sp, #16]
 8004832:	2a6f      	cmp	r2, #111	@ 0x6f
 8004834:	d100      	bne.n	8004838 <_printf_i+0xcc>
 8004836:	3f02      	subs	r7, #2
 8004838:	0023      	movs	r3, r4
 800483a:	2200      	movs	r2, #0
 800483c:	3343      	adds	r3, #67	@ 0x43
 800483e:	701a      	strb	r2, [r3, #0]
 8004840:	6863      	ldr	r3, [r4, #4]
 8004842:	60a3      	str	r3, [r4, #8]
 8004844:	2b00      	cmp	r3, #0
 8004846:	db06      	blt.n	8004856 <_printf_i+0xea>
 8004848:	2104      	movs	r1, #4
 800484a:	6822      	ldr	r2, [r4, #0]
 800484c:	9d03      	ldr	r5, [sp, #12]
 800484e:	438a      	bics	r2, r1
 8004850:	6022      	str	r2, [r4, #0]
 8004852:	4333      	orrs	r3, r6
 8004854:	d00c      	beq.n	8004870 <_printf_i+0x104>
 8004856:	9d03      	ldr	r5, [sp, #12]
 8004858:	0030      	movs	r0, r6
 800485a:	0039      	movs	r1, r7
 800485c:	f7fb fce6 	bl	800022c <__aeabi_uidivmod>
 8004860:	9b04      	ldr	r3, [sp, #16]
 8004862:	3d01      	subs	r5, #1
 8004864:	5c5b      	ldrb	r3, [r3, r1]
 8004866:	702b      	strb	r3, [r5, #0]
 8004868:	0033      	movs	r3, r6
 800486a:	0006      	movs	r6, r0
 800486c:	429f      	cmp	r7, r3
 800486e:	d9f3      	bls.n	8004858 <_printf_i+0xec>
 8004870:	2f08      	cmp	r7, #8
 8004872:	d109      	bne.n	8004888 <_printf_i+0x11c>
 8004874:	6823      	ldr	r3, [r4, #0]
 8004876:	07db      	lsls	r3, r3, #31
 8004878:	d506      	bpl.n	8004888 <_printf_i+0x11c>
 800487a:	6862      	ldr	r2, [r4, #4]
 800487c:	6923      	ldr	r3, [r4, #16]
 800487e:	429a      	cmp	r2, r3
 8004880:	dc02      	bgt.n	8004888 <_printf_i+0x11c>
 8004882:	2330      	movs	r3, #48	@ 0x30
 8004884:	3d01      	subs	r5, #1
 8004886:	702b      	strb	r3, [r5, #0]
 8004888:	9b03      	ldr	r3, [sp, #12]
 800488a:	1b5b      	subs	r3, r3, r5
 800488c:	6123      	str	r3, [r4, #16]
 800488e:	9b07      	ldr	r3, [sp, #28]
 8004890:	0021      	movs	r1, r4
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	9805      	ldr	r0, [sp, #20]
 8004896:	9b06      	ldr	r3, [sp, #24]
 8004898:	aa09      	add	r2, sp, #36	@ 0x24
 800489a:	f7ff fef7 	bl	800468c <_printf_common>
 800489e:	3001      	adds	r0, #1
 80048a0:	d148      	bne.n	8004934 <_printf_i+0x1c8>
 80048a2:	2001      	movs	r0, #1
 80048a4:	4240      	negs	r0, r0
 80048a6:	b00b      	add	sp, #44	@ 0x2c
 80048a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048aa:	2220      	movs	r2, #32
 80048ac:	6809      	ldr	r1, [r1, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	6022      	str	r2, [r4, #0]
 80048b2:	2278      	movs	r2, #120	@ 0x78
 80048b4:	4932      	ldr	r1, [pc, #200]	@ (8004980 <_printf_i+0x214>)
 80048b6:	9104      	str	r1, [sp, #16]
 80048b8:	0021      	movs	r1, r4
 80048ba:	3145      	adds	r1, #69	@ 0x45
 80048bc:	700a      	strb	r2, [r1, #0]
 80048be:	6819      	ldr	r1, [r3, #0]
 80048c0:	6822      	ldr	r2, [r4, #0]
 80048c2:	c940      	ldmia	r1!, {r6}
 80048c4:	0610      	lsls	r0, r2, #24
 80048c6:	d402      	bmi.n	80048ce <_printf_i+0x162>
 80048c8:	0650      	lsls	r0, r2, #25
 80048ca:	d500      	bpl.n	80048ce <_printf_i+0x162>
 80048cc:	b2b6      	uxth	r6, r6
 80048ce:	6019      	str	r1, [r3, #0]
 80048d0:	07d3      	lsls	r3, r2, #31
 80048d2:	d502      	bpl.n	80048da <_printf_i+0x16e>
 80048d4:	2320      	movs	r3, #32
 80048d6:	4313      	orrs	r3, r2
 80048d8:	6023      	str	r3, [r4, #0]
 80048da:	2e00      	cmp	r6, #0
 80048dc:	d001      	beq.n	80048e2 <_printf_i+0x176>
 80048de:	2710      	movs	r7, #16
 80048e0:	e7aa      	b.n	8004838 <_printf_i+0xcc>
 80048e2:	2220      	movs	r2, #32
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	4393      	bics	r3, r2
 80048e8:	6023      	str	r3, [r4, #0]
 80048ea:	e7f8      	b.n	80048de <_printf_i+0x172>
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	680d      	ldr	r5, [r1, #0]
 80048f0:	1d10      	adds	r0, r2, #4
 80048f2:	6949      	ldr	r1, [r1, #20]
 80048f4:	6018      	str	r0, [r3, #0]
 80048f6:	6813      	ldr	r3, [r2, #0]
 80048f8:	062e      	lsls	r6, r5, #24
 80048fa:	d501      	bpl.n	8004900 <_printf_i+0x194>
 80048fc:	6019      	str	r1, [r3, #0]
 80048fe:	e002      	b.n	8004906 <_printf_i+0x19a>
 8004900:	066d      	lsls	r5, r5, #25
 8004902:	d5fb      	bpl.n	80048fc <_printf_i+0x190>
 8004904:	8019      	strh	r1, [r3, #0]
 8004906:	2300      	movs	r3, #0
 8004908:	9d03      	ldr	r5, [sp, #12]
 800490a:	6123      	str	r3, [r4, #16]
 800490c:	e7bf      	b.n	800488e <_printf_i+0x122>
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	1d11      	adds	r1, r2, #4
 8004912:	6019      	str	r1, [r3, #0]
 8004914:	6815      	ldr	r5, [r2, #0]
 8004916:	2100      	movs	r1, #0
 8004918:	0028      	movs	r0, r5
 800491a:	6862      	ldr	r2, [r4, #4]
 800491c:	f000 fa2e 	bl	8004d7c <memchr>
 8004920:	2800      	cmp	r0, #0
 8004922:	d001      	beq.n	8004928 <_printf_i+0x1bc>
 8004924:	1b40      	subs	r0, r0, r5
 8004926:	6060      	str	r0, [r4, #4]
 8004928:	6863      	ldr	r3, [r4, #4]
 800492a:	6123      	str	r3, [r4, #16]
 800492c:	2300      	movs	r3, #0
 800492e:	9a03      	ldr	r2, [sp, #12]
 8004930:	7013      	strb	r3, [r2, #0]
 8004932:	e7ac      	b.n	800488e <_printf_i+0x122>
 8004934:	002a      	movs	r2, r5
 8004936:	6923      	ldr	r3, [r4, #16]
 8004938:	9906      	ldr	r1, [sp, #24]
 800493a:	9805      	ldr	r0, [sp, #20]
 800493c:	9d07      	ldr	r5, [sp, #28]
 800493e:	47a8      	blx	r5
 8004940:	3001      	adds	r0, #1
 8004942:	d0ae      	beq.n	80048a2 <_printf_i+0x136>
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	079b      	lsls	r3, r3, #30
 8004948:	d415      	bmi.n	8004976 <_printf_i+0x20a>
 800494a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800494c:	68e0      	ldr	r0, [r4, #12]
 800494e:	4298      	cmp	r0, r3
 8004950:	daa9      	bge.n	80048a6 <_printf_i+0x13a>
 8004952:	0018      	movs	r0, r3
 8004954:	e7a7      	b.n	80048a6 <_printf_i+0x13a>
 8004956:	0022      	movs	r2, r4
 8004958:	2301      	movs	r3, #1
 800495a:	9906      	ldr	r1, [sp, #24]
 800495c:	9805      	ldr	r0, [sp, #20]
 800495e:	9e07      	ldr	r6, [sp, #28]
 8004960:	3219      	adds	r2, #25
 8004962:	47b0      	blx	r6
 8004964:	3001      	adds	r0, #1
 8004966:	d09c      	beq.n	80048a2 <_printf_i+0x136>
 8004968:	3501      	adds	r5, #1
 800496a:	68e3      	ldr	r3, [r4, #12]
 800496c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	42ab      	cmp	r3, r5
 8004972:	dcf0      	bgt.n	8004956 <_printf_i+0x1ea>
 8004974:	e7e9      	b.n	800494a <_printf_i+0x1de>
 8004976:	2500      	movs	r5, #0
 8004978:	e7f7      	b.n	800496a <_printf_i+0x1fe>
 800497a:	46c0      	nop			@ (mov r8, r8)
 800497c:	080051cd 	.word	0x080051cd
 8004980:	080051de 	.word	0x080051de

08004984 <_scanf_chars>:
 8004984:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004986:	0015      	movs	r5, r2
 8004988:	688a      	ldr	r2, [r1, #8]
 800498a:	000c      	movs	r4, r1
 800498c:	9001      	str	r0, [sp, #4]
 800498e:	2a00      	cmp	r2, #0
 8004990:	d104      	bne.n	800499c <_scanf_chars+0x18>
 8004992:	698a      	ldr	r2, [r1, #24]
 8004994:	2a00      	cmp	r2, #0
 8004996:	d117      	bne.n	80049c8 <_scanf_chars+0x44>
 8004998:	3201      	adds	r2, #1
 800499a:	60a2      	str	r2, [r4, #8]
 800499c:	6822      	ldr	r2, [r4, #0]
 800499e:	06d2      	lsls	r2, r2, #27
 80049a0:	d403      	bmi.n	80049aa <_scanf_chars+0x26>
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	1d11      	adds	r1, r2, #4
 80049a6:	6019      	str	r1, [r3, #0]
 80049a8:	6817      	ldr	r7, [r2, #0]
 80049aa:	2600      	movs	r6, #0
 80049ac:	69a0      	ldr	r0, [r4, #24]
 80049ae:	2800      	cmp	r0, #0
 80049b0:	d016      	beq.n	80049e0 <_scanf_chars+0x5c>
 80049b2:	2801      	cmp	r0, #1
 80049b4:	d10b      	bne.n	80049ce <_scanf_chars+0x4a>
 80049b6:	682b      	ldr	r3, [r5, #0]
 80049b8:	6962      	ldr	r2, [r4, #20]
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	5cd3      	ldrb	r3, [r2, r3]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10e      	bne.n	80049e0 <_scanf_chars+0x5c>
 80049c2:	2e00      	cmp	r6, #0
 80049c4:	d03b      	beq.n	8004a3e <_scanf_chars+0xba>
 80049c6:	e029      	b.n	8004a1c <_scanf_chars+0x98>
 80049c8:	2201      	movs	r2, #1
 80049ca:	4252      	negs	r2, r2
 80049cc:	e7e5      	b.n	800499a <_scanf_chars+0x16>
 80049ce:	2802      	cmp	r0, #2
 80049d0:	d124      	bne.n	8004a1c <_scanf_chars+0x98>
 80049d2:	682b      	ldr	r3, [r5, #0]
 80049d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004a40 <_scanf_chars+0xbc>)
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	5cd3      	ldrb	r3, [r2, r3]
 80049da:	2208      	movs	r2, #8
 80049dc:	4213      	tst	r3, r2
 80049de:	d11d      	bne.n	8004a1c <_scanf_chars+0x98>
 80049e0:	2210      	movs	r2, #16
 80049e2:	6823      	ldr	r3, [r4, #0]
 80049e4:	3601      	adds	r6, #1
 80049e6:	4213      	tst	r3, r2
 80049e8:	d103      	bne.n	80049f2 <_scanf_chars+0x6e>
 80049ea:	682b      	ldr	r3, [r5, #0]
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	703b      	strb	r3, [r7, #0]
 80049f0:	3701      	adds	r7, #1
 80049f2:	682a      	ldr	r2, [r5, #0]
 80049f4:	686b      	ldr	r3, [r5, #4]
 80049f6:	3201      	adds	r2, #1
 80049f8:	602a      	str	r2, [r5, #0]
 80049fa:	68a2      	ldr	r2, [r4, #8]
 80049fc:	3b01      	subs	r3, #1
 80049fe:	3a01      	subs	r2, #1
 8004a00:	606b      	str	r3, [r5, #4]
 8004a02:	60a2      	str	r2, [r4, #8]
 8004a04:	2a00      	cmp	r2, #0
 8004a06:	d009      	beq.n	8004a1c <_scanf_chars+0x98>
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	dccf      	bgt.n	80049ac <_scanf_chars+0x28>
 8004a0c:	23c0      	movs	r3, #192	@ 0xc0
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	0029      	movs	r1, r5
 8004a12:	58e3      	ldr	r3, [r4, r3]
 8004a14:	9801      	ldr	r0, [sp, #4]
 8004a16:	4798      	blx	r3
 8004a18:	2800      	cmp	r0, #0
 8004a1a:	d0c7      	beq.n	80049ac <_scanf_chars+0x28>
 8004a1c:	6822      	ldr	r2, [r4, #0]
 8004a1e:	2310      	movs	r3, #16
 8004a20:	0011      	movs	r1, r2
 8004a22:	4019      	ands	r1, r3
 8004a24:	421a      	tst	r2, r3
 8004a26:	d106      	bne.n	8004a36 <_scanf_chars+0xb2>
 8004a28:	68e3      	ldr	r3, [r4, #12]
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	60e3      	str	r3, [r4, #12]
 8004a2e:	69a3      	ldr	r3, [r4, #24]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d000      	beq.n	8004a36 <_scanf_chars+0xb2>
 8004a34:	7039      	strb	r1, [r7, #0]
 8004a36:	2000      	movs	r0, #0
 8004a38:	6923      	ldr	r3, [r4, #16]
 8004a3a:	199b      	adds	r3, r3, r6
 8004a3c:	6123      	str	r3, [r4, #16]
 8004a3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a40:	0800520b 	.word	0x0800520b

08004a44 <_scanf_i>:
 8004a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a46:	b08b      	sub	sp, #44	@ 0x2c
 8004a48:	9301      	str	r3, [sp, #4]
 8004a4a:	4b78      	ldr	r3, [pc, #480]	@ (8004c2c <_scanf_i+0x1e8>)
 8004a4c:	0016      	movs	r6, r2
 8004a4e:	9004      	str	r0, [sp, #16]
 8004a50:	aa07      	add	r2, sp, #28
 8004a52:	cba1      	ldmia	r3!, {r0, r5, r7}
 8004a54:	c2a1      	stmia	r2!, {r0, r5, r7}
 8004a56:	4a76      	ldr	r2, [pc, #472]	@ (8004c30 <_scanf_i+0x1ec>)
 8004a58:	698b      	ldr	r3, [r1, #24]
 8004a5a:	000c      	movs	r4, r1
 8004a5c:	9205      	str	r2, [sp, #20]
 8004a5e:	2b03      	cmp	r3, #3
 8004a60:	d101      	bne.n	8004a66 <_scanf_i+0x22>
 8004a62:	4b74      	ldr	r3, [pc, #464]	@ (8004c34 <_scanf_i+0x1f0>)
 8004a64:	9305      	str	r3, [sp, #20]
 8004a66:	22ae      	movs	r2, #174	@ 0xae
 8004a68:	2000      	movs	r0, #0
 8004a6a:	68a3      	ldr	r3, [r4, #8]
 8004a6c:	0052      	lsls	r2, r2, #1
 8004a6e:	1e59      	subs	r1, r3, #1
 8004a70:	9003      	str	r0, [sp, #12]
 8004a72:	4291      	cmp	r1, r2
 8004a74:	d905      	bls.n	8004a82 <_scanf_i+0x3e>
 8004a76:	3b5e      	subs	r3, #94	@ 0x5e
 8004a78:	3bff      	subs	r3, #255	@ 0xff
 8004a7a:	9303      	str	r3, [sp, #12]
 8004a7c:	235e      	movs	r3, #94	@ 0x5e
 8004a7e:	33ff      	adds	r3, #255	@ 0xff
 8004a80:	60a3      	str	r3, [r4, #8]
 8004a82:	0023      	movs	r3, r4
 8004a84:	331c      	adds	r3, #28
 8004a86:	9300      	str	r3, [sp, #0]
 8004a88:	23d0      	movs	r3, #208	@ 0xd0
 8004a8a:	2700      	movs	r7, #0
 8004a8c:	6822      	ldr	r2, [r4, #0]
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	4313      	orrs	r3, r2
 8004a92:	6023      	str	r3, [r4, #0]
 8004a94:	9b00      	ldr	r3, [sp, #0]
 8004a96:	9302      	str	r3, [sp, #8]
 8004a98:	6833      	ldr	r3, [r6, #0]
 8004a9a:	a807      	add	r0, sp, #28
 8004a9c:	7819      	ldrb	r1, [r3, #0]
 8004a9e:	00bb      	lsls	r3, r7, #2
 8004aa0:	2202      	movs	r2, #2
 8004aa2:	5818      	ldr	r0, [r3, r0]
 8004aa4:	f000 f96a 	bl	8004d7c <memchr>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	d029      	beq.n	8004b00 <_scanf_i+0xbc>
 8004aac:	2f01      	cmp	r7, #1
 8004aae:	d15e      	bne.n	8004b6e <_scanf_i+0x12a>
 8004ab0:	6863      	ldr	r3, [r4, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d106      	bne.n	8004ac4 <_scanf_i+0x80>
 8004ab6:	3308      	adds	r3, #8
 8004ab8:	6822      	ldr	r2, [r4, #0]
 8004aba:	6063      	str	r3, [r4, #4]
 8004abc:	33f9      	adds	r3, #249	@ 0xf9
 8004abe:	33ff      	adds	r3, #255	@ 0xff
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	6023      	str	r3, [r4, #0]
 8004ac4:	6823      	ldr	r3, [r4, #0]
 8004ac6:	4a5c      	ldr	r2, [pc, #368]	@ (8004c38 <_scanf_i+0x1f4>)
 8004ac8:	4013      	ands	r3, r2
 8004aca:	6023      	str	r3, [r4, #0]
 8004acc:	68a3      	ldr	r3, [r4, #8]
 8004ace:	1e5a      	subs	r2, r3, #1
 8004ad0:	60a2      	str	r2, [r4, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d014      	beq.n	8004b00 <_scanf_i+0xbc>
 8004ad6:	6833      	ldr	r3, [r6, #0]
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	6032      	str	r2, [r6, #0]
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	9a02      	ldr	r2, [sp, #8]
 8004ae0:	7013      	strb	r3, [r2, #0]
 8004ae2:	6873      	ldr	r3, [r6, #4]
 8004ae4:	1c55      	adds	r5, r2, #1
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	6073      	str	r3, [r6, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	dc07      	bgt.n	8004afe <_scanf_i+0xba>
 8004aee:	23c0      	movs	r3, #192	@ 0xc0
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	0031      	movs	r1, r6
 8004af4:	58e3      	ldr	r3, [r4, r3]
 8004af6:	9804      	ldr	r0, [sp, #16]
 8004af8:	4798      	blx	r3
 8004afa:	2800      	cmp	r0, #0
 8004afc:	d17e      	bne.n	8004bfc <_scanf_i+0x1b8>
 8004afe:	9502      	str	r5, [sp, #8]
 8004b00:	3701      	adds	r7, #1
 8004b02:	2f03      	cmp	r7, #3
 8004b04:	d1c8      	bne.n	8004a98 <_scanf_i+0x54>
 8004b06:	6863      	ldr	r3, [r4, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <_scanf_i+0xcc>
 8004b0c:	330a      	adds	r3, #10
 8004b0e:	6063      	str	r3, [r4, #4]
 8004b10:	2700      	movs	r7, #0
 8004b12:	6863      	ldr	r3, [r4, #4]
 8004b14:	4949      	ldr	r1, [pc, #292]	@ (8004c3c <_scanf_i+0x1f8>)
 8004b16:	6960      	ldr	r0, [r4, #20]
 8004b18:	1ac9      	subs	r1, r1, r3
 8004b1a:	f000 f893 	bl	8004c44 <__sccl>
 8004b1e:	9d02      	ldr	r5, [sp, #8]
 8004b20:	68a3      	ldr	r3, [r4, #8]
 8004b22:	6820      	ldr	r0, [r4, #0]
 8004b24:	9302      	str	r3, [sp, #8]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d03f      	beq.n	8004baa <_scanf_i+0x166>
 8004b2a:	6831      	ldr	r1, [r6, #0]
 8004b2c:	6963      	ldr	r3, [r4, #20]
 8004b2e:	780a      	ldrb	r2, [r1, #0]
 8004b30:	5c9b      	ldrb	r3, [r3, r2]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d039      	beq.n	8004baa <_scanf_i+0x166>
 8004b36:	2a30      	cmp	r2, #48	@ 0x30
 8004b38:	d128      	bne.n	8004b8c <_scanf_i+0x148>
 8004b3a:	2380      	movs	r3, #128	@ 0x80
 8004b3c:	011b      	lsls	r3, r3, #4
 8004b3e:	4218      	tst	r0, r3
 8004b40:	d024      	beq.n	8004b8c <_scanf_i+0x148>
 8004b42:	9b03      	ldr	r3, [sp, #12]
 8004b44:	3701      	adds	r7, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d005      	beq.n	8004b56 <_scanf_i+0x112>
 8004b4a:	001a      	movs	r2, r3
 8004b4c:	9b02      	ldr	r3, [sp, #8]
 8004b4e:	3a01      	subs	r2, #1
 8004b50:	3301      	adds	r3, #1
 8004b52:	9203      	str	r2, [sp, #12]
 8004b54:	60a3      	str	r3, [r4, #8]
 8004b56:	6873      	ldr	r3, [r6, #4]
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	6073      	str	r3, [r6, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	dd1c      	ble.n	8004b9a <_scanf_i+0x156>
 8004b60:	6833      	ldr	r3, [r6, #0]
 8004b62:	3301      	adds	r3, #1
 8004b64:	6033      	str	r3, [r6, #0]
 8004b66:	68a3      	ldr	r3, [r4, #8]
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	60a3      	str	r3, [r4, #8]
 8004b6c:	e7d8      	b.n	8004b20 <_scanf_i+0xdc>
 8004b6e:	2f02      	cmp	r7, #2
 8004b70:	d1ac      	bne.n	8004acc <_scanf_i+0x88>
 8004b72:	23c0      	movs	r3, #192	@ 0xc0
 8004b74:	2180      	movs	r1, #128	@ 0x80
 8004b76:	6822      	ldr	r2, [r4, #0]
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	0089      	lsls	r1, r1, #2
 8004b7e:	428b      	cmp	r3, r1
 8004b80:	d1c1      	bne.n	8004b06 <_scanf_i+0xc2>
 8004b82:	2310      	movs	r3, #16
 8004b84:	6063      	str	r3, [r4, #4]
 8004b86:	33f0      	adds	r3, #240	@ 0xf0
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	e79e      	b.n	8004aca <_scanf_i+0x86>
 8004b8c:	4b2c      	ldr	r3, [pc, #176]	@ (8004c40 <_scanf_i+0x1fc>)
 8004b8e:	4003      	ands	r3, r0
 8004b90:	6023      	str	r3, [r4, #0]
 8004b92:	780b      	ldrb	r3, [r1, #0]
 8004b94:	702b      	strb	r3, [r5, #0]
 8004b96:	3501      	adds	r5, #1
 8004b98:	e7dd      	b.n	8004b56 <_scanf_i+0x112>
 8004b9a:	23c0      	movs	r3, #192	@ 0xc0
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	0031      	movs	r1, r6
 8004ba0:	58e3      	ldr	r3, [r4, r3]
 8004ba2:	9804      	ldr	r0, [sp, #16]
 8004ba4:	4798      	blx	r3
 8004ba6:	2800      	cmp	r0, #0
 8004ba8:	d0dd      	beq.n	8004b66 <_scanf_i+0x122>
 8004baa:	6823      	ldr	r3, [r4, #0]
 8004bac:	05db      	lsls	r3, r3, #23
 8004bae:	d50e      	bpl.n	8004bce <_scanf_i+0x18a>
 8004bb0:	9b00      	ldr	r3, [sp, #0]
 8004bb2:	429d      	cmp	r5, r3
 8004bb4:	d907      	bls.n	8004bc6 <_scanf_i+0x182>
 8004bb6:	23be      	movs	r3, #190	@ 0xbe
 8004bb8:	3d01      	subs	r5, #1
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	0032      	movs	r2, r6
 8004bbe:	7829      	ldrb	r1, [r5, #0]
 8004bc0:	58e3      	ldr	r3, [r4, r3]
 8004bc2:	9804      	ldr	r0, [sp, #16]
 8004bc4:	4798      	blx	r3
 8004bc6:	9b00      	ldr	r3, [sp, #0]
 8004bc8:	2001      	movs	r0, #1
 8004bca:	429d      	cmp	r5, r3
 8004bcc:	d029      	beq.n	8004c22 <_scanf_i+0x1de>
 8004bce:	6821      	ldr	r1, [r4, #0]
 8004bd0:	2310      	movs	r3, #16
 8004bd2:	000a      	movs	r2, r1
 8004bd4:	401a      	ands	r2, r3
 8004bd6:	4219      	tst	r1, r3
 8004bd8:	d11c      	bne.n	8004c14 <_scanf_i+0x1d0>
 8004bda:	702a      	strb	r2, [r5, #0]
 8004bdc:	6863      	ldr	r3, [r4, #4]
 8004bde:	9900      	ldr	r1, [sp, #0]
 8004be0:	9804      	ldr	r0, [sp, #16]
 8004be2:	9e05      	ldr	r6, [sp, #20]
 8004be4:	47b0      	blx	r6
 8004be6:	9b01      	ldr	r3, [sp, #4]
 8004be8:	6822      	ldr	r2, [r4, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	0691      	lsls	r1, r2, #26
 8004bee:	d507      	bpl.n	8004c00 <_scanf_i+0x1bc>
 8004bf0:	9901      	ldr	r1, [sp, #4]
 8004bf2:	1d1a      	adds	r2, r3, #4
 8004bf4:	600a      	str	r2, [r1, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6018      	str	r0, [r3, #0]
 8004bfa:	e008      	b.n	8004c0e <_scanf_i+0x1ca>
 8004bfc:	2700      	movs	r7, #0
 8004bfe:	e7d4      	b.n	8004baa <_scanf_i+0x166>
 8004c00:	1d19      	adds	r1, r3, #4
 8004c02:	07d6      	lsls	r6, r2, #31
 8004c04:	d50f      	bpl.n	8004c26 <_scanf_i+0x1e2>
 8004c06:	9a01      	ldr	r2, [sp, #4]
 8004c08:	6011      	str	r1, [r2, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	8018      	strh	r0, [r3, #0]
 8004c0e:	68e3      	ldr	r3, [r4, #12]
 8004c10:	3301      	adds	r3, #1
 8004c12:	60e3      	str	r3, [r4, #12]
 8004c14:	2000      	movs	r0, #0
 8004c16:	9b00      	ldr	r3, [sp, #0]
 8004c18:	1aed      	subs	r5, r5, r3
 8004c1a:	6923      	ldr	r3, [r4, #16]
 8004c1c:	19ed      	adds	r5, r5, r7
 8004c1e:	195b      	adds	r3, r3, r5
 8004c20:	6123      	str	r3, [r4, #16]
 8004c22:	b00b      	add	sp, #44	@ 0x2c
 8004c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c26:	9a01      	ldr	r2, [sp, #4]
 8004c28:	6011      	str	r1, [r2, #0]
 8004c2a:	e7e4      	b.n	8004bf6 <_scanf_i+0x1b2>
 8004c2c:	080050b4 	.word	0x080050b4
 8004c30:	08005025 	.word	0x08005025
 8004c34:	08004f19 	.word	0x08004f19
 8004c38:	fffffaff 	.word	0xfffffaff
 8004c3c:	080051ff 	.word	0x080051ff
 8004c40:	fffff6ff 	.word	0xfffff6ff

08004c44 <__sccl>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	780b      	ldrb	r3, [r1, #0]
 8004c48:	0004      	movs	r4, r0
 8004c4a:	2b5e      	cmp	r3, #94	@ 0x5e
 8004c4c:	d019      	beq.n	8004c82 <__sccl+0x3e>
 8004c4e:	1c4d      	adds	r5, r1, #1
 8004c50:	2100      	movs	r1, #0
 8004c52:	0022      	movs	r2, r4
 8004c54:	1c60      	adds	r0, r4, #1
 8004c56:	30ff      	adds	r0, #255	@ 0xff
 8004c58:	7011      	strb	r1, [r2, #0]
 8004c5a:	3201      	adds	r2, #1
 8004c5c:	4282      	cmp	r2, r0
 8004c5e:	d1fb      	bne.n	8004c58 <__sccl+0x14>
 8004c60:	1e68      	subs	r0, r5, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d026      	beq.n	8004cb4 <__sccl+0x70>
 8004c66:	2601      	movs	r6, #1
 8004c68:	404e      	eors	r6, r1
 8004c6a:	0028      	movs	r0, r5
 8004c6c:	54e6      	strb	r6, [r4, r3]
 8004c6e:	7801      	ldrb	r1, [r0, #0]
 8004c70:	1c45      	adds	r5, r0, #1
 8004c72:	292d      	cmp	r1, #45	@ 0x2d
 8004c74:	d009      	beq.n	8004c8a <__sccl+0x46>
 8004c76:	295d      	cmp	r1, #93	@ 0x5d
 8004c78:	d01b      	beq.n	8004cb2 <__sccl+0x6e>
 8004c7a:	2900      	cmp	r1, #0
 8004c7c:	d01a      	beq.n	8004cb4 <__sccl+0x70>
 8004c7e:	000b      	movs	r3, r1
 8004c80:	e7f3      	b.n	8004c6a <__sccl+0x26>
 8004c82:	784b      	ldrb	r3, [r1, #1]
 8004c84:	1c8d      	adds	r5, r1, #2
 8004c86:	2101      	movs	r1, #1
 8004c88:	e7e3      	b.n	8004c52 <__sccl+0xe>
 8004c8a:	7842      	ldrb	r2, [r0, #1]
 8004c8c:	2a5d      	cmp	r2, #93	@ 0x5d
 8004c8e:	d0f6      	beq.n	8004c7e <__sccl+0x3a>
 8004c90:	4293      	cmp	r3, r2
 8004c92:	dcf4      	bgt.n	8004c7e <__sccl+0x3a>
 8004c94:	0019      	movs	r1, r3
 8004c96:	3002      	adds	r0, #2
 8004c98:	3101      	adds	r1, #1
 8004c9a:	5466      	strb	r6, [r4, r1]
 8004c9c:	428a      	cmp	r2, r1
 8004c9e:	dcfb      	bgt.n	8004c98 <__sccl+0x54>
 8004ca0:	1c59      	adds	r1, r3, #1
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	db02      	blt.n	8004cac <__sccl+0x68>
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	188b      	adds	r3, r1, r2
 8004caa:	e7e0      	b.n	8004c6e <__sccl+0x2a>
 8004cac:	1ad2      	subs	r2, r2, r3
 8004cae:	3a01      	subs	r2, #1
 8004cb0:	e7fa      	b.n	8004ca8 <__sccl+0x64>
 8004cb2:	0028      	movs	r0, r5
 8004cb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08004cb8 <__submore>:
 8004cb8:	000b      	movs	r3, r1
 8004cba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cbc:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 8004cbe:	3344      	adds	r3, #68	@ 0x44
 8004cc0:	000c      	movs	r4, r1
 8004cc2:	429d      	cmp	r5, r3
 8004cc4:	d11c      	bne.n	8004d00 <__submore+0x48>
 8004cc6:	2680      	movs	r6, #128	@ 0x80
 8004cc8:	00f6      	lsls	r6, r6, #3
 8004cca:	0031      	movs	r1, r6
 8004ccc:	f7ff f930 	bl	8003f30 <_malloc_r>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	d102      	bne.n	8004cda <__submore+0x22>
 8004cd4:	2001      	movs	r0, #1
 8004cd6:	4240      	negs	r0, r0
 8004cd8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004cda:	0023      	movs	r3, r4
 8004cdc:	6360      	str	r0, [r4, #52]	@ 0x34
 8004cde:	63a6      	str	r6, [r4, #56]	@ 0x38
 8004ce0:	3346      	adds	r3, #70	@ 0x46
 8004ce2:	781a      	ldrb	r2, [r3, #0]
 8004ce4:	4b10      	ldr	r3, [pc, #64]	@ (8004d28 <__submore+0x70>)
 8004ce6:	54c2      	strb	r2, [r0, r3]
 8004ce8:	0023      	movs	r3, r4
 8004cea:	3345      	adds	r3, #69	@ 0x45
 8004cec:	781a      	ldrb	r2, [r3, #0]
 8004cee:	4b0f      	ldr	r3, [pc, #60]	@ (8004d2c <__submore+0x74>)
 8004cf0:	54c2      	strb	r2, [r0, r3]
 8004cf2:	782a      	ldrb	r2, [r5, #0]
 8004cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8004d30 <__submore+0x78>)
 8004cf6:	54c2      	strb	r2, [r0, r3]
 8004cf8:	18c0      	adds	r0, r0, r3
 8004cfa:	6020      	str	r0, [r4, #0]
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	e7eb      	b.n	8004cd8 <__submore+0x20>
 8004d00:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 8004d02:	0029      	movs	r1, r5
 8004d04:	0073      	lsls	r3, r6, #1
 8004d06:	001a      	movs	r2, r3
 8004d08:	9301      	str	r3, [sp, #4]
 8004d0a:	f000 f84b 	bl	8004da4 <_realloc_r>
 8004d0e:	1e05      	subs	r5, r0, #0
 8004d10:	d0e0      	beq.n	8004cd4 <__submore+0x1c>
 8004d12:	1987      	adds	r7, r0, r6
 8004d14:	0001      	movs	r1, r0
 8004d16:	0032      	movs	r2, r6
 8004d18:	0038      	movs	r0, r7
 8004d1a:	f000 f83a 	bl	8004d92 <memcpy>
 8004d1e:	9b01      	ldr	r3, [sp, #4]
 8004d20:	6027      	str	r7, [r4, #0]
 8004d22:	6365      	str	r5, [r4, #52]	@ 0x34
 8004d24:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004d26:	e7e9      	b.n	8004cfc <__submore+0x44>
 8004d28:	000003ff 	.word	0x000003ff
 8004d2c:	000003fe 	.word	0x000003fe
 8004d30:	000003fd 	.word	0x000003fd

08004d34 <memmove>:
 8004d34:	b510      	push	{r4, lr}
 8004d36:	4288      	cmp	r0, r1
 8004d38:	d902      	bls.n	8004d40 <memmove+0xc>
 8004d3a:	188b      	adds	r3, r1, r2
 8004d3c:	4298      	cmp	r0, r3
 8004d3e:	d308      	bcc.n	8004d52 <memmove+0x1e>
 8004d40:	2300      	movs	r3, #0
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d007      	beq.n	8004d56 <memmove+0x22>
 8004d46:	5ccc      	ldrb	r4, [r1, r3]
 8004d48:	54c4      	strb	r4, [r0, r3]
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	e7f9      	b.n	8004d42 <memmove+0xe>
 8004d4e:	5c8b      	ldrb	r3, [r1, r2]
 8004d50:	5483      	strb	r3, [r0, r2]
 8004d52:	3a01      	subs	r2, #1
 8004d54:	d2fb      	bcs.n	8004d4e <memmove+0x1a>
 8004d56:	bd10      	pop	{r4, pc}

08004d58 <_sbrk_r>:
 8004d58:	2300      	movs	r3, #0
 8004d5a:	b570      	push	{r4, r5, r6, lr}
 8004d5c:	4d06      	ldr	r5, [pc, #24]	@ (8004d78 <_sbrk_r+0x20>)
 8004d5e:	0004      	movs	r4, r0
 8004d60:	0008      	movs	r0, r1
 8004d62:	602b      	str	r3, [r5, #0]
 8004d64:	f7fe fb6e 	bl	8003444 <_sbrk>
 8004d68:	1c43      	adds	r3, r0, #1
 8004d6a:	d103      	bne.n	8004d74 <_sbrk_r+0x1c>
 8004d6c:	682b      	ldr	r3, [r5, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d000      	beq.n	8004d74 <_sbrk_r+0x1c>
 8004d72:	6023      	str	r3, [r4, #0]
 8004d74:	bd70      	pop	{r4, r5, r6, pc}
 8004d76:	46c0      	nop			@ (mov r8, r8)
 8004d78:	20000210 	.word	0x20000210

08004d7c <memchr>:
 8004d7c:	b2c9      	uxtb	r1, r1
 8004d7e:	1882      	adds	r2, r0, r2
 8004d80:	4290      	cmp	r0, r2
 8004d82:	d101      	bne.n	8004d88 <memchr+0xc>
 8004d84:	2000      	movs	r0, #0
 8004d86:	4770      	bx	lr
 8004d88:	7803      	ldrb	r3, [r0, #0]
 8004d8a:	428b      	cmp	r3, r1
 8004d8c:	d0fb      	beq.n	8004d86 <memchr+0xa>
 8004d8e:	3001      	adds	r0, #1
 8004d90:	e7f6      	b.n	8004d80 <memchr+0x4>

08004d92 <memcpy>:
 8004d92:	2300      	movs	r3, #0
 8004d94:	b510      	push	{r4, lr}
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d100      	bne.n	8004d9c <memcpy+0xa>
 8004d9a:	bd10      	pop	{r4, pc}
 8004d9c:	5ccc      	ldrb	r4, [r1, r3]
 8004d9e:	54c4      	strb	r4, [r0, r3]
 8004da0:	3301      	adds	r3, #1
 8004da2:	e7f8      	b.n	8004d96 <memcpy+0x4>

08004da4 <_realloc_r>:
 8004da4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004da6:	0006      	movs	r6, r0
 8004da8:	000c      	movs	r4, r1
 8004daa:	0015      	movs	r5, r2
 8004dac:	2900      	cmp	r1, #0
 8004dae:	d105      	bne.n	8004dbc <_realloc_r+0x18>
 8004db0:	0011      	movs	r1, r2
 8004db2:	f7ff f8bd 	bl	8003f30 <_malloc_r>
 8004db6:	0004      	movs	r4, r0
 8004db8:	0020      	movs	r0, r4
 8004dba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004dbc:	2a00      	cmp	r2, #0
 8004dbe:	d103      	bne.n	8004dc8 <_realloc_r+0x24>
 8004dc0:	f7ff f84a 	bl	8003e58 <_free_r>
 8004dc4:	002c      	movs	r4, r5
 8004dc6:	e7f7      	b.n	8004db8 <_realloc_r+0x14>
 8004dc8:	f000 f930 	bl	800502c <_malloc_usable_size_r>
 8004dcc:	0007      	movs	r7, r0
 8004dce:	4285      	cmp	r5, r0
 8004dd0:	d802      	bhi.n	8004dd8 <_realloc_r+0x34>
 8004dd2:	0843      	lsrs	r3, r0, #1
 8004dd4:	42ab      	cmp	r3, r5
 8004dd6:	d3ef      	bcc.n	8004db8 <_realloc_r+0x14>
 8004dd8:	0029      	movs	r1, r5
 8004dda:	0030      	movs	r0, r6
 8004ddc:	f7ff f8a8 	bl	8003f30 <_malloc_r>
 8004de0:	9001      	str	r0, [sp, #4]
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d101      	bne.n	8004dea <_realloc_r+0x46>
 8004de6:	9c01      	ldr	r4, [sp, #4]
 8004de8:	e7e6      	b.n	8004db8 <_realloc_r+0x14>
 8004dea:	002a      	movs	r2, r5
 8004dec:	42bd      	cmp	r5, r7
 8004dee:	d900      	bls.n	8004df2 <_realloc_r+0x4e>
 8004df0:	003a      	movs	r2, r7
 8004df2:	0021      	movs	r1, r4
 8004df4:	9801      	ldr	r0, [sp, #4]
 8004df6:	f7ff ffcc 	bl	8004d92 <memcpy>
 8004dfa:	0021      	movs	r1, r4
 8004dfc:	0030      	movs	r0, r6
 8004dfe:	f7ff f82b 	bl	8003e58 <_free_r>
 8004e02:	e7f0      	b.n	8004de6 <_realloc_r+0x42>

08004e04 <_strtol_l.isra.0>:
 8004e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e06:	b085      	sub	sp, #20
 8004e08:	0017      	movs	r7, r2
 8004e0a:	001e      	movs	r6, r3
 8004e0c:	9003      	str	r0, [sp, #12]
 8004e0e:	9101      	str	r1, [sp, #4]
 8004e10:	2b24      	cmp	r3, #36	@ 0x24
 8004e12:	d823      	bhi.n	8004e5c <_strtol_l.isra.0+0x58>
 8004e14:	000c      	movs	r4, r1
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d020      	beq.n	8004e5c <_strtol_l.isra.0+0x58>
 8004e1a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f10 <_strtol_l.isra.0+0x10c>)
 8004e1c:	2208      	movs	r2, #8
 8004e1e:	469c      	mov	ip, r3
 8004e20:	0023      	movs	r3, r4
 8004e22:	4661      	mov	r1, ip
 8004e24:	781d      	ldrb	r5, [r3, #0]
 8004e26:	3401      	adds	r4, #1
 8004e28:	5d48      	ldrb	r0, [r1, r5]
 8004e2a:	0001      	movs	r1, r0
 8004e2c:	4011      	ands	r1, r2
 8004e2e:	4210      	tst	r0, r2
 8004e30:	d1f6      	bne.n	8004e20 <_strtol_l.isra.0+0x1c>
 8004e32:	2d2d      	cmp	r5, #45	@ 0x2d
 8004e34:	d119      	bne.n	8004e6a <_strtol_l.isra.0+0x66>
 8004e36:	7825      	ldrb	r5, [r4, #0]
 8004e38:	1c9c      	adds	r4, r3, #2
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	2210      	movs	r2, #16
 8004e40:	0033      	movs	r3, r6
 8004e42:	4393      	bics	r3, r2
 8004e44:	d11d      	bne.n	8004e82 <_strtol_l.isra.0+0x7e>
 8004e46:	2d30      	cmp	r5, #48	@ 0x30
 8004e48:	d115      	bne.n	8004e76 <_strtol_l.isra.0+0x72>
 8004e4a:	2120      	movs	r1, #32
 8004e4c:	7823      	ldrb	r3, [r4, #0]
 8004e4e:	438b      	bics	r3, r1
 8004e50:	2b58      	cmp	r3, #88	@ 0x58
 8004e52:	d110      	bne.n	8004e76 <_strtol_l.isra.0+0x72>
 8004e54:	7865      	ldrb	r5, [r4, #1]
 8004e56:	3402      	adds	r4, #2
 8004e58:	2610      	movs	r6, #16
 8004e5a:	e012      	b.n	8004e82 <_strtol_l.isra.0+0x7e>
 8004e5c:	f7fe ffd0 	bl	8003e00 <__errno>
 8004e60:	2316      	movs	r3, #22
 8004e62:	6003      	str	r3, [r0, #0]
 8004e64:	2000      	movs	r0, #0
 8004e66:	b005      	add	sp, #20
 8004e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e6a:	9100      	str	r1, [sp, #0]
 8004e6c:	2d2b      	cmp	r5, #43	@ 0x2b
 8004e6e:	d1e6      	bne.n	8004e3e <_strtol_l.isra.0+0x3a>
 8004e70:	7825      	ldrb	r5, [r4, #0]
 8004e72:	1c9c      	adds	r4, r3, #2
 8004e74:	e7e3      	b.n	8004e3e <_strtol_l.isra.0+0x3a>
 8004e76:	2e00      	cmp	r6, #0
 8004e78:	d1ee      	bne.n	8004e58 <_strtol_l.isra.0+0x54>
 8004e7a:	360a      	adds	r6, #10
 8004e7c:	2d30      	cmp	r5, #48	@ 0x30
 8004e7e:	d100      	bne.n	8004e82 <_strtol_l.isra.0+0x7e>
 8004e80:	3e02      	subs	r6, #2
 8004e82:	4a24      	ldr	r2, [pc, #144]	@ (8004f14 <_strtol_l.isra.0+0x110>)
 8004e84:	9b00      	ldr	r3, [sp, #0]
 8004e86:	4694      	mov	ip, r2
 8004e88:	4463      	add	r3, ip
 8004e8a:	0031      	movs	r1, r6
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	9302      	str	r3, [sp, #8]
 8004e90:	f7fb f9cc 	bl	800022c <__aeabi_uidivmod>
 8004e94:	2200      	movs	r2, #0
 8004e96:	4684      	mov	ip, r0
 8004e98:	0010      	movs	r0, r2
 8004e9a:	002b      	movs	r3, r5
 8004e9c:	3b30      	subs	r3, #48	@ 0x30
 8004e9e:	2b09      	cmp	r3, #9
 8004ea0:	d811      	bhi.n	8004ec6 <_strtol_l.isra.0+0xc2>
 8004ea2:	001d      	movs	r5, r3
 8004ea4:	42ae      	cmp	r6, r5
 8004ea6:	dd1d      	ble.n	8004ee4 <_strtol_l.isra.0+0xe0>
 8004ea8:	1c53      	adds	r3, r2, #1
 8004eaa:	d009      	beq.n	8004ec0 <_strtol_l.isra.0+0xbc>
 8004eac:	2201      	movs	r2, #1
 8004eae:	4252      	negs	r2, r2
 8004eb0:	4584      	cmp	ip, r0
 8004eb2:	d305      	bcc.n	8004ec0 <_strtol_l.isra.0+0xbc>
 8004eb4:	d101      	bne.n	8004eba <_strtol_l.isra.0+0xb6>
 8004eb6:	42a9      	cmp	r1, r5
 8004eb8:	db11      	blt.n	8004ede <_strtol_l.isra.0+0xda>
 8004eba:	2201      	movs	r2, #1
 8004ebc:	4370      	muls	r0, r6
 8004ebe:	1828      	adds	r0, r5, r0
 8004ec0:	7825      	ldrb	r5, [r4, #0]
 8004ec2:	3401      	adds	r4, #1
 8004ec4:	e7e9      	b.n	8004e9a <_strtol_l.isra.0+0x96>
 8004ec6:	002b      	movs	r3, r5
 8004ec8:	3b41      	subs	r3, #65	@ 0x41
 8004eca:	2b19      	cmp	r3, #25
 8004ecc:	d801      	bhi.n	8004ed2 <_strtol_l.isra.0+0xce>
 8004ece:	3d37      	subs	r5, #55	@ 0x37
 8004ed0:	e7e8      	b.n	8004ea4 <_strtol_l.isra.0+0xa0>
 8004ed2:	002b      	movs	r3, r5
 8004ed4:	3b61      	subs	r3, #97	@ 0x61
 8004ed6:	2b19      	cmp	r3, #25
 8004ed8:	d804      	bhi.n	8004ee4 <_strtol_l.isra.0+0xe0>
 8004eda:	3d57      	subs	r5, #87	@ 0x57
 8004edc:	e7e2      	b.n	8004ea4 <_strtol_l.isra.0+0xa0>
 8004ede:	2201      	movs	r2, #1
 8004ee0:	4252      	negs	r2, r2
 8004ee2:	e7ed      	b.n	8004ec0 <_strtol_l.isra.0+0xbc>
 8004ee4:	1c53      	adds	r3, r2, #1
 8004ee6:	d108      	bne.n	8004efa <_strtol_l.isra.0+0xf6>
 8004ee8:	2322      	movs	r3, #34	@ 0x22
 8004eea:	9a03      	ldr	r2, [sp, #12]
 8004eec:	9802      	ldr	r0, [sp, #8]
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	2f00      	cmp	r7, #0
 8004ef2:	d0b8      	beq.n	8004e66 <_strtol_l.isra.0+0x62>
 8004ef4:	1e63      	subs	r3, r4, #1
 8004ef6:	9301      	str	r3, [sp, #4]
 8004ef8:	e007      	b.n	8004f0a <_strtol_l.isra.0+0x106>
 8004efa:	9b00      	ldr	r3, [sp, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d000      	beq.n	8004f02 <_strtol_l.isra.0+0xfe>
 8004f00:	4240      	negs	r0, r0
 8004f02:	2f00      	cmp	r7, #0
 8004f04:	d0af      	beq.n	8004e66 <_strtol_l.isra.0+0x62>
 8004f06:	2a00      	cmp	r2, #0
 8004f08:	d1f4      	bne.n	8004ef4 <_strtol_l.isra.0+0xf0>
 8004f0a:	9b01      	ldr	r3, [sp, #4]
 8004f0c:	603b      	str	r3, [r7, #0]
 8004f0e:	e7aa      	b.n	8004e66 <_strtol_l.isra.0+0x62>
 8004f10:	0800520b 	.word	0x0800520b
 8004f14:	7fffffff 	.word	0x7fffffff

08004f18 <_strtol_r>:
 8004f18:	b510      	push	{r4, lr}
 8004f1a:	f7ff ff73 	bl	8004e04 <_strtol_l.isra.0>
 8004f1e:	bd10      	pop	{r4, pc}

08004f20 <_strtoul_l.isra.0>:
 8004f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f22:	001e      	movs	r6, r3
 8004f24:	4b3e      	ldr	r3, [pc, #248]	@ (8005020 <_strtoul_l.isra.0+0x100>)
 8004f26:	0017      	movs	r7, r2
 8004f28:	000c      	movs	r4, r1
 8004f2a:	469c      	mov	ip, r3
 8004f2c:	2208      	movs	r2, #8
 8004f2e:	b085      	sub	sp, #20
 8004f30:	9003      	str	r0, [sp, #12]
 8004f32:	9100      	str	r1, [sp, #0]
 8004f34:	0023      	movs	r3, r4
 8004f36:	4661      	mov	r1, ip
 8004f38:	781d      	ldrb	r5, [r3, #0]
 8004f3a:	3401      	adds	r4, #1
 8004f3c:	5d48      	ldrb	r0, [r1, r5]
 8004f3e:	0001      	movs	r1, r0
 8004f40:	4011      	ands	r1, r2
 8004f42:	4210      	tst	r0, r2
 8004f44:	d1f6      	bne.n	8004f34 <_strtoul_l.isra.0+0x14>
 8004f46:	2d2d      	cmp	r5, #45	@ 0x2d
 8004f48:	d112      	bne.n	8004f70 <_strtoul_l.isra.0+0x50>
 8004f4a:	7825      	ldrb	r5, [r4, #0]
 8004f4c:	1c9c      	adds	r4, r3, #2
 8004f4e:	2301      	movs	r3, #1
 8004f50:	9302      	str	r3, [sp, #8]
 8004f52:	2210      	movs	r2, #16
 8004f54:	0033      	movs	r3, r6
 8004f56:	4393      	bics	r3, r2
 8004f58:	d116      	bne.n	8004f88 <_strtoul_l.isra.0+0x68>
 8004f5a:	2d30      	cmp	r5, #48	@ 0x30
 8004f5c:	d10e      	bne.n	8004f7c <_strtoul_l.isra.0+0x5c>
 8004f5e:	2120      	movs	r1, #32
 8004f60:	7823      	ldrb	r3, [r4, #0]
 8004f62:	438b      	bics	r3, r1
 8004f64:	2b58      	cmp	r3, #88	@ 0x58
 8004f66:	d109      	bne.n	8004f7c <_strtoul_l.isra.0+0x5c>
 8004f68:	7865      	ldrb	r5, [r4, #1]
 8004f6a:	3402      	adds	r4, #2
 8004f6c:	2610      	movs	r6, #16
 8004f6e:	e00b      	b.n	8004f88 <_strtoul_l.isra.0+0x68>
 8004f70:	9102      	str	r1, [sp, #8]
 8004f72:	2d2b      	cmp	r5, #43	@ 0x2b
 8004f74:	d1ed      	bne.n	8004f52 <_strtoul_l.isra.0+0x32>
 8004f76:	7825      	ldrb	r5, [r4, #0]
 8004f78:	1c9c      	adds	r4, r3, #2
 8004f7a:	e7ea      	b.n	8004f52 <_strtoul_l.isra.0+0x32>
 8004f7c:	2e00      	cmp	r6, #0
 8004f7e:	d1f5      	bne.n	8004f6c <_strtoul_l.isra.0+0x4c>
 8004f80:	360a      	adds	r6, #10
 8004f82:	2d30      	cmp	r5, #48	@ 0x30
 8004f84:	d100      	bne.n	8004f88 <_strtoul_l.isra.0+0x68>
 8004f86:	3e02      	subs	r6, #2
 8004f88:	2001      	movs	r0, #1
 8004f8a:	0031      	movs	r1, r6
 8004f8c:	4240      	negs	r0, r0
 8004f8e:	f7fb f8c7 	bl	8000120 <__udivsi3>
 8004f92:	9001      	str	r0, [sp, #4]
 8004f94:	2001      	movs	r0, #1
 8004f96:	0031      	movs	r1, r6
 8004f98:	4240      	negs	r0, r0
 8004f9a:	f7fb f947 	bl	800022c <__aeabi_uidivmod>
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	4694      	mov	ip, r2
 8004fa6:	002a      	movs	r2, r5
 8004fa8:	3a30      	subs	r2, #48	@ 0x30
 8004faa:	2a09      	cmp	r2, #9
 8004fac:	d812      	bhi.n	8004fd4 <_strtoul_l.isra.0+0xb4>
 8004fae:	0015      	movs	r5, r2
 8004fb0:	42ae      	cmp	r6, r5
 8004fb2:	dd1e      	ble.n	8004ff2 <_strtoul_l.isra.0+0xd2>
 8004fb4:	1c5a      	adds	r2, r3, #1
 8004fb6:	d00a      	beq.n	8004fce <_strtoul_l.isra.0+0xae>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	9a01      	ldr	r2, [sp, #4]
 8004fbc:	425b      	negs	r3, r3
 8004fbe:	4282      	cmp	r2, r0
 8004fc0:	d305      	bcc.n	8004fce <_strtoul_l.isra.0+0xae>
 8004fc2:	d101      	bne.n	8004fc8 <_strtoul_l.isra.0+0xa8>
 8004fc4:	42a9      	cmp	r1, r5
 8004fc6:	db11      	blt.n	8004fec <_strtoul_l.isra.0+0xcc>
 8004fc8:	4663      	mov	r3, ip
 8004fca:	4370      	muls	r0, r6
 8004fcc:	1828      	adds	r0, r5, r0
 8004fce:	7825      	ldrb	r5, [r4, #0]
 8004fd0:	3401      	adds	r4, #1
 8004fd2:	e7e8      	b.n	8004fa6 <_strtoul_l.isra.0+0x86>
 8004fd4:	002a      	movs	r2, r5
 8004fd6:	3a41      	subs	r2, #65	@ 0x41
 8004fd8:	2a19      	cmp	r2, #25
 8004fda:	d801      	bhi.n	8004fe0 <_strtoul_l.isra.0+0xc0>
 8004fdc:	3d37      	subs	r5, #55	@ 0x37
 8004fde:	e7e7      	b.n	8004fb0 <_strtoul_l.isra.0+0x90>
 8004fe0:	002a      	movs	r2, r5
 8004fe2:	3a61      	subs	r2, #97	@ 0x61
 8004fe4:	2a19      	cmp	r2, #25
 8004fe6:	d804      	bhi.n	8004ff2 <_strtoul_l.isra.0+0xd2>
 8004fe8:	3d57      	subs	r5, #87	@ 0x57
 8004fea:	e7e1      	b.n	8004fb0 <_strtoul_l.isra.0+0x90>
 8004fec:	2301      	movs	r3, #1
 8004fee:	425b      	negs	r3, r3
 8004ff0:	e7ed      	b.n	8004fce <_strtoul_l.isra.0+0xae>
 8004ff2:	1c5a      	adds	r2, r3, #1
 8004ff4:	d107      	bne.n	8005006 <_strtoul_l.isra.0+0xe6>
 8004ff6:	2222      	movs	r2, #34	@ 0x22
 8004ff8:	9903      	ldr	r1, [sp, #12]
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	600a      	str	r2, [r1, #0]
 8004ffe:	2f00      	cmp	r7, #0
 8005000:	d109      	bne.n	8005016 <_strtoul_l.isra.0+0xf6>
 8005002:	b005      	add	sp, #20
 8005004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005006:	9a02      	ldr	r2, [sp, #8]
 8005008:	2a00      	cmp	r2, #0
 800500a:	d000      	beq.n	800500e <_strtoul_l.isra.0+0xee>
 800500c:	4240      	negs	r0, r0
 800500e:	2f00      	cmp	r7, #0
 8005010:	d0f7      	beq.n	8005002 <_strtoul_l.isra.0+0xe2>
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <_strtoul_l.isra.0+0xfa>
 8005016:	1e63      	subs	r3, r4, #1
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	9b00      	ldr	r3, [sp, #0]
 800501c:	603b      	str	r3, [r7, #0]
 800501e:	e7f0      	b.n	8005002 <_strtoul_l.isra.0+0xe2>
 8005020:	0800520b 	.word	0x0800520b

08005024 <_strtoul_r>:
 8005024:	b510      	push	{r4, lr}
 8005026:	f7ff ff7b 	bl	8004f20 <_strtoul_l.isra.0>
 800502a:	bd10      	pop	{r4, pc}

0800502c <_malloc_usable_size_r>:
 800502c:	1f0b      	subs	r3, r1, #4
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	1f18      	subs	r0, r3, #4
 8005032:	2b00      	cmp	r3, #0
 8005034:	da01      	bge.n	800503a <_malloc_usable_size_r+0xe>
 8005036:	580b      	ldr	r3, [r1, r0]
 8005038:	18c0      	adds	r0, r0, r3
 800503a:	4770      	bx	lr

0800503c <_init>:
 800503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503e:	46c0      	nop			@ (mov r8, r8)
 8005040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005042:	bc08      	pop	{r3}
 8005044:	469e      	mov	lr, r3
 8005046:	4770      	bx	lr

08005048 <_fini>:
 8005048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800504a:	46c0      	nop			@ (mov r8, r8)
 800504c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800504e:	bc08      	pop	{r3}
 8005050:	469e      	mov	lr, r3
 8005052:	4770      	bx	lr
