INFO-FLOW: Workspace C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp opened at Fri Aug 02 15:03:53 -0600 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z007s-clg400-1 
Execute       create_platform xc7z007s-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg400-1'
Command       create_platform done; 0.431 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.176 sec.
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.627 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -description {First iteration of loop_uhat_sparse on the Zynq} 
INFO: [HLS 200-1464] Running solution command: config_export -description {First iteration of loop_uhat_sparse on the Zynq}
Execute     config_export -description First iteration of loop_uhat_sparse on the Zynq 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/seank/Documents/Research/ExportedVivadoIPZynq/Zynq1.0 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/seank/Documents/Research/ExportedVivadoIPZynq/Zynq1.0
Execute     config_export -output=C:/Users/seank/Documents/Research/ExportedVivadoIPZynq/Zynq1.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
Execute     config_export -version=1.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.747 sec.
Execute   set_part xc7z007s-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z007s-clg400-1 
Execute     create_platform xc7z007s-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.144 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -description First iteration of loop_uhat_sparse on the Zynq -flow syn -format ip_catalog -output C:/Users/seank/Documents/Research/ExportedVivadoIPZynq/Zynq1.0 -rtl verilog -version 1.0 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -description First iteration of loop_uhat_sparse on the Zynq -flow syn -format ip_catalog -output C:/Users/seank/Documents/Research/ExportedVivadoIPZynq/Zynq1.0 -rtl verilog -version 1.0 -vivado_clock 10 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./sparsefpgaimp/loop_uhat_sparse_imp/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sparsefpgaimp/loop_uhat_sparse_imp/directives.tcl
Execute     set_directive_top -name loop_uhat_sparse loop_uhat_sparse 
INFO: [HLS 200-1510] Running: set_directive_top -name loop_uhat_sparse loop_uhat_sparse 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 119.742 MB.
Execute       set_directive_top loop_uhat_sparse -name=loop_uhat_sparse 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/call_rcond.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/call_rcond.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/call_rcond.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.235 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.178 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'sparsefpgaimp/loop_uhat_sparse.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sparsefpgaimp/loop_uhat_sparse.cpp as C++
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang sparsefpgaimp/loop_uhat_sparse.cpp -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.cpp.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.426 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.669 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.865 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/rtGetInf.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/rtGetInf.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/rtGetInf.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/rtGetNaN.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/rtGetNaN.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/rtGetNaN.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/rt_nonfinite.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/rt_nonfinite.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/rt_nonfinite.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/svd.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/svd.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/svd.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.139 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/xaxpy.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/xaxpy.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/xaxpy.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/xdotc.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/xdotc.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/xdotc.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/xnrm2.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/xnrm2.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/xnrm2.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/xrot.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/xrot.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/xrot.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/xrotg.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/xrotg.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/xrotg.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../CCE-C/library/src/xswap.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../CCE-C/library/src/xswap.c as C
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../CCE-C/library/src/xswap.c -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/.systemc_flag -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c std=gnu99 -target fpga  -directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/all.directive.json -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.clang.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.129 seconds; current allocated memory: 123.199 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc -args  "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.g.bc" "C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/call_rcond.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetInf.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rtGetNaN.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/rt_nonfinite.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/svd.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xaxpy.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xdotc.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xnrm2.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrot.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xrotg.g.bc C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/xswap.g.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.117 sec.
Execute       run_link_or_opt -opt -out C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.1.lower.bc -args C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.1.lower.bc > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.264 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.2.m1.bc -args C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.2.m1.bc > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.837 sec.
Execute       run_link_or_opt -opt -out C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=loop_uhat_sparse -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=loop_uhat_sparse -reflow-float-conversion -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.3.fpc.bc > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.731 sec.
Execute       run_link_or_opt -out C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.4.m2.bc -args C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.4.m2.bc > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.122 sec.
Execute       run_link_or_opt -opt -out C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=loop_uhat_sparse 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.5.gdce.bc > C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.106 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=loop_uhat_sparse -mllvm -hls-db-dir -mllvm C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_100.000000_DSP_66.000000_FF_28800.000000_LUT_14400.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z007sclg400-1 2> C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 53,837 Compile/Link C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53,837 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,659 Unroll/Inline (step 1) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,659 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,260 Unroll/Inline (step 2) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,260 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,379 Unroll/Inline (step 3) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,379 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,726 Unroll/Inline (step 4) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,726 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,721 Array/Struct (step 1) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,721 Array/Struct (step 2) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,721 Array/Struct (step 3) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,721 Array/Struct (step 4) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,738 Array/Struct (step 5) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,738 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,646 Performance (step 1) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,646 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,635 Performance (step 2) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,635 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,585 Performance (step 3) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,585 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,585 Performance (step 4) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,585 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,571 HW Transforms (step 1) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,571 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,576 HW Transforms (step 2) C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,576 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.101.111.121.154)' into 'fp_struct<double>::to_double() const (.98.108.118.151)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.98.108.118.151)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'loop_uhat_sparse(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, int, double, double, double)' (sparsefpgaimp/loop_uhat_sparse.cpp:32:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_57_1> at sparsefpgaimp/loop_uhat_sparse.cpp:57:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_83_5> at sparsefpgaimp/loop_uhat_sparse.cpp:83:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_70_3> at sparsefpgaimp/loop_uhat_sparse.cpp:70:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_96_6> at sparsefpgaimp/loop_uhat_sparse.cpp:96:22 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.684 seconds; current allocated memory: 125.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 125.555 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top loop_uhat_sparse -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.0.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.217 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 137.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.1.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.2.prechk.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 144.789 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.g.1.bc to C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.o.1.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
Command         transform done; 0.218 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.o.1.tmp.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sparsefpgaimp/loop_uhat_sparse.cpp:53:10) to (sparsefpgaimp/loop_uhat_sparse.cpp:83:30) in function 'loop_uhat_sparse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sparsefpgaimp/loop_uhat_sparse.cpp:96:31) to (sparsefpgaimp/loop_uhat_sparse.cpp:96:22) in function 'loop_uhat_sparse'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291)...7 expression(s) balanced.
Command         transform done; 0.134 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 173.383 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.o.2.bc -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_74_4' (sparsefpgaimp/loop_uhat_sparse.cpp:74:26) in function 'loop_uhat_sparse' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute           auto_get_db
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 218.254 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.969 sec.
Command     elaborate done; 21.81 sec.
Execute     ap_eval exec zip -j C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'loop_uhat_sparse' ...
Execute       ap_set_top_model loop_uhat_sparse 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
Execute       get_model_list loop_uhat_sparse -filter all-wo-channel -topdown 
Execute       preproc_iomode -model loop_uhat_sparse 
Execute       preproc_iomode -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       preproc_iomode -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       preproc_iomode -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       preproc_iomode -model pow_generic<double> 
Execute       preproc_iomode -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       get_model_list loop_uhat_sparse -filter all-wo-channel 
INFO-FLOW: Model list for configure: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 pow_generic<double> loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 loop_uhat_sparse
INFO-FLOW: Configuring Module : loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       apply_spec_resource_limit loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       apply_spec_resource_limit loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
INFO-FLOW: Configuring Module : loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       apply_spec_resource_limit loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
INFO-FLOW: Configuring Module : loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       apply_spec_resource_limit loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
INFO-FLOW: Configuring Module : loop_uhat_sparse ...
Execute       set_default_model loop_uhat_sparse 
Execute       apply_spec_resource_limit loop_uhat_sparse 
INFO-FLOW: Model list for preprocess: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 pow_generic<double> loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 loop_uhat_sparse
INFO-FLOW: Preprocessing Module: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       cdfg_preprocess -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       cdfg_preprocess -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
INFO-FLOW: Preprocessing Module: loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       cdfg_preprocess -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
INFO-FLOW: Preprocessing Module: loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 ...
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       cdfg_preprocess -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
INFO-FLOW: Preprocessing Module: loop_uhat_sparse ...
Execute       set_default_model loop_uhat_sparse 
Execute       cdfg_preprocess -model loop_uhat_sparse 
Execute       rtl_gen_preprocess loop_uhat_sparse 
INFO-FLOW: Model list for synthesis: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 pow_generic<double> loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 loop_uhat_sparse
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       schedule -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_71', sparsefpgaimp/loop_uhat_sparse.cpp:60) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:60) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_72', sparsefpgaimp/loop_uhat_sparse.cpp:61) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:61) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_73', sparsefpgaimp/loop_uhat_sparse.cpp:62) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:62) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_74', sparsefpgaimp/loop_uhat_sparse.cpp:63) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:63) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'VITIS_LOOP_57_1'
WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' consists of the following:
	'store' operation 0 bit ('i_write_ln57', sparsefpgaimp/loop_uhat_sparse.cpp:57) of constant 0 on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:57 [13]  (1.588 ns)
	'load' operation 15 bit ('i', sparsefpgaimp/loop_uhat_sparse.cpp:57) on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:57 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', sparsefpgaimp/loop_uhat_sparse.cpp:57) [17]  (1.944 ns)
	axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58) [25]  (1.000 ns)
	'store' operation 0 bit ('input_data_rowStart_addr_write_ln59', sparsefpgaimp/loop_uhat_sparse.cpp:59) of variable 'trunc_ln59', sparsefpgaimp/loop_uhat_sparse.cpp:59 on array 'input_data_rowStart' [29]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.183 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 222.945 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.verbose.sched.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.sched.adb -f 
INFO-FLOW: Finish scheduling loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       bind -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 224.285 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.verbose.bind.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.bind.adb -f 
INFO-FLOW: Finish binding loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 88, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.292 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 229.246 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 229.645 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       schedule -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 97, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 230.117 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.verbose.sched.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.sched.adb -f 
INFO-FLOW: Finish scheduling loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       bind -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 230.219 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.verbose.bind.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.bind.adb -f 
INFO-FLOW: Finish binding loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       schedule -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_5'.
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.
WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 19, loop 'VITIS_LOOP_83_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 230.750 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.verbose.sched.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.sched.adb -f 
INFO-FLOW: Finish scheduling loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       bind -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 230.816 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.verbose.bind.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.bind.adb -f 
INFO-FLOW: Finish binding loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       schedule -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 231.285 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.verbose.sched.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.sched.adb -f 
INFO-FLOW: Finish scheduling loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.
Execute       set_default_model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       bind -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 231.477 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.verbose.bind.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.bind.adb -f 
INFO-FLOW: Finish binding loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_uhat_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model loop_uhat_sparse 
Execute       schedule -model loop_uhat_sparse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 232.172 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.verbose.sched.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.sched.adb -f 
INFO-FLOW: Finish scheduling loop_uhat_sparse.
Execute       set_default_model loop_uhat_sparse 
Execute       bind -model loop_uhat_sparse 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 233.480 MB.
Execute       syn_report -verbosereport -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.verbose.bind.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.bind.adb -f 
INFO-FLOW: Finish binding loop_uhat_sparse.
Execute       get_model_list loop_uhat_sparse -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       rtl_gen_preprocess loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       rtl_gen_preprocess loop_uhat_sparse 
INFO-FLOW: Model list for RTL generation: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 pow_generic<double> loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 loop_uhat_sparse
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -top_prefix loop_uhat_sparse_ -sub_prefix loop_uhat_sparse_ -mg_file C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 236.020 MB.
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -style xilinx -f -lang vhdl -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/vhdl/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -style xilinx -f -lang vlog -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
Execute       syn_report -csynth -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_csynth.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -rtlxml -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_csynth.xml 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -verbosereport -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.verbose.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -f -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.adb 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -bindview -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 -p C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pow_generic<double> -top_prefix loop_uhat_sparse_ -sub_prefix loop_uhat_sparse_ -mg_file C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 20496 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54s_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Command       create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.643 seconds; current allocated memory: 245.336 MB.
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/vhdl/loop_uhat_sparse_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/verilog/loop_uhat_sparse_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/pow_generic_double_s_csynth.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -rtlxml -model pow_generic<double> -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/pow_generic_double_s_csynth.xml 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -verbosereport -model pow_generic<double> -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -model pow_generic<double> -f -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.adb 
Execute       db_write -model pow_generic<double> -bindview -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pow_generic<double> -p C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -top_prefix loop_uhat_sparse_ -sub_prefix loop_uhat_sparse_ -mg_file C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_70_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3' is 6301 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 254.637 MB.
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -style xilinx -f -lang vhdl -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/vhdl/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -style xilinx -f -lang vlog -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
Execute       syn_report -csynth -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_csynth.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -rtlxml -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_csynth.xml 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -verbosereport -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.verbose.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -f -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.adb 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -bindview -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 -p C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -top_prefix loop_uhat_sparse_ -sub_prefix loop_uhat_sparse_ -mg_file C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' pipeline 'VITIS_LOOP_83_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 256.570 MB.
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -style xilinx -f -lang vhdl -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/vhdl/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -style xilinx -f -lang vlog -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
Execute       syn_report -csynth -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_csynth.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -rtlxml -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_csynth.xml 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -verbosereport -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.verbose.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -f -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.adb 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -bindview -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 -p C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -top_prefix loop_uhat_sparse_ -sub_prefix loop_uhat_sparse_ -mg_file C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6' pipeline 'VITIS_LOOP_96_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 257.746 MB.
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -style xilinx -f -lang vhdl -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/vhdl/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       gen_rtl loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -style xilinx -f -lang vlog -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
Execute       syn_report -csynth -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_csynth.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -rtlxml -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_csynth.xml 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -verbosereport -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.verbose.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -f -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.adb 
Execute       db_write -model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -bindview -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 -p C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_uhat_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model loop_uhat_sparse -top_prefix  -sub_prefix loop_uhat_sparse_ -mg_file C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/ELEMENTS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/tol' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/L_exp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_uhat_sparse/R_exp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'loop_uhat_sparse' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ELEMENTS', 'tol', 'L_exp', 'R_exp' and 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_uhat_sparse'.
INFO: [RTMG 210-278] Implementing memory 'loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.342 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 261.156 MB.
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute       gen_rtl loop_uhat_sparse -istop -style xilinx -f -lang vhdl -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/vhdl/loop_uhat_sparse 
Execute       gen_rtl loop_uhat_sparse -istop -style xilinx -f -lang vlog -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/verilog/loop_uhat_sparse 
Execute       syn_report -csynth -model loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_csynth.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -rtlxml -model loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/loop_uhat_sparse_csynth.xml 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -verbosereport -model loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.verbose.rpt 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       db_write -model loop_uhat_sparse -f -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.adb 
Execute       db_write -model loop_uhat_sparse -bindview -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info loop_uhat_sparse -p C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse 
Execute       export_constraint_db -f -tool general -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.constraint.tcl 
Execute       syn_report -designview -model loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.design.xml 
Execute       syn_report -csynthDesign -model loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth.rpt -MHOut C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z007s-clg400-1 
Execute           ap_family_info -name xc7z007s-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z007s-clg400-1 -data family 
Execute       syn_report -wcfg -model loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model loop_uhat_sparse -o C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.protoinst 
Execute       sc_get_clocks loop_uhat_sparse 
Execute       sc_get_portdomain loop_uhat_sparse 
INFO-FLOW: Model list for RTL component generation: loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 pow_generic<double> loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 loop_uhat_sparse
INFO-FLOW: Handling components in module [loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1] ... 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
INFO-FLOW: Found component loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1.
INFO-FLOW: Append model loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1
INFO-FLOW: Found component loop_uhat_sparse_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component loop_uhat_sparse_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_12s_80ns_90_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_13s_71s_71_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_13s_71s_71_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component loop_uhat_sparse_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component loop_uhat_sparse_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_54s_6ns_54_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_73ns_6ns_79_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_73ns_6ns_79_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_77ns_6ns_83_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_77ns_6ns_83_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_77s_54s_130_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_77s_54s_130_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_82ns_6ns_88_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_82ns_6ns_88_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_87ns_6ns_93_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_87ns_6ns_93_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_92ns_6ns_98_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_92ns_6ns_98_5_1
INFO-FLOW: Found component loop_uhat_sparse_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model loop_uhat_sparse_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3] ... 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.compgen.tcl 
INFO-FLOW: Found component loop_uhat_sparse_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5] ... 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.compgen.tcl 
INFO-FLOW: Found component loop_uhat_sparse_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6] ... 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.compgen.tcl 
INFO-FLOW: Found component loop_uhat_sparse_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [loop_uhat_sparse] ... 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.tcl 
INFO-FLOW: Found component loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W.
INFO-FLOW: Append model loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W
INFO-FLOW: Found component loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W.
INFO-FLOW: Append model loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W
INFO-FLOW: Found component loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W.
INFO-FLOW: Append model loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W
INFO-FLOW: Found component loop_uhat_sparse_CTRL_BUS_s_axi.
INFO-FLOW: Append model loop_uhat_sparse_CTRL_BUS_s_axi
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Found component loop_uhat_sparse_regslice_both.
INFO-FLOW: Append model loop_uhat_sparse_regslice_both
INFO-FLOW: Append model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3
INFO-FLOW: Append model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5
INFO-FLOW: Append model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6
INFO-FLOW: Append model loop_uhat_sparse
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1 loop_uhat_sparse_flow_control_loop_pipe_sequential_init loop_uhat_sparse_mul_12s_80ns_90_5_1 loop_uhat_sparse_mul_13s_71s_71_5_1 loop_uhat_sparse_mul_40ns_40ns_80_2_1 loop_uhat_sparse_mul_43ns_36ns_79_3_1 loop_uhat_sparse_mul_49ns_44ns_93_5_1 loop_uhat_sparse_mul_50ns_50ns_100_5_1 loop_uhat_sparse_mul_54s_6ns_54_5_1 loop_uhat_sparse_mul_73ns_6ns_79_5_1 loop_uhat_sparse_mul_77ns_6ns_83_5_1 loop_uhat_sparse_mul_77s_54s_130_5_1 loop_uhat_sparse_mul_82ns_6ns_88_5_1 loop_uhat_sparse_mul_83ns_6ns_89_5_1 loop_uhat_sparse_mul_87ns_6ns_93_5_1 loop_uhat_sparse_mul_92ns_6ns_98_5_1 loop_uhat_sparse_mul_71ns_4ns_75_5_1 loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1 loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 loop_uhat_sparse_flow_control_loop_pipe_sequential_init loop_uhat_sparse_flow_control_loop_pipe_sequential_init loop_uhat_sparse_flow_control_loop_pipe_sequential_init loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1 loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1 loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1 loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W loop_uhat_sparse_CTRL_BUS_s_axi loop_uhat_sparse_regslice_both loop_uhat_sparse_regslice_both loop_uhat_sparse_regslice_both loop_uhat_sparse_regslice_both loop_uhat_sparse_regslice_both loop_uhat_sparse_regslice_both loop_uhat_sparse_regslice_both loop_uhat_sparse_regslice_both loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 pow_generic_double_s loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 loop_uhat_sparse
INFO-FLOW: Generating C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1
INFO-FLOW: To file: write model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model loop_uhat_sparse_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_73ns_6ns_79_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_77ns_6ns_83_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_77s_54s_130_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_82ns_6ns_88_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_87ns_6ns_93_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_92ns_6ns_98_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model loop_uhat_sparse_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W
INFO-FLOW: To file: write model loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W
INFO-FLOW: To file: write model loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W
INFO-FLOW: To file: write model loop_uhat_sparse_CTRL_BUS_s_axi
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_regslice_both
INFO-FLOW: To file: write model loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3
INFO-FLOW: To file: write model loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5
INFO-FLOW: To file: write model loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6
INFO-FLOW: To file: write model loop_uhat_sparse
INFO-FLOW: Generating C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/vhdl' dstVlogDir='C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/vlog' tclDir='C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db' modelList='loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_mul_12s_80ns_90_5_1
loop_uhat_sparse_mul_13s_71s_71_5_1
loop_uhat_sparse_mul_40ns_40ns_80_2_1
loop_uhat_sparse_mul_43ns_36ns_79_3_1
loop_uhat_sparse_mul_49ns_44ns_93_5_1
loop_uhat_sparse_mul_50ns_50ns_100_5_1
loop_uhat_sparse_mul_54s_6ns_54_5_1
loop_uhat_sparse_mul_73ns_6ns_79_5_1
loop_uhat_sparse_mul_77ns_6ns_83_5_1
loop_uhat_sparse_mul_77s_54s_130_5_1
loop_uhat_sparse_mul_82ns_6ns_88_5_1
loop_uhat_sparse_mul_83ns_6ns_89_5_1
loop_uhat_sparse_mul_87ns_6ns_93_5_1
loop_uhat_sparse_mul_92ns_6ns_98_5_1
loop_uhat_sparse_mul_71ns_4ns_75_5_1
loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1
loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1
loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1
loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W
loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W
loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W
loop_uhat_sparse_CTRL_BUS_s_axi
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1
pow_generic_double_s
loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3
loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5
loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6
loop_uhat_sparse
' expOnly='0'
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.compgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.compgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.compgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.tcl 
Execute         source ./CTRL_BUS.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 266.457 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='loop_uhat_sparse_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_mul_12s_80ns_90_5_1
loop_uhat_sparse_mul_13s_71s_71_5_1
loop_uhat_sparse_mul_40ns_40ns_80_2_1
loop_uhat_sparse_mul_43ns_36ns_79_3_1
loop_uhat_sparse_mul_49ns_44ns_93_5_1
loop_uhat_sparse_mul_50ns_50ns_100_5_1
loop_uhat_sparse_mul_54s_6ns_54_5_1
loop_uhat_sparse_mul_73ns_6ns_79_5_1
loop_uhat_sparse_mul_77ns_6ns_83_5_1
loop_uhat_sparse_mul_77s_54s_130_5_1
loop_uhat_sparse_mul_82ns_6ns_88_5_1
loop_uhat_sparse_mul_83ns_6ns_89_5_1
loop_uhat_sparse_mul_87ns_6ns_93_5_1
loop_uhat_sparse_mul_92ns_6ns_98_5_1
loop_uhat_sparse_mul_71ns_4ns_75_5_1
loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1
loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1
loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1
loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W
loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W
loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W
loop_uhat_sparse_CTRL_BUS_s_axi
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1
pow_generic_double_s
loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3
loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5
loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6
loop_uhat_sparse
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/top-io-be.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.tbgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.tbgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.tbgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.tbgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.constraint.tcl 
Execute       sc_get_clocks loop_uhat_sparse 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_BUS_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL_BUS DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST loop_uhat_sparse MODULE2INSTS {loop_uhat_sparse loop_uhat_sparse loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271 loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288 pow_generic_double_s {grp_pow_generic_double_s_fu_111 grp_pow_generic_double_s_fu_344} loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333} INST2MODULE {loop_uhat_sparse loop_uhat_sparse grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271 loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288 loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 grp_pow_generic_double_s_fu_111 pow_generic_double_s grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320 loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333 loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 grp_pow_generic_double_s_fu_344 pow_generic_double_s} INSTDATA {loop_uhat_sparse {DEPTH 1 CHILDREN {grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333 grp_pow_generic_double_s_fu_344}} grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271 {DEPTH 2 CHILDREN {}} grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_111} grp_pow_generic_double_s_fu_111 {DEPTH 3 CHILDREN {}} grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320 {DEPTH 2 CHILDREN {}} grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333 {DEPTH 2 CHILDREN {}} grp_pow_generic_double_s_fu_344 {DEPTH 2 CHILDREN {}}} MODULEDATA {loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_168_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_1317_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_1692_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_1537_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE add_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_fu_1543_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE sub_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_1347_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486} VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U12 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494} VARIABLE Elog2 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U18 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516} VARIABLE mul_ln516 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U26 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_1_U19 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U23 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_2 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_98_5_1_U25 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_3 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_93_5_1_U24 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_4 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_88_5_1_U22 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_5 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_1300_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE add_ln44_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_83_5_1_U20 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_6_fu_1399_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE sub_ln44_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_1462_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_1467_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_4_fu_1436_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U14 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522} VARIABLE mul_ln522 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln522_fu_1592_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522} VARIABLE sub_ln522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_1679_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_54s_130_5_1_U21 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539} VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 15 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_2046_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U27 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U27 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_2251_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U13 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568} VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_fu_2287_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574} VARIABLE m_diff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_2362_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250} VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258} VARIABLE mul_ln258 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_2405_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265} VARIABLE add_ln265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_2414_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265} VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U16 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277} VARIABLE mul_ln277 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_2478_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE add_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_2487_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_2521_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U17 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_1_fu_2536_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_2550_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_2644_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {109 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {105 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {102 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {97 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {92 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {87 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {82 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {77 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 85 BRAM 30 URAM 0}} loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_160_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_143_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_138_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_194_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:98 VARIABLE sub_ln140 LOOP VITIS_LOOP_96_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_1_fu_206_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:98 VARIABLE sub_ln140_1 LOOP VITIS_LOOP_96_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_2_fu_368_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:98 VARIABLE sub_ln140_2 LOOP VITIS_LOOP_96_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} loop_uhat_sparse {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_data_rowStart_U SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:50 VARIABLE input_data_rowStart LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 17048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_data_colIndex_U SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:50 VARIABLE input_data_colIndex LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 17048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_data_value_U SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:50 VARIABLE input_data_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 17048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_data_L_U SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:50 VARIABLE input_data_L LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 17048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_data_R_U SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:50 VARIABLE input_data_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 17048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_data_U SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:51 VARIABLE output_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 17048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME integral_U SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:52 VARIABLE integral LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 17048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U76 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:53 VARIABLE error LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_495_p2 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_74_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U77 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:87 VARIABLE uhat_f LOOP VITIS_LOOP_74_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U76 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:88 VARIABLE deviation LOOP VITIS_LOOP_74_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U77 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:89 VARIABLE mul3 LOOP VITIS_LOOP_74_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U76 SOURCE sparsefpgaimp/loop_uhat_sparse.cpp:89 VARIABLE error_3 LOOP VITIS_LOOP_74_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}}} AREA {DSP 99 BRAM 764 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 276.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for loop_uhat_sparse.
INFO: [VLOG 209-307] Generating Verilog RTL for loop_uhat_sparse.
Execute       syn_report -model loop_uhat_sparse -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.43 MHz
Command     autosyn done; 5.498 sec.
Command   csynth_design done; 27.458 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 27.458 seconds; current allocated memory: 157.141 MB.
Command ap_source done; 28.497 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp opened at Fri Aug 02 15:06:52 -0600 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z007s-clg400-1 
Execute       create_platform xc7z007s-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg400-1'
Command       create_platform done; 0.487 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.61 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -description {First iteration of AXI Stream Implementation} 
INFO: [HLS 200-1464] Running solution command: config_export -description {First iteration of AXI Stream Implementation}
Execute     config_export -description First iteration of AXI Stream Implementation 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0
Execute     config_export -output=C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
Execute     config_export -version=2.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.707 sec.
Execute   set_part xc7z007s-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z007s-clg400-1 
Execute     create_platform xc7z007s-clg400-1 -board  
Command     create_platform done; 0.119 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.192 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -description First iteration of AXI Stream Implementation -flow syn -format ip_catalog -output C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0 -rtl verilog -version 2.0 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -description First iteration of AXI Stream Implementation -flow syn -format ip_catalog -output C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0 -rtl verilog -version 2.0 -vivado_clock 10 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./sparsefpgaimp/loop_uhat_sparse_imp/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sparsefpgaimp/loop_uhat_sparse_imp/directives.tcl
Execute     set_directive_top -name loop_uhat_sparse loop_uhat_sparse 
INFO: [HLS 200-1510] Running: set_directive_top -name loop_uhat_sparse loop_uhat_sparse 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0 
Execute     config_export -format=ip_catalog -output=C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog -version 2.0 -description {First iteration of AXI Stream Implementation}
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=loop_uhat_sparse xml_exists=0
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to loop_uhat_sparse
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=54 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_mul_12s_80ns_90_5_1
loop_uhat_sparse_mul_13s_71s_71_5_1
loop_uhat_sparse_mul_40ns_40ns_80_2_1
loop_uhat_sparse_mul_43ns_36ns_79_3_1
loop_uhat_sparse_mul_49ns_44ns_93_5_1
loop_uhat_sparse_mul_50ns_50ns_100_5_1
loop_uhat_sparse_mul_54s_6ns_54_5_1
loop_uhat_sparse_mul_73ns_6ns_79_5_1
loop_uhat_sparse_mul_77ns_6ns_83_5_1
loop_uhat_sparse_mul_77s_54s_130_5_1
loop_uhat_sparse_mul_82ns_6ns_88_5_1
loop_uhat_sparse_mul_83ns_6ns_89_5_1
loop_uhat_sparse_mul_87ns_6ns_93_5_1
loop_uhat_sparse_mul_92ns_6ns_98_5_1
loop_uhat_sparse_mul_71ns_4ns_75_5_1
loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_flow_control_loop_pipe_sequential_init
loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1
loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1
loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1
loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W
loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W
loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W
loop_uhat_sparse_CTRL_BUS_s_axi
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_regslice_both
loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1
pow_generic_double_s
loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3
loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5
loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6
loop_uhat_sparse
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/top-io-be.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.constraint.tcl 
Execute     sc_get_clocks loop_uhat_sparse 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/misc/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to loop_uhat_sparse
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 2_0 C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.compgen.dataonly.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=loop_uhat_sparse
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.rtl_wrap.cfg.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.constraint.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.constraint.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/loop_uhat_sparse.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z007s-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix loop_uhat_sparse_ TopModuleNoPrefix loop_uhat_sparse TopModuleWithPrefix loop_uhat_sparse' export_design_flow='syn' impl_dir='C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z007s-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000026EB6F2D264' export_design_flow='syn' export_rpt='C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0/export.zip 
INFO: [HLS 200-802] Generated output file C:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq/Zynq2.0/export.zip
Command   export_design done; 323.796 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 323.796 seconds; current allocated memory: 9.734 MB.
Command ap_source done; 324.78 sec.
Execute cleanup_all 
