{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680538825673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680538825674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  3 13:20:25 2023 " "Processing started: Mon Apr  3 13:20:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680538825674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538825674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538825674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680538825811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680538825811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction2 " "Found design unit 1: bin2hex-LogicFunction2" {  } { { "bin2hex.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2hex.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830135 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Bin2DecLogicFunction " "Found design unit 1: bin2dec-Bin2DecLogicFunction" {  } { { "bin2dec.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2dec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830136 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_board-behavioral " "Found design unit 1: alu_board-behavioral" {  } { { "alu_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu_board.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830136 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_board " "Found entity 1: alu_board" {  } { { "alu_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_board-rtl " "Found design unit 1: ripple_carry_board-rtl" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_board " "Found entity 1: ripple_carry_board" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral_alu " "Found design unit 1: alu-behavioral_alu" {  } { { "alu.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830138 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_comp_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_comp_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_comp_to_7seg-behavioral " "Found design unit 1: two_comp_to_7seg-behavioral" {  } { { "two_comp_to_7seg.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/two_comp_to_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830139 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_comp_to_7seg " "Found entity 1: two_comp_to_7seg" {  } { { "two_comp_to_7seg.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/two_comp_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-rtl " "Found design unit 1: ripple_carry-rtl" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structural " "Found design unit 1: full_adder-structural" {  } { { "full_adder.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830141 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538830141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830141 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "bin alu_board.vhd(38) " "VHDL error at alu_board.vhd(38): formal port or parameter \"bin\" must have actual or default value" {  } { { "alu_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu_board.vhd" 38 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1680538830141 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bin bin2hex.vhd(6) " "HDL error at bin2hex.vhd(6): see declaration for object \"bin\"" {  } { { "bin2hex.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2hex.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680538830141 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1206 " "Peak virtual memory: 1206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680538830193 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  3 13:20:30 2023 " "Processing ended: Mon Apr  3 13:20:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680538830193 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680538830193 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680538830193 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538830193 ""}
