# Proteus

This is a repository for the paper "PROTEUS: A Tool to generate pipelined Number Theoretic Transform Architectures for FHE and ZKP applications". 

It will include a tool to generate parametric Radix-2 Single-path Delay Feedback (SDF) and Multi-path Delay Commutator (MDC) architectures for FPGAs.

We'll make our source code available here if our paper gets accepted.

# Contributors

Florian Hirner - florian.hirner@iaik.tugraz.at
Ahmet Can Mert - ahmet.mert@iaik.tugraz.at
Sujoy Sinha Roy - sujoy.sinharoy@iaik.tugraz.at
