$date
	Thu Jun 27 15:15:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 32 " dataInput [31:0] $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 32 $ dataInput [31:0] $end
$var wire 1 # rst $end
$var reg 32 % dataOutput [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
bx $
1#
bx "
0!
$end
#10
bx %
0#
1!
#20
b1010 "
b1010 $
0!
#30
b1010 %
1!
#40
b1111 "
b1111 $
0!
#50
b1111 %
1!
#60
0!
#70
1!
#80
0!
#90
1!
