---
title: "Ceres RISC-V Dokumentasyon"
description: "Ceres RISC-V ProcesÃ¶rÃ¼ KapsamlÄ± DÃ¶kÃ¼mantasyonu"
date: 2025-12-01
draft: false
---

# Ceres RISC-V Dokumentasyon

Ceres-RISC-V, RV32IMC komut setini destekleyen hafif ve modÃ¼ler 32-bit RISC-V processor Ã§ekirdeÄŸidir. Bu dÃ¶kÃ¼mantasyon, tasarÄ±m, kurulum, test ve debug konularÄ±nda kapsamlÄ± bilgi sunmaktadÄ±r.

## ğŸ“š DÃ¶kÃ¼mantasyon YapÄ±sÄ±

### BaÅŸlangÄ±Ã§
- **[HÄ±zlÄ± BaÅŸlangÄ±Ã§](./README.md)** - Temel kurulum ve Ã§alÄ±ÅŸtÄ±rma
- **[Sistem Gereksinimleri](./TOOLS.md)** - YazÄ±lÄ±m ve donanÄ±m gereksinimler

### Mimari & TasarÄ±m
- **[Mimari TasarÄ±m](./architecture.md)** â­ **YENÄ°** - DetaylÄ± tasarÄ±m dÃ¶kÃ¼mantasyonu
  - Fetch, Decode, Execute, Memory, Write-Back aÅŸamalarÄ±
  - Exception Priority sistemi
  - CSR ve Ä°stisna YÃ¶netimi
  - Cache Mimarisi
  - Debug & Trace

- **[Ä°mplementasyon Ã–zeti](./IMPLEMENTATION_SUMMARY.md)** - Parametrik Exception Priority
- **[MISA Parametrik Sistem](./defines.md)** - ISA uzantÄ± tanÄ±mlarÄ±

### Test & Validation
- **[Test Otomasyonu](./test/test-automation-summary.md)** - Test pipeline aÃ§Ä±klamasÄ±
- **[RISC-V ISA Testleri](./riscv-test.md)** - ISA test kurulum ve Ã§alÄ±ÅŸtÄ±rma
- **[CoreMark Build](./COREMARK_BUILD.md)** - Benchmark kurulum

### GeliÅŸmiÅŸ Konular
- **[Exception Priority DetaylarÄ±](./PARAMETRIC_EXCEPTION_PRIORITY.md)** - Derinlemesine teknik bilgi
- **[FENCE.I Ä°mplementasyonu](./fence_i_implementation.md)** - Memory bariyerleri
- **[RAS (Return Address Stack)](./ras.md)** - Branch prediction
- **[RAD Guide](./rad_guide.md)** - RAM Access Debugging

### Ek Kaynaklar
- **[UART Test Rehberi](./CUSTOM_UART_TEST_GUIDE.md)** - Ã–zel UART test yazma
- **[Hata Raporu 002](./bug_report_002.md)** - Bilinen sorunlar ve Ã§Ã¶zÃ¼mler

## ğŸ¯ KullanÄ±m SenaryolarÄ±

### TasarÄ±mÄ± Anlamak Ä°stiyorum
ğŸ‘‰ BaÅŸla: [Mimari TasarÄ±m](./architecture.md) â†’ BÃ¶lÃ¼m 1-2

### Test Yazmak Ä°stiyorum
ğŸ‘‰ BaÅŸla: [Test Otomasyonu](./test/test-automation-summary.md) â†’ [RISC-V ISA Testleri](./riscv-test.md)

### Debug Etmek Ä°stiyorum
ğŸ‘‰ BaÅŸla: [Mimari TasarÄ±m](./architecture.md) BÃ¶lÃ¼m 14 â†’ [RAD Guide](./rad_guide.md)

### Performans Optimize Etmek Ä°stiyorum
ğŸ‘‰ BaÅŸla: [Ä°mplementasyon Ã–zeti](./IMPLEMENTATION_SUMMARY.md) â†’ [RAS](./ras.md)

### Exception Handling Ã–ÄŸrenmek Ä°stiyorum
ğŸ‘‰ BaÅŸla: [Mimari TasarÄ±m](./architecture.md) BÃ¶lÃ¼m 8 â†’ [Exception Priority](./PARAMETRIC_EXCEPTION_PRIORITY.md)

---

## ğŸš€ HÄ±zlÄ± Komutlar

### Build ve Run
```bash
# Verilator modeli derle
make verilator_build

# HÄ±zlÄ± test (~5 min)
make quick

# Tam regression (~30 min)
make full

# Coverage raporu
make coverage
```

### Test Ã‡alÄ±ÅŸtÄ±rma
```bash
# ISA testleri
make test_isa

# Arch testleri
make test_arch

# Benchmark
make coremark
```

### Debug & Analiz
```bash
# Waveform (VCD) oluÅŸtur
make wave

# Trace almak
make trace

# HTML coverage raporu
firefox build/logs/coverage/index.html
```

---

## ğŸ“Š Test KapsamÄ±

| Test Kategorisi | SayÄ± | Durum |
|-----------------|------|-------|
| ISA Tests | 50 | âœ… Passing |
| Architecture Tests | 91 | âœ… Passing |
| CoreMark | 1 | âœ… Passing |
| Custom Tests | 20+ | âœ… Passing |
| **Toplam** | **160+** | **âœ… All Pass** |

---

## ğŸ”§ Sistem Mimarisi (Ã–zet)

```
CPU Pipeline (5-stage):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Fetch    â”‚ Decode   â”‚ Execute  â”‚ Memory   â”‚Write-Backâ”‚
â”‚   (IF)   â”‚   (ID)   â”‚   (EX)   â”‚  (MEM)   â”‚   (WB)   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Key Features:
âœ“ 32x32-bit Register File
âœ“ 4KB L1 Data Cache (2-way associative)
âœ“ RV32M (Multiply/Divide)
âœ“ RV32C (Compressed Instructions)
âœ“ Parametric Exception Priority
âœ“ Debug Trigger Support
âœ“ CSR Implementation
```

---

## ğŸ’¡ Ã–nemli Dosyalar

| Dosya | AmaÃ§ |
|-------|------|
| `rtl/core/` | Verilog tasarÄ±m dosyalarÄ± |
| `rtl/pkg/ceres_param.sv` | Parametrik tanÄ±mlar |
| `rtl/include/exception_priority.svh` | Exception priority configs |
| `sim/tb/` | Test bench dosyalarÄ± |
| `script/python/` | Python test scriptleri |
| `env/*/` | Simulasyon ortamlarÄ± |

---

## ğŸ“ Destek ve Ä°letiÅŸim

### Belgeler
- **Issues & Bug Reports**: `docs/bug_report_002.md`
- **Technical Reference**: [RISC-V ISA Spec](https://riscv.org/)
- **Community**: [RISC-V Software Foundation](https://riscv.org/)

### Ceres Specific
- **GitHub Repo**: [level-v](https://github.com/yourusername/level-v)
- **License**: See `LICENSE` file

---

## ğŸ“ Ã–ÄŸrenme Yolu (Ã–nerilen SÄ±ra)

### Seviye 1: Temel KullanÄ±cÄ± (1-2 gÃ¼n)
1. [HÄ±zlÄ± BaÅŸlangÄ±Ã§](./README.md)
2. [Sistem Gereksinimleri](./TOOLS.md)
3. `make quick` Ã§alÄ±ÅŸtÄ±r
4. Waveform'u GTKWave ile aÃ§

### Seviye 2: Test YazÄ±cÄ±sÄ± (1-2 hafta)
1. [Mimari TasarÄ±m](./architecture.md) - BÃ¶lÃ¼m 1-3
2. [Test Otomasyonu](./test/test-automation-summary.md)
3. [RISC-V ISA Testleri](./riscv-test.md)
4. Kendi testini yaz

### Seviye 3: TasarÄ±mcÄ± (2-4 hafta)
1. [Mimari TasarÄ±m](./architecture.md) - TÃ¼m bÃ¶lÃ¼mler
2. [Exception Priority](./PARAMETRIC_EXCEPTION_PRIORITY.md)
3. [Ä°mplementasyon Ã–zeti](./IMPLEMENTATION_SUMMARY.md)
4. RTL kodu incele

### Seviye 4: Uzman (Devam eden)
1. RISC-V Spec'i oku
2. Verilator Dokumentasyonu
3. TasarÄ±m optimize et
4. Yeni Ã¶zellikler ekle

---

## ğŸ“ Son GÃ¼ncellemeler

- **1 AralÄ±k 2025**: DetaylÄ± Mimari TasarÄ±m belgesi eklendi (`architecture.md`)
- **v1.0**: Ä°lk Ceres releasesi

---

**Versiyon**: 1.0  
**Son GÃ¼ncelleme**: 1 AralÄ±k 2025  
**Durum**: âœ… Aktif GeliÅŸtirme

