<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_error_1' is power-on initialization." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:46.050-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'integral_1' is power-on initialization." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:46.037-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_error_0' is power-on initialization." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:46.026-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'integral_0' is power-on initialization." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:46.017-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'fadd' operation ('tmp_4', pid.cpp:98) (7.26 ns)&#xD;&#xA;&#x9;'fcmp' operation ('tmp_6', pid.cpp:98) (6.79 ns)&#xD;&#xA;&#x9;'and' operation ('tmp_16', pid.cpp:98) (0.978 ns)&#xD;&#xA;&#x9;'xor' operation ('sel_tmp1', pid.cpp:98) (0 ns)&#xD;&#xA;&#x9;'and' operation ('sel_tmp2', pid.cpp:98) (0.978 ns)&#xD;&#xA;&#x9;'select' operation ('sel_tmp', pid.cpp:98) (0 ns)&#xD;&#xA;&#x9;'select' operation ('tmp_7', pid.cpp:98) (0.978 ns)" projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.833-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (16.979ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.821-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_23') to 'select' operation ('tmp_26') (combination delay: 16.979 ns) to honor II or Latency constraint in region 'pid'." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.811-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-63] Unable to schedule bus write on port 'OUT_r' (pid.cpp:157) within the last 5 cycles (II = 5).&#xD;&#xA;Please consider increasing the initiation interval of the pipeline." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.742-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-63] Unable to schedule bus write on port 'OUT_r' (pid.cpp:157) within the last 7 cycles (II = 7).&#xD;&#xA;Please consider increasing the initiation interval of the pipeline." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.694-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (pid.cpp:98) of variable 'tmp_7', pid.cpp:98 on static variable 'integral_0' and 'load' operation ('integral_0_load', pid.cpp:98) on static variable 'integral_0'." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.650-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (pid.cpp:98) of variable 'tmp_7', pid.cpp:98 on static variable 'integral_0' and 'load' operation ('integral_0_load', pid.cpp:98) on static variable 'integral_0'." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.515-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (pid.cpp:98) of variable 'tmp_7', pid.cpp:98 on static variable 'integral_0' and 'load' operation ('integral_0_load', pid.cpp:98) on static variable 'integral_0'." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.504-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (pid.cpp:98) of variable 'tmp_7', pid.cpp:98 on static variable 'integral_0' and 'load' operation ('integral_0_load', pid.cpp:98) on static variable 'integral_0'." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.495-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'pid/OUT' to 'pid/OUT_r' to avoid the conflict with HDL keywords or other object names." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:44.195-0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot bundle argument 'commandOut' to m_axi port 'OUT' since its offset mode is off." projectName="PID" solutionName="solution1" date="2019-05-16T22:09:43.955-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
