Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\wearlab\hardware\BlueMax\public\firmware\v1\uart_selftest_nios_platformeditor\bluemax_platform.qsys --block-symbol-file --output-directory=D:\wearlab\hardware\BlueMax\public\firmware\v1\uart_selftest_nios_platformeditor\bluemax_platform --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading uart_selftest_nios_platformeditor/bluemax_platform.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: bluemax_platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: bluemax_platform.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: bluemax_platform.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\wearlab\hardware\BlueMax\public\firmware\v1\uart_selftest_nios_platformeditor\bluemax_platform.qsys --synthesis=VHDL --output-directory=D:\wearlab\hardware\BlueMax\public\firmware\v1\uart_selftest_nios_platformeditor\bluemax_platform\synthesis --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading uart_selftest_nios_platformeditor/bluemax_platform.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: bluemax_platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: bluemax_platform.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: bluemax_platform.sysid: Time stamp will be automatically updated when this component is generated.
Info: bluemax_platform: Generating bluemax_platform "bluemax_platform" for QUARTUS_SYNTH
Info: cpu: "bluemax_platform" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'bluemax_platform_jtag_uart'
Info: jtag_uart:   Generation command is [exec F:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=bluemax_platform_jtag_uart --dir=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0123_jtag_uart_gen/ --quartus_dir=F:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0123_jtag_uart_gen//bluemax_platform_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'bluemax_platform_jtag_uart'
Info: jtag_uart: "bluemax_platform" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'bluemax_platform_led_pio'
Info: led_pio:   Generation command is [exec F:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bluemax_platform_led_pio --dir=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0124_led_pio_gen/ --quartus_dir=F:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0124_led_pio_gen//bluemax_platform_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'bluemax_platform_led_pio'
Info: led_pio: "bluemax_platform" instantiated altera_avalon_pio "led_pio"
Info: onchip_mem: Starting RTL generation for module 'bluemax_platform_onchip_mem'
Info: onchip_mem:   Generation command is [exec F:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=bluemax_platform_onchip_mem --dir=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0125_onchip_mem_gen/ --quartus_dir=F:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0125_onchip_mem_gen//bluemax_platform_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'bluemax_platform_onchip_mem'
Info: onchip_mem: "bluemax_platform" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'bluemax_platform_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec F:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I F:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=bluemax_platform_sys_clk_timer --dir=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0126_sys_clk_timer_gen/ --quartus_dir=F:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0126_sys_clk_timer_gen//bluemax_platform_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'bluemax_platform_sys_clk_timer'
Info: sys_clk_timer: "bluemax_platform" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "bluemax_platform" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "bluemax_platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "bluemax_platform" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "bluemax_platform" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'bluemax_platform_cpu_cpu'
Info: cpu:   Generation command is [exec F:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I F:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=bluemax_platform_cpu_cpu --dir=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0130_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/droggen/AppData/Local/Temp/alt8937_4932534781934532940.dir/0130_cpu_gen//bluemax_platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.11.06 22:10:08 (*) Starting Nios II generation
Info: cpu: # 2021.11.06 22:10:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.11.06 22:10:08 (*)   Creating all objects for CPU
Info: cpu: # 2021.11.06 22:10:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.11.06 22:10:08 (*)   Creating plain-text RTL
Info: cpu: # 2021.11.06 22:10:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'bluemax_platform_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/wearlab/hardware/BlueMax/public/firmware/v1/uart_selftest_nios_platformeditor/bluemax_platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/wearlab/hardware/BlueMax/public/firmware/v1/uart_selftest_nios_platformeditor/bluemax_platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/wearlab/hardware/BlueMax/public/firmware/v1/uart_selftest_nios_platformeditor/bluemax_platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: bluemax_platform: Done "bluemax_platform" with 29 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
