ckid0_0:@|S:clk@|E:regs_1[15:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
