

================================================================
== Vivado HLS Report for 'combinar'
================================================================
* Date:           Fri Jul 24 13:37:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_hash
* Solution:       duaL_one_memory_with_mux
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     48|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      35|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      35|    123|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |and_ln109_fu_122_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op29_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state4    |    and   |      0|  0|   2|           1|           1|
    |in1_V_V_read_nbread_fu_48_p2_0    |    and   |      0|  0|   2|           1|           0|
    |in2_V_V_read_nbread_fu_54_p2_0    |    and   |      0|  0|   2|           1|           0|
    |icmp_ln879_1_fu_105_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_fu_94_p2               |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  48|          33|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |result_V_V_blk_n         |   9|          2|    1|          2|
    |result_V_V_din           |  21|          4|   11|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   15|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_n_1_reg_151        |   1|   0|    1|          0|
    |empty_n_reg_142          |   1|   0|    1|          0|
    |end_0_2_i_fu_40          |   1|   0|    1|          0|
    |end_1_2_i_fu_44          |   1|   0|    1|          0|
    |icmp_ln879_1_reg_164     |   1|   0|    1|          0|
    |icmp_ln879_reg_160       |   1|   0|    1|          0|
    |tmp_V_1_reg_155          |  11|   0|   11|          0|
    |tmp_V_reg_146            |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   combinar   | return value |
|result_V_V_din     | out |   11|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |  result_V_V  |    pointer   |
|in1_V_V_dout       |  in |   11|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_empty_n    |  in |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_read       | out |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in2_V_V_dout       |  in |   11|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_empty_n    |  in |    1|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_read       | out |    1|   ap_fifo  |    in2_V_V   |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

