<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>GICR_INMIR&lt;n&gt;E</reg_short_name>
        
        <reg_long_name>Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.</reg_long_name>



      
        <reg_condition otherwise="RES0">when FEAT_GICv3p1 is implemented and FEAT_GICv3_NMI is implemented</reg_condition>
          <reg_array>
              <reg_array_start>1</reg_array_start>
              <reg_array_end>2</reg_array_end>
         </reg_array>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>GIC Redistributor</reg_component>
    <reg_frame>SGI_base</reg_frame>
    <reg_offset><hexnumber>0x0F80</hexnumber> + (4 * n)</reg_offset>
    <reg_instance>GICR_INMIR&lt;n&gt;E</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Controls whether the corresponding Extended PPI has the non-maskable property.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
            <reg_group>GIC Redistributor registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>When <register_link state="ext" id="ext-gicr_typer.xml">GICR_TYPER</register_link>.PPInum is <binarynumber>0b0000</binarynumber> or <register_link state="ext" id="ext-gicd_typer.xml">GICD_TYPER</register_link>.NMI is 0, these registers are <arm-defined-word>RES0</arm-defined-word>.</para>

      </configuration_text>
      <configuration_text>
        <para>A copy of this register is provided for each Redistributor.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>GICR_INMIR&lt;n&gt;E is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>nmi&lt;x&gt;</field_name>
    <field_msb>31</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>31:0</rel_range>
    <field_description order="before">
      <para>Non-maskable property.</para>
    </field_description>
    <field_description order="after">
      <para>This bit is <arm-defined-word>RES0</arm-defined-word> when the corresponding interrupt is configured as Group 0.</para>
    </field_description>
    <field_array_indexes index_variable="x" element_size="1" range_specifier="x">
      <field_array_index>
        <field_array_start>31</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Interrupt does not have the non-maskable property.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Interrupt has the non-maskable property.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="GIC">
        <field_reset_number>0</field_reset_number>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields>
    <para>If affinity routing is disabled for the Security state of an interrupt, the bit is <arm-defined-word>RES0</arm-defined-word>.</para>
  </text_after_fields>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_0" label="nmi31" msb="31" lsb="31"/>
  <fieldat id="fieldset_0-31_0" label="nmi30" msb="30" lsb="30"/>
  <fieldat id="fieldset_0-31_0" label="nmi29" msb="29" lsb="29"/>
  <fieldat id="fieldset_0-31_0" label="nmi28" msb="28" lsb="28"/>
  <fieldat id="fieldset_0-31_0" label="nmi27" msb="27" lsb="27"/>
  <fieldat id="fieldset_0-31_0" label="nmi26" msb="26" lsb="26"/>
  <fieldat id="fieldset_0-31_0" label="nmi25" msb="25" lsb="25"/>
  <fieldat id="fieldset_0-31_0" label="nmi24" msb="24" lsb="24"/>
  <fieldat id="fieldset_0-31_0" label="nmi23" msb="23" lsb="23"/>
  <fieldat id="fieldset_0-31_0" label="nmi22" msb="22" lsb="22"/>
  <fieldat id="fieldset_0-31_0" label="nmi21" msb="21" lsb="21"/>
  <fieldat id="fieldset_0-31_0" label="nmi20" msb="20" lsb="20"/>
  <fieldat id="fieldset_0-31_0" label="nmi19" msb="19" lsb="19"/>
  <fieldat id="fieldset_0-31_0" label="nmi18" msb="18" lsb="18"/>
  <fieldat id="fieldset_0-31_0" label="nmi17" msb="17" lsb="17"/>
  <fieldat id="fieldset_0-31_0" label="nmi16" msb="16" lsb="16"/>
  <fieldat id="fieldset_0-31_0" label="nmi15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-31_0" label="nmi14" msb="14" lsb="14"/>
  <fieldat id="fieldset_0-31_0" label="nmi13" msb="13" lsb="13"/>
  <fieldat id="fieldset_0-31_0" label="nmi12" msb="12" lsb="12"/>
  <fieldat id="fieldset_0-31_0" label="nmi11" msb="11" lsb="11"/>
  <fieldat id="fieldset_0-31_0" label="nmi10" msb="10" lsb="10"/>
  <fieldat id="fieldset_0-31_0" label="nmi9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-31_0" label="nmi8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-31_0" label="nmi7" msb="7" lsb="7"/>
  <fieldat id="fieldset_0-31_0" label="nmi6" msb="6" lsb="6"/>
  <fieldat id="fieldset_0-31_0" label="nmi5" msb="5" lsb="5"/>
  <fieldat id="fieldset_0-31_0" label="nmi4" msb="4" lsb="4"/>
  <fieldat id="fieldset_0-31_0" label="nmi3" msb="3" lsb="3"/>
  <fieldat id="fieldset_0-31_0" label="nmi2" msb="2" lsb="2"/>
  <fieldat id="fieldset_0-31_0" label="nmi1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-31_0" label="nmi0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>
        <reg_variables>
              <reg_variable variable="n" min="1" max="2"/>
        </reg_variables>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>Bits corresponding to unimplemented interrupts are RAZ/WI.</para>

      </access_permission_text>
      <access_permission_text>
        <para>When <register_link state="ext" id="ext-gicd_ctlr.xml">GICD_CTLR</register_link>.DS==0, bits corresponding to Group 0 and Secure Group 1 interrupts are RAZ/WI to Non-secure accesses.</para>

      </access_permission_text>
      <access_permission_text>
        <note><para>Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.</para></note>
      </access_permission_text>






      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>