// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module NewPipelineConnectPipe_27(
  input         clock,
  input         reset,
  output        io_in_ready,
  input         io_in_valid,
  input         io_in_bits_0_valid,
  input  [63:0] io_in_bits_0_mask,
  input         io_in_bits_1_valid,
  input  [63:0] io_in_bits_1_mask,
  input         io_in_bits_2_valid,
  input  [63:0] io_in_bits_2_mask,
  input         io_in_bits_3_valid,
  input  [63:0] io_in_bits_3_mask,
  input         io_in_bits_4_valid,
  input  [63:0] io_in_bits_4_mask,
  input         io_in_bits_5_valid,
  input  [63:0] io_in_bits_5_mask,
  input         io_in_bits_6_valid,
  input  [63:0] io_in_bits_6_mask,
  input         io_in_bits_7_valid,
  input  [63:0] io_in_bits_7_mask,
  input         io_out_ready,
  output        io_out_valid,
  output        io_out_bits_0_valid,
  output [63:0] io_out_bits_0_mask,
  output        io_out_bits_1_valid,
  output [63:0] io_out_bits_1_mask,
  output        io_out_bits_2_valid,
  output [63:0] io_out_bits_2_mask,
  output        io_out_bits_3_valid,
  output [63:0] io_out_bits_3_mask,
  output        io_out_bits_4_valid,
  output [63:0] io_out_bits_4_mask,
  output        io_out_bits_5_valid,
  output [63:0] io_out_bits_5_mask,
  output        io_out_bits_6_valid,
  output [63:0] io_out_bits_6_mask,
  output        io_out_bits_7_valid,
  output [63:0] io_out_bits_7_mask,
  input         io_rightOutFire
);

  reg         valid;
  wire        io_in_ready_0 = io_out_ready | ~valid;
  wire        _data_T = io_in_ready_0 & io_in_valid;
  reg         data_0_valid;
  reg  [63:0] data_0_mask;
  reg         data_1_valid;
  reg  [63:0] data_1_mask;
  reg         data_2_valid;
  reg  [63:0] data_2_mask;
  reg         data_3_valid;
  reg  [63:0] data_3_mask;
  reg         data_4_valid;
  reg  [63:0] data_4_mask;
  reg         data_5_valid;
  reg  [63:0] data_5_mask;
  reg         data_6_valid;
  reg  [63:0] data_6_mask;
  reg         data_7_valid;
  reg  [63:0] data_7_mask;
  always @(posedge clock or posedge reset) begin
    if (reset)
      valid <= 1'h0;
    else
      valid <= _data_T | ~io_rightOutFire & valid;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (_data_T) begin
      data_0_valid <= io_in_bits_0_valid;
      data_0_mask <= io_in_bits_0_mask;
      data_1_valid <= io_in_bits_1_valid;
      data_1_mask <= io_in_bits_1_mask;
      data_2_valid <= io_in_bits_2_valid;
      data_2_mask <= io_in_bits_2_mask;
      data_3_valid <= io_in_bits_3_valid;
      data_3_mask <= io_in_bits_3_mask;
      data_4_valid <= io_in_bits_4_valid;
      data_4_mask <= io_in_bits_4_mask;
      data_5_valid <= io_in_bits_5_valid;
      data_5_mask <= io_in_bits_5_mask;
      data_6_valid <= io_in_bits_6_valid;
      data_6_mask <= io_in_bits_6_mask;
      data_7_valid <= io_in_bits_7_valid;
      data_7_mask <= io_in_bits_7_mask;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:16];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        valid = _RANDOM[5'h0][0];
        data_0_valid = _RANDOM[5'h0][1];
        data_0_mask = {_RANDOM[5'h0][31:2], _RANDOM[5'h1], _RANDOM[5'h2][1:0]};
        data_1_valid = _RANDOM[5'h2][2];
        data_1_mask = {_RANDOM[5'h2][31:3], _RANDOM[5'h3], _RANDOM[5'h4][2:0]};
        data_2_valid = _RANDOM[5'h4][3];
        data_2_mask = {_RANDOM[5'h4][31:4], _RANDOM[5'h5], _RANDOM[5'h6][3:0]};
        data_3_valid = _RANDOM[5'h6][4];
        data_3_mask = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};
        data_4_valid = _RANDOM[5'h8][5];
        data_4_mask = {_RANDOM[5'h8][31:6], _RANDOM[5'h9], _RANDOM[5'hA][5:0]};
        data_5_valid = _RANDOM[5'hA][6];
        data_5_mask = {_RANDOM[5'hA][31:7], _RANDOM[5'hB], _RANDOM[5'hC][6:0]};
        data_6_valid = _RANDOM[5'hC][7];
        data_6_mask = {_RANDOM[5'hC][31:8], _RANDOM[5'hD], _RANDOM[5'hE][7:0]};
        data_7_valid = _RANDOM[5'hE][8];
        data_7_mask = {_RANDOM[5'hE][31:9], _RANDOM[5'hF], _RANDOM[5'h10][8:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        valid = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;
  assign io_out_valid = valid;
  assign io_out_bits_0_valid = data_0_valid;
  assign io_out_bits_0_mask = data_0_mask;
  assign io_out_bits_1_valid = data_1_valid;
  assign io_out_bits_1_mask = data_1_mask;
  assign io_out_bits_2_valid = data_2_valid;
  assign io_out_bits_2_mask = data_2_mask;
  assign io_out_bits_3_valid = data_3_valid;
  assign io_out_bits_3_mask = data_3_mask;
  assign io_out_bits_4_valid = data_4_valid;
  assign io_out_bits_4_mask = data_4_mask;
  assign io_out_bits_5_valid = data_5_valid;
  assign io_out_bits_5_mask = data_5_mask;
  assign io_out_bits_6_valid = data_6_valid;
  assign io_out_bits_6_mask = data_6_mask;
  assign io_out_bits_7_valid = data_7_valid;
  assign io_out_bits_7_mask = data_7_mask;
endmodule

