-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :3
-----Sub :
               Total_Num :0
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|---------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------|
|Module Name          |Type     |Count    |Number   |Location/Inst Name                                                                                |
|---------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------|
|ss                   |Add      |26       |1        |../Seven_Seg.v:106                                                                                |
|---------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------|
|ss                   |Add      |17       |1        |../Seven_Seg.v:43                                                                                 |
|---------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------|
|u_key_d              |Add      |21       |1        |../../../../SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v:43                        |
|---------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------|

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

