INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_1/project_1.srcs/sources_1/new/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_1/project_1.srcs/sim_1/new/AND_GATE_Testbench_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_Testbench_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
