Configuration	SouthSide_0.1
STM32CubeMX 	6.13.0
Date	01/20/2025
MCU	STM32H723ZGTx



PERIPHERALS	MODES	FUNCTIONS	PINS
DEBUG	Serial Wire	DEBUG_JTCK-SWCLK	PA14(JTCK/SWCLK)
DEBUG	Serial Wire	DEBUG_JTMS-SWDIO	PA13(JTMS/SWDIO)
RCC	Crystal/Ceramic Resonator	RCC_OSC_IN	PH0-OSC_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC_OUT	PH1-OSC_OUT
SPI1	Full-Duplex Slave	SPI1_MISO	PA6
SPI1	Full-Duplex Slave	SPI1_MOSI	PA7
SPI1	Full-Duplex Slave	SPI1_SCK	PA5
SPI2	Full-Duplex Master	SPI2_MISO	PB14
SPI2	Full-Duplex Master	SPI2_MOSI	PB15
SPI2	Full-Duplex Master	SPI2_SCK	PB13
SPI3	Full-Duplex Master	SPI3_MISO	PC11
SPI3	Full-Duplex Master	SPI3_MOSI	PC12
SPI3	Full-Duplex Master	SPI3_SCK	PC10
SPI4	Full-Duplex Master	SPI4_MISO	PE5
SPI4	Full-Duplex Master	SPI4_MOSI	PE6
SPI4	Full-Duplex Master	SPI4_SCK	PE2
SPI5	Full-Duplex Master	SPI5_MISO	PF8
SPI5	Full-Duplex Master	SPI5_MOSI	PF9
SPI5	Full-Duplex Master	SPI5_SCK	PF7
SPI6	Full-Duplex Master	SPI6_MISO	PG12
SPI6	Full-Duplex Master	SPI6_MOSI	PG14
SPI6	Full-Duplex Master	SPI6_SCK	PG13
SYS	SysTick	SYS_VS_Systick	VP_SYS_VS_Systick
USB_OTG_HS	Device_Only	USB_OTG_HS_DM	PA11
USB_OTG_HS	Device_Only	USB_OTG_HS_DP	PA12



Pin Nb	PINs	FUNCTIONs	LABELs
1	PE2	SPI4_SCK	
4	PE5	SPI4_MISO	
5	PE6	SPI4_MOSI	
19	PF7	SPI5_SCK	
20	PF8	SPI5_MISO	
21	PF9	SPI5_MOSI	
23	PH0-OSC_IN	RCC_OSC_IN	
24	PH1-OSC_OUT	RCC_OSC_OUT	
37	PA3	GPIO_Output	SS_FLASH_CS_4
41	PA5	SPI1_SCK	
42	PA6	SPI1_MISO	
43	PA7	SPI1_MOSI	
44	PC4	GPIO_Output	SS_FLASH_CS_3
45	PC5	GPIO_Output	SS_FLASH_CS_2
58	PE7	GPIO_Output	STATUS_LED_4
59	PE8	GPIO_Output	STATUS_LED_3
65	PE12	GPIO_Output	STATUS_LED_2
66	PE13	GPIO_Output	STATUS_LED_1
74	PB13	SPI2_SCK	
75	PB14	SPI2_MISO	
76	PB15	SPI2_MOSI	
77	PD8	GPIO_Input	INTERCONN_A
78	PD9	GPIO_Input	INTERCONN_B
79	PD10	GPIO_Input	INTERCONN_C
103	PA11	USB_OTG_HS_DM	
104	PA12	USB_OTG_HS_DP	
105	PA13(JTMS/SWDIO)	DEBUG_JTMS-SWDIO	
109	PA14(JTCK/SWCLK)	DEBUG_JTCK-SWCLK	
111	PC10	SPI3_SCK	
112	PC11	SPI3_MISO	
113	PC12	SPI3_MOSI	
127	PG12	SPI6_MISO	
128	PG13	SPI6_SCK	
129	PG14	SPI6_MOSI	
133	PB3(JTDO/TRACESWO)	GPIO_Input	NERVENET_1
134	PB4(NJTRST)	GPIO_Input	NERVENET_6
135	PB5	GPIO_Input	NERVENET_2
136	PB6	GPIO_Input	NERVENET_5
137	PB7	GPIO_Input	NERVENET_3
139	PB8	GPIO_Input	NERVENET_4
PERIPHERALS	MODES	FUNCTIONS	PINS
DEBUG	Serial Wire	DEBUG_JTCK-SWCLK	PA14(JTCK/SWCLK)
DEBUG	Serial Wire	DEBUG_JTMS-SWDIO	PA13(JTMS/SWDIO)
RCC	Crystal/Ceramic Resonator	RCC_OSC_IN	PH0-OSC_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC_OUT	PH1-OSC_OUT
SPI1	Full-Duplex Slave	SPI1_MISO	PA6
SPI1	Full-Duplex Slave	SPI1_MOSI	PA7
SPI1	Full-Duplex Slave	SPI1_SCK	PA5
SPI2	Full-Duplex Master	SPI2_MISO	PB14
SPI2	Full-Duplex Master	SPI2_MOSI	PB15
SPI2	Full-Duplex Master	SPI2_SCK	PB13
SPI3	Full-Duplex Master	SPI3_MISO	PC11
SPI3	Full-Duplex Master	SPI3_MOSI	PC12
SPI3	Full-Duplex Master	SPI3_SCK	PC10
SPI4	Full-Duplex Master	SPI4_MISO	PE5
SPI4	Full-Duplex Master	SPI4_MOSI	PE6
SPI4	Full-Duplex Master	SPI4_SCK	PE2
SPI5	Full-Duplex Master	SPI5_MISO	PF8
SPI5	Full-Duplex Master	SPI5_MOSI	PF9
SPI5	Full-Duplex Master	SPI5_SCK	PF7
SPI6	Full-Duplex Master	SPI6_MISO	PG12
SPI6	Full-Duplex Master	SPI6_MOSI	PG14
SPI6	Full-Duplex Master	SPI6_SCK	PG13
SYS	SysTick	SYS_VS_Systick	VP_SYS_VS_Systick
USB_OTG_HS	Device_Only	USB_OTG_HS_DM	PA11
USB_OTG_HS	Device_Only	USB_OTG_HS_DP	PA12



Pin Nb	PINs	FUNCTIONs	LABELs
1	PE2	SPI4_SCK	
4	PE5	SPI4_MISO	
5	PE6	SPI4_MOSI	
19	PF7	SPI5_SCK	
20	PF8	SPI5_MISO	
21	PF9	SPI5_MOSI	
23	PH0-OSC_IN	RCC_OSC_IN	
24	PH1-OSC_OUT	RCC_OSC_OUT	
37	PA3	GPIO_Output	SS_FLASH_CS_4
41	PA5	SPI1_SCK	
42	PA6	SPI1_MISO	
43	PA7	SPI1_MOSI	
44	PC4	GPIO_Output	SS_FLASH_CS_3
45	PC5	GPIO_Output	SS_FLASH_CS_2
58	PE7	GPIO_Output	STATUS_LED_4
59	PE8	GPIO_Output	STATUS_LED_3
65	PE12	GPIO_Output	STATUS_LED_2
66	PE13	GPIO_Output	STATUS_LED_1
74	PB13	SPI2_SCK	
75	PB14	SPI2_MISO	
76	PB15	SPI2_MOSI	
77	PD8	GPIO_Input	INTERCONN_A
78	PD9	GPIO_Input	INTERCONN_B
79	PD10	GPIO_Input	INTERCONN_C
103	PA11	USB_OTG_HS_DM	
104	PA12	USB_OTG_HS_DP	
105	PA13(JTMS/SWDIO)	DEBUG_JTMS-SWDIO	
109	PA14(JTCK/SWCLK)	DEBUG_JTCK-SWCLK	
111	PC10	SPI3_SCK	
112	PC11	SPI3_MISO	
113	PC12	SPI3_MOSI	
127	PG12	SPI6_MISO	
128	PG13	SPI6_SCK	
129	PG14	SPI6_MOSI	
133	PB3(JTDO/TRACESWO)	GPIO_Input	NERVENET_1
134	PB4(NJTRST)	GPIO_Input	NERVENET_6
135	PB5	GPIO_Input	NERVENET_2
136	PB6	GPIO_Input	NERVENET_5
137	PB7	GPIO_Input	NERVENET_3
139	PB8	GPIO_Input	NERVENET_4



SOFTWARE PROJECT

Project Settings : 
Project Name : SouthSide_0.1
Project Folder : /Users/dirktjantele/Desktop/Hardware Projects/Hardware Synth/_Current Projects/OpFour/Firmware/SouthSide
Toolchain / IDE : STM32CubeIDE
Firmware Package Name and Version : STM32Cube FW_H7 V1.12.1


Code Generation Settings : 
STM32Cube MCU packages and embedded software packs : Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files per peripheral : No
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : No


Toolchains Settings : 
Compiler Optimizations : 





