[0;34m[INFO][0m  è¿è¡Œå¿«é€Ÿæµ‹è¯•...
make test-node-basic SIMULATOR=verilator NODE_X=3 NODE_Y=3
make[1]: Entering directory '/home/liangmx/maze_mesh/verification'
[0;34m[INFO][0m  å¼€å§‹åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•...
  ä»¿çœŸå™¨: verilator
  èŠ‚ç‚¹ä½ç½®: (3, 3)

[0;33m[INFO][0m  ä½¿ç”¨Verilatorç¼–è¯‘å’Œè¿è¡Œæµ‹è¯•...
==============================================
MAZEèŠ‚ç‚¹åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•ç¼–è¯‘è„šæœ¬
==============================================
ä»¿çœŸå™¨: verilator
æµ‹è¯•èŠ‚ç‚¹: (3, 3)
é¡¹ç›®æ ¹ç›®å½•: /home/liangmx/maze_mesh
éªŒè¯ç›®å½•: /home/liangmx/maze_mesh/verification
RTLç›®å½•: /home/liangmx/maze_mesh/rtl
è„šæœ¬ç›®å½•: /home/liangmx/maze_mesh/verification/scripts/build
==============================================

æ£€æŸ¥ä»¿çœŸå™¨ä¾èµ–...
âœ“ Verilator æ£€æŸ¥é€šè¿‡
æ£€æŸ¥æºæ–‡ä»¶...
âœ“ æºæ–‡ä»¶æ£€æŸ¥é€šè¿‡
æ¸…ç†æ—§æ–‡ä»¶...
âœ“ æ¸…ç†å®Œæˆ
ä½¿ç”¨Verilatorç¼–è¯‘...
- V e r i l a t i o n   R e p o r t: Verilator 5.042 2025-11-02 rev v5.042-51-gd91574507
- Verilator: Built from 0.307 MB sources in 12 modules, into 0.531 MB in 10 C++ files needing 0.000 MB
- Verilator: Walltime 0.047 s (elab=0.005, cvt=0.029, bld=0.000); cpu 0.047 s on 1 threads; alloced 24.855 MB
make[2]: Entering directory '/home/liangmx/maze_mesh/verification/sim/work/build'
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsimple_test.cpp Vsimple_test___024root__0.cpp Vsimple_test__main.cpp Vsimple_test__Trace__0.cpp Vsimple_test__ConstPool_0.cpp Vsimple_test___024root__Slow.cpp Vsimple_test___024root__0__Slow.cpp Vsimple_test__Syms.cpp Vsimple_test__Trace__0__Slow.cpp Vsimple_test__TraceDecls__0__Slow.cpp > Vsimple_test__ALL.cpp
echo "" > Vsimple_test__ALL.verilator_deplist.tmp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vsimple_test__ALL.o Vsimple_test__ALL.cpp
g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o Vsimple_test__ALL.a    -pthread -lpthread -latomic   -o Vsimple_test
rm Vsimple_test__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/liangmx/maze_mesh/verification/sim/work/build'
âœ“ Verilatorç¼–è¯‘æˆåŠŸ
ç”Ÿæˆè¿è¡Œè„šæœ¬: /home/liangmx/maze_mesh/verification/sim/work/build/run_simple_test.sh
âœ“ è¿è¡Œè„šæœ¬ç”Ÿæˆå®Œæˆ

==============================================
ç¼–è¯‘å®Œæˆ
==============================================
ä»¿çœŸå™¨: verilator
æµ‹è¯•èŠ‚ç‚¹ä½ç½®: (3, 3)
ç¼–è¯‘ç›®å½•: /home/liangmx/maze_mesh/verification/sim/work/build
è¿è¡Œè„šæœ¬: /home/liangmx/maze_mesh/verification/sim/work/build/run_simple_test.sh

å¯æ‰§è¡Œæ–‡ä»¶: /home/liangmx/maze_mesh/verification/sim/work/build/Vsimple_test
è¿è¡Œå‘½ä»¤: /home/liangmx/maze_mesh/verification/sim/work/build/Vsimple_test

ä½¿ç”¨æ–¹æ³•:
  cd /home/liangmx/maze_mesh/verification/sim/work/build
  ./run_simple_test.sh

æˆ–ç›´æ¥è¿è¡Œ:
  /home/liangmx/maze_mesh/verification/sim/work/build/Vsimple_test

ç¼–è¯‘æˆåŠŸå®Œæˆï¼
==============================================
MAZEèŠ‚ç‚¹åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯• - DEBUGç‰ˆæœ¬
æµ‹è¯•èŠ‚ç‚¹: (3, 3)
==============================================
DEBUG: èŠ‚ç‚¹ä½ç½®å’Œè·¯ç”±ä¿¡æ¯åˆ†æ
æµ‹è¯•èŠ‚ç‚¹åæ ‡: (X=3, Y=3)
å½“å‰èŠ‚ç‚¹ID: 27 (binary: 011011)
å½“å‰èŠ‚ç‚¹åˆ†è§£: Yåæ ‡(bit5:3)=011, Xåæ ‡(bit2:0)=011
é‚»å±…èŠ‚ç‚¹ID:
  - è¥¿ä¾§èŠ‚ç‚¹(X=2, Y=3): ID=26
  - ä¸œä¾§èŠ‚ç‚¹(X=4, Y=3): ID=28
  - å—ä¾§èŠ‚ç‚¹(X=3, Y=2): ID=19
  - åŒ—ä¾§èŠ‚ç‚¹(X=3, Y=4): ID=35
é¢„æœŸè·¯ç”±ç«¯å£æ˜ å°„:
  - å‘è¥¿è·¯ç”±(X-1): ç«¯å£1 (WEST)
  - å‘ä¸œè·¯ç”±(X+1): ç«¯å£3 (EAST)
  - å‘å—è·¯ç”±(Y-1): ç«¯å£2 (SOUTH)
  - å‘åŒ—è·¯ç”±(Y+1): ç«¯å£0 (NORTH)
  - æœ¬åœ°è·¯ç”±(ç›¸åŒåæ ‡): ç«¯å£4 (LOCAL)
==============================================
[INIT DEBUG] Reset phase starting...
=================================================================
[INTERNAL DEBUG] Cycle 0 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x000000
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x000000
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
=================================================================
[INTERNAL DEBUG] Cycle 1 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x000000
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x000000
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
[INIT DEBUG] Reset completed. Testing node interfaces...
[INIT DEBUG] Initial interface states:
  A_PORT: vld=0, rdy=1
  B_PORT: vld=0, rdy=1
  N_PORT: out_vld=0, out_rdy=1
  W_PORT: out_vld=0, out_rdy=1
  S_PORT: out_vld=0, out_rdy=1
  E_PORT: out_vld=0, out_rdy=1
å¤ä½å®Œæˆï¼Œå¼€å§‹åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•...

--- N-RF-001: Xæ–¹å‘æ­£å‘è·¯ç”±æµ‹è¯• ---
==============================================
[SEND DEBUG] Cycle 2: STARTING PACKET SEND
  Packet Info: Type=0, QoS=0, Src=27, Tgt=28, Data=0xa5
  Target Direction: Expected output port calculation:
    -> EAST (port 3) - X+ (3 -> 4)
==============================================
[SEND DEBUG] Cycle 2: Before send - pkt_in_rdy=1
[SEND DEBUG] Cycle 2: Packet valid set - waiting for ready...
[SEND SUCCESS] Cycle 2: Packet accepted after 0 cycles
=================================================================
[INTERNAL DEBUG] Cycle 2 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=1, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x000000
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x000000
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x000000
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
[SEND DEBUG] Cycle 3: Valid signal cleared
[ENCODE_DEBUG] Function inputs: type=0, qos=0, src=27(0b011011), tgt=28(0b011100), data=0xa5
[ENCODE_DEBUG] Function result: 06dca5
[Cycle 3] Waiting for expected output on port 3: 06dca5
=================================================================
[INTERNAL DEBUG] Cycle 3 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=1, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b01000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b1000(A,N,W,S), qos=0b0000, gnt=0b1000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=1, ready_o=1, payload_i=0x06dca5,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x000000
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
=================================================================
[INTERNAL DEBUG] Cycle 4 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=1, ready_i=1, payload_o=0x06dca5
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=1, e_out_ready=1, e_out_pkt=0x06dca5
  External pkt_con_eo_vld=1, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
[ENCODE_DEBUG] Function inputs: type=0, qos=0, src=27(0b011011), tgt=28(0b011100), data=0xa5
[ENCODE_DEBUG] Function result: 06dca5
[OUTPUT MONITOR] Cycle 4: EAST Output detected:
  Raw signals: vld=1, rdy=1, type=0, qos=0, src=27, tgt=28, data=0xa5
  Manual encoded: 06dca5
  Function result: 000000
  Match: 0
[Cycle 5] PASS: Expected output found
=================================================================
[INTERNAL DEBUG] Cycle 5 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x06dca5
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x06dca5
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================

==============================================
æµ‹è¯•æ€»ç»“
==============================================
æ€»æµ‹è¯•æ•°: 1
é€šè¿‡æµ‹è¯•: 1
å¤±è´¥æµ‹è¯•: 0
é€šè¿‡ç‡: 100.00%
âœ“ æ‰€æœ‰åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•é€šè¿‡ï¼
TEST_RESULT: PASS
=================================================================
[INTERNAL DEBUG] Cycle 6 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x06dca5
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x06dca5
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
=================================================================
[INTERNAL DEBUG] Cycle 7 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x06dca5
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x06dca5
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
=================================================================
[INTERNAL DEBUG] Cycle 8 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x06dca5
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x06dca5
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
=================================================================
[INTERNAL DEBUG] Cycle 9 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x06dca5
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x06dca5
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
=================================================================
[INTERNAL DEBUG] Cycle 10 - Full Internal Signal Analysis:
=================================================================
=== IRS_N Input Signals ===
  irs_input_A: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x06dca5, payload_o=0x06dca5
  irs_input_N: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_W: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_S: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
  irs_input_E: valid_i=0, ready_i=1, valid_o=0, ready_o=1
    payload_i=0x000000, payload_o=0x000000
=== Router Output Signals ===
  route_req_A=0b00000 (N,W,S,E,B), route_pkt_A=0x06dca5
  route_req_N=0b00000, route_pkt_N=0x000000
  route_req_W=0b00000, route_pkt_W=0x000000
  route_req_S=0b00000, route_pkt_S=0x000000
  route_req_E=0b00000, route_pkt_E=0x000000
=== Arbiter I/O Signals ===
  Arbiter_N: req=0b0000(A,W,S,E), qos=0b0000, gnt=0b0000
  Arbiter_W: req=0b0000(A,N,S,E), qos=0b0000, gnt=0b0000
  Arbiter_S: req=0b0000(A,N,W,E), qos=0b0000, gnt=0b0000
  Arbiter_E: req=0b0000(A,N,W,S), qos=0b0000, gnt=0b0000
  Arbiter_B: req=0b00000(A,N,W,S,E), qos=0b00000, gnt=0b00000
=== Output IRS_N Input Signals ===
  irs_output_N: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_W: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_S: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
  irs_output_E: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x06dca5
  irs_output_B: valid_i=0, ready_o=1, payload_i=0x000000,  valid_o=0, ready_i=1, payload_o=0x000000
=================================================================
=== Node Internal Output Connections ===
  Node.e_out_valid=0, e_out_ready=1, e_out_pkt=0x06dca5
  External pkt_con_eo_vld=0, pkt_con_eo_rdy=1
  Connection match: vld=1, rdy_match=1
=================================================================
- /home/liangmx/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:856: Verilog $finish
==============================================
- S i m u l a t i o n   R e p o r t: Verilator 5.042 2025-11-02
- Verilator: $finish at 275ns; walltime 0.001 s; speed 237.585 us/s
- Verilator: cpu 0.001 s on 1 threads; alloced 127 MB

[0;31m[FAIL][0m  åŸºæœ¬è·¯ç”±åŠŸèƒ½æµ‹è¯•å¤±è´¥ (é€€å‡ºç : )
make[1]: Leaving directory '/home/liangmx/maze_mesh/verification'
