#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 28 23:32:09 2024
# Process ID: 3804
# Current directory: D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1
# Command line: vivado.exe -log NEXYS4_DDR.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NEXYS4_DDR.tcl
# Log file: D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/NEXYS4_DDR.vds
# Journal file: D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NEXYS4_DDR.tcl -notrace
Command: synth_design -top NEXYS4_DDR -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 821.379 ; gain = 178.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NEXYS4_DDR' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv:24]
	Parameter SIM bound to: NO - type: string 
	Parameter UDM_BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter UDM_RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter CSR_DIVIDEND_ADDR bound to: 268435456 - type: integer 
	Parameter CSR_QUOTIENT_ADDR bound to: 536870912 - type: integer 
	Parameter CSR_REMAINDER_ADDR bound to: 536870916 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-3804-DESKTOP-M13T56A/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (1#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-3804-DESKTOP-M13T56A/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset_cntrl' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/reset_cntrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reset_cntrl' (2#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/reset_cntrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'udm' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/udm.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_NOSYNC bound to: 4'b0000 
	Parameter ST_NOSYNC_WAIT1_1 bound to: 4'b0001 
	Parameter ST_NOSYNC_WAIT0_2 bound to: 4'b0010 
	Parameter ST_NOSYNC_WAIT1_3 bound to: 4'b0011 
	Parameter ST_NOSYNC_WAIT0_4 bound to: 4'b0100 
	Parameter ST_NOSYNC_WAIT1_5 bound to: 4'b0101 
	Parameter ST_NOSYNC_WAIT0_6 bound to: 4'b0110 
	Parameter ST_NOSYNC_WAIT1_7 bound to: 4'b0111 
	Parameter ST_NOSYNC_WAIT0_8 bound to: 4'b1000 
	Parameter ST_NOSYNC_WAIT_STOP bound to: 4'b1001 
	Parameter ST_SYNC bound to: 4'b1010 
	Parameter ST_SYNC_WAIT_START bound to: 4'b1011 
	Parameter ST_SYNC_RX_DATA bound to: 4'b1100 
	Parameter ST_SYNC_WAIT_STOP bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/uart_rx.v:68]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_IDLE bound to: 8'b00000000 
	Parameter ST_START bound to: 8'b00000001 
	Parameter ST_TX_DATA bound to: 8'b00000010 
	Parameter ST_STOP bound to: 8'b00000011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/uart_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'udm_controller' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter SYNC_BYTE bound to: 8'b01010101 
	Parameter ESCAPE_BYTE bound to: 8'b01011010 
	Parameter TRX_WR_SUCC_BYTE bound to: 8'b00000000 
	Parameter TRX_ERR_ACK_BYTE bound to: 8'b00000001 
	Parameter TRX_ERR_RESP_BYTE bound to: 8'b00000010 
	Parameter TRX_IRQ_BYTE bound to: 8'b10000000 
	Parameter IDCODE_CMD bound to: 8'b00000000 
	Parameter RST_CMD bound to: 8'b10000000 
	Parameter nRST_CMD bound to: 8'b11000000 
	Parameter WR_INC_CMD bound to: 8'b10000001 
	Parameter RD_INC_CMD bound to: 8'b10000010 
	Parameter WR_NOINC_CMD bound to: 8'b10000011 
	Parameter RD_NOINC_CMD bound to: 8'b10000100 
	Parameter IDLE bound to: 8'b00000000 
	Parameter FETCH_ADDR bound to: 8'b00000001 
	Parameter FETCH_LENGTH bound to: 8'b00000010 
	Parameter FETCH_DATA bound to: 8'b00000011 
	Parameter WAIT_ACK bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00000101 
	Parameter TX_RDATA bound to: 8'b00000110 
	Parameter WAIT_TX bound to: 8'b00000111 
	Parameter WAIT_RESP bound to: 8'b00001000 
INFO: [Synth 8-6155] done synthesizing module 'udm_controller' (5#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'udm' (6#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/hw/udm.v:10]
INFO: [Synth 8-6157] synthesizing module 'DivByConst13_comb' [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/DivByConst13_comb.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DivByConst13_comb' (7#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/DivByConst13_comb.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv:108]
WARNING: [Synth 8-3848] Net LED in module/entity NEXYS4_DDR does not have driver. [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'NEXYS4_DDR' (8#1) [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv:24]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[15]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[14]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[13]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[12]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[11]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[10]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[9]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[8]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[7]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[6]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[5]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[4]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[3]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[2]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[1]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[0]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[15]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[14]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[13]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[12]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[11]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[10]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[9]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[8]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[7]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[6]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[5]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[4]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[3]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[2]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[1]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 885.992 ; gain = 242.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 885.992 ; gain = 242.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 885.992 ; gain = 242.965
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-3804-DESKTOP-M13T56A/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk_inst'
Finished Parsing XDC File [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-3804-DESKTOP-M13T56A/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk_inst'
Parsing XDC File [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.xdc]
Finished Parsing XDC File [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEXYS4_DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEXYS4_DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1024.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1024.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.516 ; gain = 381.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.516 ; gain = 381.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-3804-DESKTOP-M13T56A/sys_clk/sys_clk/sys_clk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-3804-DESKTOP-M13T56A/sys_clk/sys_clk/sys_clk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for sys_clk_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.516 ; gain = 381.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udm_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ST_NOSYNC |                             0000 |                            00000
       ST_NOSYNC_WAIT1_1 |                             0001 |                            00001
       ST_NOSYNC_WAIT0_2 |                             0010 |                            00010
       ST_NOSYNC_WAIT1_3 |                             0011 |                            00011
       ST_NOSYNC_WAIT0_4 |                             0100 |                            00100
       ST_NOSYNC_WAIT1_5 |                             0101 |                            00101
       ST_NOSYNC_WAIT0_6 |                             0110 |                            00110
       ST_NOSYNC_WAIT1_7 |                             0111 |                            00111
       ST_NOSYNC_WAIT0_8 |                             1000 |                            01000
     ST_NOSYNC_WAIT_STOP |                             1001 |                            01001
                 ST_SYNC |                             1010 |                            01010
      ST_SYNC_WAIT_START |                             1011 |                            01011
         ST_SYNC_RX_DATA |                             1100 |                            01100
       ST_SYNC_WAIT_STOP |                             1101 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                             0000
                ST_START |                               01 |                             0001
              ST_TX_DATA |                               10 |                             0010
                 ST_STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                         00000000
              FETCH_ADDR |                              001 |                         00000001
            FETCH_LENGTH |                              010 |                         00000010
                WAIT_ACK |                              011 |                         00000100
               WAIT_RESP |                              100 |                         00001000
                TX_RDATA |                              101 |                         00000110
                 WAIT_TX |                              110 |                         00000111
              FETCH_DATA |                              111 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'udm_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.516 ; gain = 381.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 22    
	   3 Input     16 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	  14 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NEXYS4_DDR 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module reset_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
Module udm_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 22    
Module DivByConst13_comb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[15]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[14]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[13]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[12]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[11]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[10]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[9]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[8]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[7]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[6]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[5]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[4]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[3]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[2]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[1]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port LED[0]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[15]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[14]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[13]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[12]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[11]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[10]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[9]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[8]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[7]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[6]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[5]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[4]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[3]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[2]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[1]
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port SW[0]
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[31]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[24]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[25]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[30]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[27]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[28]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[26]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\udm/udm_controller/RD_DATA_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\udm/udm_controller/tx_irq_reg )
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[29]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[23]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[16]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[17]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[22]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[19]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[20]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'udm/udm_controller/RD_DATA_reg_reg[18]' (FDE) to 'udm/udm_controller/RD_DATA_reg_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\udm/udm_controller/RD_DATA_reg_reg[21] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1024.516 ; gain = 381.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_clk_inst/clk_out1' to pin 'sys_clk_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1024.516 ; gain = 381.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1248.641 ; gain = 605.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1258.227 ; gain = 615.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sys_clk       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |sys_clk |     1|
|2     |CARRY4  |    98|
|3     |LUT1    |    33|
|4     |LUT2    |   154|
|5     |LUT3    |   133|
|6     |LUT4    |   145|
|7     |LUT5    |    60|
|8     |LUT6    |   311|
|9     |FDPE    |     3|
|10    |FDRE    |   334|
|11    |FDSE    |     3|
|12    |IBUF    |     2|
|13    |OBUF    |     1|
|14    |OBUFT   |    16|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |  1295|
|2     |  divider_inst     |DivByConst13_comb |   450|
|3     |  reset_cntrl_inst |reset_cntrl       |     6|
|4     |  udm              |udm               |   801|
|5     |    uart_rx        |uart_rx           |   195|
|6     |    uart_tx        |uart_tx           |   128|
|7     |    udm_controller |udm_controller    |   478|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1264.012 ; gain = 482.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1264.012 ; gain = 620.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1270.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1270.254 ; gain = 881.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1270.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Programs/Computer_Systems_Design/lab1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/NEXYS4_DDR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NEXYS4_DDR_utilization_synth.rpt -pb NEXYS4_DDR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 23:33:17 2024...
