// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_encrypt_HH_
#define _a0_encrypt_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_aes_expandEncKey.h"
#include "a0_aes_shiftRows.h"
#include "a0_aes_mixColumns.h"
#include "a0_aes_addRoundKey_cpy.h"
#include "a0_aes_addRoundKey.h"
#include "a0_aes_subBytes.h"
#include "a0_encrypt_ctx_key_m_axi.h"
#include "a0_encrypt_ctx_enckey_m_axi.h"
#include "a0_encrypt_ctx_deckey_m_axi.h"
#include "a0_encrypt_buf_r_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_CTX_KEY_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_CTX_KEY_ID_WIDTH = 1,
         unsigned int C_M_AXI_CTX_KEY_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_KEY_DATA_WIDTH = 32,
         unsigned int C_M_AXI_CTX_KEY_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_KEY_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_KEY_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_KEY_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_ENCKEY_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_CTX_ENCKEY_ID_WIDTH = 1,
         unsigned int C_M_AXI_CTX_ENCKEY_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_ENCKEY_DATA_WIDTH = 32,
         unsigned int C_M_AXI_CTX_ENCKEY_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_ENCKEY_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_ENCKEY_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_ENCKEY_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_DECKEY_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_CTX_DECKEY_ID_WIDTH = 1,
         unsigned int C_M_AXI_CTX_DECKEY_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_DECKEY_DATA_WIDTH = 32,
         unsigned int C_M_AXI_CTX_DECKEY_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_DECKEY_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_DECKEY_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_CTX_DECKEY_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_BUF_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_BUF_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_BUF_R_BUSER_WIDTH = 1>
struct a0_encrypt : public sc_module {
    // Port declarations 197
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_ctx_key_AWVALID;
    sc_in< sc_logic > m_axi_ctx_key_AWREADY;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_ADDR_WIDTH> > m_axi_ctx_key_AWADDR;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_ID_WIDTH> > m_axi_ctx_key_AWID;
    sc_out< sc_lv<8> > m_axi_ctx_key_AWLEN;
    sc_out< sc_lv<3> > m_axi_ctx_key_AWSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_key_AWBURST;
    sc_out< sc_lv<2> > m_axi_ctx_key_AWLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_key_AWCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_key_AWPROT;
    sc_out< sc_lv<4> > m_axi_ctx_key_AWQOS;
    sc_out< sc_lv<4> > m_axi_ctx_key_AWREGION;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_AWUSER_WIDTH> > m_axi_ctx_key_AWUSER;
    sc_out< sc_logic > m_axi_ctx_key_WVALID;
    sc_in< sc_logic > m_axi_ctx_key_WREADY;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_DATA_WIDTH> > m_axi_ctx_key_WDATA;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_DATA_WIDTH/8> > m_axi_ctx_key_WSTRB;
    sc_out< sc_logic > m_axi_ctx_key_WLAST;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_ID_WIDTH> > m_axi_ctx_key_WID;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_WUSER_WIDTH> > m_axi_ctx_key_WUSER;
    sc_out< sc_logic > m_axi_ctx_key_ARVALID;
    sc_in< sc_logic > m_axi_ctx_key_ARREADY;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_ADDR_WIDTH> > m_axi_ctx_key_ARADDR;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_ID_WIDTH> > m_axi_ctx_key_ARID;
    sc_out< sc_lv<8> > m_axi_ctx_key_ARLEN;
    sc_out< sc_lv<3> > m_axi_ctx_key_ARSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_key_ARBURST;
    sc_out< sc_lv<2> > m_axi_ctx_key_ARLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_key_ARCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_key_ARPROT;
    sc_out< sc_lv<4> > m_axi_ctx_key_ARQOS;
    sc_out< sc_lv<4> > m_axi_ctx_key_ARREGION;
    sc_out< sc_uint<C_M_AXI_CTX_KEY_ARUSER_WIDTH> > m_axi_ctx_key_ARUSER;
    sc_in< sc_logic > m_axi_ctx_key_RVALID;
    sc_out< sc_logic > m_axi_ctx_key_RREADY;
    sc_in< sc_uint<C_M_AXI_CTX_KEY_DATA_WIDTH> > m_axi_ctx_key_RDATA;
    sc_in< sc_logic > m_axi_ctx_key_RLAST;
    sc_in< sc_uint<C_M_AXI_CTX_KEY_ID_WIDTH> > m_axi_ctx_key_RID;
    sc_in< sc_uint<C_M_AXI_CTX_KEY_RUSER_WIDTH> > m_axi_ctx_key_RUSER;
    sc_in< sc_lv<2> > m_axi_ctx_key_RRESP;
    sc_in< sc_logic > m_axi_ctx_key_BVALID;
    sc_out< sc_logic > m_axi_ctx_key_BREADY;
    sc_in< sc_lv<2> > m_axi_ctx_key_BRESP;
    sc_in< sc_uint<C_M_AXI_CTX_KEY_ID_WIDTH> > m_axi_ctx_key_BID;
    sc_in< sc_uint<C_M_AXI_CTX_KEY_BUSER_WIDTH> > m_axi_ctx_key_BUSER;
    sc_out< sc_logic > m_axi_ctx_enckey_AWVALID;
    sc_in< sc_logic > m_axi_ctx_enckey_AWREADY;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_ADDR_WIDTH> > m_axi_ctx_enckey_AWADDR;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_ID_WIDTH> > m_axi_ctx_enckey_AWID;
    sc_out< sc_lv<8> > m_axi_ctx_enckey_AWLEN;
    sc_out< sc_lv<3> > m_axi_ctx_enckey_AWSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_enckey_AWBURST;
    sc_out< sc_lv<2> > m_axi_ctx_enckey_AWLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_enckey_AWCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_enckey_AWPROT;
    sc_out< sc_lv<4> > m_axi_ctx_enckey_AWQOS;
    sc_out< sc_lv<4> > m_axi_ctx_enckey_AWREGION;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_AWUSER_WIDTH> > m_axi_ctx_enckey_AWUSER;
    sc_out< sc_logic > m_axi_ctx_enckey_WVALID;
    sc_in< sc_logic > m_axi_ctx_enckey_WREADY;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_DATA_WIDTH> > m_axi_ctx_enckey_WDATA;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_DATA_WIDTH/8> > m_axi_ctx_enckey_WSTRB;
    sc_out< sc_logic > m_axi_ctx_enckey_WLAST;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_ID_WIDTH> > m_axi_ctx_enckey_WID;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_WUSER_WIDTH> > m_axi_ctx_enckey_WUSER;
    sc_out< sc_logic > m_axi_ctx_enckey_ARVALID;
    sc_in< sc_logic > m_axi_ctx_enckey_ARREADY;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_ADDR_WIDTH> > m_axi_ctx_enckey_ARADDR;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_ID_WIDTH> > m_axi_ctx_enckey_ARID;
    sc_out< sc_lv<8> > m_axi_ctx_enckey_ARLEN;
    sc_out< sc_lv<3> > m_axi_ctx_enckey_ARSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_enckey_ARBURST;
    sc_out< sc_lv<2> > m_axi_ctx_enckey_ARLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_enckey_ARCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_enckey_ARPROT;
    sc_out< sc_lv<4> > m_axi_ctx_enckey_ARQOS;
    sc_out< sc_lv<4> > m_axi_ctx_enckey_ARREGION;
    sc_out< sc_uint<C_M_AXI_CTX_ENCKEY_ARUSER_WIDTH> > m_axi_ctx_enckey_ARUSER;
    sc_in< sc_logic > m_axi_ctx_enckey_RVALID;
    sc_out< sc_logic > m_axi_ctx_enckey_RREADY;
    sc_in< sc_uint<C_M_AXI_CTX_ENCKEY_DATA_WIDTH> > m_axi_ctx_enckey_RDATA;
    sc_in< sc_logic > m_axi_ctx_enckey_RLAST;
    sc_in< sc_uint<C_M_AXI_CTX_ENCKEY_ID_WIDTH> > m_axi_ctx_enckey_RID;
    sc_in< sc_uint<C_M_AXI_CTX_ENCKEY_RUSER_WIDTH> > m_axi_ctx_enckey_RUSER;
    sc_in< sc_lv<2> > m_axi_ctx_enckey_RRESP;
    sc_in< sc_logic > m_axi_ctx_enckey_BVALID;
    sc_out< sc_logic > m_axi_ctx_enckey_BREADY;
    sc_in< sc_lv<2> > m_axi_ctx_enckey_BRESP;
    sc_in< sc_uint<C_M_AXI_CTX_ENCKEY_ID_WIDTH> > m_axi_ctx_enckey_BID;
    sc_in< sc_uint<C_M_AXI_CTX_ENCKEY_BUSER_WIDTH> > m_axi_ctx_enckey_BUSER;
    sc_out< sc_logic > m_axi_ctx_deckey_AWVALID;
    sc_in< sc_logic > m_axi_ctx_deckey_AWREADY;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_ADDR_WIDTH> > m_axi_ctx_deckey_AWADDR;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_ID_WIDTH> > m_axi_ctx_deckey_AWID;
    sc_out< sc_lv<8> > m_axi_ctx_deckey_AWLEN;
    sc_out< sc_lv<3> > m_axi_ctx_deckey_AWSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_deckey_AWBURST;
    sc_out< sc_lv<2> > m_axi_ctx_deckey_AWLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_deckey_AWCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_deckey_AWPROT;
    sc_out< sc_lv<4> > m_axi_ctx_deckey_AWQOS;
    sc_out< sc_lv<4> > m_axi_ctx_deckey_AWREGION;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_AWUSER_WIDTH> > m_axi_ctx_deckey_AWUSER;
    sc_out< sc_logic > m_axi_ctx_deckey_WVALID;
    sc_in< sc_logic > m_axi_ctx_deckey_WREADY;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_DATA_WIDTH> > m_axi_ctx_deckey_WDATA;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_DATA_WIDTH/8> > m_axi_ctx_deckey_WSTRB;
    sc_out< sc_logic > m_axi_ctx_deckey_WLAST;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_ID_WIDTH> > m_axi_ctx_deckey_WID;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_WUSER_WIDTH> > m_axi_ctx_deckey_WUSER;
    sc_out< sc_logic > m_axi_ctx_deckey_ARVALID;
    sc_in< sc_logic > m_axi_ctx_deckey_ARREADY;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_ADDR_WIDTH> > m_axi_ctx_deckey_ARADDR;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_ID_WIDTH> > m_axi_ctx_deckey_ARID;
    sc_out< sc_lv<8> > m_axi_ctx_deckey_ARLEN;
    sc_out< sc_lv<3> > m_axi_ctx_deckey_ARSIZE;
    sc_out< sc_lv<2> > m_axi_ctx_deckey_ARBURST;
    sc_out< sc_lv<2> > m_axi_ctx_deckey_ARLOCK;
    sc_out< sc_lv<4> > m_axi_ctx_deckey_ARCACHE;
    sc_out< sc_lv<3> > m_axi_ctx_deckey_ARPROT;
    sc_out< sc_lv<4> > m_axi_ctx_deckey_ARQOS;
    sc_out< sc_lv<4> > m_axi_ctx_deckey_ARREGION;
    sc_out< sc_uint<C_M_AXI_CTX_DECKEY_ARUSER_WIDTH> > m_axi_ctx_deckey_ARUSER;
    sc_in< sc_logic > m_axi_ctx_deckey_RVALID;
    sc_out< sc_logic > m_axi_ctx_deckey_RREADY;
    sc_in< sc_uint<C_M_AXI_CTX_DECKEY_DATA_WIDTH> > m_axi_ctx_deckey_RDATA;
    sc_in< sc_logic > m_axi_ctx_deckey_RLAST;
    sc_in< sc_uint<C_M_AXI_CTX_DECKEY_ID_WIDTH> > m_axi_ctx_deckey_RID;
    sc_in< sc_uint<C_M_AXI_CTX_DECKEY_RUSER_WIDTH> > m_axi_ctx_deckey_RUSER;
    sc_in< sc_lv<2> > m_axi_ctx_deckey_RRESP;
    sc_in< sc_logic > m_axi_ctx_deckey_BVALID;
    sc_out< sc_logic > m_axi_ctx_deckey_BREADY;
    sc_in< sc_lv<2> > m_axi_ctx_deckey_BRESP;
    sc_in< sc_uint<C_M_AXI_CTX_DECKEY_ID_WIDTH> > m_axi_ctx_deckey_BID;
    sc_in< sc_uint<C_M_AXI_CTX_DECKEY_BUSER_WIDTH> > m_axi_ctx_deckey_BUSER;
    sc_out< sc_logic > m_axi_buf_r_AWVALID;
    sc_in< sc_logic > m_axi_buf_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_BUF_R_ADDR_WIDTH> > m_axi_buf_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_AWID;
    sc_out< sc_lv<8> > m_axi_buf_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_BUF_R_AWUSER_WIDTH> > m_axi_buf_r_AWUSER;
    sc_out< sc_logic > m_axi_buf_r_WVALID;
    sc_in< sc_logic > m_axi_buf_r_WREADY;
    sc_out< sc_uint<C_M_AXI_BUF_R_DATA_WIDTH> > m_axi_buf_r_WDATA;
    sc_out< sc_uint<C_M_AXI_BUF_R_DATA_WIDTH/8> > m_axi_buf_r_WSTRB;
    sc_out< sc_logic > m_axi_buf_r_WLAST;
    sc_out< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_WID;
    sc_out< sc_uint<C_M_AXI_BUF_R_WUSER_WIDTH> > m_axi_buf_r_WUSER;
    sc_out< sc_logic > m_axi_buf_r_ARVALID;
    sc_in< sc_logic > m_axi_buf_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_BUF_R_ADDR_WIDTH> > m_axi_buf_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_ARID;
    sc_out< sc_lv<8> > m_axi_buf_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_BUF_R_ARUSER_WIDTH> > m_axi_buf_r_ARUSER;
    sc_in< sc_logic > m_axi_buf_r_RVALID;
    sc_out< sc_logic > m_axi_buf_r_RREADY;
    sc_in< sc_uint<C_M_AXI_BUF_R_DATA_WIDTH> > m_axi_buf_r_RDATA;
    sc_in< sc_logic > m_axi_buf_r_RLAST;
    sc_in< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_RID;
    sc_in< sc_uint<C_M_AXI_BUF_R_RUSER_WIDTH> > m_axi_buf_r_RUSER;
    sc_in< sc_lv<2> > m_axi_buf_r_RRESP;
    sc_in< sc_logic > m_axi_buf_r_BVALID;
    sc_out< sc_logic > m_axi_buf_r_BREADY;
    sc_in< sc_lv<2> > m_axi_buf_r_BRESP;
    sc_in< sc_uint<C_M_AXI_BUF_R_ID_WIDTH> > m_axi_buf_r_BID;
    sc_in< sc_uint<C_M_AXI_BUF_R_BUSER_WIDTH> > m_axi_buf_r_BUSER;
    sc_in< sc_lv<32> > ctx_key_offset;
    sc_in< sc_lv<32> > ctx_enckey_offset;
    sc_in< sc_lv<32> > ctx_deckey_offset;
    sc_out< sc_lv<32> > k_Addr_A;
    sc_out< sc_logic > k_EN_A;
    sc_out< sc_lv<1> > k_WEN_A;
    sc_out< sc_lv<8> > k_Din_A;
    sc_in< sc_lv<8> > k_Dout_A;
    sc_out< sc_logic > k_Clk_A;
    sc_out< sc_logic > k_Rst_A;
    sc_in< sc_lv<32> > buf_offset;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    a0_encrypt(sc_module_name name);
    SC_HAS_PROCESS(a0_encrypt);

    ~a0_encrypt();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    a0_encrypt_ctx_key_m_axi<8,32,5,16,16,16,16,C_M_AXI_CTX_KEY_ID_WIDTH,C_M_AXI_CTX_KEY_ADDR_WIDTH,C_M_AXI_CTX_KEY_DATA_WIDTH,C_M_AXI_CTX_KEY_AWUSER_WIDTH,C_M_AXI_CTX_KEY_ARUSER_WIDTH,C_M_AXI_CTX_KEY_WUSER_WIDTH,C_M_AXI_CTX_KEY_RUSER_WIDTH,C_M_AXI_CTX_KEY_BUSER_WIDTH,C_M_AXI_CTX_KEY_USER_VALUE,C_M_AXI_CTX_KEY_PROT_VALUE,C_M_AXI_CTX_KEY_CACHE_VALUE>* encrypt_ctx_key_m_axi_U;
    a0_encrypt_ctx_enckey_m_axi<8,32,5,16,16,16,16,C_M_AXI_CTX_ENCKEY_ID_WIDTH,C_M_AXI_CTX_ENCKEY_ADDR_WIDTH,C_M_AXI_CTX_ENCKEY_DATA_WIDTH,C_M_AXI_CTX_ENCKEY_AWUSER_WIDTH,C_M_AXI_CTX_ENCKEY_ARUSER_WIDTH,C_M_AXI_CTX_ENCKEY_WUSER_WIDTH,C_M_AXI_CTX_ENCKEY_RUSER_WIDTH,C_M_AXI_CTX_ENCKEY_BUSER_WIDTH,C_M_AXI_CTX_ENCKEY_USER_VALUE,C_M_AXI_CTX_ENCKEY_PROT_VALUE,C_M_AXI_CTX_ENCKEY_CACHE_VALUE>* encrypt_ctx_enckey_m_axi_U;
    a0_encrypt_ctx_deckey_m_axi<8,32,5,16,16,16,16,C_M_AXI_CTX_DECKEY_ID_WIDTH,C_M_AXI_CTX_DECKEY_ADDR_WIDTH,C_M_AXI_CTX_DECKEY_DATA_WIDTH,C_M_AXI_CTX_DECKEY_AWUSER_WIDTH,C_M_AXI_CTX_DECKEY_ARUSER_WIDTH,C_M_AXI_CTX_DECKEY_WUSER_WIDTH,C_M_AXI_CTX_DECKEY_RUSER_WIDTH,C_M_AXI_CTX_DECKEY_BUSER_WIDTH,C_M_AXI_CTX_DECKEY_USER_VALUE,C_M_AXI_CTX_DECKEY_PROT_VALUE,C_M_AXI_CTX_DECKEY_CACHE_VALUE>* encrypt_ctx_deckey_m_axi_U;
    a0_encrypt_buf_r_m_axi<8,32,5,16,16,16,16,C_M_AXI_BUF_R_ID_WIDTH,C_M_AXI_BUF_R_ADDR_WIDTH,C_M_AXI_BUF_R_DATA_WIDTH,C_M_AXI_BUF_R_AWUSER_WIDTH,C_M_AXI_BUF_R_ARUSER_WIDTH,C_M_AXI_BUF_R_WUSER_WIDTH,C_M_AXI_BUF_R_RUSER_WIDTH,C_M_AXI_BUF_R_BUSER_WIDTH,C_M_AXI_BUF_R_USER_VALUE,C_M_AXI_BUF_R_PROT_VALUE,C_M_AXI_BUF_R_CACHE_VALUE>* encrypt_buf_r_m_axi_U;
    a0_aes_expandEncKey* grp_aes_expandEncKey_fu_236;
    a0_aes_shiftRows* grp_aes_shiftRows_fu_248;
    a0_aes_mixColumns* grp_aes_mixColumns_fu_255;
    a0_aes_addRoundKey_cpy* grp_aes_addRoundKey_cpy_fu_262;
    a0_aes_addRoundKey* grp_aes_addRoundKey_fu_275;
    a0_aes_subBytes* grp_aes_subBytes_fu_288;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ctx_enckey_blk_n_AW;
    sc_signal< sc_logic > ctx_enckey_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ctx_enckey_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ctx_deckey_blk_n_AW;
    sc_signal< sc_logic > ctx_deckey_blk_n_B;
    sc_signal< sc_logic > ctx_deckey_blk_n_W;
    sc_signal< sc_logic > ctx_key_AWVALID;
    sc_signal< sc_logic > ctx_key_AWREADY;
    sc_signal< sc_lv<32> > ctx_key_AWADDR;
    sc_signal< sc_lv<1> > ctx_key_AWID;
    sc_signal< sc_lv<32> > ctx_key_AWLEN;
    sc_signal< sc_lv<3> > ctx_key_AWSIZE;
    sc_signal< sc_lv<2> > ctx_key_AWBURST;
    sc_signal< sc_lv<2> > ctx_key_AWLOCK;
    sc_signal< sc_lv<4> > ctx_key_AWCACHE;
    sc_signal< sc_lv<3> > ctx_key_AWPROT;
    sc_signal< sc_lv<4> > ctx_key_AWQOS;
    sc_signal< sc_lv<4> > ctx_key_AWREGION;
    sc_signal< sc_lv<1> > ctx_key_AWUSER;
    sc_signal< sc_logic > ctx_key_WVALID;
    sc_signal< sc_logic > ctx_key_WREADY;
    sc_signal< sc_lv<8> > ctx_key_WDATA;
    sc_signal< sc_lv<1> > ctx_key_WSTRB;
    sc_signal< sc_logic > ctx_key_WLAST;
    sc_signal< sc_lv<1> > ctx_key_WID;
    sc_signal< sc_lv<1> > ctx_key_WUSER;
    sc_signal< sc_logic > ctx_key_ARVALID;
    sc_signal< sc_logic > ctx_key_ARREADY;
    sc_signal< sc_lv<32> > ctx_key_ARADDR;
    sc_signal< sc_lv<1> > ctx_key_ARID;
    sc_signal< sc_lv<32> > ctx_key_ARLEN;
    sc_signal< sc_lv<3> > ctx_key_ARSIZE;
    sc_signal< sc_lv<2> > ctx_key_ARBURST;
    sc_signal< sc_lv<2> > ctx_key_ARLOCK;
    sc_signal< sc_lv<4> > ctx_key_ARCACHE;
    sc_signal< sc_lv<3> > ctx_key_ARPROT;
    sc_signal< sc_lv<4> > ctx_key_ARQOS;
    sc_signal< sc_lv<4> > ctx_key_ARREGION;
    sc_signal< sc_lv<1> > ctx_key_ARUSER;
    sc_signal< sc_logic > ctx_key_RVALID;
    sc_signal< sc_logic > ctx_key_RREADY;
    sc_signal< sc_lv<8> > ctx_key_RDATA;
    sc_signal< sc_logic > ctx_key_RLAST;
    sc_signal< sc_lv<1> > ctx_key_RID;
    sc_signal< sc_lv<1> > ctx_key_RUSER;
    sc_signal< sc_lv<2> > ctx_key_RRESP;
    sc_signal< sc_logic > ctx_key_BVALID;
    sc_signal< sc_logic > ctx_key_BREADY;
    sc_signal< sc_lv<2> > ctx_key_BRESP;
    sc_signal< sc_lv<1> > ctx_key_BID;
    sc_signal< sc_lv<1> > ctx_key_BUSER;
    sc_signal< sc_logic > ctx_enckey_AWVALID;
    sc_signal< sc_logic > ctx_enckey_AWREADY;
    sc_signal< sc_logic > ctx_enckey_WVALID;
    sc_signal< sc_logic > ctx_enckey_WREADY;
    sc_signal< sc_logic > ctx_enckey_ARVALID;
    sc_signal< sc_logic > ctx_enckey_ARREADY;
    sc_signal< sc_logic > ctx_enckey_RVALID;
    sc_signal< sc_logic > ctx_enckey_RREADY;
    sc_signal< sc_lv<8> > ctx_enckey_RDATA;
    sc_signal< sc_logic > ctx_enckey_RLAST;
    sc_signal< sc_lv<1> > ctx_enckey_RID;
    sc_signal< sc_lv<1> > ctx_enckey_RUSER;
    sc_signal< sc_lv<2> > ctx_enckey_RRESP;
    sc_signal< sc_logic > ctx_enckey_BVALID;
    sc_signal< sc_logic > ctx_enckey_BREADY;
    sc_signal< sc_lv<2> > ctx_enckey_BRESP;
    sc_signal< sc_lv<1> > ctx_enckey_BID;
    sc_signal< sc_lv<1> > ctx_enckey_BUSER;
    sc_signal< sc_logic > ctx_deckey_AWVALID;
    sc_signal< sc_logic > ctx_deckey_AWREADY;
    sc_signal< sc_lv<32> > ctx_deckey_AWADDR;
    sc_signal< sc_lv<1> > ctx_deckey_AWID;
    sc_signal< sc_lv<32> > ctx_deckey_AWLEN;
    sc_signal< sc_lv<3> > ctx_deckey_AWSIZE;
    sc_signal< sc_lv<2> > ctx_deckey_AWBURST;
    sc_signal< sc_lv<2> > ctx_deckey_AWLOCK;
    sc_signal< sc_lv<4> > ctx_deckey_AWCACHE;
    sc_signal< sc_lv<3> > ctx_deckey_AWPROT;
    sc_signal< sc_lv<4> > ctx_deckey_AWQOS;
    sc_signal< sc_lv<4> > ctx_deckey_AWREGION;
    sc_signal< sc_lv<1> > ctx_deckey_AWUSER;
    sc_signal< sc_logic > ctx_deckey_WVALID;
    sc_signal< sc_logic > ctx_deckey_WREADY;
    sc_signal< sc_lv<8> > ctx_deckey_WDATA;
    sc_signal< sc_lv<1> > ctx_deckey_WSTRB;
    sc_signal< sc_logic > ctx_deckey_WLAST;
    sc_signal< sc_lv<1> > ctx_deckey_WID;
    sc_signal< sc_lv<1> > ctx_deckey_WUSER;
    sc_signal< sc_logic > ctx_deckey_ARVALID;
    sc_signal< sc_logic > ctx_deckey_ARREADY;
    sc_signal< sc_logic > ctx_deckey_RVALID;
    sc_signal< sc_logic > ctx_deckey_RREADY;
    sc_signal< sc_lv<8> > ctx_deckey_RDATA;
    sc_signal< sc_logic > ctx_deckey_RLAST;
    sc_signal< sc_lv<1> > ctx_deckey_RID;
    sc_signal< sc_lv<1> > ctx_deckey_RUSER;
    sc_signal< sc_lv<2> > ctx_deckey_RRESP;
    sc_signal< sc_logic > ctx_deckey_BVALID;
    sc_signal< sc_logic > ctx_deckey_BREADY;
    sc_signal< sc_lv<2> > ctx_deckey_BRESP;
    sc_signal< sc_lv<1> > ctx_deckey_BID;
    sc_signal< sc_lv<1> > ctx_deckey_BUSER;
    sc_signal< sc_logic > buf_r_AWVALID;
    sc_signal< sc_logic > buf_r_AWREADY;
    sc_signal< sc_lv<32> > buf_r_AWADDR;
    sc_signal< sc_lv<1> > buf_r_AWID;
    sc_signal< sc_lv<32> > buf_r_AWLEN;
    sc_signal< sc_lv<3> > buf_r_AWSIZE;
    sc_signal< sc_lv<2> > buf_r_AWBURST;
    sc_signal< sc_lv<2> > buf_r_AWLOCK;
    sc_signal< sc_lv<4> > buf_r_AWCACHE;
    sc_signal< sc_lv<3> > buf_r_AWPROT;
    sc_signal< sc_lv<4> > buf_r_AWQOS;
    sc_signal< sc_lv<4> > buf_r_AWREGION;
    sc_signal< sc_lv<1> > buf_r_AWUSER;
    sc_signal< sc_logic > buf_r_WVALID;
    sc_signal< sc_logic > buf_r_WREADY;
    sc_signal< sc_lv<8> > buf_r_WDATA;
    sc_signal< sc_lv<1> > buf_r_WSTRB;
    sc_signal< sc_logic > buf_r_WLAST;
    sc_signal< sc_lv<1> > buf_r_WID;
    sc_signal< sc_lv<1> > buf_r_WUSER;
    sc_signal< sc_logic > buf_r_ARVALID;
    sc_signal< sc_logic > buf_r_ARREADY;
    sc_signal< sc_lv<32> > buf_r_ARADDR;
    sc_signal< sc_lv<1> > buf_r_ARID;
    sc_signal< sc_lv<32> > buf_r_ARLEN;
    sc_signal< sc_lv<3> > buf_r_ARSIZE;
    sc_signal< sc_lv<2> > buf_r_ARBURST;
    sc_signal< sc_lv<2> > buf_r_ARLOCK;
    sc_signal< sc_lv<4> > buf_r_ARCACHE;
    sc_signal< sc_lv<3> > buf_r_ARPROT;
    sc_signal< sc_lv<4> > buf_r_ARQOS;
    sc_signal< sc_lv<4> > buf_r_ARREGION;
    sc_signal< sc_lv<1> > buf_r_ARUSER;
    sc_signal< sc_logic > buf_r_RVALID;
    sc_signal< sc_logic > buf_r_RREADY;
    sc_signal< sc_lv<8> > buf_r_RDATA;
    sc_signal< sc_logic > buf_r_RLAST;
    sc_signal< sc_lv<1> > buf_r_RID;
    sc_signal< sc_lv<1> > buf_r_RUSER;
    sc_signal< sc_lv<2> > buf_r_RRESP;
    sc_signal< sc_logic > buf_r_BVALID;
    sc_signal< sc_logic > buf_r_BREADY;
    sc_signal< sc_lv<2> > buf_r_BRESP;
    sc_signal< sc_lv<1> > buf_r_BID;
    sc_signal< sc_lv<1> > buf_r_BUSER;
    sc_signal< sc_lv<8> > reg_301;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > exitcond_fu_354_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_ap_done;
    sc_signal< sc_lv<1> > tmp_1_fu_360_p1;
    sc_signal< sc_logic > ap_sig_ioackin_ctx_deckey_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_ctx_enckey_AWREADY;
    sc_signal< bool > ap_block_state1_io;
    sc_signal< sc_lv<6> > i_3_fu_326_p2;
    sc_signal< sc_lv<6> > i_3_reg_416;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_320_p2;
    sc_signal< sc_lv<8> > k_load_reg_426;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > phitmp_fu_343_p2;
    sc_signal< sc_lv<3> > phitmp_reg_435;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > tmp_7_fu_337_p2;
    sc_signal< sc_lv<8> > grp_aes_expandEncKey_fu_236_ap_return;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_ap_done;
    sc_signal< sc_lv<1> > tmp_1_reg_455;
    sc_signal< sc_lv<4> > i_4_fu_369_p2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_ap_done;
    sc_signal< bool > ap_block_state20_on_subcall_done;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_ap_start;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_ap_idle;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_ap_ready;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_AWVALID;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_AWREADY;
    sc_signal< sc_lv<32> > grp_aes_expandEncKey_fu_236_m_axi_k_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_AWID;
    sc_signal< sc_lv<32> > grp_aes_expandEncKey_fu_236_m_axi_k_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_expandEncKey_fu_236_m_axi_k_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_expandEncKey_fu_236_m_axi_k_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_expandEncKey_fu_236_m_axi_k_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_expandEncKey_fu_236_m_axi_k_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_expandEncKey_fu_236_m_axi_k_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_expandEncKey_fu_236_m_axi_k_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_expandEncKey_fu_236_m_axi_k_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_AWUSER;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_WVALID;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_WREADY;
    sc_signal< sc_lv<8> > grp_aes_expandEncKey_fu_236_m_axi_k_WDATA;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_WSTRB;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_WLAST;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_WID;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_WUSER;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_ARVALID;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_ARREADY;
    sc_signal< sc_lv<32> > grp_aes_expandEncKey_fu_236_m_axi_k_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_ARID;
    sc_signal< sc_lv<32> > grp_aes_expandEncKey_fu_236_m_axi_k_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_expandEncKey_fu_236_m_axi_k_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_expandEncKey_fu_236_m_axi_k_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_expandEncKey_fu_236_m_axi_k_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_expandEncKey_fu_236_m_axi_k_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_expandEncKey_fu_236_m_axi_k_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_expandEncKey_fu_236_m_axi_k_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_expandEncKey_fu_236_m_axi_k_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_ARUSER;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_RVALID;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_RREADY;
    sc_signal< sc_lv<8> > grp_aes_expandEncKey_fu_236_m_axi_k_RDATA;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_RLAST;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_RID;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_RUSER;
    sc_signal< sc_lv<2> > grp_aes_expandEncKey_fu_236_m_axi_k_RRESP;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_BVALID;
    sc_signal< sc_logic > grp_aes_expandEncKey_fu_236_m_axi_k_BREADY;
    sc_signal< sc_lv<2> > grp_aes_expandEncKey_fu_236_m_axi_k_BRESP;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_BID;
    sc_signal< sc_lv<1> > grp_aes_expandEncKey_fu_236_m_axi_k_BUSER;
    sc_signal< sc_lv<32> > grp_aes_expandEncKey_fu_236_k_offset;
    sc_signal< sc_lv<8> > grp_aes_expandEncKey_fu_236_rc_read;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_ap_start;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_ap_done;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_ap_idle;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_ap_ready;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWID;
    sc_signal< sc_lv<32> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_shiftRows_fu_248_m_axi_buf_r_AWUSER;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_m_axi_buf_r_WVALID;
    sc_signal< sc_lv<8> > grp_aes_shiftRows_fu_248_m_axi_buf_r_WDATA;
    sc_signal< sc_lv<1> > grp_aes_shiftRows_fu_248_m_axi_buf_r_WSTRB;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_m_axi_buf_r_WLAST;
    sc_signal< sc_lv<1> > grp_aes_shiftRows_fu_248_m_axi_buf_r_WID;
    sc_signal< sc_lv<1> > grp_aes_shiftRows_fu_248_m_axi_buf_r_WUSER;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARID;
    sc_signal< sc_lv<32> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_shiftRows_fu_248_m_axi_buf_r_ARUSER;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_m_axi_buf_r_RREADY;
    sc_signal< sc_logic > grp_aes_shiftRows_fu_248_m_axi_buf_r_BREADY;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_ap_start;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_ap_idle;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_ap_ready;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWID;
    sc_signal< sc_lv<32> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_mixColumns_fu_255_m_axi_buf_r_AWUSER;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_m_axi_buf_r_WVALID;
    sc_signal< sc_lv<8> > grp_aes_mixColumns_fu_255_m_axi_buf_r_WDATA;
    sc_signal< sc_lv<1> > grp_aes_mixColumns_fu_255_m_axi_buf_r_WSTRB;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_m_axi_buf_r_WLAST;
    sc_signal< sc_lv<1> > grp_aes_mixColumns_fu_255_m_axi_buf_r_WID;
    sc_signal< sc_lv<1> > grp_aes_mixColumns_fu_255_m_axi_buf_r_WUSER;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARID;
    sc_signal< sc_lv<32> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_mixColumns_fu_255_m_axi_buf_r_ARUSER;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_m_axi_buf_r_RREADY;
    sc_signal< sc_logic > grp_aes_mixColumns_fu_255_m_axi_buf_r_BREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_ap_start;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_ap_done;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_ap_idle;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_ap_ready;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_AWUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_WVALID;
    sc_signal< sc_lv<8> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_WDATA;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_WSTRB;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_WLAST;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_WID;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_WUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_ARUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_RREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_buf_r_BREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_AWUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_WVALID;
    sc_signal< sc_lv<8> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_WDATA;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_WSTRB;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_WLAST;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_WID;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_WUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_ARUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_RREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_key_BREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_AWUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_WVALID;
    sc_signal< sc_lv<8> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_WDATA;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_WSTRB;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_WLAST;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_WID;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_WUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_ARUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_RREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_cpy_fu_262_m_axi_cpk_BREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_ap_start;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_ap_idle;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_ap_ready;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_AWUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_buf_r_WVALID;
    sc_signal< sc_lv<8> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_WDATA;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_WSTRB;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_buf_r_WLAST;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_WID;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_WUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_buf_r_ARUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_buf_r_RREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_buf_r_BREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_key_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_key_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_key_AWID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_key_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_key_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_key_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_key_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_key_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_key_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_key_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_key_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_key_AWUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_key_WVALID;
    sc_signal< sc_lv<8> > grp_aes_addRoundKey_fu_275_m_axi_key_WDATA;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_key_WSTRB;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_key_WLAST;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_key_WID;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_key_WUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_key_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_key_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_key_ARID;
    sc_signal< sc_lv<32> > grp_aes_addRoundKey_fu_275_m_axi_key_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_key_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_key_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_addRoundKey_fu_275_m_axi_key_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_key_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_addRoundKey_fu_275_m_axi_key_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_key_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_addRoundKey_fu_275_m_axi_key_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_addRoundKey_fu_275_m_axi_key_ARUSER;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_key_RREADY;
    sc_signal< sc_logic > grp_aes_addRoundKey_fu_275_m_axi_key_BREADY;
    sc_signal< sc_lv<6> > grp_aes_addRoundKey_fu_275_key_offset_offset;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_ap_start;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_ap_done;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_ap_idle;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_ap_ready;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_m_axi_buf_r_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWID;
    sc_signal< sc_lv<32> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_subBytes_fu_288_m_axi_buf_r_AWUSER;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_m_axi_buf_r_WVALID;
    sc_signal< sc_lv<8> > grp_aes_subBytes_fu_288_m_axi_buf_r_WDATA;
    sc_signal< sc_lv<1> > grp_aes_subBytes_fu_288_m_axi_buf_r_WSTRB;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_m_axi_buf_r_WLAST;
    sc_signal< sc_lv<1> > grp_aes_subBytes_fu_288_m_axi_buf_r_WID;
    sc_signal< sc_lv<1> > grp_aes_subBytes_fu_288_m_axi_buf_r_WUSER;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_m_axi_buf_r_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARID;
    sc_signal< sc_lv<32> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_subBytes_fu_288_m_axi_buf_r_ARUSER;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_m_axi_buf_r_RREADY;
    sc_signal< sc_logic > grp_aes_subBytes_fu_288_m_axi_buf_r_BREADY;
    sc_signal< sc_lv<6> > i_reg_190;
    sc_signal< sc_logic > ap_sig_ioackin_ctx_deckey_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_ctx_enckey_WREADY;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< sc_lv<8> > rcon_reg_201;
    sc_signal< bool > ap_block_state8;
    sc_signal< sc_lv<3> > i_1_reg_213;
    sc_signal< sc_lv<4> > i_2_reg_224;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_reg_grp_aes_expandEncKey_fu_236_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_reg_grp_aes_shiftRows_fu_248_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_reg_grp_aes_mixColumns_fu_255_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_reg_grp_aes_addRoundKey_cpy_fu_262_ap_start;
    sc_signal< sc_logic > ap_reg_grp_aes_addRoundKey_fu_275_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_reg_grp_aes_subBytes_fu_288_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<32> > tmp_5_fu_332_p1;
    sc_signal< sc_logic > ap_reg_ioackin_ctx_deckey_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_ctx_enckey_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_ctx_deckey_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_ctx_enckey_WREADY;
    sc_signal< sc_lv<8> > rcon_1_fu_118;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< bool > ap_block_state23_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_state17;
    static const sc_lv<27> ap_ST_fsm_state18;
    static const sc_lv<27> ap_ST_fsm_state19;
    static const sc_lv<27> ap_ST_fsm_state20;
    static const sc_lv<27> ap_ST_fsm_state21;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const int C_M_AXI_CTX_KEY_USER_VALUE;
    static const int C_M_AXI_CTX_KEY_PROT_VALUE;
    static const int C_M_AXI_CTX_KEY_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_CTX_ENCKEY_USER_VALUE;
    static const int C_M_AXI_CTX_ENCKEY_PROT_VALUE;
    static const int C_M_AXI_CTX_ENCKEY_CACHE_VALUE;
    static const int C_M_AXI_CTX_DECKEY_USER_VALUE;
    static const int C_M_AXI_CTX_DECKEY_PROT_VALUE;
    static const int C_M_AXI_CTX_DECKEY_CACHE_VALUE;
    static const int C_M_AXI_BUF_R_USER_VALUE;
    static const int C_M_AXI_BUF_R_PROT_VALUE;
    static const int C_M_AXI_BUF_R_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_13;
    static const bool ap_const_boolean_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1_io();
    void thread_ap_block_state20_on_subcall_done();
    void thread_ap_block_state23_on_subcall_done();
    void thread_ap_block_state4_io();
    void thread_ap_block_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_ctx_deckey_AWREADY();
    void thread_ap_sig_ioackin_ctx_deckey_WREADY();
    void thread_ap_sig_ioackin_ctx_enckey_AWREADY();
    void thread_ap_sig_ioackin_ctx_enckey_WREADY();
    void thread_buf_r_ARADDR();
    void thread_buf_r_ARBURST();
    void thread_buf_r_ARCACHE();
    void thread_buf_r_ARID();
    void thread_buf_r_ARLEN();
    void thread_buf_r_ARLOCK();
    void thread_buf_r_ARPROT();
    void thread_buf_r_ARQOS();
    void thread_buf_r_ARREGION();
    void thread_buf_r_ARSIZE();
    void thread_buf_r_ARUSER();
    void thread_buf_r_ARVALID();
    void thread_buf_r_AWADDR();
    void thread_buf_r_AWBURST();
    void thread_buf_r_AWCACHE();
    void thread_buf_r_AWID();
    void thread_buf_r_AWLEN();
    void thread_buf_r_AWLOCK();
    void thread_buf_r_AWPROT();
    void thread_buf_r_AWQOS();
    void thread_buf_r_AWREGION();
    void thread_buf_r_AWSIZE();
    void thread_buf_r_AWUSER();
    void thread_buf_r_AWVALID();
    void thread_buf_r_BREADY();
    void thread_buf_r_RREADY();
    void thread_buf_r_WDATA();
    void thread_buf_r_WID();
    void thread_buf_r_WLAST();
    void thread_buf_r_WSTRB();
    void thread_buf_r_WUSER();
    void thread_buf_r_WVALID();
    void thread_ctx_deckey_ARVALID();
    void thread_ctx_deckey_AWADDR();
    void thread_ctx_deckey_AWBURST();
    void thread_ctx_deckey_AWCACHE();
    void thread_ctx_deckey_AWID();
    void thread_ctx_deckey_AWLEN();
    void thread_ctx_deckey_AWLOCK();
    void thread_ctx_deckey_AWPROT();
    void thread_ctx_deckey_AWQOS();
    void thread_ctx_deckey_AWREGION();
    void thread_ctx_deckey_AWSIZE();
    void thread_ctx_deckey_AWUSER();
    void thread_ctx_deckey_AWVALID();
    void thread_ctx_deckey_BREADY();
    void thread_ctx_deckey_RREADY();
    void thread_ctx_deckey_WDATA();
    void thread_ctx_deckey_WID();
    void thread_ctx_deckey_WLAST();
    void thread_ctx_deckey_WSTRB();
    void thread_ctx_deckey_WUSER();
    void thread_ctx_deckey_WVALID();
    void thread_ctx_deckey_blk_n_AW();
    void thread_ctx_deckey_blk_n_B();
    void thread_ctx_deckey_blk_n_W();
    void thread_ctx_enckey_ARVALID();
    void thread_ctx_enckey_AWVALID();
    void thread_ctx_enckey_BREADY();
    void thread_ctx_enckey_RREADY();
    void thread_ctx_enckey_WVALID();
    void thread_ctx_enckey_blk_n_AW();
    void thread_ctx_enckey_blk_n_B();
    void thread_ctx_enckey_blk_n_W();
    void thread_ctx_key_ARADDR();
    void thread_ctx_key_ARBURST();
    void thread_ctx_key_ARCACHE();
    void thread_ctx_key_ARID();
    void thread_ctx_key_ARLEN();
    void thread_ctx_key_ARLOCK();
    void thread_ctx_key_ARPROT();
    void thread_ctx_key_ARQOS();
    void thread_ctx_key_ARREGION();
    void thread_ctx_key_ARSIZE();
    void thread_ctx_key_ARUSER();
    void thread_ctx_key_ARVALID();
    void thread_ctx_key_AWADDR();
    void thread_ctx_key_AWBURST();
    void thread_ctx_key_AWCACHE();
    void thread_ctx_key_AWID();
    void thread_ctx_key_AWLEN();
    void thread_ctx_key_AWLOCK();
    void thread_ctx_key_AWPROT();
    void thread_ctx_key_AWQOS();
    void thread_ctx_key_AWREGION();
    void thread_ctx_key_AWSIZE();
    void thread_ctx_key_AWUSER();
    void thread_ctx_key_AWVALID();
    void thread_ctx_key_BREADY();
    void thread_ctx_key_RREADY();
    void thread_ctx_key_WDATA();
    void thread_ctx_key_WID();
    void thread_ctx_key_WLAST();
    void thread_ctx_key_WSTRB();
    void thread_ctx_key_WUSER();
    void thread_ctx_key_WVALID();
    void thread_exitcond_fu_354_p2();
    void thread_grp_aes_addRoundKey_cpy_fu_262_ap_start();
    void thread_grp_aes_addRoundKey_fu_275_ap_start();
    void thread_grp_aes_addRoundKey_fu_275_key_offset_offset();
    void thread_grp_aes_expandEncKey_fu_236_ap_start();
    void thread_grp_aes_expandEncKey_fu_236_k_offset();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_ARREADY();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_AWREADY();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_BID();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_BRESP();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_BUSER();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_BVALID();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_RDATA();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_RID();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_RLAST();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_RRESP();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_RUSER();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_RVALID();
    void thread_grp_aes_expandEncKey_fu_236_m_axi_k_WREADY();
    void thread_grp_aes_expandEncKey_fu_236_rc_read();
    void thread_grp_aes_mixColumns_fu_255_ap_start();
    void thread_grp_aes_shiftRows_fu_248_ap_start();
    void thread_grp_aes_subBytes_fu_288_ap_start();
    void thread_i_3_fu_326_p2();
    void thread_i_4_fu_369_p2();
    void thread_k_Addr_A();
    void thread_k_Clk_A();
    void thread_k_Din_A();
    void thread_k_EN_A();
    void thread_k_Rst_A();
    void thread_k_WEN_A();
    void thread_phitmp_fu_343_p2();
    void thread_tmp_1_fu_360_p1();
    void thread_tmp_5_fu_332_p1();
    void thread_tmp_7_fu_337_p2();
    void thread_tmp_fu_320_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
