// Seed: 1701398796
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8,
    input wor id_9,
    input tri id_10,
    input uwire id_11
);
  assign id_3 = id_8 == 1;
  wire id_13;
  wire id_14;
endmodule
module module_0 (
    output tri1 module_1,
    input uwire id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10,
    output uwire id_11,
    input wor id_12,
    output uwire id_13,
    inout wire id_14,
    output tri id_15,
    output wand id_16,
    input tri0 id_17,
    input tri0 id_18,
    output wor id_19,
    input tri id_20
);
  assign id_15 = 1'b0;
  module_0(
      id_20, id_10, id_6, id_14, id_4, id_6, id_14, id_9, id_20, id_9, id_5, id_5
  );
endmodule
