<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL')">CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod344.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/txt_buffer/txt_buffer_ram.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/txt_buffer/txt_buffer_ram.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1275"  onclick="showContent('inst_tag_1275')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.22</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1275_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1275_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1275_Toggle" > 96.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1275_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1270"  onclick="showContent('inst_tag_1270')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.32</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1270_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1270_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1270_Toggle" > 97.28</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1270_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1274"  onclick="showContent('inst_tag_1274')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.61</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1274_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1274_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1274_Toggle" > 98.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1274_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1269"  onclick="showContent('inst_tag_1269')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1269_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1269_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1269_Toggle" > 98.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1269_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1271"  onclick="showContent('inst_tag_1271')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1271_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1271_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1271_Toggle" > 98.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1271_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1272"  onclick="showContent('inst_tag_1272')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.76</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1272_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1272_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1272_Toggle" > 99.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1272_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1273"  onclick="showContent('inst_tag_1273')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.81</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1273_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1273_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1273_Toggle" > 99.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1273_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod344.html#inst_tag_1268"  onclick="showContent('inst_tag_1268')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1275'>
<hr>
<a name="inst_tag_1275"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1275" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.22</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1275_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1275_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1275_Toggle" > 96.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1275_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.24</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.39</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1259" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_199" id="tag_urg_inst_199">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1270'>
<hr>
<a name="inst_tag_1270"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1270" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.32</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1270_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1270_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1270_Toggle" > 97.28</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1270_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.81</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1254" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_194" id="tag_urg_inst_194">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1274'>
<hr>
<a name="inst_tag_1274"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1274" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.61</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1274_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1274_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1274_Toggle" > 98.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1274_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.90</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.81</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1258" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_198" id="tag_urg_inst_198">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1269'>
<hr>
<a name="inst_tag_1269"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1269" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1269_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1269_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1269_Toggle" > 98.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1269_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.36</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1253" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_193" id="tag_urg_inst_193">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1271'>
<hr>
<a name="inst_tag_1271"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1271" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1271_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1271_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1271_Toggle" > 98.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1271_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.39</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1255" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_195" id="tag_urg_inst_195">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1272'>
<hr>
<a name="inst_tag_1272"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1272" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.76</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1272_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1272_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1272_Toggle" > 99.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1272_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.94</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.81</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1256" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_196" id="tag_urg_inst_196">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1273'>
<hr>
<a name="inst_tag_1273"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1273" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.81</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1273_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1273_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod344.html#inst_tag_1273_Toggle" > 99.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1273_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.95</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.39</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1257" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_197" id="tag_urg_inst_197">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1268'>
<hr>
<a name="inst_tag_1268"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1268" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod344.html#inst_tag_1268_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.77</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_1252" >TXT_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_192" id="tag_urg_inst_192">TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod344.html" >CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod344.html" >CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>49</td><td>49</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>49</td><td>49</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod344.html" >CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">25</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">514</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">257</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">257</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">198</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">99</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">99</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod344.html" >CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1275'>
<a name="inst_tag_1275_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1275" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1275_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1275" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1275_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1275" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">498</td>
<td class="rt">96.89 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">252</td>
<td class="rt">98.05 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">246</td>
<td class="rt">95.72 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">182</td>
<td class="rt">91.92 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">94</td>
<td class="rt">94.95 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">88</td>
<td class="rt">88.89 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[19:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1275_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1275" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1270'>
<a name="inst_tag_1270_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1270" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1270_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1270" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1270_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1270" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">500</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">254</td>
<td class="rt">98.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">246</td>
<td class="rt">95.72 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">184</td>
<td class="rt">92.93 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">96</td>
<td class="rt">96.97 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">88</td>
<td class="rt">88.89 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1270_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1270" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1274'>
<a name="inst_tag_1274_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1274" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1274_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1274" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1274_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1274" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">506</td>
<td class="rt">98.44 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">253</td>
<td class="rt">98.44 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">253</td>
<td class="rt">98.44 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">190</td>
<td class="rt">95.96 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">95</td>
<td class="rt">95.96 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">95</td>
<td class="rt">95.96 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[17:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1274_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1274" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1269'>
<a name="inst_tag_1269_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1269" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1269_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1269" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1269_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1269" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">508</td>
<td class="rt">98.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">254</td>
<td class="rt">98.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">254</td>
<td class="rt">98.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">192</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">96</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">96</td>
<td class="rt">96.97 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[16:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1269_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1269" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1271'>
<a name="inst_tag_1271_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1271" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1271_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1271" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1271_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1271" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">508</td>
<td class="rt">98.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">254</td>
<td class="rt">98.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">254</td>
<td class="rt">98.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">192</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">96</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">96</td>
<td class="rt">96.97 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1271_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1271" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1272'>
<a name="inst_tag_1272_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1272" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1272_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1272" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1272_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1272" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">509</td>
<td class="rt">99.03 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">255</td>
<td class="rt">99.22 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">254</td>
<td class="rt">98.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">193</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">97</td>
<td class="rt">97.98 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">96</td>
<td class="rt">96.97 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1272_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1272" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1273'>
<a name="inst_tag_1273_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1273" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1273_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1273" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1273_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1273" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">510</td>
<td class="rt">99.22 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">255</td>
<td class="rt">99.22 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">255</td>
<td class="rt">99.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">194</td>
<td class="rt">97.98 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">97</td>
<td class="rt">97.98 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">97</td>
<td class="rt">97.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PARITY_WORD[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1273_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1273" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1268'>
<a name="inst_tag_1268_Line"></a>
<b>Line Coverage for Instance : <a href="mod344.html#inst_tag_1268" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>249</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                             begin
220        1/1                      if (res_n = '0') then
221        1/1                          parity_word &lt;= (others =&gt; '0');
222                                 elsif rising_edge(clk_sys) then
223        1/1                          if (txtb_port_a_write = '1') then
224        1/1                              parity_word(to_integer(unsigned(txtb_port_a_address))) &lt;= txtb_port_a_parity;
225                                     end if;
226                                 end if;
227                             end process;
228                     
229                             -------------------------------------------------------------------------------------------
230                             -- Parity decoding
231                             -------------------------------------------------------------------------------------------
232                             parity_calculator_read_inst : entity ctu_can_fd_rtl.parity_calculator
233                             generic map (
234                                 G_WIDTH         =&gt; 32,
235                                 G_PARITY_TYPE   =&gt; C_PARITY_TYPE
236                             )
237                             port map(
238                                 data_in         =&gt; txtb_port_b_data_out_i,
239                                 parity          =&gt; parity_read_real
240                             );
241                     
242                             -------------------------------------------------------------------------------------------
243                             -- Parity check
244                             --
245                             -- When reading from TXT Buffer RAM, read data are obtained one clock cycle later!
246                             -------------------------------------------------------------------------------------------
247                             parity_check_proc : process(clk_sys, res_n)
248                             begin
249        1/1                      if (res_n = '0') then
250        1/1                          parity_read_exp &lt;= '0';
251                                 elsif (rising_edge(clk_sys)) then
252        1/1                          parity_read_exp &lt;= parity_word(to_integer(unsigned(txtb_port_b_address)));
</pre>
<hr>
<a name="inst_tag_1268_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod344.html#inst_tag_1268" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION (PARITY_READ_REAL /= PARITY_READ_EXP)
            ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION ((MR_TST_CONTROL_TMAENA = '1') AND (MR_TST_DEST_TST_MTGT = STD_LOGIC_VECTOR(TO_UNSIGNED((G_ID + 2),4))))
                 --------------1--------------     ----------------------------------2---------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       278
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       282
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (TST_ENA = '0')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       295
 EXPRESSION (TST_ENA = '1')
            -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 0))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       310
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 1))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       312
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 2))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 3))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       316
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 4))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       318
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 5))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       320
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 6))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       322
 EXPRESSION ((TST_ENA = '0') AND (MR_TST_CONTROL_TWRSTB = '1') AND (G_ID = 7))
             -------1-------     --------------2--------------     -----3----
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_1268_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod344.html#inst_tag_1268" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">25</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">514</td>
<td class="rt">514</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">257</td>
<td class="rt">257</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">257</td>
<td class="rt">257</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">316</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">158</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">198</td>
<td class="rt">198</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">99</td>
<td class="rt">99</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">99</td>
<td class="rt">99</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_PARITY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PARITY_MISMATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TXTB_PORT_A_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_WRITE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_ADDRESS_I[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TST_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_WORD[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_REAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PARITY_READ_EXP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1268_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod344.html#inst_tag_1268" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
221                        parity_word <= (others => '0');
           <font color = "green">                ==></font>
222                    elsif rising_edge(clk_sys) then
                          <font color = "green">-2-</font>  
223                        if (txtb_port_a_write = '1') then
                           <font color = "green">-3-</font>  
224                            parity_word(to_integer(unsigned(txtb_port_a_address))) <= txtb_port_a_parity;
           <font color = "green">                    ==></font>
225                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
226                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
250                        parity_read_exp <= '0';
           <font color = "green">                ==></font>
251                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
252                        parity_read_exp <= parity_word(to_integer(unsigned(txtb_port_b_address)));
           <font color = "green">                ==></font>
253                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256                parity_mismatch <= '1' when (parity_read_real /= parity_read_exp)
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
272            tst_ena <= '1' when (mr_tst_control_tmaena = '1') and
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            txtb_port_a_address_i <= txtb_port_a_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            txtb_port_a_write_i <= txtb_port_a_write when (tst_ena = '0')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            txtb_port_a_data_i <= txtb_port_a_data_in when (tst_ena = '0')
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            txtb_port_b_address_i <= txtb_port_b_address when (tst_ena = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
295            mr_tst_rdata_tst_rdata <= txtb_port_b_data_out_i when (tst_ena = '1')
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1268">
    <li>
      <a href="#inst_tag_1268_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1268_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1268_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1268_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1269">
    <li>
      <a href="#inst_tag_1269_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1269_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1269_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1269_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1270">
    <li>
      <a href="#inst_tag_1270_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1270_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1270_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1270_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1271">
    <li>
      <a href="#inst_tag_1271_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1271_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1271_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1271_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1272">
    <li>
      <a href="#inst_tag_1272_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1272_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1272_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1272_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1273">
    <li>
      <a href="#inst_tag_1273_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1273_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1273_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1273_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1274">
    <li>
      <a href="#inst_tag_1274_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1274_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1274_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1274_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1275">
    <li>
      <a href="#inst_tag_1275_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1275_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1275_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1275_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.TXT_BUFFER_RAM RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
