
*** Running vivado
    with args -log mux_2bit_4to1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux_2bit_4to1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mux_2bit_4to1.tcl -notrace
Command: synth_design -top mux_2bit_4to1 -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_2bit_4to1' [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/sources_1/new/mux_2bit_4to1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'mux_2bit_4to1' (1#1) [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/sources_1/new/mux_2bit_4to1.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.211 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1004.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/constrs_1/new/nexys-a7-50t.xdc]
WARNING: [Vivado 12-584] No ports matched 'sel_i[14]'. [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/constrs_1/new/nexys-a7-50t.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/constrs_1/new/nexys-a7-50t.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel_i[15]'. [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/constrs_1/new/nexys-a7-50t.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/constrs_1/new/nexys-a7-50t.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Bohuslavsotola/Digital-electronics-1/Labs/03-vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mux_2bit_4to1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mux_2bit_4to1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1004.211 ; gain = 0.000
