INFO-FLOW: Workspace /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Thu Oct 30 20:57:06 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.12 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.54 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.82 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_op fmul -impl maxdsp 
INFO: [HLS 200-1510] Running: config_op fmul -impl maxdsp 
INFO: [HLS 200-1445] Configure operator 'fmul' with implementation style 'maxdsp'.
Execute     config_op fadd -impl fulldsp 
INFO: [HLS 200-1510] Running: config_op fadd -impl fulldsp 
INFO: [HLS 200-1445] Configure operator 'fadd' with implementation style 'fulldsp'.
Execute     config_op fsub -impl fulldsp 
INFO: [HLS 200-1510] Running: config_op fsub -impl fulldsp 
INFO: [HLS 200-1445] Configure operator 'fsub' with implementation style 'fulldsp'.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 10.88 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 22.47 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.07 seconds. CPU system time: 1.39 seconds. Elapsed time: 22.47 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.227 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.44 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 4.78 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.05 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.64 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 11.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 10.56 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.4 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.98 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.91 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.79 seconds. CPU system time: 3.24 seconds. Elapsed time: 43.18 seconds; current allocated memory: 761.875 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 4.45 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.46 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.75 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.75 sec.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.33 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.34 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.41 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.41 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 13.21 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_sige(unsigned short const*, unsigned short*, int, float)' (activation_accelerator.cpp:110:41)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax3(unsigned short const*, unsigned short*, int)' (activation_accelerator.cpp:514:24)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax3(unsigned short const*, unsigned short*, int)' (activation_accelerator.cpp:536:25)
INFO: [HLS 214-131] Inlining function 'float_safe_softmax3(unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:699:13)
INFO: [HLS 214-131] Inlining function 'float_layer_norm3(unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:703:13)
INFO: [HLS 214-131] Inlining function 'float_rms_norm3(unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:707:13)
INFO: [HLS 214-131] Inlining function 'float_Multiply2(unsigned short const*, unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:711:13)
INFO: [HLS 214-131] Inlining function 'float_add2(unsigned short const*, unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:715:13)
INFO: [HLS 214-291] Loop 'sum_inner_square' is marked as complete unroll implied by the pipeline pragma (./bf16_accl.h:332:9)
INFO: [HLS 214-186] Unrolling loop 'softmax_final_inner' (activation_accelerator.cpp:526:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner_softmax' (activation_accelerator.cpp:508:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_softmax' (activation_accelerator.cpp:496:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'lane_reduce' (activation_accelerator.cpp:481:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'init_lane_max_softmax' (activation_accelerator.cpp:469:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner_layer_norm3' (activation_accelerator.cpp:325:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'std_blocks_layer_norm3' (activation_accelerator.cpp:311:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'mean_blocks2_layer_norm3' (activation_accelerator.cpp:303:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'mean_inner_layer_norm3' (activation_accelerator.cpp:294:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_layernorm' (activation_accelerator.cpp:280:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner_rms_norm3' (activation_accelerator.cpp:246:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'init_y_sum_and_rms_sq' (activation_accelerator.cpp:225:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'multiply_inner' (activation_accelerator.cpp:616:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'add_inner' (activation_accelerator.cpp:419:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:636:0)
INFO: [HLS 214-186] Unrolling loop 'sum_square2' (./bf16_accl.h:341:5) in function 'square' completely with a factor of 64 (./bf16_accl.h:324:0)
INFO: [HLS 214-186] Unrolling loop 'sum_inner_square' (./bf16_accl.h:332:9) in function 'square' completely with a factor of 64 (./bf16_accl.h:324:0)
INFO: [HLS 214-186] Unrolling loop 'sige_inner' (activation_accelerator.cpp:101:9) in function 'float_sige' completely with a factor of 32 (activation_accelerator.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:646:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf1': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:645:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf0': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:644:0)
INFO: [HLS 214-248] Applying array_partition to 'y_sum_sq.i17': Complete partitioning on dimension 1. (activation_accelerator.cpp:215:11)
INFO: [HLS 214-248] Applying array_partition to 'rms_sq.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:216:11)
INFO: [HLS 214-248] Applying array_partition to 'partial_mean.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:268:11)
INFO: [HLS 214-248] Applying array_partition to 'y_sum_sq.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:269:11)
INFO: [HLS 214-248] Applying array_partition to 'sum_row.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:449:7)
INFO: [HLS 214-248] Applying array_partition to 'max_row.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:450:7)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store'(activation_accelerator.cpp:725:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:725:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 19.22 seconds. CPU system time: 1.55 seconds. Elapsed time: 20.89 seconds; current allocated memory: 762.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.164 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.47 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 814.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'activation_accelerator' (activation_accelerator.cpp:316) automatically.
Command           transform done; 1.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.95 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.04 seconds; current allocated memory: 885.492 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'sige_blocks' (activation_accelerator.cpp:98) in function 'float_sige' automatically.
INFO: [XFORM 203-510] Pipelining loop 'max_step_loop_softmax' (activation_accelerator.cpp:450) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'exp_and_bucket_softmax' (activation_accelerator.cpp:449) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'softmax_final' (activation_accelerator.cpp:520) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mean_blocks_layer_norm3' (activation_accelerator.cpp:291) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'normalize_blocks_layer_norm3' (activation_accelerator.cpp:321) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'normalize_blocks_rms_norm3' (activation_accelerator.cpp:242) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'multiply_blocks_Multiply' (activation_accelerator.cpp:611) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_blocks' (activation_accelerator.cpp:415) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_2_store' (activation_accelerator.cpp:725) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'activation_accelerator' (activation_accelerator.cpp:316) automatically.
Command           transform done; 3.39 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:18:9) to (activation_accelerator.cpp:69:1) in function 'round_float32_to_bf16_ieee'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 4 basic blocks.
Command           transform done; 1.75 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.93 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.16 seconds; current allocated memory: 970.777 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:111:20)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:537:22)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:331:25)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:252:25)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:630:22)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:429:22)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.127' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.126' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.125' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.124' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.123' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.122' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.121' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.120' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.119' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.118' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.117' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.116' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.115' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.114' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.113' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.112' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.111' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.110' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.109' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.108' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.107' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.106' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.105' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.104' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.103' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.102' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.101' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.100' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.99' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.98' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.97' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.96' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.95' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.94' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.93' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.92' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.91' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.90' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.89' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.88' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.87' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.86' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.85' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.84' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.83' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.82' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.81' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.80' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.79' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.78' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.77' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.76' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.75' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.74' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.73' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.72' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.71' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.70' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.69' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.68' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.67' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.66' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.65' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.64' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.63' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.62' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.61' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.60' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.59' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.58' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.57' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.56' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.55' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.54' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.53' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.52' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.51' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.50' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.49' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.48' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.47' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.46' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.45' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.44' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.43' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.42' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.41' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.40' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.39' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.38' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.37' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.36' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.35' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.34' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.33' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.32' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.31' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.30' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.29' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.28' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.27' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.26' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.25' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.24' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.23' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.22' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.21' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.20' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.19' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.18' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.17' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.16' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.15' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.14' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.13' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.12' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.11' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.10' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.9' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.8' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.7' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.6' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.5' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.4' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.3' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.2' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.1' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.127' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.126' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.125' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.124' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.123' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.122' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.121' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.120' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.119' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.118' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.117' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.116' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.115' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.114' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.113' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.112' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.111' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.110' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.109' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.108' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.107' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.106' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.105' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.104' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.103' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.102' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.101' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.100' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.99' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.98' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.97' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.96' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.95' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.94' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.93' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.92' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.91' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.90' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.89' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.88' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.87' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.86' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.85' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.84' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.83' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.82' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.81' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.80' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.79' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.78' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.77' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.76' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.75' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.74' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.73' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.72' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.71' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.70' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.69' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.68' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.67' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.66' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.65' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.64' (activation_accelerator.cpp:269).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.63' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.62' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.61' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.60' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.59' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.58' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.57' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.56' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.55' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.54' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.53' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.52' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.51' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.50' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.49' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.48' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.47' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.46' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.45' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.44' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.43' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.42' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.41' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.40' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.39' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.38' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.37' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.36' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.35' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.34' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.33' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.32' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.31' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.30' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.29' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.28' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.27' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.26' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.25' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.24' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.23' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.22' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.21' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.20' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.19' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.18' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.17' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.16' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.15' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.14' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.13' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.12' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.11' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.10' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.9' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.8' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.7' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.6' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.5' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.4' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.3' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.2' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.1' (activation_accelerator.cpp:215).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:215).
Command           transform done; 7.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.83 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.85 seconds; current allocated memory: 1.141 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 16.56 sec.
Command       elaborate done; 80.64 sec.
Execute       ap_eval exec zip -j /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.23 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_softmax_final 
Execute         preproc_iomode -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         preproc_iomode -model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         preproc_iomode -model fmaxf 
Execute         preproc_iomode -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         preproc_iomode -model square 
Execute         preproc_iomode -model square_Pipeline_sum_square 
Execute         preproc_iomode -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         preproc_iomode -model activation_accelerator_Pipeline_add_blocks 
Execute         preproc_iomode -model float_sige 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_2_store 
Execute         preproc_iomode -model round_float32_to_bf16_ieee 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: round_float32_to_bf16_ieee activation_accelerator_Pipeline_stage_2_store float_sige activation_accelerator_Pipeline_add_blocks activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator
INFO-FLOW: Configuring Module : round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         apply_spec_resource_limit round_float32_to_bf16_ieee 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Configuring Module : float_sige ...
Execute         set_default_model float_sige 
Execute         apply_spec_resource_limit float_sige 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_add_blocks ...
Execute         set_default_model activation_accelerator_Pipeline_add_blocks 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_add_blocks 
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator_Pipeline_add_blocks': cannot find any callsite of 'round_float32_to_bf16_ieee'.
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator_Pipeline_add_blocks': cannot find any operation of 'fadd'.
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_multiply_blocks_Multiply ...
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_multiply_blocks_Multiply 
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator_Pipeline_multiply_blocks_Multiply': cannot find any callsite of 'round_float32_to_bf16_ieee'.
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator_Pipeline_multiply_blocks_Multiply': cannot find any operation of 'fmul'.
INFO-FLOW: Configuring Module : square_Pipeline_sum_square ...
Execute         set_default_model square_Pipeline_sum_square 
Execute         apply_spec_resource_limit square_Pipeline_sum_square 
INFO-FLOW: Configuring Module : square ...
Execute         set_default_model square 
Execute         apply_spec_resource_limit square 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_normalize_blocks_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_mean_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_normalize_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3': cannot find any operation of 'fsub'.
INFO-FLOW: Configuring Module : fmaxf ...
Execute         set_default_model fmaxf 
Execute         apply_spec_resource_limit fmaxf 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_max_step_loop_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_max_step_loop_softmax 
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator_Pipeline_max_step_loop_softmax': cannot find any operation of 'fmaxf'.
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_exp_and_bucket_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_softmax_final ...
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_softmax_final 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator': cannot find any operation of 'fexp'.
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator': cannot find any operation of 'fmax'.
INFO-FLOW: Model list for preprocess: round_float32_to_bf16_ieee activation_accelerator_Pipeline_stage_2_store float_sige activation_accelerator_Pipeline_add_blocks activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator
INFO-FLOW: Preprocessing Module: round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         cdfg_preprocess -model round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Preprocessing Module: float_sige ...
Execute         set_default_model float_sige 
Execute         cdfg_preprocess -model float_sige 
Execute         rtl_gen_preprocess float_sige 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_add_blocks ...
Execute         set_default_model activation_accelerator_Pipeline_add_blocks 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_add_blocks 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_add_blocks 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_multiply_blocks_Multiply ...
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO-FLOW: Preprocessing Module: square_Pipeline_sum_square ...
Execute         set_default_model square_Pipeline_sum_square 
Execute         cdfg_preprocess -model square_Pipeline_sum_square 
Execute         rtl_gen_preprocess square_Pipeline_sum_square 
INFO-FLOW: Preprocessing Module: square ...
Execute         set_default_model square 
Execute         cdfg_preprocess -model square 
Execute         rtl_gen_preprocess square 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_normalize_blocks_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_mean_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_normalize_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO-FLOW: Preprocessing Module: fmaxf ...
Execute         set_default_model fmaxf 
Execute         cdfg_preprocess -model fmaxf 
Execute         rtl_gen_preprocess fmaxf 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_max_step_loop_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_max_step_loop_softmax 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_exp_and_bucket_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_softmax_final ...
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_softmax_final 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_softmax_final 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: round_float32_to_bf16_ieee activation_accelerator_Pipeline_stage_2_store float_sige activation_accelerator_Pipeline_add_blocks activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         schedule -model round_float32_to_bf16_ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'round_float32_to_bf16_ieee'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.145 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.sched.adb -f 
INFO-FLOW: Finish scheduling round_float32_to_bf16_ieee.
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         bind -model round_float32_to_bf16_ieee 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.145 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.bind.adb -f 
INFO-FLOW: Finish binding round_float32_to_bf16_ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         schedule -model activation_accelerator_Pipeline_stage_2_store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_2_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_2_store'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.148 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_2_store.
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         bind -model activation_accelerator_Pipeline_stage_2_store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.149 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_2_store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_sige' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_sige 
Execute         schedule -model float_sige 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sige_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'sige_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.153 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.25 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.sched.adb -f 
INFO-FLOW: Finish scheduling float_sige.
Execute         set_default_model float_sige 
Execute         bind -model float_sige 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.03 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 1.153 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.42 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.bind.adb -f 
INFO-FLOW: Finish binding float_sige.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_add_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_add_blocks 
Execute         schedule -model activation_accelerator_Pipeline_add_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'add_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.8 seconds; current allocated memory: 1.154 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_add_blocks.
Execute         set_default_model activation_accelerator_Pipeline_add_blocks 
Execute         bind -model activation_accelerator_Pipeline_add_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.155 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_add_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_multiply_blocks_Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         schedule -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'multiply_blocks_Multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'multiply_blocks_Multiply'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.156 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_multiply_blocks_Multiply.
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         bind -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.156 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_multiply_blocks_Multiply.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'square_Pipeline_sum_square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model square_Pipeline_sum_square 
Execute         schedule -model square_Pipeline_sum_square 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_square'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 10, loop 'sum_square'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.46 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.sched.adb -f 
INFO-FLOW: Finish scheduling square_Pipeline_sum_square.
Execute         set_default_model square_Pipeline_sum_square 
Execute         bind -model square_Pipeline_sum_square 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.159 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.54 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.bind.adb -f 
INFO-FLOW: Finish binding square_Pipeline_sum_square.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model square 
Execute         schedule -model square 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.161 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.92 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.sched.adb -f 
INFO-FLOW: Finish scheduling square.
Execute         set_default_model square 
Execute         bind -model square 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.93 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.bind.adb -f 
INFO-FLOW: Finish binding square.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         schedule -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_calculate_loop_rms_norm3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'rms_calculate_loop_rms_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.165 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         bind -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.165 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_normalize_blocks_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         schedule -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks_rms_norm3'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored function 'round_float32_to_bf16_ieee' (II = 1)..
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'normalize_blocks_rms_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_normalize_blocks_rms_norm3.
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         bind -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.76 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_normalize_blocks_rms_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         schedule -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mean_blocks_layer_norm3'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' (loop 'mean_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln291', activation_accelerator.cpp:291) of variable 'add15_i', activation_accelerator.cpp:299 on local variable 'empty' and 'load' operation ('p_load189', activation_accelerator.cpp:299) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' (loop 'mean_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln291', activation_accelerator.cpp:291) of variable 'add15_i', activation_accelerator.cpp:299 on local variable 'empty' and 'load' operation ('p_load189', activation_accelerator.cpp:299) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'mean_blocks_layer_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.32 seconds; current allocated memory: 1.170 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.39 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_mean_blocks_layer_norm3.
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         bind -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.79 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_mean_blocks_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         schedule -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks_layer_norm3'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored function 'round_float32_to_bf16_ieee' (II = 1)..
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'normalize_blocks_layer_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_normalize_blocks_layer_norm3.
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         bind -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.82 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_normalize_blocks_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fmaxf 
Execute         schedule -model fmaxf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.sched.adb -f 
INFO-FLOW: Finish scheduling fmaxf.
Execute         set_default_model fmaxf 
Execute         bind -model fmaxf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.bind.adb -f 
INFO-FLOW: Finish binding fmaxf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_max_step_loop_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         schedule -model activation_accelerator_Pipeline_max_step_loop_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'max_step_loop_softmax'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'max_step_loop_softmax'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_max_step_loop_softmax.
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         bind -model activation_accelerator_Pipeline_max_step_loop_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.52 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_max_step_loop_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         schedule -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket_softmax'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' (loop 'exp_and_bucket_softmax'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_row_write_ln502', activation_accelerator.cpp:502) of variable 'sum_row', activation_accelerator.cpp:515 on local variable 'sum_row' and 'load' operation ('sum_row_load', activation_accelerator.cpp:515) on local variable 'sum_row'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' (loop 'exp_and_bucket_softmax'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_row_write_ln502', activation_accelerator.cpp:502) of variable 'sum_row', activation_accelerator.cpp:515 on local variable 'sum_row' and 'load' operation ('sum_row_load', activation_accelerator.cpp:515) on local variable 'sum_row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'exp_and_bucket_softmax'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.180 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.28 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_exp_and_bucket_softmax.
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         bind -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.74 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.182 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.67 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_exp_and_bucket_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_softmax_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         schedule -model activation_accelerator_Pipeline_softmax_final 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_final'.
WARNING: [HLS 200-882] User specified resource constraint cannot be honored operation type fexp(II = 1)..
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'softmax_final'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 1.186 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.12 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_softmax_final.
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         bind -model activation_accelerator_Pipeline_softmax_final 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.49 seconds; current allocated memory: 1.188 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.82 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_softmax_final.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.97 seconds; current allocated memory: 1.206 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 6.03 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 13.34 seconds; current allocated memory: 1.213 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 19.28 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess float_sige 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_add_blocks 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         rtl_gen_preprocess square_Pipeline_sum_square 
Execute         rtl_gen_preprocess square 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         rtl_gen_preprocess fmaxf 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_softmax_final 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: round_float32_to_bf16_ieee activation_accelerator_Pipeline_stage_2_store float_sige activation_accelerator_Pipeline_add_blocks activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model round_float32_to_bf16_ieee -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.35 seconds. CPU system time: 0.21 seconds. Elapsed time: 19.58 seconds; current allocated memory: 1.214 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_round_float32_to_bf16_ieee 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_round_float32_to_bf16_ieee 
Execute         syn_report -csynth -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.xml 
Execute         syn_report -verbosereport -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model round_float32_to_bf16_ieee -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.adb 
Execute         db_write -model round_float32_to_bf16_ieee -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info round_float32_to_bf16_ieee -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_2_store -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_2_store' pipeline 'stage_2_store' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_2_store'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.216 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_2_store -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_sige' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_sige -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_sige' pipeline 'sige_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_sige'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.224 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_sige -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_sige 
Execute         gen_rtl float_sige -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_sige 
Execute         syn_report -csynth -model float_sige -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_sige_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.44 sec.
Execute         syn_report -rtlxml -model float_sige -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_sige_csynth.xml 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model float_sige -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.3 sec.
Execute         db_write -model float_sige -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model float_sige -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info float_sige -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_add_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_add_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_add_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.59 seconds; current allocated memory: 1.232 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_add_blocks -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_add_blocks 
Execute         gen_rtl activation_accelerator_Pipeline_add_blocks -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_add_blocks 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_add_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_add_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_add_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_add_blocks_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_add_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_add_blocks -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.adb 
Execute         db_write -model activation_accelerator_Pipeline_add_blocks -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_add_blocks -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_multiply_blocks_Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_multiply_blocks_Multiply -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_multiply_blocks_Multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.236 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_multiply_blocks_Multiply -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         gen_rtl activation_accelerator_Pipeline_multiply_blocks_Multiply -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_multiply_blocks_Multiply -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_multiply_blocks_Multiply_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_multiply_blocks_Multiply -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_multiply_blocks_Multiply_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_multiply_blocks_Multiply -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_multiply_blocks_Multiply -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.adb 
Execute         db_write -model activation_accelerator_Pipeline_multiply_blocks_Multiply -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_multiply_blocks_Multiply -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'square_Pipeline_sum_square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model square_Pipeline_sum_square -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'square_Pipeline_sum_square' pipeline 'sum_square' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'square_Pipeline_sum_square'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.240 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl square_Pipeline_sum_square -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_square_Pipeline_sum_square 
Execute         gen_rtl square_Pipeline_sum_square -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_square_Pipeline_sum_square 
Execute         syn_report -csynth -model square_Pipeline_sum_square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_Pipeline_sum_square_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model square_Pipeline_sum_square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_Pipeline_sum_square_csynth.xml 
Execute         syn_report -verbosereport -model square_Pipeline_sum_square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.51 sec.
Execute         db_write -model square_Pipeline_sum_square -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.adb 
Execute         db_write -model square_Pipeline_sum_square -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info square_Pipeline_sum_square -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model square -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'square'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.260 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl square -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_square 
Execute         gen_rtl square -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_square 
Execute         syn_report -csynth -model square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_csynth.xml 
Execute         syn_report -verbosereport -model square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.75 sec.
Execute         db_write -model square -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.adb 
Execute         db_write -model square -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info square -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3' pipeline 'rms_calculate_loop_rms_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.267 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_normalize_blocks_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_normalize_blocks_rms_norm3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.275 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_rms_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_rms_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.36 sec.
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' pipeline 'mean_blocks_layer_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_mean_blocks_layer_norm3'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.282 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_mean_blocks_layer_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_mean_blocks_layer_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_mean_blocks_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_mean_blocks_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.66 sec.
Execute         db_write -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_mean_blocks_layer_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.291 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.68 sec.
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fmaxf -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.296 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl fmaxf -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_fmaxf 
Execute         gen_rtl fmaxf -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_fmaxf 
Execute         syn_report -csynth -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.xml 
Execute         syn_report -verbosereport -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model fmaxf -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.adb 
Execute         db_write -model fmaxf -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fmaxf -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_max_step_loop_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_max_step_loop_softmax -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_max_step_loop_softmax' pipeline 'max_step_loop_softmax' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_max_step_loop_softmax'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.298 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_max_step_loop_softmax -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         gen_rtl activation_accelerator_Pipeline_max_step_loop_softmax -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_max_step_loop_softmax -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_max_step_loop_softmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_max_step_loop_softmax -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_max_step_loop_softmax_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_max_step_loop_softmax -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.12 sec.
Execute         db_write -model activation_accelerator_Pipeline_max_step_loop_softmax -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.adb 
Execute         db_write -model activation_accelerator_Pipeline_max_step_loop_softmax -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_max_step_loop_softmax -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_exp_and_bucket_softmax -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' pipeline 'exp_and_bucket_softmax' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_exp_and_bucket_softmax'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.64 seconds; current allocated memory: 1.309 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_exp_and_bucket_softmax -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         gen_rtl activation_accelerator_Pipeline_exp_and_bucket_softmax -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_exp_and_bucket_softmax -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_exp_and_bucket_softmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_exp_and_bucket_softmax -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_exp_and_bucket_softmax_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_exp_and_bucket_softmax -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.42 sec.
Execute         db_write -model activation_accelerator_Pipeline_exp_and_bucket_softmax -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.adb 
Execute         db_write -model activation_accelerator_Pipeline_exp_and_bucket_softmax -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_exp_and_bucket_softmax -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_softmax_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_softmax_final -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_softmax_final' pipeline 'softmax_final' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_softmax_final'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.324 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_softmax_final -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_softmax_final 
Execute         gen_rtl activation_accelerator_Pipeline_softmax_final -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_softmax_final 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_softmax_final -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_softmax_final_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_softmax_final -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_softmax_final_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_softmax_final -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.64 sec.
Execute         db_write -model activation_accelerator_Pipeline_softmax_final -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.adb 
Execute         db_write -model activation_accelerator_Pipeline_softmax_final -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_softmax_final -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_Rcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ReOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_Rg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_Ribs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMkbM' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'activation_accelerator' is 6976 from HDL expression: (1'b1 == ap_CS_fsm_state83)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' using auto RAMs.
Command         create_rtl_model done; 4.74 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.55 seconds. CPU system time: 0.17 seconds. Elapsed time: 7.74 seconds; current allocated memory: 1.375 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Command         gen_rtl done; 1.76 sec.
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Command         gen_rtl done; 1.03 sec.
Execute         syn_report -csynth -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.96 sec.
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Command         syn_report done; 0.89 sec.
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 22.93 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Command         db_write done; 1.28 sec.
Execute         db_write -model activation_accelerator -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.51 sec.
Execute         gen_tb_info activation_accelerator -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 2.85 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: round_float32_to_bf16_ieee activation_accelerator_Pipeline_stage_2_store float_sige activation_accelerator_Pipeline_add_blocks activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator
INFO-FLOW: Handling components in module [round_float32_to_bf16_ieee] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_2_store] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_646_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_646_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_sige] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_mux_21_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_21_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_add_blocks] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_multiply_blocks_Multiply] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [square_Pipeline_sum_square] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [square] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_646_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_646_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_normalize_blocks_rms_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_mean_blocks_layer_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_normalize_blocks_layer_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fmaxf] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_max_step_loop_softmax] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_exp_and_bucket_softmax] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_softmax_final] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb.
INFO-FLOW: Append model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model round_float32_to_bf16_ieee
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: Append model float_sige
INFO-FLOW: Append model activation_accelerator_Pipeline_add_blocks
INFO-FLOW: Append model activation_accelerator_Pipeline_multiply_blocks_Multiply
INFO-FLOW: Append model square_Pipeline_sum_square
INFO-FLOW: Append model square
INFO-FLOW: Append model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_normalize_blocks_rms_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_mean_blocks_layer_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_normalize_blocks_layer_norm3
INFO-FLOW: Append model fmaxf
INFO-FLOW: Append model activation_accelerator_Pipeline_max_step_loop_softmax
INFO-FLOW: Append model activation_accelerator_Pipeline_exp_and_bucket_softmax
INFO-FLOW: Append model activation_accelerator_Pipeline_softmax_final
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_mux_646_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_mux_21_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_646_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi round_float32_to_bf16_ieee activation_accelerator_Pipeline_stage_2_store float_sige activation_accelerator_Pipeline_add_blocks activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_mux_646_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_mux_21_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_646_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model round_float32_to_bf16_ieee
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: To file: write model float_sige
INFO-FLOW: To file: write model activation_accelerator_Pipeline_add_blocks
INFO-FLOW: To file: write model activation_accelerator_Pipeline_multiply_blocks_Multiply
INFO-FLOW: To file: write model square_Pipeline_sum_square
INFO-FLOW: To file: write model square
INFO-FLOW: To file: write model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_normalize_blocks_rms_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_mean_blocks_layer_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_normalize_blocks_layer_norm3
INFO-FLOW: To file: write model fmaxf
INFO-FLOW: To file: write model activation_accelerator_Pipeline_max_step_loop_softmax
INFO-FLOW: To file: write model activation_accelerator_Pipeline_exp_and_bucket_softmax
INFO-FLOW: To file: write model activation_accelerator_Pipeline_softmax_final
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_mux_646_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_mux_21_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_646_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
round_float32_to_bf16_ieee
activation_accelerator_Pipeline_stage_2_store
float_sige
activation_accelerator_Pipeline_add_blocks
activation_accelerator_Pipeline_multiply_blocks_Multiply
square_Pipeline_sum_square
square
activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
activation_accelerator_Pipeline_normalize_blocks_rms_norm3
activation_accelerator_Pipeline_mean_blocks_layer_norm3
activation_accelerator_Pipeline_normalize_blocks_layer_norm3
fmaxf
activation_accelerator_Pipeline_max_step_loop_softmax
activation_accelerator_Pipeline_exp_and_bucket_softmax
activation_accelerator_Pipeline_softmax_final
activation_accelerator
' expOnly='0'
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 34.13 seconds. CPU system time: 0.36 seconds. Elapsed time: 34.65 seconds; current allocated memory: 1.425 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fmaxf
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_mux_646_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_mux_21_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_646_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
round_float32_to_bf16_ieee
activation_accelerator_Pipeline_stage_2_store
float_sige
activation_accelerator_Pipeline_add_blocks
activation_accelerator_Pipeline_multiply_blocks_Multiply
square_Pipeline_sum_square
square
activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
activation_accelerator_Pipeline_normalize_blocks_rms_norm3
activation_accelerator_Pipeline_mean_blocks_layer_norm3
activation_accelerator_Pipeline_normalize_blocks_layer_norm3
fmaxf
activation_accelerator_Pipeline_max_step_loop_softmax
activation_accelerator_Pipeline_exp_and_bucket_softmax
activation_accelerator_Pipeline_softmax_final
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator round_float32_to_bf16_ieee {tmp_quant_round_float32_to_bf16_ieee_fu_13726 tmp_2_round_float32_to_bf16_ieee_fu_1030 tmp_4_round_float32_to_bf16_ieee_fu_1037 tmp_6_round_float32_to_bf16_ieee_fu_1044 tmp_8_round_float32_to_bf16_ieee_fu_1051 tmp_s_round_float32_to_bf16_ieee_fu_1058 tmp_11_round_float32_to_bf16_ieee_fu_1065 tmp_13_round_float32_to_bf16_ieee_fu_1072 tmp_15_round_float32_to_bf16_ieee_fu_1079 tmp_17_round_float32_to_bf16_ieee_fu_1086 tmp_19_round_float32_to_bf16_ieee_fu_1093 tmp_21_round_float32_to_bf16_ieee_fu_1100 tmp_23_round_float32_to_bf16_ieee_fu_1107 tmp_25_round_float32_to_bf16_ieee_fu_1114 tmp_27_round_float32_to_bf16_ieee_fu_1121 tmp_29_round_float32_to_bf16_ieee_fu_1128 tmp_31_round_float32_to_bf16_ieee_fu_1135 tmp_33_round_float32_to_bf16_ieee_fu_1142 tmp_35_round_float32_to_bf16_ieee_fu_1149 tmp_37_round_float32_to_bf16_ieee_fu_1156 tmp_39_round_float32_to_bf16_ieee_fu_1163 tmp_41_round_float32_to_bf16_ieee_fu_1170 tmp_43_round_float32_to_bf16_ieee_fu_1177 tmp_45_round_float32_to_bf16_ieee_fu_1184 tmp_47_round_float32_to_bf16_ieee_fu_1191 tmp_49_round_float32_to_bf16_ieee_fu_1198 tmp_51_round_float32_to_bf16_ieee_fu_1205 tmp_53_round_float32_to_bf16_ieee_fu_1212 tmp_55_round_float32_to_bf16_ieee_fu_1219 tmp_57_round_float32_to_bf16_ieee_fu_1226 tmp_59_round_float32_to_bf16_ieee_fu_1233 tmp_61_round_float32_to_bf16_ieee_fu_1240 tmp_63_round_float32_to_bf16_ieee_fu_1247 grp_round_float32_to_bf16_ieee_fu_1529 grp_round_float32_to_bf16_ieee_fu_1535 grp_round_float32_to_bf16_ieee_fu_1527 grp_round_float32_to_bf16_ieee_fu_1533 grp_round_float32_to_bf16_ieee_fu_1520 grp_round_float32_to_bf16_ieee_fu_1540 grp_round_float32_to_bf16_ieee_fu_1537 grp_round_float32_to_bf16_ieee_fu_1538 grp_round_float32_to_bf16_ieee_fu_1544 grp_round_float32_to_bf16_ieee_fu_1517 grp_round_float32_to_bf16_ieee_fu_1523 grp_round_float32_to_bf16_ieee_fu_1543 grp_round_float32_to_bf16_ieee_fu_1521 grp_round_float32_to_bf16_ieee_fu_1536 grp_round_float32_to_bf16_ieee_fu_1514 grp_round_float32_to_bf16_ieee_fu_1534 grp_round_float32_to_bf16_ieee_fu_1516 grp_round_float32_to_bf16_ieee_fu_1522 grp_round_float32_to_bf16_ieee_fu_1531 grp_round_float32_to_bf16_ieee_fu_1539 grp_round_float32_to_bf16_ieee_fu_1525 grp_round_float32_to_bf16_ieee_fu_1518 grp_round_float32_to_bf16_ieee_fu_1515 grp_round_float32_to_bf16_ieee_fu_1545 grp_round_float32_to_bf16_ieee_fu_1542 grp_round_float32_to_bf16_ieee_fu_1532 grp_round_float32_to_bf16_ieee_fu_1524 grp_round_float32_to_bf16_ieee_fu_1541 grp_round_float32_to_bf16_ieee_fu_1526 grp_round_float32_to_bf16_ieee_fu_1528 grp_round_float32_to_bf16_ieee_fu_1519 grp_round_float32_to_bf16_ieee_fu_1530 grp_round_float32_to_bf16_ieee_fu_1537 grp_round_float32_to_bf16_ieee_fu_1543 grp_round_float32_to_bf16_ieee_fu_1535 grp_round_float32_to_bf16_ieee_fu_1541 grp_round_float32_to_bf16_ieee_fu_1528 grp_round_float32_to_bf16_ieee_fu_1548 grp_round_float32_to_bf16_ieee_fu_1545 grp_round_float32_to_bf16_ieee_fu_1546 grp_round_float32_to_bf16_ieee_fu_1552 grp_round_float32_to_bf16_ieee_fu_1525 grp_round_float32_to_bf16_ieee_fu_1531 grp_round_float32_to_bf16_ieee_fu_1551 grp_round_float32_to_bf16_ieee_fu_1529 grp_round_float32_to_bf16_ieee_fu_1544 grp_round_float32_to_bf16_ieee_fu_1522 grp_round_float32_to_bf16_ieee_fu_1542 grp_round_float32_to_bf16_ieee_fu_1524 grp_round_float32_to_bf16_ieee_fu_1530 grp_round_float32_to_bf16_ieee_fu_1539 grp_round_float32_to_bf16_ieee_fu_1547 grp_round_float32_to_bf16_ieee_fu_1533 grp_round_float32_to_bf16_ieee_fu_1526 grp_round_float32_to_bf16_ieee_fu_1523 grp_round_float32_to_bf16_ieee_fu_1553 grp_round_float32_to_bf16_ieee_fu_1550 grp_round_float32_to_bf16_ieee_fu_1540 grp_round_float32_to_bf16_ieee_fu_1532 grp_round_float32_to_bf16_ieee_fu_1549 grp_round_float32_to_bf16_ieee_fu_1534 grp_round_float32_to_bf16_ieee_fu_1536 grp_round_float32_to_bf16_ieee_fu_1527 grp_round_float32_to_bf16_ieee_fu_1538 grp_round_float32_to_bf16_ieee_fu_5437 grp_round_float32_to_bf16_ieee_fu_5489 grp_round_float32_to_bf16_ieee_fu_5486 grp_round_float32_to_bf16_ieee_fu_5475 grp_round_float32_to_bf16_ieee_fu_5450 grp_round_float32_to_bf16_ieee_fu_5487 grp_round_float32_to_bf16_ieee_fu_5461 grp_round_float32_to_bf16_ieee_fu_5468 grp_round_float32_to_bf16_ieee_fu_5435 grp_round_float32_to_bf16_ieee_fu_5441 grp_round_float32_to_bf16_ieee_fu_5449 grp_round_float32_to_bf16_ieee_fu_5455 grp_round_float32_to_bf16_ieee_fu_5459 grp_round_float32_to_bf16_ieee_fu_5438 grp_round_float32_to_bf16_ieee_fu_5445 grp_round_float32_to_bf16_ieee_fu_5482 grp_round_float32_to_bf16_ieee_fu_5444 grp_round_float32_to_bf16_ieee_fu_5456 grp_round_float32_to_bf16_ieee_fu_5481 grp_round_float32_to_bf16_ieee_fu_5462 grp_round_float32_to_bf16_ieee_fu_5469 grp_round_float32_to_bf16_ieee_fu_5494 grp_round_float32_to_bf16_ieee_fu_5493 grp_round_float32_to_bf16_ieee_fu_5434 grp_round_float32_to_bf16_ieee_fu_5466 grp_round_float32_to_bf16_ieee_fu_5448 grp_round_float32_to_bf16_ieee_fu_5460 grp_round_float32_to_bf16_ieee_fu_5442 grp_round_float32_to_bf16_ieee_fu_5474 grp_round_float32_to_bf16_ieee_fu_5463 grp_round_float32_to_bf16_ieee_fu_5488 grp_round_float32_to_bf16_ieee_fu_5436} activation_accelerator_Pipeline_add_blocks grp_activation_accelerator_Pipeline_add_blocks_fu_13732 activation_accelerator_Pipeline_multiply_blocks_Multiply grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_13866 square grp_square_fu_14000 square_Pipeline_sum_square grp_square_Pipeline_sum_square_fu_264 activation_accelerator_Pipeline_mean_blocks_layer_norm3 grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_14004 activation_accelerator_Pipeline_max_step_loop_softmax grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_14072 fmaxf {max_row_64_fmaxf_fu_880 max_row_65_fmaxf_fu_885 max_row_66_fmaxf_fu_890 max_row_67_fmaxf_fu_895 max_row_68_fmaxf_fu_900 max_row_69_fmaxf_fu_905 max_row_70_fmaxf_fu_910 max_row_71_fmaxf_fu_915 max_row_72_fmaxf_fu_920 max_row_73_fmaxf_fu_925 max_row_74_fmaxf_fu_930 max_row_75_fmaxf_fu_935 max_row_76_fmaxf_fu_940 max_row_77_fmaxf_fu_945 max_row_78_fmaxf_fu_950 max_row_79_fmaxf_fu_955 max_row_80_fmaxf_fu_960 max_row_81_fmaxf_fu_965 max_row_82_fmaxf_fu_970 max_row_83_fmaxf_fu_975 max_row_84_fmaxf_fu_980 max_row_85_fmaxf_fu_985 max_row_86_fmaxf_fu_990 max_row_87_fmaxf_fu_995 max_row_88_fmaxf_fu_1000 max_row_89_fmaxf_fu_1005 max_row_90_fmaxf_fu_1010 max_row_91_fmaxf_fu_1015 max_row_92_fmaxf_fu_1020 max_row_93_fmaxf_fu_1025 max_row_94_fmaxf_fu_1030 max_row_95_fmaxf_fu_1035 max_row_96_fmaxf_fu_1040 max_row_97_fmaxf_fu_1045 max_row_98_fmaxf_fu_1050 max_row_99_fmaxf_fu_1055 max_row_100_fmaxf_fu_1060 max_row_101_fmaxf_fu_1065 max_row_102_fmaxf_fu_1070 max_row_103_fmaxf_fu_1075 max_row_104_fmaxf_fu_1080 max_row_105_fmaxf_fu_1085 max_row_106_fmaxf_fu_1090 max_row_107_fmaxf_fu_1095 max_row_108_fmaxf_fu_1100 max_row_109_fmaxf_fu_1105 max_row_110_fmaxf_fu_1110 max_row_111_fmaxf_fu_1115 max_row_112_fmaxf_fu_1120 max_row_113_fmaxf_fu_1125 max_row_114_fmaxf_fu_1130 max_row_115_fmaxf_fu_1135 max_row_116_fmaxf_fu_1140 max_row_117_fmaxf_fu_1145 max_row_118_fmaxf_fu_1150 max_row_119_fmaxf_fu_1155 max_row_120_fmaxf_fu_1160 max_row_121_fmaxf_fu_1165 max_row_122_fmaxf_fu_1170 max_row_123_fmaxf_fu_1175 max_row_124_fmaxf_fu_1180 max_row_125_fmaxf_fu_1185 max_row_126_fmaxf_fu_1190 max_row_127_fmaxf_fu_1195} activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_stage_2_store_fu_14140 float_sige grp_float_sige_fu_14275 activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_14410 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_14542 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_14738 activation_accelerator_Pipeline_exp_and_bucket_softmax grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_14934 activation_accelerator_Pipeline_softmax_final grp_activation_accelerator_Pipeline_softmax_final_fu_15066} INST2MODULE {activation_accelerator activation_accelerator tmp_quant_round_float32_to_bf16_ieee_fu_13726 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_add_blocks_fu_13732 activation_accelerator_Pipeline_add_blocks grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_13866 activation_accelerator_Pipeline_multiply_blocks_Multiply grp_square_fu_14000 square grp_square_Pipeline_sum_square_fu_264 square_Pipeline_sum_square grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_14004 activation_accelerator_Pipeline_mean_blocks_layer_norm3 grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_14072 activation_accelerator_Pipeline_max_step_loop_softmax max_row_64_fmaxf_fu_880 fmaxf max_row_65_fmaxf_fu_885 fmaxf max_row_66_fmaxf_fu_890 fmaxf max_row_67_fmaxf_fu_895 fmaxf max_row_68_fmaxf_fu_900 fmaxf max_row_69_fmaxf_fu_905 fmaxf max_row_70_fmaxf_fu_910 fmaxf max_row_71_fmaxf_fu_915 fmaxf max_row_72_fmaxf_fu_920 fmaxf max_row_73_fmaxf_fu_925 fmaxf max_row_74_fmaxf_fu_930 fmaxf max_row_75_fmaxf_fu_935 fmaxf max_row_76_fmaxf_fu_940 fmaxf max_row_77_fmaxf_fu_945 fmaxf max_row_78_fmaxf_fu_950 fmaxf max_row_79_fmaxf_fu_955 fmaxf max_row_80_fmaxf_fu_960 fmaxf max_row_81_fmaxf_fu_965 fmaxf max_row_82_fmaxf_fu_970 fmaxf max_row_83_fmaxf_fu_975 fmaxf max_row_84_fmaxf_fu_980 fmaxf max_row_85_fmaxf_fu_985 fmaxf max_row_86_fmaxf_fu_990 fmaxf max_row_87_fmaxf_fu_995 fmaxf max_row_88_fmaxf_fu_1000 fmaxf max_row_89_fmaxf_fu_1005 fmaxf max_row_90_fmaxf_fu_1010 fmaxf max_row_91_fmaxf_fu_1015 fmaxf max_row_92_fmaxf_fu_1020 fmaxf max_row_93_fmaxf_fu_1025 fmaxf max_row_94_fmaxf_fu_1030 fmaxf max_row_95_fmaxf_fu_1035 fmaxf max_row_96_fmaxf_fu_1040 fmaxf max_row_97_fmaxf_fu_1045 fmaxf max_row_98_fmaxf_fu_1050 fmaxf max_row_99_fmaxf_fu_1055 fmaxf max_row_100_fmaxf_fu_1060 fmaxf max_row_101_fmaxf_fu_1065 fmaxf max_row_102_fmaxf_fu_1070 fmaxf max_row_103_fmaxf_fu_1075 fmaxf max_row_104_fmaxf_fu_1080 fmaxf max_row_105_fmaxf_fu_1085 fmaxf max_row_106_fmaxf_fu_1090 fmaxf max_row_107_fmaxf_fu_1095 fmaxf max_row_108_fmaxf_fu_1100 fmaxf max_row_109_fmaxf_fu_1105 fmaxf max_row_110_fmaxf_fu_1110 fmaxf max_row_111_fmaxf_fu_1115 fmaxf max_row_112_fmaxf_fu_1120 fmaxf max_row_113_fmaxf_fu_1125 fmaxf max_row_114_fmaxf_fu_1130 fmaxf max_row_115_fmaxf_fu_1135 fmaxf max_row_116_fmaxf_fu_1140 fmaxf max_row_117_fmaxf_fu_1145 fmaxf max_row_118_fmaxf_fu_1150 fmaxf max_row_119_fmaxf_fu_1155 fmaxf max_row_120_fmaxf_fu_1160 fmaxf max_row_121_fmaxf_fu_1165 fmaxf max_row_122_fmaxf_fu_1170 fmaxf max_row_123_fmaxf_fu_1175 fmaxf max_row_124_fmaxf_fu_1180 fmaxf max_row_125_fmaxf_fu_1185 fmaxf max_row_126_fmaxf_fu_1190 fmaxf max_row_127_fmaxf_fu_1195 fmaxf grp_activation_accelerator_Pipeline_stage_2_store_fu_14140 activation_accelerator_Pipeline_stage_2_store grp_float_sige_fu_14275 float_sige tmp_2_round_float32_to_bf16_ieee_fu_1030 round_float32_to_bf16_ieee tmp_4_round_float32_to_bf16_ieee_fu_1037 round_float32_to_bf16_ieee tmp_6_round_float32_to_bf16_ieee_fu_1044 round_float32_to_bf16_ieee tmp_8_round_float32_to_bf16_ieee_fu_1051 round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_1058 round_float32_to_bf16_ieee tmp_11_round_float32_to_bf16_ieee_fu_1065 round_float32_to_bf16_ieee tmp_13_round_float32_to_bf16_ieee_fu_1072 round_float32_to_bf16_ieee tmp_15_round_float32_to_bf16_ieee_fu_1079 round_float32_to_bf16_ieee tmp_17_round_float32_to_bf16_ieee_fu_1086 round_float32_to_bf16_ieee tmp_19_round_float32_to_bf16_ieee_fu_1093 round_float32_to_bf16_ieee tmp_21_round_float32_to_bf16_ieee_fu_1100 round_float32_to_bf16_ieee tmp_23_round_float32_to_bf16_ieee_fu_1107 round_float32_to_bf16_ieee tmp_25_round_float32_to_bf16_ieee_fu_1114 round_float32_to_bf16_ieee tmp_27_round_float32_to_bf16_ieee_fu_1121 round_float32_to_bf16_ieee tmp_29_round_float32_to_bf16_ieee_fu_1128 round_float32_to_bf16_ieee tmp_31_round_float32_to_bf16_ieee_fu_1135 round_float32_to_bf16_ieee tmp_33_round_float32_to_bf16_ieee_fu_1142 round_float32_to_bf16_ieee tmp_35_round_float32_to_bf16_ieee_fu_1149 round_float32_to_bf16_ieee tmp_37_round_float32_to_bf16_ieee_fu_1156 round_float32_to_bf16_ieee tmp_39_round_float32_to_bf16_ieee_fu_1163 round_float32_to_bf16_ieee tmp_41_round_float32_to_bf16_ieee_fu_1170 round_float32_to_bf16_ieee tmp_43_round_float32_to_bf16_ieee_fu_1177 round_float32_to_bf16_ieee tmp_45_round_float32_to_bf16_ieee_fu_1184 round_float32_to_bf16_ieee tmp_47_round_float32_to_bf16_ieee_fu_1191 round_float32_to_bf16_ieee tmp_49_round_float32_to_bf16_ieee_fu_1198 round_float32_to_bf16_ieee tmp_51_round_float32_to_bf16_ieee_fu_1205 round_float32_to_bf16_ieee tmp_53_round_float32_to_bf16_ieee_fu_1212 round_float32_to_bf16_ieee tmp_55_round_float32_to_bf16_ieee_fu_1219 round_float32_to_bf16_ieee tmp_57_round_float32_to_bf16_ieee_fu_1226 round_float32_to_bf16_ieee tmp_59_round_float32_to_bf16_ieee_fu_1233 round_float32_to_bf16_ieee tmp_61_round_float32_to_bf16_ieee_fu_1240 round_float32_to_bf16_ieee tmp_63_round_float32_to_bf16_ieee_fu_1247 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_14410 activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_14542 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 grp_round_float32_to_bf16_ieee_fu_1529 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1535 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1527 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1533 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1520 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1540 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1537 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1538 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1544 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1517 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1523 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1543 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1521 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1536 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1514 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1534 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1516 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1522 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1531 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1539 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1525 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1518 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1515 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1545 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1542 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1532 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1524 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1541 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1526 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1528 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1519 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1530 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_14738 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 grp_round_float32_to_bf16_ieee_fu_1548 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1546 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1552 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1551 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1547 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1553 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1550 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_1549 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_14934 activation_accelerator_Pipeline_exp_and_bucket_softmax grp_activation_accelerator_Pipeline_softmax_final_fu_15066 activation_accelerator_Pipeline_softmax_final grp_round_float32_to_bf16_ieee_fu_5437 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5489 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5486 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5475 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5450 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5487 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5461 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5468 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5435 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5441 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5449 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5455 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5459 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5438 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5445 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5482 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5444 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5456 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5481 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5462 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5469 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5494 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5493 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5434 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5466 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5448 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5460 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5442 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5474 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5463 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5488 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_5436 round_float32_to_bf16_ieee} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {tmp_quant_round_float32_to_bf16_ieee_fu_13726 grp_activation_accelerator_Pipeline_add_blocks_fu_13732 grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_13866 grp_square_fu_14000 grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_14004 grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_14072 grp_activation_accelerator_Pipeline_stage_2_store_fu_14140 grp_float_sige_fu_14275 grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_14410 grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_14542 grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_14738 grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_14934 grp_activation_accelerator_Pipeline_softmax_final_fu_15066}} tmp_quant_round_float32_to_bf16_ieee_fu_13726 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_add_blocks_fu_13732 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_13866 {DEPTH 2 CHILDREN {}} grp_square_fu_14000 {DEPTH 2 CHILDREN grp_square_Pipeline_sum_square_fu_264} grp_square_Pipeline_sum_square_fu_264 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_14004 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_14072 {DEPTH 2 CHILDREN {max_row_64_fmaxf_fu_880 max_row_65_fmaxf_fu_885 max_row_66_fmaxf_fu_890 max_row_67_fmaxf_fu_895 max_row_68_fmaxf_fu_900 max_row_69_fmaxf_fu_905 max_row_70_fmaxf_fu_910 max_row_71_fmaxf_fu_915 max_row_72_fmaxf_fu_920 max_row_73_fmaxf_fu_925 max_row_74_fmaxf_fu_930 max_row_75_fmaxf_fu_935 max_row_76_fmaxf_fu_940 max_row_77_fmaxf_fu_945 max_row_78_fmaxf_fu_950 max_row_79_fmaxf_fu_955 max_row_80_fmaxf_fu_960 max_row_81_fmaxf_fu_965 max_row_82_fmaxf_fu_970 max_row_83_fmaxf_fu_975 max_row_84_fmaxf_fu_980 max_row_85_fmaxf_fu_985 max_row_86_fmaxf_fu_990 max_row_87_fmaxf_fu_995 max_row_88_fmaxf_fu_1000 max_row_89_fmaxf_fu_1005 max_row_90_fmaxf_fu_1010 max_row_91_fmaxf_fu_1015 max_row_92_fmaxf_fu_1020 max_row_93_fmaxf_fu_1025 max_row_94_fmaxf_fu_1030 max_row_95_fmaxf_fu_1035 max_row_96_fmaxf_fu_1040 max_row_97_fmaxf_fu_1045 max_row_98_fmaxf_fu_1050 max_row_99_fmaxf_fu_1055 max_row_100_fmaxf_fu_1060 max_row_101_fmaxf_fu_1065 max_row_102_fmaxf_fu_1070 max_row_103_fmaxf_fu_1075 max_row_104_fmaxf_fu_1080 max_row_105_fmaxf_fu_1085 max_row_106_fmaxf_fu_1090 max_row_107_fmaxf_fu_1095 max_row_108_fmaxf_fu_1100 max_row_109_fmaxf_fu_1105 max_row_110_fmaxf_fu_1110 max_row_111_fmaxf_fu_1115 max_row_112_fmaxf_fu_1120 max_row_113_fmaxf_fu_1125 max_row_114_fmaxf_fu_1130 max_row_115_fmaxf_fu_1135 max_row_116_fmaxf_fu_1140 max_row_117_fmaxf_fu_1145 max_row_118_fmaxf_fu_1150 max_row_119_fmaxf_fu_1155 max_row_120_fmaxf_fu_1160 max_row_121_fmaxf_fu_1165 max_row_122_fmaxf_fu_1170 max_row_123_fmaxf_fu_1175 max_row_124_fmaxf_fu_1180 max_row_125_fmaxf_fu_1185 max_row_126_fmaxf_fu_1190 max_row_127_fmaxf_fu_1195}} max_row_64_fmaxf_fu_880 {DEPTH 3 CHILDREN {}} max_row_65_fmaxf_fu_885 {DEPTH 3 CHILDREN {}} max_row_66_fmaxf_fu_890 {DEPTH 3 CHILDREN {}} max_row_67_fmaxf_fu_895 {DEPTH 3 CHILDREN {}} max_row_68_fmaxf_fu_900 {DEPTH 3 CHILDREN {}} max_row_69_fmaxf_fu_905 {DEPTH 3 CHILDREN {}} max_row_70_fmaxf_fu_910 {DEPTH 3 CHILDREN {}} max_row_71_fmaxf_fu_915 {DEPTH 3 CHILDREN {}} max_row_72_fmaxf_fu_920 {DEPTH 3 CHILDREN {}} max_row_73_fmaxf_fu_925 {DEPTH 3 CHILDREN {}} max_row_74_fmaxf_fu_930 {DEPTH 3 CHILDREN {}} max_row_75_fmaxf_fu_935 {DEPTH 3 CHILDREN {}} max_row_76_fmaxf_fu_940 {DEPTH 3 CHILDREN {}} max_row_77_fmaxf_fu_945 {DEPTH 3 CHILDREN {}} max_row_78_fmaxf_fu_950 {DEPTH 3 CHILDREN {}} max_row_79_fmaxf_fu_955 {DEPTH 3 CHILDREN {}} max_row_80_fmaxf_fu_960 {DEPTH 3 CHILDREN {}} max_row_81_fmaxf_fu_965 {DEPTH 3 CHILDREN {}} max_row_82_fmaxf_fu_970 {DEPTH 3 CHILDREN {}} max_row_83_fmaxf_fu_975 {DEPTH 3 CHILDREN {}} max_row_84_fmaxf_fu_980 {DEPTH 3 CHILDREN {}} max_row_85_fmaxf_fu_985 {DEPTH 3 CHILDREN {}} max_row_86_fmaxf_fu_990 {DEPTH 3 CHILDREN {}} max_row_87_fmaxf_fu_995 {DEPTH 3 CHILDREN {}} max_row_88_fmaxf_fu_1000 {DEPTH 3 CHILDREN {}} max_row_89_fmaxf_fu_1005 {DEPTH 3 CHILDREN {}} max_row_90_fmaxf_fu_1010 {DEPTH 3 CHILDREN {}} max_row_91_fmaxf_fu_1015 {DEPTH 3 CHILDREN {}} max_row_92_fmaxf_fu_1020 {DEPTH 3 CHILDREN {}} max_row_93_fmaxf_fu_1025 {DEPTH 3 CHILDREN {}} max_row_94_fmaxf_fu_1030 {DEPTH 3 CHILDREN {}} max_row_95_fmaxf_fu_1035 {DEPTH 3 CHILDREN {}} max_row_96_fmaxf_fu_1040 {DEPTH 3 CHILDREN {}} max_row_97_fmaxf_fu_1045 {DEPTH 3 CHILDREN {}} max_row_98_fmaxf_fu_1050 {DEPTH 3 CHILDREN {}} max_row_99_fmaxf_fu_1055 {DEPTH 3 CHILDREN {}} max_row_100_fmaxf_fu_1060 {DEPTH 3 CHILDREN {}} max_row_101_fmaxf_fu_1065 {DEPTH 3 CHILDREN {}} max_row_102_fmaxf_fu_1070 {DEPTH 3 CHILDREN {}} max_row_103_fmaxf_fu_1075 {DEPTH 3 CHILDREN {}} max_row_104_fmaxf_fu_1080 {DEPTH 3 CHILDREN {}} max_row_105_fmaxf_fu_1085 {DEPTH 3 CHILDREN {}} max_row_106_fmaxf_fu_1090 {DEPTH 3 CHILDREN {}} max_row_107_fmaxf_fu_1095 {DEPTH 3 CHILDREN {}} max_row_108_fmaxf_fu_1100 {DEPTH 3 CHILDREN {}} max_row_109_fmaxf_fu_1105 {DEPTH 3 CHILDREN {}} max_row_110_fmaxf_fu_1110 {DEPTH 3 CHILDREN {}} max_row_111_fmaxf_fu_1115 {DEPTH 3 CHILDREN {}} max_row_112_fmaxf_fu_1120 {DEPTH 3 CHILDREN {}} max_row_113_fmaxf_fu_1125 {DEPTH 3 CHILDREN {}} max_row_114_fmaxf_fu_1130 {DEPTH 3 CHILDREN {}} max_row_115_fmaxf_fu_1135 {DEPTH 3 CHILDREN {}} max_row_116_fmaxf_fu_1140 {DEPTH 3 CHILDREN {}} max_row_117_fmaxf_fu_1145 {DEPTH 3 CHILDREN {}} max_row_118_fmaxf_fu_1150 {DEPTH 3 CHILDREN {}} max_row_119_fmaxf_fu_1155 {DEPTH 3 CHILDREN {}} max_row_120_fmaxf_fu_1160 {DEPTH 3 CHILDREN {}} max_row_121_fmaxf_fu_1165 {DEPTH 3 CHILDREN {}} max_row_122_fmaxf_fu_1170 {DEPTH 3 CHILDREN {}} max_row_123_fmaxf_fu_1175 {DEPTH 3 CHILDREN {}} max_row_124_fmaxf_fu_1180 {DEPTH 3 CHILDREN {}} max_row_125_fmaxf_fu_1185 {DEPTH 3 CHILDREN {}} max_row_126_fmaxf_fu_1190 {DEPTH 3 CHILDREN {}} max_row_127_fmaxf_fu_1195 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_2_store_fu_14140 {DEPTH 2 CHILDREN {}} grp_float_sige_fu_14275 {DEPTH 2 CHILDREN {tmp_2_round_float32_to_bf16_ieee_fu_1030 tmp_4_round_float32_to_bf16_ieee_fu_1037 tmp_6_round_float32_to_bf16_ieee_fu_1044 tmp_8_round_float32_to_bf16_ieee_fu_1051 tmp_s_round_float32_to_bf16_ieee_fu_1058 tmp_11_round_float32_to_bf16_ieee_fu_1065 tmp_13_round_float32_to_bf16_ieee_fu_1072 tmp_15_round_float32_to_bf16_ieee_fu_1079 tmp_17_round_float32_to_bf16_ieee_fu_1086 tmp_19_round_float32_to_bf16_ieee_fu_1093 tmp_21_round_float32_to_bf16_ieee_fu_1100 tmp_23_round_float32_to_bf16_ieee_fu_1107 tmp_25_round_float32_to_bf16_ieee_fu_1114 tmp_27_round_float32_to_bf16_ieee_fu_1121 tmp_29_round_float32_to_bf16_ieee_fu_1128 tmp_31_round_float32_to_bf16_ieee_fu_1135 tmp_33_round_float32_to_bf16_ieee_fu_1142 tmp_35_round_float32_to_bf16_ieee_fu_1149 tmp_37_round_float32_to_bf16_ieee_fu_1156 tmp_39_round_float32_to_bf16_ieee_fu_1163 tmp_41_round_float32_to_bf16_ieee_fu_1170 tmp_43_round_float32_to_bf16_ieee_fu_1177 tmp_45_round_float32_to_bf16_ieee_fu_1184 tmp_47_round_float32_to_bf16_ieee_fu_1191 tmp_49_round_float32_to_bf16_ieee_fu_1198 tmp_51_round_float32_to_bf16_ieee_fu_1205 tmp_53_round_float32_to_bf16_ieee_fu_1212 tmp_55_round_float32_to_bf16_ieee_fu_1219 tmp_57_round_float32_to_bf16_ieee_fu_1226 tmp_59_round_float32_to_bf16_ieee_fu_1233 tmp_61_round_float32_to_bf16_ieee_fu_1240 tmp_63_round_float32_to_bf16_ieee_fu_1247}} tmp_2_round_float32_to_bf16_ieee_fu_1030 {DEPTH 3 CHILDREN {}} tmp_4_round_float32_to_bf16_ieee_fu_1037 {DEPTH 3 CHILDREN {}} tmp_6_round_float32_to_bf16_ieee_fu_1044 {DEPTH 3 CHILDREN {}} tmp_8_round_float32_to_bf16_ieee_fu_1051 {DEPTH 3 CHILDREN {}} tmp_s_round_float32_to_bf16_ieee_fu_1058 {DEPTH 3 CHILDREN {}} tmp_11_round_float32_to_bf16_ieee_fu_1065 {DEPTH 3 CHILDREN {}} tmp_13_round_float32_to_bf16_ieee_fu_1072 {DEPTH 3 CHILDREN {}} tmp_15_round_float32_to_bf16_ieee_fu_1079 {DEPTH 3 CHILDREN {}} tmp_17_round_float32_to_bf16_ieee_fu_1086 {DEPTH 3 CHILDREN {}} tmp_19_round_float32_to_bf16_ieee_fu_1093 {DEPTH 3 CHILDREN {}} tmp_21_round_float32_to_bf16_ieee_fu_1100 {DEPTH 3 CHILDREN {}} tmp_23_round_float32_to_bf16_ieee_fu_1107 {DEPTH 3 CHILDREN {}} tmp_25_round_float32_to_bf16_ieee_fu_1114 {DEPTH 3 CHILDREN {}} tmp_27_round_float32_to_bf16_ieee_fu_1121 {DEPTH 3 CHILDREN {}} tmp_29_round_float32_to_bf16_ieee_fu_1128 {DEPTH 3 CHILDREN {}} tmp_31_round_float32_to_bf16_ieee_fu_1135 {DEPTH 3 CHILDREN {}} tmp_33_round_float32_to_bf16_ieee_fu_1142 {DEPTH 3 CHILDREN {}} tmp_35_round_float32_to_bf16_ieee_fu_1149 {DEPTH 3 CHILDREN {}} tmp_37_round_float32_to_bf16_ieee_fu_1156 {DEPTH 3 CHILDREN {}} tmp_39_round_float32_to_bf16_ieee_fu_1163 {DEPTH 3 CHILDREN {}} tmp_41_round_float32_to_bf16_ieee_fu_1170 {DEPTH 3 CHILDREN {}} tmp_43_round_float32_to_bf16_ieee_fu_1177 {DEPTH 3 CHILDREN {}} tmp_45_round_float32_to_bf16_ieee_fu_1184 {DEPTH 3 CHILDREN {}} tmp_47_round_float32_to_bf16_ieee_fu_1191 {DEPTH 3 CHILDREN {}} tmp_49_round_float32_to_bf16_ieee_fu_1198 {DEPTH 3 CHILDREN {}} tmp_51_round_float32_to_bf16_ieee_fu_1205 {DEPTH 3 CHILDREN {}} tmp_53_round_float32_to_bf16_ieee_fu_1212 {DEPTH 3 CHILDREN {}} tmp_55_round_float32_to_bf16_ieee_fu_1219 {DEPTH 3 CHILDREN {}} tmp_57_round_float32_to_bf16_ieee_fu_1226 {DEPTH 3 CHILDREN {}} tmp_59_round_float32_to_bf16_ieee_fu_1233 {DEPTH 3 CHILDREN {}} tmp_61_round_float32_to_bf16_ieee_fu_1240 {DEPTH 3 CHILDREN {}} tmp_63_round_float32_to_bf16_ieee_fu_1247 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_14410 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_14542 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_1529 grp_round_float32_to_bf16_ieee_fu_1535 grp_round_float32_to_bf16_ieee_fu_1527 grp_round_float32_to_bf16_ieee_fu_1533 grp_round_float32_to_bf16_ieee_fu_1520 grp_round_float32_to_bf16_ieee_fu_1540 grp_round_float32_to_bf16_ieee_fu_1537 grp_round_float32_to_bf16_ieee_fu_1538 grp_round_float32_to_bf16_ieee_fu_1544 grp_round_float32_to_bf16_ieee_fu_1517 grp_round_float32_to_bf16_ieee_fu_1523 grp_round_float32_to_bf16_ieee_fu_1543 grp_round_float32_to_bf16_ieee_fu_1521 grp_round_float32_to_bf16_ieee_fu_1536 grp_round_float32_to_bf16_ieee_fu_1514 grp_round_float32_to_bf16_ieee_fu_1534 grp_round_float32_to_bf16_ieee_fu_1516 grp_round_float32_to_bf16_ieee_fu_1522 grp_round_float32_to_bf16_ieee_fu_1531 grp_round_float32_to_bf16_ieee_fu_1539 grp_round_float32_to_bf16_ieee_fu_1525 grp_round_float32_to_bf16_ieee_fu_1518 grp_round_float32_to_bf16_ieee_fu_1515 grp_round_float32_to_bf16_ieee_fu_1545 grp_round_float32_to_bf16_ieee_fu_1542 grp_round_float32_to_bf16_ieee_fu_1532 grp_round_float32_to_bf16_ieee_fu_1524 grp_round_float32_to_bf16_ieee_fu_1541 grp_round_float32_to_bf16_ieee_fu_1526 grp_round_float32_to_bf16_ieee_fu_1528 grp_round_float32_to_bf16_ieee_fu_1519 grp_round_float32_to_bf16_ieee_fu_1530}} grp_round_float32_to_bf16_ieee_fu_1529 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1535 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1527 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1533 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1520 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1540 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1537 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1538 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1544 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1517 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1523 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1543 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1521 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1536 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1514 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1534 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1516 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1522 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1531 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1539 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1525 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1518 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1515 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1545 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1542 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1532 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1524 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1541 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1526 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1528 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1519 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1530 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_14738 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_1537 grp_round_float32_to_bf16_ieee_fu_1543 grp_round_float32_to_bf16_ieee_fu_1535 grp_round_float32_to_bf16_ieee_fu_1541 grp_round_float32_to_bf16_ieee_fu_1528 grp_round_float32_to_bf16_ieee_fu_1548 grp_round_float32_to_bf16_ieee_fu_1545 grp_round_float32_to_bf16_ieee_fu_1546 grp_round_float32_to_bf16_ieee_fu_1552 grp_round_float32_to_bf16_ieee_fu_1525 grp_round_float32_to_bf16_ieee_fu_1531 grp_round_float32_to_bf16_ieee_fu_1551 grp_round_float32_to_bf16_ieee_fu_1529 grp_round_float32_to_bf16_ieee_fu_1544 grp_round_float32_to_bf16_ieee_fu_1522 grp_round_float32_to_bf16_ieee_fu_1542 grp_round_float32_to_bf16_ieee_fu_1524 grp_round_float32_to_bf16_ieee_fu_1530 grp_round_float32_to_bf16_ieee_fu_1539 grp_round_float32_to_bf16_ieee_fu_1547 grp_round_float32_to_bf16_ieee_fu_1533 grp_round_float32_to_bf16_ieee_fu_1526 grp_round_float32_to_bf16_ieee_fu_1523 grp_round_float32_to_bf16_ieee_fu_1553 grp_round_float32_to_bf16_ieee_fu_1550 grp_round_float32_to_bf16_ieee_fu_1540 grp_round_float32_to_bf16_ieee_fu_1532 grp_round_float32_to_bf16_ieee_fu_1549 grp_round_float32_to_bf16_ieee_fu_1534 grp_round_float32_to_bf16_ieee_fu_1536 grp_round_float32_to_bf16_ieee_fu_1527 grp_round_float32_to_bf16_ieee_fu_1538}} grp_round_float32_to_bf16_ieee_fu_1548 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1546 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1552 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1551 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1547 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1553 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1550 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_1549 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_14934 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_softmax_final_fu_15066 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_5437 grp_round_float32_to_bf16_ieee_fu_5489 grp_round_float32_to_bf16_ieee_fu_5486 grp_round_float32_to_bf16_ieee_fu_5475 grp_round_float32_to_bf16_ieee_fu_5450 grp_round_float32_to_bf16_ieee_fu_5487 grp_round_float32_to_bf16_ieee_fu_5461 grp_round_float32_to_bf16_ieee_fu_5468 grp_round_float32_to_bf16_ieee_fu_5435 grp_round_float32_to_bf16_ieee_fu_5441 grp_round_float32_to_bf16_ieee_fu_5449 grp_round_float32_to_bf16_ieee_fu_5455 grp_round_float32_to_bf16_ieee_fu_5459 grp_round_float32_to_bf16_ieee_fu_5438 grp_round_float32_to_bf16_ieee_fu_5445 grp_round_float32_to_bf16_ieee_fu_5482 grp_round_float32_to_bf16_ieee_fu_5444 grp_round_float32_to_bf16_ieee_fu_5456 grp_round_float32_to_bf16_ieee_fu_5481 grp_round_float32_to_bf16_ieee_fu_5462 grp_round_float32_to_bf16_ieee_fu_5469 grp_round_float32_to_bf16_ieee_fu_5494 grp_round_float32_to_bf16_ieee_fu_5493 grp_round_float32_to_bf16_ieee_fu_5434 grp_round_float32_to_bf16_ieee_fu_5466 grp_round_float32_to_bf16_ieee_fu_5448 grp_round_float32_to_bf16_ieee_fu_5460 grp_round_float32_to_bf16_ieee_fu_5442 grp_round_float32_to_bf16_ieee_fu_5474 grp_round_float32_to_bf16_ieee_fu_5463 grp_round_float32_to_bf16_ieee_fu_5488 grp_round_float32_to_bf16_ieee_fu_5436}} grp_round_float32_to_bf16_ieee_fu_5437 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5489 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5486 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5475 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5450 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5487 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5461 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5468 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5435 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5441 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5449 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5455 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5459 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5438 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5445 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5482 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5444 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5456 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5481 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5462 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5469 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5494 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5493 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5434 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5466 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5448 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5460 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5442 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5474 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5463 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5488 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_5436 {DEPTH 3 CHILDREN {}}} MODULEDATA {round_float32_to_bf16_ieee {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rounded_fu_202_p2 SOURCE activation_accelerator.cpp:58 VARIABLE rounded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_226_p2 SOURCE activation_accelerator.cpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_stage_2_store {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln725_fu_1086_p2 SOURCE activation_accelerator.cpp:725 VARIABLE add_ln725 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln725_1_fu_1095_p2 SOURCE activation_accelerator.cpp:725 VARIABLE add_ln725_1 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln726_fu_1196_p2 SOURCE activation_accelerator.cpp:726 VARIABLE add_ln726 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_sige {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_1729_p2 SOURCE activation_accelerator.cpp:98 VARIABLE add_ln98 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_1738_p2 SOURCE activation_accelerator.cpp:105 VARIABLE add_ln105_1 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_1750_p2 SOURCE activation_accelerator.cpp:105 VARIABLE add_ln105 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U102 SOURCE activation_accelerator.cpp:108 VARIABLE sig LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U135 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U70 SOURCE activation_accelerator.cpp:110 VARIABLE add7 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U103 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U136 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_3 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U71 SOURCE activation_accelerator.cpp:110 VARIABLE add7_1 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U104 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_1 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U137 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_5 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U72 SOURCE activation_accelerator.cpp:110 VARIABLE add7_2 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U105 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_2 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U138 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_7 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U73 SOURCE activation_accelerator.cpp:110 VARIABLE add7_3 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U106 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_3 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U139 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_9 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U74 SOURCE activation_accelerator.cpp:110 VARIABLE add7_4 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U107 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_4 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U140 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_10 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U75 SOURCE activation_accelerator.cpp:110 VARIABLE add7_5 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U108 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_5 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U141 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_12 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U76 SOURCE activation_accelerator.cpp:110 VARIABLE add7_6 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U109 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_6 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U142 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_14 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U77 SOURCE activation_accelerator.cpp:110 VARIABLE add7_7 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U110 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_7 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U143 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_16 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U78 SOURCE activation_accelerator.cpp:110 VARIABLE add7_8 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U111 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_8 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U144 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_18 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U79 SOURCE activation_accelerator.cpp:110 VARIABLE add7_9 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U112 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_9 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U145 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_20 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE activation_accelerator.cpp:110 VARIABLE add7_s LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U113 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_10 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U146 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_22 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U81 SOURCE activation_accelerator.cpp:110 VARIABLE add7_10 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U114 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_11 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U147 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_24 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U82 SOURCE activation_accelerator.cpp:110 VARIABLE add7_11 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U115 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_12 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_26 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U83 SOURCE activation_accelerator.cpp:110 VARIABLE add7_12 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U116 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_13 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U149 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_28 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:110 VARIABLE add7_13 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U117 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_14 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U150 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_30 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:110 VARIABLE add7_14 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U118 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_15 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U151 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_32 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:110 VARIABLE add7_15 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U119 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_16 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U152 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_34 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:110 VARIABLE add7_16 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U120 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_17 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U153 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_36 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:110 VARIABLE add7_17 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U121 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_18 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U154 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_38 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:110 VARIABLE add7_18 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U122 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_19 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U155 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_40 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:110 VARIABLE add7_19 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U123 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_20 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U156 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_42 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:110 VARIABLE add7_20 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U124 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_21 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U157 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_44 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:110 VARIABLE add7_21 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U125 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_22 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U158 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_46 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:110 VARIABLE add7_22 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U126 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_23 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U159 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_48 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:110 VARIABLE add7_23 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U127 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_24 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U160 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_50 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:110 VARIABLE add7_24 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U128 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_25 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U161 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_52 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:110 VARIABLE add7_25 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U129 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_26 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U162 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_54 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:110 VARIABLE add7_26 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U130 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_27 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U163 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_56 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:110 VARIABLE add7_27 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U131 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_28 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U164 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_58 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:110 VARIABLE add7_28 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U132 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_29 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U165 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_60 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:110 VARIABLE add7_29 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U133 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_30 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_62 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:110 VARIABLE add7_30 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U134 SOURCE activation_accelerator.cpp:110 VARIABLE xtrue_31 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 291 BRAM 0 URAM 0}} activation_accelerator_Pipeline_add_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln415_fu_1094_p2 SOURCE activation_accelerator.cpp:415 VARIABLE add_ln415 LOOP add_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_multiply_blocks_Multiply {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln611_fu_1094_p2 SOURCE activation_accelerator.cpp:611 VARIABLE add_ln611 LOOP multiply_blocks_Multiply BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} square_Pipeline_sum_square {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_1253_p2 SOURCE ./bf16_accl.h:329 VARIABLE add_ln329 LOOP sum_square BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U368 SOURCE ./bf16_accl.h:337 VARIABLE add8 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U369 SOURCE ./bf16_accl.h:337 VARIABLE add8_1 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE ./bf16_accl.h:337 VARIABLE add8_2 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE ./bf16_accl.h:337 VARIABLE add8_3 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE ./bf16_accl.h:337 VARIABLE add8_4 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE ./bf16_accl.h:337 VARIABLE add8_5 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE ./bf16_accl.h:337 VARIABLE add8_6 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE ./bf16_accl.h:337 VARIABLE add8_7 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE ./bf16_accl.h:337 VARIABLE add8_8 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE ./bf16_accl.h:337 VARIABLE add8_9 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE ./bf16_accl.h:337 VARIABLE add8_s LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U368 SOURCE ./bf16_accl.h:337 VARIABLE add8_10 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U369 SOURCE ./bf16_accl.h:337 VARIABLE add8_11 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE ./bf16_accl.h:337 VARIABLE add8_12 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE ./bf16_accl.h:337 VARIABLE add8_13 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE ./bf16_accl.h:337 VARIABLE add8_14 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE ./bf16_accl.h:337 VARIABLE add8_15 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE ./bf16_accl.h:337 VARIABLE add8_16 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE ./bf16_accl.h:337 VARIABLE add8_17 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE ./bf16_accl.h:337 VARIABLE add8_18 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE ./bf16_accl.h:337 VARIABLE add8_19 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE ./bf16_accl.h:337 VARIABLE add8_20 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U368 SOURCE ./bf16_accl.h:337 VARIABLE add8_21 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U369 SOURCE ./bf16_accl.h:337 VARIABLE add8_22 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE ./bf16_accl.h:337 VARIABLE add8_23 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE ./bf16_accl.h:337 VARIABLE add8_24 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE ./bf16_accl.h:337 VARIABLE add8_25 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE ./bf16_accl.h:337 VARIABLE add8_26 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE ./bf16_accl.h:337 VARIABLE add8_27 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE ./bf16_accl.h:337 VARIABLE add8_28 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE ./bf16_accl.h:337 VARIABLE add8_29 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE ./bf16_accl.h:337 VARIABLE add8_30 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE ./bf16_accl.h:337 VARIABLE add8_31 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U368 SOURCE ./bf16_accl.h:337 VARIABLE add8_32 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U369 SOURCE ./bf16_accl.h:337 VARIABLE add8_33 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE ./bf16_accl.h:337 VARIABLE add8_34 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE ./bf16_accl.h:337 VARIABLE add8_35 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE ./bf16_accl.h:337 VARIABLE add8_36 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE ./bf16_accl.h:337 VARIABLE add8_37 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE ./bf16_accl.h:337 VARIABLE add8_38 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE ./bf16_accl.h:337 VARIABLE add8_39 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE ./bf16_accl.h:337 VARIABLE add8_40 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE ./bf16_accl.h:337 VARIABLE add8_41 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE ./bf16_accl.h:337 VARIABLE add8_42 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U368 SOURCE ./bf16_accl.h:337 VARIABLE add8_43 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U369 SOURCE ./bf16_accl.h:337 VARIABLE add8_44 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE ./bf16_accl.h:337 VARIABLE add8_45 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE ./bf16_accl.h:337 VARIABLE add8_46 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE ./bf16_accl.h:337 VARIABLE add8_47 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE ./bf16_accl.h:337 VARIABLE add8_48 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE ./bf16_accl.h:337 VARIABLE add8_49 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE ./bf16_accl.h:337 VARIABLE add8_50 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE ./bf16_accl.h:337 VARIABLE add8_51 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE ./bf16_accl.h:337 VARIABLE add8_52 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE ./bf16_accl.h:337 VARIABLE add8_53 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U368 SOURCE ./bf16_accl.h:337 VARIABLE add8_54 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U369 SOURCE ./bf16_accl.h:337 VARIABLE add8_55 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE ./bf16_accl.h:337 VARIABLE add8_56 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE ./bf16_accl.h:337 VARIABLE add8_57 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE ./bf16_accl.h:337 VARIABLE add8_58 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE ./bf16_accl.h:337 VARIABLE add8_59 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE ./bf16_accl.h:337 VARIABLE add8_60 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE ./bf16_accl.h:337 VARIABLE add8_61 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE ./bf16_accl.h:337 VARIABLE add8_62 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 22 BRAM 0 URAM 0}} square {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U443 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U444 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U445 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U446 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U447 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U448 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U449 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U450 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U451 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U452 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U453 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U454 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U455 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U456 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U457 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U458 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U459 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U460 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U461 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U462 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U463 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U464 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U465 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U466 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U467 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U468 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U469 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U470 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U471 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U472 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U473 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U474 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U475 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U476 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U477 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U478 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U479 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U480 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U481 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U482 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U483 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U484 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U485 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U486 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U487 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U488 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U489 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U490 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U491 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U492 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U493 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U494 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U495 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U496 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U497 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U498 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U499 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U500 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U501 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U502 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U503 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U504 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U505 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U506 SOURCE ./bf16_accl.h:343 VARIABLE y_sum_sq_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 22 BRAM 0 URAM 0}} activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_1852_p2 SOURCE activation_accelerator.cpp:234 VARIABLE add_ln234 LOOP rms_calculate_loop_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_normalize_blocks_rms_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_9145_p2 SOURCE activation_accelerator.cpp:242 VARIABLE add_ln242 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_mean_blocks_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_5661_p2 SOURCE activation_accelerator.cpp:291 VARIABLE add_ln291 LOOP mean_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_normalize_blocks_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_9153_p2 SOURCE activation_accelerator.cpp:321 VARIABLE add_ln321 LOOP normalize_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_max_step_loop_softmax {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_1534_p2 SOURCE activation_accelerator.cpp:476 VARIABLE add_ln476 LOOP max_step_loop_softmax BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_exp_and_bucket_softmax {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_fu_5348_p2 SOURCE activation_accelerator.cpp:502 VARIABLE add_ln502 LOOP exp_and_bucket_softmax BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_softmax_final {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln520_fu_22630_p2 SOURCE activation_accelerator.cpp:520 VARIABLE add_ln520 LOOP softmax_final BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE activation_accelerator.cpp:251 VARIABLE y_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE activation_accelerator.cpp:251 VARIABLE y_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE activation_accelerator.cpp:251 VARIABLE y_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE activation_accelerator.cpp:251 VARIABLE y_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE activation_accelerator.cpp:251 VARIABLE y_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE activation_accelerator.cpp:251 VARIABLE y_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE activation_accelerator.cpp:251 VARIABLE y_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE activation_accelerator.cpp:251 VARIABLE y_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE activation_accelerator.cpp:251 VARIABLE y_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE activation_accelerator.cpp:251 VARIABLE y_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE activation_accelerator.cpp:251 VARIABLE y_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE activation_accelerator.cpp:251 VARIABLE y_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE activation_accelerator.cpp:251 VARIABLE y_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE activation_accelerator.cpp:251 VARIABLE y_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE activation_accelerator.cpp:251 VARIABLE y_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE activation_accelerator.cpp:251 VARIABLE y_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE activation_accelerator.cpp:251 VARIABLE y_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE activation_accelerator.cpp:251 VARIABLE y_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE activation_accelerator.cpp:251 VARIABLE y_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE activation_accelerator.cpp:251 VARIABLE y_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE activation_accelerator.cpp:251 VARIABLE y_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE activation_accelerator.cpp:251 VARIABLE y_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE activation_accelerator.cpp:251 VARIABLE y_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE activation_accelerator.cpp:251 VARIABLE y_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE activation_accelerator.cpp:251 VARIABLE y_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE activation_accelerator.cpp:251 VARIABLE y_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE activation_accelerator.cpp:251 VARIABLE y_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE activation_accelerator.cpp:251 VARIABLE y_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE activation_accelerator.cpp:251 VARIABLE y_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE activation_accelerator.cpp:251 VARIABLE y_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE activation_accelerator.cpp:251 VARIABLE y_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE activation_accelerator.cpp:251 VARIABLE y_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE activation_accelerator.cpp:251 VARIABLE y_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE activation_accelerator.cpp:251 VARIABLE y_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE activation_accelerator.cpp:251 VARIABLE y_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE activation_accelerator.cpp:251 VARIABLE y_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE activation_accelerator.cpp:251 VARIABLE y_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE activation_accelerator.cpp:251 VARIABLE y_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE activation_accelerator.cpp:251 VARIABLE y_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE activation_accelerator.cpp:251 VARIABLE y_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE activation_accelerator.cpp:251 VARIABLE y_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE activation_accelerator.cpp:251 VARIABLE y_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE activation_accelerator.cpp:251 VARIABLE y_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE activation_accelerator.cpp:251 VARIABLE y_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE activation_accelerator.cpp:251 VARIABLE y_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE activation_accelerator.cpp:251 VARIABLE y_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE activation_accelerator.cpp:251 VARIABLE y_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE activation_accelerator.cpp:251 VARIABLE y_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE activation_accelerator.cpp:251 VARIABLE y_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE activation_accelerator.cpp:251 VARIABLE y_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE activation_accelerator.cpp:251 VARIABLE y_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE activation_accelerator.cpp:251 VARIABLE y_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE activation_accelerator.cpp:251 VARIABLE y_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE activation_accelerator.cpp:251 VARIABLE y_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE activation_accelerator.cpp:251 VARIABLE y_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE activation_accelerator.cpp:251 VARIABLE y_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE activation_accelerator.cpp:251 VARIABLE y_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE activation_accelerator.cpp:251 VARIABLE y_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE activation_accelerator.cpp:251 VARIABLE y_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE activation_accelerator.cpp:251 VARIABLE y_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE activation_accelerator.cpp:251 VARIABLE y_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE activation_accelerator.cpp:251 VARIABLE y_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE activation_accelerator.cpp:251 VARIABLE y_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE activation_accelerator.cpp:251 VARIABLE y_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE activation_accelerator.cpp:305 VARIABLE div30_i_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1583 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1562 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1519 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1664 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1589 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1565 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1525 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1665 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1581 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1558 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1517 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1666 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1587 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1551 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1523 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1667 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1574 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1555 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1510 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1668 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1594 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1548 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1530 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1669 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1591 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1563 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1527 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1670 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1592 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1550 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1528 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1671 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1598 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1547 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1534 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1672 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1571 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1556 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1507 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1673 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1577 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_s LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1559 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1513 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1674 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1597 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1560 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1533 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1675 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1575 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1557 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1511 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1676 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1590 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1544 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1526 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1677 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1568 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1543 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1504 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1678 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1588 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1554 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1524 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1679 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1570 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1537 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1506 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1680 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1576 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1561 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1512 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1681 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1585 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1553 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1521 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1682 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1593 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1552 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1529 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1683 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1579 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1542 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1515 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1684 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1572 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1540 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1508 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1685 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1569 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1541 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1505 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1686 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1599 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1539 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1535 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1687 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1596 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1538 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1532 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1688 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1586 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1546 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1522 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1689 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1578 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1545 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1514 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1690 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1595 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1566 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1531 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1691 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1580 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1564 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1516 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1692 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1582 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1536 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1518 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1693 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1573 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1567 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1509 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1694 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1584 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1549 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1520 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1695 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1583 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1562 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1519 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1664 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1589 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1565 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1525 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1665 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1581 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1558 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1517 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1666 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1587 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1551 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1523 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1667 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1574 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1555 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1510 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1668 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1594 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1548 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1530 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1669 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1591 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1563 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1527 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1670 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1592 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1550 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1528 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1671 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1598 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1547 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1534 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1672 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1571 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1556 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1507 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1673 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1577 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1559 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1513 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1674 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1597 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1560 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1533 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1675 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1575 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1557 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1511 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1676 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1590 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1544 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1526 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1677 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1568 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1543 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1504 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1678 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1588 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1554 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1524 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1679 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1570 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1537 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1506 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1680 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1576 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1561 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1512 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1681 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1585 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1553 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1521 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1682 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1593 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1552 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1529 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1683 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1579 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1542 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1515 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1684 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1572 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_52 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1540 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1508 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1685 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1569 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_53 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1541 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1505 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1686 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1599 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_54 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1539 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1535 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1687 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1596 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_55 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1538 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1532 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1688 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1586 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_56 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1546 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1522 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1689 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1578 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_57 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1545 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1514 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1690 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1595 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_58 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1566 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1531 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1691 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1580 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_59 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1564 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1516 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1692 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1582 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_60 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1536 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1518 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1693 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1573 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_61 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1567 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1509 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1694 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1584 SOURCE activation_accelerator.cpp:316 VARIABLE mul47_i_62 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U1549 SOURCE activation_accelerator.cpp:316 VARIABLE sub_i14_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1520 SOURCE activation_accelerator.cpp:316 VARIABLE x_assign_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1695 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE activation_accelerator.cpp:330 VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE activation_accelerator.cpp:330 VARIABLE y_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE activation_accelerator.cpp:330 VARIABLE y_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE activation_accelerator.cpp:330 VARIABLE y_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE activation_accelerator.cpp:330 VARIABLE y_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE activation_accelerator.cpp:330 VARIABLE y_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE activation_accelerator.cpp:330 VARIABLE y_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE activation_accelerator.cpp:330 VARIABLE y_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE activation_accelerator.cpp:330 VARIABLE y_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE activation_accelerator.cpp:330 VARIABLE y_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE activation_accelerator.cpp:330 VARIABLE y_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE activation_accelerator.cpp:330 VARIABLE y_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE activation_accelerator.cpp:330 VARIABLE y_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE activation_accelerator.cpp:330 VARIABLE y_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE activation_accelerator.cpp:330 VARIABLE y_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE activation_accelerator.cpp:330 VARIABLE y_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE activation_accelerator.cpp:330 VARIABLE y_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE activation_accelerator.cpp:330 VARIABLE y_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE activation_accelerator.cpp:330 VARIABLE y_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE activation_accelerator.cpp:330 VARIABLE y_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE activation_accelerator.cpp:330 VARIABLE y_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE activation_accelerator.cpp:330 VARIABLE y_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE activation_accelerator.cpp:330 VARIABLE y_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE activation_accelerator.cpp:330 VARIABLE y_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE activation_accelerator.cpp:330 VARIABLE y_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE activation_accelerator.cpp:330 VARIABLE y_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE activation_accelerator.cpp:330 VARIABLE y_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE activation_accelerator.cpp:330 VARIABLE y_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE activation_accelerator.cpp:330 VARIABLE y_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE activation_accelerator.cpp:330 VARIABLE y_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE activation_accelerator.cpp:330 VARIABLE y_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE activation_accelerator.cpp:330 VARIABLE y_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE activation_accelerator.cpp:330 VARIABLE y_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE activation_accelerator.cpp:330 VARIABLE y_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE activation_accelerator.cpp:330 VARIABLE y_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE activation_accelerator.cpp:330 VARIABLE y_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE activation_accelerator.cpp:330 VARIABLE y_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE activation_accelerator.cpp:330 VARIABLE y_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE activation_accelerator.cpp:330 VARIABLE y_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE activation_accelerator.cpp:330 VARIABLE y_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE activation_accelerator.cpp:330 VARIABLE y_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE activation_accelerator.cpp:330 VARIABLE y_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE activation_accelerator.cpp:330 VARIABLE y_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE activation_accelerator.cpp:330 VARIABLE y_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE activation_accelerator.cpp:330 VARIABLE y_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE activation_accelerator.cpp:330 VARIABLE y_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE activation_accelerator.cpp:330 VARIABLE y_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE activation_accelerator.cpp:330 VARIABLE y_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE activation_accelerator.cpp:330 VARIABLE y_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE activation_accelerator.cpp:330 VARIABLE y_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE activation_accelerator.cpp:330 VARIABLE y_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE activation_accelerator.cpp:330 VARIABLE y_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE activation_accelerator.cpp:330 VARIABLE y_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE activation_accelerator.cpp:330 VARIABLE y_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE activation_accelerator.cpp:330 VARIABLE y_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE activation_accelerator.cpp:330 VARIABLE y_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE activation_accelerator.cpp:330 VARIABLE y_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE activation_accelerator.cpp:330 VARIABLE y_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE activation_accelerator.cpp:330 VARIABLE y_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE activation_accelerator.cpp:330 VARIABLE y_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE activation_accelerator.cpp:330 VARIABLE y_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE activation_accelerator.cpp:330 VARIABLE y_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE activation_accelerator.cpp:330 VARIABLE y_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE activation_accelerator.cpp:330 VARIABLE y_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE {} VARIABLE div81_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE {} VARIABLE div81_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE {} VARIABLE div81_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE {} VARIABLE div81_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE {} VARIABLE div81_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE {} VARIABLE div81_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE {} VARIABLE div81_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE {} VARIABLE div81_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE {} VARIABLE div81_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE {} VARIABLE div81_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE {} VARIABLE div81_i_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE {} VARIABLE div81_i_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE {} VARIABLE div81_i_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE {} VARIABLE div81_i_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE {} VARIABLE div81_i_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE {} VARIABLE div81_i_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE {} VARIABLE div81_i_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE {} VARIABLE div81_i_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE {} VARIABLE div81_i_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE {} VARIABLE div81_i_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE {} VARIABLE div81_i_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE {} VARIABLE div81_i_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE {} VARIABLE div81_i_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE {} VARIABLE div81_i_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE {} VARIABLE div81_i_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE {} VARIABLE div81_i_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE {} VARIABLE div81_i_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE {} VARIABLE div81_i_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE {} VARIABLE div81_i_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE {} VARIABLE div81_i_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE {} VARIABLE div81_i_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE {} VARIABLE div81_i_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1600 SOURCE {} VARIABLE div81_i_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1601 SOURCE {} VARIABLE div81_i_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1602 SOURCE {} VARIABLE div81_i_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1603 SOURCE {} VARIABLE div81_i_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1604 SOURCE {} VARIABLE div81_i_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1605 SOURCE {} VARIABLE div81_i_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1606 SOURCE {} VARIABLE div81_i_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1607 SOURCE {} VARIABLE div81_i_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1608 SOURCE {} VARIABLE div81_i_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1609 SOURCE {} VARIABLE div81_i_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1610 SOURCE {} VARIABLE div81_i_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1611 SOURCE {} VARIABLE div81_i_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1612 SOURCE {} VARIABLE div81_i_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1613 SOURCE {} VARIABLE div81_i_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1614 SOURCE {} VARIABLE div81_i_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1615 SOURCE {} VARIABLE div81_i_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1616 SOURCE {} VARIABLE div81_i_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1617 SOURCE {} VARIABLE div81_i_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1618 SOURCE {} VARIABLE div81_i_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1619 SOURCE {} VARIABLE div81_i_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1620 SOURCE {} VARIABLE div81_i_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1621 SOURCE {} VARIABLE div81_i_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1622 SOURCE {} VARIABLE div81_i_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1623 SOURCE {} VARIABLE div81_i_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1624 SOURCE {} VARIABLE div81_i_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1625 SOURCE {} VARIABLE div81_i_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1626 SOURCE {} VARIABLE div81_i_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1627 SOURCE {} VARIABLE div81_i_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1628 SOURCE {} VARIABLE div81_i_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1629 SOURCE {} VARIABLE div81_i_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1630 SOURCE {} VARIABLE div81_i_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1631 SOURCE {} VARIABLE div81_i_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 761 BRAM 64 URAM 0}} fmaxf {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.49 seconds; current allocated memory: 1.445 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 145.83 sec.
Command     csynth_design done; 226.7 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 217.72 seconds. CPU system time: 7.69 seconds. Elapsed time: 226.7 seconds; current allocated memory: 726.363 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.57 sec.
