

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon Jul 10 16:58:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.440 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2078077|  2078077| 20.781 ms | 20.781 ms |  2078077|  2078077|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  2078076|  2078076|     79926|          -|          -|    26|    no    |
        | + Col_Loop          |    79924|    79924|      3074|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     3072|     3072|        96|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |       87|       87|        29|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       27|       27|         9|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 15 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "br label %1" [conv_1.cpp:7]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln7, %Row_Loop_end ]" [conv_1.cpp:7]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.44ns)   --->   "%add_ln7 = add i10 %phi_mul, 26" [conv_1.cpp:7]   --->   Operation 25 'add' 'add_ln7' <Predicate = true> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%icmp_ln7 = icmp eq i5 %r_0, -6" [conv_1.cpp:7]   --->   Operation 26 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%r = add i5 %r_0, 1" [conv_1.cpp:7]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %7, label %Row_Loop_begin" [conv_1.cpp:7]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1.cpp:8]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [conv_1.cpp:8]   --->   Operation 31 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.18ns)   --->   "br label %2" [conv_1.cpp:10]   --->   Operation 32 'br' <Predicate = (!icmp_ln7)> <Delay = 1.18>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [conv_1.cpp:40]   --->   Operation 33 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 34 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i5 %c_0, -6" [conv_1.cpp:10]   --->   Operation 35 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 36 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%c = add i5 %c_0, 1" [conv_1.cpp:10]   --->   Operation 37 'add' 'c' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %Row_Loop_end, label %Col_Loop_begin" [conv_1.cpp:10]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_1.cpp:11]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [conv_1.cpp:11]   --->   Operation 40 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %c_0 to i10" [conv_1.cpp:33]   --->   Operation 41 'zext' 'zext_ln33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.44ns)   --->   "%add_ln33 = add i10 %phi_mul, %zext_ln33" [conv_1.cpp:33]   --->   Operation 42 'add' 'add_ln33' <Predicate = (!icmp_ln10)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln33, i5 0)" [conv_1.cpp:13]   --->   Operation 43 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i15 %tmp_11 to i16" [conv_1.cpp:13]   --->   Operation 44 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.18ns)   --->   "br label %3" [conv_1.cpp:13]   --->   Operation 45 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_s)" [conv_1.cpp:39]   --->   Operation 46 'specregionend' 'empty_47' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [conv_1.cpp:7]   --->   Operation 47 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 48 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i6 %f_0, -32" [conv_1.cpp:13]   --->   Operation 49 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 50 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.37ns)   --->   "%f = add i6 %f_0, 1" [conv_1.cpp:13]   --->   Operation 51 'add' 'f' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Col_Loop_end, label %Filter1_Loop_begin" [conv_1.cpp:13]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1.cpp:14]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)" [conv_1.cpp:14]   --->   Operation 54 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %f_0 to i64" [conv_1.cpp:25]   --->   Operation 55 'zext' 'zext_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i6 %f_0 to i10" [conv_1.cpp:33]   --->   Operation 56 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i6 %f_0 to i16" [conv_1.cpp:33]   --->   Operation 57 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.56ns)   --->   "%add_ln33_2 = add i16 %zext_ln13, %zext_ln33_5" [conv_1.cpp:33]   --->   Operation 58 'add' 'add_ln33_2' <Predicate = (!icmp_ln13)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i16 %add_ln33_2 to i64" [conv_1.cpp:33]   --->   Operation 59 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln33_6" [conv_1.cpp:33]   --->   Operation 60 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.18ns)   --->   "br label %4" [conv_1.cpp:17]   --->   Operation 61 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_5)" [conv_1.cpp:38]   --->   Operation 62 'specregionend' 'empty_46' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [conv_1.cpp:10]   --->   Operation 63 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 64 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv_1.cpp:25]   --->   Operation 65 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %wr_0 to i5" [conv_1.cpp:17]   --->   Operation 66 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln17 = icmp eq i2 %wr_0, -1" [conv_1.cpp:17]   --->   Operation 67 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 68 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1.cpp:17]   --->   Operation 69 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv_1.cpp:17]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1.cpp:18]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [conv_1.cpp:18]   --->   Operation 72 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_1.cpp:25]   --->   Operation 73 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i4 %tmp_10 to i5" [conv_1.cpp:25]   --->   Operation 74 'zext' 'zext_ln25_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.36ns)   --->   "%sub_ln25 = sub i5 %zext_ln25_10, %zext_ln17" [conv_1.cpp:25]   --->   Operation 75 'sub' 'sub_ln25' <Predicate = (!icmp_ln17)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.36ns)   --->   "%add_ln25 = add i5 %zext_ln17, %r_0" [conv_1.cpp:25]   --->   Operation 76 'add' 'add_ln25' <Predicate = (!icmp_ln17)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln25, i5 0)" [conv_1.cpp:25]   --->   Operation 77 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i10 %tmp_12 to i11" [conv_1.cpp:25]   --->   Operation 78 'zext' 'zext_ln25_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln25, i2 0)" [conv_1.cpp:25]   --->   Operation 79 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln25_12 = zext i7 %tmp_13 to i11" [conv_1.cpp:25]   --->   Operation 80 'zext' 'zext_ln25_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.44ns)   --->   "%sub_ln25_1 = sub i11 %zext_ln25_11, %zext_ln25_12" [conv_1.cpp:25]   --->   Operation 81 'sub' 'sub_ln25_1' <Predicate = (!icmp_ln17)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.18ns)   --->   "br label %5" [conv_1.cpp:20]   --->   Operation 82 'br' <Predicate = (!icmp_ln17)> <Delay = 1.18>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln25" [conv_1.cpp:29]   --->   Operation 83 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.66ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1.cpp:29]   --->   Operation 84 'load' 'conv_1_bias_load' <Predicate = (icmp_ln17)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 5.50>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_4, %6 ]" [conv_1.cpp:25]   --->   Operation 85 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %6 ]"   --->   Operation 86 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %wc_0 to i5" [conv_1.cpp:20]   --->   Operation 87 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %wc_0, -1" [conv_1.cpp:20]   --->   Operation 88 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 89 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.00ns)   --->   "%wc = add i2 %wc_0, 1" [conv_1.cpp:20]   --->   Operation 90 'add' 'wc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %W_Row_Loop_end, label %6" [conv_1.cpp:20]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln25_13 = zext i2 %wc_0 to i5" [conv_1.cpp:25]   --->   Operation 92 'zext' 'zext_ln25_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.36ns)   --->   "%add_ln25_7 = add i5 %zext_ln25_13, %sub_ln25" [conv_1.cpp:25]   --->   Operation 93 'add' 'add_ln25_7' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln25_7, i5 0)" [conv_1.cpp:25]   --->   Operation 94 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.44ns)   --->   "%add_ln25_8 = add i10 %zext_ln33_4, %tmp_36_cast" [conv_1.cpp:25]   --->   Operation 95 'add' 'add_ln25_8' <Predicate = (!icmp_ln20)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln25_14 = zext i10 %add_ln25_8 to i64" [conv_1.cpp:25]   --->   Operation 96 'zext' 'zext_ln25_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln25_14" [conv_1.cpp:25]   --->   Operation 97 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.36ns)   --->   "%add_ln25_2 = add i5 %c_0, %zext_ln20" [conv_1.cpp:25]   --->   Operation 98 'add' 'add_ln25_2' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln25_15 = zext i5 %add_ln25_2 to i11" [conv_1.cpp:25]   --->   Operation 99 'zext' 'zext_ln25_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.46ns)   --->   "%add_ln25_9 = add i11 %zext_ln25_15, %sub_ln25_1" [conv_1.cpp:25]   --->   Operation 100 'add' 'add_ln25_9' <Predicate = (!icmp_ln20)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i11 %add_ln25_9 to i64" [conv_1.cpp:25]   --->   Operation 101 'sext' 'sext_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln25" [conv_1.cpp:25]   --->   Operation 102 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (2.66ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1.cpp:25]   --->   Operation 103 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln20)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 104 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_1.cpp:25]   --->   Operation 104 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_8)" [conv_1.cpp:28]   --->   Operation 105 'specregionend' 'empty_44' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [conv_1.cpp:17]   --->   Operation 106 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 107 [1/2] (2.66ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1.cpp:25]   --->   Operation 107 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 108 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_1.cpp:25]   --->   Operation 108 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 8.44>
ST_8 : Operation 109 [3/3] (8.44ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:25]   --->   Operation 109 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.44>
ST_9 : Operation 110 [2/3] (8.44ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:25]   --->   Operation 110 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.44>
ST_10 : Operation 111 [1/3] (8.44ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:25]   --->   Operation 111 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.21>
ST_11 : Operation 112 [4/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 112 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 113 [3/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 113 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.21>
ST_13 : Operation 114 [2/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 114 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.21>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1.cpp:21]   --->   Operation 115 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 116 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [conv_1.cpp:20]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 2.66>
ST_15 : Operation 118 [1/2] (2.66ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1.cpp:29]   --->   Operation 118 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 16 <SV = 6> <Delay = 8.21>
ST_16 : Operation 119 [4/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 119 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 8.21>
ST_17 : Operation 120 [3/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 120 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 8.21>
ST_18 : Operation 121 [2/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 121 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 8.21>
ST_19 : Operation 122 [1/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 122 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 3.78>
ST_20 : Operation 123 [2/2] (3.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1.cpp:32]   --->   Operation 123 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 7.06>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %w_sum to i32" [conv_1.cpp:32]   --->   Operation 124 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [conv_1.cpp:32]   --->   Operation 125 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [conv_1.cpp:32]   --->   Operation 126 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (1.12ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [conv_1.cpp:32]   --->   Operation 127 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (1.48ns)   --->   "%icmp_ln32_2 = icmp eq i23 %trunc_ln32, 0" [conv_1.cpp:32]   --->   Operation 128 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln32 = or i1 %icmp_ln32_2, %icmp_ln32" [conv_1.cpp:32]   --->   Operation 129 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/2] (3.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1.cpp:32]   --->   Operation 130 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln32 = and i1 %or_ln32, %tmp_9" [conv_1.cpp:32]   --->   Operation 131 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln32, float %w_sum, float 0.000000e+00" [conv_1.cpp:32]   --->   Operation 132 'select' 'w_sum_5' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (2.66ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [conv_1.cpp:33]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_6)" [conv_1.cpp:37]   --->   Operation 134 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [conv_1.cpp:13]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv_1.cpp:7) [9]  (1.18 ns)

 <State 2>: 1.44ns
The critical path consists of the following:
	'phi' operation ('phi_mul', conv_1.cpp:7) with incoming values : ('add_ln7', conv_1.cpp:7) [10]  (0 ns)
	'add' operation ('add_ln7', conv_1.cpp:7) [11]  (1.44 ns)

 <State 3>: 1.44ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv_1.cpp:10) [21]  (0 ns)
	'add' operation ('add_ln33', conv_1.cpp:33) [30]  (1.44 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', conv_1.cpp:13) [35]  (0 ns)
	'add' operation ('add_ln33_2', conv_1.cpp:33) [46]  (1.56 ns)

 <State 5>: 2.81ns
The critical path consists of the following:
	'phi' operation ('wr') with incoming values : ('wr', conv_1.cpp:17) [51]  (0 ns)
	'add' operation ('add_ln25', conv_1.cpp:25) [64]  (1.37 ns)
	'sub' operation ('sub_ln25_1', conv_1.cpp:25) [69]  (1.44 ns)

 <State 6>: 5.5ns
The critical path consists of the following:
	'phi' operation ('wc') with incoming values : ('wc', conv_1.cpp:20) [73]  (0 ns)
	'add' operation ('add_ln25_2', conv_1.cpp:25) [87]  (1.37 ns)
	'add' operation ('add_ln25_9', conv_1.cpp:25) [89]  (1.47 ns)
	'getelementptr' operation ('input_addr', conv_1.cpp:25) [91]  (0 ns)
	'load' operation ('input_load', conv_1.cpp:25) on array 'input_r' [93]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa', conv_1.cpp:25) on array 'conv_1_weights_0' [92]  (2.66 ns)

 <State 8>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', conv_1.cpp:25) [94]  (8.44 ns)

 <State 9>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', conv_1.cpp:25) [94]  (8.44 ns)

 <State 10>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', conv_1.cpp:25) [94]  (8.44 ns)

 <State 11>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv_1.cpp:25) [95]  (8.22 ns)

 <State 12>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv_1.cpp:25) [95]  (8.22 ns)

 <State 13>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv_1.cpp:25) [95]  (8.22 ns)

 <State 14>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv_1.cpp:25) [95]  (8.22 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', conv_1.cpp:29) on array 'conv_1_bias' [102]  (2.66 ns)

 <State 16>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_1.cpp:29) [103]  (8.22 ns)

 <State 17>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_1.cpp:29) [103]  (8.22 ns)

 <State 18>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_1.cpp:29) [103]  (8.22 ns)

 <State 19>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_1.cpp:29) [103]  (8.22 ns)

 <State 20>: 3.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', conv_1.cpp:32) [110]  (3.79 ns)

 <State 21>: 7.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', conv_1.cpp:32) [110]  (3.79 ns)
	'and' operation ('and_ln32', conv_1.cpp:32) [111]  (0 ns)
	'select' operation ('w_sum', conv_1.cpp:32) [112]  (0.616 ns)
	'store' operation ('store_ln33', conv_1.cpp:33) of variable 'w_sum', conv_1.cpp:32 on array 'conv_out' [113]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
