[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder4|Adder4>io_Cout",
    "sources":[
      "~Adder4|Adder4>io_A",
      "~Adder4|Adder4>io_B",
      "~Adder4|Adder4>io_Cin"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder4|Adder4>io_Sum",
    "sources":[
      "~Adder4|Adder4>io_A",
      "~Adder4|Adder4>io_B",
      "~Adder4|Adder4>io_Cin"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|FullAdder",
    "duplicate":"~Adder4|Adder4/Adder0:FullAdder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|FullAdder_1",
    "duplicate":"~Adder4|Adder4/Adder1:FullAdder",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|FullAdder_2",
    "duplicate":"~Adder4|Adder4/Adder2:FullAdder",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4|FullAdder_3",
    "duplicate":"~Adder4|Adder4/Adder3:FullAdder",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.stage.phases.DriverCompatibility$TopNameAnnotation",
    "topName":"Adder4"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/examples/Adder4"
  }
]