QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 20:50:55 on Feb 20,2025
vlog -mfcu "+incdir+../../source/rtl/alu_reg_mdu_iq.sv" "+incdir+../../source/rtl/alu.sv" "+incdir+" "+incdir+../../source/include" "+acc" "+cover" -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 -sv ../../source/rtl/alu_reg_mdu_iq.sv -sv ../../source/rtl/alu.sv -sv testbench/testbench.sv -sv testbench/assertions/alu_reg_mdu_iq_sva.sv -logfile compile.log 
-- Compiling package core_types_pkg
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(22): (vlog-13314) Defaulting port 'dispatch_op_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(23): (vlog-13314) Defaulting port 'dispatch_A_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(25): (vlog-13314) Defaulting port 'dispatch_B_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(27): (vlog-13314) Defaulting port 'dispatch_dest_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(28): (vlog-13314) Defaulting port 'dispatch_ROB_index_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(39): (vlog-13314) Defaulting port 'WB_bus_upper_PR_by_bank' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Note: (vlog-2286) testbench/testbench.sv(11): Using implicit +incdir+/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src from import uvm_pkg
-- Compiling package alu_reg_mdu_iq_sv_unit
-- Importing package core_types_pkg
-- Importing package /package/eda/mg/questa10.6b/questasim/uvm-1.2.uvm_pkg (uvm-1.2 Built-in)
** Error (suppressible): (vlog-13276) testbench/monitor.sv(119): Could not find field/method name (convert2str) in 'item' of 'item.convert2str'.
** Error (suppressible): (vlog-13276) testbench/monitor.sv(119): Could not find field/method name (convert2str) in 'item' of 'item.convert2str.$$'.
** Warning: testbench/scoreboard.sv(69): (vlog-2240) Treating stand-alone use of function 'compare' as an implicit VOID cast.
** Error: testbench/scoreboard.sv(71): (vlog-2730) Undefined variable: 'curr_trans'.
** Warning: testbench/sequences/reset_seq.sv(26): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reset_seq.sv(48): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
-- Compiling module alu_reg_mdu_iq
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(22): (vlog-13314) Defaulting port 'dispatch_op_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(23): (vlog-2730) Undefined variable: 'LOG_PR_COUNT'.
** Error (suppressible): ../../source/rtl/alu_reg_mdu_iq.sv(23): (vlog-2388) 'dispatch_A_PR_by_way' already declared in this scope (alu_reg_mdu_iq) at ../../source/rtl/alu_reg_mdu_iq.sv(23).
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(25): (vlog-13314) Defaulting port 'dispatch_B_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(27): (vlog-13314) Defaulting port 'dispatch_dest_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(28): (vlog-2730) Undefined variable: 'LOG_ROB_ENTRIES'.
** Error (suppressible): ../../source/rtl/alu_reg_mdu_iq.sv(28): (vlog-2388) 'dispatch_ROB_index_by_way' already declared in this scope (alu_reg_mdu_iq) at ../../source/rtl/alu_reg_mdu_iq.sv(28).
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(38): (vlog-2730) Undefined variable: 'PRF_BANK_COUNT'.
** Error (suppressible): ../../source/rtl/alu_reg_mdu_iq.sv(38): (vlog-2388) 'WB_bus_valid_by_bank' already declared in this scope (alu_reg_mdu_iq) at ../../source/rtl/alu_reg_mdu_iq.sv(38).
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(39): (vlog-2730) Undefined variable: 'LOG_PRF_BANK_COUNT'.
** Error (suppressible): ../../source/rtl/alu_reg_mdu_iq.sv(39): (vlog-2388) 'WB_bus_upper_PR_by_bank' already declared in this scope (alu_reg_mdu_iq) at ../../source/rtl/alu_reg_mdu_iq.sv(39).
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(23): (vlog-13294) Identifier must be declared with a port mode: dispatch_A_PR_by_way.
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(28): (vlog-13294) Identifier must be declared with a port mode: dispatch_ROB_index_by_way.
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(38): (vlog-13294) Identifier must be declared with a port mode: WB_bus_valid_by_bank.
** Error: ../../source/rtl/alu_reg_mdu_iq.sv(39): (vlog-13294) Identifier must be declared with a port mode: WB_bus_upper_PR_by_bank.
-- Compiling module alu
-- Compiling interface alu_reg_mdu_iq_if
** Error: testbench/interface.sv(27): (vlog-2730) Undefined variable: 'LOG_PR_COUNT'.
** Error: testbench/interface.sv(32): (vlog-2730) Undefined variable: 'LOG_ROB_ENTRIES'.
** Error: testbench/interface.sv(35): (vlog-2730) Undefined variable: 'PRF_BANK_COUNT'.
** Error: testbench/interface.sv(36): (vlog-2730) Undefined variable: 'LOG_PRF_BANK_COUNT'.
-- Compiling module top
** Error: testbench/testbench.sv(44): (vlog-2730) Undefined variable: 'uvm_config_db'.
** Error: (vlog-13069) testbench/testbench.sv(44): near "#": syntax error, unexpected '#'.
-- Compiling module alu_reg_mdu_iq_sva
End time: 20:50:56 on Feb 20,2025, Elapsed time: 0:00:01
Errors: 21, Warnings: 12
