#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000292fb7a1cb0 .scope module, "decode_test" "decode_test" 2 3;
 .timescale -9 -12;
v00000292fb821920_0 .var "clk", 0 0;
o00000292fb7cffe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000292fb8212e0_0 .net "cnd", 0 0, o00000292fb7cffe8;  0 drivers
v00000292fb821420_0 .net "dstE", 3 0, v00000292fb79e240_0;  1 drivers
v00000292fb821600_0 .net "dstM", 3 0, v00000292fb821ce0_0;  1 drivers
v00000292fb8219c0_0 .var "icode", 3 0;
v00000292fb8242a0_0 .var "ifun", 3 0;
v00000292fb824340_0 .var "rA", 3 0;
v00000292fb823a80_0 .var "rB", 3 0;
v00000292fb823760_0 .net "srcA", 3 0, v00000292fb8211a0_0;  1 drivers
v00000292fb824d40_0 .net "srcB", 3 0, v00000292fb821240_0;  1 drivers
v00000292fb8234e0_0 .net "valA", 63 0, v00000292fb821e20_0;  1 drivers
v00000292fb823d00_0 .net "valB", 63 0, v00000292fb821560_0;  1 drivers
v00000292fb824200_0 .var "valE", 63 0;
v00000292fb8243e0_0 .var "valM", 63 0;
S_00000292fb7b03b0 .scope module, "dE_l" "dstE_logic" 2 26, 3 150 0, S_00000292fb7a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 4 "ifun";
    .port_info 2 /INPUT 4 "rB";
    .port_info 3 /INPUT 1 "cnd";
    .port_info 4 /OUTPUT 4 "dstE";
P_00000292fb7cd270 .param/l "rnone" 0 3 160, C4<1111>;
P_00000292fb7cd2a8 .param/l "rsp" 0 3 159, C4<0100>;
v00000292fb8ba7c0_0 .net "cnd", 0 0, o00000292fb7cffe8;  alias, 0 drivers
v00000292fb79e240_0 .var "dstE", 3 0;
v00000292fb79e2e0_0 .net "icode", 3 0, v00000292fb8219c0_0;  1 drivers
v00000292fb7b0540_0 .net "ifun", 3 0, v00000292fb8242a0_0;  1 drivers
v00000292fb7b05e0_0 .net "rB", 3 0, v00000292fb823a80_0;  1 drivers
E_00000292fb799b80 .event anyedge, v00000292fb8ba7c0_0, v00000292fb7b05e0_0, v00000292fb7b0540_0, v00000292fb79e2e0_0;
S_00000292fb7b0680 .scope module, "dM_l" "dstM_logic" 2 27, 3 190 0, S_00000292fb7a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 4 "rA";
    .port_info 2 /OUTPUT 4 "dstM";
P_00000292fb7cccf0 .param/l "rnone" 0 3 200, C4<1111>;
P_00000292fb7ccd28 .param/l "rsp" 0 3 199, C4<0100>;
v00000292fb821ce0_0 .var "dstM", 3 0;
v00000292fb821d80_0 .net "icode", 3 0, v00000292fb8219c0_0;  alias, 1 drivers
v00000292fb8216a0_0 .net "rA", 3 0, v00000292fb824340_0;  1 drivers
E_00000292fb799e00 .event anyedge, v00000292fb8216a0_0, v00000292fb79e2e0_0;
S_00000292fb7ae560 .scope module, "reg_f" "registerfile" 2 23, 3 4 0, S_00000292fb7a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "dstE";
    .port_info 2 /INPUT 4 "dstM";
    .port_info 3 /INPUT 4 "srcA";
    .port_info 4 /INPUT 4 "srcB";
    .port_info 5 /INPUT 64 "valE";
    .port_info 6 /INPUT 64 "valM";
    .port_info 7 /OUTPUT 64 "valA";
    .port_info 8 /OUTPUT 64 "valB";
P_00000292fb7b7fa0 .param/l "r10" 0 3 30, C4<1010>;
P_00000292fb7b7fd8 .param/l "r11" 0 3 31, C4<1011>;
P_00000292fb7b8010 .param/l "r12" 0 3 32, C4<1100>;
P_00000292fb7b8048 .param/l "r13" 0 3 33, C4<1101>;
P_00000292fb7b8080 .param/l "r14" 0 3 34, C4<1110>;
P_00000292fb7b80b8 .param/l "r8" 0 3 28, C4<1000>;
P_00000292fb7b80f0 .param/l "r9" 0 3 29, C4<1001>;
P_00000292fb7b8128 .param/l "rax" 0 3 20, C4<0000>;
P_00000292fb7b8160 .param/l "rbp" 0 3 25, C4<0101>;
P_00000292fb7b8198 .param/l "rbx" 0 3 23, C4<0011>;
P_00000292fb7b81d0 .param/l "rcx" 0 3 21, C4<0001>;
P_00000292fb7b8208 .param/l "rdi" 0 3 27, C4<0111>;
P_00000292fb7b8240 .param/l "rdx" 0 3 22, C4<0010>;
P_00000292fb7b8278 .param/l "rnone" 0 3 35, C4<1111>;
P_00000292fb7b82b0 .param/l "rsi" 0 3 26, C4<0110>;
P_00000292fb7b82e8 .param/l "rsp" 0 3 24, C4<0100>;
v00000292fb821a60_0 .net "clk", 0 0, v00000292fb821920_0;  1 drivers
v00000292fb821100_0 .net "dstE", 3 0, v00000292fb79e240_0;  alias, 1 drivers
v00000292fb821b00_0 .net "dstM", 3 0, v00000292fb821ce0_0;  alias, 1 drivers
v00000292fb821ba0 .array "register_file", 0 14, 63 0;
v00000292fb821c40_0 .net "srcA", 3 0, v00000292fb8211a0_0;  alias, 1 drivers
v00000292fb821740_0 .net "srcB", 3 0, v00000292fb821240_0;  alias, 1 drivers
v00000292fb821e20_0 .var "valA", 63 0;
v00000292fb821560_0 .var "valB", 63 0;
v00000292fb821380_0 .net "valE", 63 0, v00000292fb824200_0;  1 drivers
v00000292fb821ec0_0 .net "valM", 63 0, v00000292fb8243e0_0;  1 drivers
E_00000292fb799d80 .event negedge, v00000292fb821a60_0;
v00000292fb821ba0_0 .array/port v00000292fb821ba0, 0;
v00000292fb821ba0_1 .array/port v00000292fb821ba0, 1;
v00000292fb821ba0_2 .array/port v00000292fb821ba0, 2;
E_00000292fb799d00/0 .event anyedge, v00000292fb821c40_0, v00000292fb821ba0_0, v00000292fb821ba0_1, v00000292fb821ba0_2;
v00000292fb821ba0_3 .array/port v00000292fb821ba0, 3;
v00000292fb821ba0_4 .array/port v00000292fb821ba0, 4;
v00000292fb821ba0_5 .array/port v00000292fb821ba0, 5;
v00000292fb821ba0_6 .array/port v00000292fb821ba0, 6;
E_00000292fb799d00/1 .event anyedge, v00000292fb821ba0_3, v00000292fb821ba0_4, v00000292fb821ba0_5, v00000292fb821ba0_6;
v00000292fb821ba0_7 .array/port v00000292fb821ba0, 7;
v00000292fb821ba0_8 .array/port v00000292fb821ba0, 8;
v00000292fb821ba0_9 .array/port v00000292fb821ba0, 9;
v00000292fb821ba0_10 .array/port v00000292fb821ba0, 10;
E_00000292fb799d00/2 .event anyedge, v00000292fb821ba0_7, v00000292fb821ba0_8, v00000292fb821ba0_9, v00000292fb821ba0_10;
v00000292fb821ba0_11 .array/port v00000292fb821ba0, 11;
v00000292fb821ba0_12 .array/port v00000292fb821ba0, 12;
v00000292fb821ba0_13 .array/port v00000292fb821ba0, 13;
v00000292fb821ba0_14 .array/port v00000292fb821ba0, 14;
E_00000292fb799d00/3 .event anyedge, v00000292fb821ba0_11, v00000292fb821ba0_12, v00000292fb821ba0_13, v00000292fb821ba0_14;
E_00000292fb799d00/4 .event anyedge, v00000292fb821740_0;
E_00000292fb799d00 .event/or E_00000292fb799d00/0, E_00000292fb799d00/1, E_00000292fb799d00/2, E_00000292fb799d00/3, E_00000292fb799d00/4;
S_00000292fb7ae6f0 .scope module, "sA_l" "srcA_logic" 2 24, 3 89 0, S_00000292fb7a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 4 "rA";
    .port_info 2 /OUTPUT 4 "srcA";
P_00000292fb7cdaf0 .param/l "rnone" 0 3 97, C4<1111>;
P_00000292fb7cdb28 .param/l "rsp" 0 3 96, C4<0100>;
v00000292fb821f60_0 .net "icode", 3 0, v00000292fb8219c0_0;  alias, 1 drivers
v00000292fb8214c0_0 .net "rA", 3 0, v00000292fb824340_0;  alias, 1 drivers
v00000292fb8211a0_0 .var "srcA", 3 0;
S_00000292fb7ae880 .scope module, "sB_l" "srcB_logic" 2 25, 3 119 0, S_00000292fb7a1cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 4 "rB";
    .port_info 2 /OUTPUT 4 "srcB";
P_00000292fb7cd670 .param/l "rnone" 0 3 128, C4<1111>;
P_00000292fb7cd6a8 .param/l "rsp" 0 3 127, C4<0100>;
v00000292fb821060_0 .net "icode", 3 0, v00000292fb8219c0_0;  alias, 1 drivers
v00000292fb821880_0 .net "rB", 3 0, v00000292fb823a80_0;  alias, 1 drivers
v00000292fb821240_0 .var "srcB", 3 0;
E_00000292fb799080 .event anyedge, v00000292fb7b05e0_0, v00000292fb79e2e0_0;
    .scope S_00000292fb7ae560;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00000292fb7ae560;
T_1 ;
    %wait E_00000292fb799d00;
    %load/vec4 v00000292fb821c40_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000292fb821c40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000292fb821ba0, 4;
    %assign/vec4 v00000292fb821e20_0, 0;
T_1.0 ;
    %load/vec4 v00000292fb821740_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000292fb821740_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000292fb821ba0, 4;
    %assign/vec4 v00000292fb821560_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000292fb7ae560;
T_2 ;
    %wait E_00000292fb799d80;
    %load/vec4 v00000292fb821100_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000292fb821380_0;
    %load/vec4 v00000292fb821100_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
T_2.0 ;
    %load/vec4 v00000292fb821b00_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000292fb821ec0_0;
    %load/vec4 v00000292fb821b00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292fb821ba0, 0, 4;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000292fb7ae6f0;
T_3 ;
    %wait E_00000292fb799e00;
    %load/vec4 v00000292fb821f60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000292fb8211a0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v00000292fb8214c0_0;
    %assign/vec4 v00000292fb8211a0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v00000292fb8214c0_0;
    %assign/vec4 v00000292fb8211a0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v00000292fb8214c0_0;
    %assign/vec4 v00000292fb8211a0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v00000292fb8214c0_0;
    %assign/vec4 v00000292fb8211a0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb8211a0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb8211a0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000292fb7ae880;
T_4 ;
    %wait E_00000292fb799080;
    %load/vec4 v00000292fb821060_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v00000292fb821880_0;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v00000292fb821880_0;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v00000292fb821880_0;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb821240_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000292fb7b03b0;
T_5 ;
    %wait E_00000292fb799b80;
    %load/vec4 v00000292fb79e2e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v00000292fb7b0540_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v00000292fb7b05e0_0;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v00000292fb8ba7c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v00000292fb7b05e0_0;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000292fb79e240_0, 0;
T_5.12 ;
T_5.10 ;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v00000292fb7b05e0_0;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v00000292fb7b05e0_0;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292fb79e240_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000292fb7b0680;
T_6 ;
    %wait E_00000292fb799e00;
    %load/vec4 v00000292fb821d80_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000292fb821ce0_0, 0;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v00000292fb8216a0_0;
    %assign/vec4 v00000292fb821ce0_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v00000292fb8216a0_0;
    %assign/vec4 v00000292fb821ce0_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000292fb7a1cb0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000292fb821920_0, 0;
    %vpi_call 2 34 "$dumpfile", "decode_test.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000292fb7a1cb0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb8219c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb8242a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb824340_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb823a80_0, 0;
    %pushi/vec4 525, 0, 64;
    %assign/vec4 v00000292fb824200_0, 0;
    %pushi/vec4 300, 0, 64;
    %assign/vec4 v00000292fb8243e0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb8219c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb8242a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb824340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb823a80_0, 0;
    %pushi/vec4 300, 0, 64;
    %assign/vec4 v00000292fb824200_0, 0;
    %pushi/vec4 300, 0, 64;
    %assign/vec4 v00000292fb8243e0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000292fb8219c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000292fb8242a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb824340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb823a80_0, 0;
    %pushi/vec4 251, 0, 64;
    %assign/vec4 v00000292fb824200_0, 0;
    %pushi/vec4 300, 0, 64;
    %assign/vec4 v00000292fb8243e0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000292fb8219c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000292fb8242a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb824340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb823a80_0, 0;
    %pushi/vec4 252, 0, 64;
    %assign/vec4 v00000292fb824200_0, 0;
    %pushi/vec4 300, 0, 64;
    %assign/vec4 v00000292fb8243e0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000292fb8219c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000292fb8242a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb824340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb823a80_0, 0;
    %pushi/vec4 253, 0, 64;
    %assign/vec4 v00000292fb824200_0, 0;
    %pushi/vec4 300, 0, 64;
    %assign/vec4 v00000292fb8243e0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000292fb8219c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000292fb8242a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb824340_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb823a80_0, 0;
    %pushi/vec4 999, 0, 64;
    %assign/vec4 v00000292fb824200_0, 0;
    %pushi/vec4 999, 0, 64;
    %assign/vec4 v00000292fb8243e0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000292fb8219c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000292fb8242a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292fb824340_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292fb823a80_0, 0;
    %pushi/vec4 253, 0, 64;
    %assign/vec4 v00000292fb824200_0, 0;
    %pushi/vec4 300, 0, 64;
    %assign/vec4 v00000292fb8243e0_0, 0;
    %delay 20000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000292fb7a1cb0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v00000292fb821920_0;
    %inv;
    %store/vec4 v00000292fb821920_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "decode_tb.v";
    "decode.v";
