References
==========

| [1] Behzad Razavi. 2000. Design of Analog CMOS Integrated Circuits (1st. ed.). McGraw-Hill, Inc., USA.
| [2] M. Vohrmann, S. Chatterjee, S. Lütkemeier, T. Jungeblut, M. Porrmann and U. Rückert, "A 65 nm standard cell library for ultra low-power applications," 2015 European Conference on Circuit Theory and Design (ECCTD), 2015, pp. 1-4, doi: 10.1109/ECCTD.2015.7300041.
| [3] R. N. Wuerdig, V. G. Lima, F. Baumgratz, R. Soares and S. Bampi, "Evaluating Cell Library Sizing Methodologies for Ultra-Low Power Near-Threshold Operation in Bulk CMOS," 2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS), 2020, pp. 1-4, doi: 10.1109/LASCAS45839.2020.9069031.
| [4] J. Blank and K. Deb, pymoo: Multi-Objective Optimization in Python, in IEEE Access, vol. 8, pp. 89497-89509, 2020, doi: 10.1109/ACCESS.2020.2990567 https://pymoo.org/


Relevant links
--------------

| https://community.cadence.com/cadence_technology_forums/f/custom-ic-design/48902/library-charecterization-without-post-layout-netlists
| https://community.cadence.com/cadence_technology_forums/f/custom-ic-design/48064/liberate-cells-do-not-have--extsim_model-parameter-specified-in-define_leafcell-command
| https://community.cadence.com/cadence_technology_forums/f/custom-ic-design/49627/spectremdl-rise-time-not-founf-in-transient-analysis

#. My presentation in August
| https://www.canva.com/design/DAEnyxzNGZU/ej9IBOnhYEsKPn2QdHwTIQ/view?utm_content=DAEnyxzNGZU&utm_campaign=designshare&utm_medium=link&utm_source=sharebutton

#. My presentation in October
| https://www.canva.com/design/DAEtL3D4yZ4/s8mBP1r_7eMuox4pU9M1mA/view?utm_content=DAEtL3D4yZ4&utm_campaign=designshare&utm_medium=link&utm_source=sharebutton

#. My presentation in December
| https://docs.google.com/presentation/d/1EThdlzTtts2cO9hlWWKcqhjeN06lBuGK9VOcHb-Hxyo/edit?usp=sharing


.. autosummary::
   :toctree: generated