
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3519.15

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.51    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _2283_/A (INVx1_ASAP7_75t_R)
    67   60.89  361.19  161.07 1161.07 ^ _2283_/Y (INVx1_ASAP7_75t_R)
                                         _0690_ (net)
                361.19    0.00 1161.07 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1161.07   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          2.90    2.90   library removal time
                                  2.90   data required time
-----------------------------------------------------------------------------
                                  2.90   data required time
                               -1161.07   data arrival time
-----------------------------------------------------------------------------
                               1158.16   slack (MET)


Startpoint: stage_int_rf_wr_data.internal_data[64]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[64]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_int_rf_wr_data.internal_data[64]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.08   15.02   33.89   33.89 ^ stage_int_rf_wr_data.internal_data[64]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0625_ (net)
                 15.02    0.00   33.89 ^ _3265_/B (NAND2x1_ASAP7_75t_R)
     1    0.50    5.01    7.22   41.11 v _3265_/Y (NAND2x1_ASAP7_75t_R)
                                         _1591_ (net)
                  5.01    0.00   41.11 v _3266_/B (OA21x2_ASAP7_75t_R)
     1    0.55    4.28   10.71   51.82 v _3266_/Y (OA21x2_ASAP7_75t_R)
                                         _0755_ (net)
                  4.28    0.00   51.82 v stage_int_rf_wr_data.internal_data[64]$_DFFE_PN_/D (DFFHQNx1_ASAP7_75t_R)
                                 51.82   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_data.internal_data[64]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.81    8.81   library hold time
                                  8.81   data required time
-----------------------------------------------------------------------------
                                  8.81   data required time
                                -51.82   data arrival time
-----------------------------------------------------------------------------
                                 43.01   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _2283_/A (INVx1_ASAP7_75t_R)
    67   77.86  461.39  205.38 1205.38 ^ _2283_/Y (INVx1_ASAP7_75t_R)
                                         _0690_ (net)
                461.39    0.00 1205.38 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1205.38   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -47.12 4952.88   library recovery time
                               4952.88   data required time
-----------------------------------------------------------------------------
                               4952.88   data required time
                               -1205.38   data arrival time
-----------------------------------------------------------------------------
                               3747.50   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
   878  567.68    0.00    0.00 1000.00 v stall (in)
                                         stall (net)
                  0.00    0.00 1000.00 v _2924_/A (INVx2_ASAP7_75t_R)
   472  291.59  869.31  385.16 1385.16 ^ _2924_/Y (INVx2_ASAP7_75t_R)
                                         _1381_ (net)
                869.31    0.00 1385.16 ^ _2934_/A1 (OA211x2_ASAP7_75t_R)
     1    0.62   25.21   78.91 1464.07 ^ _2934_/Y (OA211x2_ASAP7_75t_R)
                                         _0787_ (net)
                 25.21    0.00 1464.07 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                               1464.07   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -16.78 4983.22   library setup time
                               4983.22   data required time
-----------------------------------------------------------------------------
                               4983.22   data required time
                               -1464.07   data arrival time
-----------------------------------------------------------------------------
                               3519.15   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _2283_/A (INVx1_ASAP7_75t_R)
    67   77.86  461.39  205.38 1205.38 ^ _2283_/Y (INVx1_ASAP7_75t_R)
                                         _0690_ (net)
                461.39    0.00 1205.38 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1205.38   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -47.12 4952.88   library recovery time
                               4952.88   data required time
-----------------------------------------------------------------------------
                               4952.88   data required time
                               -1205.38   data arrival time
-----------------------------------------------------------------------------
                               3747.50   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
   878  567.68    0.00    0.00 1000.00 v stall (in)
                                         stall (net)
                  0.00    0.00 1000.00 v _2924_/A (INVx2_ASAP7_75t_R)
   472  291.59  869.31  385.16 1385.16 ^ _2924_/Y (INVx2_ASAP7_75t_R)
                                         _1381_ (net)
                869.31    0.00 1385.16 ^ _2934_/A1 (OA211x2_ASAP7_75t_R)
     1    0.62   25.21   78.91 1464.07 ^ _2934_/Y (OA211x2_ASAP7_75t_R)
                                         _0787_ (net)
                 25.21    0.00 1464.07 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                               1464.07   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -16.78 4983.22   library setup time
                               4983.22   data required time
-----------------------------------------------------------------------------
                               4983.22   data required time
                               -1464.07   data arrival time
-----------------------------------------------------------------------------
                               3519.15   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-04   7.69e-06   1.02e-07   2.37e-04  84.8%
Combinational          2.81e-05   1.41e-05   1.32e-07   4.24e-05  15.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.57e-04   2.18e-05   2.34e-07   2.79e-04 100.0%
                          92.1%       7.8%       0.1%
