// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "06/12/2020 18:49:19"

// 
// Device: Altera 5CGXFC9E7F35C8 Package FBGA1152
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU (
	Reset,
	Reloj,
	Registers_ALU,
	IR_ALU,
	CSR_ALU,
	Control_ALU,
	PC_ALU,
	ALU_Registers,
	ALU_PC,
	ALU_CSR,
	ALU_MAR,
	AddrMode32o,
	AddrMode34o,
	AdderResulto,
	MulResulto,
	LSRRegistero,
	LSRegistero,
	ASRRegistero,
	ALU_Control);
input 	Reset;
input 	Reloj;
input 	[63:0] Registers_ALU;
input 	[29:0] IR_ALU;
input 	[31:0] CSR_ALU;
input 	[36:0] Control_ALU;
input 	[31:0] PC_ALU;
output 	[31:0] ALU_Registers;
output 	[31:0] ALU_PC;
output 	[31:0] ALU_CSR;
output 	[31:0] ALU_MAR;
output 	[31:0] AddrMode32o;
output 	[31:0] AddrMode34o;
output 	[31:0] AdderResulto;
output 	[31:0] MulResulto;
output 	[31:0] LSRRegistero;
output 	[31:0] LSRegistero;
output 	[31:0] ASRRegistero;
output 	[3:0] ALU_Control;

// Design Ports Information
// CSR_ALU[0]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[1]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[4]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[5]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[6]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[7]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[8]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[9]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[10]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[11]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[12]	=>  Location: PIN_B29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[13]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[14]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[15]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[16]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[17]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[18]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[19]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[20]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[21]	=>  Location: PIN_B31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[22]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[23]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[24]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[25]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[26]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[27]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[28]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[29]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[30]	=>  Location: PIN_AL31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CSR_ALU[31]	=>  Location: PIN_E29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[0]	=>  Location: PIN_AL21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[2]	=>  Location: PIN_R34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[4]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[6]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[7]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[8]	=>  Location: PIN_AP5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[9]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[10]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[11]	=>  Location: PIN_AM8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[12]	=>  Location: PIN_AP32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[13]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[14]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[16]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[17]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[18]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[19]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[20]	=>  Location: PIN_AP10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[21]	=>  Location: PIN_H29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[22]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[23]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[24]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[25]	=>  Location: PIN_AL26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[26]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[27]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[28]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[29]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[30]	=>  Location: PIN_AM15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Registers[31]	=>  Location: PIN_AN28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[0]	=>  Location: PIN_G33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[1]	=>  Location: PIN_AN8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[2]	=>  Location: PIN_AN18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[4]	=>  Location: PIN_AN24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[5]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[7]	=>  Location: PIN_AP30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[8]	=>  Location: PIN_AP21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[11]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[12]	=>  Location: PIN_AN17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[13]	=>  Location: PIN_AM24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[14]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[15]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[16]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[17]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[18]	=>  Location: PIN_N33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[19]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[20]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[21]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[22]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[23]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[24]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[25]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[26]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[27]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[28]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[29]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[30]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_PC[31]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[0]	=>  Location: PIN_AN16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[4]	=>  Location: PIN_AL22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[6]	=>  Location: PIN_AM5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[8]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[9]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[10]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[11]	=>  Location: PIN_AM10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[13]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[14]	=>  Location: PIN_AM9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[15]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[16]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[17]	=>  Location: PIN_U29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[18]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[19]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[20]	=>  Location: PIN_AL15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[21]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[22]	=>  Location: PIN_AN4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[23]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[24]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[25]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[26]	=>  Location: PIN_P31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[27]	=>  Location: PIN_AN9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[29]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[30]	=>  Location: PIN_AL13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_CSR[31]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[0]	=>  Location: PIN_L33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[1]	=>  Location: PIN_AP26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[2]	=>  Location: PIN_AL18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[3]	=>  Location: PIN_AP25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[5]	=>  Location: PIN_R33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[6]	=>  Location: PIN_M33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[7]	=>  Location: PIN_AN27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[8]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[9]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[10]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[11]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[12]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[13]	=>  Location: PIN_AN22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[14]	=>  Location: PIN_AL25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[15]	=>  Location: PIN_J32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[16]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[17]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[18]	=>  Location: PIN_AN21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[19]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[20]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[21]	=>  Location: PIN_AP16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[22]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[23]	=>  Location: PIN_AN19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[24]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[25]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[26]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[27]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[28]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[29]	=>  Location: PIN_L31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[30]	=>  Location: PIN_AN7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_MAR[31]	=>  Location: PIN_AP14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[0]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[1]	=>  Location: PIN_G31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[2]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[3]	=>  Location: PIN_AN32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[6]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[7]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[8]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[9]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[10]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[11]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[12]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[14]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[15]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[16]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[17]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[18]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[19]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[20]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[21]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[22]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[23]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[24]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[25]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[26]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[27]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[28]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[29]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[30]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode32o[31]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[0]	=>  Location: PIN_P32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[1]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[3]	=>  Location: PIN_AL6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[4]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[7]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[8]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[9]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[10]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[11]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[12]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[15]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[16]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[17]	=>  Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[18]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[19]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[20]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[21]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[22]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[23]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[24]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[25]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[26]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[27]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[28]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[29]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[30]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AddrMode34o[31]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[1]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[2]	=>  Location: PIN_K32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[4]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[5]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[6]	=>  Location: PIN_H33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[8]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[9]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[10]	=>  Location: PIN_AM14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[11]	=>  Location: PIN_U34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[12]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[13]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[14]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[16]	=>  Location: PIN_AP11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[17]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[18]	=>  Location: PIN_AM26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[19]	=>  Location: PIN_N34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[20]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[21]	=>  Location: PIN_AP12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[22]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[23]	=>  Location: PIN_T31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[24]	=>  Location: PIN_AN12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[25]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[26]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[27]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[28]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[29]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[30]	=>  Location: PIN_AL10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AdderResulto[31]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[0]	=>  Location: PIN_AL28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[1]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[3]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[6]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[7]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[8]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[9]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[10]	=>  Location: PIN_K34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[11]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[12]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[13]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[14]	=>  Location: PIN_J34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[15]	=>  Location: PIN_G34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[16]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[17]	=>  Location: PIN_N32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[18]	=>  Location: PIN_N31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[19]	=>  Location: PIN_K33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[20]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[21]	=>  Location: PIN_C31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[22]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[23]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[24]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[25]	=>  Location: PIN_V33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[26]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[27]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[28]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[29]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[30]	=>  Location: PIN_L32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MulResulto[31]	=>  Location: PIN_AL30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[2]	=>  Location: PIN_AL8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[3]	=>  Location: PIN_AP6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[5]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[6]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[8]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[9]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[10]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[12]	=>  Location: PIN_V34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[13]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[14]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[15]	=>  Location: PIN_H32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[16]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[17]	=>  Location: PIN_H34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[18]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[19]	=>  Location: PIN_AM16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[20]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[21]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[22]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[23]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[24]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[25]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[26]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[27]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[28]	=>  Location: PIN_AA33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[29]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[30]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRRegistero[31]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[0]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[1]	=>  Location: PIN_AM25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[5]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[6]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[7]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[8]	=>  Location: PIN_M31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[9]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[10]	=>  Location: PIN_AM29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[11]	=>  Location: PIN_AM4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[13]	=>  Location: PIN_Y34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[14]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[15]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[16]	=>  Location: PIN_T33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[18]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[19]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[20]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[21]	=>  Location: PIN_H31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[22]	=>  Location: PIN_AP7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[23]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[24]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[25]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[26]	=>  Location: PIN_AN5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[27]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[28]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[29]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[30]	=>  Location: PIN_AB34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LSRegistero[31]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[1]	=>  Location: PIN_AM23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[3]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[4]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[6]	=>  Location: PIN_T32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[8]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[10]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[11]	=>  Location: PIN_AM11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[12]	=>  Location: PIN_AM6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[13]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[14]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[15]	=>  Location: PIN_AK30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[16]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[17]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[18]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[19]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[20]	=>  Location: PIN_AN14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[21]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[22]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[23]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[24]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[25]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[26]	=>  Location: PIN_M34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[27]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[28]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[29]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[30]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ASRRegistero[31]	=>  Location: PIN_AN13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Control[0]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Control[1]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Control[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Control[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[1]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[3]	=>  Location: PIN_AN29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[4]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[5]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[25]	=>  Location: PIN_J31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[26]	=>  Location: PIN_AP27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[27]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[28]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[29]	=>  Location: PIN_AL7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[14]	=>  Location: PIN_AJ34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[8]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[22]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[0]	=>  Location: PIN_AH33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[32]	=>  Location: PIN_AJ31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[33]	=>  Location: PIN_AH34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[1]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[34]	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[2]	=>  Location: PIN_AK34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[35]	=>  Location: PIN_AM34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[3]	=>  Location: PIN_AD31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[4]	=>  Location: PIN_AA31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[36]	=>  Location: PIN_AE32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[5]	=>  Location: PIN_AF32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[37]	=>  Location: PIN_AF31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[39]	=>  Location: PIN_AG34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[6]	=>  Location: PIN_AB31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[38]	=>  Location: PIN_AC32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[7]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[8]	=>  Location: PIN_AG31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[40]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[9]	=>  Location: PIN_AA32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[41]	=>  Location: PIN_AG33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[10]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[42]	=>  Location: PIN_AH32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[11]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[43]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[12]	=>  Location: PIN_W34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[44]	=>  Location: PIN_Y32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[13]	=>  Location: PIN_AF33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[45]	=>  Location: PIN_AD34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[47]	=>  Location: PIN_U31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[14]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[46]	=>  Location: PIN_W32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[15]	=>  Location: PIN_V32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[16]	=>  Location: PIN_R32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[48]	=>  Location: PIN_AL33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[17]	=>  Location: PIN_AE34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[49]	=>  Location: PIN_AL32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[18]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[50]	=>  Location: PIN_AB33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[51]	=>  Location: PIN_AC33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[19]	=>  Location: PIN_Y33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[52]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[20]	=>  Location: PIN_AK32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[53]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[21]	=>  Location: PIN_AJ32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[22]	=>  Location: PIN_AK33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[55]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[54]	=>  Location: PIN_AL27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[23]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[24]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[56]	=>  Location: PIN_AM33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[25]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[57]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[26]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[58]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[27]	=>  Location: PIN_AM31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[59]	=>  Location: PIN_AP31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[28]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[60]	=>  Location: PIN_AN11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[29]	=>  Location: PIN_AN33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[61]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[30]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[62]	=>  Location: PIN_AL11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[63]	=>  Location: PIN_AP17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Registers_ALU[31]	=>  Location: PIN_AN31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[31]	=>  Location: PIN_V31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[23]	=>  Location: PIN_W31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[24]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[16]	=>  Location: PIN_AM13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[25]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[17]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[26]	=>  Location: PIN_AM30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[1]	=>  Location: PIN_AM21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[3]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[5]	=>  Location: PIN_U33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[10]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[28]	=>  Location: PIN_AP9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[30]	=>  Location: PIN_AN34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[27]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[29]	=>  Location: PIN_AE33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[12]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[33]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[32]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[34]	=>  Location: PIN_AM20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[35]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[21]	=>  Location: PIN_AH31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[11]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[0]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[0]	=>  Location: PIN_AL16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[9]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[2]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[4]	=>  Location: PIN_AM28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[13]	=>  Location: PIN_AP15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[14]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[6]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[15]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[1]	=>  Location: PIN_AL20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[7]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[16]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[8]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[3]	=>  Location: PIN_AP29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[18]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[9]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[4]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[19]	=>  Location: PIN_P34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[10]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[5]	=>  Location: PIN_AL17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[20]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[21]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[12]	=>  Location: PIN_Y29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[23]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[9]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[10]	=>  Location: PIN_AL23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_ALU[24]	=>  Location: PIN_AC31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[11]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[12]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[13]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[14]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[15]	=>  Location: PIN_AP19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[16]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[17]	=>  Location: PIN_AN23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[18]	=>  Location: PIN_AP20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[19]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[20]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[21]	=>  Location: PIN_AN26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[22]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[23]	=>  Location: PIN_AM19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[24]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[25]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[26]	=>  Location: PIN_AM18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[28]	=>  Location: PIN_AP24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[29]	=>  Location: PIN_AP22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_ALU[31]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reloj	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_AD32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[20]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[18]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[36]	=>  Location: PIN_AL12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Control_ALU[19]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CSR_ALU[0]~input_o ;
wire \CSR_ALU[1]~input_o ;
wire \CSR_ALU[2]~input_o ;
wire \CSR_ALU[3]~input_o ;
wire \CSR_ALU[4]~input_o ;
wire \CSR_ALU[5]~input_o ;
wire \CSR_ALU[6]~input_o ;
wire \CSR_ALU[7]~input_o ;
wire \CSR_ALU[8]~input_o ;
wire \CSR_ALU[9]~input_o ;
wire \CSR_ALU[10]~input_o ;
wire \CSR_ALU[11]~input_o ;
wire \CSR_ALU[12]~input_o ;
wire \CSR_ALU[13]~input_o ;
wire \CSR_ALU[14]~input_o ;
wire \CSR_ALU[15]~input_o ;
wire \CSR_ALU[16]~input_o ;
wire \CSR_ALU[17]~input_o ;
wire \CSR_ALU[18]~input_o ;
wire \CSR_ALU[19]~input_o ;
wire \CSR_ALU[20]~input_o ;
wire \CSR_ALU[21]~input_o ;
wire \CSR_ALU[22]~input_o ;
wire \CSR_ALU[23]~input_o ;
wire \CSR_ALU[24]~input_o ;
wire \CSR_ALU[25]~input_o ;
wire \CSR_ALU[26]~input_o ;
wire \CSR_ALU[27]~input_o ;
wire \CSR_ALU[28]~input_o ;
wire \CSR_ALU[29]~input_o ;
wire \CSR_ALU[30]~input_o ;
wire \CSR_ALU[31]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Control_ALU[1]~input_o ;
wire \Control_ALU[3]~input_o ;
wire \Control_ALU[26]~input_o ;
wire \Control_ALU[25]~input_o ;
wire \Control_ALU[16]~input_o ;
wire \Control_ALU[17]~input_o ;
wire \ALU_Registers[31]~1_combout ;
wire \Control_ALU[22]~input_o ;
wire \Control_ALU[23]~input_o ;
wire \Control_ALU[13]~input_o ;
wire \Control_ALU[24]~input_o ;
wire \Control_ALU[15]~input_o ;
wire \Control_ALU[31]~input_o ;
wire \ALU_Registers[31]~2_combout ;
wire \ALU_Registers[31]~3_combout ;
wire \Reloj~input_o ;
wire \Reloj~inputCLKENA0_outclk ;
wire \Registers_ALU[0]~input_o ;
wire \Control_ALU[36]~input_o ;
wire \ASR|D0~feeder_combout ;
wire \Registers_ALU[1]~input_o ;
wire \ASR|D1~feeder_combout ;
wire \Registers_ALU[2]~input_o ;
wire \ASR|D2~feeder_combout ;
wire \Registers_ALU[3]~input_o ;
wire \ASR|D3~feeder_combout ;
wire \Registers_ALU[4]~input_o ;
wire \ASR|D4~feeder_combout ;
wire \Registers_ALU[5]~input_o ;
wire \ASR|D5~feeder_combout ;
wire \Registers_ALU[6]~input_o ;
wire \ASR|D6~feeder_combout ;
wire \Registers_ALU[7]~input_o ;
wire \ASR|D7~feeder_combout ;
wire \Registers_ALU[8]~input_o ;
wire \ASR|D8~feeder_combout ;
wire \Registers_ALU[9]~input_o ;
wire \ASR|D9~feeder_combout ;
wire \Registers_ALU[10]~input_o ;
wire \ASR|D10~feeder_combout ;
wire \Registers_ALU[11]~input_o ;
wire \ASR|D11~feeder_combout ;
wire \Registers_ALU[12]~input_o ;
wire \ASR|D12~feeder_combout ;
wire \Registers_ALU[13]~input_o ;
wire \ASR|D13~feeder_combout ;
wire \Registers_ALU[14]~input_o ;
wire \ASR|D14~feeder_combout ;
wire \Registers_ALU[15]~input_o ;
wire \ASR|D15~feeder_combout ;
wire \Registers_ALU[16]~input_o ;
wire \ASR|D16~feeder_combout ;
wire \Registers_ALU[17]~input_o ;
wire \ASR|D17~feeder_combout ;
wire \Registers_ALU[18]~input_o ;
wire \ASR|D18~feeder_combout ;
wire \Registers_ALU[19]~input_o ;
wire \ASR|D19~feeder_combout ;
wire \Registers_ALU[20]~input_o ;
wire \ASR|D20~feeder_combout ;
wire \Registers_ALU[21]~input_o ;
wire \ASR|D21~feeder_combout ;
wire \Registers_ALU[22]~input_o ;
wire \ASR|D22~feeder_combout ;
wire \Registers_ALU[23]~input_o ;
wire \ASR|D23~feeder_combout ;
wire \Registers_ALU[24]~input_o ;
wire \ASR|D24~feeder_combout ;
wire \Registers_ALU[25]~input_o ;
wire \ASR|D25~feeder_combout ;
wire \Registers_ALU[26]~input_o ;
wire \ASR|D26~feeder_combout ;
wire \Registers_ALU[27]~input_o ;
wire \ASR|D27~feeder_combout ;
wire \Registers_ALU[28]~input_o ;
wire \ASR|D28~feeder_combout ;
wire \Registers_ALU[29]~input_o ;
wire \Registers_ALU[30]~input_o ;
wire \ASR|D30~feeder_combout ;
wire \Registers_ALU[31]~input_o ;
wire \Control_ALU[19]~input_o ;
wire \Control_ALU[18]~input_o ;
wire \ASR|D[31]~0_combout ;
wire \Reset~input_o ;
wire \Control_ALU[20]~input_o ;
wire \ASR|D31~q ;
wire \ASRReplace~combout ;
wire \ASR|D30~q ;
wire \ASR|D29~q ;
wire \ASR|D28~q ;
wire \ASR|D27~q ;
wire \ASR|D26~q ;
wire \ASR|D25~q ;
wire \ASR|D24~q ;
wire \ASR|D23~q ;
wire \ASR|D22~q ;
wire \ASR|D21~q ;
wire \ASR|D20~q ;
wire \ASR|D19~q ;
wire \ASR|D18~q ;
wire \ASR|D17~q ;
wire \ASR|D16~q ;
wire \ASR|D15~q ;
wire \ASR|D14~q ;
wire \ASR|D13~q ;
wire \ASR|D12~q ;
wire \ASR|D11~q ;
wire \ASR|D10~q ;
wire \ASR|D9~q ;
wire \ASR|D8~q ;
wire \ASR|D7~q ;
wire \ASR|D6~q ;
wire \ASR|D5~q ;
wire \ASR|D4~q ;
wire \ASR|D3~q ;
wire \ASR|D2~q ;
wire \ASR|D1~q ;
wire \ASR|D0~q ;
wire \LSR|D0~feeder_combout ;
wire \LSR|D1~feeder_combout ;
wire \LSR|D2~feeder_combout ;
wire \LSR|D3~feeder_combout ;
wire \LSR|D4~feeder_combout ;
wire \LSR|D5~feeder_combout ;
wire \LSR|D6~feeder_combout ;
wire \LSR|D7~feeder_combout ;
wire \LSR|D8~feeder_combout ;
wire \LSR|D9~feeder_combout ;
wire \LSR|D10~feeder_combout ;
wire \LSR|D11~feeder_combout ;
wire \LSR|D12~feeder_combout ;
wire \LSR|D13~feeder_combout ;
wire \LSR|D14~feeder_combout ;
wire \LSR|D15~feeder_combout ;
wire \LSR|D16~feeder_combout ;
wire \LSR|D17~feeder_combout ;
wire \LSR|D18~feeder_combout ;
wire \LSR|D19~feeder_combout ;
wire \LSR|D20~feeder_combout ;
wire \LSR|D21~feeder_combout ;
wire \LSR|D22~feeder_combout ;
wire \LSR|D23~feeder_combout ;
wire \LSR|D24~feeder_combout ;
wire \LSR|D25~feeder_combout ;
wire \LSR|D26~feeder_combout ;
wire \LSR|D27~feeder_combout ;
wire \LSR|D28~feeder_combout ;
wire \LSR|D29~feeder_combout ;
wire \LSR|D30~feeder_combout ;
wire \LSR|D31~q ;
wire \LSRReplace~combout ;
wire \LSR|D30~q ;
wire \LSR|D29~q ;
wire \LSR|D28~q ;
wire \LSR|D27~q ;
wire \LSR|D26~q ;
wire \LSR|D25~q ;
wire \LSR|D24~q ;
wire \LSR|D23~q ;
wire \LSR|D22~q ;
wire \LSR|D21~q ;
wire \LSR|D20~q ;
wire \LSR|D19~q ;
wire \LSR|D18~q ;
wire \LSR|D17~q ;
wire \LSR|D16~q ;
wire \LSR|D15~q ;
wire \LSR|D14~q ;
wire \LSR|D13~q ;
wire \LSR|D12~q ;
wire \LSR|D11~q ;
wire \LSR|D10~q ;
wire \LSR|D9~q ;
wire \LSR|D8~q ;
wire \LSR|D7~q ;
wire \LSR|D6~q ;
wire \LSR|D5~q ;
wire \LSR|D4~q ;
wire \LSR|D3~q ;
wire \LSR|D2~q ;
wire \LSR|D1~q ;
wire \LSR|D0~q ;
wire \Registers_ALU[32]~input_o ;
wire \Mul|Add32A|Carry~0_combout ;
wire \LS|D0~q ;
wire \IR_ALU[13]~input_o ;
wire \InputXORB[0]~0_combout ;
wire \IR_ALU[8]~input_o ;
wire \Control_ALU[28]~input_o ;
wire \Control_ALU[30]~input_o ;
wire \InputANDB[0]~0_combout ;
wire \InputANDB[0]~1_combout ;
wire \Control_ALU[8]~input_o ;
wire \AdderInputB[8]~0_combout ;
wire \Control_ALU[9]~input_o ;
wire \Control_ALU[10]~input_o ;
wire \AddrBSelector[5]~2_combout ;
wire \Control_ALU[2]~input_o ;
wire \Control_ALU[4]~input_o ;
wire \Control_ALU[5]~input_o ;
wire \AdderInputA[0]~1_combout ;
wire \Control_ALU[33]~input_o ;
wire \Control_ALU[32]~input_o ;
wire \AdderInputB[0]~1_combout ;
wire \Control_ALU[6]~input_o ;
wire \Control_ALU[7]~input_o ;
wire \AddrBSelector[3]~0_combout ;
wire \Control_ALU[35]~input_o ;
wire \Control_ALU[34]~input_o ;
wire \AddrASelector[1]~0_combout ;
wire \Control_ALU[14]~input_o ;
wire \Control_ALU[21]~input_o ;
wire \Control_ALU[11]~input_o ;
wire \Control_ALU[12]~input_o ;
wire \AddrBSelector[6]~1_combout ;
wire \AddrASelector[1]~1_combout ;
wire \Control_ALU[0]~input_o ;
wire \AdderInputA[0]~2_combout ;
wire \PC_ALU[0]~input_o ;
wire \AdderInputA[0]~0_combout ;
wire \AdderInputB[18]~12_combout ;
wire \AdderInputB[5]~13_combout ;
wire \AdderInputB[0]~14_combout ;
wire \AdderInputB[0]~15_combout ;
wire \IR_ALU[25]~input_o ;
wire \AdderInputB[0]~10_combout ;
wire \AdderInputB[0]~9_combout ;
wire \IR_ALU[5]~input_o ;
wire \AdderInputB[0]~2_combout ;
wire \IR_ALU[14]~input_o ;
wire \AdderInputB[0]~3_combout ;
wire \AdderInputB[0]~4_combout ;
wire \AdderInputB[0]~7_combout ;
wire \IR_ALU[1]~input_o ;
wire \IR_ALU[0]~input_o ;
wire \AdderInputB[0]~5_combout ;
wire \AdderInputB[0]~6_combout ;
wire \AdderInputB[0]~8_combout ;
wire \AdderInputB[0]~11_combout ;
wire \ALU_Registers[31]~0_combout ;
wire \Control_ALU[29]~input_o ;
wire \Control_ALU[27]~input_o ;
wire \InputORB[0]~1_combout ;
wire \InputORB[0]~0_combout ;
wire \ALU_Registers[0]~237_combout ;
wire \ALU_Registers[0]~233_combout ;
wire \ALU_Registers[0]$latch~combout ;
wire \LS|D1~feeder_combout ;
wire \LSReplace~combout ;
wire \LS|D1~q ;
wire \Registers_ALU[33]~input_o ;
wire \InputXORB[1]~1_combout ;
wire \IR_ALU[26]~input_o ;
wire \IR_ALU[15]~input_o ;
wire \IR_ALU[6]~input_o ;
wire \AdderInputB[1]~16_combout ;
wire \IR_ALU[2]~input_o ;
wire \AdderInputB[1]~17_combout ;
wire \AdderInputB[1]~18_combout ;
wire \PC_ALU[1]~input_o ;
wire \AdderInputA[1]~3_combout ;
wire \IR_ALU[9]~input_o ;
wire \InputANDB[1]~2_combout ;
wire \InputORB[1]~2_combout ;
wire \ALU_Registers[1]~229_combout ;
wire \ALU_Registers[1]~225_combout ;
wire \ALU_Registers[1]$latch~combout ;
wire \LS|D2~feeder_combout ;
wire \LS|D2~q ;
wire \ALU_Registers[2]~4_combout ;
wire \Mul|Add32A|Carry~1_combout ;
wire \Registers_ALU[34]~input_o ;
wire \Mul|FPP1|BPP0|PartialProduct~0_combout ;
wire \Mul|FPP0|BPP2|PartialProduct~0_combout ;
wire \Mul|Add32B|Carry~0_combout ;
wire \IR_ALU[27]~input_o ;
wire \IR_ALU[7]~input_o ;
wire \IR_ALU[16]~input_o ;
wire \AdderInputB[2]~19_combout ;
wire \AdderInputB[2]~20_combout ;
wire \IR_ALU[3]~input_o ;
wire \AdderInputB[2]~21_combout ;
wire \AdderInputB[2]~22_combout ;
wire \AdderInputB[2]~23_combout ;
wire \PC_ALU[2]~input_o ;
wire \AdderInputA[2]~4_combout ;
wire \InputXORB[2]~2_combout ;
wire \IR_ALU[10]~input_o ;
wire \InputANDB[2]~3_combout ;
wire \InputORB[2]~3_combout ;
wire \ALU_Registers[2]~221_combout ;
wire \ALU_Registers[2]~5_combout ;
wire \ALU_Registers[2]$latch~combout ;
wire \Registers_ALU[35]~input_o ;
wire \Mul|FPP1|BPP1|PartialProduct~combout ;
wire \Mul|FPP0|BPP3|PartialProduct~0_combout ;
wire \LS|D3~feeder_combout ;
wire \LS|D3~q ;
wire \InputXORB[3]~3_combout ;
wire \PC_ALU[3]~input_o ;
wire \AdderInputA[3]~5_combout ;
wire \IR_ALU[28]~input_o ;
wire \IR_ALU[17]~input_o ;
wire \AdderInputB[3]~24_combout ;
wire \IR_ALU[4]~input_o ;
wire \AdderInputB[3]~25_combout ;
wire \AdderInputB[3]~26_combout ;
wire \IR_ALU[11]~input_o ;
wire \InputANDB[3]~4_combout ;
wire \InputORB[3]~4_combout ;
wire \ALU_Registers[3]~217_combout ;
wire \ALU_Registers[3]~213_combout ;
wire \ALU_Registers[3]$latch~combout ;
wire \LS|D4~feeder_combout ;
wire \LS|D4~q ;
wire \Mul|FPP0|BPP4|PartialProduct~0_combout ;
wire \Mul|Add32B|Carry~1_combout ;
wire \Mul|FPP1|BPP2|PartialProduct~combout ;
wire \Registers_ALU[36]~input_o ;
wire \Mul|FPP2|BPP0|PartialProduct~0_combout ;
wire \InputXORB[4]~4_combout ;
wire \IR_ALU[12]~input_o ;
wire \InputANDB[4]~5_combout ;
wire \PC_ALU[4]~input_o ;
wire \AdderInputA[4]~6_combout ;
wire \AdderInputB[11]~27_combout ;
wire \IR_ALU[18]~input_o ;
wire \AdderInputB[4]~131_combout ;
wire \IR_ALU[29]~input_o ;
wire \AdderInputB[4]~127_combout ;
wire \AdderInputB[4]~28_combout ;
wire \InputORB[4]~5_combout ;
wire \ALU_Registers[4]~209_combout ;
wire \ALU_Registers[4]~205_combout ;
wire \ALU_Registers[4]$latch~combout ;
wire \Mul|FPP1|BPP3|PartialProduct~combout ;
wire \Mul|FPP0|BPP5|PartialProduct~0_combout ;
wire \Registers_ALU[37]~input_o ;
wire \LS|D5~feeder_combout ;
wire \LS|D5~q ;
wire \ALU_Registers[5]~6_combout ;
wire \InputANDB[5]~6_combout ;
wire \PC_ALU[5]~input_o ;
wire \AdderInputA[5]~7_combout ;
wire \IR_ALU[19]~input_o ;
wire \AdderInputB[5]~123_combout ;
wire \AdderInputB[5]~29_combout ;
wire \AdderInputB[5]~30_combout ;
wire \InputXORB[5]~5_combout ;
wire \InputORB[5]~6_combout ;
wire \ALU_Registers[5]~201_combout ;
wire \ALU_Registers[5]~7_combout ;
wire \ALU_Registers[5]$latch~combout ;
wire \Mul|FPP1|BPP4|PartialProduct~combout ;
wire \Mul|FPP0|BPP6|PartialProduct~0_combout ;
wire \Mul|Add32A|Carry~2_combout ;
wire \Registers_ALU[39]~input_o ;
wire \Mul|FPP2|BPP2|PartialProduct~combout ;
wire \Mul|Add30|Carry~0_combout ;
wire \Registers_ALU[38]~input_o ;
wire \Mul|FPP3|BPP0|PartialProduct~combout ;
wire \Mul|Add32C|Carry~0_combout ;
wire \LS|D6~feeder_combout ;
wire \LS|D6~q ;
wire \InputXORB[6]~6_combout ;
wire \InputANDB[6]~7_combout ;
wire \PC_ALU[6]~input_o ;
wire \AdderInputA[6]~8_combout ;
wire \IR_ALU[20]~input_o ;
wire \AdderInputB[8]~31_combout ;
wire \AdderInputB[8]~32_combout ;
wire \AdderInputB[6]~33_combout ;
wire \AdderInputB[6]~119_combout ;
wire \InputORB[6]~7_combout ;
wire \ALU_Registers[6]~197_combout ;
wire \ALU_Registers[6]~193_combout ;
wire \ALU_Registers[6]$latch~combout ;
wire \Mul|FPP3|BPP1|PartialProduct~combout ;
wire \Mul|FPP2|BPP3|PartialProduct~combout ;
wire \Mul|Add32C|Carry~1_combout ;
wire \Mul|Add32A|Carry~3_combout ;
wire \Mul|FPP1|BPP5|PartialProduct~combout ;
wire \Mul|FPP0|BPP7|PartialProduct~0_combout ;
wire \Mul|Add32A|Carry~4_combout ;
wire \Mul|Add32C|Result[7]~0_combout ;
wire \LS|D7~feeder_combout ;
wire \LS|D7~q ;
wire \InputXORB[7]~7_combout ;
wire \InputANDB[7]~8_combout ;
wire \PC_ALU[7]~input_o ;
wire \AdderInputA[7]~9_combout ;
wire \IR_ALU[21]~input_o ;
wire \AdderInputB[7]~34_combout ;
wire \AdderInputB[7]~115_combout ;
wire \InputORB[7]~8_combout ;
wire \ALU_Registers[7]~189_combout ;
wire \ALU_Registers[7]~185_combout ;
wire \ALU_Registers[7]$latch~combout ;
wire \Mul|FPP2|BPP4|PartialProduct~combout ;
wire \Mul|FPP3|BPP2|PartialProduct~combout ;
wire \Mul|FPP1|BPP6|PartialProduct~combout ;
wire \Mul|FPP0|BPP8|PartialProduct~0_combout ;
wire \Mul|Add32A|Carry~5_combout ;
wire \Mul|Add32B|Carry~2_combout ;
wire \Registers_ALU[40]~input_o ;
wire \Mul|FPP4|BPP0|PartialProduct~0_combout ;
wire \LS|D8~feeder_combout ;
wire \LS|D8~q ;
wire \InputXORB[8]~8_combout ;
wire \InputANDB[8]~9_combout ;
wire \IR_ALU[22]~input_o ;
wire \AdderInputB[8]~35_combout ;
wire \AdderInputB[8]~111_combout ;
wire \PC_ALU[8]~input_o ;
wire \AdderInputA[8]~10_combout ;
wire \InputORB[8]~9_combout ;
wire \ALU_Registers[8]~181_combout ;
wire \ALU_Registers[8]~177_combout ;
wire \ALU_Registers[8]$latch~combout ;
wire \LS|D9~feeder_combout ;
wire \LS|D9~q ;
wire \Registers_ALU[41]~input_o ;
wire \Mul|FPP0|BPP9|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP7|PartialProduct~combout ;
wire \Mul|FPP3|BPP3|PartialProduct~combout ;
wire \Mul|FPP2|BPP5|PartialProduct~combout ;
wire \InputXORB[9]~9_combout ;
wire \InputANDB[9]~10_combout ;
wire \IR_ALU[23]~input_o ;
wire \AdderInputB[9]~36_combout ;
wire \AdderInputB[9]~107_combout ;
wire \PC_ALU[9]~input_o ;
wire \AdderInputA[9]~11_combout ;
wire \CRAA32|Carry~0_combout ;
wire \InputORB[9]~10_combout ;
wire \ALU_Registers[9]~173_combout ;
wire \ALU_Registers[9]~169_combout ;
wire \ALU_Registers[9]$latch~combout ;
wire \Registers_ALU[42]~input_o ;
wire \InputANDB[10]~11_combout ;
wire \AdderInputB[10]~37_combout ;
wire \AdderInputB[10]~38_combout ;
wire \AdderInputB[10]~103_combout ;
wire \PC_ALU[10]~input_o ;
wire \AdderInputA[10]~12_combout ;
wire \CRAA32|Carry~2_combout ;
wire \CRAA32|Carry~1_combout ;
wire \InputXORB[10]~10_combout ;
wire \InputORB[10]~11_combout ;
wire \ALU_Registers[10]~165_combout ;
wire \Mul|FPP5|BPP0|PartialProduct~0_combout ;
wire \Mul|Add26A|Carry~0_combout ;
wire \Mul|FPP4|BPP2|PartialProduct~0_combout ;
wire \Mul|Add26B|Carry~0_combout ;
wire \Mul|FPP1|BPP8|PartialProduct~combout ;
wire \Mul|FPP0|BPP10|PartialProduct~0_combout ;
wire \Mul|FPP2|BPP6|PartialProduct~combout ;
wire \Mul|FPP3|BPP4|PartialProduct~combout ;
wire \Mul|Add30|Carry~1_combout ;
wire \LS|D10~feeder_combout ;
wire \LS|D10~q ;
wire \ALU_Registers[10]~8_combout ;
wire \ALU_Registers[10]~9_combout ;
wire \ALU_Registers[10]$latch~combout ;
wire \LS|D11~feeder_combout ;
wire \LS|D11~q ;
wire \Registers_ALU[43]~input_o ;
wire \Mul|FPP5|BPP1|PartialProduct~combout ;
wire \Mul|FPP4|BPP3|PartialProduct~combout ;
wire \Mul|FPP1|BPP9|PartialProduct~combout ;
wire \Mul|Add32A|Carry~6_combout ;
wire \Mul|FPP2|BPP7|PartialProduct~combout ;
wire \Mul|Add30|Carry~2_combout ;
wire \Mul|FPP3|BPP5|PartialProduct~combout ;
wire \Mul|Add30|Carry~3_combout ;
wire \Mul|Add32B|Carry~3_combout ;
wire \IR_ALU[24]~input_o ;
wire \InputXORB[11]~11_combout ;
wire \InputANDB[11]~12_combout ;
wire \AdderInputB[11]~39_combout ;
wire \AdderInputB[11]~99_combout ;
wire \PC_ALU[11]~input_o ;
wire \AdderInputA[11]~13_combout ;
wire \InputORB[11]~12_combout ;
wire \ALU_Registers[11]~161_combout ;
wire \ALU_Registers[11]~157_combout ;
wire \ALU_Registers[11]$latch~combout ;
wire \LS|D12~feeder_combout ;
wire \LS|D12~q ;
wire \ALU_Registers[12]~10_combout ;
wire \Mul|FPP1|BPP10|PartialProduct~combout ;
wire \Mul|Add32A|Carry~8_combout ;
wire \Mul|Add32A|Carry~7_combout ;
wire \Mul|FPP0|BPP12|PartialProduct~0_combout ;
wire \Mul|FPP2|BPP8|PartialProduct~combout ;
wire \Mul|FPP3|BPP6|PartialProduct~combout ;
wire \Mul|FPP4|BPP4|PartialProduct~combout ;
wire \Mul|FPP5|BPP2|PartialProduct~combout ;
wire \Registers_ALU[44]~input_o ;
wire \Mul|FPP6|BPP0|PartialProduct~0_combout ;
wire \Mul|Add26B|Carry~1_combout ;
wire \AdderInputB[18]~41_combout ;
wire \AdderInputB[12]~42_combout ;
wire \AdderInputB[12]~43_combout ;
wire \AdderInputB[12]~40_combout ;
wire \AdderInputB[12]~44_combout ;
wire \AdderInputB[12]~45_combout ;
wire \AdderInputB[12]~46_combout ;
wire \PC_ALU[12]~input_o ;
wire \AdderInputA[12]~14_combout ;
wire \InputANDB[12]~13_combout ;
wire \InputXORB[12]~12_combout ;
wire \InputORB[12]~13_combout ;
wire \ALU_Registers[12]~153_combout ;
wire \ALU_Registers[12]~11_combout ;
wire \ALU_Registers[12]$latch~combout ;
wire \Mul|FPP2|BPP9|PartialProduct~combout ;
wire \Mul|FPP3|BPP7|PartialProduct~combout ;
wire \Mul|FPP0|BPP13|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP11|PartialProduct~combout ;
wire \Mul|Add32A|Carry~9_combout ;
wire \Mul|Add32B|Carry~4_combout ;
wire \Registers_ALU[45]~input_o ;
wire \Mul|FPP4|BPP5|PartialProduct~combout ;
wire \Mul|FPP5|BPP3|PartialProduct~combout ;
wire \LS|D13~feeder_combout ;
wire \LS|D13~q ;
wire \PC_ALU[13]~input_o ;
wire \AdderInputA[13]~15_combout ;
wire \AdderInputB[13]~47_combout ;
wire \AdderInputB[13]~48_combout ;
wire \AdderInputB[13]~49_combout ;
wire \InputANDB[13]~14_combout ;
wire \InputXORB[13]~13_combout ;
wire \InputORB[13]~14_combout ;
wire \ALU_Registers[13]~149_combout ;
wire \ALU_Registers[13]~145_combout ;
wire \ALU_Registers[13]$latch~combout ;
wire \Registers_ALU[47]~input_o ;
wire \Mul|FPP0|BPP14|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP12|PartialProduct~combout ;
wire \Mul|Add32B|Carry~6_combout ;
wire \Mul|FPP3|BPP8|PartialProduct~combout ;
wire \Mul|FPP2|BPP10|PartialProduct~combout ;
wire \Mul|Add32B|Carry~5_combout ;
wire \Mul|FPP5|BPP4|PartialProduct~combout ;
wire \Mul|FPP4|BPP6|PartialProduct~combout ;
wire \Mul|Add26A|Carry~1_combout ;
wire \Registers_ALU[46]~input_o ;
wire \Mul|FPP7|BPP0|PartialProduct~combout ;
wire \Mul|FPP6|BPP2|PartialProduct~combout ;
wire \Mul|Add22|Carry~0_combout ;
wire \Mul|Add32D|Carry~0_combout ;
wire \LS|D14~feeder_combout ;
wire \LS|D14~q ;
wire \PC_ALU[14]~input_o ;
wire \AdderInputA[14]~16_combout ;
wire \AdderInputB[14]~50_combout ;
wire \AdderInputB[14]~51_combout ;
wire \AdderInputB[14]~52_combout ;
wire \CRAA32|Carry~3_combout ;
wire \InputANDB[14]~15_combout ;
wire \InputXORB[14]~14_combout ;
wire \InputORB[14]~15_combout ;
wire \ALU_Registers[14]~141_combout ;
wire \ALU_Registers[14]~137_combout ;
wire \ALU_Registers[14]$latch~combout ;
wire \Mul|FPP2|BPP11|PartialProduct~combout ;
wire \Mul|FPP3|BPP9|PartialProduct~combout ;
wire \Mul|Add30|Carry~4_combout ;
wire \Mul|FPP0|BPP15|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP13|PartialProduct~combout ;
wire \Mul|FPP5|BPP5|PartialProduct~combout ;
wire \Mul|FPP7|BPP1|PartialProduct~combout ;
wire \Mul|FPP6|BPP3|PartialProduct~combout ;
wire \Mul|FPP4|BPP7|PartialProduct~combout ;
wire \LS|D15~feeder_combout ;
wire \LS|D15~q ;
wire \InputANDB[15]~16_combout ;
wire \PC_ALU[15]~input_o ;
wire \AdderInputA[15]~17_combout ;
wire \AdderInputB[15]~53_combout ;
wire \AdderInputB[15]~54_combout ;
wire \AdderInputB[15]~55_combout ;
wire \CRAA32|Carry~4_combout ;
wire \CRAA32|Carry~5_combout ;
wire \InputXORB[15]~15_combout ;
wire \InputORB[15]~16_combout ;
wire \ALU_Registers[15]~133_combout ;
wire \ALU_Registers[15]~129_combout ;
wire \ALU_Registers[15]$latch~combout ;
wire \Mul|FPP4|BPP8|PartialProduct~combout ;
wire \Mul|FPP5|BPP6|PartialProduct~combout ;
wire \Mul|FPP6|BPP4|PartialProduct~combout ;
wire \Mul|FPP7|BPP2|PartialProduct~combout ;
wire \Mul|Add32D|Carry~1_combout ;
wire \Registers_ALU[48]~input_o ;
wire \Mul|FPP8|BPP0|PartialProduct~0_combout ;
wire \Mul|FPP2|BPP12|PartialProduct~combout ;
wire \Mul|Add30|Carry~5_combout ;
wire \Mul|FPP3|BPP10|PartialProduct~combout ;
wire \Mul|Add30|Carry~6_combout ;
wire \Mul|FPP1|BPP14|PartialProduct~combout ;
wire \Mul|Add32A|Carry~10_combout ;
wire \LS|D16~feeder_combout ;
wire \LS|D16~q ;
wire \PC_ALU[16]~input_o ;
wire \AdderInputA[16]~18_combout ;
wire \AdderInputB[16]~56_combout ;
wire \AdderInputB[16]~57_combout ;
wire \AdderInputB[16]~58_combout ;
wire \InputANDB[16]~17_combout ;
wire \InputXORB[16]~16_combout ;
wire \InputORB[16]~17_combout ;
wire \ALU_Registers[16]~125_combout ;
wire \ALU_Registers[16]~121_combout ;
wire \ALU_Registers[16]$latch~combout ;
wire \Registers_ALU[49]~input_o ;
wire \InputANDB[17]~18_combout ;
wire \AdderInputB[17]~59_combout ;
wire \AdderInputB[17]~60_combout ;
wire \AdderInputB[17]~61_combout ;
wire \PC_ALU[17]~input_o ;
wire \AdderInputA[17]~19_combout ;
wire \InputXORB[17]~17_combout ;
wire \InputORB[17]~18_combout ;
wire \ALU_Registers[17]~117_combout ;
wire \Mul|FPP5|BPP7|PartialProduct~combout ;
wire \Mul|FPP4|BPP9|PartialProduct~combout ;
wire \Mul|Add26A|Carry~2_combout ;
wire \Mul|FPP7|BPP3|PartialProduct~combout ;
wire \Mul|FPP6|BPP5|PartialProduct~combout ;
wire \Mul|FPP1|BPP15|PartialProduct~combout ;
wire \Mul|FPP0|BPP17|PartialProduct~0_combout ;
wire \Mul|Add32A|Carry~12_combout ;
wire \Mul|Add32A|Carry~11_combout ;
wire \Mul|FPP3|BPP11|PartialProduct~combout ;
wire \Mul|FPP2|BPP13|PartialProduct~combout ;
wire \LS|D17~feeder_combout ;
wire \LS|D17~q ;
wire \ALU_Registers[17]~12_combout ;
wire \ALU_Registers[17]~13_combout ;
wire \ALU_Registers[17]$latch~combout ;
wire \LS|D18~feeder_combout ;
wire \LS|D18~q ;
wire \Mul|FPP0|BPP18|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP16|PartialProduct~combout ;
wire \Mul|Add32A|Carry~13_combout ;
wire \Mul|FPP2|BPP14|PartialProduct~combout ;
wire \Mul|FPP3|BPP12|PartialProduct~combout ;
wire \Mul|Add32B|Carry~7_combout ;
wire \Mul|FPP7|BPP4|PartialProduct~combout ;
wire \Mul|FPP6|BPP6|PartialProduct~combout ;
wire \Mul|Add26A|Carry~4_combout ;
wire \Mul|FPP4|BPP10|PartialProduct~combout ;
wire \Mul|FPP5|BPP8|PartialProduct~combout ;
wire \Mul|Add26A|Carry~3_combout ;
wire \Mul|Add32C|Carry~2_combout ;
wire \Registers_ALU[50]~input_o ;
wire \Mul|FPP9|BPP0|PartialProduct~0_combout ;
wire \Mul|Add18A|Carry~0_combout ;
wire \Mul|FPP8|BPP2|PartialProduct~0_combout ;
wire \Mul|Add18B|Carry~0_combout ;
wire \AdderInputB[18]~62_combout ;
wire \AdderInputB[18]~63_combout ;
wire \AdderInputB[18]~64_combout ;
wire \PC_ALU[18]~input_o ;
wire \AdderInputA[18]~20_combout ;
wire \InputANDB[18]~19_combout ;
wire \InputXORB[18]~18_combout ;
wire \InputORB[18]~19_combout ;
wire \ALU_Registers[18]~113_combout ;
wire \ALU_Registers[18]~109_combout ;
wire \ALU_Registers[18]$latch~combout ;
wire \Registers_ALU[51]~input_o ;
wire \InputANDB[19]~20_combout ;
wire \PC_ALU[19]~input_o ;
wire \AdderInputA[19]~21_combout ;
wire \AdderInputB[28]~65_combout ;
wire \AdderInputB[28]~66_combout ;
wire \AdderInputB[19]~68_combout ;
wire \AdderInputB[19]~69_combout ;
wire \AdderInputB[19]~67_combout ;
wire \AdderInputB[19]~70_combout ;
wire \AdderInputB[19]~71_combout ;
wire \CRAA32|Carry~6_combout ;
wire \InputXORB[19]~19_combout ;
wire \InputORB[19]~20_combout ;
wire \ALU_Registers[19]~105_combout ;
wire \Mul|FPP0|BPP19|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP17|PartialProduct~combout ;
wire \Mul|Add32B|Carry~9_combout ;
wire \Mul|FPP3|BPP13|PartialProduct~combout ;
wire \Mul|FPP2|BPP15|PartialProduct~combout ;
wire \Mul|Add32B|Carry~8_combout ;
wire \Mul|FPP7|BPP5|PartialProduct~combout ;
wire \Mul|FPP6|BPP7|PartialProduct~combout ;
wire \Mul|FPP4|BPP11|PartialProduct~combout ;
wire \Mul|FPP5|BPP9|PartialProduct~combout ;
wire \Mul|FPP8|BPP3|PartialProduct~combout ;
wire \Mul|FPP9|BPP1|PartialProduct~combout ;
wire \LS|D19~feeder_combout ;
wire \LS|D19~q ;
wire \ALU_Registers[19]~14_combout ;
wire \ALU_Registers[19]~15_combout ;
wire \ALU_Registers[19]$latch~combout ;
wire \Registers_ALU[52]~input_o ;
wire \Mul|Add18B|Carry~1_combout ;
wire \Mul|FPP9|BPP2|PartialProduct~combout ;
wire \Mul|FPP8|BPP4|PartialProduct~combout ;
wire \Mul|FPP0|BPP20|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP18|PartialProduct~combout ;
wire \Mul|Add32A|Carry~14_combout ;
wire \Mul|FPP2|BPP16|PartialProduct~combout ;
wire \Mul|FPP3|BPP14|PartialProduct~combout ;
wire \Mul|Add30|Carry~7_combout ;
wire \Mul|Add32B|Carry~10_combout ;
wire \Mul|FPP7|BPP6|PartialProduct~combout ;
wire \Mul|FPP6|BPP8|PartialProduct~combout ;
wire \Mul|FPP4|BPP12|PartialProduct~combout ;
wire \Mul|FPP5|BPP10|PartialProduct~combout ;
wire \Mul|Add32C|Carry~3_combout ;
wire \LS|D20~feeder_combout ;
wire \LS|D20~q ;
wire \InputANDB[20]~21_combout ;
wire \PC_ALU[20]~input_o ;
wire \AdderInputA[20]~22_combout ;
wire \AdderInputB[20]~72_combout ;
wire \AdderInputB[20]~73_combout ;
wire \CRAA32|Carry~8_combout ;
wire \CRAA32|Carry~7_combout ;
wire \InputXORB[20]~20_combout ;
wire \InputORB[20]~21_combout ;
wire \ALU_Registers[20]~101_combout ;
wire \ALU_Registers[20]~97_combout ;
wire \ALU_Registers[20]$latch~combout ;
wire \Registers_ALU[53]~input_o ;
wire \InputANDB[21]~22_combout ;
wire \PC_ALU[21]~input_o ;
wire \AdderInputA[21]~23_combout ;
wire \AdderInputB[21]~74_combout ;
wire \AdderInputB[21]~75_combout ;
wire \InputXORB[21]~21_combout ;
wire \InputORB[21]~22_combout ;
wire \ALU_Registers[21]~93_combout ;
wire \Mul|FPP5|BPP11|PartialProduct~combout ;
wire \Mul|FPP4|BPP13|PartialProduct~combout ;
wire \Mul|FPP7|BPP7|PartialProduct~combout ;
wire \Mul|FPP6|BPP9|PartialProduct~combout ;
wire \Mul|Add32C|Carry~4_combout ;
wire \Mul|Add32C|Carry~5_combout ;
wire \Mul|FPP3|BPP15|PartialProduct~combout ;
wire \Mul|FPP2|BPP17|PartialProduct~combout ;
wire \Mul|FPP1|BPP19|PartialProduct~combout ;
wire \Mul|Add32A|Carry~15_combout ;
wire \Mul|FPP9|BPP3|PartialProduct~combout ;
wire \Mul|FPP8|BPP5|PartialProduct~combout ;
wire \LS|D21~feeder_combout ;
wire \LS|D21~q ;
wire \ALU_Registers[21]~16_combout ;
wire \ALU_Registers[21]~17_combout ;
wire \ALU_Registers[21]$latch~combout ;
wire \LS|D22~feeder_combout ;
wire \LS|D22~q ;
wire \Mul|Add32A|Carry~17_combout ;
wire \Mul|Add32A|Carry~16_combout ;
wire \Mul|FPP0|BPP22|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP20|PartialProduct~combout ;
wire \Mul|FPP3|BPP16|PartialProduct~combout ;
wire \Mul|FPP2|BPP18|PartialProduct~combout ;
wire \Mul|FPP5|BPP12|PartialProduct~combout ;
wire \Mul|FPP4|BPP14|PartialProduct~combout ;
wire \Mul|Add26A|Carry~5_combout ;
wire \Mul|FPP7|BPP8|PartialProduct~combout ;
wire \Mul|FPP6|BPP10|PartialProduct~combout ;
wire \Mul|Add32C|Carry~6_combout ;
wire \Registers_ALU[55]~input_o ;
wire \Mul|FPP9|BPP4|PartialProduct~combout ;
wire \Mul|FPP8|BPP6|PartialProduct~combout ;
wire \Registers_ALU[54]~input_o ;
wire \Mul|BD11|Select_M~combout ;
wire \Mul|FPP10|BPP2|PartialProduct~combout ;
wire \Mul|Add14|Carry~0_combout ;
wire \Mul|Add18C|Carry~0_combout ;
wire \InputXORB[22]~22_combout ;
wire \InputANDB[22]~23_combout ;
wire \AdderInputB[22]~76_combout ;
wire \AdderInputB[22]~77_combout ;
wire \PC_ALU[22]~input_o ;
wire \AdderInputA[22]~24_combout ;
wire \InputORB[22]~23_combout ;
wire \ALU_Registers[22]~89_combout ;
wire \ALU_Registers[22]~85_combout ;
wire \ALU_Registers[22]$latch~combout ;
wire \PC_ALU[23]~input_o ;
wire \AdderInputA[23]~25_combout ;
wire \AdderInputB[23]~78_combout ;
wire \AdderInputB[23]~79_combout ;
wire \InputANDB[23]~24_combout ;
wire \InputXORB[23]~23_combout ;
wire \InputORB[23]~24_combout ;
wire \ALU_Registers[23]~81_combout ;
wire \Mul|FPP5|BPP13|PartialProduct~combout ;
wire \Mul|FPP4|BPP15|PartialProduct~combout ;
wire \Mul|FPP7|BPP9|PartialProduct~combout ;
wire \Mul|FPP6|BPP11|PartialProduct~combout ;
wire \Mul|FPP0|BPP23|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP21|PartialProduct~combout ;
wire \Mul|Add32A|Carry~18_combout ;
wire \Mul|FPP3|BPP17|PartialProduct~combout ;
wire \Mul|FPP2|BPP19|PartialProduct~combout ;
wire \Mul|Add32B|Carry~11_combout ;
wire \Mul|Add18C|Carry~1_combout ;
wire \Mul|FPP10|BPP3|PartialProduct~combout ;
wire \Mul|FPP11|BPP1|PartialProduct~combout ;
wire \Mul|FPP9|BPP5|PartialProduct~combout ;
wire \Mul|FPP8|BPP7|PartialProduct~combout ;
wire \LS|D23~feeder_combout ;
wire \LS|D23~q ;
wire \ALU_Registers[23]~18_combout ;
wire \ALU_Registers[23]~19_combout ;
wire \ALU_Registers[23]$latch~combout ;
wire \Mul|Add32B|Carry~13_combout ;
wire \Mul|Add32B|Carry~12_combout ;
wire \Mul|FPP2|BPP20|PartialProduct~combout ;
wire \Mul|FPP3|BPP18|PartialProduct~combout ;
wire \Mul|FPP0|BPP24|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP22|PartialProduct~combout ;
wire \Mul|FPP7|BPP10|PartialProduct~combout ;
wire \Mul|FPP6|BPP12|PartialProduct~combout ;
wire \Mul|FPP4|BPP16|PartialProduct~combout ;
wire \Mul|FPP5|BPP14|PartialProduct~combout ;
wire \Mul|Add26A|Carry~6_combout ;
wire \Mul|Add32C|Carry~7_combout ;
wire \Mul|FPP10|BPP4|PartialProduct~combout ;
wire \Mul|FPP11|BPP2|PartialProduct~combout ;
wire \Mul|FPP8|BPP8|PartialProduct~combout ;
wire \Mul|FPP9|BPP6|PartialProduct~combout ;
wire \Registers_ALU[56]~input_o ;
wire \LS|D24~feeder_combout ;
wire \LS|D24~q ;
wire \AdderInputB[24]~80_combout ;
wire \AdderInputB[24]~81_combout ;
wire \PC_ALU[24]~input_o ;
wire \AdderInputA[24]~26_combout ;
wire \CRAA32|Carry~9_combout ;
wire \InputANDB[24]~25_combout ;
wire \InputXORB[24]~24_combout ;
wire \InputORB[24]~25_combout ;
wire \ALU_Registers[24]~77_combout ;
wire \ALU_Registers[24]~73_combout ;
wire \ALU_Registers[24]$latch~combout ;
wire \Mul|FPP3|BPP19|PartialProduct~combout ;
wire \Mul|FPP2|BPP21|PartialProduct~combout ;
wire \Mul|Add30|Carry~10_combout ;
wire \Mul|Add30|Carry~9_combout ;
wire \Mul|Add30|Carry~8_combout ;
wire \Mul|FPP1|BPP23|PartialProduct~combout ;
wire \Mul|FPP0|BPP25|PartialProduct~0_combout ;
wire \Mul|Add32B|Carry~14_combout ;
wire \Mul|FPP4|BPP17|PartialProduct~combout ;
wire \Mul|FPP5|BPP15|PartialProduct~combout ;
wire \Mul|FPP7|BPP11|PartialProduct~combout ;
wire \Mul|FPP6|BPP13|PartialProduct~combout ;
wire \Mul|Add26B|Carry~3_combout ;
wire \Mul|Add26B|Carry~2_combout ;
wire \Mul|Add32C|Carry~8_combout ;
wire \LS|D25~feeder_combout ;
wire \LS|D25~q ;
wire \ALU_Registers[25]~20_combout ;
wire \Registers_ALU[57]~input_o ;
wire \Mul|FPP11|BPP3|PartialProduct~combout ;
wire \Mul|FPP10|BPP5|PartialProduct~combout ;
wire \Mul|FPP8|BPP9|PartialProduct~combout ;
wire \Mul|FPP9|BPP7|PartialProduct~combout ;
wire \InputXORB[25]~25_combout ;
wire \InputANDB[25]~26_combout ;
wire \CRAA32|Carry~10_combout ;
wire \PC_ALU[25]~input_o ;
wire \AdderInputA[25]~27_combout ;
wire \AdderInputB[25]~82_combout ;
wire \AdderInputB[25]~83_combout ;
wire \CRAA32|Carry~11_combout ;
wire \InputORB[25]~26_combout ;
wire \ALU_Registers[25]~69_combout ;
wire \ALU_Registers[25]~65_combout ;
wire \ALU_Registers[25]$latch~combout ;
wire \Mul|FPP1|BPP24|PartialProduct~combout ;
wire \Mul|FPP0|BPP26|PartialProduct~0_combout ;
wire \Mul|Add32A|Carry~19_combout ;
wire \Mul|FPP3|BPP20|PartialProduct~combout ;
wire \Mul|FPP2|BPP22|PartialProduct~combout ;
wire \Mul|Add32C|Carry~9_combout ;
wire \Mul|FPP6|BPP14|PartialProduct~combout ;
wire \Mul|FPP7|BPP12|PartialProduct~combout ;
wire \Mul|FPP4|BPP18|PartialProduct~combout ;
wire \Mul|FPP5|BPP16|PartialProduct~combout ;
wire \Mul|Add26A|Carry~7_combout ;
wire \Mul|Add32C|Carry~10_combout ;
wire \Mul|FPP9|BPP8|PartialProduct~combout ;
wire \Mul|FPP8|BPP10|PartialProduct~combout ;
wire \Mul|FPP11|BPP4|PartialProduct~combout ;
wire \Mul|FPP10|BPP6|PartialProduct~combout ;
wire \Registers_ALU[58]~input_o ;
wire \Mul|FPP13|BPP0|PartialProduct~0_combout ;
wire \Mul|Add10A|Carry~0_combout ;
wire \Mul|FPP12|BPP2|PartialProduct~0_combout ;
wire \Mul|Add10B|Carry~0_combout ;
wire \LS|D26~feeder_combout ;
wire \LS|D26~q ;
wire \InputXORB[26]~26_combout ;
wire \InputANDB[26]~27_combout ;
wire \AdderInputB[26]~84_combout ;
wire \AdderInputB[26]~85_combout ;
wire \PC_ALU[26]~input_o ;
wire \AdderInputA[26]~28_combout ;
wire \InputORB[26]~27_combout ;
wire \ALU_Registers[26]~61_combout ;
wire \ALU_Registers[26]~57_combout ;
wire \ALU_Registers[26]$latch~combout ;
wire \Registers_ALU[59]~input_o ;
wire \InputANDB[27]~28_combout ;
wire \AdderInputB[27]~86_combout ;
wire \AdderInputB[27]~87_combout ;
wire \PC_ALU[27]~input_o ;
wire \AdderInputA[27]~29_combout ;
wire \InputXORB[27]~27_combout ;
wire \InputORB[27]~28_combout ;
wire \ALU_Registers[27]~53_combout ;
wire \Mul|Add32A|Carry~20_combout ;
wire \Mul|FPP0|BPP27|PartialProduct~0_combout ;
wire \Mul|Add32A|Carry~21_combout ;
wire \Mul|FPP1|BPP25|PartialProduct~combout ;
wire \Mul|FPP3|BPP21|PartialProduct~combout ;
wire \Mul|FPP2|BPP23|PartialProduct~combout ;
wire \Mul|FPP4|BPP19|PartialProduct~combout ;
wire \Mul|FPP5|BPP17|PartialProduct~combout ;
wire \Mul|FPP7|BPP13|PartialProduct~combout ;
wire \Mul|FPP6|BPP15|PartialProduct~combout ;
wire \Mul|Add32C|Carry~11_combout ;
wire \Mul|FPP13|BPP1|PartialProduct~combout ;
wire \Mul|FPP12|BPP3|PartialProduct~combout ;
wire \Mul|Add10A|Carry~1_combout ;
wire \Mul|FPP10|BPP7|PartialProduct~combout ;
wire \Mul|FPP11|BPP5|PartialProduct~combout ;
wire \Mul|FPP8|BPP11|PartialProduct~combout ;
wire \Mul|FPP9|BPP9|PartialProduct~combout ;
wire \Mul|Add18A|Carry~1_combout ;
wire \Mul|Add18B|Carry~2_combout ;
wire \Mul|Add32D|Carry~2_combout ;
wire \LS|D27~feeder_combout ;
wire \LS|D27~q ;
wire \ALU_Registers[27]~21_combout ;
wire \ALU_Registers[27]~22_combout ;
wire \ALU_Registers[27]$latch~combout ;
wire \Mul|Add32D|Carry~4_combout ;
wire \Mul|FPP1|BPP26|PartialProduct~combout ;
wire \Mul|FPP0|BPP28|PartialProduct~0_combout ;
wire \Mul|Add32A|Carry~22_combout ;
wire \Mul|FPP3|BPP22|PartialProduct~combout ;
wire \Mul|FPP2|BPP24|PartialProduct~combout ;
wire \Mul|Add30|Carry~11_combout ;
wire \Mul|Add32B|Carry~15_combout ;
wire \Mul|FPP4|BPP20|PartialProduct~combout ;
wire \Mul|FPP5|BPP18|PartialProduct~combout ;
wire \Mul|FPP7|BPP14|PartialProduct~combout ;
wire \Mul|FPP6|BPP16|PartialProduct~combout ;
wire \Mul|Add32D|Carry~3_combout ;
wire \Mul|FPP8|BPP12|PartialProduct~combout ;
wire \Mul|FPP9|BPP10|PartialProduct~combout ;
wire \Mul|FPP10|BPP8|PartialProduct~combout ;
wire \Mul|FPP11|BPP6|PartialProduct~combout ;
wire \Mul|Add10B|Carry~1_combout ;
wire \Registers_ALU[60]~input_o ;
wire \Mul|FPP12|BPP4|PartialProduct~combout ;
wire \Mul|FPP13|BPP2|PartialProduct~combout ;
wire \LS|D28~feeder_combout ;
wire \LS|D28~q ;
wire \InputANDB[28]~29_combout ;
wire \AdderInputB[28]~88_combout ;
wire \AdderInputB[28]~89_combout ;
wire \PC_ALU[28]~input_o ;
wire \AdderInputA[28]~30_combout ;
wire \InputXORB[28]~28_combout ;
wire \InputORB[28]~29_combout ;
wire \ALU_Registers[28]~49_combout ;
wire \ALU_Registers[28]~45_combout ;
wire \ALU_Registers[28]$latch~combout ;
wire \Mul|FPP13|BPP3|PartialProduct~combout ;
wire \Mul|FPP12|BPP5|PartialProduct~combout ;
wire \Registers_ALU[61]~input_o ;
wire \Mul|FPP8|BPP13|PartialProduct~combout ;
wire \Mul|FPP9|BPP11|PartialProduct~combout ;
wire \Mul|Add18A|Carry~2_combout ;
wire \Mul|FPP10|BPP9|PartialProduct~combout ;
wire \Mul|FPP11|BPP7|PartialProduct~combout ;
wire \Mul|FPP0|BPP29|PartialProduct~0_combout ;
wire \Mul|FPP1|BPP27|PartialProduct~combout ;
wire \Mul|FPP3|BPP23|PartialProduct~combout ;
wire \Mul|FPP2|BPP25|PartialProduct~combout ;
wire \Mul|FPP5|BPP19|PartialProduct~combout ;
wire \Mul|FPP4|BPP21|PartialProduct~combout ;
wire \Mul|FPP7|BPP15|PartialProduct~combout ;
wire \Mul|FPP6|BPP17|PartialProduct~combout ;
wire \LS|D29~feeder_combout ;
wire \LS|D29~q ;
wire \AdderInputB[29]~90_combout ;
wire \AdderInputB[29]~91_combout ;
wire \PC_ALU[29]~input_o ;
wire \AdderInputA[29]~31_combout ;
wire \InputXORB[29]~29_combout ;
wire \InputANDB[29]~30_combout ;
wire \InputORB[29]~30_combout ;
wire \ALU_Registers[29]~41_combout ;
wire \ALU_Registers[29]~37_combout ;
wire \ALU_Registers[29]$latch~combout ;
wire \PC_ALU[30]~input_o ;
wire \AdderInputA[30]~32_combout ;
wire \Registers_ALU[62]~input_o ;
wire \AdderInputB[30]~92_combout ;
wire \AdderInputB[30]~93_combout ;
wire \InputANDB[30]~31_combout ;
wire \InputXORB[30]~30_combout ;
wire \InputORB[30]~31_combout ;
wire \ALU_Registers[30]~33_combout ;
wire \Mul|FPP9|BPP12|PartialProduct~combout ;
wire \Mul|FPP8|BPP14|PartialProduct~combout ;
wire \Mul|FPP10|BPP10|PartialProduct~combout ;
wire \Mul|FPP11|BPP8|PartialProduct~combout ;
wire \Mul|Add6|Carry~0_combout ;
wire \Mul|FPP14|BPP2|PartialProduct~combout ;
wire \Mul|FPP13|BPP4|PartialProduct~combout ;
wire \Mul|FPP12|BPP6|PartialProduct~combout ;
wire \Mul|FPP4|BPP22|PartialProduct~combout ;
wire \Mul|FPP5|BPP20|PartialProduct~combout ;
wire \Mul|Add26A|Carry~8_combout ;
wire \Mul|FPP6|BPP18|PartialProduct~combout ;
wire \Mul|FPP7|BPP16|PartialProduct~combout ;
wire \Mul|FPP2|BPP26|PartialProduct~combout ;
wire \Mul|FPP3|BPP24|PartialProduct~combout ;
wire \Mul|Add30|Carry~12_combout ;
wire \Mul|FPP1|BPP28|PartialProduct~combout ;
wire \Mul|FPP0|BPP30|PartialProduct~0_combout ;
wire \Mul|Add32A|Result[30]~0_combout ;
wire \Mul|Add32D|Carry~5_combout ;
wire \LS|D30~feeder_combout ;
wire \LS|D30~q ;
wire \ALU_Registers[30]~23_combout ;
wire \ALU_Registers[30]~24_combout ;
wire \ALU_Registers[30]$latch~combout ;
wire \Mul|Add32D|Result[31]~8_combout ;
wire \Mul|FPP14|BPP3|PartialProduct~0_combout ;
wire \Mul|Add32D|Result[31]~1_combout ;
wire \Mul|Add32D|Result[31]~2_combout ;
wire \Mul|FPP6|BPP19|PartialProduct~0_combout ;
wire \Mul|FPP12|BPP7|PartialProduct~0_combout ;
wire \Mul|FPP4|BPP23|PartialProduct~0_combout ;
wire \Mul|FPP3|BPP25|PartialProduct~0_combout ;
wire \Mul|Add32D|Result[31]~3_combout ;
wire \Mul|Add32D|Result[31]~5_combout ;
wire \Mul|Add32D|Result[31]~6_combout ;
wire \Mul|FPP1|BPP29|PartialProduct~0_combout ;
wire \Registers_ALU[63]~input_o ;
wire \Mul|FPP15|BPP1|PartialProduct~0_combout ;
wire \Mul|FPP2|BPP27|PartialProduct~0_combout ;
wire \Mul|Add32D|Result[31]~4_combout ;
wire \Mul|Add32D|Result[31]~7_combout ;
wire \Mul|FPP9|BPP13|PartialProduct~0_combout ;
wire \Mul|FPP10|BPP11|PartialProduct~0_combout ;
wire \Mul|FPP8|BPP15|PartialProduct~0_combout ;
wire \Mul|FPP7|BPP17|PartialProduct~0_combout ;
wire \Mul|FPP13|BPP5|PartialProduct~0_combout ;
wire \Mul|Add32D|Result[31]~0_combout ;
wire \Mul|Add32D|Result[31]~9_combout ;
wire \Mul|Add32D|Result[31]~10_combout ;
wire \Mul|Add32D|Result[31]~11_combout ;
wire \Mul|Add32D|Result[31]~12_combout ;
wire \Mul|Add32D|Result[31]~13_combout ;
wire \Mul|Add32D|Result[31]~14_combout ;
wire \Mul|Add32D|Result[31]~15_combout ;
wire \LS|D31~feeder_combout ;
wire \LS|D31~q ;
wire \InputXORB[31]~31_combout ;
wire \InputANDB[31]~32_combout ;
wire \PC_ALU[31]~input_o ;
wire \AdderInputA[31]~33_combout ;
wire \AdderInputB[31]~95_combout ;
wire \AdderInputB[31]~94_combout ;
wire \CRAA32|Result~0_combout ;
wire \InputORB[31]~32_combout ;
wire \ALU_Registers[31]~29_combout ;
wire \ALU_Registers[31]~25_combout ;
wire \ALU_Registers[31]$latch~combout ;
wire \ALUPCSelector~combout ;
wire \ALU_PC[0]$latch~combout ;
wire \ALU_PC[1]$latch~combout ;
wire \ALU_PC[2]$latch~combout ;
wire \ALU_PC[3]$latch~combout ;
wire \ALU_PC[4]$latch~combout ;
wire \ALU_PC[5]$latch~combout ;
wire \ALU_PC[6]$latch~combout ;
wire \ALU_PC[7]$latch~combout ;
wire \ALU_PC[8]$latch~combout ;
wire \ALU_PC[9]$latch~combout ;
wire \ALU_PC[10]$latch~combout ;
wire \ALU_PC[11]$latch~combout ;
wire \ALU_PC[12]$latch~combout ;
wire \ALU_PC[13]$latch~combout ;
wire \ALU_PC[14]$latch~combout ;
wire \ALU_PC[15]$latch~combout ;
wire \ALU_PC[16]$latch~combout ;
wire \ALU_PC[17]$latch~combout ;
wire \ALU_PC[18]$latch~combout ;
wire \ALU_PC[19]$latch~combout ;
wire \ALU_PC[20]$latch~combout ;
wire \ALU_PC[21]$latch~combout ;
wire \ALU_PC[22]$latch~combout ;
wire \ALU_PC[23]$latch~combout ;
wire \ALU_PC[24]$latch~combout ;
wire \ALU_PC[25]$latch~combout ;
wire \ALU_PC[26]$latch~combout ;
wire \ALU_PC[27]$latch~combout ;
wire \ALU_PC[28]$latch~combout ;
wire \ALU_PC[29]$latch~combout ;
wire \ALU_PC[30]$latch~combout ;
wire \ALU_PC[31]$latch~combout ;
wire \ALU_CSR[0]~0_combout ;
wire \ALU_CSR[31]~1_combout ;
wire \ALU_CSR[0]$latch~combout ;
wire \ALU_CSR[1]~2_combout ;
wire \ALU_CSR[1]$latch~combout ;
wire \ALU_CSR[2]~3_combout ;
wire \ALU_CSR[2]$latch~combout ;
wire \ALU_CSR[3]~4_combout ;
wire \ALU_CSR[3]$latch~combout ;
wire \ALU_CSR[4]~5_combout ;
wire \ALU_CSR[4]$latch~combout ;
wire \ALU_CSR[5]~6_combout ;
wire \ALU_CSR[5]$latch~combout ;
wire \ALU_CSR[6]~7_combout ;
wire \ALU_CSR[6]$latch~combout ;
wire \ALU_CSR[7]~8_combout ;
wire \ALU_CSR[7]$latch~combout ;
wire \ALU_CSR[8]~9_combout ;
wire \ALU_CSR[8]$latch~combout ;
wire \ALU_CSR[9]~10_combout ;
wire \ALU_CSR[9]$latch~combout ;
wire \ALU_CSR[10]~11_combout ;
wire \ALU_CSR[10]$latch~combout ;
wire \ALU_CSR[11]~12_combout ;
wire \ALU_CSR[11]$latch~combout ;
wire \ALU_CSR[12]~13_combout ;
wire \ALU_CSR[12]$latch~combout ;
wire \ALU_CSR[13]~14_combout ;
wire \ALU_CSR[13]$latch~combout ;
wire \ALU_CSR[14]~15_combout ;
wire \ALU_CSR[14]$latch~combout ;
wire \ALU_CSR[15]~16_combout ;
wire \ALU_CSR[15]$latch~combout ;
wire \ALU_CSR[16]~17_combout ;
wire \ALU_CSR[16]$latch~combout ;
wire \ALU_CSR[17]~18_combout ;
wire \ALU_CSR[17]$latch~combout ;
wire \ALU_CSR[18]~19_combout ;
wire \ALU_CSR[18]$latch~combout ;
wire \ALU_CSR[19]~20_combout ;
wire \ALU_CSR[19]$latch~combout ;
wire \ALU_CSR[20]~21_combout ;
wire \ALU_CSR[20]$latch~combout ;
wire \ALU_CSR[21]~22_combout ;
wire \ALU_CSR[21]$latch~combout ;
wire \ALU_CSR[22]~23_combout ;
wire \ALU_CSR[22]$latch~combout ;
wire \ALU_CSR[23]~24_combout ;
wire \ALU_CSR[23]$latch~combout ;
wire \ALU_CSR[24]~25_combout ;
wire \ALU_CSR[24]$latch~combout ;
wire \ALU_CSR[25]~26_combout ;
wire \ALU_CSR[25]$latch~combout ;
wire \ALU_CSR[26]~27_combout ;
wire \ALU_CSR[26]$latch~combout ;
wire \ALU_CSR[27]~28_combout ;
wire \ALU_CSR[27]$latch~combout ;
wire \ALU_CSR[28]~29_combout ;
wire \ALU_CSR[28]$latch~combout ;
wire \ALU_CSR[29]~30_combout ;
wire \ALU_CSR[29]$latch~combout ;
wire \ALU_CSR[30]~31_combout ;
wire \ALU_CSR[30]$latch~combout ;
wire \ALU_CSR[31]~32_combout ;
wire \ALU_CSR[31]$latch~combout ;
wire \ALUMARSelector~combout ;
wire \ALU_MAR[0]$latch~combout ;
wire \ALU_MAR[1]$latch~combout ;
wire \ALU_MAR[2]$latch~combout ;
wire \ALU_MAR[3]$latch~combout ;
wire \ALU_MAR[4]$latch~combout ;
wire \ALU_MAR[5]$latch~combout ;
wire \ALU_MAR[6]$latch~combout ;
wire \ALU_MAR[7]$latch~combout ;
wire \ALU_MAR[8]$latch~combout ;
wire \ALU_MAR[9]$latch~combout ;
wire \ALU_MAR[10]$latch~combout ;
wire \ALU_MAR[11]$latch~combout ;
wire \ALU_MAR[12]$latch~combout ;
wire \ALU_MAR[13]$latch~combout ;
wire \ALU_MAR[14]$latch~combout ;
wire \ALU_MAR[15]$latch~combout ;
wire \ALU_MAR[16]$latch~combout ;
wire \ALU_MAR[17]$latch~combout ;
wire \ALU_MAR[18]$latch~combout ;
wire \ALU_MAR[19]$latch~combout ;
wire \ALU_MAR[20]$latch~combout ;
wire \ALU_MAR[21]$latch~combout ;
wire \ALU_MAR[22]$latch~combout ;
wire \ALU_MAR[23]$latch~combout ;
wire \ALU_MAR[24]$latch~combout ;
wire \ALU_MAR[25]$latch~combout ;
wire \ALU_MAR[26]$latch~combout ;
wire \ALU_MAR[27]$latch~combout ;
wire \ALU_MAR[28]$latch~combout ;
wire \ALU_MAR[29]$latch~combout ;
wire \ALU_MAR[30]$latch~combout ;
wire \ALU_MAR[31]$latch~combout ;
wire \CRAA32|Carryout~combout ;
wire [32:0] \Mul|Add32B|Carry ;
wire [32:0] \Mul|Add32A|Carry ;
wire [31:0] \CRAA32|Result ;
wire [10:0] \Mul|Add10B|Carry ;
wire [31:0] \Mul|Add32B|Result ;
wire [31:0] \Mul|Add32A|Result ;
wire [32:0] \CRAA32|Carry ;
wire [31:0] AdderInputB;
wire [29:0] \Mul|Add30|Result ;
wire [31:0] AdderInputA;
wire [30:0] \Mul|Add30|Carry ;
wire [31:0] \Mul|Add32C|Result ;
wire [5:0] ALURegSelector;
wire [32:0] \Mul|Add32C|Carry ;
wire [25:0] \Mul|Add26A|Result ;
wire [25:0] \Mul|Add26B|Result ;
wire [26:0] \Mul|Add26A|Carry ;
wire [26:0] \Mul|Add26B|Carry ;
wire [21:0] \Mul|Add22|Result ;
wire [5:0] \Mul|Add6|Result ;
wire [31:0] \Mul|Add32D|Result ;
wire [2:0] OrBselector;
wire [22:0] \Mul|Add22|Carry ;
wire [32:0] \Mul|Add32D|Carry ;
wire [17:0] \Mul|Add18A|Result ;
wire [13:0] \Mul|Add14|Result ;
wire [17:0] \Mul|Add18B|Result ;
wire [18:0] \Mul|Add18A|Carry ;
wire [18:0] \Mul|Add18B|Carry ;
wire [14:0] \Mul|Add14|Carry ;
wire [17:0] \Mul|Add18C|Result ;
wire [18:0] \Mul|Add18C|Carry ;
wire [9:0] \Mul|Add10B|Result ;
wire [9:0] \Mul|Add10A|Result ;
wire [10:0] \Mul|Add10A|Carry ;
wire [6:0] \Mul|Add6|Carry ;
wire [31:0] \OpAND|Result ;
wire [31:0] \OpOR|Result ;
wire [1:0] AddrASelector;
wire [31:0] \LSR|D ;
wire [31:0] LSRDataIn;
wire [31:0] \LS|D ;
wire [2:0] AndBselector;
wire [31:0] InputXORB;
wire [31:0] InputANDB;
wire [31:0] InputORB;


// Location: IOOBUF_X71_Y0_N36
cyclonev_io_obuf \ALU_Registers[0]~output (
	.i(\ALU_Registers[0]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[0]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[0]~output .bus_hold = "false";
defparam \ALU_Registers[0]~output .open_drain_output = "false";
defparam \ALU_Registers[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \ALU_Registers[1]~output (
	.i(\ALU_Registers[1]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[1]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[1]~output .bus_hold = "false";
defparam \ALU_Registers[1]~output .open_drain_output = "false";
defparam \ALU_Registers[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y64_N5
cyclonev_io_obuf \ALU_Registers[2]~output (
	.i(\ALU_Registers[2]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[2]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[2]~output .bus_hold = "false";
defparam \ALU_Registers[2]~output .open_drain_output = "false";
defparam \ALU_Registers[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y115_N53
cyclonev_io_obuf \ALU_Registers[3]~output (
	.i(\ALU_Registers[3]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[3]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[3]~output .bus_hold = "false";
defparam \ALU_Registers[3]~output .open_drain_output = "false";
defparam \ALU_Registers[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y115_N93
cyclonev_io_obuf \ALU_Registers[4]~output (
	.i(\ALU_Registers[4]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[4]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[4]~output .bus_hold = "false";
defparam \ALU_Registers[4]~output .open_drain_output = "false";
defparam \ALU_Registers[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y115_N36
cyclonev_io_obuf \ALU_Registers[5]~output (
	.i(\ALU_Registers[5]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[5]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[5]~output .bus_hold = "false";
defparam \ALU_Registers[5]~output .open_drain_output = "false";
defparam \ALU_Registers[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y22_N5
cyclonev_io_obuf \ALU_Registers[6]~output (
	.i(\ALU_Registers[6]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[6]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[6]~output .bus_hold = "false";
defparam \ALU_Registers[6]~output .open_drain_output = "false";
defparam \ALU_Registers[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y115_N36
cyclonev_io_obuf \ALU_Registers[7]~output (
	.i(\ALU_Registers[7]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[7]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[7]~output .bus_hold = "false";
defparam \ALU_Registers[7]~output .open_drain_output = "false";
defparam \ALU_Registers[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \ALU_Registers[8]~output (
	.i(\ALU_Registers[8]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[8]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[8]~output .bus_hold = "false";
defparam \ALU_Registers[8]~output .open_drain_output = "false";
defparam \ALU_Registers[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \ALU_Registers[9]~output (
	.i(\ALU_Registers[9]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[9]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[9]~output .bus_hold = "false";
defparam \ALU_Registers[9]~output .open_drain_output = "false";
defparam \ALU_Registers[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N19
cyclonev_io_obuf \ALU_Registers[10]~output (
	.i(\ALU_Registers[10]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[10]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[10]~output .bus_hold = "false";
defparam \ALU_Registers[10]~output .open_drain_output = "false";
defparam \ALU_Registers[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N76
cyclonev_io_obuf \ALU_Registers[11]~output (
	.i(\ALU_Registers[11]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[11]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[11]~output .bus_hold = "false";
defparam \ALU_Registers[11]~output .open_drain_output = "false";
defparam \ALU_Registers[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N93
cyclonev_io_obuf \ALU_Registers[12]~output (
	.i(\ALU_Registers[12]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[12]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[12]~output .bus_hold = "false";
defparam \ALU_Registers[12]~output .open_drain_output = "false";
defparam \ALU_Registers[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y115_N36
cyclonev_io_obuf \ALU_Registers[13]~output (
	.i(\ALU_Registers[13]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[13]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[13]~output .bus_hold = "false";
defparam \ALU_Registers[13]~output .open_drain_output = "false";
defparam \ALU_Registers[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y115_N2
cyclonev_io_obuf \ALU_Registers[14]~output (
	.i(\ALU_Registers[14]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[14]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[14]~output .bus_hold = "false";
defparam \ALU_Registers[14]~output .open_drain_output = "false";
defparam \ALU_Registers[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y115_N53
cyclonev_io_obuf \ALU_Registers[15]~output (
	.i(\ALU_Registers[15]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[15]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[15]~output .bus_hold = "false";
defparam \ALU_Registers[15]~output .open_drain_output = "false";
defparam \ALU_Registers[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y115_N76
cyclonev_io_obuf \ALU_Registers[16]~output (
	.i(\ALU_Registers[16]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[16]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[16]~output .bus_hold = "false";
defparam \ALU_Registers[16]~output .open_drain_output = "false";
defparam \ALU_Registers[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \ALU_Registers[17]~output (
	.i(\ALU_Registers[17]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[17]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[17]~output .bus_hold = "false";
defparam \ALU_Registers[17]~output .open_drain_output = "false";
defparam \ALU_Registers[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y115_N76
cyclonev_io_obuf \ALU_Registers[18]~output (
	.i(\ALU_Registers[18]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[18]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[18]~output .bus_hold = "false";
defparam \ALU_Registers[18]~output .open_drain_output = "false";
defparam \ALU_Registers[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \ALU_Registers[19]~output (
	.i(\ALU_Registers[19]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[19]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[19]~output .bus_hold = "false";
defparam \ALU_Registers[19]~output .open_drain_output = "false";
defparam \ALU_Registers[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N36
cyclonev_io_obuf \ALU_Registers[20]~output (
	.i(\ALU_Registers[20]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[20]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[20]~output .bus_hold = "false";
defparam \ALU_Registers[20]~output .open_drain_output = "false";
defparam \ALU_Registers[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y93_N39
cyclonev_io_obuf \ALU_Registers[21]~output (
	.i(\ALU_Registers[21]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[21]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[21]~output .bus_hold = "false";
defparam \ALU_Registers[21]~output .open_drain_output = "false";
defparam \ALU_Registers[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N42
cyclonev_io_obuf \ALU_Registers[22]~output (
	.i(\ALU_Registers[22]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[22]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[22]~output .bus_hold = "false";
defparam \ALU_Registers[22]~output .open_drain_output = "false";
defparam \ALU_Registers[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y115_N2
cyclonev_io_obuf \ALU_Registers[23]~output (
	.i(\ALU_Registers[23]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[23]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[23]~output .bus_hold = "false";
defparam \ALU_Registers[23]~output .open_drain_output = "false";
defparam \ALU_Registers[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y115_N36
cyclonev_io_obuf \ALU_Registers[24]~output (
	.i(\ALU_Registers[24]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[24]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[24]~output .bus_hold = "false";
defparam \ALU_Registers[24]~output .open_drain_output = "false";
defparam \ALU_Registers[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N36
cyclonev_io_obuf \ALU_Registers[25]~output (
	.i(\ALU_Registers[25]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[25]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[25]~output .bus_hold = "false";
defparam \ALU_Registers[25]~output .open_drain_output = "false";
defparam \ALU_Registers[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y115_N19
cyclonev_io_obuf \ALU_Registers[26]~output (
	.i(\ALU_Registers[26]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[26]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[26]~output .bus_hold = "false";
defparam \ALU_Registers[26]~output .open_drain_output = "false";
defparam \ALU_Registers[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y115_N2
cyclonev_io_obuf \ALU_Registers[27]~output (
	.i(\ALU_Registers[27]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[27]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[27]~output .bus_hold = "false";
defparam \ALU_Registers[27]~output .open_drain_output = "false";
defparam \ALU_Registers[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y115_N53
cyclonev_io_obuf \ALU_Registers[28]~output (
	.i(\ALU_Registers[28]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[28]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[28]~output .bus_hold = "false";
defparam \ALU_Registers[28]~output .open_drain_output = "false";
defparam \ALU_Registers[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \ALU_Registers[29]~output (
	.i(\ALU_Registers[29]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[29]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[29]~output .bus_hold = "false";
defparam \ALU_Registers[29]~output .open_drain_output = "false";
defparam \ALU_Registers[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \ALU_Registers[30]~output (
	.i(\ALU_Registers[30]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[30]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[30]~output .bus_hold = "false";
defparam \ALU_Registers[30]~output .open_drain_output = "false";
defparam \ALU_Registers[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N53
cyclonev_io_obuf \ALU_Registers[31]~output (
	.i(\ALU_Registers[31]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Registers[31]),
	.obar());
// synopsys translate_off
defparam \ALU_Registers[31]~output .bus_hold = "false";
defparam \ALU_Registers[31]~output .open_drain_output = "false";
defparam \ALU_Registers[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y79_N56
cyclonev_io_obuf \ALU_PC[0]~output (
	.i(\ALU_PC[0]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[0]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[0]~output .bus_hold = "false";
defparam \ALU_PC[0]~output .open_drain_output = "false";
defparam \ALU_PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N93
cyclonev_io_obuf \ALU_PC[1]~output (
	.i(\ALU_PC[1]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[1]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[1]~output .bus_hold = "false";
defparam \ALU_PC[1]~output .open_drain_output = "false";
defparam \ALU_PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \ALU_PC[2]~output (
	.i(\ALU_PC[2]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[2]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[2]~output .bus_hold = "false";
defparam \ALU_PC[2]~output .open_drain_output = "false";
defparam \ALU_PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \ALU_PC[3]~output (
	.i(\ALU_PC[3]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[3]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[3]~output .bus_hold = "false";
defparam \ALU_PC[3]~output .open_drain_output = "false";
defparam \ALU_PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N53
cyclonev_io_obuf \ALU_PC[4]~output (
	.i(\ALU_PC[4]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[4]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[4]~output .bus_hold = "false";
defparam \ALU_PC[4]~output .open_drain_output = "false";
defparam \ALU_PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N36
cyclonev_io_obuf \ALU_PC[5]~output (
	.i(\ALU_PC[5]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[5]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[5]~output .bus_hold = "false";
defparam \ALU_PC[5]~output .open_drain_output = "false";
defparam \ALU_PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y115_N36
cyclonev_io_obuf \ALU_PC[6]~output (
	.i(\ALU_PC[6]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[6]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[6]~output .bus_hold = "false";
defparam \ALU_PC[6]~output .open_drain_output = "false";
defparam \ALU_PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \ALU_PC[7]~output (
	.i(\ALU_PC[7]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[7]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[7]~output .bus_hold = "false";
defparam \ALU_PC[7]~output .open_drain_output = "false";
defparam \ALU_PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N53
cyclonev_io_obuf \ALU_PC[8]~output (
	.i(\ALU_PC[8]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[8]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[8]~output .bus_hold = "false";
defparam \ALU_PC[8]~output .open_drain_output = "false";
defparam \ALU_PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y115_N2
cyclonev_io_obuf \ALU_PC[9]~output (
	.i(\ALU_PC[9]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[9]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[9]~output .bus_hold = "false";
defparam \ALU_PC[9]~output .open_drain_output = "false";
defparam \ALU_PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y115_N36
cyclonev_io_obuf \ALU_PC[10]~output (
	.i(\ALU_PC[10]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[10]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[10]~output .bus_hold = "false";
defparam \ALU_PC[10]~output .open_drain_output = "false";
defparam \ALU_PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y115_N93
cyclonev_io_obuf \ALU_PC[11]~output (
	.i(\ALU_PC[11]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[11]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[11]~output .bus_hold = "false";
defparam \ALU_PC[11]~output .open_drain_output = "false";
defparam \ALU_PC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \ALU_PC[12]~output (
	.i(\ALU_PC[12]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[12]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[12]~output .bus_hold = "false";
defparam \ALU_PC[12]~output .open_drain_output = "false";
defparam \ALU_PC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N36
cyclonev_io_obuf \ALU_PC[13]~output (
	.i(\ALU_PC[13]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[13]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[13]~output .bus_hold = "false";
defparam \ALU_PC[13]~output .open_drain_output = "false";
defparam \ALU_PC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N56
cyclonev_io_obuf \ALU_PC[14]~output (
	.i(\ALU_PC[14]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[14]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[14]~output .bus_hold = "false";
defparam \ALU_PC[14]~output .open_drain_output = "false";
defparam \ALU_PC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y24_N5
cyclonev_io_obuf \ALU_PC[15]~output (
	.i(\ALU_PC[15]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[15]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[15]~output .bus_hold = "false";
defparam \ALU_PC[15]~output .open_drain_output = "false";
defparam \ALU_PC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y115_N19
cyclonev_io_obuf \ALU_PC[16]~output (
	.i(\ALU_PC[16]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[16]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[16]~output .bus_hold = "false";
defparam \ALU_PC[16]~output .open_drain_output = "false";
defparam \ALU_PC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N53
cyclonev_io_obuf \ALU_PC[17]~output (
	.i(\ALU_PC[17]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[17]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[17]~output .bus_hold = "false";
defparam \ALU_PC[17]~output .open_drain_output = "false";
defparam \ALU_PC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y72_N5
cyclonev_io_obuf \ALU_PC[18]~output (
	.i(\ALU_PC[18]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[18]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[18]~output .bus_hold = "false";
defparam \ALU_PC[18]~output .open_drain_output = "false";
defparam \ALU_PC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y94_N39
cyclonev_io_obuf \ALU_PC[19]~output (
	.i(\ALU_PC[19]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[19]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[19]~output .bus_hold = "false";
defparam \ALU_PC[19]~output .open_drain_output = "false";
defparam \ALU_PC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N19
cyclonev_io_obuf \ALU_PC[20]~output (
	.i(\ALU_PC[20]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[20]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[20]~output .bus_hold = "false";
defparam \ALU_PC[20]~output .open_drain_output = "false";
defparam \ALU_PC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y115_N19
cyclonev_io_obuf \ALU_PC[21]~output (
	.i(\ALU_PC[21]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[21]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[21]~output .bus_hold = "false";
defparam \ALU_PC[21]~output .open_drain_output = "false";
defparam \ALU_PC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N19
cyclonev_io_obuf \ALU_PC[22]~output (
	.i(\ALU_PC[22]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[22]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[22]~output .bus_hold = "false";
defparam \ALU_PC[22]~output .open_drain_output = "false";
defparam \ALU_PC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y21_N79
cyclonev_io_obuf \ALU_PC[23]~output (
	.i(\ALU_PC[23]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[23]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[23]~output .bus_hold = "false";
defparam \ALU_PC[23]~output .open_drain_output = "false";
defparam \ALU_PC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y115_N93
cyclonev_io_obuf \ALU_PC[24]~output (
	.i(\ALU_PC[24]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[24]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[24]~output .bus_hold = "false";
defparam \ALU_PC[24]~output .open_drain_output = "false";
defparam \ALU_PC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y115_N2
cyclonev_io_obuf \ALU_PC[25]~output (
	.i(\ALU_PC[25]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[25]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[25]~output .bus_hold = "false";
defparam \ALU_PC[25]~output .open_drain_output = "false";
defparam \ALU_PC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y115_N59
cyclonev_io_obuf \ALU_PC[26]~output (
	.i(\ALU_PC[26]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[26]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[26]~output .bus_hold = "false";
defparam \ALU_PC[26]~output .open_drain_output = "false";
defparam \ALU_PC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N19
cyclonev_io_obuf \ALU_PC[27]~output (
	.i(\ALU_PC[27]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[27]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[27]~output .bus_hold = "false";
defparam \ALU_PC[27]~output .open_drain_output = "false";
defparam \ALU_PC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y24_N56
cyclonev_io_obuf \ALU_PC[28]~output (
	.i(\ALU_PC[28]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[28]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[28]~output .bus_hold = "false";
defparam \ALU_PC[28]~output .open_drain_output = "false";
defparam \ALU_PC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cyclonev_io_obuf \ALU_PC[29]~output (
	.i(\ALU_PC[29]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[29]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[29]~output .bus_hold = "false";
defparam \ALU_PC[29]~output .open_drain_output = "false";
defparam \ALU_PC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N59
cyclonev_io_obuf \ALU_PC[30]~output (
	.i(\ALU_PC[30]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[30]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[30]~output .bus_hold = "false";
defparam \ALU_PC[30]~output .open_drain_output = "false";
defparam \ALU_PC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y115_N36
cyclonev_io_obuf \ALU_PC[31]~output (
	.i(\ALU_PC[31]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_PC[31]),
	.obar());
// synopsys translate_off
defparam \ALU_PC[31]~output .bus_hold = "false";
defparam \ALU_PC[31]~output .open_drain_output = "false";
defparam \ALU_PC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \ALU_CSR[0]~output (
	.i(\ALU_CSR[0]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[0]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[0]~output .bus_hold = "false";
defparam \ALU_CSR[0]~output .open_drain_output = "false";
defparam \ALU_CSR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N39
cyclonev_io_obuf \ALU_CSR[1]~output (
	.i(\ALU_CSR[1]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[1]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[1]~output .bus_hold = "false";
defparam \ALU_CSR[1]~output .open_drain_output = "false";
defparam \ALU_CSR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y76_N22
cyclonev_io_obuf \ALU_CSR[2]~output (
	.i(\ALU_CSR[2]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[2]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[2]~output .bus_hold = "false";
defparam \ALU_CSR[2]~output .open_drain_output = "false";
defparam \ALU_CSR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y115_N59
cyclonev_io_obuf \ALU_CSR[3]~output (
	.i(\ALU_CSR[3]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[3]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[3]~output .bus_hold = "false";
defparam \ALU_CSR[3]~output .open_drain_output = "false";
defparam \ALU_CSR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \ALU_CSR[4]~output (
	.i(\ALU_CSR[4]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[4]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[4]~output .bus_hold = "false";
defparam \ALU_CSR[4]~output .open_drain_output = "false";
defparam \ALU_CSR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y115_N42
cyclonev_io_obuf \ALU_CSR[5]~output (
	.i(\ALU_CSR[5]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[5]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[5]~output .bus_hold = "false";
defparam \ALU_CSR[5]~output .open_drain_output = "false";
defparam \ALU_CSR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N76
cyclonev_io_obuf \ALU_CSR[6]~output (
	.i(\ALU_CSR[6]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[6]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[6]~output .bus_hold = "false";
defparam \ALU_CSR[6]~output .open_drain_output = "false";
defparam \ALU_CSR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y115_N53
cyclonev_io_obuf \ALU_CSR[7]~output (
	.i(\ALU_CSR[7]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[7]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[7]~output .bus_hold = "false";
defparam \ALU_CSR[7]~output .open_drain_output = "false";
defparam \ALU_CSR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y115_N19
cyclonev_io_obuf \ALU_CSR[8]~output (
	.i(\ALU_CSR[8]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[8]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[8]~output .bus_hold = "false";
defparam \ALU_CSR[8]~output .open_drain_output = "false";
defparam \ALU_CSR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y115_N19
cyclonev_io_obuf \ALU_CSR[9]~output (
	.i(\ALU_CSR[9]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[9]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[9]~output .bus_hold = "false";
defparam \ALU_CSR[9]~output .open_drain_output = "false";
defparam \ALU_CSR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y115_N19
cyclonev_io_obuf \ALU_CSR[10]~output (
	.i(\ALU_CSR[10]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[10]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[10]~output .bus_hold = "false";
defparam \ALU_CSR[10]~output .open_drain_output = "false";
defparam \ALU_CSR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N53
cyclonev_io_obuf \ALU_CSR[11]~output (
	.i(\ALU_CSR[11]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[11]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[11]~output .bus_hold = "false";
defparam \ALU_CSR[11]~output .open_drain_output = "false";
defparam \ALU_CSR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y115_N19
cyclonev_io_obuf \ALU_CSR[12]~output (
	.i(\ALU_CSR[12]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[12]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[12]~output .bus_hold = "false";
defparam \ALU_CSR[12]~output .open_drain_output = "false";
defparam \ALU_CSR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \ALU_CSR[13]~output (
	.i(\ALU_CSR[13]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[13]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[13]~output .bus_hold = "false";
defparam \ALU_CSR[13]~output .open_drain_output = "false";
defparam \ALU_CSR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N36
cyclonev_io_obuf \ALU_CSR[14]~output (
	.i(\ALU_CSR[14]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[14]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[14]~output .bus_hold = "false";
defparam \ALU_CSR[14]~output .open_drain_output = "false";
defparam \ALU_CSR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y115_N19
cyclonev_io_obuf \ALU_CSR[15]~output (
	.i(\ALU_CSR[15]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[15]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[15]~output .bus_hold = "false";
defparam \ALU_CSR[15]~output .open_drain_output = "false";
defparam \ALU_CSR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y115_N19
cyclonev_io_obuf \ALU_CSR[16]~output (
	.i(\ALU_CSR[16]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[16]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[16]~output .bus_hold = "false";
defparam \ALU_CSR[16]~output .open_drain_output = "false";
defparam \ALU_CSR[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y61_N22
cyclonev_io_obuf \ALU_CSR[17]~output (
	.i(\ALU_CSR[17]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[17]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[17]~output .bus_hold = "false";
defparam \ALU_CSR[17]~output .open_drain_output = "false";
defparam \ALU_CSR[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y115_N76
cyclonev_io_obuf \ALU_CSR[18]~output (
	.i(\ALU_CSR[18]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[18]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[18]~output .bus_hold = "false";
defparam \ALU_CSR[18]~output .open_drain_output = "false";
defparam \ALU_CSR[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cyclonev_io_obuf \ALU_CSR[19]~output (
	.i(\ALU_CSR[19]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[19]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[19]~output .bus_hold = "false";
defparam \ALU_CSR[19]~output .open_drain_output = "false";
defparam \ALU_CSR[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N42
cyclonev_io_obuf \ALU_CSR[20]~output (
	.i(\ALU_CSR[20]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[20]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[20]~output .bus_hold = "false";
defparam \ALU_CSR[20]~output .open_drain_output = "false";
defparam \ALU_CSR[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \ALU_CSR[21]~output (
	.i(\ALU_CSR[21]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[21]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[21]~output .bus_hold = "false";
defparam \ALU_CSR[21]~output .open_drain_output = "false";
defparam \ALU_CSR[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \ALU_CSR[22]~output (
	.i(\ALU_CSR[22]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[22]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[22]~output .bus_hold = "false";
defparam \ALU_CSR[22]~output .open_drain_output = "false";
defparam \ALU_CSR[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y115_N2
cyclonev_io_obuf \ALU_CSR[23]~output (
	.i(\ALU_CSR[23]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[23]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[23]~output .bus_hold = "false";
defparam \ALU_CSR[23]~output .open_drain_output = "false";
defparam \ALU_CSR[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y76_N5
cyclonev_io_obuf \ALU_CSR[24]~output (
	.i(\ALU_CSR[24]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[24]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[24]~output .bus_hold = "false";
defparam \ALU_CSR[24]~output .open_drain_output = "false";
defparam \ALU_CSR[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y115_N53
cyclonev_io_obuf \ALU_CSR[25]~output (
	.i(\ALU_CSR[25]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[25]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[25]~output .bus_hold = "false";
defparam \ALU_CSR[25]~output .open_drain_output = "false";
defparam \ALU_CSR[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y79_N22
cyclonev_io_obuf \ALU_CSR[26]~output (
	.i(\ALU_CSR[26]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[26]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[26]~output .bus_hold = "false";
defparam \ALU_CSR[26]~output .open_drain_output = "false";
defparam \ALU_CSR[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N53
cyclonev_io_obuf \ALU_CSR[27]~output (
	.i(\ALU_CSR[27]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[27]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[27]~output .bus_hold = "false";
defparam \ALU_CSR[27]~output .open_drain_output = "false";
defparam \ALU_CSR[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \ALU_CSR[28]~output (
	.i(\ALU_CSR[28]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[28]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[28]~output .bus_hold = "false";
defparam \ALU_CSR[28]~output .open_drain_output = "false";
defparam \ALU_CSR[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \ALU_CSR[29]~output (
	.i(\ALU_CSR[29]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[29]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[29]~output .bus_hold = "false";
defparam \ALU_CSR[29]~output .open_drain_output = "false";
defparam \ALU_CSR[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N53
cyclonev_io_obuf \ALU_CSR[30]~output (
	.i(\ALU_CSR[30]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[30]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[30]~output .bus_hold = "false";
defparam \ALU_CSR[30]~output .open_drain_output = "false";
defparam \ALU_CSR[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N19
cyclonev_io_obuf \ALU_CSR[31]~output (
	.i(\ALU_CSR[31]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_CSR[31]),
	.obar());
// synopsys translate_off
defparam \ALU_CSR[31]~output .bus_hold = "false";
defparam \ALU_CSR[31]~output .open_drain_output = "false";
defparam \ALU_CSR[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y72_N39
cyclonev_io_obuf \ALU_MAR[0]~output (
	.i(\ALU_MAR[0]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[0]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[0]~output .bus_hold = "false";
defparam \ALU_MAR[0]~output .open_drain_output = "false";
defparam \ALU_MAR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N53
cyclonev_io_obuf \ALU_MAR[1]~output (
	.i(\ALU_MAR[1]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[1]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[1]~output .bus_hold = "false";
defparam \ALU_MAR[1]~output .open_drain_output = "false";
defparam \ALU_MAR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \ALU_MAR[2]~output (
	.i(\ALU_MAR[2]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[2]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[2]~output .bus_hold = "false";
defparam \ALU_MAR[2]~output .open_drain_output = "false";
defparam \ALU_MAR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N2
cyclonev_io_obuf \ALU_MAR[3]~output (
	.i(\ALU_MAR[3]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[3]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[3]~output .bus_hold = "false";
defparam \ALU_MAR[3]~output .open_drain_output = "false";
defparam \ALU_MAR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N2
cyclonev_io_obuf \ALU_MAR[4]~output (
	.i(\ALU_MAR[4]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[4]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[4]~output .bus_hold = "false";
defparam \ALU_MAR[4]~output .open_drain_output = "false";
defparam \ALU_MAR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y74_N62
cyclonev_io_obuf \ALU_MAR[5]~output (
	.i(\ALU_MAR[5]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[5]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[5]~output .bus_hold = "false";
defparam \ALU_MAR[5]~output .open_drain_output = "false";
defparam \ALU_MAR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N56
cyclonev_io_obuf \ALU_MAR[6]~output (
	.i(\ALU_MAR[6]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[6]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[6]~output .bus_hold = "false";
defparam \ALU_MAR[6]~output .open_drain_output = "false";
defparam \ALU_MAR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \ALU_MAR[7]~output (
	.i(\ALU_MAR[7]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[7]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[7]~output .bus_hold = "false";
defparam \ALU_MAR[7]~output .open_drain_output = "false";
defparam \ALU_MAR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \ALU_MAR[8]~output (
	.i(\ALU_MAR[8]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[8]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[8]~output .bus_hold = "false";
defparam \ALU_MAR[8]~output .open_drain_output = "false";
defparam \ALU_MAR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y115_N19
cyclonev_io_obuf \ALU_MAR[9]~output (
	.i(\ALU_MAR[9]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[9]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[9]~output .bus_hold = "false";
defparam \ALU_MAR[9]~output .open_drain_output = "false";
defparam \ALU_MAR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y115_N2
cyclonev_io_obuf \ALU_MAR[10]~output (
	.i(\ALU_MAR[10]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[10]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[10]~output .bus_hold = "false";
defparam \ALU_MAR[10]~output .open_drain_output = "false";
defparam \ALU_MAR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y115_N53
cyclonev_io_obuf \ALU_MAR[11]~output (
	.i(\ALU_MAR[11]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[11]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[11]~output .bus_hold = "false";
defparam \ALU_MAR[11]~output .open_drain_output = "false";
defparam \ALU_MAR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N53
cyclonev_io_obuf \ALU_MAR[12]~output (
	.i(\ALU_MAR[12]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[12]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[12]~output .bus_hold = "false";
defparam \ALU_MAR[12]~output .open_drain_output = "false";
defparam \ALU_MAR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N76
cyclonev_io_obuf \ALU_MAR[13]~output (
	.i(\ALU_MAR[13]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[13]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[13]~output .bus_hold = "false";
defparam \ALU_MAR[13]~output .open_drain_output = "false";
defparam \ALU_MAR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N76
cyclonev_io_obuf \ALU_MAR[14]~output (
	.i(\ALU_MAR[14]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[14]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[14]~output .bus_hold = "false";
defparam \ALU_MAR[14]~output .open_drain_output = "false";
defparam \ALU_MAR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y84_N39
cyclonev_io_obuf \ALU_MAR[15]~output (
	.i(\ALU_MAR[15]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[15]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[15]~output .bus_hold = "false";
defparam \ALU_MAR[15]~output .open_drain_output = "false";
defparam \ALU_MAR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y115_N53
cyclonev_io_obuf \ALU_MAR[16]~output (
	.i(\ALU_MAR[16]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[16]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[16]~output .bus_hold = "false";
defparam \ALU_MAR[16]~output .open_drain_output = "false";
defparam \ALU_MAR[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y93_N56
cyclonev_io_obuf \ALU_MAR[17]~output (
	.i(\ALU_MAR[17]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[17]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[17]~output .bus_hold = "false";
defparam \ALU_MAR[17]~output .open_drain_output = "false";
defparam \ALU_MAR[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N36
cyclonev_io_obuf \ALU_MAR[18]~output (
	.i(\ALU_MAR[18]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[18]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[18]~output .bus_hold = "false";
defparam \ALU_MAR[18]~output .open_drain_output = "false";
defparam \ALU_MAR[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cyclonev_io_obuf \ALU_MAR[19]~output (
	.i(\ALU_MAR[19]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[19]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[19]~output .bus_hold = "false";
defparam \ALU_MAR[19]~output .open_drain_output = "false";
defparam \ALU_MAR[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y115_N42
cyclonev_io_obuf \ALU_MAR[20]~output (
	.i(\ALU_MAR[20]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[20]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[20]~output .bus_hold = "false";
defparam \ALU_MAR[20]~output .open_drain_output = "false";
defparam \ALU_MAR[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \ALU_MAR[21]~output (
	.i(\ALU_MAR[21]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[21]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[21]~output .bus_hold = "false";
defparam \ALU_MAR[21]~output .open_drain_output = "false";
defparam \ALU_MAR[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N76
cyclonev_io_obuf \ALU_MAR[22]~output (
	.i(\ALU_MAR[22]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[22]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[22]~output .bus_hold = "false";
defparam \ALU_MAR[22]~output .open_drain_output = "false";
defparam \ALU_MAR[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N59
cyclonev_io_obuf \ALU_MAR[23]~output (
	.i(\ALU_MAR[23]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[23]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[23]~output .bus_hold = "false";
defparam \ALU_MAR[23]~output .open_drain_output = "false";
defparam \ALU_MAR[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N19
cyclonev_io_obuf \ALU_MAR[24]~output (
	.i(\ALU_MAR[24]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[24]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[24]~output .bus_hold = "false";
defparam \ALU_MAR[24]~output .open_drain_output = "false";
defparam \ALU_MAR[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y115_N36
cyclonev_io_obuf \ALU_MAR[25]~output (
	.i(\ALU_MAR[25]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[25]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[25]~output .bus_hold = "false";
defparam \ALU_MAR[25]~output .open_drain_output = "false";
defparam \ALU_MAR[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y21_N62
cyclonev_io_obuf \ALU_MAR[26]~output (
	.i(\ALU_MAR[26]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[26]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[26]~output .bus_hold = "false";
defparam \ALU_MAR[26]~output .open_drain_output = "false";
defparam \ALU_MAR[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y115_N2
cyclonev_io_obuf \ALU_MAR[27]~output (
	.i(\ALU_MAR[27]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[27]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[27]~output .bus_hold = "false";
defparam \ALU_MAR[27]~output .open_drain_output = "false";
defparam \ALU_MAR[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y115_N53
cyclonev_io_obuf \ALU_MAR[28]~output (
	.i(\ALU_MAR[28]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[28]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[28]~output .bus_hold = "false";
defparam \ALU_MAR[28]~output .open_drain_output = "false";
defparam \ALU_MAR[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y82_N96
cyclonev_io_obuf \ALU_MAR[29]~output (
	.i(\ALU_MAR[29]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[29]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[29]~output .bus_hold = "false";
defparam \ALU_MAR[29]~output .open_drain_output = "false";
defparam \ALU_MAR[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \ALU_MAR[30]~output (
	.i(\ALU_MAR[30]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[30]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[30]~output .bus_hold = "false";
defparam \ALU_MAR[30]~output .open_drain_output = "false";
defparam \ALU_MAR[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \ALU_MAR[31]~output (
	.i(\ALU_MAR[31]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_MAR[31]),
	.obar());
// synopsys translate_off
defparam \ALU_MAR[31]~output .bus_hold = "false";
defparam \ALU_MAR[31]~output .open_drain_output = "false";
defparam \ALU_MAR[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y115_N42
cyclonev_io_obuf \AddrMode32o[0]~output (
	.i(\IR_ALU[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[0]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[0]~output .bus_hold = "false";
defparam \AddrMode32o[0]~output .open_drain_output = "false";
defparam \AddrMode32o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y89_N79
cyclonev_io_obuf \AddrMode32o[1]~output (
	.i(\IR_ALU[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[1]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[1]~output .bus_hold = "false";
defparam \AddrMode32o[1]~output .open_drain_output = "false";
defparam \AddrMode32o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y115_N2
cyclonev_io_obuf \AddrMode32o[2]~output (
	.i(\IR_ALU[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[2]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[2]~output .bus_hold = "false";
defparam \AddrMode32o[2]~output .open_drain_output = "false";
defparam \AddrMode32o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N76
cyclonev_io_obuf \AddrMode32o[3]~output (
	.i(\IR_ALU[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[3]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[3]~output .bus_hold = "false";
defparam \AddrMode32o[3]~output .open_drain_output = "false";
defparam \AddrMode32o[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N59
cyclonev_io_obuf \AddrMode32o[4]~output (
	.i(\IR_ALU[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[4]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[4]~output .bus_hold = "false";
defparam \AddrMode32o[4]~output .open_drain_output = "false";
defparam \AddrMode32o[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y115_N53
cyclonev_io_obuf \AddrMode32o[5]~output (
	.i(\IR_ALU[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[5]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[5]~output .bus_hold = "false";
defparam \AddrMode32o[5]~output .open_drain_output = "false";
defparam \AddrMode32o[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y115_N53
cyclonev_io_obuf \AddrMode32o[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[6]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[6]~output .bus_hold = "false";
defparam \AddrMode32o[6]~output .open_drain_output = "false";
defparam \AddrMode32o[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y115_N42
cyclonev_io_obuf \AddrMode32o[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[7]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[7]~output .bus_hold = "false";
defparam \AddrMode32o[7]~output .open_drain_output = "false";
defparam \AddrMode32o[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y115_N2
cyclonev_io_obuf \AddrMode32o[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[8]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[8]~output .bus_hold = "false";
defparam \AddrMode32o[8]~output .open_drain_output = "false";
defparam \AddrMode32o[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y94_N22
cyclonev_io_obuf \AddrMode32o[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[9]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[9]~output .bus_hold = "false";
defparam \AddrMode32o[9]~output .open_drain_output = "false";
defparam \AddrMode32o[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N56
cyclonev_io_obuf \AddrMode32o[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[10]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[10]~output .bus_hold = "false";
defparam \AddrMode32o[10]~output .open_drain_output = "false";
defparam \AddrMode32o[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y115_N19
cyclonev_io_obuf \AddrMode32o[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[11]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[11]~output .bus_hold = "false";
defparam \AddrMode32o[11]~output .open_drain_output = "false";
defparam \AddrMode32o[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y115_N2
cyclonev_io_obuf \AddrMode32o[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[12]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[12]~output .bus_hold = "false";
defparam \AddrMode32o[12]~output .open_drain_output = "false";
defparam \AddrMode32o[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y115_N36
cyclonev_io_obuf \AddrMode32o[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[13]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[13]~output .bus_hold = "false";
defparam \AddrMode32o[13]~output .open_drain_output = "false";
defparam \AddrMode32o[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y94_N5
cyclonev_io_obuf \AddrMode32o[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[14]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[14]~output .bus_hold = "false";
defparam \AddrMode32o[14]~output .open_drain_output = "false";
defparam \AddrMode32o[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y115_N42
cyclonev_io_obuf \AddrMode32o[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[15]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[15]~output .bus_hold = "false";
defparam \AddrMode32o[15]~output .open_drain_output = "false";
defparam \AddrMode32o[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y115_N59
cyclonev_io_obuf \AddrMode32o[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[16]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[16]~output .bus_hold = "false";
defparam \AddrMode32o[16]~output .open_drain_output = "false";
defparam \AddrMode32o[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y115_N2
cyclonev_io_obuf \AddrMode32o[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[17]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[17]~output .bus_hold = "false";
defparam \AddrMode32o[17]~output .open_drain_output = "false";
defparam \AddrMode32o[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y115_N19
cyclonev_io_obuf \AddrMode32o[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[18]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[18]~output .bus_hold = "false";
defparam \AddrMode32o[18]~output .open_drain_output = "false";
defparam \AddrMode32o[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \AddrMode32o[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[19]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[19]~output .bus_hold = "false";
defparam \AddrMode32o[19]~output .open_drain_output = "false";
defparam \AddrMode32o[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y115_N36
cyclonev_io_obuf \AddrMode32o[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[20]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[20]~output .bus_hold = "false";
defparam \AddrMode32o[20]~output .open_drain_output = "false";
defparam \AddrMode32o[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y115_N76
cyclonev_io_obuf \AddrMode32o[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[21]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[21]~output .bus_hold = "false";
defparam \AddrMode32o[21]~output .open_drain_output = "false";
defparam \AddrMode32o[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y115_N36
cyclonev_io_obuf \AddrMode32o[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[22]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[22]~output .bus_hold = "false";
defparam \AddrMode32o[22]~output .open_drain_output = "false";
defparam \AddrMode32o[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y115_N19
cyclonev_io_obuf \AddrMode32o[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[23]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[23]~output .bus_hold = "false";
defparam \AddrMode32o[23]~output .open_drain_output = "false";
defparam \AddrMode32o[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y115_N2
cyclonev_io_obuf \AddrMode32o[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[24]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[24]~output .bus_hold = "false";
defparam \AddrMode32o[24]~output .open_drain_output = "false";
defparam \AddrMode32o[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N36
cyclonev_io_obuf \AddrMode32o[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[25]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[25]~output .bus_hold = "false";
defparam \AddrMode32o[25]~output .open_drain_output = "false";
defparam \AddrMode32o[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y115_N36
cyclonev_io_obuf \AddrMode32o[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[26]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[26]~output .bus_hold = "false";
defparam \AddrMode32o[26]~output .open_drain_output = "false";
defparam \AddrMode32o[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y115_N59
cyclonev_io_obuf \AddrMode32o[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[27]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[27]~output .bus_hold = "false";
defparam \AddrMode32o[27]~output .open_drain_output = "false";
defparam \AddrMode32o[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y91_N5
cyclonev_io_obuf \AddrMode32o[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[28]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[28]~output .bus_hold = "false";
defparam \AddrMode32o[28]~output .open_drain_output = "false";
defparam \AddrMode32o[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y115_N59
cyclonev_io_obuf \AddrMode32o[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[29]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[29]~output .bus_hold = "false";
defparam \AddrMode32o[29]~output .open_drain_output = "false";
defparam \AddrMode32o[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y115_N76
cyclonev_io_obuf \AddrMode32o[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[30]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[30]~output .bus_hold = "false";
defparam \AddrMode32o[30]~output .open_drain_output = "false";
defparam \AddrMode32o[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N42
cyclonev_io_obuf \AddrMode32o[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode32o[31]),
	.obar());
// synopsys translate_off
defparam \AddrMode32o[31]~output .bus_hold = "false";
defparam \AddrMode32o[31]~output .open_drain_output = "false";
defparam \AddrMode32o[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y79_N5
cyclonev_io_obuf \AddrMode34o[0]~output (
	.i(\IR_ALU[25]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[0]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[0]~output .bus_hold = "false";
defparam \AddrMode34o[0]~output .open_drain_output = "false";
defparam \AddrMode34o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N42
cyclonev_io_obuf \AddrMode34o[1]~output (
	.i(\IR_ALU[26]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[1]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[1]~output .bus_hold = "false";
defparam \AddrMode34o[1]~output .open_drain_output = "false";
defparam \AddrMode34o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y115_N93
cyclonev_io_obuf \AddrMode34o[2]~output (
	.i(\IR_ALU[27]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[2]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[2]~output .bus_hold = "false";
defparam \AddrMode34o[2]~output .open_drain_output = "false";
defparam \AddrMode34o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N76
cyclonev_io_obuf \AddrMode34o[3]~output (
	.i(\IR_ALU[28]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[3]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[3]~output .bus_hold = "false";
defparam \AddrMode34o[3]~output .open_drain_output = "false";
defparam \AddrMode34o[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \AddrMode34o[4]~output (
	.i(\IR_ALU[29]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[4]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[4]~output .bus_hold = "false";
defparam \AddrMode34o[4]~output .open_drain_output = "false";
defparam \AddrMode34o[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y115_N2
cyclonev_io_obuf \AddrMode34o[5]~output (
	.i(\IR_ALU[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[5]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[5]~output .bus_hold = "false";
defparam \AddrMode34o[5]~output .open_drain_output = "false";
defparam \AddrMode34o[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y115_N76
cyclonev_io_obuf \AddrMode34o[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[6]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[6]~output .bus_hold = "false";
defparam \AddrMode34o[6]~output .open_drain_output = "false";
defparam \AddrMode34o[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y115_N19
cyclonev_io_obuf \AddrMode34o[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[7]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[7]~output .bus_hold = "false";
defparam \AddrMode34o[7]~output .open_drain_output = "false";
defparam \AddrMode34o[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y115_N42
cyclonev_io_obuf \AddrMode34o[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[8]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[8]~output .bus_hold = "false";
defparam \AddrMode34o[8]~output .open_drain_output = "false";
defparam \AddrMode34o[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N93
cyclonev_io_obuf \AddrMode34o[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[9]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[9]~output .bus_hold = "false";
defparam \AddrMode34o[9]~output .open_drain_output = "false";
defparam \AddrMode34o[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y115_N2
cyclonev_io_obuf \AddrMode34o[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[10]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[10]~output .bus_hold = "false";
defparam \AddrMode34o[10]~output .open_drain_output = "false";
defparam \AddrMode34o[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y115_N19
cyclonev_io_obuf \AddrMode34o[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[11]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[11]~output .bus_hold = "false";
defparam \AddrMode34o[11]~output .open_drain_output = "false";
defparam \AddrMode34o[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y82_N45
cyclonev_io_obuf \AddrMode34o[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[12]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[12]~output .bus_hold = "false";
defparam \AddrMode34o[12]~output .open_drain_output = "false";
defparam \AddrMode34o[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y115_N76
cyclonev_io_obuf \AddrMode34o[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[13]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[13]~output .bus_hold = "false";
defparam \AddrMode34o[13]~output .open_drain_output = "false";
defparam \AddrMode34o[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y115_N2
cyclonev_io_obuf \AddrMode34o[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[14]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[14]~output .bus_hold = "false";
defparam \AddrMode34o[14]~output .open_drain_output = "false";
defparam \AddrMode34o[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y115_N42
cyclonev_io_obuf \AddrMode34o[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[15]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[15]~output .bus_hold = "false";
defparam \AddrMode34o[15]~output .open_drain_output = "false";
defparam \AddrMode34o[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y115_N59
cyclonev_io_obuf \AddrMode34o[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[16]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[16]~output .bus_hold = "false";
defparam \AddrMode34o[16]~output .open_drain_output = "false";
defparam \AddrMode34o[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y93_N5
cyclonev_io_obuf \AddrMode34o[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[17]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[17]~output .bus_hold = "false";
defparam \AddrMode34o[17]~output .open_drain_output = "false";
defparam \AddrMode34o[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y115_N53
cyclonev_io_obuf \AddrMode34o[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[18]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[18]~output .bus_hold = "false";
defparam \AddrMode34o[18]~output .open_drain_output = "false";
defparam \AddrMode34o[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N22
cyclonev_io_obuf \AddrMode34o[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[19]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[19]~output .bus_hold = "false";
defparam \AddrMode34o[19]~output .open_drain_output = "false";
defparam \AddrMode34o[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y115_N2
cyclonev_io_obuf \AddrMode34o[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[20]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[20]~output .bus_hold = "false";
defparam \AddrMode34o[20]~output .open_drain_output = "false";
defparam \AddrMode34o[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y115_N2
cyclonev_io_obuf \AddrMode34o[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[21]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[21]~output .bus_hold = "false";
defparam \AddrMode34o[21]~output .open_drain_output = "false";
defparam \AddrMode34o[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y115_N93
cyclonev_io_obuf \AddrMode34o[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[22]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[22]~output .bus_hold = "false";
defparam \AddrMode34o[22]~output .open_drain_output = "false";
defparam \AddrMode34o[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y115_N53
cyclonev_io_obuf \AddrMode34o[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[23]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[23]~output .bus_hold = "false";
defparam \AddrMode34o[23]~output .open_drain_output = "false";
defparam \AddrMode34o[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N19
cyclonev_io_obuf \AddrMode34o[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[24]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[24]~output .bus_hold = "false";
defparam \AddrMode34o[24]~output .open_drain_output = "false";
defparam \AddrMode34o[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y115_N19
cyclonev_io_obuf \AddrMode34o[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[25]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[25]~output .bus_hold = "false";
defparam \AddrMode34o[25]~output .open_drain_output = "false";
defparam \AddrMode34o[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y115_N19
cyclonev_io_obuf \AddrMode34o[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[26]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[26]~output .bus_hold = "false";
defparam \AddrMode34o[26]~output .open_drain_output = "false";
defparam \AddrMode34o[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N2
cyclonev_io_obuf \AddrMode34o[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[27]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[27]~output .bus_hold = "false";
defparam \AddrMode34o[27]~output .open_drain_output = "false";
defparam \AddrMode34o[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y115_N36
cyclonev_io_obuf \AddrMode34o[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[28]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[28]~output .bus_hold = "false";
defparam \AddrMode34o[28]~output .open_drain_output = "false";
defparam \AddrMode34o[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y91_N39
cyclonev_io_obuf \AddrMode34o[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[29]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[29]~output .bus_hold = "false";
defparam \AddrMode34o[29]~output .open_drain_output = "false";
defparam \AddrMode34o[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y91_N22
cyclonev_io_obuf \AddrMode34o[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[30]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[30]~output .bus_hold = "false";
defparam \AddrMode34o[30]~output .open_drain_output = "false";
defparam \AddrMode34o[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y115_N36
cyclonev_io_obuf \AddrMode34o[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddrMode34o[31]),
	.obar());
// synopsys translate_off
defparam \AddrMode34o[31]~output .bus_hold = "false";
defparam \AddrMode34o[31]~output .open_drain_output = "false";
defparam \AddrMode34o[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y24_N22
cyclonev_io_obuf \AdderResulto[0]~output (
	.i(\CRAA32|Result [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[0]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[0]~output .bus_hold = "false";
defparam \AdderResulto[0]~output .open_drain_output = "false";
defparam \AdderResulto[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y115_N53
cyclonev_io_obuf \AdderResulto[1]~output (
	.i(\CRAA32|Result [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[1]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[1]~output .bus_hold = "false";
defparam \AdderResulto[1]~output .open_drain_output = "false";
defparam \AdderResulto[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y74_N96
cyclonev_io_obuf \AdderResulto[2]~output (
	.i(\CRAA32|Result [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[2]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[2]~output .bus_hold = "false";
defparam \AdderResulto[2]~output .open_drain_output = "false";
defparam \AdderResulto[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y61_N5
cyclonev_io_obuf \AdderResulto[3]~output (
	.i(\CRAA32|Result [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[3]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[3]~output .bus_hold = "false";
defparam \AdderResulto[3]~output .open_drain_output = "false";
defparam \AdderResulto[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N2
cyclonev_io_obuf \AdderResulto[4]~output (
	.i(\CRAA32|Result [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[4]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[4]~output .bus_hold = "false";
defparam \AdderResulto[4]~output .open_drain_output = "false";
defparam \AdderResulto[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y115_N76
cyclonev_io_obuf \AdderResulto[5]~output (
	.i(\CRAA32|Result [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[5]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[5]~output .bus_hold = "false";
defparam \AdderResulto[5]~output .open_drain_output = "false";
defparam \AdderResulto[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y76_N56
cyclonev_io_obuf \AdderResulto[6]~output (
	.i(\CRAA32|Result [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[6]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[6]~output .bus_hold = "false";
defparam \AdderResulto[6]~output .open_drain_output = "false";
defparam \AdderResulto[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cyclonev_io_obuf \AdderResulto[7]~output (
	.i(\CRAA32|Result [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[7]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[7]~output .bus_hold = "false";
defparam \AdderResulto[7]~output .open_drain_output = "false";
defparam \AdderResulto[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \AdderResulto[8]~output (
	.i(\CRAA32|Result [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[8]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[8]~output .bus_hold = "false";
defparam \AdderResulto[8]~output .open_drain_output = "false";
defparam \AdderResulto[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y115_N2
cyclonev_io_obuf \AdderResulto[9]~output (
	.i(\CRAA32|Result [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[9]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[9]~output .bus_hold = "false";
defparam \AdderResulto[9]~output .open_drain_output = "false";
defparam \AdderResulto[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \AdderResulto[10]~output (
	.i(\CRAA32|Result [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[10]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[10]~output .bus_hold = "false";
defparam \AdderResulto[10]~output .open_drain_output = "false";
defparam \AdderResulto[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y64_N39
cyclonev_io_obuf \AdderResulto[11]~output (
	.i(\CRAA32|Result [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[11]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[11]~output .bus_hold = "false";
defparam \AdderResulto[11]~output .open_drain_output = "false";
defparam \AdderResulto[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y26_N5
cyclonev_io_obuf \AdderResulto[12]~output (
	.i(\CRAA32|Result [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[12]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[12]~output .bus_hold = "false";
defparam \AdderResulto[12]~output .open_drain_output = "false";
defparam \AdderResulto[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N96
cyclonev_io_obuf \AdderResulto[13]~output (
	.i(\CRAA32|Result [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[13]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[13]~output .bus_hold = "false";
defparam \AdderResulto[13]~output .open_drain_output = "false";
defparam \AdderResulto[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N79
cyclonev_io_obuf \AdderResulto[14]~output (
	.i(\CRAA32|Result [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[14]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[14]~output .bus_hold = "false";
defparam \AdderResulto[14]~output .open_drain_output = "false";
defparam \AdderResulto[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y115_N19
cyclonev_io_obuf \AdderResulto[15]~output (
	.i(\CRAA32|Result [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[15]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[15]~output .bus_hold = "false";
defparam \AdderResulto[15]~output .open_drain_output = "false";
defparam \AdderResulto[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N53
cyclonev_io_obuf \AdderResulto[16]~output (
	.i(\CRAA32|Result [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[16]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[16]~output .bus_hold = "false";
defparam \AdderResulto[16]~output .open_drain_output = "false";
defparam \AdderResulto[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y115_N53
cyclonev_io_obuf \AdderResulto[17]~output (
	.i(\CRAA32|Result [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[17]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[17]~output .bus_hold = "false";
defparam \AdderResulto[17]~output .open_drain_output = "false";
defparam \AdderResulto[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N53
cyclonev_io_obuf \AdderResulto[18]~output (
	.i(\CRAA32|Result [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[18]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[18]~output .bus_hold = "false";
defparam \AdderResulto[18]~output .open_drain_output = "false";
defparam \AdderResulto[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y72_N22
cyclonev_io_obuf \AdderResulto[19]~output (
	.i(\CRAA32|Result [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[19]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[19]~output .bus_hold = "false";
defparam \AdderResulto[19]~output .open_drain_output = "false";
defparam \AdderResulto[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y21_N45
cyclonev_io_obuf \AdderResulto[20]~output (
	.i(\CRAA32|Result [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[20]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[20]~output .bus_hold = "false";
defparam \AdderResulto[20]~output .open_drain_output = "false";
defparam \AdderResulto[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \AdderResulto[21]~output (
	.i(\CRAA32|Result [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[21]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[21]~output .bus_hold = "false";
defparam \AdderResulto[21]~output .open_drain_output = "false";
defparam \AdderResulto[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \AdderResulto[22]~output (
	.i(\CRAA32|Result [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[22]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[22]~output .bus_hold = "false";
defparam \AdderResulto[22]~output .open_drain_output = "false";
defparam \AdderResulto[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y67_N45
cyclonev_io_obuf \AdderResulto[23]~output (
	.i(\CRAA32|Result [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[23]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[23]~output .bus_hold = "false";
defparam \AdderResulto[23]~output .open_drain_output = "false";
defparam \AdderResulto[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \AdderResulto[24]~output (
	.i(\CRAA32|Result [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[24]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[24]~output .bus_hold = "false";
defparam \AdderResulto[24]~output .open_drain_output = "false";
defparam \AdderResulto[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y115_N53
cyclonev_io_obuf \AdderResulto[25]~output (
	.i(\CRAA32|Result [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[25]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[25]~output .bus_hold = "false";
defparam \AdderResulto[25]~output .open_drain_output = "false";
defparam \AdderResulto[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N45
cyclonev_io_obuf \AdderResulto[26]~output (
	.i(\CRAA32|Result [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[26]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[26]~output .bus_hold = "false";
defparam \AdderResulto[26]~output .open_drain_output = "false";
defparam \AdderResulto[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y115_N2
cyclonev_io_obuf \AdderResulto[27]~output (
	.i(\CRAA32|Result [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[27]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[27]~output .bus_hold = "false";
defparam \AdderResulto[27]~output .open_drain_output = "false";
defparam \AdderResulto[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y22_N39
cyclonev_io_obuf \AdderResulto[28]~output (
	.i(\CRAA32|Result [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[28]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[28]~output .bus_hold = "false";
defparam \AdderResulto[28]~output .open_drain_output = "false";
defparam \AdderResulto[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y70_N22
cyclonev_io_obuf \AdderResulto[29]~output (
	.i(\CRAA32|Result [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[29]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[29]~output .bus_hold = "false";
defparam \AdderResulto[29]~output .open_drain_output = "false";
defparam \AdderResulto[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N36
cyclonev_io_obuf \AdderResulto[30]~output (
	.i(\CRAA32|Result [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[30]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[30]~output .bus_hold = "false";
defparam \AdderResulto[30]~output .open_drain_output = "false";
defparam \AdderResulto[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y115_N2
cyclonev_io_obuf \AdderResulto[31]~output (
	.i(\CRAA32|Result [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AdderResulto[31]),
	.obar());
// synopsys translate_off
defparam \AdderResulto[31]~output .bus_hold = "false";
defparam \AdderResulto[31]~output .open_drain_output = "false";
defparam \AdderResulto[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N53
cyclonev_io_obuf \MulResulto[0]~output (
	.i(\Mul|Add32A|Carry~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[0]),
	.obar());
// synopsys translate_off
defparam \MulResulto[0]~output .bus_hold = "false";
defparam \MulResulto[0]~output .open_drain_output = "false";
defparam \MulResulto[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y115_N53
cyclonev_io_obuf \MulResulto[1]~output (
	.i(\Mul|Add32A|Result [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[1]),
	.obar());
// synopsys translate_off
defparam \MulResulto[1]~output .bus_hold = "false";
defparam \MulResulto[1]~output .open_drain_output = "false";
defparam \MulResulto[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y115_N53
cyclonev_io_obuf \MulResulto[2]~output (
	.i(!\Mul|Add32B|Carry~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[2]),
	.obar());
// synopsys translate_off
defparam \MulResulto[2]~output .bus_hold = "false";
defparam \MulResulto[2]~output .open_drain_output = "false";
defparam \MulResulto[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \MulResulto[3]~output (
	.i(\Mul|Add32B|Result [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[3]),
	.obar());
// synopsys translate_off
defparam \MulResulto[3]~output .bus_hold = "false";
defparam \MulResulto[3]~output .open_drain_output = "false";
defparam \MulResulto[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N22
cyclonev_io_obuf \MulResulto[4]~output (
	.i(\Mul|Add32B|Result [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[4]),
	.obar());
// synopsys translate_off
defparam \MulResulto[4]~output .bus_hold = "false";
defparam \MulResulto[4]~output .open_drain_output = "false";
defparam \MulResulto[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y24_N39
cyclonev_io_obuf \MulResulto[5]~output (
	.i(\Mul|Add32B|Result [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[5]),
	.obar());
// synopsys translate_off
defparam \MulResulto[5]~output .bus_hold = "false";
defparam \MulResulto[5]~output .open_drain_output = "false";
defparam \MulResulto[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y87_N5
cyclonev_io_obuf \MulResulto[6]~output (
	.i(!\Mul|Add32C|Carry~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[6]),
	.obar());
// synopsys translate_off
defparam \MulResulto[6]~output .bus_hold = "false";
defparam \MulResulto[6]~output .open_drain_output = "false";
defparam \MulResulto[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N5
cyclonev_io_obuf \MulResulto[7]~output (
	.i(\Mul|Add32C|Result[7]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[7]),
	.obar());
// synopsys translate_off
defparam \MulResulto[7]~output .bus_hold = "false";
defparam \MulResulto[7]~output .open_drain_output = "false";
defparam \MulResulto[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y87_N56
cyclonev_io_obuf \MulResulto[8]~output (
	.i(\Mul|Add32C|Result [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[8]),
	.obar());
// synopsys translate_off
defparam \MulResulto[8]~output .bus_hold = "false";
defparam \MulResulto[8]~output .open_drain_output = "false";
defparam \MulResulto[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y87_N22
cyclonev_io_obuf \MulResulto[9]~output (
	.i(\Mul|Add32C|Result [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[9]),
	.obar());
// synopsys translate_off
defparam \MulResulto[9]~output .bus_hold = "false";
defparam \MulResulto[9]~output .open_drain_output = "false";
defparam \MulResulto[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y70_N39
cyclonev_io_obuf \MulResulto[10]~output (
	.i(!\Mul|Add32C|Result [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[10]),
	.obar());
// synopsys translate_off
defparam \MulResulto[10]~output .bus_hold = "false";
defparam \MulResulto[10]~output .open_drain_output = "false";
defparam \MulResulto[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y82_N62
cyclonev_io_obuf \MulResulto[11]~output (
	.i(\Mul|Add32C|Result [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[11]),
	.obar());
// synopsys translate_off
defparam \MulResulto[11]~output .bus_hold = "false";
defparam \MulResulto[11]~output .open_drain_output = "false";
defparam \MulResulto[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y115_N36
cyclonev_io_obuf \MulResulto[12]~output (
	.i(\Mul|Add32C|Result [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[12]),
	.obar());
// synopsys translate_off
defparam \MulResulto[12]~output .bus_hold = "false";
defparam \MulResulto[12]~output .open_drain_output = "false";
defparam \MulResulto[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y77_N22
cyclonev_io_obuf \MulResulto[13]~output (
	.i(\Mul|Add32C|Result [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[13]),
	.obar());
// synopsys translate_off
defparam \MulResulto[13]~output .bus_hold = "false";
defparam \MulResulto[13]~output .open_drain_output = "false";
defparam \MulResulto[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y70_N56
cyclonev_io_obuf \MulResulto[14]~output (
	.i(!\Mul|Add32D|Carry~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[14]),
	.obar());
// synopsys translate_off
defparam \MulResulto[14]~output .bus_hold = "false";
defparam \MulResulto[14]~output .open_drain_output = "false";
defparam \MulResulto[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y79_N39
cyclonev_io_obuf \MulResulto[15]~output (
	.i(\Mul|Add32D|Result [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[15]),
	.obar());
// synopsys translate_off
defparam \MulResulto[15]~output .bus_hold = "false";
defparam \MulResulto[15]~output .open_drain_output = "false";
defparam \MulResulto[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N62
cyclonev_io_obuf \MulResulto[16]~output (
	.i(\Mul|Add32D|Result [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[16]),
	.obar());
// synopsys translate_off
defparam \MulResulto[16]~output .bus_hold = "false";
defparam \MulResulto[16]~output .open_drain_output = "false";
defparam \MulResulto[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y77_N39
cyclonev_io_obuf \MulResulto[17]~output (
	.i(\Mul|Add32D|Result [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[17]),
	.obar());
// synopsys translate_off
defparam \MulResulto[17]~output .bus_hold = "false";
defparam \MulResulto[17]~output .open_drain_output = "false";
defparam \MulResulto[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y77_N56
cyclonev_io_obuf \MulResulto[18]~output (
	.i(!\Mul|Add32D|Result [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[18]),
	.obar());
// synopsys translate_off
defparam \MulResulto[18]~output .bus_hold = "false";
defparam \MulResulto[18]~output .open_drain_output = "false";
defparam \MulResulto[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y74_N79
cyclonev_io_obuf \MulResulto[19]~output (
	.i(\Mul|Add32D|Result [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[19]),
	.obar());
// synopsys translate_off
defparam \MulResulto[19]~output .bus_hold = "false";
defparam \MulResulto[19]~output .open_drain_output = "false";
defparam \MulResulto[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N22
cyclonev_io_obuf \MulResulto[20]~output (
	.i(\Mul|Add32D|Result [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[20]),
	.obar());
// synopsys translate_off
defparam \MulResulto[20]~output .bus_hold = "false";
defparam \MulResulto[20]~output .open_drain_output = "false";
defparam \MulResulto[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y115_N53
cyclonev_io_obuf \MulResulto[21]~output (
	.i(\Mul|Add32D|Result [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[21]),
	.obar());
// synopsys translate_off
defparam \MulResulto[21]~output .bus_hold = "false";
defparam \MulResulto[21]~output .open_drain_output = "false";
defparam \MulResulto[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y22_N22
cyclonev_io_obuf \MulResulto[22]~output (
	.i(!\Mul|Add32D|Result [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[22]),
	.obar());
// synopsys translate_off
defparam \MulResulto[22]~output .bus_hold = "false";
defparam \MulResulto[22]~output .open_drain_output = "false";
defparam \MulResulto[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N39
cyclonev_io_obuf \MulResulto[23]~output (
	.i(\Mul|Add32D|Result [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[23]),
	.obar());
// synopsys translate_off
defparam \MulResulto[23]~output .bus_hold = "false";
defparam \MulResulto[23]~output .open_drain_output = "false";
defparam \MulResulto[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y22_N56
cyclonev_io_obuf \MulResulto[24]~output (
	.i(\Mul|Add32D|Result [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[24]),
	.obar());
// synopsys translate_off
defparam \MulResulto[24]~output .bus_hold = "false";
defparam \MulResulto[24]~output .open_drain_output = "false";
defparam \MulResulto[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y63_N39
cyclonev_io_obuf \MulResulto[25]~output (
	.i(\Mul|Add32D|Result [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[25]),
	.obar());
// synopsys translate_off
defparam \MulResulto[25]~output .bus_hold = "false";
defparam \MulResulto[25]~output .open_drain_output = "false";
defparam \MulResulto[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y70_N5
cyclonev_io_obuf \MulResulto[26]~output (
	.i(!\Mul|Add32D|Result [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[26]),
	.obar());
// synopsys translate_off
defparam \MulResulto[26]~output .bus_hold = "false";
defparam \MulResulto[26]~output .open_drain_output = "false";
defparam \MulResulto[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y115_N2
cyclonev_io_obuf \MulResulto[27]~output (
	.i(\Mul|Add32D|Result [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[27]),
	.obar());
// synopsys translate_off
defparam \MulResulto[27]~output .bus_hold = "false";
defparam \MulResulto[27]~output .open_drain_output = "false";
defparam \MulResulto[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y91_N56
cyclonev_io_obuf \MulResulto[28]~output (
	.i(\Mul|Add32D|Result [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[28]),
	.obar());
// synopsys translate_off
defparam \MulResulto[28]~output .bus_hold = "false";
defparam \MulResulto[28]~output .open_drain_output = "false";
defparam \MulResulto[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N5
cyclonev_io_obuf \MulResulto[29]~output (
	.i(\Mul|Add32D|Result [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[29]),
	.obar());
// synopsys translate_off
defparam \MulResulto[29]~output .bus_hold = "false";
defparam \MulResulto[29]~output .open_drain_output = "false";
defparam \MulResulto[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y72_N56
cyclonev_io_obuf \MulResulto[30]~output (
	.i(!\Mul|Add32D|Result [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[30]),
	.obar());
// synopsys translate_off
defparam \MulResulto[30]~output .bus_hold = "false";
defparam \MulResulto[30]~output .open_drain_output = "false";
defparam \MulResulto[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N36
cyclonev_io_obuf \MulResulto[31]~output (
	.i(\Mul|Add32D|Result [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MulResulto[31]),
	.obar());
// synopsys translate_off
defparam \MulResulto[31]~output .bus_hold = "false";
defparam \MulResulto[31]~output .open_drain_output = "false";
defparam \MulResulto[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y115_N36
cyclonev_io_obuf \LSRRegistero[0]~output (
	.i(\LSR|D0~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[0]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[0]~output .bus_hold = "false";
defparam \LSRRegistero[0]~output .open_drain_output = "false";
defparam \LSRRegistero[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y85_N5
cyclonev_io_obuf \LSRRegistero[1]~output (
	.i(\LSR|D1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[1]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[1]~output .bus_hold = "false";
defparam \LSRRegistero[1]~output .open_drain_output = "false";
defparam \LSRRegistero[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \LSRRegistero[2]~output (
	.i(\LSR|D2~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[2]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[2]~output .bus_hold = "false";
defparam \LSRRegistero[2]~output .open_drain_output = "false";
defparam \LSRRegistero[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \LSRRegistero[3]~output (
	.i(\LSR|D3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[3]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[3]~output .bus_hold = "false";
defparam \LSRRegistero[3]~output .open_drain_output = "false";
defparam \LSRRegistero[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y115_N42
cyclonev_io_obuf \LSRRegistero[4]~output (
	.i(\LSR|D4~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[4]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[4]~output .bus_hold = "false";
defparam \LSRRegistero[4]~output .open_drain_output = "false";
defparam \LSRRegistero[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y115_N2
cyclonev_io_obuf \LSRRegistero[5]~output (
	.i(\LSR|D5~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[5]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[5]~output .bus_hold = "false";
defparam \LSRRegistero[5]~output .open_drain_output = "false";
defparam \LSRRegistero[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LSRRegistero[6]~output (
	.i(\LSR|D6~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[6]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[6]~output .bus_hold = "false";
defparam \LSRRegistero[6]~output .open_drain_output = "false";
defparam \LSRRegistero[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LSRRegistero[7]~output (
	.i(\LSR|D7~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[7]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[7]~output .bus_hold = "false";
defparam \LSRRegistero[7]~output .open_drain_output = "false";
defparam \LSRRegistero[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y115_N19
cyclonev_io_obuf \LSRRegistero[8]~output (
	.i(\LSR|D8~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[8]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[8]~output .bus_hold = "false";
defparam \LSRRegistero[8]~output .open_drain_output = "false";
defparam \LSRRegistero[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y115_N19
cyclonev_io_obuf \LSRRegistero[9]~output (
	.i(\LSR|D9~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[9]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[9]~output .bus_hold = "false";
defparam \LSRRegistero[9]~output .open_drain_output = "false";
defparam \LSRRegistero[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N19
cyclonev_io_obuf \LSRRegistero[10]~output (
	.i(\LSR|D10~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[10]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[10]~output .bus_hold = "false";
defparam \LSRRegistero[10]~output .open_drain_output = "false";
defparam \LSRRegistero[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y115_N59
cyclonev_io_obuf \LSRRegistero[11]~output (
	.i(\LSR|D11~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[11]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[11]~output .bus_hold = "false";
defparam \LSRRegistero[11]~output .open_drain_output = "false";
defparam \LSRRegistero[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y63_N56
cyclonev_io_obuf \LSRRegistero[12]~output (
	.i(\LSR|D12~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[12]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[12]~output .bus_hold = "false";
defparam \LSRRegistero[12]~output .open_drain_output = "false";
defparam \LSRRegistero[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y115_N36
cyclonev_io_obuf \LSRRegistero[13]~output (
	.i(\LSR|D13~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[13]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[13]~output .bus_hold = "false";
defparam \LSRRegistero[13]~output .open_drain_output = "false";
defparam \LSRRegistero[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \LSRRegistero[14]~output (
	.i(\LSR|D14~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[14]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[14]~output .bus_hold = "false";
defparam \LSRRegistero[14]~output .open_drain_output = "false";
defparam \LSRRegistero[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y84_N56
cyclonev_io_obuf \LSRRegistero[15]~output (
	.i(\LSR|D15~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[15]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[15]~output .bus_hold = "false";
defparam \LSRRegistero[15]~output .open_drain_output = "false";
defparam \LSRRegistero[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N36
cyclonev_io_obuf \LSRRegistero[16]~output (
	.i(\LSR|D16~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[16]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[16]~output .bus_hold = "false";
defparam \LSRRegistero[16]~output .open_drain_output = "false";
defparam \LSRRegistero[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y76_N39
cyclonev_io_obuf \LSRRegistero[17]~output (
	.i(\LSR|D17~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[17]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[17]~output .bus_hold = "false";
defparam \LSRRegistero[17]~output .open_drain_output = "false";
defparam \LSRRegistero[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y115_N36
cyclonev_io_obuf \LSRRegistero[18]~output (
	.i(\LSR|D18~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[18]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[18]~output .bus_hold = "false";
defparam \LSRRegistero[18]~output .open_drain_output = "false";
defparam \LSRRegistero[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \LSRRegistero[19]~output (
	.i(\LSR|D19~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[19]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[19]~output .bus_hold = "false";
defparam \LSRRegistero[19]~output .open_drain_output = "false";
defparam \LSRRegistero[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y115_N36
cyclonev_io_obuf \LSRRegistero[20]~output (
	.i(\LSR|D20~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[20]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[20]~output .bus_hold = "false";
defparam \LSRRegistero[20]~output .open_drain_output = "false";
defparam \LSRRegistero[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N19
cyclonev_io_obuf \LSRRegistero[21]~output (
	.i(\LSR|D21~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[21]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[21]~output .bus_hold = "false";
defparam \LSRRegistero[21]~output .open_drain_output = "false";
defparam \LSRRegistero[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y115_N93
cyclonev_io_obuf \LSRRegistero[22]~output (
	.i(\LSR|D22~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[22]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[22]~output .bus_hold = "false";
defparam \LSRRegistero[22]~output .open_drain_output = "false";
defparam \LSRRegistero[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N2
cyclonev_io_obuf \LSRRegistero[23]~output (
	.i(\LSR|D23~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[23]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[23]~output .bus_hold = "false";
defparam \LSRRegistero[23]~output .open_drain_output = "false";
defparam \LSRRegistero[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y115_N2
cyclonev_io_obuf \LSRRegistero[24]~output (
	.i(\LSR|D24~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[24]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[24]~output .bus_hold = "false";
defparam \LSRRegistero[24]~output .open_drain_output = "false";
defparam \LSRRegistero[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N19
cyclonev_io_obuf \LSRRegistero[25]~output (
	.i(\LSR|D25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[25]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[25]~output .bus_hold = "false";
defparam \LSRRegistero[25]~output .open_drain_output = "false";
defparam \LSRRegistero[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N5
cyclonev_io_obuf \LSRRegistero[26]~output (
	.i(\LSR|D26~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[26]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[26]~output .bus_hold = "false";
defparam \LSRRegistero[26]~output .open_drain_output = "false";
defparam \LSRRegistero[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y89_N62
cyclonev_io_obuf \LSRRegistero[27]~output (
	.i(\LSR|D27~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[27]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[27]~output .bus_hold = "false";
defparam \LSRRegistero[27]~output .open_drain_output = "false";
defparam \LSRRegistero[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y60_N96
cyclonev_io_obuf \LSRRegistero[28]~output (
	.i(\LSR|D28~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[28]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[28]~output .bus_hold = "false";
defparam \LSRRegistero[28]~output .open_drain_output = "false";
defparam \LSRRegistero[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y67_N62
cyclonev_io_obuf \LSRRegistero[29]~output (
	.i(\LSR|D29~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[29]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[29]~output .bus_hold = "false";
defparam \LSRRegistero[29]~output .open_drain_output = "false";
defparam \LSRRegistero[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y115_N53
cyclonev_io_obuf \LSRRegistero[30]~output (
	.i(\LSR|D30~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[30]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[30]~output .bus_hold = "false";
defparam \LSRRegistero[30]~output .open_drain_output = "false";
defparam \LSRRegistero[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y115_N53
cyclonev_io_obuf \LSRRegistero[31]~output (
	.i(\LSR|D31~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRRegistero[31]),
	.obar());
// synopsys translate_off
defparam \LSRRegistero[31]~output .bus_hold = "false";
defparam \LSRRegistero[31]~output .open_drain_output = "false";
defparam \LSRRegistero[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \LSRegistero[0]~output (
	.i(\LS|D0~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[0]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[0]~output .bus_hold = "false";
defparam \LSRegistero[0]~output .open_drain_output = "false";
defparam \LSRegistero[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N93
cyclonev_io_obuf \LSRegistero[1]~output (
	.i(\LS|D1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[1]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[1]~output .bus_hold = "false";
defparam \LSRegistero[1]~output .open_drain_output = "false";
defparam \LSRegistero[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y115_N19
cyclonev_io_obuf \LSRegistero[2]~output (
	.i(\LS|D2~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[2]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[2]~output .bus_hold = "false";
defparam \LSRegistero[2]~output .open_drain_output = "false";
defparam \LSRegistero[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N42
cyclonev_io_obuf \LSRegistero[3]~output (
	.i(\LS|D3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[3]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[3]~output .bus_hold = "false";
defparam \LSRegistero[3]~output .open_drain_output = "false";
defparam \LSRegistero[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y115_N36
cyclonev_io_obuf \LSRegistero[4]~output (
	.i(\LS|D4~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[4]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[4]~output .bus_hold = "false";
defparam \LSRegistero[4]~output .open_drain_output = "false";
defparam \LSRegistero[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y115_N19
cyclonev_io_obuf \LSRegistero[5]~output (
	.i(\LS|D5~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[5]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[5]~output .bus_hold = "false";
defparam \LSRegistero[5]~output .open_drain_output = "false";
defparam \LSRegistero[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y84_N5
cyclonev_io_obuf \LSRegistero[6]~output (
	.i(\LS|D6~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[6]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[6]~output .bus_hold = "false";
defparam \LSRegistero[6]~output .open_drain_output = "false";
defparam \LSRegistero[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \LSRegistero[7]~output (
	.i(\LS|D7~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[7]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[7]~output .bus_hold = "false";
defparam \LSRegistero[7]~output .open_drain_output = "false";
defparam \LSRegistero[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y82_N79
cyclonev_io_obuf \LSRegistero[8]~output (
	.i(\LS|D8~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[8]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[8]~output .bus_hold = "false";
defparam \LSRegistero[8]~output .open_drain_output = "false";
defparam \LSRegistero[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y115_N76
cyclonev_io_obuf \LSRegistero[9]~output (
	.i(\LS|D9~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[9]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[9]~output .bus_hold = "false";
defparam \LSRegistero[9]~output .open_drain_output = "false";
defparam \LSRegistero[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N36
cyclonev_io_obuf \LSRegistero[10]~output (
	.i(\LS|D10~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[10]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[10]~output .bus_hold = "false";
defparam \LSRegistero[10]~output .open_drain_output = "false";
defparam \LSRegistero[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N93
cyclonev_io_obuf \LSRegistero[11]~output (
	.i(\LS|D11~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[11]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[11]~output .bus_hold = "false";
defparam \LSRegistero[11]~output .open_drain_output = "false";
defparam \LSRegistero[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y115_N93
cyclonev_io_obuf \LSRegistero[12]~output (
	.i(\LS|D12~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[12]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[12]~output .bus_hold = "false";
defparam \LSRegistero[12]~output .open_drain_output = "false";
defparam \LSRegistero[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y61_N39
cyclonev_io_obuf \LSRegistero[13]~output (
	.i(\LS|D13~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[13]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[13]~output .bus_hold = "false";
defparam \LSRegistero[13]~output .open_drain_output = "false";
defparam \LSRegistero[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y26_N22
cyclonev_io_obuf \LSRegistero[14]~output (
	.i(\LS|D14~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[14]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[14]~output .bus_hold = "false";
defparam \LSRegistero[14]~output .open_drain_output = "false";
defparam \LSRegistero[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N56
cyclonev_io_obuf \LSRegistero[15]~output (
	.i(\LS|D15~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[15]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[15]~output .bus_hold = "false";
defparam \LSRegistero[15]~output .open_drain_output = "false";
defparam \LSRegistero[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y67_N79
cyclonev_io_obuf \LSRegistero[16]~output (
	.i(\LS|D16~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[16]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[16]~output .bus_hold = "false";
defparam \LSRegistero[16]~output .open_drain_output = "false";
defparam \LSRegistero[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y115_N53
cyclonev_io_obuf \LSRegistero[17]~output (
	.i(\LS|D17~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[17]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[17]~output .bus_hold = "false";
defparam \LSRegistero[17]~output .open_drain_output = "false";
defparam \LSRegistero[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N39
cyclonev_io_obuf \LSRegistero[18]~output (
	.i(\LS|D18~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[18]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[18]~output .bus_hold = "false";
defparam \LSRegistero[18]~output .open_drain_output = "false";
defparam \LSRegistero[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y0_N2
cyclonev_io_obuf \LSRegistero[19]~output (
	.i(\LS|D19~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[19]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[19]~output .bus_hold = "false";
defparam \LSRegistero[19]~output .open_drain_output = "false";
defparam \LSRegistero[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cyclonev_io_obuf \LSRegistero[20]~output (
	.i(\LS|D20~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[20]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[20]~output .bus_hold = "false";
defparam \LSRegistero[20]~output .open_drain_output = "false";
defparam \LSRegistero[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y85_N56
cyclonev_io_obuf \LSRegistero[21]~output (
	.i(\LS|D21~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[21]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[21]~output .bus_hold = "false";
defparam \LSRegistero[21]~output .open_drain_output = "false";
defparam \LSRegistero[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \LSRegistero[22]~output (
	.i(\LS|D22~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[22]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[22]~output .bus_hold = "false";
defparam \LSRegistero[22]~output .open_drain_output = "false";
defparam \LSRegistero[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cyclonev_io_obuf \LSRegistero[23]~output (
	.i(\LS|D23~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[23]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[23]~output .bus_hold = "false";
defparam \LSRegistero[23]~output .open_drain_output = "false";
defparam \LSRegistero[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N59
cyclonev_io_obuf \LSRegistero[24]~output (
	.i(\LS|D24~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[24]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[24]~output .bus_hold = "false";
defparam \LSRegistero[24]~output .open_drain_output = "false";
defparam \LSRegistero[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y21_N96
cyclonev_io_obuf \LSRegistero[25]~output (
	.i(\LS|D25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[25]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[25]~output .bus_hold = "false";
defparam \LSRegistero[25]~output .open_drain_output = "false";
defparam \LSRegistero[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \LSRegistero[26]~output (
	.i(\LS|D26~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[26]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[26]~output .bus_hold = "false";
defparam \LSRegistero[26]~output .open_drain_output = "false";
defparam \LSRegistero[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \LSRegistero[27]~output (
	.i(\LS|D27~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[27]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[27]~output .bus_hold = "false";
defparam \LSRegistero[27]~output .open_drain_output = "false";
defparam \LSRegistero[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y77_N5
cyclonev_io_obuf \LSRegistero[28]~output (
	.i(\LS|D28~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[28]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[28]~output .bus_hold = "false";
defparam \LSRegistero[28]~output .open_drain_output = "false";
defparam \LSRegistero[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \LSRegistero[29]~output (
	.i(\LS|D29~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[29]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[29]~output .bus_hold = "false";
defparam \LSRegistero[29]~output .open_drain_output = "false";
defparam \LSRegistero[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y57_N56
cyclonev_io_obuf \LSRegistero[30]~output (
	.i(\LS|D30~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[30]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[30]~output .bus_hold = "false";
defparam \LSRegistero[30]~output .open_drain_output = "false";
defparam \LSRegistero[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \LSRegistero[31]~output (
	.i(\LS|D31~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LSRegistero[31]),
	.obar());
// synopsys translate_off
defparam \LSRegistero[31]~output .bus_hold = "false";
defparam \LSRegistero[31]~output .open_drain_output = "false";
defparam \LSRegistero[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
cyclonev_io_obuf \ASRRegistero[0]~output (
	.i(\ASR|D0~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[0]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[0]~output .bus_hold = "false";
defparam \ASRRegistero[0]~output .open_drain_output = "false";
defparam \ASRRegistero[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N36
cyclonev_io_obuf \ASRRegistero[1]~output (
	.i(\ASR|D1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[1]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[1]~output .bus_hold = "false";
defparam \ASRRegistero[1]~output .open_drain_output = "false";
defparam \ASRRegistero[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y115_N2
cyclonev_io_obuf \ASRRegistero[2]~output (
	.i(\ASR|D2~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[2]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[2]~output .bus_hold = "false";
defparam \ASRRegistero[2]~output .open_drain_output = "false";
defparam \ASRRegistero[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N19
cyclonev_io_obuf \ASRRegistero[3]~output (
	.i(\ASR|D3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[3]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[3]~output .bus_hold = "false";
defparam \ASRRegistero[3]~output .open_drain_output = "false";
defparam \ASRRegistero[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y26_N56
cyclonev_io_obuf \ASRRegistero[4]~output (
	.i(\ASR|D4~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[4]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[4]~output .bus_hold = "false";
defparam \ASRRegistero[4]~output .open_drain_output = "false";
defparam \ASRRegistero[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N19
cyclonev_io_obuf \ASRRegistero[5]~output (
	.i(\ASR|D5~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[5]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[5]~output .bus_hold = "false";
defparam \ASRRegistero[5]~output .open_drain_output = "false";
defparam \ASRRegistero[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y67_N96
cyclonev_io_obuf \ASRRegistero[6]~output (
	.i(\ASR|D6~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[6]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[6]~output .bus_hold = "false";
defparam \ASRRegistero[6]~output .open_drain_output = "false";
defparam \ASRRegistero[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \ASRRegistero[7]~output (
	.i(\ASR|D7~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[7]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[7]~output .bus_hold = "false";
defparam \ASRRegistero[7]~output .open_drain_output = "false";
defparam \ASRRegistero[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cyclonev_io_obuf \ASRRegistero[8]~output (
	.i(\ASR|D8~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[8]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[8]~output .bus_hold = "false";
defparam \ASRRegistero[8]~output .open_drain_output = "false";
defparam \ASRRegistero[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cyclonev_io_obuf \ASRRegistero[9]~output (
	.i(\ASR|D9~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[9]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[9]~output .bus_hold = "false";
defparam \ASRRegistero[9]~output .open_drain_output = "false";
defparam \ASRRegistero[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N53
cyclonev_io_obuf \ASRRegistero[10]~output (
	.i(\ASR|D10~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[10]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[10]~output .bus_hold = "false";
defparam \ASRRegistero[10]~output .open_drain_output = "false";
defparam \ASRRegistero[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \ASRRegistero[11]~output (
	.i(\ASR|D11~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[11]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[11]~output .bus_hold = "false";
defparam \ASRRegistero[11]~output .open_drain_output = "false";
defparam \ASRRegistero[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N93
cyclonev_io_obuf \ASRRegistero[12]~output (
	.i(\ASR|D12~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[12]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[12]~output .bus_hold = "false";
defparam \ASRRegistero[12]~output .open_drain_output = "false";
defparam \ASRRegistero[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y85_N22
cyclonev_io_obuf \ASRRegistero[13]~output (
	.i(\ASR|D13~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[13]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[13]~output .bus_hold = "false";
defparam \ASRRegistero[13]~output .open_drain_output = "false";
defparam \ASRRegistero[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y115_N19
cyclonev_io_obuf \ASRRegistero[14]~output (
	.i(\ASR|D14~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[14]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[14]~output .bus_hold = "false";
defparam \ASRRegistero[14]~output .open_drain_output = "false";
defparam \ASRRegistero[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N79
cyclonev_io_obuf \ASRRegistero[15]~output (
	.i(\ASR|D15~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[15]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[15]~output .bus_hold = "false";
defparam \ASRRegistero[15]~output .open_drain_output = "false";
defparam \ASRRegistero[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \ASRRegistero[16]~output (
	.i(\ASR|D16~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[16]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[16]~output .bus_hold = "false";
defparam \ASRRegistero[16]~output .open_drain_output = "false";
defparam \ASRRegistero[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y115_N19
cyclonev_io_obuf \ASRRegistero[17]~output (
	.i(\ASR|D17~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[17]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[17]~output .bus_hold = "false";
defparam \ASRRegistero[17]~output .open_drain_output = "false";
defparam \ASRRegistero[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N19
cyclonev_io_obuf \ASRRegistero[18]~output (
	.i(\ASR|D18~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[18]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[18]~output .bus_hold = "false";
defparam \ASRRegistero[18]~output .open_drain_output = "false";
defparam \ASRRegistero[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N59
cyclonev_io_obuf \ASRRegistero[19]~output (
	.i(\ASR|D19~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[19]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[19]~output .bus_hold = "false";
defparam \ASRRegistero[19]~output .open_drain_output = "false";
defparam \ASRRegistero[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \ASRRegistero[20]~output (
	.i(\ASR|D20~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[20]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[20]~output .bus_hold = "false";
defparam \ASRRegistero[20]~output .open_drain_output = "false";
defparam \ASRRegistero[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cyclonev_io_obuf \ASRRegistero[21]~output (
	.i(\ASR|D21~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[21]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[21]~output .bus_hold = "false";
defparam \ASRRegistero[21]~output .open_drain_output = "false";
defparam \ASRRegistero[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N42
cyclonev_io_obuf \ASRRegistero[22]~output (
	.i(\ASR|D22~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[22]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[22]~output .bus_hold = "false";
defparam \ASRRegistero[22]~output .open_drain_output = "false";
defparam \ASRRegistero[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cyclonev_io_obuf \ASRRegistero[23]~output (
	.i(\ASR|D23~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[23]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[23]~output .bus_hold = "false";
defparam \ASRRegistero[23]~output .open_drain_output = "false";
defparam \ASRRegistero[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y115_N2
cyclonev_io_obuf \ASRRegistero[24]~output (
	.i(\ASR|D24~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[24]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[24]~output .bus_hold = "false";
defparam \ASRRegistero[24]~output .open_drain_output = "false";
defparam \ASRRegistero[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y115_N53
cyclonev_io_obuf \ASRRegistero[25]~output (
	.i(\ASR|D25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[25]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[25]~output .bus_hold = "false";
defparam \ASRRegistero[25]~output .open_drain_output = "false";
defparam \ASRRegistero[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N39
cyclonev_io_obuf \ASRRegistero[26]~output (
	.i(\ASR|D26~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[26]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[26]~output .bus_hold = "false";
defparam \ASRRegistero[26]~output .open_drain_output = "false";
defparam \ASRRegistero[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y115_N53
cyclonev_io_obuf \ASRRegistero[27]~output (
	.i(\ASR|D27~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[27]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[27]~output .bus_hold = "false";
defparam \ASRRegistero[27]~output .open_drain_output = "false";
defparam \ASRRegistero[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y115_N93
cyclonev_io_obuf \ASRRegistero[28]~output (
	.i(\ASR|D28~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[28]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[28]~output .bus_hold = "false";
defparam \ASRRegistero[28]~output .open_drain_output = "false";
defparam \ASRRegistero[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \ASRRegistero[29]~output (
	.i(\ASR|D29~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[29]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[29]~output .bus_hold = "false";
defparam \ASRRegistero[29]~output .open_drain_output = "false";
defparam \ASRRegistero[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y115_N19
cyclonev_io_obuf \ASRRegistero[30]~output (
	.i(\ASR|D30~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[30]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[30]~output .bus_hold = "false";
defparam \ASRRegistero[30]~output .open_drain_output = "false";
defparam \ASRRegistero[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N53
cyclonev_io_obuf \ASRRegistero[31]~output (
	.i(\ASR|D31~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ASRRegistero[31]),
	.obar());
// synopsys translate_off
defparam \ASRRegistero[31]~output .bus_hold = "false";
defparam \ASRRegistero[31]~output .open_drain_output = "false";
defparam \ASRRegistero[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y115_N19
cyclonev_io_obuf \ALU_Control[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Control[0]),
	.obar());
// synopsys translate_off
defparam \ALU_Control[0]~output .bus_hold = "false";
defparam \ALU_Control[0]~output .open_drain_output = "false";
defparam \ALU_Control[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y115_N53
cyclonev_io_obuf \ALU_Control[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Control[1]),
	.obar());
// synopsys translate_off
defparam \ALU_Control[1]~output .bus_hold = "false";
defparam \ALU_Control[1]~output .open_drain_output = "false";
defparam \ALU_Control[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y115_N59
cyclonev_io_obuf \ALU_Control[2]~output (
	.i(\CRAA32|Result [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Control[2]),
	.obar());
// synopsys translate_off
defparam \ALU_Control[2]~output .bus_hold = "false";
defparam \ALU_Control[2]~output .open_drain_output = "false";
defparam \ALU_Control[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \ALU_Control[3]~output (
	.i(\CRAA32|Carryout~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Control[3]),
	.obar());
// synopsys translate_off
defparam \ALU_Control[3]~output .bus_hold = "false";
defparam \ALU_Control[3]~output .open_drain_output = "false";
defparam \ALU_Control[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N52
cyclonev_io_ibuf \Control_ALU[1]~input (
	.i(Control_ALU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[1]~input_o ));
// synopsys translate_off
defparam \Control_ALU[1]~input .bus_hold = "false";
defparam \Control_ALU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y87_N38
cyclonev_io_ibuf \Control_ALU[3]~input (
	.i(Control_ALU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[3]~input_o ));
// synopsys translate_off
defparam \Control_ALU[3]~input .bus_hold = "false";
defparam \Control_ALU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N52
cyclonev_io_ibuf \Control_ALU[26]~input (
	.i(Control_ALU[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[26]~input_o ));
// synopsys translate_off
defparam \Control_ALU[26]~input .bus_hold = "false";
defparam \Control_ALU[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N18
cyclonev_io_ibuf \Control_ALU[25]~input (
	.i(Control_ALU[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[25]~input_o ));
// synopsys translate_off
defparam \Control_ALU[25]~input .bus_hold = "false";
defparam \Control_ALU[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N35
cyclonev_io_ibuf \Control_ALU[16]~input (
	.i(Control_ALU[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[16]~input_o ));
// synopsys translate_off
defparam \Control_ALU[16]~input .bus_hold = "false";
defparam \Control_ALU[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N18
cyclonev_io_ibuf \Control_ALU[17]~input (
	.i(Control_ALU[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[17]~input_o ));
// synopsys translate_off
defparam \Control_ALU[17]~input .bus_hold = "false";
defparam \Control_ALU[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N48
cyclonev_lcell_comb \ALU_Registers[31]~1 (
// Equation(s):
// \ALU_Registers[31]~1_combout  = ( !\Control_ALU[16]~input_o  & ( !\Control_ALU[17]~input_o  & ( (!\Control_ALU[26]~input_o  & !\Control_ALU[25]~input_o ) ) ) )

	.dataa(!\Control_ALU[26]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[25]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[16]~input_o ),
	.dataf(!\Control_ALU[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[31]~1 .extended_lut = "off";
defparam \ALU_Registers[31]~1 .lut_mask = 64'hA0A0000000000000;
defparam \ALU_Registers[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X79_Y115_N1
cyclonev_io_ibuf \Control_ALU[22]~input (
	.i(Control_ALU[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[22]~input_o ));
// synopsys translate_off
defparam \Control_ALU[22]~input .bus_hold = "false";
defparam \Control_ALU[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N4
cyclonev_io_ibuf \Control_ALU[23]~input (
	.i(Control_ALU[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[23]~input_o ));
// synopsys translate_off
defparam \Control_ALU[23]~input .bus_hold = "false";
defparam \Control_ALU[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y115_N52
cyclonev_io_ibuf \Control_ALU[13]~input (
	.i(Control_ALU[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[13]~input_o ));
// synopsys translate_off
defparam \Control_ALU[13]~input .bus_hold = "false";
defparam \Control_ALU[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N44
cyclonev_io_ibuf \Control_ALU[24]~input (
	.i(Control_ALU[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[24]~input_o ));
// synopsys translate_off
defparam \Control_ALU[24]~input .bus_hold = "false";
defparam \Control_ALU[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N1
cyclonev_io_ibuf \Control_ALU[15]~input (
	.i(Control_ALU[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[15]~input_o ));
// synopsys translate_off
defparam \Control_ALU[15]~input .bus_hold = "false";
defparam \Control_ALU[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N3
cyclonev_lcell_comb \ALURegSelector[1] (
// Equation(s):
// ALURegSelector[1] = ( \Control_ALU[15]~input_o  ) # ( !\Control_ALU[15]~input_o  & ( \Control_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALURegSelector[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALURegSelector[1] .extended_lut = "off";
defparam \ALURegSelector[1] .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \ALURegSelector[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N21
cyclonev_io_ibuf \Control_ALU[31]~input (
	.i(Control_ALU[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[31]~input_o ));
// synopsys translate_off
defparam \Control_ALU[31]~input .bus_hold = "false";
defparam \Control_ALU[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N33
cyclonev_lcell_comb \ALU_Registers[31]~2 (
// Equation(s):
// \ALU_Registers[31]~2_combout  = ( !ALURegSelector[1] & ( !\Control_ALU[31]~input_o  & ( (!\Control_ALU[22]~input_o  & (!\Control_ALU[23]~input_o  & !\Control_ALU[13]~input_o )) ) ) )

	.dataa(!\Control_ALU[22]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[23]~input_o ),
	.datad(!\Control_ALU[13]~input_o ),
	.datae(!ALURegSelector[1]),
	.dataf(!\Control_ALU[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[31]~2 .extended_lut = "off";
defparam \ALU_Registers[31]~2 .lut_mask = 64'hA000000000000000;
defparam \ALU_Registers[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N30
cyclonev_lcell_comb \ALU_Registers[31]~3 (
// Equation(s):
// \ALU_Registers[31]~3_combout  = ( \ALU_Registers[31]~2_combout  & ( ((!\ALU_Registers[31]~1_combout ) # (\Control_ALU[3]~input_o )) # (\Control_ALU[1]~input_o ) ) ) # ( !\ALU_Registers[31]~2_combout  )

	.dataa(!\Control_ALU[1]~input_o ),
	.datab(!\Control_ALU[3]~input_o ),
	.datac(gnd),
	.datad(!\ALU_Registers[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[31]~3 .extended_lut = "off";
defparam \ALU_Registers[31]~3 .lut_mask = 64'hFFFFFFFFFF77FF77;
defparam \ALU_Registers[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N61
cyclonev_io_ibuf \Reloj~input (
	.i(Reloj),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Reloj~input_o ));
// synopsys translate_off
defparam \Reloj~input .bus_hold = "false";
defparam \Reloj~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \Reloj~inputCLKENA0 (
	.inclk(\Reloj~input_o ),
	.ena(vcc),
	.outclk(\Reloj~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Reloj~inputCLKENA0 .clock_type = "global clock";
defparam \Reloj~inputCLKENA0 .disable_mode = "low";
defparam \Reloj~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Reloj~inputCLKENA0 .ena_register_power_up = "high";
defparam \Reloj~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N38
cyclonev_io_ibuf \Registers_ALU[0]~input (
	.i(Registers_ALU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[0]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[0]~input .bus_hold = "false";
defparam \Registers_ALU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N35
cyclonev_io_ibuf \Control_ALU[36]~input (
	.i(Control_ALU[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[36]~input_o ));
// synopsys translate_off
defparam \Control_ALU[36]~input .bus_hold = "false";
defparam \Control_ALU[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N42
cyclonev_lcell_comb \LSRDataIn[0] (
// Equation(s):
// LSRDataIn[0] = ( LSRDataIn[0] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[0]~input_o ) ) ) # ( !LSRDataIn[0] & ( (\Registers_ALU[0]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(gnd),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[0] .extended_lut = "off";
defparam \LSRDataIn[0] .lut_mask = 64'h00330033FF33FF33;
defparam \LSRDataIn[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N48
cyclonev_lcell_comb \ASR|D0~feeder (
// Equation(s):
// \ASR|D0~feeder_combout  = ( LSRDataIn[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D0~feeder .extended_lut = "off";
defparam \ASR|D0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N61
cyclonev_io_ibuf \Registers_ALU[1]~input (
	.i(Registers_ALU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[1]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[1]~input .bus_hold = "false";
defparam \Registers_ALU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N24
cyclonev_lcell_comb \LSRDataIn[1] (
// Equation(s):
// LSRDataIn[1] = (!\Control_ALU[36]~input_o  & ((LSRDataIn[1]))) # (\Control_ALU[36]~input_o  & (\Registers_ALU[1]~input_o ))

	.dataa(!\Registers_ALU[1]~input_o ),
	.datab(gnd),
	.datac(!LSRDataIn[1]),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[1] .extended_lut = "off";
defparam \LSRDataIn[1] .lut_mask = 64'h0F550F550F550F55;
defparam \LSRDataIn[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N0
cyclonev_lcell_comb \ASR|D1~feeder (
// Equation(s):
// \ASR|D1~feeder_combout  = ( LSRDataIn[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D1~feeder .extended_lut = "off";
defparam \ASR|D1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N4
cyclonev_io_ibuf \Registers_ALU[2]~input (
	.i(Registers_ALU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[2]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[2]~input .bus_hold = "false";
defparam \Registers_ALU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N3
cyclonev_lcell_comb \LSRDataIn[2] (
// Equation(s):
// LSRDataIn[2] = ( LSRDataIn[2] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[2]~input_o  ) ) ) # ( !LSRDataIn[2] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[2]~input_o  ) ) ) # ( LSRDataIn[2] & ( !\Control_ALU[36]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(gnd),
	.datae(!LSRDataIn[2]),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[2] .extended_lut = "off";
defparam \LSRDataIn[2] .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \LSRDataIn[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N57
cyclonev_lcell_comb \ASR|D2~feeder (
// Equation(s):
// \ASR|D2~feeder_combout  = ( LSRDataIn[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D2~feeder .extended_lut = "off";
defparam \ASR|D2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N38
cyclonev_io_ibuf \Registers_ALU[3]~input (
	.i(Registers_ALU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[3]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[3]~input .bus_hold = "false";
defparam \Registers_ALU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N6
cyclonev_lcell_comb \LSRDataIn[3] (
// Equation(s):
// LSRDataIn[3] = ( LSRDataIn[3] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[3]~input_o ) ) ) # ( !LSRDataIn[3] & ( (\Registers_ALU[3]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[3]~input_o ),
	.datac(!\Control_ALU[36]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[3] .extended_lut = "off";
defparam \LSRDataIn[3] .lut_mask = 64'h03030303F3F3F3F3;
defparam \LSRDataIn[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N54
cyclonev_lcell_comb \ASR|D3~feeder (
// Equation(s):
// \ASR|D3~feeder_combout  = ( LSRDataIn[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D3~feeder .extended_lut = "off";
defparam \ASR|D3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N78
cyclonev_io_ibuf \Registers_ALU[4]~input (
	.i(Registers_ALU[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[4]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[4]~input .bus_hold = "false";
defparam \Registers_ALU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N36
cyclonev_lcell_comb \LSRDataIn[4] (
// Equation(s):
// LSRDataIn[4] = (!\Control_ALU[36]~input_o  & ((LSRDataIn[4]))) # (\Control_ALU[36]~input_o  & (\Registers_ALU[4]~input_o ))

	.dataa(gnd),
	.datab(!\Control_ALU[36]~input_o ),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!LSRDataIn[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[4] .extended_lut = "off";
defparam \LSRDataIn[4] .lut_mask = 64'h03CF03CF03CF03CF;
defparam \LSRDataIn[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N54
cyclonev_lcell_comb \ASR|D4~feeder (
// Equation(s):
// \ASR|D4~feeder_combout  = LSRDataIn[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!LSRDataIn[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D4~feeder .extended_lut = "off";
defparam \ASR|D4~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ASR|D4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N55
cyclonev_io_ibuf \Registers_ALU[5]~input (
	.i(Registers_ALU[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[5]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[5]~input .bus_hold = "false";
defparam \Registers_ALU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N33
cyclonev_lcell_comb \LSRDataIn[5] (
// Equation(s):
// LSRDataIn[5] = ( LSRDataIn[5] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[5]~input_o ) ) ) # ( !LSRDataIn[5] & ( (\Registers_ALU[5]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(!\Registers_ALU[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[5] .extended_lut = "off";
defparam \LSRDataIn[5] .lut_mask = 64'h00550055FF55FF55;
defparam \LSRDataIn[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y42_N45
cyclonev_lcell_comb \ASR|D5~feeder (
// Equation(s):
// \ASR|D5~feeder_combout  = ( LSRDataIn[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D5~feeder .extended_lut = "off";
defparam \ASR|D5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N95
cyclonev_io_ibuf \Registers_ALU[6]~input (
	.i(Registers_ALU[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[6]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[6]~input .bus_hold = "false";
defparam \Registers_ALU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N51
cyclonev_lcell_comb \LSRDataIn[6] (
// Equation(s):
// LSRDataIn[6] = ( LSRDataIn[6] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[6]~input_o ) ) ) # ( !LSRDataIn[6] & ( (\Registers_ALU[6]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[36]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[6] .extended_lut = "off";
defparam \LSRDataIn[6] .lut_mask = 64'h05050505F5F5F5F5;
defparam \LSRDataIn[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y42_N54
cyclonev_lcell_comb \ASR|D6~feeder (
// Equation(s):
// \ASR|D6~feeder_combout  = ( LSRDataIn[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D6~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D6~feeder .extended_lut = "off";
defparam \ASR|D6~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D6~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y38_N4
cyclonev_io_ibuf \Registers_ALU[7]~input (
	.i(Registers_ALU[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[7]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[7]~input .bus_hold = "false";
defparam \Registers_ALU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N36
cyclonev_lcell_comb \LSRDataIn[7] (
// Equation(s):
// LSRDataIn[7] = ( LSRDataIn[7] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[7]~input_o  ) ) ) # ( !LSRDataIn[7] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[7]~input_o  ) ) ) # ( LSRDataIn[7] & ( !\Control_ALU[36]~input_o  ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!LSRDataIn[7]),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[7] .extended_lut = "off";
defparam \LSRDataIn[7] .lut_mask = 64'h0000FFFF33333333;
defparam \LSRDataIn[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y42_N51
cyclonev_lcell_comb \ASR|D7~feeder (
// Equation(s):
// \ASR|D7~feeder_combout  = ( LSRDataIn[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D7~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D7~feeder .extended_lut = "off";
defparam \ASR|D7~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D7~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N38
cyclonev_io_ibuf \Registers_ALU[8]~input (
	.i(Registers_ALU[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[8]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[8]~input .bus_hold = "false";
defparam \Registers_ALU[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N33
cyclonev_lcell_comb \LSRDataIn[8] (
// Equation(s):
// LSRDataIn[8] = ( LSRDataIn[8] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[8]~input_o ) ) ) # ( !LSRDataIn[8] & ( (\Registers_ALU[8]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(!\Registers_ALU[8]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[36]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[8] .extended_lut = "off";
defparam \LSRDataIn[8] .lut_mask = 64'h05050505F5F5F5F5;
defparam \LSRDataIn[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y42_N15
cyclonev_lcell_comb \ASR|D8~feeder (
// Equation(s):
// \ASR|D8~feeder_combout  = ( LSRDataIn[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D8~feeder .extended_lut = "off";
defparam \ASR|D8~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N44
cyclonev_io_ibuf \Registers_ALU[9]~input (
	.i(Registers_ALU[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[9]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[9]~input .bus_hold = "false";
defparam \Registers_ALU[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N57
cyclonev_lcell_comb \LSRDataIn[9] (
// Equation(s):
// LSRDataIn[9] = ( \Control_ALU[36]~input_o  & ( \Registers_ALU[9]~input_o  ) ) # ( !\Control_ALU[36]~input_o  & ( LSRDataIn[9] ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(gnd),
	.datac(!LSRDataIn[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[9] .extended_lut = "off";
defparam \LSRDataIn[9] .lut_mask = 64'h0F0F0F0F55555555;
defparam \LSRDataIn[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N24
cyclonev_lcell_comb \ASR|D9~feeder (
// Equation(s):
// \ASR|D9~feeder_combout  = ( LSRDataIn[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D9~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D9~feeder .extended_lut = "off";
defparam \ASR|D9~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D9~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N78
cyclonev_io_ibuf \Registers_ALU[10]~input (
	.i(Registers_ALU[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[10]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[10]~input .bus_hold = "false";
defparam \Registers_ALU[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N48
cyclonev_lcell_comb \LSRDataIn[10] (
// Equation(s):
// LSRDataIn[10] = ( \Registers_ALU[10]~input_o  & ( LSRDataIn[10] ) ) # ( !\Registers_ALU[10]~input_o  & ( LSRDataIn[10] & ( !\Control_ALU[36]~input_o  ) ) ) # ( \Registers_ALU[10]~input_o  & ( !LSRDataIn[10] & ( \Control_ALU[36]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(!\Registers_ALU[10]~input_o ),
	.dataf(!LSRDataIn[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[10] .extended_lut = "off";
defparam \LSRDataIn[10] .lut_mask = 64'h000000FFFF00FFFF;
defparam \LSRDataIn[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N12
cyclonev_lcell_comb \ASR|D10~feeder (
// Equation(s):
// \ASR|D10~feeder_combout  = ( LSRDataIn[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D10~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D10~feeder .extended_lut = "off";
defparam \ASR|D10~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D10~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N21
cyclonev_io_ibuf \Registers_ALU[11]~input (
	.i(Registers_ALU[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[11]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[11]~input .bus_hold = "false";
defparam \Registers_ALU[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N45
cyclonev_lcell_comb \LSRDataIn[11] (
// Equation(s):
// LSRDataIn[11] = ( \Control_ALU[36]~input_o  & ( \Registers_ALU[11]~input_o  ) ) # ( !\Control_ALU[36]~input_o  & ( LSRDataIn[11] ) )

	.dataa(!\Registers_ALU[11]~input_o ),
	.datab(gnd),
	.datac(!LSRDataIn[11]),
	.datad(gnd),
	.datae(!\Control_ALU[36]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[11] .extended_lut = "off";
defparam \LSRDataIn[11] .lut_mask = 64'h0F0F55550F0F5555;
defparam \LSRDataIn[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N36
cyclonev_lcell_comb \ASR|D11~feeder (
// Equation(s):
// \ASR|D11~feeder_combout  = ( LSRDataIn[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D11~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D11~feeder .extended_lut = "off";
defparam \ASR|D11~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D11~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y61_N55
cyclonev_io_ibuf \Registers_ALU[12]~input (
	.i(Registers_ALU[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[12]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[12]~input .bus_hold = "false";
defparam \Registers_ALU[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N30
cyclonev_lcell_comb \LSRDataIn[12] (
// Equation(s):
// LSRDataIn[12] = ( LSRDataIn[12] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[12]~input_o ) ) ) # ( !LSRDataIn[12] & ( (\Registers_ALU[12]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[12]~input_o ),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[12] .extended_lut = "off";
defparam \LSRDataIn[12] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \LSRDataIn[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N51
cyclonev_lcell_comb \ASR|D12~feeder (
// Equation(s):
// \ASR|D12~feeder_combout  = ( LSRDataIn[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D12~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D12~feeder .extended_lut = "off";
defparam \ASR|D12~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D12~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N38
cyclonev_io_ibuf \Registers_ALU[13]~input (
	.i(Registers_ALU[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[13]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[13]~input .bus_hold = "false";
defparam \Registers_ALU[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N18
cyclonev_lcell_comb \LSRDataIn[13] (
// Equation(s):
// LSRDataIn[13] = ( LSRDataIn[13] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[13]~input_o ) ) ) # ( !LSRDataIn[13] & ( (\Registers_ALU[13]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[13] .extended_lut = "off";
defparam \LSRDataIn[13] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \LSRDataIn[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N24
cyclonev_lcell_comb \ASR|D13~feeder (
// Equation(s):
// \ASR|D13~feeder_combout  = ( LSRDataIn[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D13~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D13~feeder .extended_lut = "off";
defparam \ASR|D13~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D13~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N4
cyclonev_io_ibuf \Registers_ALU[14]~input (
	.i(Registers_ALU[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[14]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[14]~input .bus_hold = "false";
defparam \Registers_ALU[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N33
cyclonev_lcell_comb \LSRDataIn[14] (
// Equation(s):
// LSRDataIn[14] = ( LSRDataIn[14] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[14]~input_o ) ) ) # ( !LSRDataIn[14] & ( (\Control_ALU[36]~input_o  & \Registers_ALU[14]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[36]~input_o ),
	.datad(!\Registers_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[14] .extended_lut = "off";
defparam \LSRDataIn[14] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \LSRDataIn[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y44_N24
cyclonev_lcell_comb \ASR|D14~feeder (
// Equation(s):
// \ASR|D14~feeder_combout  = ( LSRDataIn[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D14~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D14~feeder .extended_lut = "off";
defparam \ASR|D14~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D14~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N21
cyclonev_io_ibuf \Registers_ALU[15]~input (
	.i(Registers_ALU[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[15]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[15]~input .bus_hold = "false";
defparam \Registers_ALU[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N3
cyclonev_lcell_comb \LSRDataIn[15] (
// Equation(s):
// LSRDataIn[15] = ( \Control_ALU[36]~input_o  & ( \Registers_ALU[15]~input_o  ) ) # ( !\Control_ALU[36]~input_o  & ( LSRDataIn[15] ) )

	.dataa(!\Registers_ALU[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!LSRDataIn[15]),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[15] .extended_lut = "off";
defparam \LSRDataIn[15] .lut_mask = 64'h00FF00FF55555555;
defparam \LSRDataIn[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y44_N21
cyclonev_lcell_comb \ASR|D15~feeder (
// Equation(s):
// \ASR|D15~feeder_combout  = ( LSRDataIn[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D15~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D15~feeder .extended_lut = "off";
defparam \ASR|D15~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D15~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y74_N44
cyclonev_io_ibuf \Registers_ALU[16]~input (
	.i(Registers_ALU[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[16]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[16]~input .bus_hold = "false";
defparam \Registers_ALU[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N6
cyclonev_lcell_comb \LSRDataIn[16] (
// Equation(s):
// LSRDataIn[16] = ( LSRDataIn[16] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[16]~input_o ) ) ) # ( !LSRDataIn[16] & ( (\Registers_ALU[16]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[16]~input_o ),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[16] .extended_lut = "off";
defparam \LSRDataIn[16] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \LSRDataIn[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N0
cyclonev_lcell_comb \ASR|D16~feeder (
// Equation(s):
// \ASR|D16~feeder_combout  = ( LSRDataIn[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D16~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D16~feeder .extended_lut = "off";
defparam \ASR|D16~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D16~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N38
cyclonev_io_ibuf \Registers_ALU[17]~input (
	.i(Registers_ALU[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[17]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[17]~input .bus_hold = "false";
defparam \Registers_ALU[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N36
cyclonev_lcell_comb \LSRDataIn[17] (
// Equation(s):
// LSRDataIn[17] = ( LSRDataIn[17] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[17]~input_o ) ) ) # ( !LSRDataIn[17] & ( (\Registers_ALU[17]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[17]~input_o ),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(!LSRDataIn[17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[17] .extended_lut = "off";
defparam \LSRDataIn[17] .lut_mask = 64'h000FFF0F000FFF0F;
defparam \LSRDataIn[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y43_N51
cyclonev_lcell_comb \ASR|D17~feeder (
// Equation(s):
// \ASR|D17~feeder_combout  = ( LSRDataIn[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D17~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D17~feeder .extended_lut = "off";
defparam \ASR|D17~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D17~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y28_N95
cyclonev_io_ibuf \Registers_ALU[18]~input (
	.i(Registers_ALU[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[18]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[18]~input .bus_hold = "false";
defparam \Registers_ALU[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N36
cyclonev_lcell_comb \LSRDataIn[18] (
// Equation(s):
// LSRDataIn[18] = ( \Control_ALU[36]~input_o  & ( \Registers_ALU[18]~input_o  ) ) # ( !\Control_ALU[36]~input_o  & ( LSRDataIn[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[18]~input_o ),
	.datad(!LSRDataIn[18]),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[18] .extended_lut = "off";
defparam \LSRDataIn[18] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \LSRDataIn[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N48
cyclonev_lcell_comb \ASR|D18~feeder (
// Equation(s):
// \ASR|D18~feeder_combout  = ( LSRDataIn[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D18~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D18~feeder .extended_lut = "off";
defparam \ASR|D18~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D18~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y60_N78
cyclonev_io_ibuf \Registers_ALU[19]~input (
	.i(Registers_ALU[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[19]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[19]~input .bus_hold = "false";
defparam \Registers_ALU[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N15
cyclonev_lcell_comb \LSRDataIn[19] (
// Equation(s):
// LSRDataIn[19] = ( \Control_ALU[36]~input_o  & ( LSRDataIn[19] & ( \Registers_ALU[19]~input_o  ) ) ) # ( !\Control_ALU[36]~input_o  & ( LSRDataIn[19] ) ) # ( \Control_ALU[36]~input_o  & ( !LSRDataIn[19] & ( \Registers_ALU[19]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[36]~input_o ),
	.dataf(!LSRDataIn[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[19] .extended_lut = "off";
defparam \LSRDataIn[19] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \LSRDataIn[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N27
cyclonev_lcell_comb \ASR|D19~feeder (
// Equation(s):
// \ASR|D19~feeder_combout  = ( LSRDataIn[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D19~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D19~feeder .extended_lut = "off";
defparam \ASR|D19~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D19~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y31_N55
cyclonev_io_ibuf \Registers_ALU[20]~input (
	.i(Registers_ALU[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[20]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[20]~input .bus_hold = "false";
defparam \Registers_ALU[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N45
cyclonev_lcell_comb \LSRDataIn[20] (
// Equation(s):
// LSRDataIn[20] = ( LSRDataIn[20] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[20]~input_o  ) ) ) # ( !LSRDataIn[20] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[20]~input_o  ) ) ) # ( LSRDataIn[20] & ( !\Control_ALU[36]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[20]~input_o ),
	.datad(gnd),
	.datae(!LSRDataIn[20]),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[20] .extended_lut = "off";
defparam \LSRDataIn[20] .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \LSRDataIn[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N6
cyclonev_lcell_comb \ASR|D20~feeder (
// Equation(s):
// \ASR|D20~feeder_combout  = ( LSRDataIn[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D20~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D20~feeder .extended_lut = "off";
defparam \ASR|D20~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D20~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y38_N55
cyclonev_io_ibuf \Registers_ALU[21]~input (
	.i(Registers_ALU[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[21]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[21]~input .bus_hold = "false";
defparam \Registers_ALU[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N21
cyclonev_lcell_comb \LSRDataIn[21] (
// Equation(s):
// LSRDataIn[21] = ( LSRDataIn[21] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[21]~input_o  ) ) ) # ( !LSRDataIn[21] & ( \Control_ALU[36]~input_o  & ( \Registers_ALU[21]~input_o  ) ) ) # ( LSRDataIn[21] & ( !\Control_ALU[36]~input_o  ) )

	.dataa(!\Registers_ALU[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!LSRDataIn[21]),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[21] .extended_lut = "off";
defparam \LSRDataIn[21] .lut_mask = 64'h0000FFFF55555555;
defparam \LSRDataIn[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N18
cyclonev_lcell_comb \ASR|D21~feeder (
// Equation(s):
// \ASR|D21~feeder_combout  = LSRDataIn[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!LSRDataIn[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D21~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D21~feeder .extended_lut = "off";
defparam \ASR|D21~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ASR|D21~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N55
cyclonev_io_ibuf \Registers_ALU[22]~input (
	.i(Registers_ALU[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[22]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[22]~input .bus_hold = "false";
defparam \Registers_ALU[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N33
cyclonev_lcell_comb \LSRDataIn[22] (
// Equation(s):
// LSRDataIn[22] = ( LSRDataIn[22] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[22]~input_o ) ) ) # ( !LSRDataIn[22] & ( (\Registers_ALU[22]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[22]~input_o ),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[22] .extended_lut = "off";
defparam \LSRDataIn[22] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \LSRDataIn[22] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N48
cyclonev_lcell_comb \ASR|D22~feeder (
// Equation(s):
// \ASR|D22~feeder_combout  = ( LSRDataIn[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D22~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D22~feeder .extended_lut = "off";
defparam \ASR|D22~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D22~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y28_N61
cyclonev_io_ibuf \Registers_ALU[23]~input (
	.i(Registers_ALU[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[23]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[23]~input .bus_hold = "false";
defparam \Registers_ALU[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N42
cyclonev_lcell_comb \LSRDataIn[23] (
// Equation(s):
// LSRDataIn[23] = ( LSRDataIn[23] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[23]~input_o ) ) ) # ( !LSRDataIn[23] & ( (\Registers_ALU[23]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[23]~input_o ),
	.datac(gnd),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[23] .extended_lut = "off";
defparam \LSRDataIn[23] .lut_mask = 64'h00330033FF33FF33;
defparam \LSRDataIn[23] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N39
cyclonev_lcell_comb \ASR|D23~feeder (
// Equation(s):
// \ASR|D23~feeder_combout  = ( LSRDataIn[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D23~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D23~feeder .extended_lut = "off";
defparam \ASR|D23~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D23~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N21
cyclonev_io_ibuf \Registers_ALU[24]~input (
	.i(Registers_ALU[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[24]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[24]~input .bus_hold = "false";
defparam \Registers_ALU[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N9
cyclonev_lcell_comb \LSRDataIn[24] (
// Equation(s):
// LSRDataIn[24] = ( \Control_ALU[36]~input_o  & ( LSRDataIn[24] & ( \Registers_ALU[24]~input_o  ) ) ) # ( !\Control_ALU[36]~input_o  & ( LSRDataIn[24] ) ) # ( \Control_ALU[36]~input_o  & ( !LSRDataIn[24] & ( \Registers_ALU[24]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[24]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[36]~input_o ),
	.dataf(!LSRDataIn[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[24] .extended_lut = "off";
defparam \LSRDataIn[24] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \LSRDataIn[24] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N24
cyclonev_lcell_comb \ASR|D24~feeder (
// Equation(s):
// \ASR|D24~feeder_combout  = ( LSRDataIn[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D24~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D24~feeder .extended_lut = "off";
defparam \ASR|D24~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D24~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N4
cyclonev_io_ibuf \Registers_ALU[25]~input (
	.i(Registers_ALU[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[25]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[25]~input .bus_hold = "false";
defparam \Registers_ALU[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N54
cyclonev_lcell_comb \LSRDataIn[25] (
// Equation(s):
// LSRDataIn[25] = ( \Control_ALU[36]~input_o  & ( \Registers_ALU[25]~input_o  ) ) # ( !\Control_ALU[36]~input_o  & ( LSRDataIn[25] ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[25]~input_o ),
	.datac(!LSRDataIn[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[25] .extended_lut = "off";
defparam \LSRDataIn[25] .lut_mask = 64'h0F0F0F0F33333333;
defparam \LSRDataIn[25] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N3
cyclonev_lcell_comb \ASR|D25~feeder (
// Equation(s):
// \ASR|D25~feeder_combout  = LSRDataIn[25]

	.dataa(!LSRDataIn[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D25~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D25~feeder .extended_lut = "off";
defparam \ASR|D25~feeder .lut_mask = 64'h5555555555555555;
defparam \ASR|D25~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N35
cyclonev_io_ibuf \Registers_ALU[26]~input (
	.i(Registers_ALU[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[26]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[26]~input .bus_hold = "false";
defparam \Registers_ALU[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N9
cyclonev_lcell_comb \LSRDataIn[26] (
// Equation(s):
// LSRDataIn[26] = ( LSRDataIn[26] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[26]~input_o ) ) ) # ( !LSRDataIn[26] & ( (\Registers_ALU[26]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(!\Registers_ALU[26]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[26] .extended_lut = "off";
defparam \LSRDataIn[26] .lut_mask = 64'h00550055FF55FF55;
defparam \LSRDataIn[26] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N27
cyclonev_lcell_comb \ASR|D26~feeder (
// Equation(s):
// \ASR|D26~feeder_combout  = ( LSRDataIn[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D26~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D26~feeder .extended_lut = "off";
defparam \ASR|D26~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D26~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X110_Y0_N52
cyclonev_io_ibuf \Registers_ALU[27]~input (
	.i(Registers_ALU[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[27]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[27]~input .bus_hold = "false";
defparam \Registers_ALU[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N24
cyclonev_lcell_comb \LSRDataIn[27] (
// Equation(s):
// LSRDataIn[27] = ( \Registers_ALU[27]~input_o  & ( LSRDataIn[27] ) ) # ( !\Registers_ALU[27]~input_o  & ( LSRDataIn[27] & ( !\Control_ALU[36]~input_o  ) ) ) # ( \Registers_ALU[27]~input_o  & ( !LSRDataIn[27] & ( \Control_ALU[36]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(!\Registers_ALU[27]~input_o ),
	.dataf(!LSRDataIn[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[27] .extended_lut = "off";
defparam \LSRDataIn[27] .lut_mask = 64'h000000FFFF00FFFF;
defparam \LSRDataIn[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N30
cyclonev_lcell_comb \ASR|D27~feeder (
// Equation(s):
// \ASR|D27~feeder_combout  = ( LSRDataIn[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D27~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D27~feeder .extended_lut = "off";
defparam \ASR|D27~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D27~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y69_N21
cyclonev_io_ibuf \Registers_ALU[28]~input (
	.i(Registers_ALU[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[28]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[28]~input .bus_hold = "false";
defparam \Registers_ALU[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N45
cyclonev_lcell_comb \LSRDataIn[28] (
// Equation(s):
// LSRDataIn[28] = (!\Control_ALU[36]~input_o  & ((LSRDataIn[28]))) # (\Control_ALU[36]~input_o  & (\Registers_ALU[28]~input_o ))

	.dataa(!\Control_ALU[36]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[28]~input_o ),
	.datad(!LSRDataIn[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[28] .extended_lut = "off";
defparam \LSRDataIn[28] .lut_mask = 64'h05AF05AF05AF05AF;
defparam \LSRDataIn[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y44_N57
cyclonev_lcell_comb \ASR|D28~feeder (
// Equation(s):
// \ASR|D28~feeder_combout  = ( LSRDataIn[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D28~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D28~feeder .extended_lut = "off";
defparam \ASR|D28~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D28~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N38
cyclonev_io_ibuf \Registers_ALU[29]~input (
	.i(Registers_ALU[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[29]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[29]~input .bus_hold = "false";
defparam \Registers_ALU[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N45
cyclonev_lcell_comb \LSRDataIn[29] (
// Equation(s):
// LSRDataIn[29] = (!\Control_ALU[36]~input_o  & (LSRDataIn[29])) # (\Control_ALU[36]~input_o  & ((\Registers_ALU[29]~input_o )))

	.dataa(!\Control_ALU[36]~input_o ),
	.datab(gnd),
	.datac(!LSRDataIn[29]),
	.datad(!\Registers_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[29] .extended_lut = "off";
defparam \LSRDataIn[29] .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \LSRDataIn[29] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X110_Y0_N18
cyclonev_io_ibuf \Registers_ALU[30]~input (
	.i(Registers_ALU[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[30]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[30]~input .bus_hold = "false";
defparam \Registers_ALU[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N12
cyclonev_lcell_comb \LSRDataIn[30] (
// Equation(s):
// LSRDataIn[30] = ( LSRDataIn[30] & ( (!\Control_ALU[36]~input_o ) # (\Registers_ALU[30]~input_o ) ) ) # ( !LSRDataIn[30] & ( (\Registers_ALU[30]~input_o  & \Control_ALU[36]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[30]~input_o ),
	.datac(gnd),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[30] .extended_lut = "off";
defparam \LSRDataIn[30] .lut_mask = 64'h00330033FF33FF33;
defparam \LSRDataIn[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N15
cyclonev_lcell_comb \ASR|D30~feeder (
// Equation(s):
// \ASR|D30~feeder_combout  = ( LSRDataIn[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D30~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D30~feeder .extended_lut = "off";
defparam \ASR|D30~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ASR|D30~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N35
cyclonev_io_ibuf \Registers_ALU[31]~input (
	.i(Registers_ALU[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[31]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[31]~input .bus_hold = "false";
defparam \Registers_ALU[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N36
cyclonev_lcell_comb \LSRDataIn[31] (
// Equation(s):
// LSRDataIn[31] = (!\Control_ALU[36]~input_o  & ((LSRDataIn[31]))) # (\Control_ALU[36]~input_o  & (\Registers_ALU[31]~input_o ))

	.dataa(!\Registers_ALU[31]~input_o ),
	.datab(gnd),
	.datac(!LSRDataIn[31]),
	.datad(!\Control_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(LSRDataIn[31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSRDataIn[31] .extended_lut = "off";
defparam \LSRDataIn[31] .lut_mask = 64'h0F550F550F550F55;
defparam \LSRDataIn[31] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N18
cyclonev_io_ibuf \Control_ALU[19]~input (
	.i(Control_ALU[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[19]~input_o ));
// synopsys translate_off
defparam \Control_ALU[19]~input .bus_hold = "false";
defparam \Control_ALU[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \Control_ALU[18]~input (
	.i(Control_ALU[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[18]~input_o ));
// synopsys translate_off
defparam \Control_ALU[18]~input .bus_hold = "false";
defparam \Control_ALU[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N45
cyclonev_lcell_comb \ASR|D[31]~0 (
// Equation(s):
// \ASR|D[31]~0_combout  = ( \Control_ALU[36]~input_o  & ( LSRDataIn[31] ) ) # ( !\Control_ALU[36]~input_o  & ( (!\Control_ALU[19]~input_o  & ((!\Control_ALU[18]~input_o  & ((\ASR|D31~q ))) # (\Control_ALU[18]~input_o  & (LSRDataIn[31])))) # 
// (\Control_ALU[19]~input_o  & (LSRDataIn[31])) ) )

	.dataa(!LSRDataIn[31]),
	.datab(!\Control_ALU[19]~input_o ),
	.datac(!\Control_ALU[18]~input_o ),
	.datad(!\ASR|D31~q ),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASR|D[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ASR|D[31]~0 .extended_lut = "off";
defparam \ASR|D[31]~0 .lut_mask = 64'h15D515D555555555;
defparam \ASR|D[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N55
cyclonev_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y115_N41
cyclonev_io_ibuf \Control_ALU[20]~input (
	.i(Control_ALU[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[20]~input_o ));
// synopsys translate_off
defparam \Control_ALU[20]~input .bus_hold = "false";
defparam \Control_ALU[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y44_N47
dffeas \ASR|D31 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D[31]~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D31 .is_wysiwyg = "true";
defparam \ASR|D31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y40_N9
cyclonev_lcell_comb ASRReplace(
// Equation(s):
// \ASRReplace~combout  = ( !\Control_ALU[36]~input_o  & ( (!\Control_ALU[19]~input_o  & !\Control_ALU[18]~input_o ) ) )

	.dataa(!\Control_ALU[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[18]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ASRReplace~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam ASRReplace.extended_lut = "off";
defparam ASRReplace.lut_mask = 64'hAA00AA0000000000;
defparam ASRReplace.shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y44_N17
dffeas \ASR|D30 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D30~feeder_combout ),
	.asdata(\ASR|D31~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D30 .is_wysiwyg = "true";
defparam \ASR|D30 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y44_N47
dffeas \ASR|D29 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(LSRDataIn[29]),
	.asdata(\ASR|D30~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D29 .is_wysiwyg = "true";
defparam \ASR|D29 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N59
dffeas \ASR|D28 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D28~feeder_combout ),
	.asdata(\ASR|D29~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D28 .is_wysiwyg = "true";
defparam \ASR|D28 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N32
dffeas \ASR|D27 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D27~feeder_combout ),
	.asdata(\ASR|D28~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D27 .is_wysiwyg = "true";
defparam \ASR|D27 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y45_N29
dffeas \ASR|D26 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D26~feeder_combout ),
	.asdata(\ASR|D27~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D26 .is_wysiwyg = "true";
defparam \ASR|D26 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y45_N5
dffeas \ASR|D25 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D25~feeder_combout ),
	.asdata(\ASR|D26~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D25 .is_wysiwyg = "true";
defparam \ASR|D25 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N26
dffeas \ASR|D24 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D24~feeder_combout ),
	.asdata(\ASR|D25~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D24 .is_wysiwyg = "true";
defparam \ASR|D24 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y45_N41
dffeas \ASR|D23 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D23~feeder_combout ),
	.asdata(\ASR|D24~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D23 .is_wysiwyg = "true";
defparam \ASR|D23 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y44_N50
dffeas \ASR|D22 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D22~feeder_combout ),
	.asdata(\ASR|D23~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D22 .is_wysiwyg = "true";
defparam \ASR|D22 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y43_N20
dffeas \ASR|D21 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D21~feeder_combout ),
	.asdata(\ASR|D22~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D21 .is_wysiwyg = "true";
defparam \ASR|D21 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y43_N8
dffeas \ASR|D20 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D20~feeder_combout ),
	.asdata(\ASR|D21~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D20 .is_wysiwyg = "true";
defparam \ASR|D20 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N29
dffeas \ASR|D19 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D19~feeder_combout ),
	.asdata(\ASR|D20~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D19 .is_wysiwyg = "true";
defparam \ASR|D19 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N50
dffeas \ASR|D18 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D18~feeder_combout ),
	.asdata(\ASR|D19~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D18 .is_wysiwyg = "true";
defparam \ASR|D18 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y43_N53
dffeas \ASR|D17 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D17~feeder_combout ),
	.asdata(\ASR|D18~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D17 .is_wysiwyg = "true";
defparam \ASR|D17 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N2
dffeas \ASR|D16 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D16~feeder_combout ),
	.asdata(\ASR|D17~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D16 .is_wysiwyg = "true";
defparam \ASR|D16 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N23
dffeas \ASR|D15 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D15~feeder_combout ),
	.asdata(\ASR|D16~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D15 .is_wysiwyg = "true";
defparam \ASR|D15 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N26
dffeas \ASR|D14 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D14~feeder_combout ),
	.asdata(\ASR|D15~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D14 .is_wysiwyg = "true";
defparam \ASR|D14 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N26
dffeas \ASR|D13 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D13~feeder_combout ),
	.asdata(\ASR|D14~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D13 .is_wysiwyg = "true";
defparam \ASR|D13 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y43_N53
dffeas \ASR|D12 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D12~feeder_combout ),
	.asdata(\ASR|D13~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D12 .is_wysiwyg = "true";
defparam \ASR|D12 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y43_N38
dffeas \ASR|D11 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D11~feeder_combout ),
	.asdata(\ASR|D12~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D11 .is_wysiwyg = "true";
defparam \ASR|D11 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y44_N14
dffeas \ASR|D10 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D10~feeder_combout ),
	.asdata(\ASR|D11~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D10 .is_wysiwyg = "true";
defparam \ASR|D10 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N26
dffeas \ASR|D9 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D9~feeder_combout ),
	.asdata(\ASR|D10~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D9 .is_wysiwyg = "true";
defparam \ASR|D9 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N17
dffeas \ASR|D8 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D8~feeder_combout ),
	.asdata(\ASR|D9~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D8 .is_wysiwyg = "true";
defparam \ASR|D8 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N53
dffeas \ASR|D7 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D7~feeder_combout ),
	.asdata(\ASR|D8~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D7 .is_wysiwyg = "true";
defparam \ASR|D7 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N56
dffeas \ASR|D6 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D6~feeder_combout ),
	.asdata(\ASR|D7~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D6 .is_wysiwyg = "true";
defparam \ASR|D6 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N47
dffeas \ASR|D5 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D5~feeder_combout ),
	.asdata(\ASR|D6~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D5 .is_wysiwyg = "true";
defparam \ASR|D5 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y44_N56
dffeas \ASR|D4 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D4~feeder_combout ),
	.asdata(\ASR|D5~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D4 .is_wysiwyg = "true";
defparam \ASR|D4 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y46_N56
dffeas \ASR|D3 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D3~feeder_combout ),
	.asdata(\ASR|D4~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D3 .is_wysiwyg = "true";
defparam \ASR|D3 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N59
dffeas \ASR|D2 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D2~feeder_combout ),
	.asdata(\ASR|D3~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D2 .is_wysiwyg = "true";
defparam \ASR|D2 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y45_N2
dffeas \ASR|D1 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D1~feeder_combout ),
	.asdata(\ASR|D2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D1 .is_wysiwyg = "true";
defparam \ASR|D1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y43_N50
dffeas \ASR|D0 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\ASR|D0~feeder_combout ),
	.asdata(\ASR|D1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ASRReplace~combout ),
	.ena(\Control_ALU[20]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASR|D0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASR|D0 .is_wysiwyg = "true";
defparam \ASR|D0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N24
cyclonev_lcell_comb \LSR|D0~feeder (
// Equation(s):
// \LSR|D0~feeder_combout  = ( LSRDataIn[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D0~feeder .extended_lut = "off";
defparam \LSR|D0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N27
cyclonev_lcell_comb \LSR|D1~feeder (
// Equation(s):
// \LSR|D1~feeder_combout  = ( LSRDataIn[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D1~feeder .extended_lut = "off";
defparam \LSR|D1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N12
cyclonev_lcell_comb \LSR|D2~feeder (
// Equation(s):
// \LSR|D2~feeder_combout  = ( LSRDataIn[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D2~feeder .extended_lut = "off";
defparam \LSR|D2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N18
cyclonev_lcell_comb \LSR|D3~feeder (
// Equation(s):
// \LSR|D3~feeder_combout  = ( LSRDataIn[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D3~feeder .extended_lut = "off";
defparam \LSR|D3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N51
cyclonev_lcell_comb \LSR|D4~feeder (
// Equation(s):
// \LSR|D4~feeder_combout  = ( LSRDataIn[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D4~feeder .extended_lut = "off";
defparam \LSR|D4~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N21
cyclonev_lcell_comb \LSR|D5~feeder (
// Equation(s):
// \LSR|D5~feeder_combout  = ( LSRDataIn[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D5~feeder .extended_lut = "off";
defparam \LSR|D5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N18
cyclonev_lcell_comb \LSR|D6~feeder (
// Equation(s):
// \LSR|D6~feeder_combout  = LSRDataIn[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!LSRDataIn[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D6~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D6~feeder .extended_lut = "off";
defparam \LSR|D6~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \LSR|D6~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N18
cyclonev_lcell_comb \LSR|D7~feeder (
// Equation(s):
// \LSR|D7~feeder_combout  = ( LSRDataIn[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D7~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D7~feeder .extended_lut = "off";
defparam \LSR|D7~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D7~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N54
cyclonev_lcell_comb \LSR|D8~feeder (
// Equation(s):
// \LSR|D8~feeder_combout  = ( LSRDataIn[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D8~feeder .extended_lut = "off";
defparam \LSR|D8~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N51
cyclonev_lcell_comb \LSR|D9~feeder (
// Equation(s):
// \LSR|D9~feeder_combout  = ( LSRDataIn[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D9~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D9~feeder .extended_lut = "off";
defparam \LSR|D9~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D9~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N48
cyclonev_lcell_comb \LSR|D10~feeder (
// Equation(s):
// \LSR|D10~feeder_combout  = ( LSRDataIn[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D10~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D10~feeder .extended_lut = "off";
defparam \LSR|D10~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D10~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N45
cyclonev_lcell_comb \LSR|D11~feeder (
// Equation(s):
// \LSR|D11~feeder_combout  = ( LSRDataIn[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D11~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D11~feeder .extended_lut = "off";
defparam \LSR|D11~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D11~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N57
cyclonev_lcell_comb \LSR|D12~feeder (
// Equation(s):
// \LSR|D12~feeder_combout  = LSRDataIn[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!LSRDataIn[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D12~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D12~feeder .extended_lut = "off";
defparam \LSR|D12~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \LSR|D12~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N9
cyclonev_lcell_comb \LSR|D13~feeder (
// Equation(s):
// \LSR|D13~feeder_combout  = ( LSRDataIn[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D13~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D13~feeder .extended_lut = "off";
defparam \LSR|D13~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D13~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N3
cyclonev_lcell_comb \LSR|D14~feeder (
// Equation(s):
// \LSR|D14~feeder_combout  = ( LSRDataIn[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D14~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D14~feeder .extended_lut = "off";
defparam \LSR|D14~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D14~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N24
cyclonev_lcell_comb \LSR|D15~feeder (
// Equation(s):
// \LSR|D15~feeder_combout  = ( LSRDataIn[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D15~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D15~feeder .extended_lut = "off";
defparam \LSR|D15~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D15~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N15
cyclonev_lcell_comb \LSR|D16~feeder (
// Equation(s):
// \LSR|D16~feeder_combout  = ( LSRDataIn[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D16~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D16~feeder .extended_lut = "off";
defparam \LSR|D16~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D16~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N51
cyclonev_lcell_comb \LSR|D17~feeder (
// Equation(s):
// \LSR|D17~feeder_combout  = ( LSRDataIn[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D17~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D17~feeder .extended_lut = "off";
defparam \LSR|D17~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D17~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N48
cyclonev_lcell_comb \LSR|D18~feeder (
// Equation(s):
// \LSR|D18~feeder_combout  = ( LSRDataIn[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D18~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D18~feeder .extended_lut = "off";
defparam \LSR|D18~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D18~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N15
cyclonev_lcell_comb \LSR|D19~feeder (
// Equation(s):
// \LSR|D19~feeder_combout  = ( LSRDataIn[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D19~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D19~feeder .extended_lut = "off";
defparam \LSR|D19~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D19~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N12
cyclonev_lcell_comb \LSR|D20~feeder (
// Equation(s):
// \LSR|D20~feeder_combout  = LSRDataIn[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!LSRDataIn[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D20~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D20~feeder .extended_lut = "off";
defparam \LSR|D20~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \LSR|D20~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N6
cyclonev_lcell_comb \LSR|D21~feeder (
// Equation(s):
// \LSR|D21~feeder_combout  = ( LSRDataIn[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D21~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D21~feeder .extended_lut = "off";
defparam \LSR|D21~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D21~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N3
cyclonev_lcell_comb \LSR|D22~feeder (
// Equation(s):
// \LSR|D22~feeder_combout  = LSRDataIn[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!LSRDataIn[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D22~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D22~feeder .extended_lut = "off";
defparam \LSR|D22~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \LSR|D22~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N39
cyclonev_lcell_comb \LSR|D23~feeder (
// Equation(s):
// \LSR|D23~feeder_combout  = ( LSRDataIn[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D23~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D23~feeder .extended_lut = "off";
defparam \LSR|D23~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D23~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N30
cyclonev_lcell_comb \LSR|D24~feeder (
// Equation(s):
// \LSR|D24~feeder_combout  = ( LSRDataIn[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D24~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D24~feeder .extended_lut = "off";
defparam \LSR|D24~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D24~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N33
cyclonev_lcell_comb \LSR|D25~feeder (
// Equation(s):
// \LSR|D25~feeder_combout  = ( LSRDataIn[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D25~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D25~feeder .extended_lut = "off";
defparam \LSR|D25~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D25~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N42
cyclonev_lcell_comb \LSR|D26~feeder (
// Equation(s):
// \LSR|D26~feeder_combout  = ( LSRDataIn[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D26~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D26~feeder .extended_lut = "off";
defparam \LSR|D26~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D26~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N39
cyclonev_lcell_comb \LSR|D27~feeder (
// Equation(s):
// \LSR|D27~feeder_combout  = ( LSRDataIn[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D27~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D27~feeder .extended_lut = "off";
defparam \LSR|D27~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D27~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N30
cyclonev_lcell_comb \LSR|D28~feeder (
// Equation(s):
// \LSR|D28~feeder_combout  = ( LSRDataIn[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D28~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D28~feeder .extended_lut = "off";
defparam \LSR|D28~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D28~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N54
cyclonev_lcell_comb \LSR|D29~feeder (
// Equation(s):
// \LSR|D29~feeder_combout  = ( LSRDataIn[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D29~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D29~feeder .extended_lut = "off";
defparam \LSR|D29~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D29~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N36
cyclonev_lcell_comb \LSR|D30~feeder (
// Equation(s):
// \LSR|D30~feeder_combout  = ( LSRDataIn[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D30~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D30~feeder .extended_lut = "off";
defparam \LSR|D30~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LSR|D30~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N48
cyclonev_lcell_comb \LSR|D[31] (
// Equation(s):
// \LSR|D [31] = ( \Control_ALU[36]~input_o  & ( LSRDataIn[31] ) ) # ( !\Control_ALU[36]~input_o  & ( (LSRDataIn[31] & ((\Control_ALU[20]~input_o ) # (\Control_ALU[18]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[18]~input_o ),
	.datac(!\Control_ALU[20]~input_o ),
	.datad(!LSRDataIn[31]),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSR|D [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LSR|D[31] .extended_lut = "off";
defparam \LSR|D[31] .lut_mask = 64'h003F003F00FF00FF;
defparam \LSR|D[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y44_N50
dffeas \LSR|D31 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D [31]),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D31 .is_wysiwyg = "true";
defparam \LSR|D31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N0
cyclonev_lcell_comb LSRReplace(
// Equation(s):
// \LSRReplace~combout  = (!\Control_ALU[20]~input_o  & (!\Control_ALU[36]~input_o  & !\Control_ALU[18]~input_o ))

	.dataa(!\Control_ALU[20]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[36]~input_o ),
	.datad(!\Control_ALU[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSRReplace~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam LSRReplace.extended_lut = "off";
defparam LSRReplace.lut_mask = 64'hA000A000A000A000;
defparam LSRReplace.shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y47_N38
dffeas \LSR|D30 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D30~feeder_combout ),
	.asdata(\LSR|D31~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D30 .is_wysiwyg = "true";
defparam \LSR|D30 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N56
dffeas \LSR|D29 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D29~feeder_combout ),
	.asdata(\LSR|D30~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D29 .is_wysiwyg = "true";
defparam \LSR|D29 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y47_N32
dffeas \LSR|D28 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D28~feeder_combout ),
	.asdata(\LSR|D29~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D28 .is_wysiwyg = "true";
defparam \LSR|D28 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y47_N41
dffeas \LSR|D27 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D27~feeder_combout ),
	.asdata(\LSR|D28~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D27 .is_wysiwyg = "true";
defparam \LSR|D27 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N44
dffeas \LSR|D26 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D26~feeder_combout ),
	.asdata(\LSR|D27~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D26 .is_wysiwyg = "true";
defparam \LSR|D26 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N35
dffeas \LSR|D25 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D25~feeder_combout ),
	.asdata(\LSR|D26~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D25 .is_wysiwyg = "true";
defparam \LSR|D25 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N32
dffeas \LSR|D24 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D24~feeder_combout ),
	.asdata(\LSR|D25~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D24 .is_wysiwyg = "true";
defparam \LSR|D24 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N41
dffeas \LSR|D23 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D23~feeder_combout ),
	.asdata(\LSR|D24~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D23 .is_wysiwyg = "true";
defparam \LSR|D23 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N5
dffeas \LSR|D22 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D22~feeder_combout ),
	.asdata(\LSR|D23~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D22 .is_wysiwyg = "true";
defparam \LSR|D22 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N8
dffeas \LSR|D21 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D21~feeder_combout ),
	.asdata(\LSR|D22~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D21 .is_wysiwyg = "true";
defparam \LSR|D21 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y47_N14
dffeas \LSR|D20 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D20~feeder_combout ),
	.asdata(\LSR|D21~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D20 .is_wysiwyg = "true";
defparam \LSR|D20 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y47_N17
dffeas \LSR|D19 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D19~feeder_combout ),
	.asdata(\LSR|D20~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D19 .is_wysiwyg = "true";
defparam \LSR|D19 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N50
dffeas \LSR|D18 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D18~feeder_combout ),
	.asdata(\LSR|D19~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D18 .is_wysiwyg = "true";
defparam \LSR|D18 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y47_N53
dffeas \LSR|D17 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D17~feeder_combout ),
	.asdata(\LSR|D18~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D17 .is_wysiwyg = "true";
defparam \LSR|D17 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N17
dffeas \LSR|D16 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D16~feeder_combout ),
	.asdata(\LSR|D17~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D16 .is_wysiwyg = "true";
defparam \LSR|D16 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y47_N26
dffeas \LSR|D15 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D15~feeder_combout ),
	.asdata(\LSR|D16~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D15 .is_wysiwyg = "true";
defparam \LSR|D15 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y47_N5
dffeas \LSR|D14 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D14~feeder_combout ),
	.asdata(\LSR|D15~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D14 .is_wysiwyg = "true";
defparam \LSR|D14 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N11
dffeas \LSR|D13 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D13~feeder_combout ),
	.asdata(\LSR|D14~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D13 .is_wysiwyg = "true";
defparam \LSR|D13 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N59
dffeas \LSR|D12 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D12~feeder_combout ),
	.asdata(\LSR|D13~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D12 .is_wysiwyg = "true";
defparam \LSR|D12 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N47
dffeas \LSR|D11 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D11~feeder_combout ),
	.asdata(\LSR|D12~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D11 .is_wysiwyg = "true";
defparam \LSR|D11 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y47_N50
dffeas \LSR|D10 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D10~feeder_combout ),
	.asdata(\LSR|D11~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D10 .is_wysiwyg = "true";
defparam \LSR|D10 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N53
dffeas \LSR|D9 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D9~feeder_combout ),
	.asdata(\LSR|D10~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D9 .is_wysiwyg = "true";
defparam \LSR|D9 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N56
dffeas \LSR|D8 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D8~feeder_combout ),
	.asdata(\LSR|D9~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D8 .is_wysiwyg = "true";
defparam \LSR|D8 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N20
dffeas \LSR|D7 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D7~feeder_combout ),
	.asdata(\LSR|D8~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D7 .is_wysiwyg = "true";
defparam \LSR|D7 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y47_N20
dffeas \LSR|D6 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D6~feeder_combout ),
	.asdata(\LSR|D7~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D6 .is_wysiwyg = "true";
defparam \LSR|D6 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y47_N23
dffeas \LSR|D5 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D5~feeder_combout ),
	.asdata(\LSR|D6~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D5 .is_wysiwyg = "true";
defparam \LSR|D5 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y44_N53
dffeas \LSR|D4 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D4~feeder_combout ),
	.asdata(\LSR|D5~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D4 .is_wysiwyg = "true";
defparam \LSR|D4 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N20
dffeas \LSR|D3 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D3~feeder_combout ),
	.asdata(\LSR|D4~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D3 .is_wysiwyg = "true";
defparam \LSR|D3 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N14
dffeas \LSR|D2 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D2~feeder_combout ),
	.asdata(\LSR|D3~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D2 .is_wysiwyg = "true";
defparam \LSR|D2 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N29
dffeas \LSR|D1 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D1~feeder_combout ),
	.asdata(\LSR|D2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D1 .is_wysiwyg = "true";
defparam \LSR|D1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y47_N26
dffeas \LSR|D0 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LSR|D0~feeder_combout ),
	.asdata(\LSR|D1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSRReplace~combout ),
	.ena(\Control_ALU[19]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LSR|D0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LSR|D0 .is_wysiwyg = "true";
defparam \LSR|D0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N21
cyclonev_io_ibuf \Registers_ALU[32]~input (
	.i(Registers_ALU[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[32]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[32]~input .bus_hold = "false";
defparam \Registers_ALU[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N51
cyclonev_lcell_comb \Mul|Add32A|Carry~0 (
// Equation(s):
// \Mul|Add32A|Carry~0_combout  = (\Registers_ALU[32]~input_o  & \Registers_ALU[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[32]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~0 .extended_lut = "off";
defparam \Mul|Add32A|Carry~0 .lut_mask = 64'h000F000F000F000F;
defparam \Mul|Add32A|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N6
cyclonev_lcell_comb \LS|D[0] (
// Equation(s):
// \LS|D [0] = ( LSRDataIn[0] & ( ((\Control_ALU[20]~input_o ) # (\Control_ALU[36]~input_o )) # (\Control_ALU[19]~input_o ) ) )

	.dataa(!\Control_ALU[19]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[36]~input_o ),
	.datad(!\Control_ALU[20]~input_o ),
	.datae(gnd),
	.dataf(!LSRDataIn[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D[0] .extended_lut = "off";
defparam \LS|D[0] .lut_mask = 64'h000000005FFF5FFF;
defparam \LS|D[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y43_N8
dffeas \LS|D0 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D [0]),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D0 .is_wysiwyg = "true";
defparam \LS|D0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \IR_ALU[13]~input (
	.i(IR_ALU[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[13]~input_o ));
// synopsys translate_off
defparam \IR_ALU[13]~input .bus_hold = "false";
defparam \IR_ALU[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N45
cyclonev_lcell_comb \InputXORB[0]~0 (
// Equation(s):
// \InputXORB[0]~0_combout  = ( \IR_ALU[13]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[32]~input_o ) ) ) # ( !\IR_ALU[13]~input_o  & ( (\Registers_ALU[32]~input_o  & \Control_ALU[24]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[32]~input_o ),
	.datad(!\Control_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[0]~0 .extended_lut = "off";
defparam \InputXORB[0]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputXORB[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N51
cyclonev_lcell_comb \InputXORB[0] (
// Equation(s):
// InputXORB[0] = ( ALURegSelector[1] & ( \InputXORB[0]~0_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[0] ) )

	.dataa(!InputXORB[0]),
	.datab(!\InputXORB[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[0] .extended_lut = "off";
defparam \InputXORB[0] .lut_mask = 64'h5555555533333333;
defparam \InputXORB[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cyclonev_io_ibuf \IR_ALU[8]~input (
	.i(IR_ALU[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[8]~input_o ));
// synopsys translate_off
defparam \IR_ALU[8]~input .bus_hold = "false";
defparam \IR_ALU[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N52
cyclonev_io_ibuf \Control_ALU[28]~input (
	.i(Control_ALU[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[28]~input_o ));
// synopsys translate_off
defparam \Control_ALU[28]~input .bus_hold = "false";
defparam \Control_ALU[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N39
cyclonev_lcell_comb \AndBselector[1] (
// Equation(s):
// AndBselector[1] = ( !\Control_ALU[28]~input_o  & ( !\Control_ALU[26]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AndBselector[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AndBselector[1] .extended_lut = "off";
defparam \AndBselector[1] .lut_mask = 64'hF0F0F0F000000000;
defparam \AndBselector[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N38
cyclonev_io_ibuf \Control_ALU[30]~input (
	.i(Control_ALU[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[30]~input_o ));
// synopsys translate_off
defparam \Control_ALU[30]~input .bus_hold = "false";
defparam \Control_ALU[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N15
cyclonev_lcell_comb \InputANDB[0]~0 (
// Equation(s):
// \InputANDB[0]~0_combout  = ( \Control_ALU[30]~input_o  & ( \IR_ALU[8]~input_o  ) ) # ( !\Control_ALU[30]~input_o  & ( (!AndBselector[1] & ((\Registers_ALU[32]~input_o ))) # (AndBselector[1] & (\IR_ALU[13]~input_o )) ) )

	.dataa(!\IR_ALU[13]~input_o ),
	.datab(!\IR_ALU[8]~input_o ),
	.datac(!AndBselector[1]),
	.datad(!\Registers_ALU[32]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[0]~0 .extended_lut = "off";
defparam \InputANDB[0]~0 .lut_mask = 64'h05F505F533333333;
defparam \InputANDB[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N15
cyclonev_lcell_comb \InputANDB[0]~1 (
// Equation(s):
// \InputANDB[0]~1_combout  = ( \Control_ALU[17]~input_o  ) # ( !\Control_ALU[17]~input_o  & ( (!AndBselector[1]) # (\Control_ALU[30]~input_o ) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(gnd),
	.datac(!AndBselector[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[0]~1 .extended_lut = "off";
defparam \InputANDB[0]~1 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \InputANDB[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N36
cyclonev_lcell_comb \InputANDB[0] (
// Equation(s):
// InputANDB[0] = ( InputANDB[0] & ( \InputANDB[0]~1_combout  & ( \InputANDB[0]~0_combout  ) ) ) # ( !InputANDB[0] & ( \InputANDB[0]~1_combout  & ( \InputANDB[0]~0_combout  ) ) ) # ( InputANDB[0] & ( !\InputANDB[0]~1_combout  ) )

	.dataa(gnd),
	.datab(!\InputANDB[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!InputANDB[0]),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[0] .extended_lut = "off";
defparam \InputANDB[0] .lut_mask = 64'h0000FFFF33333333;
defparam \InputANDB[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N35
cyclonev_io_ibuf \Control_ALU[8]~input (
	.i(Control_ALU[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[8]~input_o ));
// synopsys translate_off
defparam \Control_ALU[8]~input .bus_hold = "false";
defparam \Control_ALU[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N9
cyclonev_lcell_comb \AdderInputB[8]~0 (
// Equation(s):
// \AdderInputB[8]~0_combout  = ( !\Control_ALU[22]~input_o  & ( !\Control_ALU[8]~input_o  ) )

	.dataa(!\Control_ALU[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[8]~0 .extended_lut = "off";
defparam \AdderInputB[8]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \AdderInputB[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N35
cyclonev_io_ibuf \Control_ALU[9]~input (
	.i(Control_ALU[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[9]~input_o ));
// synopsys translate_off
defparam \Control_ALU[9]~input .bus_hold = "false";
defparam \Control_ALU[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N21
cyclonev_io_ibuf \Control_ALU[10]~input (
	.i(Control_ALU[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[10]~input_o ));
// synopsys translate_off
defparam \Control_ALU[10]~input .bus_hold = "false";
defparam \Control_ALU[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N51
cyclonev_lcell_comb \AddrBSelector[5]~2 (
// Equation(s):
// \AddrBSelector[5]~2_combout  = ( !\Control_ALU[10]~input_o  & ( !\Control_ALU[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrBSelector[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrBSelector[5]~2 .extended_lut = "off";
defparam \AddrBSelector[5]~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \AddrBSelector[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \Control_ALU[2]~input (
	.i(Control_ALU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[2]~input_o ));
// synopsys translate_off
defparam \Control_ALU[2]~input .bus_hold = "false";
defparam \Control_ALU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N35
cyclonev_io_ibuf \Control_ALU[4]~input (
	.i(Control_ALU[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[4]~input_o ));
// synopsys translate_off
defparam \Control_ALU[4]~input .bus_hold = "false";
defparam \Control_ALU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y64_N55
cyclonev_io_ibuf \Control_ALU[5]~input (
	.i(Control_ALU[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[5]~input_o ));
// synopsys translate_off
defparam \Control_ALU[5]~input .bus_hold = "false";
defparam \Control_ALU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N6
cyclonev_lcell_comb \AdderInputA[0]~1 (
// Equation(s):
// \AdderInputA[0]~1_combout  = ( !\Control_ALU[4]~input_o  & ( !\Control_ALU[5]~input_o  & ( (!\Control_ALU[1]~input_o  & (!\Control_ALU[2]~input_o  & !\Control_ALU[3]~input_o )) ) ) )

	.dataa(!\Control_ALU[1]~input_o ),
	.datab(!\Control_ALU[2]~input_o ),
	.datac(!\Control_ALU[3]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[4]~input_o ),
	.dataf(!\Control_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[0]~1 .extended_lut = "off";
defparam \AdderInputA[0]~1 .lut_mask = 64'h8080000000000000;
defparam \AdderInputA[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y115_N52
cyclonev_io_ibuf \Control_ALU[33]~input (
	.i(Control_ALU[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[33]~input_o ));
// synopsys translate_off
defparam \Control_ALU[33]~input .bus_hold = "false";
defparam \Control_ALU[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y89_N95
cyclonev_io_ibuf \Control_ALU[32]~input (
	.i(Control_ALU[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[32]~input_o ));
// synopsys translate_off
defparam \Control_ALU[32]~input .bus_hold = "false";
defparam \Control_ALU[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y49_N39
cyclonev_lcell_comb \AdderInputB[0]~1 (
// Equation(s):
// \AdderInputB[0]~1_combout  = ( !\Control_ALU[32]~input_o  & ( !\Control_ALU[33]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[33]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~1 .extended_lut = "off";
defparam \AdderInputB[0]~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \AdderInputB[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y115_N35
cyclonev_io_ibuf \Control_ALU[6]~input (
	.i(Control_ALU[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[6]~input_o ));
// synopsys translate_off
defparam \Control_ALU[6]~input .bus_hold = "false";
defparam \Control_ALU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y115_N1
cyclonev_io_ibuf \Control_ALU[7]~input (
	.i(Control_ALU[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[7]~input_o ));
// synopsys translate_off
defparam \Control_ALU[7]~input .bus_hold = "false";
defparam \Control_ALU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N9
cyclonev_lcell_comb \AddrBSelector[3]~0 (
// Equation(s):
// \AddrBSelector[3]~0_combout  = ( !\Control_ALU[7]~input_o  & ( !\Control_ALU[6]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrBSelector[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrBSelector[3]~0 .extended_lut = "off";
defparam \AddrBSelector[3]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \AddrBSelector[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cyclonev_io_ibuf \Control_ALU[35]~input (
	.i(Control_ALU[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[35]~input_o ));
// synopsys translate_off
defparam \Control_ALU[35]~input .bus_hold = "false";
defparam \Control_ALU[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N58
cyclonev_io_ibuf \Control_ALU[34]~input (
	.i(Control_ALU[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[34]~input_o ));
// synopsys translate_off
defparam \Control_ALU[34]~input .bus_hold = "false";
defparam \Control_ALU[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y2_N12
cyclonev_lcell_comb \AddrASelector[1]~0 (
// Equation(s):
// \AddrASelector[1]~0_combout  = ( !\Control_ALU[34]~input_o  & ( !\Control_ALU[35]~input_o  ) )

	.dataa(gnd),
	.datab(!\Control_ALU[35]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrASelector[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrASelector[1]~0 .extended_lut = "off";
defparam \AddrASelector[1]~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \AddrASelector[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N21
cyclonev_io_ibuf \Control_ALU[14]~input (
	.i(Control_ALU[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[14]~input_o ));
// synopsys translate_off
defparam \Control_ALU[14]~input .bus_hold = "false";
defparam \Control_ALU[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N4
cyclonev_io_ibuf \Control_ALU[21]~input (
	.i(Control_ALU[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[21]~input_o ));
// synopsys translate_off
defparam \Control_ALU[21]~input .bus_hold = "false";
defparam \Control_ALU[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N52
cyclonev_io_ibuf \Control_ALU[11]~input (
	.i(Control_ALU[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[11]~input_o ));
// synopsys translate_off
defparam \Control_ALU[11]~input .bus_hold = "false";
defparam \Control_ALU[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N4
cyclonev_io_ibuf \Control_ALU[12]~input (
	.i(Control_ALU[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[12]~input_o ));
// synopsys translate_off
defparam \Control_ALU[12]~input .bus_hold = "false";
defparam \Control_ALU[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N54
cyclonev_lcell_comb \AddrBSelector[6]~1 (
// Equation(s):
// \AddrBSelector[6]~1_combout  = ( !\Control_ALU[12]~input_o  & ( (!\Control_ALU[13]~input_o  & !\Control_ALU[11]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[13]~input_o ),
	.datad(!\Control_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrBSelector[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrBSelector[6]~1 .extended_lut = "off";
defparam \AddrBSelector[6]~1 .lut_mask = 64'hF000F00000000000;
defparam \AddrBSelector[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N39
cyclonev_lcell_comb \AddrASelector[1]~1 (
// Equation(s):
// \AddrASelector[1]~1_combout  = ( \AddrBSelector[6]~1_combout  & ( (!\Control_ALU[21]~input_o  & \AdderInputB[8]~0_combout ) ) )

	.dataa(!\Control_ALU[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputB[8]~0_combout ),
	.datae(gnd),
	.dataf(!\AddrBSelector[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrASelector[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrASelector[1]~1 .extended_lut = "off";
defparam \AddrASelector[1]~1 .lut_mask = 64'h0000000000AA00AA;
defparam \AddrASelector[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N42
cyclonev_lcell_comb \AddrASelector[1] (
// Equation(s):
// AddrASelector[1] = ( \AddrASelector[1]~1_combout  & ( (\AdderInputB[0]~1_combout  & (\AddrBSelector[3]~0_combout  & (\AddrASelector[1]~0_combout  & !\Control_ALU[14]~input_o ))) ) )

	.dataa(!\AdderInputB[0]~1_combout ),
	.datab(!\AddrBSelector[3]~0_combout ),
	.datac(!\AddrASelector[1]~0_combout ),
	.datad(!\Control_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\AddrASelector[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AddrASelector[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrASelector[1] .extended_lut = "off";
defparam \AddrASelector[1] .lut_mask = 64'h0000000001000100;
defparam \AddrASelector[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N35
cyclonev_io_ibuf \Control_ALU[0]~input (
	.i(Control_ALU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[0]~input_o ));
// synopsys translate_off
defparam \Control_ALU[0]~input .bus_hold = "false";
defparam \Control_ALU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N33
cyclonev_lcell_comb \AdderInputA[0]~2 (
// Equation(s):
// \AdderInputA[0]~2_combout  = ( \Control_ALU[0]~input_o  ) # ( !\Control_ALU[0]~input_o  & ( (!\AddrBSelector[5]~2_combout ) # ((!\AdderInputA[0]~1_combout ) # (!AddrASelector[1])) ) )

	.dataa(!\AddrBSelector[5]~2_combout ),
	.datab(gnd),
	.datac(!\AdderInputA[0]~1_combout ),
	.datad(!AddrASelector[1]),
	.datae(gnd),
	.dataf(!\Control_ALU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[0]~2 .extended_lut = "off";
defparam \AdderInputA[0]~2 .lut_mask = 64'hFFFAFFFAFFFFFFFF;
defparam \AdderInputA[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X69_Y115_N35
cyclonev_io_ibuf \PC_ALU[0]~input (
	.i(PC_ALU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[0]~input_o ));
// synopsys translate_off
defparam \PC_ALU[0]~input .bus_hold = "false";
defparam \PC_ALU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N30
cyclonev_lcell_comb \AdderInputA[0]~0 (
// Equation(s):
// \AdderInputA[0]~0_combout  = ( AddrASelector[1] & ( \PC_ALU[0]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\PC_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[0]~0 .extended_lut = "off";
defparam \AdderInputA[0]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \AdderInputA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N51
cyclonev_lcell_comb \AdderInputA[0] (
// Equation(s):
// AdderInputA[0] = ( \AdderInputA[0]~0_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[0]) ) ) # ( !\AdderInputA[0]~0_combout  & ( (AdderInputA[0] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(!AdderInputA[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[0] .extended_lut = "off";
defparam \AdderInputA[0] .lut_mask = 64'h5500550055FF55FF;
defparam \AdderInputA[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N30
cyclonev_lcell_comb \AdderInputB[18]~12 (
// Equation(s):
// \AdderInputB[18]~12_combout  = ( \Control_ALU[5]~input_o  ) # ( !\Control_ALU[5]~input_o  & ( (!\AddrBSelector[3]~0_combout ) # (\Control_ALU[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\AddrBSelector[3]~0_combout ),
	.datac(!\Control_ALU[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[18]~12 .extended_lut = "off";
defparam \AdderInputB[18]~12 .lut_mask = 64'hCFCFCFCFFFFFFFFF;
defparam \AdderInputB[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N45
cyclonev_lcell_comb \AdderInputB[5]~13 (
// Equation(s):
// \AdderInputB[5]~13_combout  = (\AddrASelector[1]~0_combout  & \AdderInputB[0]~1_combout )

	.dataa(!\AddrASelector[1]~0_combout ),
	.datab(!\AdderInputB[0]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[5]~13 .extended_lut = "off";
defparam \AdderInputB[5]~13 .lut_mask = 64'h1111111111111111;
defparam \AdderInputB[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N33
cyclonev_lcell_comb \AdderInputB[0]~14 (
// Equation(s):
// \AdderInputB[0]~14_combout  = ( \AddrBSelector[5]~2_combout  & ( (!\Control_ALU[1]~input_o  & (!\Control_ALU[3]~input_o  & (!\Control_ALU[2]~input_o  & !\Control_ALU[0]~input_o ))) ) )

	.dataa(!\Control_ALU[1]~input_o ),
	.datab(!\Control_ALU[3]~input_o ),
	.datac(!\Control_ALU[2]~input_o ),
	.datad(!\Control_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\AddrBSelector[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~14 .extended_lut = "off";
defparam \AdderInputB[0]~14 .lut_mask = 64'h0000000080008000;
defparam \AdderInputB[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N18
cyclonev_lcell_comb \AdderInputB[0]~15 (
// Equation(s):
// \AdderInputB[0]~15_combout  = ( \AdderInputB[0]~14_combout  & ( (((!\AddrASelector[1]~1_combout ) # (!\AdderInputB[5]~13_combout )) # (\AdderInputB[18]~12_combout )) # (\Control_ALU[14]~input_o ) ) ) # ( !\AdderInputB[0]~14_combout  )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\AdderInputB[18]~12_combout ),
	.datac(!\AddrASelector[1]~1_combout ),
	.datad(!\AdderInputB[5]~13_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~15 .extended_lut = "off";
defparam \AdderInputB[0]~15 .lut_mask = 64'hFFFFFFFFFFF7FFF7;
defparam \AdderInputB[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y85_N38
cyclonev_io_ibuf \IR_ALU[25]~input (
	.i(IR_ALU[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[25]~input_o ));
// synopsys translate_off
defparam \IR_ALU[25]~input .bus_hold = "false";
defparam \IR_ALU[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N48
cyclonev_lcell_comb \AdderInputB[0]~10 (
// Equation(s):
// \AdderInputB[0]~10_combout  = (!\Control_ALU[14]~input_o  & !\Control_ALU[21]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[14]~input_o ),
	.datad(!\Control_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~10 .extended_lut = "off";
defparam \AdderInputB[0]~10 .lut_mask = 64'hF000F000F000F000;
defparam \AdderInputB[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N30
cyclonev_lcell_comb \AdderInputB[0]~9 (
// Equation(s):
// \AdderInputB[0]~9_combout  = ( \Control_ALU[14]~input_o  & ( !\Control_ALU[21]~input_o  ) ) # ( !\Control_ALU[14]~input_o  & ( (!\AddrASelector[1]~0_combout  & !\Control_ALU[21]~input_o ) ) )

	.dataa(!\AddrASelector[1]~0_combout ),
	.datab(gnd),
	.datac(!\Control_ALU[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~9 .extended_lut = "off";
defparam \AdderInputB[0]~9 .lut_mask = 64'hA0A0A0A0F0F0F0F0;
defparam \AdderInputB[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X77_Y115_N52
cyclonev_io_ibuf \IR_ALU[5]~input (
	.i(IR_ALU[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[5]~input_o ));
// synopsys translate_off
defparam \IR_ALU[5]~input .bus_hold = "false";
defparam \IR_ALU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N39
cyclonev_lcell_comb \AdderInputB[0]~2 (
// Equation(s):
// \AdderInputB[0]~2_combout  = (\AdderInputB[8]~0_combout  & \AddrBSelector[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[8]~0_combout ),
	.datad(!\AddrBSelector[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~2 .extended_lut = "off";
defparam \AdderInputB[0]~2 .lut_mask = 64'h000F000F000F000F;
defparam \AdderInputB[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N1
cyclonev_io_ibuf \IR_ALU[14]~input (
	.i(IR_ALU[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[14]~input_o ));
// synopsys translate_off
defparam \IR_ALU[14]~input .bus_hold = "false";
defparam \IR_ALU[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N6
cyclonev_lcell_comb \AdderInputB[0]~3 (
// Equation(s):
// \AdderInputB[0]~3_combout  = ( \AddrBSelector[5]~2_combout  & ( (\AdderInputB[8]~0_combout  & ((!\AddrBSelector[3]~0_combout ) # ((!\Control_ALU[4]~input_o  & !\Control_ALU[5]~input_o )))) ) ) # ( !\AddrBSelector[5]~2_combout  & ( 
// (!\AddrBSelector[3]~0_combout  & \AdderInputB[8]~0_combout ) ) )

	.dataa(!\AddrBSelector[3]~0_combout ),
	.datab(!\Control_ALU[4]~input_o ),
	.datac(!\AdderInputB[8]~0_combout ),
	.datad(!\Control_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(!\AddrBSelector[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~3 .extended_lut = "off";
defparam \AdderInputB[0]~3 .lut_mask = 64'h0A0A0A0A0E0A0E0A;
defparam \AdderInputB[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N3
cyclonev_lcell_comb \AdderInputB[0]~4 (
// Equation(s):
// \AdderInputB[0]~4_combout  = ( \AdderInputB[0]~3_combout  & ( (\IR_ALU[5]~input_o  & !\AdderInputB[0]~2_combout ) ) ) # ( !\AdderInputB[0]~3_combout  & ( (!\AdderInputB[0]~2_combout  & (!\Registers_ALU[32]~input_o )) # (\AdderInputB[0]~2_combout  & 
// ((\IR_ALU[14]~input_o ))) ) )

	.dataa(!\IR_ALU[5]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(!\AdderInputB[0]~2_combout ),
	.datad(!\IR_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~4 .extended_lut = "off";
defparam \AdderInputB[0]~4 .lut_mask = 64'hC0CFC0CF50505050;
defparam \AdderInputB[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N0
cyclonev_lcell_comb \AdderInputB[0]~7 (
// Equation(s):
// \AdderInputB[0]~7_combout  = ( \AddrBSelector[6]~1_combout  & ( \AdderInputB[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\AddrBSelector[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~7 .extended_lut = "off";
defparam \AdderInputB[0]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \AdderInputB[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y89_N44
cyclonev_io_ibuf \IR_ALU[1]~input (
	.i(IR_ALU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[1]~input_o ));
// synopsys translate_off
defparam \IR_ALU[1]~input .bus_hold = "false";
defparam \IR_ALU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y115_N52
cyclonev_io_ibuf \IR_ALU[0]~input (
	.i(IR_ALU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[0]~input_o ));
// synopsys translate_off
defparam \IR_ALU[0]~input .bus_hold = "false";
defparam \IR_ALU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N21
cyclonev_lcell_comb \AdderInputB[0]~5 (
// Equation(s):
// \AdderInputB[0]~5_combout  = (!\AddrBSelector[5]~2_combout ) # (!\AddrBSelector[6]~1_combout )

	.dataa(!\AddrBSelector[5]~2_combout ),
	.datab(!\AddrBSelector[6]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~5 .extended_lut = "off";
defparam \AdderInputB[0]~5 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \AdderInputB[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N33
cyclonev_lcell_comb \AdderInputB[0]~6 (
// Equation(s):
// \AdderInputB[0]~6_combout  = (\AdderInputB[0]~5_combout  & \AdderInputB[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~5_combout ),
	.datad(!\AdderInputB[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~6 .extended_lut = "off";
defparam \AdderInputB[0]~6 .lut_mask = 64'h000F000F000F000F;
defparam \AdderInputB[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N24
cyclonev_lcell_comb \AdderInputB[0]~8 (
// Equation(s):
// \AdderInputB[0]~8_combout  = ( \IR_ALU[0]~input_o  & ( \AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout  & ((\IR_ALU[13]~input_o ))) # (\AdderInputB[0]~7_combout  & (\IR_ALU[1]~input_o )) ) ) ) # ( !\IR_ALU[0]~input_o  & ( 
// \AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout  & ((\IR_ALU[13]~input_o ))) # (\AdderInputB[0]~7_combout  & (\IR_ALU[1]~input_o )) ) ) ) # ( \IR_ALU[0]~input_o  & ( !\AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout ) # 
// (\AdderInputB[0]~4_combout ) ) ) ) # ( !\IR_ALU[0]~input_o  & ( !\AdderInputB[0]~6_combout  & ( (\AdderInputB[0]~4_combout  & \AdderInputB[0]~7_combout ) ) ) )

	.dataa(!\AdderInputB[0]~4_combout ),
	.datab(!\AdderInputB[0]~7_combout ),
	.datac(!\IR_ALU[1]~input_o ),
	.datad(!\IR_ALU[13]~input_o ),
	.datae(!\IR_ALU[0]~input_o ),
	.dataf(!\AdderInputB[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~8 .extended_lut = "off";
defparam \AdderInputB[0]~8 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \AdderInputB[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N54
cyclonev_lcell_comb \AdderInputB[0]~11 (
// Equation(s):
// \AdderInputB[0]~11_combout  = ( \AdderInputB[0]~9_combout  & ( \AdderInputB[0]~8_combout  & ( (!\AdderInputB[0]~10_combout  & ((!\IR_ALU[13]~input_o ))) # (\AdderInputB[0]~10_combout  & (\IR_ALU[25]~input_o )) ) ) ) # ( !\AdderInputB[0]~9_combout  & ( 
// \AdderInputB[0]~8_combout  & ( (\AdderInputB[0]~10_combout ) # (\Registers_ALU[32]~input_o ) ) ) ) # ( \AdderInputB[0]~9_combout  & ( !\AdderInputB[0]~8_combout  & ( (!\AdderInputB[0]~10_combout  & ((!\IR_ALU[13]~input_o ))) # (\AdderInputB[0]~10_combout  
// & (\IR_ALU[25]~input_o )) ) ) ) # ( !\AdderInputB[0]~9_combout  & ( !\AdderInputB[0]~8_combout  & ( (\Registers_ALU[32]~input_o  & !\AdderInputB[0]~10_combout ) ) ) )

	.dataa(!\IR_ALU[25]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(!\AdderInputB[0]~10_combout ),
	.datad(!\IR_ALU[13]~input_o ),
	.datae(!\AdderInputB[0]~9_combout ),
	.dataf(!\AdderInputB[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0]~11 .extended_lut = "off";
defparam \AdderInputB[0]~11 .lut_mask = 64'h3030F5053F3FF505;
defparam \AdderInputB[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N39
cyclonev_lcell_comb \AdderInputB[0] (
// Equation(s):
// AdderInputB[0] = ( \AdderInputB[0]~11_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[0]) ) ) # ( !\AdderInputB[0]~11_combout  & ( (AdderInputB[0] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[0]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[0] .extended_lut = "off";
defparam \AdderInputB[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N24
cyclonev_lcell_comb \CRAA32|Result[0] (
// Equation(s):
// \CRAA32|Result [0] = ( \Control_ALU[14]~input_o  & ( AdderInputB[0] & ( AdderInputA[0] ) ) ) # ( !\Control_ALU[14]~input_o  & ( AdderInputB[0] & ( !\AdderInputB[8]~0_combout  $ (!AdderInputA[0]) ) ) ) # ( \Control_ALU[14]~input_o  & ( !AdderInputB[0] & ( 
// !AdderInputA[0] ) ) ) # ( !\Control_ALU[14]~input_o  & ( !AdderInputB[0] & ( !\AdderInputB[8]~0_combout  $ (AdderInputA[0]) ) ) )

	.dataa(gnd),
	.datab(!\AdderInputB[8]~0_combout ),
	.datac(!AdderInputA[0]),
	.datad(gnd),
	.datae(!\Control_ALU[14]~input_o ),
	.dataf(!AdderInputB[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[0] .extended_lut = "off";
defparam \CRAA32|Result[0] .lut_mask = 64'hC3C3F0F03C3C0F0F;
defparam \CRAA32|Result[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N45
cyclonev_lcell_comb \ALU_Registers[31]~0 (
// Equation(s):
// \ALU_Registers[31]~0_combout  = ( \Control_ALU[16]~input_o  & ( ALURegSelector[1] & ( (!\Control_ALU[26]~input_o  & !\Control_ALU[17]~input_o ) ) ) ) # ( !\Control_ALU[16]~input_o  & ( ALURegSelector[1] & ( (!\Control_ALU[26]~input_o  & 
// !\Control_ALU[17]~input_o ) ) ) ) # ( \Control_ALU[16]~input_o  & ( !ALURegSelector[1] & ( (!\Control_ALU[26]~input_o  & !\Control_ALU[17]~input_o ) ) ) ) # ( !\Control_ALU[16]~input_o  & ( !ALURegSelector[1] & ( (\Control_ALU[25]~input_o  & 
// (!\Control_ALU[26]~input_o  & !\Control_ALU[17]~input_o )) ) ) )

	.dataa(!\Control_ALU[25]~input_o ),
	.datab(!\Control_ALU[26]~input_o ),
	.datac(!\Control_ALU[17]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[16]~input_o ),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[31]~0 .extended_lut = "off";
defparam \ALU_Registers[31]~0 .lut_mask = 64'h4040C0C0C0C0C0C0;
defparam \ALU_Registers[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N55
cyclonev_io_ibuf \Control_ALU[29]~input (
	.i(Control_ALU[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[29]~input_o ));
// synopsys translate_off
defparam \Control_ALU[29]~input .bus_hold = "false";
defparam \Control_ALU[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cyclonev_io_ibuf \Control_ALU[27]~input (
	.i(Control_ALU[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Control_ALU[27]~input_o ));
// synopsys translate_off
defparam \Control_ALU[27]~input .bus_hold = "false";
defparam \Control_ALU[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N9
cyclonev_lcell_comb \OrBselector[1] (
// Equation(s):
// OrBselector[1] = ( !\Control_ALU[27]~input_o  & ( !\Control_ALU[25]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[25]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(OrBselector[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OrBselector[1] .extended_lut = "off";
defparam \OrBselector[1] .lut_mask = 64'hFF00FF0000000000;
defparam \OrBselector[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N45
cyclonev_lcell_comb \InputORB[0]~1 (
// Equation(s):
// \InputORB[0]~1_combout  = ( \Control_ALU[16]~input_o  ) # ( !\Control_ALU[16]~input_o  & ( (!OrBselector[1]) # (\Control_ALU[29]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(!OrBselector[1]),
	.datae(gnd),
	.dataf(!\Control_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[0]~1 .extended_lut = "off";
defparam \InputORB[0]~1 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \InputORB[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N12
cyclonev_lcell_comb \InputORB[0]~0 (
// Equation(s):
// \InputORB[0]~0_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[13]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[8]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[32]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[8]~input_o )) ) )

	.dataa(!\IR_ALU[13]~input_o ),
	.datab(!\IR_ALU[8]~input_o ),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(!\Registers_ALU[32]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[0]~0 .extended_lut = "off";
defparam \InputORB[0]~0 .lut_mask = 64'h03F303F353535353;
defparam \InputORB[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N54
cyclonev_lcell_comb \InputORB[0] (
// Equation(s):
// InputORB[0] = ( \InputORB[0]~0_combout  & ( (InputORB[0]) # (\InputORB[0]~1_combout ) ) ) # ( !\InputORB[0]~0_combout  & ( (!\InputORB[0]~1_combout  & InputORB[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputORB[0]~1_combout ),
	.datad(!InputORB[0]),
	.datae(gnd),
	.dataf(!\InputORB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[0] .extended_lut = "off";
defparam \InputORB[0] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \InputORB[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N30
cyclonev_lcell_comb \ALU_Registers[0]~237 (
// Equation(s):
// \ALU_Registers[0]~237_combout  = ( !\Registers_ALU[0]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[0] & ((\ALU_Registers[31]~0_combout )))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & ((\CRAA32|Result [0]))) # 
// (\ALU_Registers[31]~0_combout  & (InputXORB[0]))))) ) ) # ( \Registers_ALU[0]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[0])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & 
// ((\CRAA32|Result [0]))) # (\ALU_Registers[31]~0_combout  & (!InputXORB[0]))))) ) )

	.dataa(!InputXORB[0]),
	.datab(!\ALU_Registers[31]~1_combout ),
	.datac(!InputANDB[0]),
	.datad(!\CRAA32|Result [0]),
	.datae(!\Registers_ALU[0]~input_o ),
	.dataf(!\ALU_Registers[31]~0_combout ),
	.datag(!InputORB[0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[0]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[0]~237 .extended_lut = "on";
defparam \ALU_Registers[0]~237 .lut_mask = 64'h00330C3F1D1DEEEE;
defparam \ALU_Registers[0]~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N0
cyclonev_lcell_comb \ALU_Registers[0]~233 (
// Equation(s):
// \ALU_Registers[0]~233_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[0]~237_combout )))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32A|Carry~0_combout ))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D0~q )) # (\LSR|D0~q )) # (\ASR|D0~q ))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32A|Carry~0_combout ))))) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\ASR|D0~q ),
	.datac(!\LSR|D0~q ),
	.datad(!\Mul|Add32A|Carry~0_combout ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D0~q ),
	.datag(!\ALU_Registers[0]~237_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[0]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[0]~233 .extended_lut = "on";
defparam \ALU_Registers[0]~233 .lut_mask = 64'h0A5F2A7F0A5FAAFF;
defparam \ALU_Registers[0]~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N57
cyclonev_lcell_comb \ALU_Registers[0]$latch (
// Equation(s):
// \ALU_Registers[0]$latch~combout  = ( \ALU_Registers[0]~233_combout  & ( (\ALU_Registers[31]~3_combout ) # (\ALU_Registers[0]$latch~combout ) ) ) # ( !\ALU_Registers[0]~233_combout  & ( (\ALU_Registers[0]$latch~combout  & !\ALU_Registers[31]~3_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[0]$latch~combout ),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[0]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[0]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[0]$latch .extended_lut = "off";
defparam \ALU_Registers[0]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_Registers[0]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N42
cyclonev_lcell_comb \LS|D1~feeder (
// Equation(s):
// \LS|D1~feeder_combout  = ( LSRDataIn[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D1~feeder .extended_lut = "off";
defparam \LS|D1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N27
cyclonev_lcell_comb LSReplace(
// Equation(s):
// \LSReplace~combout  = ( !\Control_ALU[36]~input_o  & ( (!\Control_ALU[19]~input_o  & !\Control_ALU[20]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[19]~input_o ),
	.datad(!\Control_ALU[20]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LSReplace~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam LSReplace.extended_lut = "off";
defparam LSReplace.lut_mask = 64'hF000F00000000000;
defparam LSReplace.shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y45_N44
dffeas \LS|D1 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D1~feeder_combout ),
	.asdata(\LS|D0~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D1 .is_wysiwyg = "true";
defparam \LS|D1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N95
cyclonev_io_ibuf \Registers_ALU[33]~input (
	.i(Registers_ALU[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[33]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[33]~input .bus_hold = "false";
defparam \Registers_ALU[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N45
cyclonev_lcell_comb \Mul|Add32A|Result[1] (
// Equation(s):
// \Mul|Add32A|Result [1] = ( \Registers_ALU[1]~input_o  & ( !\Registers_ALU[32]~input_o  $ (((!\Registers_ALU[33]~input_o ) # (!\Registers_ALU[0]~input_o ))) ) ) # ( !\Registers_ALU[1]~input_o  & ( (\Registers_ALU[33]~input_o  & \Registers_ALU[0]~input_o ) 
// ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[1] .extended_lut = "off";
defparam \Mul|Add32A|Result[1] .lut_mask = 64'h0055005533663366;
defparam \Mul|Add32A|Result[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N36
cyclonev_lcell_comb \InputXORB[1]~1 (
// Equation(s):
// \InputXORB[1]~1_combout  = ( \IR_ALU[14]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[33]~input_o ) ) ) # ( !\IR_ALU[14]~input_o  & ( (\Control_ALU[24]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[24]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[1]~1 .extended_lut = "off";
defparam \InputXORB[1]~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \InputXORB[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N54
cyclonev_lcell_comb \InputXORB[1] (
// Equation(s):
// InputXORB[1] = ( ALURegSelector[1] & ( \InputXORB[1]~1_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[1]~1_combout ),
	.datad(!InputXORB[1]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[1] .extended_lut = "off";
defparam \InputXORB[1] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputXORB[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N48
cyclonev_lcell_comb \CRAA32|Carry[1] (
// Equation(s):
// \CRAA32|Carry [1] = ( AdderInputB[0] & ( (\AdderInputB[8]~0_combout  & (!AdderInputA[0] & !\Control_ALU[14]~input_o )) ) ) # ( !AdderInputB[0] & ( (!AdderInputA[0]) # ((\AdderInputB[8]~0_combout  & !\Control_ALU[14]~input_o )) ) )

	.dataa(gnd),
	.datab(!\AdderInputB[8]~0_combout ),
	.datac(!AdderInputA[0]),
	.datad(!\Control_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!AdderInputB[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[1] .extended_lut = "off";
defparam \CRAA32|Carry[1] .lut_mask = 64'hF3F0F3F030003000;
defparam \CRAA32|Carry[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \IR_ALU[26]~input (
	.i(IR_ALU[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[26]~input_o ));
// synopsys translate_off
defparam \IR_ALU[26]~input .bus_hold = "false";
defparam \IR_ALU[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y63_N4
cyclonev_io_ibuf \IR_ALU[15]~input (
	.i(IR_ALU[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[15]~input_o ));
// synopsys translate_off
defparam \IR_ALU[15]~input .bus_hold = "false";
defparam \IR_ALU[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y93_N21
cyclonev_io_ibuf \IR_ALU[6]~input (
	.i(IR_ALU[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[6]~input_o ));
// synopsys translate_off
defparam \IR_ALU[6]~input .bus_hold = "false";
defparam \IR_ALU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N30
cyclonev_lcell_comb \AdderInputB[1]~16 (
// Equation(s):
// \AdderInputB[1]~16_combout  = ( \AdderInputB[0]~3_combout  & ( (!\AdderInputB[0]~2_combout  & \IR_ALU[6]~input_o ) ) ) # ( !\AdderInputB[0]~3_combout  & ( (!\AdderInputB[0]~2_combout  & ((!\Registers_ALU[33]~input_o ))) # (\AdderInputB[0]~2_combout  & 
// (\IR_ALU[15]~input_o )) ) )

	.dataa(!\IR_ALU[15]~input_o ),
	.datab(!\AdderInputB[0]~2_combout ),
	.datac(!\Registers_ALU[33]~input_o ),
	.datad(!\IR_ALU[6]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[1]~16 .extended_lut = "off";
defparam \AdderInputB[1]~16 .lut_mask = 64'hD1D1D1D100CC00CC;
defparam \AdderInputB[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y115_N35
cyclonev_io_ibuf \IR_ALU[2]~input (
	.i(IR_ALU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[2]~input_o ));
// synopsys translate_off
defparam \IR_ALU[2]~input .bus_hold = "false";
defparam \IR_ALU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N12
cyclonev_lcell_comb \AdderInputB[1]~17 (
// Equation(s):
// \AdderInputB[1]~17_combout  = ( \IR_ALU[14]~input_o  & ( \AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout ) # (\IR_ALU[2]~input_o ) ) ) ) # ( !\IR_ALU[14]~input_o  & ( \AdderInputB[0]~6_combout  & ( (\AdderInputB[0]~7_combout  & 
// \IR_ALU[2]~input_o ) ) ) ) # ( \IR_ALU[14]~input_o  & ( !\AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout  & ((\IR_ALU[1]~input_o ))) # (\AdderInputB[0]~7_combout  & (\AdderInputB[1]~16_combout )) ) ) ) # ( !\IR_ALU[14]~input_o  & ( 
// !\AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout  & ((\IR_ALU[1]~input_o ))) # (\AdderInputB[0]~7_combout  & (\AdderInputB[1]~16_combout )) ) ) )

	.dataa(!\AdderInputB[0]~7_combout ),
	.datab(!\AdderInputB[1]~16_combout ),
	.datac(!\IR_ALU[1]~input_o ),
	.datad(!\IR_ALU[2]~input_o ),
	.datae(!\IR_ALU[14]~input_o ),
	.dataf(!\AdderInputB[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[1]~17 .extended_lut = "off";
defparam \AdderInputB[1]~17 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \AdderInputB[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N42
cyclonev_lcell_comb \AdderInputB[1]~18 (
// Equation(s):
// \AdderInputB[1]~18_combout  = ( \Registers_ALU[33]~input_o  & ( \AdderInputB[1]~17_combout  & ( (!\AdderInputB[0]~9_combout ) # ((!\AdderInputB[0]~10_combout  & ((!\IR_ALU[14]~input_o ))) # (\AdderInputB[0]~10_combout  & (\IR_ALU[26]~input_o ))) ) ) ) # ( 
// !\Registers_ALU[33]~input_o  & ( \AdderInputB[1]~17_combout  & ( (!\AdderInputB[0]~10_combout  & (\AdderInputB[0]~9_combout  & ((!\IR_ALU[14]~input_o )))) # (\AdderInputB[0]~10_combout  & ((!\AdderInputB[0]~9_combout ) # ((\IR_ALU[26]~input_o )))) ) ) ) # 
// ( \Registers_ALU[33]~input_o  & ( !\AdderInputB[1]~17_combout  & ( (!\AdderInputB[0]~10_combout  & ((!\AdderInputB[0]~9_combout ) # ((!\IR_ALU[14]~input_o )))) # (\AdderInputB[0]~10_combout  & (\AdderInputB[0]~9_combout  & (\IR_ALU[26]~input_o ))) ) ) ) # 
// ( !\Registers_ALU[33]~input_o  & ( !\AdderInputB[1]~17_combout  & ( (\AdderInputB[0]~9_combout  & ((!\AdderInputB[0]~10_combout  & ((!\IR_ALU[14]~input_o ))) # (\AdderInputB[0]~10_combout  & (\IR_ALU[26]~input_o )))) ) ) )

	.dataa(!\AdderInputB[0]~10_combout ),
	.datab(!\AdderInputB[0]~9_combout ),
	.datac(!\IR_ALU[26]~input_o ),
	.datad(!\IR_ALU[14]~input_o ),
	.datae(!\Registers_ALU[33]~input_o ),
	.dataf(!\AdderInputB[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[1]~18 .extended_lut = "off";
defparam \AdderInputB[1]~18 .lut_mask = 64'h2301AB896745EFCD;
defparam \AdderInputB[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N45
cyclonev_lcell_comb \AdderInputB[1] (
// Equation(s):
// AdderInputB[1] = ( \AdderInputB[1]~18_combout  & ( (AdderInputB[1]) # (\AdderInputB[0]~15_combout ) ) ) # ( !\AdderInputB[1]~18_combout  & ( (!\AdderInputB[0]~15_combout  & AdderInputB[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(!AdderInputB[1]),
	.datae(gnd),
	.dataf(!\AdderInputB[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[1] .extended_lut = "off";
defparam \AdderInputB[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputB[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N41
cyclonev_io_ibuf \PC_ALU[1]~input (
	.i(PC_ALU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[1]~input_o ));
// synopsys translate_off
defparam \PC_ALU[1]~input .bus_hold = "false";
defparam \PC_ALU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N21
cyclonev_lcell_comb \AdderInputA[1]~3 (
// Equation(s):
// \AdderInputA[1]~3_combout  = ( AddrASelector[1] & ( \PC_ALU[1]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[1]~input_o  ) )

	.dataa(!\Registers_ALU[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_ALU[1]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[1]~3 .extended_lut = "off";
defparam \AdderInputA[1]~3 .lut_mask = 64'h5555555500FF00FF;
defparam \AdderInputA[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N54
cyclonev_lcell_comb \AdderInputA[1] (
// Equation(s):
// AdderInputA[1] = ( \AdderInputA[1]~3_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[1]) ) ) # ( !\AdderInputA[1]~3_combout  & ( (AdderInputA[1] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[1]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[1] .extended_lut = "off";
defparam \AdderInputA[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N48
cyclonev_lcell_comb \CRAA32|Result[1] (
// Equation(s):
// \CRAA32|Result [1] = ( AdderInputA[1] & ( !\CRAA32|Carry [1] $ (!AdderInputB[1]) ) ) # ( !AdderInputA[1] & ( !\CRAA32|Carry [1] $ (AdderInputB[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Carry [1]),
	.datad(!AdderInputB[1]),
	.datae(gnd),
	.dataf(!AdderInputA[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[1] .extended_lut = "off";
defparam \CRAA32|Result[1] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \CRAA32|Result[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y115_N18
cyclonev_io_ibuf \IR_ALU[9]~input (
	.i(IR_ALU[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[9]~input_o ));
// synopsys translate_off
defparam \IR_ALU[9]~input .bus_hold = "false";
defparam \IR_ALU[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N45
cyclonev_lcell_comb \InputANDB[1]~2 (
// Equation(s):
// \InputANDB[1]~2_combout  = ( \Registers_ALU[33]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!AndBselector[1]) # ((\IR_ALU[14]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[9]~input_o )))) ) ) # ( !\Registers_ALU[33]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (AndBselector[1] & ((\IR_ALU[14]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[9]~input_o )))) ) )

	.dataa(!AndBselector[1]),
	.datab(!\IR_ALU[9]~input_o ),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\IR_ALU[14]~input_o ),
	.datae(!\Registers_ALU[33]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[1]~2 .extended_lut = "off";
defparam \InputANDB[1]~2 .lut_mask = 64'h0353A3F30353A3F3;
defparam \InputANDB[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N18
cyclonev_lcell_comb \InputANDB[1] (
// Equation(s):
// InputANDB[1] = ( \InputANDB[0]~1_combout  & ( InputANDB[1] & ( \InputANDB[1]~2_combout  ) ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[1] ) ) # ( \InputANDB[0]~1_combout  & ( !InputANDB[1] & ( \InputANDB[1]~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\InputANDB[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\InputANDB[0]~1_combout ),
	.dataf(!InputANDB[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[1] .extended_lut = "off";
defparam \InputANDB[1] .lut_mask = 64'h00003333FFFF3333;
defparam \InputANDB[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N12
cyclonev_lcell_comb \InputORB[1]~2 (
// Equation(s):
// \InputORB[1]~2_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[14]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[9]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[33]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[9]~input_o )) ) )

	.dataa(!\IR_ALU[14]~input_o ),
	.datab(!\IR_ALU[9]~input_o ),
	.datac(!\Registers_ALU[33]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[1]~2 .extended_lut = "off";
defparam \InputORB[1]~2 .lut_mask = 64'h0F330F3355335533;
defparam \InputORB[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N9
cyclonev_lcell_comb \InputORB[1] (
// Equation(s):
// InputORB[1] = ( \InputORB[0]~1_combout  & ( \InputORB[1]~2_combout  ) ) # ( !\InputORB[0]~1_combout  & ( \InputORB[1]~2_combout  & ( InputORB[1] ) ) ) # ( !\InputORB[0]~1_combout  & ( !\InputORB[1]~2_combout  & ( InputORB[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[1]),
	.datad(gnd),
	.datae(!\InputORB[0]~1_combout ),
	.dataf(!\InputORB[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[1] .extended_lut = "off";
defparam \InputORB[1] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \InputORB[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N36
cyclonev_lcell_comb \ALU_Registers[1]~229 (
// Equation(s):
// \ALU_Registers[1]~229_combout  = ( !\Registers_ALU[1]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [1] & ((\ALU_Registers[31]~1_combout )))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[1]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[1]))))) ) ) # ( \Registers_ALU[1]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputANDB[1]))) # (\ALU_Registers[31]~1_combout  & (\CRAA32|Result [1]))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[1]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!InputXORB[1]),
	.datab(!\CRAA32|Result [1]),
	.datac(!InputANDB[1]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[1]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[1]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[1]~229 .extended_lut = "on";
defparam \ALU_Registers[1]~229 .lut_mask = 64'h000F0FFF335533AA;
defparam \ALU_Registers[1]~229 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N42
cyclonev_lcell_comb \ALU_Registers[1]~225 (
// Equation(s):
// \ALU_Registers[1]~225_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[1]~229_combout )))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32A|Result [1]))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D1~q )) # (\LSR|D1~q )) # (\LS|D1~q ))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32A|Result [1]))))) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\LS|D1~q ),
	.datac(!\LSR|D1~q ),
	.datad(!\Mul|Add32A|Result [1]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D1~q ),
	.datag(!\ALU_Registers[1]~229_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[1]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[1]~225 .extended_lut = "on";
defparam \ALU_Registers[1]~225 .lut_mask = 64'h0A5F2A7F0A5FAAFF;
defparam \ALU_Registers[1]~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N57
cyclonev_lcell_comb \ALU_Registers[1]$latch (
// Equation(s):
// \ALU_Registers[1]$latch~combout  = ( \ALU_Registers[1]~225_combout  & ( (\ALU_Registers[1]$latch~combout ) # (\ALU_Registers[31]~3_combout ) ) ) # ( !\ALU_Registers[1]~225_combout  & ( (!\ALU_Registers[31]~3_combout  & \ALU_Registers[1]$latch~combout ) ) 
// )

	.dataa(!\ALU_Registers[31]~3_combout ),
	.datab(gnd),
	.datac(!\ALU_Registers[1]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Registers[1]~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[1]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[1]$latch .extended_lut = "off";
defparam \ALU_Registers[1]$latch .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ALU_Registers[1]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N54
cyclonev_lcell_comb \LS|D2~feeder (
// Equation(s):
// \LS|D2~feeder_combout  = LSRDataIn[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!LSRDataIn[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D2~feeder .extended_lut = "off";
defparam \LS|D2~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \LS|D2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N56
dffeas \LS|D2 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D2~feeder_combout ),
	.asdata(\LS|D1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D2 .is_wysiwyg = "true";
defparam \LS|D2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N21
cyclonev_lcell_comb \ALU_Registers[2]~4 (
// Equation(s):
// \ALU_Registers[2]~4_combout  = (!\ASR|D2~q  & (!\LS|D2~q  & !\LSR|D2~q ))

	.dataa(!\ASR|D2~q ),
	.datab(!\LS|D2~q ),
	.datac(!\LSR|D2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[2]~4 .extended_lut = "off";
defparam \ALU_Registers[2]~4 .lut_mask = 64'h8080808080808080;
defparam \ALU_Registers[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N51
cyclonev_lcell_comb \Mul|Add32A|Carry~1 (
// Equation(s):
// \Mul|Add32A|Carry~1_combout  = (\Registers_ALU[33]~input_o  & (!\Registers_ALU[0]~input_o  & ((!\Registers_ALU[32]~input_o ) # (!\Registers_ALU[1]~input_o ))))

	.dataa(!\Registers_ALU[32]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~1 .extended_lut = "off";
defparam \Mul|Add32A|Carry~1 .lut_mask = 64'h3200320032003200;
defparam \Mul|Add32A|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N21
cyclonev_io_ibuf \Registers_ALU[34]~input (
	.i(Registers_ALU[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[34]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[34]~input .bus_hold = "false";
defparam \Registers_ALU[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N24
cyclonev_lcell_comb \Mul|FPP1|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP1|BPP0|PartialProduct~0_combout  = ( \Registers_ALU[34]~input_o  & ( (\Registers_ALU[0]~input_o  & !\Registers_ALU[33]~input_o ) ) ) # ( !\Registers_ALU[34]~input_o  & ( (\Registers_ALU[0]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP1|BPP0|PartialProduct~0 .lut_mask = 64'h000F000F0F000F00;
defparam \Mul|FPP1|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y43_N33
cyclonev_lcell_comb \Mul|FPP0|BPP2|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP2|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[2]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[1]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[33]~input_o ),
	.datad(!\Registers_ALU[2]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP2|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP2|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP2|PartialProduct~0 .lut_mask = 64'h0C0C0C0C0FF00FF0;
defparam \Mul|FPP0|BPP2|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N39
cyclonev_lcell_comb \Mul|Add32B|Carry~0 (
// Equation(s):
// \Mul|Add32B|Carry~0_combout  = ( \Mul|FPP0|BPP2|PartialProduct~0_combout  & ( !\Mul|Add32A|Carry~1_combout  $ (!\Mul|FPP1|BPP0|PartialProduct~0_combout ) ) ) # ( !\Mul|FPP0|BPP2|PartialProduct~0_combout  & ( !\Mul|Add32A|Carry~1_combout  $ 
// (\Mul|FPP1|BPP0|PartialProduct~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add32A|Carry~1_combout ),
	.datad(!\Mul|FPP1|BPP0|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP2|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~0 .extended_lut = "off";
defparam \Mul|Add32B|Carry~0 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add32B|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y115_N58
cyclonev_io_ibuf \IR_ALU[27]~input (
	.i(IR_ALU[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[27]~input_o ));
// synopsys translate_off
defparam \IR_ALU[27]~input .bus_hold = "false";
defparam \IR_ALU[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y115_N1
cyclonev_io_ibuf \IR_ALU[7]~input (
	.i(IR_ALU[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[7]~input_o ));
// synopsys translate_off
defparam \IR_ALU[7]~input .bus_hold = "false";
defparam \IR_ALU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y26_N38
cyclonev_io_ibuf \IR_ALU[16]~input (
	.i(IR_ALU[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[16]~input_o ));
// synopsys translate_off
defparam \IR_ALU[16]~input .bus_hold = "false";
defparam \IR_ALU[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N21
cyclonev_lcell_comb \AdderInputB[2]~19 (
// Equation(s):
// \AdderInputB[2]~19_combout  = ( \Control_ALU[2]~input_o  & ( (!\IR_ALU[16]~input_o  & ((\Control_ALU[5]~input_o ) # (\Control_ALU[4]~input_o ))) ) ) # ( !\Control_ALU[2]~input_o  & ( (!\Control_ALU[4]~input_o  & ((!\Control_ALU[5]~input_o  & 
// (!\Control_ALU[3]~input_o )) # (\Control_ALU[5]~input_o  & ((!\IR_ALU[16]~input_o ))))) # (\Control_ALU[4]~input_o  & (((!\IR_ALU[16]~input_o )))) ) )

	.dataa(!\Control_ALU[4]~input_o ),
	.datab(!\Control_ALU[5]~input_o ),
	.datac(!\Control_ALU[3]~input_o ),
	.datad(!\IR_ALU[16]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[2]~19 .extended_lut = "off";
defparam \AdderInputB[2]~19 .lut_mask = 64'hF780F78077007700;
defparam \AdderInputB[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N0
cyclonev_lcell_comb \AdderInputB[2]~20 (
// Equation(s):
// \AdderInputB[2]~20_combout  = ( \AddrBSelector[3]~0_combout  & ( (!\AdderInputB[8]~0_combout  & (!\Registers_ALU[34]~input_o )) # (\AdderInputB[8]~0_combout  & ((!\AdderInputB[2]~19_combout ))) ) ) # ( !\AddrBSelector[3]~0_combout  & ( 
// (!\AdderInputB[8]~0_combout  & (!\Registers_ALU[34]~input_o )) # (\AdderInputB[8]~0_combout  & ((\IR_ALU[7]~input_o ))) ) )

	.dataa(!\Registers_ALU[34]~input_o ),
	.datab(!\IR_ALU[7]~input_o ),
	.datac(!\AdderInputB[8]~0_combout ),
	.datad(!\AdderInputB[2]~19_combout ),
	.datae(gnd),
	.dataf(!\AddrBSelector[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[2]~20 .extended_lut = "off";
defparam \AdderInputB[2]~20 .lut_mask = 64'hA3A3A3A3AFA0AFA0;
defparam \AdderInputB[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N52
cyclonev_io_ibuf \IR_ALU[3]~input (
	.i(IR_ALU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[3]~input_o ));
// synopsys translate_off
defparam \IR_ALU[3]~input .bus_hold = "false";
defparam \IR_ALU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N24
cyclonev_lcell_comb \AdderInputB[2]~21 (
// Equation(s):
// \AdderInputB[2]~21_combout  = ( \AddrBSelector[6]~1_combout  & ( (!\AddrBSelector[5]~2_combout  & ((\IR_ALU[3]~input_o ))) # (\AddrBSelector[5]~2_combout  & (\AdderInputB[2]~20_combout )) ) ) # ( !\AddrBSelector[6]~1_combout  & ( \IR_ALU[15]~input_o  ) )

	.dataa(!\IR_ALU[15]~input_o ),
	.datab(!\AddrBSelector[5]~2_combout ),
	.datac(!\AdderInputB[2]~20_combout ),
	.datad(!\IR_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\AddrBSelector[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[2]~21 .extended_lut = "off";
defparam \AdderInputB[2]~21 .lut_mask = 64'h5555555503CF03CF;
defparam \AdderInputB[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N42
cyclonev_lcell_comb \AdderInputB[2]~22 (
// Equation(s):
// \AdderInputB[2]~22_combout  = ( \AdderInputB[2]~21_combout  & ( (!\AddrASelector[1]~0_combout  & (((\IR_ALU[27]~input_o )))) # (\AddrASelector[1]~0_combout  & (((\IR_ALU[2]~input_o )) # (\AdderInputB[0]~1_combout ))) ) ) # ( !\AdderInputB[2]~21_combout  & 
// ( (!\AddrASelector[1]~0_combout  & (((\IR_ALU[27]~input_o )))) # (\AddrASelector[1]~0_combout  & (!\AdderInputB[0]~1_combout  & ((\IR_ALU[2]~input_o )))) ) )

	.dataa(!\AddrASelector[1]~0_combout ),
	.datab(!\AdderInputB[0]~1_combout ),
	.datac(!\IR_ALU[27]~input_o ),
	.datad(!\IR_ALU[2]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[2]~22 .extended_lut = "off";
defparam \AdderInputB[2]~22 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \AdderInputB[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N15
cyclonev_lcell_comb \AdderInputB[2]~23 (
// Equation(s):
// \AdderInputB[2]~23_combout  = ( \AdderInputB[2]~22_combout  & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[15]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[34]~input_o )))) ) ) # ( !\AdderInputB[2]~22_combout 
//  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & ((!\IR_ALU[15]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[34]~input_o )))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Registers_ALU[34]~input_o ),
	.datad(!\IR_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[2]~23 .extended_lut = "off";
defparam \AdderInputB[2]~23 .lut_mask = 64'h47034703CF8BCF8B;
defparam \AdderInputB[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N21
cyclonev_lcell_comb \AdderInputB[2] (
// Equation(s):
// AdderInputB[2] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[2]~23_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[2]~23_combout ),
	.datad(!AdderInputB[2]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[2] .extended_lut = "off";
defparam \AdderInputB[2] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X67_Y115_N35
cyclonev_io_ibuf \PC_ALU[2]~input (
	.i(PC_ALU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[2]~input_o ));
// synopsys translate_off
defparam \PC_ALU[2]~input .bus_hold = "false";
defparam \PC_ALU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N48
cyclonev_lcell_comb \AdderInputA[2]~4 (
// Equation(s):
// \AdderInputA[2]~4_combout  = ( AddrASelector[1] & ( \PC_ALU[2]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_ALU[2]~input_o ),
	.datad(!\Registers_ALU[2]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[2]~4 .extended_lut = "off";
defparam \AdderInputA[2]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputA[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N57
cyclonev_lcell_comb \AdderInputA[2] (
// Equation(s):
// AdderInputA[2] = ( \AdderInputA[2]~4_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[2]) ) ) # ( !\AdderInputA[2]~4_combout  & ( (AdderInputA[2] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[2]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[2] .extended_lut = "off";
defparam \AdderInputA[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N12
cyclonev_lcell_comb \CRAA32|Result[2] (
// Equation(s):
// \CRAA32|Result [2] = ( AdderInputA[1] & ( !AdderInputB[2] $ (!AdderInputA[2] $ (((!\CRAA32|Carry [1]) # (AdderInputB[1])))) ) ) # ( !AdderInputA[1] & ( !AdderInputB[2] $ (!AdderInputA[2] $ (((AdderInputB[1] & !\CRAA32|Carry [1])))) ) )

	.dataa(!AdderInputB[2]),
	.datab(!AdderInputB[1]),
	.datac(!\CRAA32|Carry [1]),
	.datad(!AdderInputA[2]),
	.datae(gnd),
	.dataf(!AdderInputA[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[2] .extended_lut = "off";
defparam \CRAA32|Result[2] .lut_mask = 64'h659A659AA659A659;
defparam \CRAA32|Result[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N12
cyclonev_lcell_comb \InputXORB[2]~2 (
// Equation(s):
// \InputXORB[2]~2_combout  = ( \Registers_ALU[34]~input_o  & ( (\Control_ALU[24]~input_o ) # (\IR_ALU[15]~input_o ) ) ) # ( !\Registers_ALU[34]~input_o  & ( (\IR_ALU[15]~input_o  & !\Control_ALU[24]~input_o ) ) )

	.dataa(!\IR_ALU[15]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[24]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[34]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[2]~2 .extended_lut = "off";
defparam \InputXORB[2]~2 .lut_mask = 64'h50505F5F50505F5F;
defparam \InputXORB[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N12
cyclonev_lcell_comb \InputXORB[2] (
// Equation(s):
// InputXORB[2] = ( InputXORB[2] & ( (!ALURegSelector[1]) # (\InputXORB[2]~2_combout ) ) ) # ( !InputXORB[2] & ( (\InputXORB[2]~2_combout  & ALURegSelector[1]) ) )

	.dataa(gnd),
	.datab(!\InputXORB[2]~2_combout ),
	.datac(!ALURegSelector[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputXORB[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[2] .extended_lut = "off";
defparam \InputXORB[2] .lut_mask = 64'h03030303F3F3F3F3;
defparam \InputXORB[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N18
cyclonev_io_ibuf \IR_ALU[10]~input (
	.i(IR_ALU[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[10]~input_o ));
// synopsys translate_off
defparam \IR_ALU[10]~input .bus_hold = "false";
defparam \IR_ALU[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N42
cyclonev_lcell_comb \InputANDB[2]~3 (
// Equation(s):
// \InputANDB[2]~3_combout  = ( \IR_ALU[15]~input_o  & ( \IR_ALU[10]~input_o  & ( ((AndBselector[1]) # (\Control_ALU[30]~input_o )) # (\Registers_ALU[34]~input_o ) ) ) ) # ( !\IR_ALU[15]~input_o  & ( \IR_ALU[10]~input_o  & ( ((\Registers_ALU[34]~input_o  & 
// !AndBselector[1])) # (\Control_ALU[30]~input_o ) ) ) ) # ( \IR_ALU[15]~input_o  & ( !\IR_ALU[10]~input_o  & ( (!\Control_ALU[30]~input_o  & ((AndBselector[1]) # (\Registers_ALU[34]~input_o ))) ) ) ) # ( !\IR_ALU[15]~input_o  & ( !\IR_ALU[10]~input_o  & ( 
// (\Registers_ALU[34]~input_o  & (!\Control_ALU[30]~input_o  & !AndBselector[1])) ) ) )

	.dataa(!\Registers_ALU[34]~input_o ),
	.datab(!\Control_ALU[30]~input_o ),
	.datac(!AndBselector[1]),
	.datad(gnd),
	.datae(!\IR_ALU[15]~input_o ),
	.dataf(!\IR_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[2]~3 .extended_lut = "off";
defparam \InputANDB[2]~3 .lut_mask = 64'h40404C4C73737F7F;
defparam \InputANDB[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N30
cyclonev_lcell_comb \InputANDB[2] (
// Equation(s):
// InputANDB[2] = ( InputANDB[2] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[2]~3_combout ) ) ) # ( !InputANDB[2] & ( (\InputANDB[2]~3_combout  & \InputANDB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[2]~3_combout ),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(!InputANDB[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[2] .extended_lut = "off";
defparam \InputANDB[2] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputANDB[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N9
cyclonev_lcell_comb \InputORB[2]~3 (
// Equation(s):
// \InputORB[2]~3_combout  = ( \IR_ALU[15]~input_o  & ( (!\Control_ALU[29]~input_o  & (((\Registers_ALU[34]~input_o )) # (OrBselector[1]))) # (\Control_ALU[29]~input_o  & (((\IR_ALU[10]~input_o )))) ) ) # ( !\IR_ALU[15]~input_o  & ( 
// (!\Control_ALU[29]~input_o  & (!OrBselector[1] & ((\Registers_ALU[34]~input_o )))) # (\Control_ALU[29]~input_o  & (((\IR_ALU[10]~input_o )))) ) )

	.dataa(!\Control_ALU[29]~input_o ),
	.datab(!OrBselector[1]),
	.datac(!\IR_ALU[10]~input_o ),
	.datad(!\Registers_ALU[34]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[2]~3 .extended_lut = "off";
defparam \InputORB[2]~3 .lut_mask = 64'h058D058D27AF27AF;
defparam \InputORB[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N15
cyclonev_lcell_comb \InputORB[2] (
// Equation(s):
// InputORB[2] = ( \InputORB[2]~3_combout  & ( (InputORB[2]) # (\InputORB[0]~1_combout ) ) ) # ( !\InputORB[2]~3_combout  & ( (!\InputORB[0]~1_combout  & InputORB[2]) ) )

	.dataa(!\InputORB[0]~1_combout ),
	.datab(gnd),
	.datac(!InputORB[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InputORB[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[2] .extended_lut = "off";
defparam \InputORB[2] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \InputORB[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N24
cyclonev_lcell_comb \ALU_Registers[2]~221 (
// Equation(s):
// \ALU_Registers[2]~221_combout  = ( !\Registers_ALU[2]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [2] & (((\ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[2]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[2]))))) ) ) # ( \Registers_ALU[2]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputANDB[2]))) # (\ALU_Registers[31]~1_combout  & (\CRAA32|Result [2]))))) # 
// (\ALU_Registers[31]~0_combout  & (((!InputXORB[2]) # ((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!\CRAA32|Result [2]),
	.datab(!InputXORB[2]),
	.datac(!InputANDB[2]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[2]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[2]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[2]~221 .extended_lut = "on";
defparam \ALU_Registers[2]~221 .lut_mask = 64'h000F0FFF553355CC;
defparam \ALU_Registers[2]~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N0
cyclonev_lcell_comb \ALU_Registers[2]~5 (
// Equation(s):
// \ALU_Registers[2]~5_combout  = ( \ALU_Registers[2]~221_combout  & ( (!\Control_ALU[31]~input_o  & ((!\Control_ALU[23]~input_o ) # ((!\ALU_Registers[2]~4_combout )))) # (\Control_ALU[31]~input_o  & (((!\Mul|Add32B|Carry~0_combout )))) ) ) # ( 
// !\ALU_Registers[2]~221_combout  & ( (!\Control_ALU[31]~input_o  & (\Control_ALU[23]~input_o  & (!\ALU_Registers[2]~4_combout ))) # (\Control_ALU[31]~input_o  & (((!\Mul|Add32B|Carry~0_combout )))) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\Control_ALU[23]~input_o ),
	.datac(!\ALU_Registers[2]~4_combout ),
	.datad(!\Mul|Add32B|Carry~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[2]~221_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[2]~5 .extended_lut = "off";
defparam \ALU_Registers[2]~5 .lut_mask = 64'h75207520FDA8FDA8;
defparam \ALU_Registers[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N3
cyclonev_lcell_comb \ALU_Registers[2]$latch (
// Equation(s):
// \ALU_Registers[2]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[2]~5_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[2]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[2]~5_combout ),
	.datad(!\ALU_Registers[2]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[2]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[2]$latch .extended_lut = "off";
defparam \ALU_Registers[2]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_Registers[2]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N55
cyclonev_io_ibuf \Registers_ALU[35]~input (
	.i(Registers_ALU[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[35]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[35]~input .bus_hold = "false";
defparam \Registers_ALU[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N9
cyclonev_lcell_comb \Mul|FPP1|BPP1|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP1|PartialProduct~combout  = ( \Registers_ALU[0]~input_o  & ( (!\Registers_ALU[34]~input_o  & (\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[1]~input_o )))) # (\Registers_ALU[34]~input_o  & 
// ((!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[1]~input_o )) # (\Registers_ALU[33]~input_o ))) ) ) # ( !\Registers_ALU[0]~input_o  & ( !\Registers_ALU[35]~input_o  $ (((!\Registers_ALU[1]~input_o ) # (!\Registers_ALU[34]~input_o  $ 
// (\Registers_ALU[33]~input_o )))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[34]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP1|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP1|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP1|PartialProduct .lut_mask = 64'h56655665066F066F;
defparam \Mul|FPP1|BPP1|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N15
cyclonev_lcell_comb \Mul|FPP0|BPP3|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP3|PartialProduct~0_combout  = ( \Registers_ALU[33]~input_o  & ( (!\Registers_ALU[32]~input_o  & ((!\Registers_ALU[2]~input_o ))) # (\Registers_ALU[32]~input_o  & (!\Registers_ALU[3]~input_o )) ) ) # ( !\Registers_ALU[33]~input_o  & ( 
// (\Registers_ALU[3]~input_o  & \Registers_ALU[32]~input_o ) ) )

	.dataa(!\Registers_ALU[3]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[33]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP3|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP3|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP3|PartialProduct~0 .lut_mask = 64'h1111E2E21111E2E2;
defparam \Mul|FPP0|BPP3|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N42
cyclonev_lcell_comb \Mul|Add32B|Result[3] (
// Equation(s):
// \Mul|Add32B|Result [3] = ( \Mul|FPP0|BPP3|PartialProduct~0_combout  & ( \Mul|FPP1|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP1|PartialProduct~combout  $ (((\Mul|FPP0|BPP2|PartialProduct~0_combout ) # (\Mul|Add32A|Carry~1_combout ))) ) ) ) # ( 
// !\Mul|FPP0|BPP3|PartialProduct~0_combout  & ( \Mul|FPP1|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP1|PartialProduct~combout  $ (((!\Mul|Add32A|Carry~1_combout  & !\Mul|FPP0|BPP2|PartialProduct~0_combout ))) ) ) ) # ( 
// \Mul|FPP0|BPP3|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout  & ( !\Registers_ALU[35]~input_o  $ (!\Mul|FPP1|BPP1|PartialProduct~combout  $ (((!\Mul|Add32A|Carry~1_combout ) # (!\Mul|FPP0|BPP2|PartialProduct~0_combout )))) ) ) ) # 
// ( !\Mul|FPP0|BPP3|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout  & ( !\Registers_ALU[35]~input_o  $ (!\Mul|FPP1|BPP1|PartialProduct~combout  $ (((\Mul|Add32A|Carry~1_combout  & \Mul|FPP0|BPP2|PartialProduct~0_combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~1_combout ),
	.datab(!\Mul|FPP0|BPP2|PartialProduct~0_combout ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Mul|FPP1|BPP1|PartialProduct~combout ),
	.datae(!\Mul|FPP0|BPP3|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP1|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[3] .extended_lut = "off";
defparam \Mul|Add32B|Result[3] .lut_mask = 64'h1EE1E11E77888877;
defparam \Mul|Add32B|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N18
cyclonev_lcell_comb \LS|D3~feeder (
// Equation(s):
// \LS|D3~feeder_combout  = ( LSRDataIn[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D3~feeder .extended_lut = "off";
defparam \LS|D3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y48_N20
dffeas \LS|D3 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D3~feeder_combout ),
	.asdata(\LS|D2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D3 .is_wysiwyg = "true";
defparam \LS|D3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N9
cyclonev_lcell_comb \InputXORB[3]~3 (
// Equation(s):
// \InputXORB[3]~3_combout  = (!\Control_ALU[24]~input_o  & (\IR_ALU[16]~input_o )) # (\Control_ALU[24]~input_o  & ((\Registers_ALU[35]~input_o )))

	.dataa(!\IR_ALU[16]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Control_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[3]~3 .extended_lut = "off";
defparam \InputXORB[3]~3 .lut_mask = 64'h550F550F550F550F;
defparam \InputXORB[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N48
cyclonev_lcell_comb \InputXORB[3] (
// Equation(s):
// InputXORB[3] = (!ALURegSelector[1] & (InputXORB[3])) # (ALURegSelector[1] & ((\InputXORB[3]~3_combout )))

	.dataa(!InputXORB[3]),
	.datab(gnd),
	.datac(!\InputXORB[3]~3_combout ),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[3] .extended_lut = "off";
defparam \InputXORB[3] .lut_mask = 64'h550F550F550F550F;
defparam \InputXORB[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \PC_ALU[3]~input (
	.i(PC_ALU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[3]~input_o ));
// synopsys translate_off
defparam \PC_ALU[3]~input .bus_hold = "false";
defparam \PC_ALU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N48
cyclonev_lcell_comb \AdderInputA[3]~5 (
// Equation(s):
// \AdderInputA[3]~5_combout  = ( AddrASelector[1] & ( \PC_ALU[3]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[3]~input_o ),
	.datad(!\PC_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[3]~5 .extended_lut = "off";
defparam \AdderInputA[3]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \AdderInputA[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N57
cyclonev_lcell_comb \AdderInputA[3] (
// Equation(s):
// AdderInputA[3] = ( \AdderInputA[3]~5_combout  & ( (AdderInputA[3]) # (\AdderInputA[0]~2_combout ) ) ) # ( !\AdderInputA[3]~5_combout  & ( (!\AdderInputA[0]~2_combout  & AdderInputA[3]) ) )

	.dataa(!\AdderInputA[0]~2_combout ),
	.datab(gnd),
	.datac(!AdderInputA[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[3] .extended_lut = "off";
defparam \AdderInputA[3] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \AdderInputA[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N58
cyclonev_io_ibuf \IR_ALU[28]~input (
	.i(IR_ALU[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[28]~input_o ));
// synopsys translate_off
defparam \IR_ALU[28]~input .bus_hold = "false";
defparam \IR_ALU[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y31_N4
cyclonev_io_ibuf \IR_ALU[17]~input (
	.i(IR_ALU[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[17]~input_o ));
// synopsys translate_off
defparam \IR_ALU[17]~input .bus_hold = "false";
defparam \IR_ALU[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N36
cyclonev_lcell_comb \AdderInputB[3]~24 (
// Equation(s):
// \AdderInputB[3]~24_combout  = ( \AdderInputB[0]~3_combout  & ( (\IR_ALU[8]~input_o  & !\AdderInputB[0]~2_combout ) ) ) # ( !\AdderInputB[0]~3_combout  & ( (!\AdderInputB[0]~2_combout  & (!\Registers_ALU[35]~input_o )) # (\AdderInputB[0]~2_combout  & 
// ((\IR_ALU[17]~input_o ))) ) )

	.dataa(!\IR_ALU[8]~input_o ),
	.datab(!\AdderInputB[0]~2_combout ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\IR_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[3]~24 .extended_lut = "off";
defparam \AdderInputB[3]~24 .lut_mask = 64'hC0F3C0F344444444;
defparam \AdderInputB[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N18
cyclonev_io_ibuf \IR_ALU[4]~input (
	.i(IR_ALU[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[4]~input_o ));
// synopsys translate_off
defparam \IR_ALU[4]~input .bus_hold = "false";
defparam \IR_ALU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N48
cyclonev_lcell_comb \AdderInputB[3]~25 (
// Equation(s):
// \AdderInputB[3]~25_combout  = ( \IR_ALU[16]~input_o  & ( \AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout ) # (\IR_ALU[4]~input_o ) ) ) ) # ( !\IR_ALU[16]~input_o  & ( \AdderInputB[0]~6_combout  & ( (\AdderInputB[0]~7_combout  & 
// \IR_ALU[4]~input_o ) ) ) ) # ( \IR_ALU[16]~input_o  & ( !\AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout  & ((\IR_ALU[3]~input_o ))) # (\AdderInputB[0]~7_combout  & (\AdderInputB[3]~24_combout )) ) ) ) # ( !\IR_ALU[16]~input_o  & ( 
// !\AdderInputB[0]~6_combout  & ( (!\AdderInputB[0]~7_combout  & ((\IR_ALU[3]~input_o ))) # (\AdderInputB[0]~7_combout  & (\AdderInputB[3]~24_combout )) ) ) )

	.dataa(!\AdderInputB[0]~7_combout ),
	.datab(!\AdderInputB[3]~24_combout ),
	.datac(!\IR_ALU[3]~input_o ),
	.datad(!\IR_ALU[4]~input_o ),
	.datae(!\IR_ALU[16]~input_o ),
	.dataf(!\AdderInputB[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[3]~25 .extended_lut = "off";
defparam \AdderInputB[3]~25 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \AdderInputB[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N18
cyclonev_lcell_comb \AdderInputB[3]~26 (
// Equation(s):
// \AdderInputB[3]~26_combout  = ( \IR_ALU[16]~input_o  & ( \AdderInputB[3]~25_combout  & ( (!\AdderInputB[0]~10_combout  & (\Registers_ALU[35]~input_o  & ((!\AdderInputB[0]~9_combout )))) # (\AdderInputB[0]~10_combout  & (((!\AdderInputB[0]~9_combout ) # 
// (\IR_ALU[28]~input_o )))) ) ) ) # ( !\IR_ALU[16]~input_o  & ( \AdderInputB[3]~25_combout  & ( (!\AdderInputB[0]~10_combout  & (((\AdderInputB[0]~9_combout )) # (\Registers_ALU[35]~input_o ))) # (\AdderInputB[0]~10_combout  & (((!\AdderInputB[0]~9_combout 
// ) # (\IR_ALU[28]~input_o )))) ) ) ) # ( \IR_ALU[16]~input_o  & ( !\AdderInputB[3]~25_combout  & ( (!\AdderInputB[0]~10_combout  & (\Registers_ALU[35]~input_o  & ((!\AdderInputB[0]~9_combout )))) # (\AdderInputB[0]~10_combout  & (((\IR_ALU[28]~input_o  & 
// \AdderInputB[0]~9_combout )))) ) ) ) # ( !\IR_ALU[16]~input_o  & ( !\AdderInputB[3]~25_combout  & ( (!\AdderInputB[0]~10_combout  & (((\AdderInputB[0]~9_combout )) # (\Registers_ALU[35]~input_o ))) # (\AdderInputB[0]~10_combout  & (((\IR_ALU[28]~input_o  
// & \AdderInputB[0]~9_combout )))) ) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\IR_ALU[28]~input_o ),
	.datac(!\AdderInputB[0]~10_combout ),
	.datad(!\AdderInputB[0]~9_combout ),
	.datae(!\IR_ALU[16]~input_o ),
	.dataf(!\AdderInputB[3]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[3]~26 .extended_lut = "off";
defparam \AdderInputB[3]~26 .lut_mask = 64'h50F350035FF35F03;
defparam \AdderInputB[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N36
cyclonev_lcell_comb \AdderInputB[3] (
// Equation(s):
// AdderInputB[3] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[3]~26_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[3] ) )

	.dataa(gnd),
	.datab(!\AdderInputB[3]~26_combout ),
	.datac(gnd),
	.datad(!AdderInputB[3]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[3] .extended_lut = "off";
defparam \AdderInputB[3] .lut_mask = 64'h00FF00FF33333333;
defparam \AdderInputB[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N24
cyclonev_lcell_comb \CRAA32|Carry[3] (
// Equation(s):
// \CRAA32|Carry [3] = ( \CRAA32|Carry [1] & ( (!AdderInputB[2] & (AdderInputA[2] & (AdderInputA[1] & AdderInputB[1]))) # (AdderInputB[2] & (((AdderInputA[1] & AdderInputB[1])) # (AdderInputA[2]))) ) ) # ( !\CRAA32|Carry [1] & ( (!AdderInputB[2] & 
// (AdderInputA[2] & ((AdderInputB[1]) # (AdderInputA[1])))) # (AdderInputB[2] & (((AdderInputB[1]) # (AdderInputA[1])) # (AdderInputA[2]))) ) )

	.dataa(!AdderInputB[2]),
	.datab(!AdderInputA[2]),
	.datac(!AdderInputA[1]),
	.datad(!AdderInputB[1]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[3] .extended_lut = "off";
defparam \CRAA32|Carry[3] .lut_mask = 64'h1777177711171117;
defparam \CRAA32|Carry[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N33
cyclonev_lcell_comb \CRAA32|Result[3] (
// Equation(s):
// \CRAA32|Result [3] = ( \CRAA32|Carry [3] & ( !AdderInputA[3] $ (AdderInputB[3]) ) ) # ( !\CRAA32|Carry [3] & ( !AdderInputA[3] $ (!AdderInputB[3]) ) )

	.dataa(!AdderInputA[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputB[3]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[3] .extended_lut = "off";
defparam \CRAA32|Result[3] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \CRAA32|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N41
cyclonev_io_ibuf \IR_ALU[11]~input (
	.i(IR_ALU[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[11]~input_o ));
// synopsys translate_off
defparam \IR_ALU[11]~input .bus_hold = "false";
defparam \IR_ALU[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N30
cyclonev_lcell_comb \InputANDB[3]~4 (
// Equation(s):
// \InputANDB[3]~4_combout  = ( \IR_ALU[11]~input_o  & ( ((!AndBselector[1] & (\Registers_ALU[35]~input_o )) # (AndBselector[1] & ((\IR_ALU[16]~input_o )))) # (\Control_ALU[30]~input_o ) ) ) # ( !\IR_ALU[11]~input_o  & ( (!\Control_ALU[30]~input_o  & 
// ((!AndBselector[1] & (\Registers_ALU[35]~input_o )) # (AndBselector[1] & ((\IR_ALU[16]~input_o ))))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Control_ALU[30]~input_o ),
	.datac(!\IR_ALU[16]~input_o ),
	.datad(!AndBselector[1]),
	.datae(gnd),
	.dataf(!\IR_ALU[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[3]~4 .extended_lut = "off";
defparam \InputANDB[3]~4 .lut_mask = 64'h440C440C773F773F;
defparam \InputANDB[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N54
cyclonev_lcell_comb \InputANDB[3] (
// Equation(s):
// InputANDB[3] = (!\InputANDB[0]~1_combout  & ((InputANDB[3]))) # (\InputANDB[0]~1_combout  & (\InputANDB[3]~4_combout ))

	.dataa(gnd),
	.datab(!\InputANDB[0]~1_combout ),
	.datac(!\InputANDB[3]~4_combout ),
	.datad(!InputANDB[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[3] .extended_lut = "off";
defparam \InputANDB[3] .lut_mask = 64'h03CF03CF03CF03CF;
defparam \InputANDB[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N24
cyclonev_lcell_comb \InputORB[3]~4 (
// Equation(s):
// \InputORB[3]~4_combout  = ( \Control_ALU[29]~input_o  & ( OrBselector[1] & ( \IR_ALU[11]~input_o  ) ) ) # ( !\Control_ALU[29]~input_o  & ( OrBselector[1] & ( \IR_ALU[16]~input_o  ) ) ) # ( \Control_ALU[29]~input_o  & ( !OrBselector[1] & ( 
// \IR_ALU[11]~input_o  ) ) ) # ( !\Control_ALU[29]~input_o  & ( !OrBselector[1] & ( \Registers_ALU[35]~input_o  ) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\IR_ALU[11]~input_o ),
	.datac(!\IR_ALU[16]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[29]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[3]~4 .extended_lut = "off";
defparam \InputORB[3]~4 .lut_mask = 64'h555533330F0F3333;
defparam \InputORB[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N21
cyclonev_lcell_comb \InputORB[3] (
// Equation(s):
// InputORB[3] = ( \InputORB[3]~4_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[3]) ) ) # ( !\InputORB[3]~4_combout  & ( (InputORB[3] & !\InputORB[0]~1_combout ) ) )

	.dataa(!InputORB[3]),
	.datab(gnd),
	.datac(!\InputORB[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InputORB[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[3] .extended_lut = "off";
defparam \InputORB[3] .lut_mask = 64'h505050505F5F5F5F;
defparam \InputORB[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N12
cyclonev_lcell_comb \ALU_Registers[3]~217 (
// Equation(s):
// \ALU_Registers[3]~217_combout  = ( !\Registers_ALU[3]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [3] & ((\ALU_Registers[31]~1_combout )))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[3]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[3]))))) ) ) # ( \Registers_ALU[3]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputANDB[3]))) # (\ALU_Registers[31]~1_combout  & (\CRAA32|Result [3]))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[3]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!InputXORB[3]),
	.datab(!\CRAA32|Result [3]),
	.datac(!InputANDB[3]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[3]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[3]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[3]~217 .extended_lut = "on";
defparam \ALU_Registers[3]~217 .lut_mask = 64'h000F0FFF335533AA;
defparam \ALU_Registers[3]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N6
cyclonev_lcell_comb \ALU_Registers[3]~213 (
// Equation(s):
// \ALU_Registers[3]~213_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[3]~217_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32B|Result [3])) ) ) # ( \Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o 
//  & ((((\ASR|D3~q ) # (\LS|D3~q )) # (\LSR|D3~q )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32B|Result [3])) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\Mul|Add32B|Result [3]),
	.datac(!\LSR|D3~q ),
	.datad(!\LS|D3~q ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D3~q ),
	.datag(!\ALU_Registers[3]~217_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[3]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[3]~213 .extended_lut = "on";
defparam \ALU_Registers[3]~213 .lut_mask = 64'h1B1B1BBB1B1BBBBB;
defparam \ALU_Registers[3]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N51
cyclonev_lcell_comb \ALU_Registers[3]$latch (
// Equation(s):
// \ALU_Registers[3]$latch~combout  = ( \ALU_Registers[3]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[3]~213_combout ) ) ) # ( !\ALU_Registers[3]$latch~combout  & ( (\ALU_Registers[3]~213_combout  & \ALU_Registers[31]~3_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ALU_Registers[3]~213_combout ),
	.datac(gnd),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[3]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[3]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[3]$latch .extended_lut = "off";
defparam \ALU_Registers[3]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_Registers[3]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N33
cyclonev_lcell_comb \LS|D4~feeder (
// Equation(s):
// \LS|D4~feeder_combout  = ( LSRDataIn[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D4~feeder .extended_lut = "off";
defparam \LS|D4~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N35
dffeas \LS|D4 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D4~feeder_combout ),
	.asdata(\LS|D3~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D4 .is_wysiwyg = "true";
defparam \LS|D4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N21
cyclonev_lcell_comb \Mul|FPP0|BPP4|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP4|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[4]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[3]~input_o ) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[3]~input_o ),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP4|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP4|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP4|PartialProduct~0 .lut_mask = 64'h444444445A5A5A5A;
defparam \Mul|FPP0|BPP4|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N54
cyclonev_lcell_comb \Mul|Add32B|Carry~1 (
// Equation(s):
// \Mul|Add32B|Carry~1_combout  = ( \Mul|FPP0|BPP3|PartialProduct~0_combout  & ( \Mul|FPP1|BPP0|PartialProduct~0_combout  & ( (\Registers_ALU[35]~input_o  & (!\Mul|FPP1|BPP1|PartialProduct~combout  & (!\Mul|Add32A|Carry~1_combout  $ 
// (!\Mul|FPP0|BPP2|PartialProduct~0_combout )))) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout  & ( \Mul|FPP1|BPP0|PartialProduct~0_combout  & ( (\Registers_ALU[35]~input_o  & (\Mul|FPP1|BPP1|PartialProduct~combout  & (!\Mul|Add32A|Carry~1_combout  $ 
// (!\Mul|FPP0|BPP2|PartialProduct~0_combout )))) ) ) ) # ( \Mul|FPP0|BPP3|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout  & ( (\Registers_ALU[35]~input_o  & ((!\Mul|Add32A|Carry~1_combout  & (!\Mul|FPP0|BPP2|PartialProduct~0_combout  
// & !\Mul|FPP1|BPP1|PartialProduct~combout )) # (\Mul|Add32A|Carry~1_combout  & (\Mul|FPP0|BPP2|PartialProduct~0_combout  & \Mul|FPP1|BPP1|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout  & ( 
// !\Mul|FPP1|BPP0|PartialProduct~0_combout  & ( (\Registers_ALU[35]~input_o  & ((!\Mul|Add32A|Carry~1_combout  & (!\Mul|FPP0|BPP2|PartialProduct~0_combout  & \Mul|FPP1|BPP1|PartialProduct~combout )) # (\Mul|Add32A|Carry~1_combout  & 
// (\Mul|FPP0|BPP2|PartialProduct~0_combout  & !\Mul|FPP1|BPP1|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~1_combout ),
	.datab(!\Mul|FPP0|BPP2|PartialProduct~0_combout ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Mul|FPP1|BPP1|PartialProduct~combout ),
	.datae(!\Mul|FPP0|BPP3|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP1|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~1 .extended_lut = "off";
defparam \Mul|Add32B|Carry~1 .lut_mask = 64'h0108080100060600;
defparam \Mul|Add32B|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N0
cyclonev_lcell_comb \Mul|Add32A|Carry[4] (
// Equation(s):
// \Mul|Add32A|Carry [4] = ( \Mul|FPP0|BPP3|PartialProduct~0_combout  & ( \Mul|FPP1|BPP0|PartialProduct~0_combout  & ( ((!\Mul|Add32A|Carry~1_combout  & (\Mul|FPP0|BPP2|PartialProduct~0_combout  & !\Registers_ALU[35]~input_o )) # (\Mul|Add32A|Carry~1_combout 
//  & ((!\Registers_ALU[35]~input_o ) # (\Mul|FPP0|BPP2|PartialProduct~0_combout )))) # (\Mul|FPP1|BPP1|PartialProduct~combout ) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout  & ( \Mul|FPP1|BPP0|PartialProduct~0_combout  & ( 
// (\Mul|FPP1|BPP1|PartialProduct~combout  & ((!\Mul|Add32A|Carry~1_combout  & (\Mul|FPP0|BPP2|PartialProduct~0_combout  & !\Registers_ALU[35]~input_o )) # (\Mul|Add32A|Carry~1_combout  & ((!\Registers_ALU[35]~input_o ) # 
// (\Mul|FPP0|BPP2|PartialProduct~0_combout ))))) ) ) ) # ( \Mul|FPP0|BPP3|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout  & ( ((!\Mul|Add32A|Carry~1_combout  & (\Mul|FPP0|BPP2|PartialProduct~0_combout  & \Registers_ALU[35]~input_o )) 
// # (\Mul|Add32A|Carry~1_combout  & ((\Registers_ALU[35]~input_o ) # (\Mul|FPP0|BPP2|PartialProduct~0_combout )))) # (\Mul|FPP1|BPP1|PartialProduct~combout ) ) ) ) # ( !\Mul|FPP0|BPP3|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP0|PartialProduct~0_combout  & 
// ( (\Mul|FPP1|BPP1|PartialProduct~combout  & ((!\Mul|Add32A|Carry~1_combout  & (\Mul|FPP0|BPP2|PartialProduct~0_combout  & \Registers_ALU[35]~input_o )) # (\Mul|Add32A|Carry~1_combout  & ((\Registers_ALU[35]~input_o ) # 
// (\Mul|FPP0|BPP2|PartialProduct~0_combout ))))) ) ) )

	.dataa(!\Mul|Add32A|Carry~1_combout ),
	.datab(!\Mul|FPP0|BPP2|PartialProduct~0_combout ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Mul|FPP1|BPP1|PartialProduct~combout ),
	.datae(!\Mul|FPP0|BPP3|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP1|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry[4] .extended_lut = "off";
defparam \Mul|Add32A|Carry[4] .lut_mask = 64'h001717FF007171FF;
defparam \Mul|Add32A|Carry[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N36
cyclonev_lcell_comb \Mul|FPP1|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP2|PartialProduct~combout  = ( \Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ ((!\Registers_ALU[2]~input_o )))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[1]~input_o )) # 
// (\Registers_ALU[35]~input_o ))) ) ) # ( !\Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[1]~input_o )))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ 
// ((!\Registers_ALU[2]~input_o )))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[2]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP2|PartialProduct .lut_mask = 64'h50665066665F665F;
defparam \Mul|FPP1|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N38
cyclonev_io_ibuf \Registers_ALU[36]~input (
	.i(Registers_ALU[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[36]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[36]~input .bus_hold = "false";
defparam \Registers_ALU[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N39
cyclonev_lcell_comb \Mul|FPP2|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP2|BPP0|PartialProduct~0_combout  = ( \Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & \Registers_ALU[0]~input_o ) ) ) # ( !\Registers_ALU[36]~input_o  & ( (\Registers_ALU[35]~input_o  & \Registers_ALU[0]~input_o ) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP2|BPP0|PartialProduct~0 .lut_mask = 64'h0055005500AA00AA;
defparam \Mul|FPP2|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N48
cyclonev_lcell_comb \Mul|Add32B|Result[4] (
// Equation(s):
// \Mul|Add32B|Result [4] = ( \Mul|FPP2|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP0|BPP4|PartialProduct~0_combout  $ (!\Mul|Add32B|Carry~1_combout  $ (!\Mul|Add32A|Carry [4] $ (\Mul|FPP1|BPP2|PartialProduct~combout ))) ) ) # ( 
// !\Mul|FPP2|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP0|BPP4|PartialProduct~0_combout  $ (!\Mul|Add32B|Carry~1_combout  $ (!\Mul|Add32A|Carry [4] $ (!\Mul|FPP1|BPP2|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP0|BPP4|PartialProduct~0_combout ),
	.datab(!\Mul|Add32B|Carry~1_combout ),
	.datac(!\Mul|Add32A|Carry [4]),
	.datad(!\Mul|FPP1|BPP2|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[4] .extended_lut = "off";
defparam \Mul|Add32B|Result[4] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add32B|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N6
cyclonev_lcell_comb \InputXORB[4]~4 (
// Equation(s):
// \InputXORB[4]~4_combout  = (!\Control_ALU[24]~input_o  & (\IR_ALU[17]~input_o )) # (\Control_ALU[24]~input_o  & ((\Registers_ALU[36]~input_o )))

	.dataa(gnd),
	.datab(!\IR_ALU[17]~input_o ),
	.datac(!\Control_ALU[24]~input_o ),
	.datad(!\Registers_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[4]~4 .extended_lut = "off";
defparam \InputXORB[4]~4 .lut_mask = 64'h303F303F303F303F;
defparam \InputXORB[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N12
cyclonev_lcell_comb \InputXORB[4] (
// Equation(s):
// InputXORB[4] = (!ALURegSelector[1] & (InputXORB[4])) # (ALURegSelector[1] & ((\InputXORB[4]~4_combout )))

	.dataa(gnd),
	.datab(!InputXORB[4]),
	.datac(!\InputXORB[4]~4_combout ),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[4] .extended_lut = "off";
defparam \InputXORB[4] .lut_mask = 64'h330F330F330F330F;
defparam \InputXORB[4] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N4
cyclonev_io_ibuf \IR_ALU[12]~input (
	.i(IR_ALU[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[12]~input_o ));
// synopsys translate_off
defparam \IR_ALU[12]~input .bus_hold = "false";
defparam \IR_ALU[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N45
cyclonev_lcell_comb \InputANDB[4]~5 (
// Equation(s):
// \InputANDB[4]~5_combout  = ( \Registers_ALU[36]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!AndBselector[1]) # ((\IR_ALU[17]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\Registers_ALU[36]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (AndBselector[1] & ((\IR_ALU[17]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\IR_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[4]~5 .extended_lut = "off";
defparam \InputANDB[4]~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \InputANDB[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N57
cyclonev_lcell_comb \InputANDB[4] (
// Equation(s):
// InputANDB[4] = (!\InputANDB[0]~1_combout  & ((InputANDB[4]))) # (\InputANDB[0]~1_combout  & (\InputANDB[4]~5_combout ))

	.dataa(!\InputANDB[0]~1_combout ),
	.datab(gnd),
	.datac(!\InputANDB[4]~5_combout ),
	.datad(!InputANDB[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[4] .extended_lut = "off";
defparam \InputANDB[4] .lut_mask = 64'h05AF05AF05AF05AF;
defparam \InputANDB[4] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y84_N21
cyclonev_io_ibuf \PC_ALU[4]~input (
	.i(PC_ALU[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[4]~input_o ));
// synopsys translate_off
defparam \PC_ALU[4]~input .bus_hold = "false";
defparam \PC_ALU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N45
cyclonev_lcell_comb \AdderInputA[4]~6 (
// Equation(s):
// \AdderInputA[4]~6_combout  = ( AddrASelector[1] & ( \PC_ALU[4]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[4]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_ALU[4]~input_o ),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[4]~6 .extended_lut = "off";
defparam \AdderInputA[4]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputA[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N6
cyclonev_lcell_comb \AdderInputA[4] (
// Equation(s):
// AdderInputA[4] = ( \AdderInputA[4]~6_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[4]) ) ) # ( !\AdderInputA[4]~6_combout  & ( (AdderInputA[4] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[4]),
	.datac(gnd),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[4] .extended_lut = "off";
defparam \AdderInputA[4] .lut_mask = 64'h3300330033FF33FF;
defparam \AdderInputA[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N9
cyclonev_lcell_comb \AdderInputB[11]~27 (
// Equation(s):
// \AdderInputB[11]~27_combout  = (\AddrBSelector[3]~0_combout  & ((\Control_ALU[5]~input_o ) # (\Control_ALU[4]~input_o )))

	.dataa(gnd),
	.datab(!\Control_ALU[4]~input_o ),
	.datac(!\AddrBSelector[3]~0_combout ),
	.datad(!\Control_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[11]~27 .extended_lut = "off";
defparam \AdderInputB[11]~27 .lut_mask = 64'h030F030F030F030F;
defparam \AdderInputB[11]~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \IR_ALU[18]~input (
	.i(IR_ALU[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[18]~input_o ));
// synopsys translate_off
defparam \IR_ALU[18]~input .bus_hold = "false";
defparam \IR_ALU[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N54
cyclonev_lcell_comb \AdderInputB[4]~131 (
// Equation(s):
// \AdderInputB[4]~131_combout  = ( !\AdderInputB[8]~0_combout  & ( (((!\AddrBSelector[5]~2_combout  & ((\IR_ALU[18]~input_o ))) # (\AddrBSelector[5]~2_combout  & (!\Registers_ALU[36]~input_o )))) ) ) # ( \AdderInputB[8]~0_combout  & ( (!\IR_ALU[18]~input_o  
// & (!\AddrBSelector[3]~0_combout  & (((\IR_ALU[9]~input_o  & \AddrBSelector[5]~2_combout ))))) # (\IR_ALU[18]~input_o  & (((!\AddrBSelector[5]~2_combout ) # ((!\AddrBSelector[3]~0_combout  & \IR_ALU[9]~input_o ))) # (\AdderInputB[11]~27_combout ))) ) )

	.dataa(!\AddrBSelector[3]~0_combout ),
	.datab(!\AdderInputB[11]~27_combout ),
	.datac(!\IR_ALU[9]~input_o ),
	.datad(!\IR_ALU[18]~input_o ),
	.datae(!\AdderInputB[8]~0_combout ),
	.dataf(!\AddrBSelector[5]~2_combout ),
	.datag(!\Registers_ALU[36]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[4]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[4]~131 .extended_lut = "on";
defparam \AdderInputB[4]~131 .lut_mask = 64'h00FF00FFF0F00A3B;
defparam \AdderInputB[4]~131 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N52
cyclonev_io_ibuf \IR_ALU[29]~input (
	.i(IR_ALU[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[29]~input_o ));
// synopsys translate_off
defparam \IR_ALU[29]~input .bus_hold = "false";
defparam \IR_ALU[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N48
cyclonev_lcell_comb \AdderInputB[4]~127 (
// Equation(s):
// \AdderInputB[4]~127_combout  = ( !\AddrBSelector[6]~1_combout  & ( (!\AddrASelector[1]~0_combout  & ((((\IR_ALU[29]~input_o ))))) # (\AddrASelector[1]~0_combout  & ((!\AdderInputB[0]~1_combout  & (((\IR_ALU[4]~input_o )))) # (\AdderInputB[0]~1_combout  & 
// (\IR_ALU[17]~input_o )))) ) ) # ( \AddrBSelector[6]~1_combout  & ( (!\AddrASelector[1]~0_combout  & ((((\IR_ALU[29]~input_o ))))) # (\AddrASelector[1]~0_combout  & ((!\AdderInputB[0]~1_combout  & (((\IR_ALU[4]~input_o )))) # (\AdderInputB[0]~1_combout  & 
// (\AdderInputB[4]~131_combout )))) ) )

	.dataa(!\AddrASelector[1]~0_combout ),
	.datab(!\AdderInputB[0]~1_combout ),
	.datac(!\AdderInputB[4]~131_combout ),
	.datad(!\IR_ALU[4]~input_o ),
	.datae(!\AddrBSelector[6]~1_combout ),
	.dataf(!\IR_ALU[29]~input_o ),
	.datag(!\IR_ALU[17]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[4]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[4]~127 .extended_lut = "on";
defparam \AdderInputB[4]~127 .lut_mask = 64'h01450145ABEFABEF;
defparam \AdderInputB[4]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N36
cyclonev_lcell_comb \AdderInputB[4]~28 (
// Equation(s):
// \AdderInputB[4]~28_combout  = ( \AdderInputB[4]~127_combout  & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[17]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[36]~input_o )))) ) ) # ( 
// !\AdderInputB[4]~127_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & ((!\IR_ALU[17]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[36]~input_o )))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\IR_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[4]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[4]~28 .extended_lut = "off";
defparam \AdderInputB[4]~28 .lut_mask = 64'h47034703CF8BCF8B;
defparam \AdderInputB[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N27
cyclonev_lcell_comb \AdderInputB[4] (
// Equation(s):
// AdderInputB[4] = ( \AdderInputB[4]~28_combout  & ( (AdderInputB[4]) # (\AdderInputB[0]~15_combout ) ) ) # ( !\AdderInputB[4]~28_combout  & ( (!\AdderInputB[0]~15_combout  & AdderInputB[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(!AdderInputB[4]),
	.datae(gnd),
	.dataf(!\AdderInputB[4]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[4] .extended_lut = "off";
defparam \AdderInputB[4] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputB[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N3
cyclonev_lcell_comb \CRAA32|Result[4] (
// Equation(s):
// \CRAA32|Result [4] = ( \CRAA32|Carry [3] & ( !AdderInputA[4] $ (!AdderInputB[4] $ (((AdderInputA[3]) # (AdderInputB[3])))) ) ) # ( !\CRAA32|Carry [3] & ( !AdderInputA[4] $ (!AdderInputB[4] $ (((AdderInputB[3] & AdderInputA[3])))) ) )

	.dataa(!AdderInputA[4]),
	.datab(!AdderInputB[3]),
	.datac(!AdderInputA[3]),
	.datad(!AdderInputB[4]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[4] .extended_lut = "off";
defparam \CRAA32|Result[4] .lut_mask = 64'h56A956A96A956A95;
defparam \CRAA32|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N33
cyclonev_lcell_comb \InputORB[4]~5 (
// Equation(s):
// \InputORB[4]~5_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[17]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[36]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\IR_ALU[17]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[4]~5 .extended_lut = "off";
defparam \InputORB[4]~5 .lut_mask = 64'h550F550F330F330F;
defparam \InputORB[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N27
cyclonev_lcell_comb \InputORB[4] (
// Equation(s):
// InputORB[4] = ( \InputORB[4]~5_combout  & ( (InputORB[4]) # (\InputORB[0]~1_combout ) ) ) # ( !\InputORB[4]~5_combout  & ( (!\InputORB[0]~1_combout  & InputORB[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputORB[0]~1_combout ),
	.datad(!InputORB[4]),
	.datae(gnd),
	.dataf(!\InputORB[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[4] .extended_lut = "off";
defparam \InputORB[4] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \InputORB[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N6
cyclonev_lcell_comb \ALU_Registers[4]~209 (
// Equation(s):
// \ALU_Registers[4]~209_combout  = ( !\Registers_ALU[4]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[4] & ((\ALU_Registers[31]~0_combout )))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & ((\CRAA32|Result [4]))) # 
// (\ALU_Registers[31]~0_combout  & (InputXORB[4]))))) ) ) # ( \Registers_ALU[4]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[4])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & 
// ((\CRAA32|Result [4]))) # (\ALU_Registers[31]~0_combout  & (!InputXORB[4]))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!InputXORB[4]),
	.datac(!InputANDB[4]),
	.datad(!\CRAA32|Result [4]),
	.datae(!\Registers_ALU[4]~input_o ),
	.dataf(!\ALU_Registers[31]~0_combout ),
	.datag(!InputORB[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[4]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[4]~209 .extended_lut = "on";
defparam \ALU_Registers[4]~209 .lut_mask = 64'h00550A5F1B1BEEEE;
defparam \ALU_Registers[4]~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N0
cyclonev_lcell_comb \ALU_Registers[4]~205 (
// Equation(s):
// \ALU_Registers[4]~205_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[4]~209_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32B|Result [4]))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D4~q ) # (\LSR|D4~q ))) # (\LS|D4~q ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32B|Result [4])))) ) )

	.dataa(!\LS|D4~q ),
	.datab(!\Mul|Add32B|Result [4]),
	.datac(!\LSR|D4~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D4~q ),
	.datag(!\ALU_Registers[4]~209_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[4]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[4]~205 .extended_lut = "on";
defparam \ALU_Registers[4]~205 .lut_mask = 64'h0F335F330F33FF33;
defparam \ALU_Registers[4]~205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N15
cyclonev_lcell_comb \ALU_Registers[4]$latch (
// Equation(s):
// \ALU_Registers[4]$latch~combout  = ( \ALU_Registers[4]~205_combout  & ( (\ALU_Registers[4]$latch~combout ) # (\ALU_Registers[31]~3_combout ) ) ) # ( !\ALU_Registers[4]~205_combout  & ( (!\ALU_Registers[31]~3_combout  & \ALU_Registers[4]$latch~combout ) ) 
// )

	.dataa(!\ALU_Registers[31]~3_combout ),
	.datab(gnd),
	.datac(!\ALU_Registers[4]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Registers[4]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[4]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[4]$latch .extended_lut = "off";
defparam \ALU_Registers[4]$latch .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ALU_Registers[4]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N3
cyclonev_lcell_comb \Mul|Add32B|Carry[5] (
// Equation(s):
// \Mul|Add32B|Carry [5] = ( \Mul|FPP2|BPP0|PartialProduct~0_combout  & ( (!\Mul|FPP0|BPP4|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP2|PartialProduct~combout  $ (\Mul|Add32A|Carry [4]))) # (\Mul|Add32B|Carry~1_combout ) ) ) # ( 
// !\Mul|FPP2|BPP0|PartialProduct~0_combout  & ( (\Mul|Add32B|Carry~1_combout  & (!\Mul|FPP0|BPP4|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP2|PartialProduct~combout  $ (\Mul|Add32A|Carry [4])))) ) )

	.dataa(!\Mul|FPP0|BPP4|PartialProduct~0_combout ),
	.datab(!\Mul|FPP1|BPP2|PartialProduct~combout ),
	.datac(!\Mul|Add32B|Carry~1_combout ),
	.datad(!\Mul|Add32A|Carry [4]),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[5] .extended_lut = "off";
defparam \Mul|Add32B|Carry[5] .lut_mask = 64'h060906096F9F6F9F;
defparam \Mul|Add32B|Carry[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N57
cyclonev_lcell_comb \Mul|FPP1|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP3|PartialProduct~combout  = ( \Registers_ALU[3]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (!\Registers_ALU[2]~input_o  & \Registers_ALU[35]~input_o )) # (\Registers_ALU[34]~input_o  & 
// ((!\Registers_ALU[35]~input_o ))))) # (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o ))) # (\Registers_ALU[34]~input_o  & ((\Registers_ALU[35]~input_o ) # (\Registers_ALU[2]~input_o ))))) ) ) # ( 
// !\Registers_ALU[3]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[2]~input_o ) # (\Registers_ALU[34]~input_o )))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[34]~input_o  & \Registers_ALU[2]~input_o )) 
// # (\Registers_ALU[35]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[34]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP3|PartialProduct .lut_mask = 64'h01F701F767916791;
defparam \Mul|FPP1|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N15
cyclonev_lcell_comb \Mul|FPP0|BPP5|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP5|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[5]~input_o  $ (!\Registers_ALU[33]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[4]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[5]~input_o ),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP5|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP5|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP5|PartialProduct~0 .lut_mask = 64'h00F000F033CC33CC;
defparam \Mul|FPP0|BPP5|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N0
cyclonev_lcell_comb \Mul|Add32A|Result[5] (
// Equation(s):
// \Mul|Add32A|Result [5] = ( \Mul|FPP0|BPP5|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP3|PartialProduct~combout  $ (((!\Mul|FPP0|BPP4|PartialProduct~0_combout  & (\Mul|FPP1|BPP2|PartialProduct~combout  & \Mul|Add32A|Carry [4])) # 
// (\Mul|FPP0|BPP4|PartialProduct~0_combout  & ((\Mul|Add32A|Carry [4]) # (\Mul|FPP1|BPP2|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP0|BPP5|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP3|PartialProduct~combout  $ (((!\Mul|FPP0|BPP4|PartialProduct~0_combout 
//  & ((!\Mul|FPP1|BPP2|PartialProduct~combout ) # (!\Mul|Add32A|Carry [4]))) # (\Mul|FPP0|BPP4|PartialProduct~0_combout  & (!\Mul|FPP1|BPP2|PartialProduct~combout  & !\Mul|Add32A|Carry [4])))) ) )

	.dataa(!\Mul|FPP0|BPP4|PartialProduct~0_combout ),
	.datab(!\Mul|FPP1|BPP2|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry [4]),
	.datad(!\Mul|FPP1|BPP3|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP5|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[5] .extended_lut = "off";
defparam \Mul|Add32A|Result[5] .lut_mask = 64'h17E817E8E817E817;
defparam \Mul|Add32A|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N55
cyclonev_io_ibuf \Registers_ALU[37]~input (
	.i(Registers_ALU[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[37]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[37]~input .bus_hold = "false";
defparam \Registers_ALU[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N12
cyclonev_lcell_comb \Mul|Add30|Result[3] (
// Equation(s):
// \Mul|Add30|Result [3] = ( \Registers_ALU[1]~input_o  & ( (!\Registers_ALU[0]~input_o  & ((!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[36]~input_o )))) # (\Registers_ALU[0]~input_o  & (!\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[35]~input_o  & 
// !\Registers_ALU[36]~input_o ))))) ) ) # ( !\Registers_ALU[1]~input_o  & ( (\Registers_ALU[0]~input_o  & (!\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[35]~input_o ) # (!\Registers_ALU[36]~input_o ))))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[3] .extended_lut = "off";
defparam \Mul|Add30|Result[3] .lut_mask = 64'h005600563C6A3C6A;
defparam \Mul|Add30|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N39
cyclonev_lcell_comb \Mul|Add32B|Result[5] (
// Equation(s):
// \Mul|Add32B|Result [5] = ( \Mul|Add30|Result [3] & ( !\Mul|Add32B|Carry [5] $ (\Mul|Add32A|Result [5]) ) ) # ( !\Mul|Add30|Result [3] & ( !\Mul|Add32B|Carry [5] $ (!\Mul|Add32A|Result [5]) ) )

	.dataa(!\Mul|Add32B|Carry [5]),
	.datab(gnd),
	.datac(!\Mul|Add32A|Result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[5] .extended_lut = "off";
defparam \Mul|Add32B|Result[5] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add32B|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N24
cyclonev_lcell_comb \LS|D5~feeder (
// Equation(s):
// \LS|D5~feeder_combout  = ( LSRDataIn[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D5~feeder .extended_lut = "off";
defparam \LS|D5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y48_N26
dffeas \LS|D5 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D5~feeder_combout ),
	.asdata(\LS|D4~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D5 .is_wysiwyg = "true";
defparam \LS|D5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N27
cyclonev_lcell_comb \ALU_Registers[5]~6 (
// Equation(s):
// \ALU_Registers[5]~6_combout  = ( !\LS|D5~q  & ( (!\LSR|D5~q  & !\ASR|D5~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LSR|D5~q ),
	.datad(!\ASR|D5~q ),
	.datae(gnd),
	.dataf(!\LS|D5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[5]~6 .extended_lut = "off";
defparam \ALU_Registers[5]~6 .lut_mask = 64'hF000F00000000000;
defparam \ALU_Registers[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N57
cyclonev_lcell_comb \InputANDB[5]~6 (
// Equation(s):
// \InputANDB[5]~6_combout  = ( AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\IR_ALU[18]~input_o )) # (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !AndBselector[1] & ( (!\Control_ALU[30]~input_o  & ((\Registers_ALU[37]~input_o ))) # 
// (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[18]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!AndBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[5]~6 .extended_lut = "off";
defparam \InputANDB[5]~6 .lut_mask = 64'h0F330F3355335533;
defparam \InputANDB[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N18
cyclonev_lcell_comb \InputANDB[5] (
// Equation(s):
// InputANDB[5] = ( \InputANDB[0]~1_combout  & ( InputANDB[5] & ( \InputANDB[5]~6_combout  ) ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[5] ) ) # ( \InputANDB[0]~1_combout  & ( !InputANDB[5] & ( \InputANDB[5]~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\InputANDB[5]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\InputANDB[0]~1_combout ),
	.dataf(!InputANDB[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[5] .extended_lut = "off";
defparam \InputANDB[5] .lut_mask = 64'h00003333FFFF3333;
defparam \InputANDB[5] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N52
cyclonev_io_ibuf \PC_ALU[5]~input (
	.i(PC_ALU[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[5]~input_o ));
// synopsys translate_off
defparam \PC_ALU[5]~input .bus_hold = "false";
defparam \PC_ALU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N51
cyclonev_lcell_comb \AdderInputA[5]~7 (
// Equation(s):
// \AdderInputA[5]~7_combout  = ( AddrASelector[1] & ( \PC_ALU[5]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[5]~input_o  ) )

	.dataa(!\Registers_ALU[5]~input_o ),
	.datab(gnd),
	.datac(!\PC_ALU[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[5]~7 .extended_lut = "off";
defparam \AdderInputA[5]~7 .lut_mask = 64'h555555550F0F0F0F;
defparam \AdderInputA[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N30
cyclonev_lcell_comb \AdderInputA[5] (
// Equation(s):
// AdderInputA[5] = ( \AdderInputA[5]~7_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[5]) ) ) # ( !\AdderInputA[5]~7_combout  & ( (AdderInputA[5] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[5]),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[5] .extended_lut = "off";
defparam \AdderInputA[5] .lut_mask = 64'h303030303F3F3F3F;
defparam \AdderInputA[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N42
cyclonev_lcell_comb \CRAA32|Carry[5] (
// Equation(s):
// \CRAA32|Carry [5] = ( \CRAA32|Carry [3] & ( (!AdderInputB[4] & (AdderInputA[4] & ((AdderInputB[3]) # (AdderInputA[3])))) # (AdderInputB[4] & (((AdderInputA[4]) # (AdderInputB[3])) # (AdderInputA[3]))) ) ) # ( !\CRAA32|Carry [3] & ( (!AdderInputB[4] & 
// (AdderInputA[3] & (AdderInputB[3] & AdderInputA[4]))) # (AdderInputB[4] & (((AdderInputA[3] & AdderInputB[3])) # (AdderInputA[4]))) ) )

	.dataa(!AdderInputB[4]),
	.datab(!AdderInputA[3]),
	.datac(!AdderInputB[3]),
	.datad(!AdderInputA[4]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[5] .extended_lut = "off";
defparam \CRAA32|Carry[5] .lut_mask = 64'h01570157157F157F;
defparam \CRAA32|Carry[5] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y64_N21
cyclonev_io_ibuf \IR_ALU[19]~input (
	.i(IR_ALU[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[19]~input_o ));
// synopsys translate_off
defparam \IR_ALU[19]~input .bus_hold = "false";
defparam \IR_ALU[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N36
cyclonev_lcell_comb \AdderInputB[5]~123 (
// Equation(s):
// \AdderInputB[5]~123_combout  = ( !\AdderInputB[8]~0_combout  & ( (((!\AddrBSelector[5]~2_combout  & (\IR_ALU[19]~input_o )) # (\AddrBSelector[5]~2_combout  & ((!\Registers_ALU[37]~input_o ))))) ) ) # ( \AdderInputB[8]~0_combout  & ( (!\IR_ALU[19]~input_o  
// & (!\AddrBSelector[3]~0_combout  & (\IR_ALU[10]~input_o  & ((\AddrBSelector[5]~2_combout ))))) # (\IR_ALU[19]~input_o  & (((!\AddrBSelector[5]~2_combout ) # ((!\AddrBSelector[3]~0_combout  & \IR_ALU[10]~input_o ))) # (\AdderInputB[11]~27_combout ))) ) )

	.dataa(!\AddrBSelector[3]~0_combout ),
	.datab(!\IR_ALU[19]~input_o ),
	.datac(!\IR_ALU[10]~input_o ),
	.datad(!\AdderInputB[11]~27_combout ),
	.datae(!\AdderInputB[8]~0_combout ),
	.dataf(!\AddrBSelector[5]~2_combout ),
	.datag(!\Registers_ALU[37]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[5]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[5]~123 .extended_lut = "on";
defparam \AdderInputB[5]~123 .lut_mask = 64'h33333333F0F00A3B;
defparam \AdderInputB[5]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N15
cyclonev_lcell_comb \AdderInputB[5]~29 (
// Equation(s):
// \AdderInputB[5]~29_combout  = ( \AddrBSelector[6]~1_combout  & ( \AdderInputB[5]~123_combout  & ( (\AdderInputB[5]~13_combout ) # (\IR_ALU[5]~input_o ) ) ) ) # ( !\AddrBSelector[6]~1_combout  & ( \AdderInputB[5]~123_combout  & ( 
// (!\AdderInputB[5]~13_combout  & (\IR_ALU[5]~input_o )) # (\AdderInputB[5]~13_combout  & ((\IR_ALU[18]~input_o ))) ) ) ) # ( \AddrBSelector[6]~1_combout  & ( !\AdderInputB[5]~123_combout  & ( (\IR_ALU[5]~input_o  & !\AdderInputB[5]~13_combout ) ) ) ) # ( 
// !\AddrBSelector[6]~1_combout  & ( !\AdderInputB[5]~123_combout  & ( (!\AdderInputB[5]~13_combout  & (\IR_ALU[5]~input_o )) # (\AdderInputB[5]~13_combout  & ((\IR_ALU[18]~input_o ))) ) ) )

	.dataa(!\IR_ALU[5]~input_o ),
	.datab(gnd),
	.datac(!\AdderInputB[5]~13_combout ),
	.datad(!\IR_ALU[18]~input_o ),
	.datae(!\AddrBSelector[6]~1_combout ),
	.dataf(!\AdderInputB[5]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[5]~29 .extended_lut = "off";
defparam \AdderInputB[5]~29 .lut_mask = 64'h505F5050505F5F5F;
defparam \AdderInputB[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N27
cyclonev_lcell_comb \AdderInputB[5]~30 (
// Equation(s):
// \AdderInputB[5]~30_combout  = ( \IR_ALU[18]~input_o  & ( \AdderInputB[5]~29_combout  & ( (!\Control_ALU[21]~input_o  & (!\Control_ALU[14]~input_o )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[37]~input_o ))) ) ) ) # ( !\IR_ALU[18]~input_o  & ( 
// \AdderInputB[5]~29_combout  & ( (!\Control_ALU[21]~input_o ) # (\Registers_ALU[37]~input_o ) ) ) ) # ( \IR_ALU[18]~input_o  & ( !\AdderInputB[5]~29_combout  & ( (\Control_ALU[21]~input_o  & \Registers_ALU[37]~input_o ) ) ) ) # ( !\IR_ALU[18]~input_o  & ( 
// !\AdderInputB[5]~29_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[37]~input_o ))) ) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[37]~input_o ),
	.datae(!\IR_ALU[18]~input_o ),
	.dataf(!\AdderInputB[5]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[5]~30 .extended_lut = "off";
defparam \AdderInputB[5]~30 .lut_mask = 64'h44770033CCFF88BB;
defparam \AdderInputB[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N3
cyclonev_lcell_comb \AdderInputB[5] (
// Equation(s):
// AdderInputB[5] = ( \AdderInputB[5]~30_combout  & ( (AdderInputB[5]) # (\AdderInputB[0]~15_combout ) ) ) # ( !\AdderInputB[5]~30_combout  & ( (!\AdderInputB[0]~15_combout  & AdderInputB[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(!AdderInputB[5]),
	.datae(gnd),
	.dataf(!\AdderInputB[5]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[5] .extended_lut = "off";
defparam \AdderInputB[5] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputB[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N54
cyclonev_lcell_comb \CRAA32|Result[5] (
// Equation(s):
// \CRAA32|Result [5] = ( \CRAA32|Carry [5] & ( AdderInputB[5] & ( AdderInputA[5] ) ) ) # ( !\CRAA32|Carry [5] & ( AdderInputB[5] & ( !AdderInputA[5] ) ) ) # ( \CRAA32|Carry [5] & ( !AdderInputB[5] & ( !AdderInputA[5] ) ) ) # ( !\CRAA32|Carry [5] & ( 
// !AdderInputB[5] & ( AdderInputA[5] ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CRAA32|Carry [5]),
	.dataf(!AdderInputB[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[5] .extended_lut = "off";
defparam \CRAA32|Result[5] .lut_mask = 64'h3333CCCCCCCC3333;
defparam \CRAA32|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y49_N57
cyclonev_lcell_comb \InputXORB[5]~5 (
// Equation(s):
// \InputXORB[5]~5_combout  = ( \IR_ALU[18]~input_o  & ( \Registers_ALU[37]~input_o  ) ) # ( !\IR_ALU[18]~input_o  & ( \Registers_ALU[37]~input_o  & ( \Control_ALU[24]~input_o  ) ) ) # ( \IR_ALU[18]~input_o  & ( !\Registers_ALU[37]~input_o  & ( 
// !\Control_ALU[24]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[24]~input_o ),
	.datad(gnd),
	.datae(!\IR_ALU[18]~input_o ),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[5]~5 .extended_lut = "off";
defparam \InputXORB[5]~5 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \InputXORB[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N45
cyclonev_lcell_comb \InputXORB[5] (
// Equation(s):
// InputXORB[5] = (!ALURegSelector[1] & ((InputXORB[5]))) # (ALURegSelector[1] & (\InputXORB[5]~5_combout ))

	.dataa(!\InputXORB[5]~5_combout ),
	.datab(gnd),
	.datac(!InputXORB[5]),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[5] .extended_lut = "off";
defparam \InputXORB[5] .lut_mask = 64'h0F550F550F550F55;
defparam \InputXORB[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N39
cyclonev_lcell_comb \InputORB[5]~6 (
// Equation(s):
// \InputORB[5]~6_combout  = ( \Control_ALU[29]~input_o  & ( OrBselector[1] & ( \IR_ALU[12]~input_o  ) ) ) # ( !\Control_ALU[29]~input_o  & ( OrBselector[1] & ( \IR_ALU[18]~input_o  ) ) ) # ( \Control_ALU[29]~input_o  & ( !OrBselector[1] & ( 
// \IR_ALU[12]~input_o  ) ) ) # ( !\Control_ALU[29]~input_o  & ( !OrBselector[1] & ( \Registers_ALU[37]~input_o  ) ) )

	.dataa(!\IR_ALU[18]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[29]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[5]~6 .extended_lut = "off";
defparam \InputORB[5]~6 .lut_mask = 64'h33330F0F55550F0F;
defparam \InputORB[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N45
cyclonev_lcell_comb \InputORB[5] (
// Equation(s):
// InputORB[5] = ( \InputORB[0]~1_combout  & ( \InputORB[5]~6_combout  ) ) # ( !\InputORB[0]~1_combout  & ( \InputORB[5]~6_combout  & ( InputORB[5] ) ) ) # ( !\InputORB[0]~1_combout  & ( !\InputORB[5]~6_combout  & ( InputORB[5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[5]),
	.datad(gnd),
	.datae(!\InputORB[0]~1_combout ),
	.dataf(!\InputORB[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[5] .extended_lut = "off";
defparam \InputORB[5] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \InputORB[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N36
cyclonev_lcell_comb \ALU_Registers[5]~201 (
// Equation(s):
// \ALU_Registers[5]~201_combout  = ( !\Registers_ALU[5]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (\ALU_Registers[31]~0_combout  & (InputORB[5]))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [5])))) # 
// (\ALU_Registers[31]~0_combout  & (((InputXORB[5])))))) ) ) # ( \Registers_ALU[5]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputANDB[5])) # (\ALU_Registers[31]~0_combout ))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & 
// (((\CRAA32|Result [5])))) # (\ALU_Registers[31]~0_combout  & (((!InputXORB[5])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[5]),
	.datad(!\CRAA32|Result [5]),
	.datae(!\Registers_ALU[5]~input_o ),
	.dataf(!InputXORB[5]),
	.datag(!InputORB[5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[5]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[5]~201 .extended_lut = "on";
defparam \ALU_Registers[5]~201 .lut_mask = 64'h02463B7F13572A6E;
defparam \ALU_Registers[5]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N0
cyclonev_lcell_comb \ALU_Registers[5]~7 (
// Equation(s):
// \ALU_Registers[5]~7_combout  = ( \ALU_Registers[5]~201_combout  & ( (!\Control_ALU[31]~input_o  & (((!\ALU_Registers[5]~6_combout ) # (!\Control_ALU[23]~input_o )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32B|Result [5])) ) ) # ( 
// !\ALU_Registers[5]~201_combout  & ( (!\Control_ALU[31]~input_o  & (((!\ALU_Registers[5]~6_combout  & \Control_ALU[23]~input_o )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32B|Result [5])) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\Mul|Add32B|Result [5]),
	.datac(!\ALU_Registers[5]~6_combout ),
	.datad(!\Control_ALU[23]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Registers[5]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[5]~7 .extended_lut = "off";
defparam \ALU_Registers[5]~7 .lut_mask = 64'h11B111B1BBB1BBB1;
defparam \ALU_Registers[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N3
cyclonev_lcell_comb \ALU_Registers[5]$latch (
// Equation(s):
// \ALU_Registers[5]$latch~combout  = ( \ALU_Registers[5]~7_combout  & ( (\ALU_Registers[5]$latch~combout ) # (\ALU_Registers[31]~3_combout ) ) ) # ( !\ALU_Registers[5]~7_combout  & ( (!\ALU_Registers[31]~3_combout  & \ALU_Registers[5]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[31]~3_combout ),
	.datad(!\ALU_Registers[5]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[5]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[5]$latch .extended_lut = "off";
defparam \ALU_Registers[5]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_Registers[5]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N54
cyclonev_lcell_comb \Mul|FPP1|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP4|PartialProduct~combout  = ( \Registers_ALU[3]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o  & (!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[4]~input_o )))) # (\Registers_ALU[33]~input_o  & 
// ((!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[4]~input_o )) # (\Registers_ALU[34]~input_o ))) ) ) # ( !\Registers_ALU[3]~input_o  & ( !\Registers_ALU[35]~input_o  $ (((!\Registers_ALU[4]~input_o ) # (!\Registers_ALU[33]~input_o  $ 
// (\Registers_ALU[34]~input_o )))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[34]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP4|PartialProduct .lut_mask = 64'h0F690F6917711771;
defparam \Mul|FPP1|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N42
cyclonev_lcell_comb \Mul|FPP0|BPP6|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP6|PartialProduct~0_combout  = ( \Registers_ALU[6]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[32]~input_o )) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[32]~input_o  & !\Registers_ALU[5]~input_o )) ) ) # ( 
// !\Registers_ALU[6]~input_o  & ( (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[5]~input_o ) # (\Registers_ALU[32]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP6|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP6|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP6|PartialProduct~0 .lut_mask = 64'h5151515162626262;
defparam \Mul|FPP0|BPP6|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N18
cyclonev_lcell_comb \Mul|Add32A|Carry~2 (
// Equation(s):
// \Mul|Add32A|Carry~2_combout  = ( \Mul|FPP0|BPP6|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP4|PartialProduct~combout  ) ) # ( !\Mul|FPP0|BPP6|PartialProduct~0_combout  & ( \Mul|FPP1|BPP4|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP1|BPP4|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP6|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~2 .extended_lut = "off";
defparam \Mul|Add32A|Carry~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add32A|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N30
cyclonev_lcell_comb \Mul|Add32A|Result[6] (
// Equation(s):
// \Mul|Add32A|Result [6] = ( \Mul|Add32A|Carry [4] & ( \Mul|Add32A|Carry~2_combout  & ( (!\Mul|FPP1|BPP3|PartialProduct~combout  & ((!\Mul|FPP0|BPP5|PartialProduct~0_combout ) # ((!\Mul|FPP1|BPP2|PartialProduct~combout  & 
// !\Mul|FPP0|BPP4|PartialProduct~0_combout )))) # (\Mul|FPP1|BPP3|PartialProduct~combout  & (!\Mul|FPP1|BPP2|PartialProduct~combout  & (!\Mul|FPP0|BPP4|PartialProduct~0_combout  & !\Mul|FPP0|BPP5|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add32A|Carry [4] 
// & ( \Mul|Add32A|Carry~2_combout  & ( (!\Mul|FPP1|BPP3|PartialProduct~combout  & ((!\Mul|FPP1|BPP2|PartialProduct~combout ) # ((!\Mul|FPP0|BPP4|PartialProduct~0_combout ) # (!\Mul|FPP0|BPP5|PartialProduct~0_combout )))) # 
// (\Mul|FPP1|BPP3|PartialProduct~combout  & (!\Mul|FPP0|BPP5|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP2|PartialProduct~combout ) # (!\Mul|FPP0|BPP4|PartialProduct~0_combout )))) ) ) ) # ( \Mul|Add32A|Carry [4] & ( !\Mul|Add32A|Carry~2_combout  & ( 
// (!\Mul|FPP1|BPP3|PartialProduct~combout  & (\Mul|FPP0|BPP5|PartialProduct~0_combout  & ((\Mul|FPP0|BPP4|PartialProduct~0_combout ) # (\Mul|FPP1|BPP2|PartialProduct~combout )))) # (\Mul|FPP1|BPP3|PartialProduct~combout  & 
// (((\Mul|FPP0|BPP5|PartialProduct~0_combout ) # (\Mul|FPP0|BPP4|PartialProduct~0_combout )) # (\Mul|FPP1|BPP2|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add32A|Carry [4] & ( !\Mul|Add32A|Carry~2_combout  & ( (!\Mul|FPP1|BPP3|PartialProduct~combout  & 
// (\Mul|FPP1|BPP2|PartialProduct~combout  & (\Mul|FPP0|BPP4|PartialProduct~0_combout  & \Mul|FPP0|BPP5|PartialProduct~0_combout ))) # (\Mul|FPP1|BPP3|PartialProduct~combout  & (((\Mul|FPP1|BPP2|PartialProduct~combout  & 
// \Mul|FPP0|BPP4|PartialProduct~0_combout )) # (\Mul|FPP0|BPP5|PartialProduct~0_combout ))) ) ) )

	.dataa(!\Mul|FPP1|BPP2|PartialProduct~combout ),
	.datab(!\Mul|FPP1|BPP3|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP4|PartialProduct~0_combout ),
	.datad(!\Mul|FPP0|BPP5|PartialProduct~0_combout ),
	.datae(!\Mul|Add32A|Carry [4]),
	.dataf(!\Mul|Add32A|Carry~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[6] .extended_lut = "off";
defparam \Mul|Add32A|Result[6] .lut_mask = 64'h0137137FFEC8EC80;
defparam \Mul|Add32A|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N78
cyclonev_io_ibuf \Registers_ALU[39]~input (
	.i(Registers_ALU[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[39]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[39]~input .bus_hold = "false";
defparam \Registers_ALU[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N57
cyclonev_lcell_comb \Mul|FPP2|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP2|PartialProduct~combout  = ( \Registers_ALU[1]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[36]~input_o  & (!\Registers_ALU[37]~input_o  $ (!\Registers_ALU[2]~input_o )))) # (\Registers_ALU[35]~input_o  & 
// ((!\Registers_ALU[37]~input_o  $ (!\Registers_ALU[2]~input_o )) # (\Registers_ALU[36]~input_o ))) ) ) # ( !\Registers_ALU[1]~input_o  & ( !\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[2]~input_o ) # (!\Registers_ALU[35]~input_o  $ 
// (\Registers_ALU[36]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(!\Registers_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP2|PartialProduct .lut_mask = 64'h56595659127B127B;
defparam \Mul|FPP2|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N54
cyclonev_lcell_comb \Mul|Add30|Carry~0 (
// Equation(s):
// \Mul|Add30|Carry~0_combout  = ( \Registers_ALU[1]~input_o  & ( (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[36]~input_o  & !\Registers_ALU[0]~input_o )) # (\Registers_ALU[35]~input_o  & (\Registers_ALU[36]~input_o )))) 
// ) ) # ( !\Registers_ALU[1]~input_o  & ( (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[0]~input_o ) # ((\Registers_ALU[35]~input_o  & \Registers_ALU[36]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~0 .extended_lut = "off";
defparam \Mul|Add30|Carry~0 .lut_mask = 64'h5501550141014101;
defparam \Mul|Add30|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N21
cyclonev_io_ibuf \Registers_ALU[38]~input (
	.i(Registers_ALU[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[38]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[38]~input .bus_hold = "false";
defparam \Registers_ALU[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N27
cyclonev_lcell_comb \Mul|FPP3|BPP0|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP0|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( !\Registers_ALU[39]~input_o  $ (((!\Registers_ALU[0]~input_o ) # (\Registers_ALU[38]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( !\Registers_ALU[39]~input_o  $ 
// (((!\Registers_ALU[0]~input_o ) # (!\Registers_ALU[38]~input_o ))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP0|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP0|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP0|PartialProduct .lut_mask = 64'h555A555A5A555A55;
defparam \Mul|FPP3|BPP0|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N21
cyclonev_lcell_comb \Mul|Add30|Result[4] (
// Equation(s):
// \Mul|Add30|Result [4] = ( \Mul|FPP3|BPP0|PartialProduct~combout  & ( !\Mul|FPP2|BPP2|PartialProduct~combout  $ (!\Mul|Add30|Carry~0_combout ) ) ) # ( !\Mul|FPP3|BPP0|PartialProduct~combout  & ( !\Mul|FPP2|BPP2|PartialProduct~combout  $ 
// (\Mul|Add30|Carry~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP2|BPP2|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP3|BPP0|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[4] .extended_lut = "off";
defparam \Mul|Add30|Result[4] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add30|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N30
cyclonev_lcell_comb \Mul|Add32C|Carry~0 (
// Equation(s):
// \Mul|Add32C|Carry~0_combout  = ( \Mul|Add30|Result [4] & ( \Mul|Add30|Result [3] & ( !\Mul|Add32A|Result [6] $ (!\Registers_ALU[39]~input_o  $ (((!\Mul|Add32A|Result [5] & !\Mul|Add32B|Carry [5])))) ) ) ) # ( !\Mul|Add30|Result [4] & ( \Mul|Add30|Result 
// [3] & ( !\Mul|Add32A|Result [6] $ (!\Registers_ALU[39]~input_o  $ (((\Mul|Add32B|Carry [5]) # (\Mul|Add32A|Result [5])))) ) ) ) # ( \Mul|Add30|Result [4] & ( !\Mul|Add30|Result [3] & ( !\Mul|Add32A|Result [6] $ (!\Registers_ALU[39]~input_o  $ 
// (((!\Mul|Add32A|Result [5]) # (!\Mul|Add32B|Carry [5])))) ) ) ) # ( !\Mul|Add30|Result [4] & ( !\Mul|Add30|Result [3] & ( !\Mul|Add32A|Result [6] $ (!\Registers_ALU[39]~input_o  $ (((\Mul|Add32A|Result [5] & \Mul|Add32B|Carry [5])))) ) ) )

	.dataa(!\Mul|Add32A|Result [6]),
	.datab(!\Mul|Add32A|Result [5]),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Mul|Add32B|Carry [5]),
	.datae(!\Mul|Add30|Result [4]),
	.dataf(!\Mul|Add30|Result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~0 .extended_lut = "off";
defparam \Mul|Add32C|Carry~0 .lut_mask = 64'h5A69A59669A5965A;
defparam \Mul|Add32C|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N48
cyclonev_lcell_comb \LS|D6~feeder (
// Equation(s):
// \LS|D6~feeder_combout  = LSRDataIn[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!LSRDataIn[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D6~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D6~feeder .extended_lut = "off";
defparam \LS|D6~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \LS|D6~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N50
dffeas \LS|D6 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D6~feeder_combout ),
	.asdata(\LS|D5~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D6 .is_wysiwyg = "true";
defparam \LS|D6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N24
cyclonev_lcell_comb \InputXORB[6]~6 (
// Equation(s):
// \InputXORB[6]~6_combout  = ( \IR_ALU[19]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[38]~input_o ) ) ) # ( !\IR_ALU[19]~input_o  & ( (\Control_ALU[24]~input_o  & \Registers_ALU[38]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[24]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR_ALU[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[6]~6 .extended_lut = "off";
defparam \InputXORB[6]~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \InputXORB[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N3
cyclonev_lcell_comb \InputXORB[6] (
// Equation(s):
// InputXORB[6] = (!ALURegSelector[1] & ((InputXORB[6]))) # (ALURegSelector[1] & (\InputXORB[6]~6_combout ))

	.dataa(!ALURegSelector[1]),
	.datab(gnd),
	.datac(!\InputXORB[6]~6_combout ),
	.datad(!InputXORB[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[6] .extended_lut = "off";
defparam \InputXORB[6] .lut_mask = 64'h05AF05AF05AF05AF;
defparam \InputXORB[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N48
cyclonev_lcell_comb \InputANDB[6]~7 (
// Equation(s):
// \InputANDB[6]~7_combout  = ( \IR_ALU[19]~input_o  & ( (!\Control_ALU[30]~input_o  & (((\Registers_ALU[38]~input_o ) # (AndBselector[1])))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !\IR_ALU[19]~input_o  & ( (!\Control_ALU[30]~input_o  
// & (((!AndBselector[1] & \Registers_ALU[38]~input_o )))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[6]~7 .extended_lut = "off";
defparam \InputANDB[6]~7 .lut_mask = 64'h05C505C535F535F5;
defparam \InputANDB[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N36
cyclonev_lcell_comb \InputANDB[6] (
// Equation(s):
// InputANDB[6] = ( \InputANDB[0]~1_combout  & ( \InputANDB[6]~7_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[6]~7_combout ),
	.datad(!InputANDB[6]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[6] .extended_lut = "off";
defparam \InputANDB[6] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputANDB[6] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N52
cyclonev_io_ibuf \PC_ALU[6]~input (
	.i(PC_ALU[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[6]~input_o ));
// synopsys translate_off
defparam \PC_ALU[6]~input .bus_hold = "false";
defparam \PC_ALU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N9
cyclonev_lcell_comb \AdderInputA[6]~8 (
// Equation(s):
// \AdderInputA[6]~8_combout  = ( AddrASelector[1] & ( \PC_ALU[6]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[6]~input_o  ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(gnd),
	.datac(!\PC_ALU[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[6]~8 .extended_lut = "off";
defparam \AdderInputA[6]~8 .lut_mask = 64'h555555550F0F0F0F;
defparam \AdderInputA[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N30
cyclonev_lcell_comb \AdderInputA[6] (
// Equation(s):
// AdderInputA[6] = ( \AdderInputA[6]~8_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[6]) ) ) # ( !\AdderInputA[6]~8_combout  & ( (AdderInputA[6] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[6]),
	.datac(gnd),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[6] .extended_lut = "off";
defparam \AdderInputA[6] .lut_mask = 64'h3300330033FF33FF;
defparam \AdderInputA[6] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \IR_ALU[20]~input (
	.i(IR_ALU[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[20]~input_o ));
// synopsys translate_off
defparam \IR_ALU[20]~input .bus_hold = "false";
defparam \IR_ALU[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N18
cyclonev_lcell_comb \AdderInputB[8]~31 (
// Equation(s):
// \AdderInputB[8]~31_combout  = ( \AddrBSelector[5]~2_combout  & ( (!\AdderInputB[8]~0_combout ) # ((\AddrBSelector[6]~1_combout  & !\AdderInputB[18]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\AdderInputB[8]~0_combout ),
	.datac(!\AddrBSelector[6]~1_combout ),
	.datad(!\AdderInputB[18]~12_combout ),
	.datae(gnd),
	.dataf(!\AddrBSelector[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[8]~31 .extended_lut = "off";
defparam \AdderInputB[8]~31 .lut_mask = 64'h00000000CFCCCFCC;
defparam \AdderInputB[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N21
cyclonev_lcell_comb \AdderInputB[8]~32 (
// Equation(s):
// \AdderInputB[8]~32_combout  = ( \AddrBSelector[5]~2_combout  & ( (\AdderInputB[8]~0_combout  & !\AdderInputB[11]~27_combout ) ) )

	.dataa(gnd),
	.datab(!\AdderInputB[8]~0_combout ),
	.datac(!\AdderInputB[11]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AddrBSelector[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[8]~32 .extended_lut = "off";
defparam \AdderInputB[8]~32 .lut_mask = 64'h0000000030303030;
defparam \AdderInputB[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N51
cyclonev_lcell_comb \AdderInputB[6]~33 (
// Equation(s):
// \AdderInputB[6]~33_combout  = ( \AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & \IR_ALU[11]~input_o ) ) ) # ( !\AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & (\IR_ALU[20]~input_o )) # (\AdderInputB[8]~31_combout  & 
// ((!\Registers_ALU[38]~input_o ))) ) )

	.dataa(!\IR_ALU[20]~input_o ),
	.datab(!\AdderInputB[8]~31_combout ),
	.datac(!\IR_ALU[11]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[6]~33 .extended_lut = "off";
defparam \AdderInputB[6]~33 .lut_mask = 64'h774477440C0C0C0C;
defparam \AdderInputB[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N24
cyclonev_lcell_comb \AdderInputB[6]~119 (
// Equation(s):
// \AdderInputB[6]~119_combout  = ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (\AdderInputB[5]~13_combout  & ((!\AddrBSelector[6]~1_combout  & (\IR_ALU[19]~input_o )) # (\AddrBSelector[6]~1_combout  & ((\AdderInputB[6]~33_combout )))))) # 
// (\Control_ALU[14]~input_o  & ((((!\IR_ALU[19]~input_o ))))) ) ) # ( \Control_ALU[21]~input_o  & ( (((\Registers_ALU[38]~input_o ))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\AddrBSelector[6]~1_combout ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\IR_ALU[19]~input_o ),
	.datae(!\Control_ALU[21]~input_o ),
	.dataf(!\AdderInputB[6]~33_combout ),
	.datag(!\AdderInputB[5]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[6]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[6]~119 .extended_lut = "on";
defparam \AdderInputB[6]~119 .lut_mask = 64'h55080F0F570A0F0F;
defparam \AdderInputB[6]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N15
cyclonev_lcell_comb \AdderInputB[6] (
// Equation(s):
// AdderInputB[6] = ( \AdderInputB[6]~119_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[6]) ) ) # ( !\AdderInputB[6]~119_combout  & ( (AdderInputB[6] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[6]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[6]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[6] .extended_lut = "off";
defparam \AdderInputB[6] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y49_N27
cyclonev_lcell_comb \CRAA32|Result[6] (
// Equation(s):
// \CRAA32|Result [6] = ( AdderInputB[6] & ( AdderInputB[5] & ( !AdderInputA[6] $ (((AdderInputA[5]) # (\CRAA32|Carry [5]))) ) ) ) # ( !AdderInputB[6] & ( AdderInputB[5] & ( !AdderInputA[6] $ (((!\CRAA32|Carry [5] & !AdderInputA[5]))) ) ) ) # ( 
// AdderInputB[6] & ( !AdderInputB[5] & ( !AdderInputA[6] $ (((\CRAA32|Carry [5] & AdderInputA[5]))) ) ) ) # ( !AdderInputB[6] & ( !AdderInputB[5] & ( !AdderInputA[6] $ (((!\CRAA32|Carry [5]) # (!AdderInputA[5]))) ) ) )

	.dataa(!AdderInputA[6]),
	.datab(!\CRAA32|Carry [5]),
	.datac(gnd),
	.datad(!AdderInputA[5]),
	.datae(!AdderInputB[6]),
	.dataf(!AdderInputB[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[6] .extended_lut = "off";
defparam \CRAA32|Result[6] .lut_mask = 64'h5566AA9966AA9955;
defparam \CRAA32|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N18
cyclonev_lcell_comb \InputORB[6]~7 (
// Equation(s):
// \InputORB[6]~7_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[19]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[38]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!\Control_ALU[29]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\IR_ALU[19]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[6]~7 .extended_lut = "off";
defparam \InputORB[6]~7 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \InputORB[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N39
cyclonev_lcell_comb \InputORB[6] (
// Equation(s):
// InputORB[6] = ( \InputORB[6]~7_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[6]) ) ) # ( !\InputORB[6]~7_combout  & ( (InputORB[6] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[6]),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[6] .extended_lut = "off";
defparam \InputORB[6] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InputORB[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N54
cyclonev_lcell_comb \ALU_Registers[6]~197 (
// Equation(s):
// \ALU_Registers[6]~197_combout  = ( !\Registers_ALU[6]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((((\CRAA32|Result [6] & \ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[6]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[6]))))) ) ) # ( \Registers_ALU[6]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputANDB[6])) # (\ALU_Registers[31]~1_combout  & ((\CRAA32|Result [6])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[6]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!InputXORB[6]),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[6]),
	.datad(!\CRAA32|Result [6]),
	.datae(!\Registers_ALU[6]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[6]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[6]~197 .extended_lut = "on";
defparam \ALU_Registers[6]~197 .lut_mask = 64'h03033F3F11DD22EE;
defparam \ALU_Registers[6]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N6
cyclonev_lcell_comb \ALU_Registers[6]~193 (
// Equation(s):
// \ALU_Registers[6]~193_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[6]~197_combout )))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32C|Carry~0_combout ))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D6~q ) # (\LSR|D6~q )) # (\LS|D6~q )))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32C|Carry~0_combout )) ) )

	.dataa(!\Mul|Add32C|Carry~0_combout ),
	.datab(!\LS|D6~q ),
	.datac(!\LSR|D6~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D6~q ),
	.datag(!\ALU_Registers[6]~197_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[6]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[6]~193 .extended_lut = "on";
defparam \ALU_Registers[6]~193 .lut_mask = 64'h0FAA3FAA0FAAFFAA;
defparam \ALU_Registers[6]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N0
cyclonev_lcell_comb \ALU_Registers[6]$latch (
// Equation(s):
// \ALU_Registers[6]$latch~combout  = ( \ALU_Registers[6]~193_combout  & ( (\ALU_Registers[6]$latch~combout ) # (\ALU_Registers[31]~3_combout ) ) ) # ( !\ALU_Registers[6]~193_combout  & ( (!\ALU_Registers[31]~3_combout  & \ALU_Registers[6]$latch~combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[31]~3_combout ),
	.datad(!\ALU_Registers[6]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[6]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[6]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[6]$latch .extended_lut = "off";
defparam \ALU_Registers[6]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_Registers[6]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N24
cyclonev_lcell_comb \Mul|FPP3|BPP1|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP1|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[39]~input_o  $ (((!\Registers_ALU[1]~input_o ))))) # (\Registers_ALU[38]~input_o  & (((\Registers_ALU[0]~input_o )) # 
// (\Registers_ALU[39]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (\Registers_ALU[39]~input_o  & (!\Registers_ALU[0]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[39]~input_o  $ 
// (((!\Registers_ALU[1]~input_o ))))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP1|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP1|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP1|PartialProduct .lut_mask = 64'h445A445A5A775A77;
defparam \Mul|FPP3|BPP1|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N18
cyclonev_lcell_comb \Mul|FPP2|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP3|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (!\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[3]~input_o ))))) # (\Registers_ALU[36]~input_o  & (((\Registers_ALU[2]~input_o )) # 
// (\Registers_ALU[37]~input_o ))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[37]~input_o  & (!\Registers_ALU[2]~input_o ))) # (\Registers_ALU[36]~input_o  & (!\Registers_ALU[37]~input_o  $ 
// (((!\Registers_ALU[3]~input_o ))))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[2]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP3|PartialProduct .lut_mask = 64'h454A454A57A757A7;
defparam \Mul|FPP2|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N0
cyclonev_lcell_comb \Mul|Add30|Result[5] (
// Equation(s):
// \Mul|Add30|Result [5] = ( \Mul|FPP2|BPP3|PartialProduct~combout  & ( !\Mul|FPP3|BPP1|PartialProduct~combout  $ (((!\Mul|Add30|Carry~0_combout  & (\Mul|FPP3|BPP0|PartialProduct~combout  & \Mul|FPP2|BPP2|PartialProduct~combout )) # 
// (\Mul|Add30|Carry~0_combout  & ((\Mul|FPP2|BPP2|PartialProduct~combout ) # (\Mul|FPP3|BPP0|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP2|BPP3|PartialProduct~combout  & ( !\Mul|FPP3|BPP1|PartialProduct~combout  $ (((!\Mul|Add30|Carry~0_combout  & 
// ((!\Mul|FPP3|BPP0|PartialProduct~combout ) # (!\Mul|FPP2|BPP2|PartialProduct~combout ))) # (\Mul|Add30|Carry~0_combout  & (!\Mul|FPP3|BPP0|PartialProduct~combout  & !\Mul|FPP2|BPP2|PartialProduct~combout )))) ) )

	.dataa(!\Mul|Add30|Carry~0_combout ),
	.datab(!\Mul|FPP3|BPP1|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP0|PartialProduct~combout ),
	.datad(!\Mul|FPP2|BPP2|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP3|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[5] .extended_lut = "off";
defparam \Mul|Add30|Result[5] .lut_mask = 64'h366C366CC993C993;
defparam \Mul|Add30|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N0
cyclonev_lcell_comb \Mul|Add32C|Carry~1 (
// Equation(s):
// \Mul|Add32C|Carry~1_combout  = ( \Mul|Add30|Result [4] & ( \Mul|Add30|Result [3] & ( (\Registers_ALU[39]~input_o  & (!\Mul|Add32A|Result [6] $ (((!\Mul|Add32A|Result [5] & !\Mul|Add32B|Carry [5]))))) ) ) ) # ( !\Mul|Add30|Result [4] & ( \Mul|Add30|Result 
// [3] & ( (\Registers_ALU[39]~input_o  & (!\Mul|Add32A|Result [6] $ (((\Mul|Add32B|Carry [5]) # (\Mul|Add32A|Result [5]))))) ) ) ) # ( \Mul|Add30|Result [4] & ( !\Mul|Add30|Result [3] & ( (\Registers_ALU[39]~input_o  & (!\Mul|Add32A|Result [6] $ 
// (((!\Mul|Add32A|Result [5]) # (!\Mul|Add32B|Carry [5]))))) ) ) ) # ( !\Mul|Add30|Result [4] & ( !\Mul|Add30|Result [3] & ( (\Registers_ALU[39]~input_o  & (!\Mul|Add32A|Result [6] $ (((\Mul|Add32A|Result [5] & \Mul|Add32B|Carry [5]))))) ) ) )

	.dataa(!\Mul|Add32A|Result [6]),
	.datab(!\Mul|Add32A|Result [5]),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Mul|Add32B|Carry [5]),
	.datae(!\Mul|Add30|Result [4]),
	.dataf(!\Mul|Add30|Result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~1 .extended_lut = "off";
defparam \Mul|Add32C|Carry~1 .lut_mask = 64'h0A0905060905060A;
defparam \Mul|Add32C|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N36
cyclonev_lcell_comb \Mul|Add32B|Carry[7] (
// Equation(s):
// \Mul|Add32B|Carry [7] = ( \Mul|Add30|Result [3] & ( (!\Mul|Add32A|Result [6] & (!\Mul|Add30|Result [4] & ((\Mul|Add32A|Result [5]) # (\Mul|Add32B|Carry [5])))) # (\Mul|Add32A|Result [6] & (((!\Mul|Add30|Result [4]) # (\Mul|Add32A|Result [5])) # 
// (\Mul|Add32B|Carry [5]))) ) ) # ( !\Mul|Add30|Result [3] & ( (!\Mul|Add32A|Result [6] & (\Mul|Add32B|Carry [5] & (\Mul|Add32A|Result [5] & !\Mul|Add30|Result [4]))) # (\Mul|Add32A|Result [6] & ((!\Mul|Add30|Result [4]) # ((\Mul|Add32B|Carry [5] & 
// \Mul|Add32A|Result [5])))) ) )

	.dataa(!\Mul|Add32B|Carry [5]),
	.datab(!\Mul|Add32A|Result [5]),
	.datac(!\Mul|Add32A|Result [6]),
	.datad(!\Mul|Add30|Result [4]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[7] .extended_lut = "off";
defparam \Mul|Add32B|Carry[7] .lut_mask = 64'h1F011F017F077F07;
defparam \Mul|Add32B|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N51
cyclonev_lcell_comb \Mul|Add32A|Carry~3 (
// Equation(s):
// \Mul|Add32A|Carry~3_combout  = ( \Mul|FPP1|BPP4|PartialProduct~combout  & ( \Mul|FPP0|BPP6|PartialProduct~0_combout  ) )

	.dataa(gnd),
	.datab(!\Mul|FPP0|BPP6|PartialProduct~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP4|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~3 .extended_lut = "off";
defparam \Mul|Add32A|Carry~3 .lut_mask = 64'h0000000033333333;
defparam \Mul|Add32A|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N9
cyclonev_lcell_comb \Mul|FPP1|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP5|PartialProduct~combout  = ( \Registers_ALU[5]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (!\Registers_ALU[4]~input_o  & \Registers_ALU[35]~input_o )) # (\Registers_ALU[34]~input_o  & 
// ((!\Registers_ALU[35]~input_o ))))) # (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o ))) # (\Registers_ALU[34]~input_o  & ((\Registers_ALU[35]~input_o ) # (\Registers_ALU[4]~input_o ))))) ) ) # ( 
// !\Registers_ALU[5]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[4]~input_o ) # (\Registers_ALU[34]~input_o )))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[34]~input_o  & \Registers_ALU[4]~input_o )) 
// # (\Registers_ALU[35]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[34]~input_o ),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP5|PartialProduct .lut_mask = 64'h01F701F767916791;
defparam \Mul|FPP1|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N0
cyclonev_lcell_comb \Mul|FPP0|BPP7|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP7|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[7]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[6]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP7|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP7|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP7|PartialProduct~0 .lut_mask = 64'h222222223C3C3C3C;
defparam \Mul|FPP0|BPP7|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N24
cyclonev_lcell_comb \Mul|Add32A|Carry~4 (
// Equation(s):
// \Mul|Add32A|Carry~4_combout  = ( \Mul|Add32A|Carry [4] & ( \Mul|Add32A|Carry~2_combout  & ( (!\Mul|FPP1|BPP3|PartialProduct~combout  & (\Mul|FPP0|BPP5|PartialProduct~0_combout  & ((\Mul|FPP0|BPP4|PartialProduct~0_combout ) # 
// (\Mul|FPP1|BPP2|PartialProduct~combout )))) # (\Mul|FPP1|BPP3|PartialProduct~combout  & (((\Mul|FPP0|BPP5|PartialProduct~0_combout ) # (\Mul|FPP0|BPP4|PartialProduct~0_combout )) # (\Mul|FPP1|BPP2|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add32A|Carry 
// [4] & ( \Mul|Add32A|Carry~2_combout  & ( (!\Mul|FPP1|BPP3|PartialProduct~combout  & (\Mul|FPP1|BPP2|PartialProduct~combout  & (\Mul|FPP0|BPP4|PartialProduct~0_combout  & \Mul|FPP0|BPP5|PartialProduct~0_combout ))) # (\Mul|FPP1|BPP3|PartialProduct~combout  
// & (((\Mul|FPP1|BPP2|PartialProduct~combout  & \Mul|FPP0|BPP4|PartialProduct~0_combout )) # (\Mul|FPP0|BPP5|PartialProduct~0_combout ))) ) ) )

	.dataa(!\Mul|FPP1|BPP2|PartialProduct~combout ),
	.datab(!\Mul|FPP1|BPP3|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP4|PartialProduct~0_combout ),
	.datad(!\Mul|FPP0|BPP5|PartialProduct~0_combout ),
	.datae(!\Mul|Add32A|Carry [4]),
	.dataf(!\Mul|Add32A|Carry~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~4 .extended_lut = "off";
defparam \Mul|Add32A|Carry~4 .lut_mask = 64'h000000000137137F;
defparam \Mul|Add32A|Carry~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N6
cyclonev_lcell_comb \Mul|Add32A|Result[7] (
// Equation(s):
// \Mul|Add32A|Result [7] = ( \Mul|Add32A|Carry~4_combout  & ( !\Mul|FPP1|BPP5|PartialProduct~combout  $ (\Mul|FPP0|BPP7|PartialProduct~0_combout ) ) ) # ( !\Mul|Add32A|Carry~4_combout  & ( !\Mul|Add32A|Carry~3_combout  $ 
// (!\Mul|FPP1|BPP5|PartialProduct~combout  $ (\Mul|FPP0|BPP7|PartialProduct~0_combout )) ) )

	.dataa(!\Mul|Add32A|Carry~3_combout ),
	.datab(!\Mul|FPP1|BPP5|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP7|PartialProduct~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Carry~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[7] .extended_lut = "off";
defparam \Mul|Add32A|Result[7] .lut_mask = 64'h69696969C3C3C3C3;
defparam \Mul|Add32A|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N12
cyclonev_lcell_comb \Mul|Add32C|Result[7]~0 (
// Equation(s):
// \Mul|Add32C|Result[7]~0_combout  = ( \Mul|Add32A|Result [7] & ( !\Mul|Add30|Result [5] $ (!\Mul|Add32C|Carry~1_combout  $ (!\Mul|Add32B|Carry [7])) ) ) # ( !\Mul|Add32A|Result [7] & ( !\Mul|Add30|Result [5] $ (!\Mul|Add32C|Carry~1_combout  $ 
// (\Mul|Add32B|Carry [7])) ) )

	.dataa(!\Mul|Add30|Result [5]),
	.datab(gnd),
	.datac(!\Mul|Add32C|Carry~1_combout ),
	.datad(!\Mul|Add32B|Carry [7]),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[7]~0 .extended_lut = "off";
defparam \Mul|Add32C|Result[7]~0 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \Mul|Add32C|Result[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N39
cyclonev_lcell_comb \LS|D7~feeder (
// Equation(s):
// \LS|D7~feeder_combout  = ( LSRDataIn[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D7~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D7~feeder .extended_lut = "off";
defparam \LS|D7~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D7~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N41
dffeas \LS|D7 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D7~feeder_combout ),
	.asdata(\LS|D6~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D7 .is_wysiwyg = "true";
defparam \LS|D7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N48
cyclonev_lcell_comb \InputXORB[7]~7 (
// Equation(s):
// \InputXORB[7]~7_combout  = ( \Registers_ALU[39]~input_o  & ( \Control_ALU[24]~input_o  ) ) # ( \Registers_ALU[39]~input_o  & ( !\Control_ALU[24]~input_o  & ( \IR_ALU[20]~input_o  ) ) ) # ( !\Registers_ALU[39]~input_o  & ( !\Control_ALU[24]~input_o  & ( 
// \IR_ALU[20]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\IR_ALU[20]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[39]~input_o ),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[7]~7 .extended_lut = "off";
defparam \InputXORB[7]~7 .lut_mask = 64'h333333330000FFFF;
defparam \InputXORB[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N15
cyclonev_lcell_comb \InputXORB[7] (
// Equation(s):
// InputXORB[7] = ( InputXORB[7] & ( (!ALURegSelector[1]) # (\InputXORB[7]~7_combout ) ) ) # ( !InputXORB[7] & ( (\InputXORB[7]~7_combout  & ALURegSelector[1]) ) )

	.dataa(!\InputXORB[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(!InputXORB[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[7] .extended_lut = "off";
defparam \InputXORB[7] .lut_mask = 64'h00550055FF55FF55;
defparam \InputXORB[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y49_N48
cyclonev_lcell_comb \InputANDB[7]~8 (
// Equation(s):
// \InputANDB[7]~8_combout  = ( \IR_ALU[20]~input_o  & ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( !\IR_ALU[20]~input_o  & ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( \IR_ALU[20]~input_o  & ( !\Control_ALU[30]~input_o  & 
// ( (\Registers_ALU[39]~input_o ) # (AndBselector[1]) ) ) ) # ( !\IR_ALU[20]~input_o  & ( !\Control_ALU[30]~input_o  & ( (!AndBselector[1] & \Registers_ALU[39]~input_o ) ) ) )

	.dataa(!AndBselector[1]),
	.datab(!\Registers_ALU[39]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(gnd),
	.datae(!\IR_ALU[20]~input_o ),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[7]~8 .extended_lut = "off";
defparam \InputANDB[7]~8 .lut_mask = 64'h222277770F0F0F0F;
defparam \InputANDB[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N27
cyclonev_lcell_comb \InputANDB[7] (
// Equation(s):
// InputANDB[7] = ( \InputANDB[0]~1_combout  & ( InputANDB[7] & ( \InputANDB[7]~8_combout  ) ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[7] ) ) # ( \InputANDB[0]~1_combout  & ( !InputANDB[7] & ( \InputANDB[7]~8_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[7]~8_combout ),
	.datad(gnd),
	.datae(!\InputANDB[0]~1_combout ),
	.dataf(!InputANDB[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[7] .extended_lut = "off";
defparam \InputANDB[7] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \InputANDB[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N18
cyclonev_lcell_comb \CRAA32|Carry[7] (
// Equation(s):
// \CRAA32|Carry [7] = ( \CRAA32|Carry [5] & ( (!AdderInputA[6] & (AdderInputB[6] & ((AdderInputB[5]) # (AdderInputA[5])))) # (AdderInputA[6] & (((AdderInputB[6]) # (AdderInputB[5])) # (AdderInputA[5]))) ) ) # ( !\CRAA32|Carry [5] & ( (!AdderInputA[6] & 
// (AdderInputA[5] & (AdderInputB[5] & AdderInputB[6]))) # (AdderInputA[6] & (((AdderInputA[5] & AdderInputB[5])) # (AdderInputB[6]))) ) )

	.dataa(!AdderInputA[5]),
	.datab(!AdderInputA[6]),
	.datac(!AdderInputB[5]),
	.datad(!AdderInputB[6]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[7] .extended_lut = "off";
defparam \CRAA32|Carry[7] .lut_mask = 64'h01370137137F137F;
defparam \CRAA32|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N18
cyclonev_io_ibuf \PC_ALU[7]~input (
	.i(PC_ALU[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[7]~input_o ));
// synopsys translate_off
defparam \PC_ALU[7]~input .bus_hold = "false";
defparam \PC_ALU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N39
cyclonev_lcell_comb \AdderInputA[7]~9 (
// Equation(s):
// \AdderInputA[7]~9_combout  = ( \PC_ALU[7]~input_o  & ( AddrASelector[1] ) ) # ( \PC_ALU[7]~input_o  & ( !AddrASelector[1] & ( \Registers_ALU[7]~input_o  ) ) ) # ( !\PC_ALU[7]~input_o  & ( !AddrASelector[1] & ( \Registers_ALU[7]~input_o  ) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC_ALU[7]~input_o ),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[7]~9 .extended_lut = "off";
defparam \AdderInputA[7]~9 .lut_mask = 64'h555555550000FFFF;
defparam \AdderInputA[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N30
cyclonev_lcell_comb \AdderInputA[7] (
// Equation(s):
// AdderInputA[7] = ( \AdderInputA[7]~9_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[7]) ) ) # ( !\AdderInputA[7]~9_combout  & ( (AdderInputA[7] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[7]),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[7] .extended_lut = "off";
defparam \AdderInputA[7] .lut_mask = 64'h303030303F3F3F3F;
defparam \AdderInputA[7] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N95
cyclonev_io_ibuf \IR_ALU[21]~input (
	.i(IR_ALU[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[21]~input_o ));
// synopsys translate_off
defparam \IR_ALU[21]~input .bus_hold = "false";
defparam \IR_ALU[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N3
cyclonev_lcell_comb \AdderInputB[7]~34 (
// Equation(s):
// \AdderInputB[7]~34_combout  = ( \AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & \IR_ALU[12]~input_o ) ) ) # ( !\AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & (\IR_ALU[21]~input_o )) # (\AdderInputB[8]~31_combout  & 
// ((!\Registers_ALU[39]~input_o ))) ) )

	.dataa(!\IR_ALU[21]~input_o ),
	.datab(!\AdderInputB[8]~31_combout ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\Registers_ALU[39]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[7]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[7]~34 .extended_lut = "off";
defparam \AdderInputB[7]~34 .lut_mask = 64'h774477440C0C0C0C;
defparam \AdderInputB[7]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N30
cyclonev_lcell_comb \AdderInputB[7]~115 (
// Equation(s):
// \AdderInputB[7]~115_combout  = ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (\AdderInputB[5]~13_combout  & ((!\AddrBSelector[6]~1_combout  & (\IR_ALU[20]~input_o )) # (\AddrBSelector[6]~1_combout  & ((\AdderInputB[7]~34_combout )))))) # 
// (\Control_ALU[14]~input_o  & ((((!\IR_ALU[20]~input_o ))))) ) ) # ( \Control_ALU[21]~input_o  & ( (((\Registers_ALU[39]~input_o ))) ) )

	.dataa(!\AddrBSelector[6]~1_combout ),
	.datab(!\Control_ALU[14]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\IR_ALU[20]~input_o ),
	.datae(!\Control_ALU[21]~input_o ),
	.dataf(!\AdderInputB[7]~34_combout ),
	.datag(!\AdderInputB[5]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[7]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[7]~115 .extended_lut = "on";
defparam \AdderInputB[7]~115 .lut_mask = 64'h33080F0F370C0F0F;
defparam \AdderInputB[7]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N0
cyclonev_lcell_comb \AdderInputB[7] (
// Equation(s):
// AdderInputB[7] = ( \AdderInputB[7]~115_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[7]) ) ) # ( !\AdderInputB[7]~115_combout  & ( (AdderInputB[7] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[7]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[7]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[7] .extended_lut = "off";
defparam \AdderInputB[7] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N6
cyclonev_lcell_comb \CRAA32|Result[7] (
// Equation(s):
// \CRAA32|Result [7] = ( AdderInputB[7] & ( !\CRAA32|Carry [7] $ (AdderInputA[7]) ) ) # ( !AdderInputB[7] & ( !\CRAA32|Carry [7] $ (!AdderInputA[7]) ) )

	.dataa(gnd),
	.datab(!\CRAA32|Carry [7]),
	.datac(!AdderInputA[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AdderInputB[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[7] .extended_lut = "off";
defparam \CRAA32|Result[7] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \CRAA32|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N48
cyclonev_lcell_comb \InputORB[7]~8 (
// Equation(s):
// \InputORB[7]~8_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[20]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[39]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!\Control_ALU[29]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\IR_ALU[20]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[7]~8 .extended_lut = "off";
defparam \InputORB[7]~8 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \InputORB[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N21
cyclonev_lcell_comb \InputORB[7] (
// Equation(s):
// InputORB[7] = ( \InputORB[0]~1_combout  & ( \InputORB[7]~8_combout  ) ) # ( !\InputORB[0]~1_combout  & ( \InputORB[7]~8_combout  & ( InputORB[7] ) ) ) # ( !\InputORB[0]~1_combout  & ( !\InputORB[7]~8_combout  & ( InputORB[7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputORB[7]),
	.datae(!\InputORB[0]~1_combout ),
	.dataf(!\InputORB[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[7] .extended_lut = "off";
defparam \InputORB[7] .lut_mask = 64'h00FF000000FFFFFF;
defparam \InputORB[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N42
cyclonev_lcell_comb \ALU_Registers[7]~189 (
// Equation(s):
// \ALU_Registers[7]~189_combout  = ( !\Registers_ALU[7]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((((\CRAA32|Result [7] & \ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[7]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[7]))))) ) ) # ( \Registers_ALU[7]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputANDB[7])) # (\ALU_Registers[31]~1_combout  & ((\CRAA32|Result [7])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[7]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!InputXORB[7]),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[7]),
	.datad(!\CRAA32|Result [7]),
	.datae(!\Registers_ALU[7]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[7]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[7]~189 .extended_lut = "on";
defparam \ALU_Registers[7]~189 .lut_mask = 64'h03033F3F11DD22EE;
defparam \ALU_Registers[7]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N30
cyclonev_lcell_comb \ALU_Registers[7]~185 (
// Equation(s):
// \ALU_Registers[7]~185_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[7]~189_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32C|Result[7]~0_combout ))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D7~q ) # (\LSR|D7~q ))) # (\ASR|D7~q ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32C|Result[7]~0_combout )))) ) )

	.dataa(!\ASR|D7~q ),
	.datab(!\Mul|Add32C|Result[7]~0_combout ),
	.datac(!\LSR|D7~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D7~q ),
	.datag(!\ALU_Registers[7]~189_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[7]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[7]~185 .extended_lut = "on";
defparam \ALU_Registers[7]~185 .lut_mask = 64'h0F335F330F33FF33;
defparam \ALU_Registers[7]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N12
cyclonev_lcell_comb \ALU_Registers[7]$latch (
// Equation(s):
// \ALU_Registers[7]$latch~combout  = ( \ALU_Registers[7]~185_combout  & ( (\ALU_Registers[31]~3_combout ) # (\ALU_Registers[7]$latch~combout ) ) ) # ( !\ALU_Registers[7]~185_combout  & ( (\ALU_Registers[7]$latch~combout  & !\ALU_Registers[31]~3_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ALU_Registers[7]$latch~combout ),
	.datac(!\ALU_Registers[31]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Registers[7]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[7]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[7]$latch .extended_lut = "off";
defparam \ALU_Registers[7]$latch .lut_mask = 64'h303030303F3F3F3F;
defparam \ALU_Registers[7]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N6
cyclonev_lcell_comb \Mul|FPP2|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP4|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (!\Registers_ALU[4]~input_o  $ ((!\Registers_ALU[37]~input_o )))) # (\Registers_ALU[36]~input_o  & (((\Registers_ALU[3]~input_o ) # 
// (\Registers_ALU[37]~input_o )))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (((\Registers_ALU[37]~input_o  & !\Registers_ALU[3]~input_o )))) # (\Registers_ALU[36]~input_o  & (!\Registers_ALU[4]~input_o  $ 
// ((!\Registers_ALU[37]~input_o )))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[4]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP4|PartialProduct .lut_mask = 64'h1E141E142D7D2D7D;
defparam \Mul|FPP2|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N3
cyclonev_lcell_comb \Mul|Add30|Carry[6] (
// Equation(s):
// \Mul|Add30|Carry [6] = ( \Mul|FPP2|BPP3|PartialProduct~combout  & ( ((!\Mul|Add30|Carry~0_combout  & (\Mul|FPP2|BPP2|PartialProduct~combout  & \Mul|FPP3|BPP0|PartialProduct~combout )) # (\Mul|Add30|Carry~0_combout  & 
// ((\Mul|FPP3|BPP0|PartialProduct~combout ) # (\Mul|FPP2|BPP2|PartialProduct~combout )))) # (\Mul|FPP3|BPP1|PartialProduct~combout ) ) ) # ( !\Mul|FPP2|BPP3|PartialProduct~combout  & ( (\Mul|FPP3|BPP1|PartialProduct~combout  & ((!\Mul|Add30|Carry~0_combout  
// & (\Mul|FPP2|BPP2|PartialProduct~combout  & \Mul|FPP3|BPP0|PartialProduct~combout )) # (\Mul|Add30|Carry~0_combout  & ((\Mul|FPP3|BPP0|PartialProduct~combout ) # (\Mul|FPP2|BPP2|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add30|Carry~0_combout ),
	.datab(!\Mul|FPP3|BPP1|PartialProduct~combout ),
	.datac(!\Mul|FPP2|BPP2|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP0|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP3|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[6] .extended_lut = "off";
defparam \Mul|Add30|Carry[6] .lut_mask = 64'h01130113377F377F;
defparam \Mul|Add30|Carry[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N48
cyclonev_lcell_comb \Mul|FPP3|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP2|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[39]~input_o  $ ((!\Registers_ALU[2]~input_o )))) # (\Registers_ALU[38]~input_o  & (((\Registers_ALU[1]~input_o )) # 
// (\Registers_ALU[39]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[1]~input_o )))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[39]~input_o  $ 
// ((!\Registers_ALU[2]~input_o )))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[2]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP2|PartialProduct .lut_mask = 64'h50665066665F665F;
defparam \Mul|FPP3|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N15
cyclonev_lcell_comb \Mul|Add30|Result[6] (
// Equation(s):
// \Mul|Add30|Result [6] = ( \Mul|FPP3|BPP2|PartialProduct~combout  & ( !\Mul|FPP2|BPP4|PartialProduct~combout  $ (\Mul|Add30|Carry [6]) ) ) # ( !\Mul|FPP3|BPP2|PartialProduct~combout  & ( !\Mul|FPP2|BPP4|PartialProduct~combout  $ (!\Mul|Add30|Carry [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP2|BPP4|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [6]),
	.datae(gnd),
	.dataf(!\Mul|FPP3|BPP2|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[6] .extended_lut = "off";
defparam \Mul|Add30|Result[6] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add30|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N6
cyclonev_lcell_comb \Mul|FPP1|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP6|PartialProduct~combout  = ( \Registers_ALU[6]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (!\Registers_ALU[5]~input_o  & \Registers_ALU[35]~input_o )) # (\Registers_ALU[34]~input_o  & 
// ((!\Registers_ALU[35]~input_o ))))) # (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o ))) # (\Registers_ALU[34]~input_o  & ((\Registers_ALU[35]~input_o ) # (\Registers_ALU[5]~input_o ))))) ) ) # ( 
// !\Registers_ALU[6]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[5]~input_o ) # (\Registers_ALU[34]~input_o )))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[34]~input_o  & \Registers_ALU[5]~input_o )) 
// # (\Registers_ALU[35]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[34]~input_o ),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP6|PartialProduct .lut_mask = 64'h01F701F767916791;
defparam \Mul|FPP1|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N21
cyclonev_lcell_comb \Mul|FPP0|BPP8|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP8|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[8]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[7]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP8|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP8|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP8|PartialProduct~0 .lut_mask = 64'h222222223C3C3C3C;
defparam \Mul|FPP0|BPP8|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N48
cyclonev_lcell_comb \Mul|Add32A|Carry~5 (
// Equation(s):
// \Mul|Add32A|Carry~5_combout  = ( \Mul|FPP0|BPP8|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP6|PartialProduct~combout  ) ) # ( !\Mul|FPP0|BPP8|PartialProduct~0_combout  & ( \Mul|FPP1|BPP6|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP1|BPP6|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP8|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~5 .extended_lut = "off";
defparam \Mul|Add32A|Carry~5 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add32A|Carry~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N18
cyclonev_lcell_comb \Mul|Add32B|Carry~2 (
// Equation(s):
// \Mul|Add32B|Carry~2_combout  = ( \Mul|Add30|Result [6] & ( \Mul|Add32A|Carry~5_combout  & ( (!\Mul|FPP1|BPP5|PartialProduct~combout  & (\Mul|FPP0|BPP7|PartialProduct~0_combout  & ((\Mul|Add32A|Carry~4_combout ) # (\Mul|Add32A|Carry~3_combout )))) # 
// (\Mul|FPP1|BPP5|PartialProduct~combout  & (((\Mul|Add32A|Carry~4_combout ) # (\Mul|FPP0|BPP7|PartialProduct~0_combout )) # (\Mul|Add32A|Carry~3_combout ))) ) ) ) # ( !\Mul|Add30|Result [6] & ( \Mul|Add32A|Carry~5_combout  & ( 
// (!\Mul|FPP1|BPP5|PartialProduct~combout  & ((!\Mul|FPP0|BPP7|PartialProduct~0_combout ) # ((!\Mul|Add32A|Carry~3_combout  & !\Mul|Add32A|Carry~4_combout )))) # (\Mul|FPP1|BPP5|PartialProduct~combout  & (!\Mul|Add32A|Carry~3_combout  & 
// (!\Mul|FPP0|BPP7|PartialProduct~0_combout  & !\Mul|Add32A|Carry~4_combout ))) ) ) ) # ( \Mul|Add30|Result [6] & ( !\Mul|Add32A|Carry~5_combout  & ( (!\Mul|FPP1|BPP5|PartialProduct~combout  & ((!\Mul|FPP0|BPP7|PartialProduct~0_combout ) # 
// ((!\Mul|Add32A|Carry~3_combout  & !\Mul|Add32A|Carry~4_combout )))) # (\Mul|FPP1|BPP5|PartialProduct~combout  & (!\Mul|Add32A|Carry~3_combout  & (!\Mul|FPP0|BPP7|PartialProduct~0_combout  & !\Mul|Add32A|Carry~4_combout ))) ) ) ) # ( !\Mul|Add30|Result [6] 
// & ( !\Mul|Add32A|Carry~5_combout  & ( (!\Mul|FPP1|BPP5|PartialProduct~combout  & (\Mul|FPP0|BPP7|PartialProduct~0_combout  & ((\Mul|Add32A|Carry~4_combout ) # (\Mul|Add32A|Carry~3_combout )))) # (\Mul|FPP1|BPP5|PartialProduct~combout  & 
// (((\Mul|Add32A|Carry~4_combout ) # (\Mul|FPP0|BPP7|PartialProduct~0_combout )) # (\Mul|Add32A|Carry~3_combout ))) ) ) )

	.dataa(!\Mul|Add32A|Carry~3_combout ),
	.datab(!\Mul|FPP1|BPP5|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP7|PartialProduct~0_combout ),
	.datad(!\Mul|Add32A|Carry~4_combout ),
	.datae(!\Mul|Add30|Result [6]),
	.dataf(!\Mul|Add32A|Carry~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~2 .extended_lut = "off";
defparam \Mul|Add32B|Carry~2 .lut_mask = 64'h173FE8C0E8C0173F;
defparam \Mul|Add32B|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y60_N61
cyclonev_io_ibuf \Registers_ALU[40]~input (
	.i(Registers_ALU[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[40]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[40]~input .bus_hold = "false";
defparam \Registers_ALU[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N36
cyclonev_lcell_comb \Mul|FPP4|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP4|BPP0|PartialProduct~0_combout  = ( \Registers_ALU[0]~input_o  & ( \Registers_ALU[40]~input_o  & ( !\Registers_ALU[39]~input_o  ) ) ) # ( \Registers_ALU[0]~input_o  & ( !\Registers_ALU[40]~input_o  & ( \Registers_ALU[39]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[0]~input_o ),
	.dataf(!\Registers_ALU[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP4|BPP0|PartialProduct~0 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mul|FPP4|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N24
cyclonev_lcell_comb \Mul|Add32C|Result[8] (
// Equation(s):
// \Mul|Add32C|Result [8] = ( \Mul|Add30|Result [5] & ( \Mul|FPP4|BPP0|PartialProduct~0_combout  & ( !\Mul|Add32B|Carry~2_combout  $ (((!\Mul|Add32C|Carry~1_combout  & ((\Mul|Add32B|Carry [7]) # (\Mul|Add32A|Result [7]))) # (\Mul|Add32C|Carry~1_combout  & 
// ((!\Mul|Add32A|Result [7]) # (!\Mul|Add32B|Carry [7]))))) ) ) ) # ( !\Mul|Add30|Result [5] & ( \Mul|FPP4|BPP0|PartialProduct~0_combout  & ( !\Mul|Add32B|Carry~2_combout  $ (((!\Mul|Add32C|Carry~1_combout  & (\Mul|Add32A|Result [7] & \Mul|Add32B|Carry 
// [7])) # (\Mul|Add32C|Carry~1_combout  & ((\Mul|Add32B|Carry [7]) # (\Mul|Add32A|Result [7]))))) ) ) ) # ( \Mul|Add30|Result [5] & ( !\Mul|FPP4|BPP0|PartialProduct~0_combout  & ( !\Mul|Add32B|Carry~2_combout  $ (((!\Mul|Add32C|Carry~1_combout  & 
// (!\Mul|Add32A|Result [7] & !\Mul|Add32B|Carry [7])) # (\Mul|Add32C|Carry~1_combout  & (\Mul|Add32A|Result [7] & \Mul|Add32B|Carry [7])))) ) ) ) # ( !\Mul|Add30|Result [5] & ( !\Mul|FPP4|BPP0|PartialProduct~0_combout  & ( !\Mul|Add32B|Carry~2_combout  $ 
// (((!\Mul|Add32C|Carry~1_combout  & ((!\Mul|Add32A|Result [7]) # (!\Mul|Add32B|Carry [7]))) # (\Mul|Add32C|Carry~1_combout  & (!\Mul|Add32A|Result [7] & !\Mul|Add32B|Carry [7])))) ) ) )

	.dataa(!\Mul|Add32C|Carry~1_combout ),
	.datab(!\Mul|Add32A|Result [7]),
	.datac(!\Mul|Add32B|Carry [7]),
	.datad(!\Mul|Add32B|Carry~2_combout ),
	.datae(!\Mul|Add30|Result [5]),
	.dataf(!\Mul|FPP4|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[8] .extended_lut = "off";
defparam \Mul|Add32C|Result[8] .lut_mask = 64'h17E87E81E817817E;
defparam \Mul|Add32C|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N27
cyclonev_lcell_comb \LS|D8~feeder (
// Equation(s):
// \LS|D8~feeder_combout  = ( LSRDataIn[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D8~feeder .extended_lut = "off";
defparam \LS|D8~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y46_N29
dffeas \LS|D8 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D8~feeder_combout ),
	.asdata(\LS|D7~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D8 .is_wysiwyg = "true";
defparam \LS|D8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N6
cyclonev_lcell_comb \InputXORB[8]~8 (
// Equation(s):
// \InputXORB[8]~8_combout  = ( \IR_ALU[21]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[40]~input_o ) ) ) # ( !\IR_ALU[21]~input_o  & ( (\Registers_ALU[40]~input_o  & \Control_ALU[24]~input_o ) ) )

	.dataa(!\Registers_ALU[40]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[8]~8 .extended_lut = "off";
defparam \InputXORB[8]~8 .lut_mask = 64'h00550055FF55FF55;
defparam \InputXORB[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N24
cyclonev_lcell_comb \InputXORB[8] (
// Equation(s):
// InputXORB[8] = ( InputXORB[8] & ( (!ALURegSelector[1]) # (\InputXORB[8]~8_combout ) ) ) # ( !InputXORB[8] & ( (\InputXORB[8]~8_combout  & ALURegSelector[1]) ) )

	.dataa(gnd),
	.datab(!\InputXORB[8]~8_combout ),
	.datac(gnd),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(!InputXORB[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[8] .extended_lut = "off";
defparam \InputXORB[8] .lut_mask = 64'h00330033FF33FF33;
defparam \InputXORB[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N30
cyclonev_lcell_comb \InputANDB[8]~9 (
// Equation(s):
// \InputANDB[8]~9_combout  = ( AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\IR_ALU[21]~input_o )) # (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\Registers_ALU[40]~input_o )) # 
// (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\IR_ALU[21]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!AndBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[8]~9 .extended_lut = "off";
defparam \InputANDB[8]~9 .lut_mask = 64'h303F303F505F505F;
defparam \InputANDB[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N0
cyclonev_lcell_comb \InputANDB[8] (
// Equation(s):
// InputANDB[8] = (!\InputANDB[0]~1_combout  & ((InputANDB[8]))) # (\InputANDB[0]~1_combout  & (\InputANDB[8]~9_combout ))

	.dataa(!\InputANDB[8]~9_combout ),
	.datab(gnd),
	.datac(!InputANDB[8]),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[8] .extended_lut = "off";
defparam \InputANDB[8] .lut_mask = 64'h0F550F550F550F55;
defparam \InputANDB[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y115_N1
cyclonev_io_ibuf \IR_ALU[22]~input (
	.i(IR_ALU[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[22]~input_o ));
// synopsys translate_off
defparam \IR_ALU[22]~input .bus_hold = "false";
defparam \IR_ALU[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N9
cyclonev_lcell_comb \AdderInputB[8]~35 (
// Equation(s):
// \AdderInputB[8]~35_combout  = ( \AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & \IR_ALU[13]~input_o ) ) ) # ( !\AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & ((\IR_ALU[22]~input_o ))) # (\AdderInputB[8]~31_combout  & 
// (!\Registers_ALU[40]~input_o )) ) )

	.dataa(!\Registers_ALU[40]~input_o ),
	.datab(!\AdderInputB[8]~31_combout ),
	.datac(!\IR_ALU[13]~input_o ),
	.datad(!\IR_ALU[22]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[8]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[8]~35 .extended_lut = "off";
defparam \AdderInputB[8]~35 .lut_mask = 64'h22EE22EE0C0C0C0C;
defparam \AdderInputB[8]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N36
cyclonev_lcell_comb \AdderInputB[8]~111 (
// Equation(s):
// \AdderInputB[8]~111_combout  = ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (\AdderInputB[5]~13_combout  & ((!\AddrBSelector[6]~1_combout  & (\IR_ALU[21]~input_o )) # (\AddrBSelector[6]~1_combout  & ((\AdderInputB[8]~35_combout )))))) # 
// (\Control_ALU[14]~input_o  & ((((!\IR_ALU[21]~input_o ))))) ) ) # ( \Control_ALU[21]~input_o  & ( (((\Registers_ALU[40]~input_o ))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\AddrBSelector[6]~1_combout ),
	.datac(!\Registers_ALU[40]~input_o ),
	.datad(!\IR_ALU[21]~input_o ),
	.datae(!\Control_ALU[21]~input_o ),
	.dataf(!\AdderInputB[8]~35_combout ),
	.datag(!\AdderInputB[5]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[8]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[8]~111 .extended_lut = "on";
defparam \AdderInputB[8]~111 .lut_mask = 64'h55080F0F570A0F0F;
defparam \AdderInputB[8]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N57
cyclonev_lcell_comb \AdderInputB[8] (
// Equation(s):
// AdderInputB[8] = ( \AdderInputB[8]~111_combout  & ( (AdderInputB[8]) # (\AdderInputB[0]~15_combout ) ) ) # ( !\AdderInputB[8]~111_combout  & ( (!\AdderInputB[0]~15_combout  & AdderInputB[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(!AdderInputB[8]),
	.datae(gnd),
	.dataf(!\AdderInputB[8]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[8] .extended_lut = "off";
defparam \AdderInputB[8] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputB[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y115_N41
cyclonev_io_ibuf \PC_ALU[8]~input (
	.i(PC_ALU[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[8]~input_o ));
// synopsys translate_off
defparam \PC_ALU[8]~input .bus_hold = "false";
defparam \PC_ALU[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N21
cyclonev_lcell_comb \AdderInputA[8]~10 (
// Equation(s):
// \AdderInputA[8]~10_combout  = ( AddrASelector[1] & ( \PC_ALU[8]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[8]~input_o  ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[8]~input_o ),
	.datac(!\PC_ALU[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[8]~10 .extended_lut = "off";
defparam \AdderInputA[8]~10 .lut_mask = 64'h333333330F0F0F0F;
defparam \AdderInputA[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N18
cyclonev_lcell_comb \AdderInputA[8] (
// Equation(s):
// AdderInputA[8] = ( \AdderInputA[8]~10_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[8]) ) ) # ( !\AdderInputA[8]~10_combout  & ( (AdderInputA[8] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(!AdderInputA[8]),
	.datab(gnd),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[8]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[8] .extended_lut = "off";
defparam \AdderInputA[8] .lut_mask = 64'h505050505F5F5F5F;
defparam \AdderInputA[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N15
cyclonev_lcell_comb \CRAA32|Carry[8] (
// Equation(s):
// \CRAA32|Carry [8] = ( AdderInputA[7] & ( (\CRAA32|Carry [7]) # (AdderInputB[7]) ) ) # ( !AdderInputA[7] & ( (AdderInputB[7] & \CRAA32|Carry [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[7]),
	.datad(!\CRAA32|Carry [7]),
	.datae(gnd),
	.dataf(!AdderInputA[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[8] .extended_lut = "off";
defparam \CRAA32|Carry[8] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \CRAA32|Carry[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N27
cyclonev_lcell_comb \CRAA32|Result[8] (
// Equation(s):
// \CRAA32|Result [8] = ( \CRAA32|Carry [8] & ( !AdderInputB[8] $ (AdderInputA[8]) ) ) # ( !\CRAA32|Carry [8] & ( !AdderInputB[8] $ (!AdderInputA[8]) ) )

	.dataa(gnd),
	.datab(!AdderInputB[8]),
	.datac(gnd),
	.datad(!AdderInputA[8]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[8] .extended_lut = "off";
defparam \CRAA32|Result[8] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \CRAA32|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N30
cyclonev_lcell_comb \InputORB[8]~9 (
// Equation(s):
// \InputORB[8]~9_combout  = ( \Control_ALU[29]~input_o  & ( \IR_ALU[12]~input_o  ) ) # ( !\Control_ALU[29]~input_o  & ( (!OrBselector[1] & ((\Registers_ALU[40]~input_o ))) # (OrBselector[1] & (\IR_ALU[21]~input_o )) ) )

	.dataa(!\IR_ALU[21]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!OrBselector[1]),
	.datad(!\Registers_ALU[40]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[8]~9 .extended_lut = "off";
defparam \InputORB[8]~9 .lut_mask = 64'h05F505F533333333;
defparam \InputORB[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N9
cyclonev_lcell_comb \InputORB[8] (
// Equation(s):
// InputORB[8] = ( \InputORB[8]~9_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[8]) ) ) # ( !\InputORB[8]~9_combout  & ( (InputORB[8] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[8]),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[8] .extended_lut = "off";
defparam \InputORB[8] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InputORB[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N48
cyclonev_lcell_comb \ALU_Registers[8]~181 (
// Equation(s):
// \ALU_Registers[8]~181_combout  = ( !\Registers_ALU[8]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((((\CRAA32|Result [8] & \ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[8]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[8]))))) ) ) # ( \Registers_ALU[8]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputANDB[8])) # (\ALU_Registers[31]~1_combout  & ((\CRAA32|Result [8])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[8]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!InputXORB[8]),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[8]),
	.datad(!\CRAA32|Result [8]),
	.datae(!\Registers_ALU[8]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[8]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[8]~181 .extended_lut = "on";
defparam \ALU_Registers[8]~181 .lut_mask = 64'h03033F3F11DD22EE;
defparam \ALU_Registers[8]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N18
cyclonev_lcell_comb \ALU_Registers[8]~177 (
// Equation(s):
// \ALU_Registers[8]~177_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[8]~181_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32C|Result [8]))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D8~q ) # (\LSR|D8~q )) # (\ASR|D8~q )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32C|Result [8])) ) )

	.dataa(!\Mul|Add32C|Result [8]),
	.datab(!\ASR|D8~q ),
	.datac(!\LSR|D8~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D8~q ),
	.datag(!\ALU_Registers[8]~181_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[8]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[8]~177 .extended_lut = "on";
defparam \ALU_Registers[8]~177 .lut_mask = 64'h0F553F550F55FF55;
defparam \ALU_Registers[8]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N36
cyclonev_lcell_comb \ALU_Registers[8]$latch (
// Equation(s):
// \ALU_Registers[8]$latch~combout  = ( \ALU_Registers[8]~177_combout  & ( (\ALU_Registers[8]$latch~combout ) # (\ALU_Registers[31]~3_combout ) ) ) # ( !\ALU_Registers[8]~177_combout  & ( (!\ALU_Registers[31]~3_combout  & \ALU_Registers[8]$latch~combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[31]~3_combout ),
	.datad(!\ALU_Registers[8]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[8]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[8]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[8]$latch .extended_lut = "off";
defparam \ALU_Registers[8]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_Registers[8]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N54
cyclonev_lcell_comb \LS|D9~feeder (
// Equation(s):
// \LS|D9~feeder_combout  = ( LSRDataIn[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D9~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D9~feeder .extended_lut = "off";
defparam \LS|D9~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D9~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y46_N56
dffeas \LS|D9 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D9~feeder_combout ),
	.asdata(\LS|D8~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D9 .is_wysiwyg = "true";
defparam \LS|D9 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N55
cyclonev_io_ibuf \Registers_ALU[41]~input (
	.i(Registers_ALU[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[41]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[41]~input .bus_hold = "false";
defparam \Registers_ALU[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N45
cyclonev_lcell_comb \Mul|Add26A|Result[3] (
// Equation(s):
// \Mul|Add26A|Result [3] = ( \Registers_ALU[0]~input_o  & ( \Registers_ALU[39]~input_o  & ( !\Registers_ALU[41]~input_o  $ (((!\Registers_ALU[40]~input_o  & !\Registers_ALU[1]~input_o ))) ) ) ) # ( !\Registers_ALU[0]~input_o  & ( \Registers_ALU[39]~input_o  
// & ( (!\Registers_ALU[40]~input_o  & \Registers_ALU[1]~input_o ) ) ) ) # ( \Registers_ALU[0]~input_o  & ( !\Registers_ALU[39]~input_o  & ( !\Registers_ALU[41]~input_o  $ (((!\Registers_ALU[40]~input_o ) # (!\Registers_ALU[1]~input_o ))) ) ) ) # ( 
// !\Registers_ALU[0]~input_o  & ( !\Registers_ALU[39]~input_o  & ( (\Registers_ALU[40]~input_o  & \Registers_ALU[1]~input_o ) ) ) )

	.dataa(!\Registers_ALU[41]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[0]~input_o ),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[3] .extended_lut = "off";
defparam \Mul|Add26A|Result[3] .lut_mask = 64'h030356560C0C6A6A;
defparam \Mul|Add26A|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N54
cyclonev_lcell_comb \Mul|Add32C|Carry[9] (
// Equation(s):
// \Mul|Add32C|Carry [9] = ( \Mul|Add30|Result [5] & ( \Mul|FPP4|BPP0|PartialProduct~0_combout  & ( (!\Mul|Add32C|Carry~1_combout  & (!\Mul|Add32B|Carry~2_combout  $ (((!\Mul|Add32A|Result [7] & !\Mul|Add32B|Carry [7]))))) # (\Mul|Add32C|Carry~1_combout  & 
// ((!\Mul|Add32B|Carry~2_combout ) # (!\Mul|Add32A|Result [7] $ (\Mul|Add32B|Carry [7])))) ) ) ) # ( !\Mul|Add30|Result [5] & ( \Mul|FPP4|BPP0|PartialProduct~0_combout  & ( (!\Mul|Add32A|Result [7] & (((\Mul|Add32C|Carry~1_combout  & \Mul|Add32B|Carry [7])) 
// # (\Mul|Add32B|Carry~2_combout ))) # (\Mul|Add32A|Result [7] & ((!\Mul|Add32B|Carry [7] & ((\Mul|Add32B|Carry~2_combout ) # (\Mul|Add32C|Carry~1_combout ))) # (\Mul|Add32B|Carry [7] & ((!\Mul|Add32B|Carry~2_combout ))))) ) ) ) # ( \Mul|Add30|Result [5] & 
// ( !\Mul|FPP4|BPP0|PartialProduct~0_combout  & ( (\Mul|Add32C|Carry~1_combout  & ((!\Mul|Add32A|Result [7] & (!\Mul|Add32B|Carry [7] & \Mul|Add32B|Carry~2_combout )) # (\Mul|Add32A|Result [7] & (\Mul|Add32B|Carry [7] & !\Mul|Add32B|Carry~2_combout )))) ) ) 
// ) # ( !\Mul|Add30|Result [5] & ( !\Mul|FPP4|BPP0|PartialProduct~0_combout  & ( (\Mul|Add32C|Carry~1_combout  & (\Mul|Add32B|Carry~2_combout  & (!\Mul|Add32A|Result [7] $ (!\Mul|Add32B|Carry [7])))) ) ) )

	.dataa(!\Mul|Add32C|Carry~1_combout ),
	.datab(!\Mul|Add32A|Result [7]),
	.datac(!\Mul|Add32B|Carry [7]),
	.datad(!\Mul|Add32B|Carry~2_combout ),
	.datae(!\Mul|Add30|Result [5]),
	.dataf(!\Mul|FPP4|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[9] .extended_lut = "off";
defparam \Mul|Add32C|Carry[9] .lut_mask = 64'h0014014017FC7FC1;
defparam \Mul|Add32C|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N9
cyclonev_lcell_comb \Mul|Add32A|Result[8] (
// Equation(s):
// \Mul|Add32A|Result [8] = ( \Mul|Add32A|Carry~5_combout  & ( (!\Mul|FPP1|BPP5|PartialProduct~combout  & ((!\Mul|FPP0|BPP7|PartialProduct~0_combout ) # ((!\Mul|Add32A|Carry~3_combout  & !\Mul|Add32A|Carry~4_combout )))) # 
// (\Mul|FPP1|BPP5|PartialProduct~combout  & (!\Mul|Add32A|Carry~3_combout  & (!\Mul|Add32A|Carry~4_combout  & !\Mul|FPP0|BPP7|PartialProduct~0_combout ))) ) ) # ( !\Mul|Add32A|Carry~5_combout  & ( (!\Mul|FPP1|BPP5|PartialProduct~combout  & 
// (\Mul|FPP0|BPP7|PartialProduct~0_combout  & ((\Mul|Add32A|Carry~4_combout ) # (\Mul|Add32A|Carry~3_combout )))) # (\Mul|FPP1|BPP5|PartialProduct~combout  & (((\Mul|FPP0|BPP7|PartialProduct~0_combout ) # (\Mul|Add32A|Carry~4_combout )) # 
// (\Mul|Add32A|Carry~3_combout ))) ) )

	.dataa(!\Mul|Add32A|Carry~3_combout ),
	.datab(!\Mul|FPP1|BPP5|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry~4_combout ),
	.datad(!\Mul|FPP0|BPP7|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Carry~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[8] .extended_lut = "off";
defparam \Mul|Add32A|Result[8] .lut_mask = 64'h137F137FEC80EC80;
defparam \Mul|Add32A|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N15
cyclonev_lcell_comb \Mul|Add32B|Carry[9] (
// Equation(s):
// \Mul|Add32B|Carry [9] = ( \Mul|Add32A|Result [7] & ( (!\Mul|Add32A|Result [8] & (\Mul|Add30|Result [6] & ((\Mul|Add32B|Carry [7]) # (\Mul|Add30|Result [5])))) # (\Mul|Add32A|Result [8] & (((\Mul|Add30|Result [6]) # (\Mul|Add32B|Carry [7])) # 
// (\Mul|Add30|Result [5]))) ) ) # ( !\Mul|Add32A|Result [7] & ( (!\Mul|Add32A|Result [8] & (\Mul|Add30|Result [5] & (\Mul|Add32B|Carry [7] & \Mul|Add30|Result [6]))) # (\Mul|Add32A|Result [8] & (((\Mul|Add30|Result [5] & \Mul|Add32B|Carry [7])) # 
// (\Mul|Add30|Result [6]))) ) )

	.dataa(!\Mul|Add30|Result [5]),
	.datab(!\Mul|Add32B|Carry [7]),
	.datac(!\Mul|Add32A|Result [8]),
	.datad(!\Mul|Add30|Result [6]),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[9] .extended_lut = "off";
defparam \Mul|Add32B|Carry[9] .lut_mask = 64'h011F011F077F077F;
defparam \Mul|Add32B|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N6
cyclonev_lcell_comb \Mul|FPP0|BPP9|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP9|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[9]~input_o  $ (!\Registers_ALU[33]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[8]~input_o ) ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[8]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP9|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP9|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP9|PartialProduct~0 .lut_mask = 64'h3300330066666666;
defparam \Mul|FPP0|BPP9|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y45_N42
cyclonev_lcell_comb \Mul|Add32A|Carry[9] (
// Equation(s):
// \Mul|Add32A|Carry [9] = ( \Mul|FPP0|BPP7|PartialProduct~0_combout  & ( \Mul|Add32A|Carry~3_combout  & ( (!\Mul|FPP1|BPP6|PartialProduct~combout  & !\Mul|FPP0|BPP8|PartialProduct~0_combout ) ) ) ) # ( !\Mul|FPP0|BPP7|PartialProduct~0_combout  & ( 
// \Mul|Add32A|Carry~3_combout  & ( (!\Mul|FPP1|BPP6|PartialProduct~combout  & ((!\Mul|FPP1|BPP5|PartialProduct~combout ) # (!\Mul|FPP0|BPP8|PartialProduct~0_combout ))) # (\Mul|FPP1|BPP6|PartialProduct~combout  & (!\Mul|FPP1|BPP5|PartialProduct~combout  & 
// !\Mul|FPP0|BPP8|PartialProduct~0_combout )) ) ) ) # ( \Mul|FPP0|BPP7|PartialProduct~0_combout  & ( !\Mul|Add32A|Carry~3_combout  & ( (!\Mul|FPP1|BPP6|PartialProduct~combout  & ((!\Mul|FPP0|BPP8|PartialProduct~0_combout ) # 
// ((!\Mul|FPP1|BPP5|PartialProduct~combout  & !\Mul|Add32A|Carry~4_combout )))) # (\Mul|FPP1|BPP6|PartialProduct~combout  & (!\Mul|FPP1|BPP5|PartialProduct~combout  & (!\Mul|FPP0|BPP8|PartialProduct~0_combout  & !\Mul|Add32A|Carry~4_combout ))) ) ) ) # ( 
// !\Mul|FPP0|BPP7|PartialProduct~0_combout  & ( !\Mul|Add32A|Carry~3_combout  & ( (!\Mul|FPP1|BPP6|PartialProduct~combout  & ((!\Mul|FPP1|BPP5|PartialProduct~combout ) # ((!\Mul|FPP0|BPP8|PartialProduct~0_combout ) # (!\Mul|Add32A|Carry~4_combout )))) # 
// (\Mul|FPP1|BPP6|PartialProduct~combout  & (!\Mul|FPP0|BPP8|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP5|PartialProduct~combout ) # (!\Mul|Add32A|Carry~4_combout )))) ) ) )

	.dataa(!\Mul|FPP1|BPP6|PartialProduct~combout ),
	.datab(!\Mul|FPP1|BPP5|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP8|PartialProduct~0_combout ),
	.datad(!\Mul|Add32A|Carry~4_combout ),
	.datae(!\Mul|FPP0|BPP7|PartialProduct~0_combout ),
	.dataf(!\Mul|Add32A|Carry~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry[9] .extended_lut = "off";
defparam \Mul|Add32A|Carry[9] .lut_mask = 64'hFAE8E8A0E8E8A0A0;
defparam \Mul|Add32A|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N48
cyclonev_lcell_comb \Mul|FPP1|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP7|PartialProduct~combout  = ( \Registers_ALU[33]~input_o  & ( (!\Registers_ALU[34]~input_o  & (!\Registers_ALU[7]~input_o  $ ((!\Registers_ALU[35]~input_o )))) # (\Registers_ALU[34]~input_o  & (((\Registers_ALU[6]~input_o ) # 
// (\Registers_ALU[35]~input_o )))) ) ) # ( !\Registers_ALU[33]~input_o  & ( (!\Registers_ALU[34]~input_o  & (((\Registers_ALU[35]~input_o  & !\Registers_ALU[6]~input_o )))) # (\Registers_ALU[34]~input_o  & (!\Registers_ALU[7]~input_o  $ 
// ((!\Registers_ALU[35]~input_o )))) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(!\Registers_ALU[34]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[33]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP7|PartialProduct .lut_mask = 64'h30663066663F663F;
defparam \Mul|FPP1|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N15
cyclonev_lcell_comb \Mul|Add32A|Result[9] (
// Equation(s):
// \Mul|Add32A|Result [9] = ( \Mul|FPP1|BPP7|PartialProduct~combout  & ( !\Mul|FPP0|BPP9|PartialProduct~0_combout  $ (!\Mul|Add32A|Carry [9]) ) ) # ( !\Mul|FPP1|BPP7|PartialProduct~combout  & ( !\Mul|FPP0|BPP9|PartialProduct~0_combout  $ (\Mul|Add32A|Carry 
// [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP0|BPP9|PartialProduct~0_combout ),
	.datad(!\Mul|Add32A|Carry [9]),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[9] .extended_lut = "off";
defparam \Mul|Add32A|Result[9] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add32A|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N51
cyclonev_lcell_comb \Mul|FPP3|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP3|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[39]~input_o  $ (((!\Registers_ALU[3]~input_o ))))) # (\Registers_ALU[38]~input_o  & (((\Registers_ALU[2]~input_o )) # 
// (\Registers_ALU[39]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (\Registers_ALU[39]~input_o  & (!\Registers_ALU[2]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[39]~input_o  $ 
// (((!\Registers_ALU[3]~input_o ))))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[2]~input_o ),
	.datac(!\Registers_ALU[3]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP3|PartialProduct .lut_mask = 64'h445A445A5A775A77;
defparam \Mul|FPP3|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N9
cyclonev_lcell_comb \Mul|FPP2|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP5|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[4]~input_o )) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[5]~input_o ))))) # 
// (\Registers_ALU[36]~input_o  & (((!\Registers_ALU[5]~input_o ) # (\Registers_ALU[35]~input_o )))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & (((\Registers_ALU[35]~input_o  & \Registers_ALU[5]~input_o )))) # 
// (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & ((\Registers_ALU[5]~input_o ))) # (\Registers_ALU[35]~input_o  & (\Registers_ALU[4]~input_o )))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[4]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP5|PartialProduct .lut_mask = 64'h015B015BDF85DF85;
defparam \Mul|FPP2|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N30
cyclonev_lcell_comb \Mul|Add30|Result[7] (
// Equation(s):
// \Mul|Add30|Result [7] = ( \Mul|FPP2|BPP4|PartialProduct~combout  & ( !\Mul|FPP3|BPP3|PartialProduct~combout  $ (!\Mul|FPP2|BPP5|PartialProduct~combout  $ (((\Mul|Add30|Carry [6]) # (\Mul|FPP3|BPP2|PartialProduct~combout )))) ) ) # ( 
// !\Mul|FPP2|BPP4|PartialProduct~combout  & ( !\Mul|FPP3|BPP3|PartialProduct~combout  $ (!\Mul|FPP2|BPP5|PartialProduct~combout  $ (((\Mul|FPP3|BPP2|PartialProduct~combout  & \Mul|Add30|Carry [6])))) ) )

	.dataa(!\Mul|FPP3|BPP3|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP5|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP2|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [6]),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP4|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[7] .extended_lut = "off";
defparam \Mul|Add30|Result[7] .lut_mask = 64'h6669666969996999;
defparam \Mul|Add30|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N36
cyclonev_lcell_comb \Mul|Add32C|Result[9] (
// Equation(s):
// \Mul|Add32C|Result [9] = ( \Mul|Add30|Result [7] & ( !\Mul|Add26A|Result [3] $ (!\Mul|Add32C|Carry [9] $ (!\Mul|Add32B|Carry [9] $ (\Mul|Add32A|Result [9]))) ) ) # ( !\Mul|Add30|Result [7] & ( !\Mul|Add26A|Result [3] $ (!\Mul|Add32C|Carry [9] $ 
// (!\Mul|Add32B|Carry [9] $ (!\Mul|Add32A|Result [9]))) ) )

	.dataa(!\Mul|Add26A|Result [3]),
	.datab(!\Mul|Add32C|Carry [9]),
	.datac(!\Mul|Add32B|Carry [9]),
	.datad(!\Mul|Add32A|Result [9]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[9] .extended_lut = "off";
defparam \Mul|Add32C|Result[9] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add32C|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y49_N6
cyclonev_lcell_comb \InputXORB[9]~9 (
// Equation(s):
// \InputXORB[9]~9_combout  = ( \Registers_ALU[41]~input_o  & ( \IR_ALU[22]~input_o  ) ) # ( !\Registers_ALU[41]~input_o  & ( \IR_ALU[22]~input_o  & ( !\Control_ALU[24]~input_o  ) ) ) # ( \Registers_ALU[41]~input_o  & ( !\IR_ALU[22]~input_o  & ( 
// \Control_ALU[24]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[24]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[41]~input_o ),
	.dataf(!\IR_ALU[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[9]~9 .extended_lut = "off";
defparam \InputXORB[9]~9 .lut_mask = 64'h00003333CCCCFFFF;
defparam \InputXORB[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N6
cyclonev_lcell_comb \InputXORB[9] (
// Equation(s):
// InputXORB[9] = ( InputXORB[9] & ( (!ALURegSelector[1]) # (\InputXORB[9]~9_combout ) ) ) # ( !InputXORB[9] & ( (\InputXORB[9]~9_combout  & ALURegSelector[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[9]~9_combout ),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(!InputXORB[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[9] .extended_lut = "off";
defparam \InputXORB[9] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputXORB[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N42
cyclonev_lcell_comb \InputANDB[9]~10 (
// Equation(s):
// \InputANDB[9]~10_combout  = ( AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\IR_ALU[22]~input_o )) # (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\Registers_ALU[41]~input_o )) # 
// (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\IR_ALU[22]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!AndBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[9]~10 .extended_lut = "off";
defparam \InputANDB[9]~10 .lut_mask = 64'h0A5F0A5F22772277;
defparam \InputANDB[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N33
cyclonev_lcell_comb \InputANDB[9] (
// Equation(s):
// InputANDB[9] = ( \InputANDB[0]~1_combout  & ( \InputANDB[9]~10_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[9]~10_combout ),
	.datad(!InputANDB[9]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[9] .extended_lut = "off";
defparam \InputANDB[9] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputANDB[9] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y63_N21
cyclonev_io_ibuf \IR_ALU[23]~input (
	.i(IR_ALU[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[23]~input_o ));
// synopsys translate_off
defparam \IR_ALU[23]~input .bus_hold = "false";
defparam \IR_ALU[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N12
cyclonev_lcell_comb \AdderInputB[9]~36 (
// Equation(s):
// \AdderInputB[9]~36_combout  = ( \AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & \IR_ALU[14]~input_o ) ) ) # ( !\AdderInputB[8]~32_combout  & ( (!\AdderInputB[8]~31_combout  & (\IR_ALU[23]~input_o )) # (\AdderInputB[8]~31_combout  & 
// ((!\Registers_ALU[41]~input_o ))) ) )

	.dataa(!\IR_ALU[23]~input_o ),
	.datab(!\AdderInputB[8]~31_combout ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\IR_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[9]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[9]~36 .extended_lut = "off";
defparam \AdderInputB[9]~36 .lut_mask = 64'h7474747400CC00CC;
defparam \AdderInputB[9]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N42
cyclonev_lcell_comb \AdderInputB[9]~107 (
// Equation(s):
// \AdderInputB[9]~107_combout  = ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (\AdderInputB[5]~13_combout  & ((!\AddrBSelector[6]~1_combout  & (\IR_ALU[22]~input_o )) # (\AddrBSelector[6]~1_combout  & ((\AdderInputB[9]~36_combout )))))) # 
// (\Control_ALU[14]~input_o  & ((((!\IR_ALU[22]~input_o ))))) ) ) # ( \Control_ALU[21]~input_o  & ( (((\Registers_ALU[41]~input_o ))) ) )

	.dataa(!\AddrBSelector[6]~1_combout ),
	.datab(!\Control_ALU[14]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\IR_ALU[22]~input_o ),
	.datae(!\Control_ALU[21]~input_o ),
	.dataf(!\AdderInputB[9]~36_combout ),
	.datag(!\AdderInputB[5]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[9]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[9]~107 .extended_lut = "on";
defparam \AdderInputB[9]~107 .lut_mask = 64'h33080F0F370C0F0F;
defparam \AdderInputB[9]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N0
cyclonev_lcell_comb \AdderInputB[9] (
// Equation(s):
// AdderInputB[9] = ( \AdderInputB[9]~107_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[9]) ) ) # ( !\AdderInputB[9]~107_combout  & ( (AdderInputB[9] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[9]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[9]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[9] .extended_lut = "off";
defparam \AdderInputB[9] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[9] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y14_N4
cyclonev_io_ibuf \PC_ALU[9]~input (
	.i(PC_ALU[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[9]~input_o ));
// synopsys translate_off
defparam \PC_ALU[9]~input .bus_hold = "false";
defparam \PC_ALU[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N54
cyclonev_lcell_comb \AdderInputA[9]~11 (
// Equation(s):
// \AdderInputA[9]~11_combout  = ( \PC_ALU[9]~input_o  & ( AddrASelector[1] ) ) # ( \PC_ALU[9]~input_o  & ( !AddrASelector[1] & ( \Registers_ALU[9]~input_o  ) ) ) # ( !\PC_ALU[9]~input_o  & ( !AddrASelector[1] & ( \Registers_ALU[9]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC_ALU[9]~input_o ),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[9]~11 .extended_lut = "off";
defparam \AdderInputA[9]~11 .lut_mask = 64'h333333330000FFFF;
defparam \AdderInputA[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N6
cyclonev_lcell_comb \AdderInputA[9] (
// Equation(s):
// AdderInputA[9] = ( \AdderInputA[9]~11_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[9]) ) ) # ( !\AdderInputA[9]~11_combout  & ( (AdderInputA[9] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[9]),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[9] .extended_lut = "off";
defparam \AdderInputA[9] .lut_mask = 64'h303030303F3F3F3F;
defparam \AdderInputA[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N45
cyclonev_lcell_comb \CRAA32|Carry~0 (
// Equation(s):
// \CRAA32|Carry~0_combout  = ( AdderInputA[9] & ( !AdderInputB[9] ) ) # ( !AdderInputA[9] & ( AdderInputB[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputB[9]),
	.datae(gnd),
	.dataf(!AdderInputA[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~0 .extended_lut = "off";
defparam \CRAA32|Carry~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CRAA32|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N24
cyclonev_lcell_comb \CRAA32|Result[9] (
// Equation(s):
// \CRAA32|Result [9] = ( \CRAA32|Carry [8] & ( !\CRAA32|Carry~0_combout  $ (((!AdderInputB[8] & !AdderInputA[8]))) ) ) # ( !\CRAA32|Carry [8] & ( !\CRAA32|Carry~0_combout  $ (((!AdderInputB[8]) # (!AdderInputA[8]))) ) )

	.dataa(!\CRAA32|Carry~0_combout ),
	.datab(!AdderInputB[8]),
	.datac(!AdderInputA[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[9] .extended_lut = "off";
defparam \CRAA32|Result[9] .lut_mask = 64'h565656566A6A6A6A;
defparam \CRAA32|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N24
cyclonev_lcell_comb \InputORB[9]~10 (
// Equation(s):
// \InputORB[9]~10_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[22]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[41]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[41]~input_o ),
	.datab(!\IR_ALU[22]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[9]~10 .extended_lut = "off";
defparam \InputORB[9]~10 .lut_mask = 64'h550F550F330F330F;
defparam \InputORB[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N48
cyclonev_lcell_comb \InputORB[9] (
// Equation(s):
// InputORB[9] = ( \InputORB[9]~10_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[9]) ) ) # ( !\InputORB[9]~10_combout  & ( (InputORB[9] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[9]),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[9] .extended_lut = "off";
defparam \InputORB[9] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InputORB[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N12
cyclonev_lcell_comb \ALU_Registers[9]~173 (
// Equation(s):
// \ALU_Registers[9]~173_combout  = ( !\Registers_ALU[9]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((((\CRAA32|Result [9] & \ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[9]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[9]))))) ) ) # ( \Registers_ALU[9]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputANDB[9])) # (\ALU_Registers[31]~1_combout  & ((\CRAA32|Result [9])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[9]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!\ALU_Registers[31]~0_combout ),
	.datab(!InputXORB[9]),
	.datac(!InputANDB[9]),
	.datad(!\CRAA32|Result [9]),
	.datae(!\Registers_ALU[9]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[9]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[9]~173 .extended_lut = "on";
defparam \ALU_Registers[9]~173 .lut_mask = 64'h05055F5F11BB44EE;
defparam \ALU_Registers[9]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N24
cyclonev_lcell_comb \ALU_Registers[9]~169 (
// Equation(s):
// \ALU_Registers[9]~169_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[9]~173_combout )))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32C|Result [9]))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D9~q )) # (\LSR|D9~q )) # (\LS|D9~q ))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32C|Result [9]))))) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\LS|D9~q ),
	.datac(!\LSR|D9~q ),
	.datad(!\Mul|Add32C|Result [9]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D9~q ),
	.datag(!\ALU_Registers[9]~173_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[9]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[9]~169 .extended_lut = "on";
defparam \ALU_Registers[9]~169 .lut_mask = 64'h0A5F2A7F0A5FAAFF;
defparam \ALU_Registers[9]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N9
cyclonev_lcell_comb \ALU_Registers[9]$latch (
// Equation(s):
// \ALU_Registers[9]$latch~combout  = ( \ALU_Registers[9]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[9]~169_combout ) ) ) # ( !\ALU_Registers[9]$latch~combout  & ( (\ALU_Registers[9]~169_combout  & \ALU_Registers[31]~3_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ALU_Registers[9]~169_combout ),
	.datac(gnd),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[9]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[9]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[9]$latch .extended_lut = "off";
defparam \ALU_Registers[9]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_Registers[9]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y38_N38
cyclonev_io_ibuf \Registers_ALU[42]~input (
	.i(Registers_ALU[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[42]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[42]~input .bus_hold = "false";
defparam \Registers_ALU[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N48
cyclonev_lcell_comb \InputANDB[10]~11 (
// Equation(s):
// \InputANDB[10]~11_combout  = ( \Registers_ALU[42]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!AndBselector[1]) # ((\IR_ALU[23]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\Registers_ALU[42]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (AndBselector[1] & ((\IR_ALU[23]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!AndBselector[1]),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\IR_ALU[23]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[42]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[10]~11 .extended_lut = "off";
defparam \InputANDB[10]~11 .lut_mask = 64'h03530353A3F3A3F3;
defparam \InputANDB[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N39
cyclonev_lcell_comb \InputANDB[10] (
// Equation(s):
// InputANDB[10] = ( \InputANDB[0]~1_combout  & ( \InputANDB[10]~11_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputANDB[10]),
	.datad(!\InputANDB[10]~11_combout ),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[10] .extended_lut = "off";
defparam \InputANDB[10] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \InputANDB[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N27
cyclonev_lcell_comb \AdderInputB[10]~37 (
// Equation(s):
// \AdderInputB[10]~37_combout  = ( \AdderInputB[11]~27_combout  & ( ((\IR_ALU[15]~input_o  & !\AddrBSelector[3]~0_combout )) # (\IR_ALU[13]~input_o ) ) ) # ( !\AdderInputB[11]~27_combout  & ( (\IR_ALU[15]~input_o  & !\AddrBSelector[3]~0_combout ) ) )

	.dataa(!\IR_ALU[15]~input_o ),
	.datab(gnd),
	.datac(!\AddrBSelector[3]~0_combout ),
	.datad(!\IR_ALU[13]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[11]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[10]~37 .extended_lut = "off";
defparam \AdderInputB[10]~37 .lut_mask = 64'h5050505050FF50FF;
defparam \AdderInputB[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N9
cyclonev_lcell_comb \AdderInputB[10]~38 (
// Equation(s):
// \AdderInputB[10]~38_combout  = ( \AdderInputB[8]~0_combout  & ( (!\AddrBSelector[5]~2_combout  & (\IR_ALU[0]~input_o )) # (\AddrBSelector[5]~2_combout  & ((\AdderInputB[10]~37_combout ))) ) ) # ( !\AdderInputB[8]~0_combout  & ( 
// (!\AddrBSelector[5]~2_combout  & ((\IR_ALU[0]~input_o ))) # (\AddrBSelector[5]~2_combout  & (!\Registers_ALU[42]~input_o )) ) )

	.dataa(!\Registers_ALU[42]~input_o ),
	.datab(!\AddrBSelector[5]~2_combout ),
	.datac(!\IR_ALU[0]~input_o ),
	.datad(!\AdderInputB[10]~37_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[10]~38 .extended_lut = "off";
defparam \AdderInputB[10]~38 .lut_mask = 64'h2E2E2E2E0C3F0C3F;
defparam \AdderInputB[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N48
cyclonev_lcell_comb \AdderInputB[10]~103 (
// Equation(s):
// \AdderInputB[10]~103_combout  = ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (\AdderInputB[5]~13_combout  & ((!\AddrBSelector[6]~1_combout  & (\IR_ALU[23]~input_o )) # (\AddrBSelector[6]~1_combout  & ((\AdderInputB[10]~38_combout )))))) 
// # (\Control_ALU[14]~input_o  & (!\IR_ALU[23]~input_o )) ) ) # ( \Control_ALU[21]~input_o  & ( (((\Registers_ALU[42]~input_o ))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\IR_ALU[23]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\AdderInputB[5]~13_combout ),
	.datae(!\Control_ALU[21]~input_o ),
	.dataf(!\AddrBSelector[6]~1_combout ),
	.datag(!\AdderInputB[10]~38_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[10]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[10]~103 .extended_lut = "on";
defparam \AdderInputB[10]~103 .lut_mask = 64'h44660F0F444E0F0F;
defparam \AdderInputB[10]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N45
cyclonev_lcell_comb \AdderInputB[10] (
// Equation(s):
// AdderInputB[10] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[10]~103_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[10] ) )

	.dataa(!\AdderInputB[10]~103_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputB[10]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[10] .extended_lut = "off";
defparam \AdderInputB[10] .lut_mask = 64'h00FF00FF55555555;
defparam \AdderInputB[10] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N58
cyclonev_io_ibuf \PC_ALU[10]~input (
	.i(PC_ALU[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[10]~input_o ));
// synopsys translate_off
defparam \PC_ALU[10]~input .bus_hold = "false";
defparam \PC_ALU[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N9
cyclonev_lcell_comb \AdderInputA[10]~12 (
// Equation(s):
// \AdderInputA[10]~12_combout  = ( AddrASelector[1] & ( \PC_ALU[10]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[10]~input_o  ) )

	.dataa(!\PC_ALU[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[10]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[10]~12 .extended_lut = "off";
defparam \AdderInputA[10]~12 .lut_mask = 64'h00FF00FF55555555;
defparam \AdderInputA[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N54
cyclonev_lcell_comb \AdderInputA[10] (
// Equation(s):
// AdderInputA[10] = ( \AdderInputA[0]~2_combout  & ( \AdderInputA[10]~12_combout  ) ) # ( !\AdderInputA[0]~2_combout  & ( AdderInputA[10] ) )

	.dataa(gnd),
	.datab(!\AdderInputA[10]~12_combout ),
	.datac(!AdderInputA[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[10] .extended_lut = "off";
defparam \AdderInputA[10] .lut_mask = 64'h0F0F0F0F33333333;
defparam \AdderInputA[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N0
cyclonev_lcell_comb \CRAA32|Carry~2 (
// Equation(s):
// \CRAA32|Carry~2_combout  = ( AdderInputB[8] & ( \CRAA32|Carry [7] & ( (\CRAA32|Carry~0_combout  & (((AdderInputA[7]) # (AdderInputA[8])) # (AdderInputB[7]))) ) ) ) # ( !AdderInputB[8] & ( \CRAA32|Carry [7] & ( (AdderInputA[8] & (\CRAA32|Carry~0_combout  & 
// ((AdderInputA[7]) # (AdderInputB[7])))) ) ) ) # ( AdderInputB[8] & ( !\CRAA32|Carry [7] & ( (\CRAA32|Carry~0_combout  & (((AdderInputB[7] & AdderInputA[7])) # (AdderInputA[8]))) ) ) ) # ( !AdderInputB[8] & ( !\CRAA32|Carry [7] & ( (AdderInputB[7] & 
// (AdderInputA[8] & (\CRAA32|Carry~0_combout  & AdderInputA[7]))) ) ) )

	.dataa(!AdderInputB[7]),
	.datab(!AdderInputA[8]),
	.datac(!\CRAA32|Carry~0_combout ),
	.datad(!AdderInputA[7]),
	.datae(!AdderInputB[8]),
	.dataf(!\CRAA32|Carry [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~2 .extended_lut = "off";
defparam \CRAA32|Carry~2 .lut_mask = 64'h000103070103070F;
defparam \CRAA32|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N51
cyclonev_lcell_comb \CRAA32|Carry~1 (
// Equation(s):
// \CRAA32|Carry~1_combout  = ( AdderInputA[9] & ( AdderInputB[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputB[9]),
	.datae(gnd),
	.dataf(!AdderInputA[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~1 .extended_lut = "off";
defparam \CRAA32|Carry~1 .lut_mask = 64'h0000000000FF00FF;
defparam \CRAA32|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N42
cyclonev_lcell_comb \CRAA32|Carry[10] (
// Equation(s):
// \CRAA32|Carry [10] = (!\CRAA32|Carry~2_combout  & !\CRAA32|Carry~1_combout )

	.dataa(gnd),
	.datab(!\CRAA32|Carry~2_combout ),
	.datac(!\CRAA32|Carry~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[10] .extended_lut = "off";
defparam \CRAA32|Carry[10] .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \CRAA32|Carry[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N15
cyclonev_lcell_comb \CRAA32|Result[10] (
// Equation(s):
// \CRAA32|Result [10] = ( \CRAA32|Carry [10] & ( !AdderInputB[10] $ (!AdderInputA[10]) ) ) # ( !\CRAA32|Carry [10] & ( !AdderInputB[10] $ (AdderInputA[10]) ) )

	.dataa(!AdderInputB[10]),
	.datab(gnd),
	.datac(!AdderInputA[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[10] .extended_lut = "off";
defparam \CRAA32|Result[10] .lut_mask = 64'hA5A5A5A55A5A5A5A;
defparam \CRAA32|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N12
cyclonev_lcell_comb \InputXORB[10]~10 (
// Equation(s):
// \InputXORB[10]~10_combout  = ( \IR_ALU[23]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[42]~input_o ) ) ) # ( !\IR_ALU[23]~input_o  & ( (\Registers_ALU[42]~input_o  & \Control_ALU[24]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\Control_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[10]~10 .extended_lut = "off";
defparam \InputXORB[10]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputXORB[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N3
cyclonev_lcell_comb \InputXORB[10] (
// Equation(s):
// InputXORB[10] = ( ALURegSelector[1] & ( \InputXORB[10]~10_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[10] ) )

	.dataa(!\InputXORB[10]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputXORB[10]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[10] .extended_lut = "off";
defparam \InputXORB[10] .lut_mask = 64'h00FF00FF55555555;
defparam \InputXORB[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N36
cyclonev_lcell_comb \InputORB[10]~11 (
// Equation(s):
// \InputORB[10]~11_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[23]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[42]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[42]~input_o ),
	.datab(!\Control_ALU[29]~input_o ),
	.datac(!\IR_ALU[23]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[10]~11 .extended_lut = "off";
defparam \InputORB[10]~11 .lut_mask = 64'h447744770C3F0C3F;
defparam \InputORB[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N6
cyclonev_lcell_comb \InputORB[10] (
// Equation(s):
// InputORB[10] = ( \InputORB[10]~11_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[10]) ) ) # ( !\InputORB[10]~11_combout  & ( (InputORB[10] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!InputORB[10]),
	.datac(gnd),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[10] .extended_lut = "off";
defparam \InputORB[10] .lut_mask = 64'h3300330033FF33FF;
defparam \InputORB[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N45
cyclonev_lcell_comb \ALU_Registers[10]~165 (
// Equation(s):
// \ALU_Registers[10]~165_combout  = ( !\Registers_ALU[10]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (\ALU_Registers[31]~1_combout  & (((\CRAA32|Result [10]))))) # (\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (InputORB[10])) # 
// (\ALU_Registers[31]~1_combout  & (((InputXORB[10])))))) ) ) # ( \Registers_ALU[10]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (InputANDB[10])) # (\ALU_Registers[31]~1_combout  & (((\CRAA32|Result [10])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout ) # (((!InputXORB[10]))))) ) )

	.dataa(!\ALU_Registers[31]~0_combout ),
	.datab(!\ALU_Registers[31]~1_combout ),
	.datac(!InputANDB[10]),
	.datad(!\CRAA32|Result [10]),
	.datae(!\Registers_ALU[10]~input_o ),
	.dataf(!InputXORB[10]),
	.datag(!InputORB[10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[10]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[10]~165 .extended_lut = "on";
defparam \ALU_Registers[10]~165 .lut_mask = 64'h04265D7F15374C6E;
defparam \ALU_Registers[10]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N15
cyclonev_lcell_comb \Mul|FPP5|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP5|BPP0|PartialProduct~0_combout  = ( \Registers_ALU[41]~input_o  & ( (\Registers_ALU[0]~input_o  & !\Registers_ALU[42]~input_o ) ) ) # ( !\Registers_ALU[41]~input_o  & ( (\Registers_ALU[0]~input_o  & \Registers_ALU[42]~input_o ) ) )

	.dataa(!\Registers_ALU[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[42]~input_o ),
	.datae(!\Registers_ALU[41]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP5|BPP0|PartialProduct~0 .lut_mask = 64'h0055550000555500;
defparam \Mul|FPP5|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N30
cyclonev_lcell_comb \Mul|Add26A|Carry~0 (
// Equation(s):
// \Mul|Add26A|Carry~0_combout  = ( \Registers_ALU[1]~input_o  & ( (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[39]~input_o  & (!\Registers_ALU[40]~input_o  & !\Registers_ALU[0]~input_o )) # (\Registers_ALU[39]~input_o  & (\Registers_ALU[40]~input_o )))) 
// ) ) # ( !\Registers_ALU[1]~input_o  & ( (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[0]~input_o ) # ((\Registers_ALU[39]~input_o  & \Registers_ALU[40]~input_o )))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~0 .extended_lut = "off";
defparam \Mul|Add26A|Carry~0 .lut_mask = 64'h00F100F100910091;
defparam \Mul|Add26A|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N33
cyclonev_lcell_comb \Mul|FPP4|BPP2|PartialProduct~0 (
// Equation(s):
// \Mul|FPP4|BPP2|PartialProduct~0_combout  = ( \Registers_ALU[1]~input_o  & ( (!\Registers_ALU[39]~input_o  & (\Registers_ALU[40]~input_o  & (!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[41]~input_o )))) # (\Registers_ALU[39]~input_o  & 
// ((!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[41]~input_o )) # (\Registers_ALU[40]~input_o ))) ) ) # ( !\Registers_ALU[1]~input_o  & ( !\Registers_ALU[41]~input_o  $ (((!\Registers_ALU[2]~input_o ) # (!\Registers_ALU[39]~input_o  $ 
// (\Registers_ALU[40]~input_o )))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP2|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP2|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP4|BPP2|PartialProduct~0 .lut_mask = 64'h06F906F917711771;
defparam \Mul|FPP4|BPP2|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N27
cyclonev_lcell_comb \Mul|Add26B|Carry~0 (
// Equation(s):
// \Mul|Add26B|Carry~0_combout  = ( \Mul|FPP4|BPP2|PartialProduct~0_combout  & ( !\Mul|FPP5|BPP0|PartialProduct~0_combout  $ (!\Mul|Add26A|Carry~0_combout ) ) ) # ( !\Mul|FPP4|BPP2|PartialProduct~0_combout  & ( !\Mul|FPP5|BPP0|PartialProduct~0_combout  $ 
// (\Mul|Add26A|Carry~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP5|BPP0|PartialProduct~0_combout ),
	.datad(!\Mul|Add26A|Carry~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP4|BPP2|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry~0 .extended_lut = "off";
defparam \Mul|Add26B|Carry~0 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add26B|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N51
cyclonev_lcell_comb \Mul|FPP1|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP8|PartialProduct~combout  = ( \Registers_ALU[33]~input_o  & ( (!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[8]~input_o )))) # (\Registers_ALU[34]~input_o  & (((\Registers_ALU[35]~input_o )) # 
// (\Registers_ALU[7]~input_o ))) ) ) # ( !\Registers_ALU[33]~input_o  & ( (!\Registers_ALU[34]~input_o  & (!\Registers_ALU[7]~input_o  & (\Registers_ALU[35]~input_o ))) # (\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o  $ 
// (!\Registers_ALU[8]~input_o )))) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[34]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[33]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP8|PartialProduct .lut_mask = 64'h223C223C3C773C77;
defparam \Mul|FPP1|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N9
cyclonev_lcell_comb \Mul|FPP0|BPP10|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP10|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[10]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[9]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP10|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP10|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP10|PartialProduct~0 .lut_mask = 64'h222222223C3C3C3C;
defparam \Mul|FPP0|BPP10|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N30
cyclonev_lcell_comb \Mul|Add32A|Result[10] (
// Equation(s):
// \Mul|Add32A|Result [10] = ( \Mul|Add32A|Carry [9] & ( \Mul|FPP1|BPP7|PartialProduct~combout  & ( !\Mul|FPP1|BPP8|PartialProduct~combout  $ (!\Mul|FPP0|BPP10|PartialProduct~0_combout  $ (\Mul|FPP0|BPP9|PartialProduct~0_combout )) ) ) ) # ( 
// !\Mul|Add32A|Carry [9] & ( \Mul|FPP1|BPP7|PartialProduct~combout  & ( !\Mul|FPP1|BPP8|PartialProduct~combout  $ (\Mul|FPP0|BPP10|PartialProduct~0_combout ) ) ) ) # ( \Mul|Add32A|Carry [9] & ( !\Mul|FPP1|BPP7|PartialProduct~combout  & ( 
// !\Mul|FPP1|BPP8|PartialProduct~combout  $ (!\Mul|FPP0|BPP10|PartialProduct~0_combout ) ) ) ) # ( !\Mul|Add32A|Carry [9] & ( !\Mul|FPP1|BPP7|PartialProduct~combout  & ( !\Mul|FPP1|BPP8|PartialProduct~combout  $ (!\Mul|FPP0|BPP10|PartialProduct~0_combout  $ 
// (\Mul|FPP0|BPP9|PartialProduct~0_combout )) ) ) )

	.dataa(!\Mul|FPP1|BPP8|PartialProduct~combout ),
	.datab(!\Mul|FPP0|BPP10|PartialProduct~0_combout ),
	.datac(gnd),
	.datad(!\Mul|FPP0|BPP9|PartialProduct~0_combout ),
	.datae(!\Mul|Add32A|Carry [9]),
	.dataf(!\Mul|FPP1|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[10] .extended_lut = "off";
defparam \Mul|Add32A|Result[10] .lut_mask = 64'h6699666699996699;
defparam \Mul|Add32A|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y45_N12
cyclonev_lcell_comb \Mul|FPP2|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP6|PartialProduct~combout  = ( \Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & (!\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[6]~input_o ))))) # (\Registers_ALU[35]~input_o  & (((\Registers_ALU[5]~input_o )) # 
// (\Registers_ALU[37]~input_o ))) ) ) # ( !\Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[37]~input_o  & (!\Registers_ALU[5]~input_o ))) # (\Registers_ALU[35]~input_o  & (!\Registers_ALU[37]~input_o  $ 
// (((!\Registers_ALU[6]~input_o ))))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[5]~input_o ),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP6|PartialProduct .lut_mask = 64'h445A445A5A775A77;
defparam \Mul|FPP2|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y47_N39
cyclonev_lcell_comb \Mul|FPP3|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP4|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[4]~input_o ) # (\Registers_ALU[38]~input_o ) ) ) ) # ( !\Registers_ALU[37]~input_o  & ( \Registers_ALU[39]~input_o  & ( 
// (!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[3]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[4]~input_o )) ) ) ) # ( \Registers_ALU[37]~input_o  & ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & 
// (\Registers_ALU[4]~input_o )) # (\Registers_ALU[38]~input_o  & ((\Registers_ALU[3]~input_o ))) ) ) ) # ( !\Registers_ALU[37]~input_o  & ( !\Registers_ALU[39]~input_o  & ( (\Registers_ALU[38]~input_o  & \Registers_ALU[4]~input_o ) ) ) )

	.dataa(!\Registers_ALU[38]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(!\Registers_ALU[37]~input_o ),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP4|PartialProduct .lut_mask = 64'h05050A5FFA50F5F5;
defparam \Mul|FPP3|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N33
cyclonev_lcell_comb \Mul|Add30|Carry~1 (
// Equation(s):
// \Mul|Add30|Carry~1_combout  = ( \Mul|FPP3|BPP4|PartialProduct~combout  & ( !\Mul|FPP2|BPP6|PartialProduct~combout  ) ) # ( !\Mul|FPP3|BPP4|PartialProduct~combout  & ( \Mul|FPP2|BPP6|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mul|FPP2|BPP6|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP3|BPP4|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~1 .extended_lut = "off";
defparam \Mul|Add30|Carry~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Mul|Add30|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N36
cyclonev_lcell_comb \Mul|Add30|Result[8] (
// Equation(s):
// \Mul|Add30|Result [8] = ( \Mul|Add30|Carry [6] & ( \Mul|FPP3|BPP3|PartialProduct~combout  & ( !\Mul|Add30|Carry~1_combout  $ (((!\Mul|FPP3|BPP2|PartialProduct~combout  & (!\Mul|FPP2|BPP4|PartialProduct~combout  & !\Mul|FPP2|BPP5|PartialProduct~combout 
// )))) ) ) ) # ( !\Mul|Add30|Carry [6] & ( \Mul|FPP3|BPP3|PartialProduct~combout  & ( !\Mul|Add30|Carry~1_combout  $ (((!\Mul|FPP2|BPP5|PartialProduct~combout  & ((!\Mul|FPP3|BPP2|PartialProduct~combout ) # (!\Mul|FPP2|BPP4|PartialProduct~combout ))))) ) ) 
// ) # ( \Mul|Add30|Carry [6] & ( !\Mul|FPP3|BPP3|PartialProduct~combout  & ( !\Mul|Add30|Carry~1_combout  $ (((!\Mul|FPP2|BPP5|PartialProduct~combout ) # ((!\Mul|FPP3|BPP2|PartialProduct~combout  & !\Mul|FPP2|BPP4|PartialProduct~combout )))) ) ) ) # ( 
// !\Mul|Add30|Carry [6] & ( !\Mul|FPP3|BPP3|PartialProduct~combout  & ( !\Mul|Add30|Carry~1_combout  $ (((!\Mul|FPP3|BPP2|PartialProduct~combout ) # ((!\Mul|FPP2|BPP4|PartialProduct~combout ) # (!\Mul|FPP2|BPP5|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|FPP3|BPP2|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP4|PartialProduct~combout ),
	.datac(!\Mul|Add30|Carry~1_combout ),
	.datad(!\Mul|FPP2|BPP5|PartialProduct~combout ),
	.datae(!\Mul|Add30|Carry [6]),
	.dataf(!\Mul|FPP3|BPP3|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[8] .extended_lut = "off";
defparam \Mul|Add30|Result[8] .lut_mask = 64'h0F1E0F781EF078F0;
defparam \Mul|Add30|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N42
cyclonev_lcell_comb \Mul|Add32B|Result[10] (
// Equation(s):
// \Mul|Add32B|Result [10] = ( \Mul|Add30|Result [8] & ( !\Mul|Add32A|Result [10] $ (((!\Mul|Add30|Result [7] & (\Mul|Add32A|Result [9] & \Mul|Add32B|Carry [9])) # (\Mul|Add30|Result [7] & ((\Mul|Add32B|Carry [9]) # (\Mul|Add32A|Result [9]))))) ) ) # ( 
// !\Mul|Add30|Result [8] & ( !\Mul|Add32A|Result [10] $ (((!\Mul|Add30|Result [7] & ((!\Mul|Add32A|Result [9]) # (!\Mul|Add32B|Carry [9]))) # (\Mul|Add30|Result [7] & (!\Mul|Add32A|Result [9] & !\Mul|Add32B|Carry [9])))) ) )

	.dataa(!\Mul|Add30|Result [7]),
	.datab(!\Mul|Add32A|Result [9]),
	.datac(!\Mul|Add32B|Carry [9]),
	.datad(!\Mul|Add32A|Result [10]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[10] .extended_lut = "off";
defparam \Mul|Add32B|Result[10] .lut_mask = 64'h17E817E8E817E817;
defparam \Mul|Add32B|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N39
cyclonev_lcell_comb \Mul|Add32C|Carry[10] (
// Equation(s):
// \Mul|Add32C|Carry [10] = ( \Mul|Add30|Result [7] & ( (!\Mul|Add26A|Result [3] & (\Mul|Add32C|Carry [9] & (!\Mul|Add32A|Result [9] $ (\Mul|Add32B|Carry [9])))) # (\Mul|Add26A|Result [3] & ((!\Mul|Add32A|Result [9] $ (\Mul|Add32B|Carry [9])) # 
// (\Mul|Add32C|Carry [9]))) ) ) # ( !\Mul|Add30|Result [7] & ( (!\Mul|Add26A|Result [3] & (\Mul|Add32C|Carry [9] & (!\Mul|Add32A|Result [9] $ (!\Mul|Add32B|Carry [9])))) # (\Mul|Add26A|Result [3] & ((!\Mul|Add32A|Result [9] $ (!\Mul|Add32B|Carry [9])) # 
// (\Mul|Add32C|Carry [9]))) ) )

	.dataa(!\Mul|Add26A|Result [3]),
	.datab(!\Mul|Add32C|Carry [9]),
	.datac(!\Mul|Add32A|Result [9]),
	.datad(!\Mul|Add32B|Carry [9]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[10] .extended_lut = "off";
defparam \Mul|Add32C|Carry[10] .lut_mask = 64'h1771177171177117;
defparam \Mul|Add32C|Carry[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N0
cyclonev_lcell_comb \Mul|Add32C|Result[10] (
// Equation(s):
// \Mul|Add32C|Result [10] = ( \Mul|Add32C|Carry [10] & ( !\Mul|Add26B|Carry~0_combout  $ (\Mul|Add32B|Result [10]) ) ) # ( !\Mul|Add32C|Carry [10] & ( !\Mul|Add26B|Carry~0_combout  $ (!\Mul|Add32B|Result [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add26B|Carry~0_combout ),
	.datad(!\Mul|Add32B|Result [10]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[10] .extended_lut = "off";
defparam \Mul|Add32C|Result[10] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add32C|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N0
cyclonev_lcell_comb \LS|D10~feeder (
// Equation(s):
// \LS|D10~feeder_combout  = ( LSRDataIn[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D10~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D10~feeder .extended_lut = "off";
defparam \LS|D10~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D10~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y46_N2
dffeas \LS|D10 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D10~feeder_combout ),
	.asdata(\LS|D9~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D10 .is_wysiwyg = "true";
defparam \LS|D10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N57
cyclonev_lcell_comb \ALU_Registers[10]~8 (
// Equation(s):
// \ALU_Registers[10]~8_combout  = ( !\LSR|D10~q  & ( (!\ASR|D10~q  & !\LS|D10~q ) ) )

	.dataa(!\ASR|D10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LS|D10~q ),
	.datae(gnd),
	.dataf(!\LSR|D10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[10]~8 .extended_lut = "off";
defparam \ALU_Registers[10]~8 .lut_mask = 64'hAA00AA0000000000;
defparam \ALU_Registers[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N48
cyclonev_lcell_comb \ALU_Registers[10]~9 (
// Equation(s):
// \ALU_Registers[10]~9_combout  = ( \ALU_Registers[10]~8_combout  & ( (!\Control_ALU[31]~input_o  & (\ALU_Registers[10]~165_combout  & ((!\Control_ALU[23]~input_o )))) # (\Control_ALU[31]~input_o  & (((!\Mul|Add32C|Result [10])))) ) ) # ( 
// !\ALU_Registers[10]~8_combout  & ( (!\Control_ALU[31]~input_o  & (((\Control_ALU[23]~input_o )) # (\ALU_Registers[10]~165_combout ))) # (\Control_ALU[31]~input_o  & (((!\Mul|Add32C|Result [10])))) ) )

	.dataa(!\ALU_Registers[10]~165_combout ),
	.datab(!\Control_ALU[31]~input_o ),
	.datac(!\Mul|Add32C|Result [10]),
	.datad(!\Control_ALU[23]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Registers[10]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[10]~9 .extended_lut = "off";
defparam \ALU_Registers[10]~9 .lut_mask = 64'h74FC74FC74307430;
defparam \ALU_Registers[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N51
cyclonev_lcell_comb \ALU_Registers[10]$latch (
// Equation(s):
// \ALU_Registers[10]$latch~combout  = ( \ALU_Registers[10]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[10]~9_combout ) ) ) # ( !\ALU_Registers[10]$latch~combout  & ( (\ALU_Registers[10]~9_combout  & \ALU_Registers[31]~3_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[10]~9_combout ),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[10]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[10]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[10]$latch .extended_lut = "off";
defparam \ALU_Registers[10]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_Registers[10]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N6
cyclonev_lcell_comb \LS|D11~feeder (
// Equation(s):
// \LS|D11~feeder_combout  = LSRDataIn[11]

	.dataa(gnd),
	.datab(!LSRDataIn[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D11~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D11~feeder .extended_lut = "off";
defparam \LS|D11~feeder .lut_mask = 64'h3333333333333333;
defparam \LS|D11~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y46_N8
dffeas \LS|D11 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D11~feeder_combout ),
	.asdata(\LS|D10~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D11 .is_wysiwyg = "true";
defparam \LS|D11 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N44
cyclonev_io_ibuf \Registers_ALU[43]~input (
	.i(Registers_ALU[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[43]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[43]~input .bus_hold = "false";
defparam \Registers_ALU[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N24
cyclonev_lcell_comb \Mul|FPP5|BPP1|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP1|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[0]~input_o ))) # (\Registers_ALU[41]~input_o  & (!\Registers_ALU[1]~input_o )))) # 
// (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[1]~input_o ) # ((\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & (\Registers_ALU[1]~input_o  & (\Registers_ALU[41]~input_o ))) # 
// (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & (\Registers_ALU[1]~input_o )) # (\Registers_ALU[41]~input_o  & ((\Registers_ALU[0]~input_o ))))) ) )

	.dataa(!\Registers_ALU[42]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP1|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP1|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP1|PartialProduct .lut_mask = 64'h12171217ED4DED4D;
defparam \Mul|FPP5|BPP1|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N54
cyclonev_lcell_comb \Mul|FPP4|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP3|PartialProduct~combout  = ( \Registers_ALU[2]~input_o  & ( \Registers_ALU[40]~input_o  & ( (!\Registers_ALU[3]~input_o  $ (!\Registers_ALU[41]~input_o )) # (\Registers_ALU[39]~input_o ) ) ) ) # ( !\Registers_ALU[2]~input_o  & ( 
// \Registers_ALU[40]~input_o  & ( !\Registers_ALU[41]~input_o  $ (((!\Registers_ALU[3]~input_o ) # (\Registers_ALU[39]~input_o ))) ) ) ) # ( \Registers_ALU[2]~input_o  & ( !\Registers_ALU[40]~input_o  & ( (\Registers_ALU[39]~input_o  & 
// (!\Registers_ALU[3]~input_o  $ (!\Registers_ALU[41]~input_o ))) ) ) ) # ( !\Registers_ALU[2]~input_o  & ( !\Registers_ALU[40]~input_o  & ( !\Registers_ALU[41]~input_o  $ (((!\Registers_ALU[39]~input_o ) # (!\Registers_ALU[3]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[3]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[2]~input_o ),
	.dataf(!\Registers_ALU[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP3|PartialProduct .lut_mask = 64'h1E1E14142D2D7D7D;
defparam \Mul|FPP4|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N0
cyclonev_lcell_comb \Mul|Add26B|Result[5] (
// Equation(s):
// \Mul|Add26B|Result [5] = ( \Mul|FPP4|BPP3|PartialProduct~combout  & ( \Registers_ALU[43]~input_o  & ( !\Mul|FPP5|BPP1|PartialProduct~combout  $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout ) # 
// (\Mul|Add26A|Carry~0_combout ))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((!\Mul|Add26A|Carry~0_combout ) # (\Mul|FPP5|BPP0|PartialProduct~0_combout ))))) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout  & ( \Registers_ALU[43]~input_o  & ( 
// !\Mul|FPP5|BPP1|PartialProduct~combout  $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (\Mul|FPP5|BPP0|PartialProduct~0_combout  & !\Mul|Add26A|Carry~0_combout )) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & (!\Mul|FPP5|BPP0|PartialProduct~0_combout  & 
// \Mul|Add26A|Carry~0_combout )))) ) ) ) # ( \Mul|FPP4|BPP3|PartialProduct~combout  & ( !\Registers_ALU[43]~input_o  & ( !\Mul|FPP5|BPP1|PartialProduct~combout  $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (\Mul|FPP5|BPP0|PartialProduct~0_combout  & 
// \Mul|Add26A|Carry~0_combout )) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((\Mul|Add26A|Carry~0_combout ) # (\Mul|FPP5|BPP0|PartialProduct~0_combout ))))) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout  & ( !\Registers_ALU[43]~input_o  & ( 
// !\Mul|FPP5|BPP1|PartialProduct~combout  $ (((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout ) # (!\Mul|Add26A|Carry~0_combout ))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & 
// (!\Mul|FPP5|BPP0|PartialProduct~0_combout  & !\Mul|Add26A|Carry~0_combout )))) ) ) )

	.dataa(!\Mul|FPP4|BPP2|PartialProduct~0_combout ),
	.datab(!\Mul|FPP5|BPP0|PartialProduct~0_combout ),
	.datac(!\Mul|FPP5|BPP1|PartialProduct~combout ),
	.datad(!\Mul|Add26A|Carry~0_combout ),
	.datae(!\Mul|FPP4|BPP3|PartialProduct~combout ),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[5] .extended_lut = "off";
defparam \Mul|Add26B|Result[5] .lut_mask = 64'h1E78E187D2B42D4B;
defparam \Mul|Add26B|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N45
cyclonev_lcell_comb \Mul|Add32B|Carry[11] (
// Equation(s):
// \Mul|Add32B|Carry [11] = ( \Mul|Add30|Result [8] & ( ((!\Mul|Add30|Result [7] & (\Mul|Add32A|Result [9] & \Mul|Add32B|Carry [9])) # (\Mul|Add30|Result [7] & ((\Mul|Add32B|Carry [9]) # (\Mul|Add32A|Result [9])))) # (\Mul|Add32A|Result [10]) ) ) # ( 
// !\Mul|Add30|Result [8] & ( (\Mul|Add32A|Result [10] & ((!\Mul|Add30|Result [7] & (\Mul|Add32A|Result [9] & \Mul|Add32B|Carry [9])) # (\Mul|Add30|Result [7] & ((\Mul|Add32B|Carry [9]) # (\Mul|Add32A|Result [9]))))) ) )

	.dataa(!\Mul|Add30|Result [7]),
	.datab(!\Mul|Add32A|Result [9]),
	.datac(!\Mul|Add32A|Result [10]),
	.datad(!\Mul|Add32B|Carry [9]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[11] .extended_lut = "off";
defparam \Mul|Add32B|Carry[11] .lut_mask = 64'h010701071F7F1F7F;
defparam \Mul|Add32B|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N36
cyclonev_lcell_comb \Mul|FPP1|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP9|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[8]~input_o ))) # (\Registers_ALU[34]~input_o  & (!\Registers_ALU[9]~input_o )))) # 
// (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[9]~input_o ) # ((\Registers_ALU[34]~input_o )))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[9]~input_o  & ((\Registers_ALU[34]~input_o )))) # 
// (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (\Registers_ALU[9]~input_o )) # (\Registers_ALU[34]~input_o  & ((\Registers_ALU[8]~input_o ))))) ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[34]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP9|PartialProduct .lut_mask = 64'h11471147E2BBE2BB;
defparam \Mul|FPP1|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N12
cyclonev_lcell_comb \Mul|Add32A|Carry~6 (
// Equation(s):
// \Mul|Add32A|Carry~6_combout  = ( \Registers_ALU[33]~input_o  & ( !\Mul|FPP1|BPP9|PartialProduct~combout  $ (((!\Registers_ALU[32]~input_o  & (\Registers_ALU[10]~input_o )) # (\Registers_ALU[32]~input_o  & ((\Registers_ALU[11]~input_o ))))) ) ) # ( 
// !\Registers_ALU[33]~input_o  & ( !\Mul|FPP1|BPP9|PartialProduct~combout  $ (((!\Registers_ALU[32]~input_o ) # (!\Registers_ALU[11]~input_o ))) ) )

	.dataa(!\Registers_ALU[32]~input_o ),
	.datab(!\Registers_ALU[10]~input_o ),
	.datac(!\Mul|FPP1|BPP9|PartialProduct~combout ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[33]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~6 .extended_lut = "off";
defparam \Mul|Add32A|Carry~6 .lut_mask = 64'h0F5A0F5AD287D287;
defparam \Mul|Add32A|Carry~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N54
cyclonev_lcell_comb \Mul|Add32A|Result[11] (
// Equation(s):
// \Mul|Add32A|Result [11] = ( \Mul|Add32A|Carry [9] & ( \Mul|Add32A|Carry~6_combout  & ( (!\Mul|FPP1|BPP8|PartialProduct~combout  & ((!\Mul|FPP0|BPP9|PartialProduct~0_combout ) # ((!\Mul|FPP1|BPP7|PartialProduct~combout ) # 
// (!\Mul|FPP0|BPP10|PartialProduct~0_combout )))) # (\Mul|FPP1|BPP8|PartialProduct~combout  & (!\Mul|FPP0|BPP10|PartialProduct~0_combout  & ((!\Mul|FPP0|BPP9|PartialProduct~0_combout ) # (!\Mul|FPP1|BPP7|PartialProduct~combout )))) ) ) ) # ( 
// !\Mul|Add32A|Carry [9] & ( \Mul|Add32A|Carry~6_combout  & ( (!\Mul|FPP1|BPP8|PartialProduct~combout  & ((!\Mul|FPP0|BPP10|PartialProduct~0_combout ) # ((!\Mul|FPP0|BPP9|PartialProduct~0_combout  & !\Mul|FPP1|BPP7|PartialProduct~combout )))) # 
// (\Mul|FPP1|BPP8|PartialProduct~combout  & (!\Mul|FPP0|BPP9|PartialProduct~0_combout  & (!\Mul|FPP1|BPP7|PartialProduct~combout  & !\Mul|FPP0|BPP10|PartialProduct~0_combout ))) ) ) ) # ( \Mul|Add32A|Carry [9] & ( !\Mul|Add32A|Carry~6_combout  & ( 
// (!\Mul|FPP1|BPP8|PartialProduct~combout  & (\Mul|FPP0|BPP9|PartialProduct~0_combout  & (\Mul|FPP1|BPP7|PartialProduct~combout  & \Mul|FPP0|BPP10|PartialProduct~0_combout ))) # (\Mul|FPP1|BPP8|PartialProduct~combout  & 
// (((\Mul|FPP0|BPP9|PartialProduct~0_combout  & \Mul|FPP1|BPP7|PartialProduct~combout )) # (\Mul|FPP0|BPP10|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add32A|Carry [9] & ( !\Mul|Add32A|Carry~6_combout  & ( (!\Mul|FPP1|BPP8|PartialProduct~combout  & 
// (\Mul|FPP0|BPP10|PartialProduct~0_combout  & ((\Mul|FPP1|BPP7|PartialProduct~combout ) # (\Mul|FPP0|BPP9|PartialProduct~0_combout )))) # (\Mul|FPP1|BPP8|PartialProduct~combout  & (((\Mul|FPP0|BPP10|PartialProduct~0_combout ) # 
// (\Mul|FPP1|BPP7|PartialProduct~combout )) # (\Mul|FPP0|BPP9|PartialProduct~0_combout ))) ) ) )

	.dataa(!\Mul|FPP1|BPP8|PartialProduct~combout ),
	.datab(!\Mul|FPP0|BPP9|PartialProduct~0_combout ),
	.datac(!\Mul|FPP1|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP0|BPP10|PartialProduct~0_combout ),
	.datae(!\Mul|Add32A|Carry [9]),
	.dataf(!\Mul|Add32A|Carry~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[11] .extended_lut = "off";
defparam \Mul|Add32A|Result[11] .lut_mask = 64'h157F0157EA80FEA8;
defparam \Mul|Add32A|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N24
cyclonev_lcell_comb \Mul|FPP2|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP7|PartialProduct~combout  = ( \Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[37]~input_o  $ (!\Registers_ALU[7]~input_o )))) # (\Registers_ALU[35]~input_o  & (((\Registers_ALU[37]~input_o )) # 
// (\Registers_ALU[6]~input_o ))) ) ) # ( !\Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & (!\Registers_ALU[6]~input_o  & (\Registers_ALU[37]~input_o ))) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[37]~input_o  $ 
// (!\Registers_ALU[7]~input_o )))) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[7]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP7|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP2|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N9
cyclonev_lcell_comb \Mul|Add30|Carry~2 (
// Equation(s):
// \Mul|Add30|Carry~2_combout  = ( \Mul|FPP3|BPP4|PartialProduct~combout  & ( \Mul|FPP2|BPP6|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mul|FPP3|BPP4|PartialProduct~combout ),
	.dataf(!\Mul|FPP2|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~2 .extended_lut = "off";
defparam \Mul|Add30|Carry~2 .lut_mask = 64'h000000000000FFFF;
defparam \Mul|Add30|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y47_N57
cyclonev_lcell_comb \Mul|FPP3|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP5|PartialProduct~combout  = ( \Registers_ALU[5]~input_o  & ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[4]~input_o  & !\Registers_ALU[37]~input_o )) # (\Registers_ALU[38]~input_o  & 
// ((\Registers_ALU[37]~input_o ))) ) ) ) # ( !\Registers_ALU[5]~input_o  & ( \Registers_ALU[39]~input_o  & ( ((!\Registers_ALU[4]~input_o ) # (\Registers_ALU[37]~input_o )) # (\Registers_ALU[38]~input_o ) ) ) ) # ( \Registers_ALU[5]~input_o  & ( 
// !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & ((\Registers_ALU[37]~input_o ))) # (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o ) # (\Registers_ALU[4]~input_o ))) ) ) ) # ( !\Registers_ALU[5]~input_o  & ( 
// !\Registers_ALU[39]~input_o  & ( (\Registers_ALU[38]~input_o  & (\Registers_ALU[4]~input_o  & \Registers_ALU[37]~input_o )) ) ) )

	.dataa(!\Registers_ALU[38]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!\Registers_ALU[37]~input_o ),
	.datae(!\Registers_ALU[5]~input_o ),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP5|PartialProduct .lut_mask = 64'h000555AFF5FFA055;
defparam \Mul|FPP3|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X117_Y45_N42
cyclonev_lcell_comb \Mul|Add30|Carry~3 (
// Equation(s):
// \Mul|Add30|Carry~3_combout  = ( \Mul|Add30|Carry [6] & ( \Mul|FPP3|BPP3|PartialProduct~combout  & ( (\Mul|Add30|Carry~1_combout  & (((\Mul|FPP2|BPP5|PartialProduct~combout ) # (\Mul|FPP2|BPP4|PartialProduct~combout )) # 
// (\Mul|FPP3|BPP2|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add30|Carry [6] & ( \Mul|FPP3|BPP3|PartialProduct~combout  & ( (\Mul|Add30|Carry~1_combout  & (((\Mul|FPP3|BPP2|PartialProduct~combout  & \Mul|FPP2|BPP4|PartialProduct~combout )) # 
// (\Mul|FPP2|BPP5|PartialProduct~combout ))) ) ) ) # ( \Mul|Add30|Carry [6] & ( !\Mul|FPP3|BPP3|PartialProduct~combout  & ( (\Mul|Add30|Carry~1_combout  & (\Mul|FPP2|BPP5|PartialProduct~combout  & ((\Mul|FPP2|BPP4|PartialProduct~combout ) # 
// (\Mul|FPP3|BPP2|PartialProduct~combout )))) ) ) ) # ( !\Mul|Add30|Carry [6] & ( !\Mul|FPP3|BPP3|PartialProduct~combout  & ( (\Mul|FPP3|BPP2|PartialProduct~combout  & (\Mul|FPP2|BPP4|PartialProduct~combout  & (\Mul|Add30|Carry~1_combout  & 
// \Mul|FPP2|BPP5|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|FPP3|BPP2|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP4|PartialProduct~combout ),
	.datac(!\Mul|Add30|Carry~1_combout ),
	.datad(!\Mul|FPP2|BPP5|PartialProduct~combout ),
	.datae(!\Mul|Add30|Carry [6]),
	.dataf(!\Mul|FPP3|BPP3|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~3 .extended_lut = "off";
defparam \Mul|Add30|Carry~3 .lut_mask = 64'h00010007010F070F;
defparam \Mul|Add30|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N18
cyclonev_lcell_comb \Mul|Add30|Result[9] (
// Equation(s):
// \Mul|Add30|Result [9] = ( \Mul|Add30|Carry~3_combout  & ( !\Mul|FPP2|BPP7|PartialProduct~combout  $ (\Mul|FPP3|BPP5|PartialProduct~combout ) ) ) # ( !\Mul|Add30|Carry~3_combout  & ( !\Mul|FPP2|BPP7|PartialProduct~combout  $ (!\Mul|Add30|Carry~2_combout  $ 
// (\Mul|FPP3|BPP5|PartialProduct~combout )) ) )

	.dataa(!\Mul|FPP2|BPP7|PartialProduct~combout ),
	.datab(!\Mul|Add30|Carry~2_combout ),
	.datac(!\Mul|FPP3|BPP5|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add30|Carry~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[9] .extended_lut = "off";
defparam \Mul|Add30|Result[9] .lut_mask = 64'h69696969A5A5A5A5;
defparam \Mul|Add30|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N21
cyclonev_lcell_comb \Mul|Add32B|Carry~3 (
// Equation(s):
// \Mul|Add32B|Carry~3_combout  = ( \Mul|Add30|Result [9] & ( !\Mul|Add32A|Result [11] ) ) # ( !\Mul|Add30|Result [9] & ( \Mul|Add32A|Result [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add32A|Result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~3 .extended_lut = "off";
defparam \Mul|Add32B|Carry~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add32B|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N12
cyclonev_lcell_comb \Mul|Add32C|Result[11] (
// Equation(s):
// \Mul|Add32C|Result [11] = ( \Mul|Add32B|Carry~3_combout  & ( \Mul|Add32B|Result [10] & ( !\Mul|Add26B|Result [5] $ (!\Mul|Add32B|Carry [11] $ (((!\Mul|Add32C|Carry [10] & \Mul|Add26B|Carry~0_combout )))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout  & ( 
// \Mul|Add32B|Result [10] & ( !\Mul|Add26B|Result [5] $ (!\Mul|Add32B|Carry [11] $ (((!\Mul|Add26B|Carry~0_combout ) # (\Mul|Add32C|Carry [10])))) ) ) ) # ( \Mul|Add32B|Carry~3_combout  & ( !\Mul|Add32B|Result [10] & ( !\Mul|Add26B|Result [5] $ 
// (!\Mul|Add32B|Carry [11] $ (((!\Mul|Add32C|Carry [10]) # (\Mul|Add26B|Carry~0_combout )))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout  & ( !\Mul|Add32B|Result [10] & ( !\Mul|Add26B|Result [5] $ (!\Mul|Add32B|Carry [11] $ (((\Mul|Add32C|Carry [10] & 
// !\Mul|Add26B|Carry~0_combout )))) ) ) )

	.dataa(!\Mul|Add26B|Result [5]),
	.datab(!\Mul|Add32C|Carry [10]),
	.datac(!\Mul|Add26B|Carry~0_combout ),
	.datad(!\Mul|Add32B|Carry [11]),
	.datae(!\Mul|Add32B|Carry~3_combout ),
	.dataf(!\Mul|Add32B|Result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[11] .extended_lut = "off";
defparam \Mul|Add32C|Result[11] .lut_mask = 64'h659A9A65A65959A6;
defparam \Mul|Add32C|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N4
cyclonev_io_ibuf \IR_ALU[24]~input (
	.i(IR_ALU[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IR_ALU[24]~input_o ));
// synopsys translate_off
defparam \IR_ALU[24]~input .bus_hold = "false";
defparam \IR_ALU[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N15
cyclonev_lcell_comb \InputXORB[11]~11 (
// Equation(s):
// \InputXORB[11]~11_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[43]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[11]~11 .extended_lut = "off";
defparam \InputXORB[11]~11 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputXORB[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N39
cyclonev_lcell_comb \InputXORB[11] (
// Equation(s):
// InputXORB[11] = ( ALURegSelector[1] & ( \InputXORB[11]~11_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[11] ) )

	.dataa(gnd),
	.datab(!\InputXORB[11]~11_combout ),
	.datac(!InputXORB[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[11] .extended_lut = "off";
defparam \InputXORB[11] .lut_mask = 64'h0F0F0F0F33333333;
defparam \InputXORB[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N27
cyclonev_lcell_comb \InputANDB[11]~12 (
// Equation(s):
// \InputANDB[11]~12_combout  = ( \IR_ALU[24]~input_o  & ( (!\Control_ALU[30]~input_o  & (((\Registers_ALU[43]~input_o )) # (AndBselector[1]))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\IR_ALU[24]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (!AndBselector[1] & (\Registers_ALU[43]~input_o ))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[11]~12 .extended_lut = "off";
defparam \InputANDB[11]~12 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \InputANDB[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N51
cyclonev_lcell_comb \InputANDB[11] (
// Equation(s):
// InputANDB[11] = ( InputANDB[11] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[11]~12_combout ) ) ) # ( !InputANDB[11] & ( (\InputANDB[11]~12_combout  & \InputANDB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[11]~12_combout ),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(!InputANDB[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[11] .extended_lut = "off";
defparam \InputANDB[11] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputANDB[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N3
cyclonev_lcell_comb \AdderInputB[11]~39 (
// Equation(s):
// \AdderInputB[11]~39_combout  = ( \Registers_ALU[43]~input_o  & ( \IR_ALU[16]~input_o  & ( (\AdderInputB[8]~0_combout  & ((!\AddrBSelector[3]~0_combout ) # ((\AdderInputB[11]~27_combout  & \IR_ALU[5]~input_o )))) ) ) ) # ( !\Registers_ALU[43]~input_o  & ( 
// \IR_ALU[16]~input_o  & ( (!\AddrBSelector[3]~0_combout ) # ((!\AdderInputB[8]~0_combout ) # ((\AdderInputB[11]~27_combout  & \IR_ALU[5]~input_o ))) ) ) ) # ( \Registers_ALU[43]~input_o  & ( !\IR_ALU[16]~input_o  & ( (\AdderInputB[8]~0_combout  & 
// (\AdderInputB[11]~27_combout  & \IR_ALU[5]~input_o )) ) ) ) # ( !\Registers_ALU[43]~input_o  & ( !\IR_ALU[16]~input_o  & ( (!\AdderInputB[8]~0_combout ) # ((\AdderInputB[11]~27_combout  & \IR_ALU[5]~input_o )) ) ) )

	.dataa(!\AddrBSelector[3]~0_combout ),
	.datab(!\AdderInputB[8]~0_combout ),
	.datac(!\AdderInputB[11]~27_combout ),
	.datad(!\IR_ALU[5]~input_o ),
	.datae(!\Registers_ALU[43]~input_o ),
	.dataf(!\IR_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[11]~39 .extended_lut = "off";
defparam \AdderInputB[11]~39 .lut_mask = 64'hCCCF0003EEEF2223;
defparam \AdderInputB[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N24
cyclonev_lcell_comb \AdderInputB[11]~99 (
// Equation(s):
// \AdderInputB[11]~99_combout  = ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (\AdderInputB[5]~13_combout  & ((!\AdderInputB[0]~5_combout  & ((\AdderInputB[11]~39_combout ))) # (\AdderInputB[0]~5_combout  & (\IR_ALU[24]~input_o ))))) # 
// (\Control_ALU[14]~input_o  & (((!\IR_ALU[24]~input_o )))) ) ) # ( \Control_ALU[21]~input_o  & ( (((\Registers_ALU[43]~input_o ))) ) )

	.dataa(!\AdderInputB[0]~5_combout ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\Control_ALU[14]~input_o ),
	.datae(!\Control_ALU[21]~input_o ),
	.dataf(!\AdderInputB[5]~13_combout ),
	.datag(!\AdderInputB[11]~39_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[11]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[11]~99 .extended_lut = "on";
defparam \AdderInputB[11]~99 .lut_mask = 64'h00CC0F0F1BCC0F0F;
defparam \AdderInputB[11]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N33
cyclonev_lcell_comb \AdderInputB[11] (
// Equation(s):
// AdderInputB[11] = ( \AdderInputB[11]~99_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[11]) ) ) # ( !\AdderInputB[11]~99_combout  & ( (AdderInputB[11] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(!AdderInputB[11]),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputB[11]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[11] .extended_lut = "off";
defparam \AdderInputB[11] .lut_mask = 64'h505050505F5F5F5F;
defparam \AdderInputB[11] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N92
cyclonev_io_ibuf \PC_ALU[11]~input (
	.i(PC_ALU[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[11]~input_o ));
// synopsys translate_off
defparam \PC_ALU[11]~input .bus_hold = "false";
defparam \PC_ALU[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N39
cyclonev_lcell_comb \AdderInputA[11]~13 (
// Equation(s):
// \AdderInputA[11]~13_combout  = ( AddrASelector[1] & ( \PC_ALU[11]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[11]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_ALU[11]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[11]~13 .extended_lut = "off";
defparam \AdderInputA[11]~13 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputA[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N0
cyclonev_lcell_comb \AdderInputA[11] (
// Equation(s):
// AdderInputA[11] = ( \AdderInputA[0]~2_combout  & ( \AdderInputA[11]~13_combout  ) ) # ( !\AdderInputA[0]~2_combout  & ( AdderInputA[11] ) )

	.dataa(!\AdderInputA[11]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputA[11]),
	.datae(gnd),
	.dataf(!\AdderInputA[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[11] .extended_lut = "off";
defparam \AdderInputA[11] .lut_mask = 64'h00FF00FF55555555;
defparam \AdderInputA[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N12
cyclonev_lcell_comb \CRAA32|Result[11] (
// Equation(s):
// \CRAA32|Result [11] = ( AdderInputA[11] & ( !AdderInputB[11] $ (((!AdderInputB[10] & (AdderInputA[10] & !\CRAA32|Carry [10])) # (AdderInputB[10] & ((!\CRAA32|Carry [10]) # (AdderInputA[10]))))) ) ) # ( !AdderInputA[11] & ( !AdderInputB[11] $ 
// (((!AdderInputB[10] & ((!AdderInputA[10]) # (\CRAA32|Carry [10]))) # (AdderInputB[10] & (!AdderInputA[10] & \CRAA32|Carry [10])))) ) )

	.dataa(!AdderInputB[10]),
	.datab(!AdderInputA[10]),
	.datac(!AdderInputB[11]),
	.datad(!\CRAA32|Carry [10]),
	.datae(gnd),
	.dataf(!AdderInputA[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[11] .extended_lut = "off";
defparam \CRAA32|Result[11] .lut_mask = 64'h781E781E87E187E1;
defparam \CRAA32|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N9
cyclonev_lcell_comb \InputORB[11]~12 (
// Equation(s):
// \InputORB[11]~12_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[43]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\Control_ALU[29]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[11]~12 .extended_lut = "off";
defparam \InputORB[11]~12 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \InputORB[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N12
cyclonev_lcell_comb \InputORB[11] (
// Equation(s):
// InputORB[11] = ( \InputORB[11]~12_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[11]) ) ) # ( !\InputORB[11]~12_combout  & ( (InputORB[11] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!InputORB[11]),
	.datac(gnd),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[11] .extended_lut = "off";
defparam \InputORB[11] .lut_mask = 64'h3300330033FF33FF;
defparam \InputORB[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N18
cyclonev_lcell_comb \ALU_Registers[11]~161 (
// Equation(s):
// \ALU_Registers[11]~161_combout  = ( !\Registers_ALU[11]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((((\CRAA32|Result [11] & \ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[11]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[11]))))) ) ) # ( \Registers_ALU[11]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputANDB[11])) # (\ALU_Registers[31]~1_combout  & ((\CRAA32|Result [11])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[11]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!\ALU_Registers[31]~0_combout ),
	.datab(!InputXORB[11]),
	.datac(!InputANDB[11]),
	.datad(!\CRAA32|Result [11]),
	.datae(!\Registers_ALU[11]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[11]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[11]~161 .extended_lut = "on";
defparam \ALU_Registers[11]~161 .lut_mask = 64'h05055F5F11BB44EE;
defparam \ALU_Registers[11]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N0
cyclonev_lcell_comb \ALU_Registers[11]~157 (
// Equation(s):
// \ALU_Registers[11]~157_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[11]~161_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32C|Result [11]))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D11~q ) # (\LSR|D11~q ))) # (\LS|D11~q ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32C|Result [11])))) ) )

	.dataa(!\LS|D11~q ),
	.datab(!\Mul|Add32C|Result [11]),
	.datac(!\LSR|D11~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D11~q ),
	.datag(!\ALU_Registers[11]~161_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[11]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[11]~157 .extended_lut = "on";
defparam \ALU_Registers[11]~157 .lut_mask = 64'h0F335F330F33FF33;
defparam \ALU_Registers[11]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N36
cyclonev_lcell_comb \ALU_Registers[11]$latch (
// Equation(s):
// \ALU_Registers[11]$latch~combout  = ( \ALU_Registers[11]~157_combout  & ( (\ALU_Registers[11]$latch~combout ) # (\ALU_Registers[31]~3_combout ) ) ) # ( !\ALU_Registers[11]~157_combout  & ( (!\ALU_Registers[31]~3_combout  & \ALU_Registers[11]$latch~combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[31]~3_combout ),
	.datad(!\ALU_Registers[11]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[11]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[11]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[11]$latch .extended_lut = "off";
defparam \ALU_Registers[11]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_Registers[11]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N0
cyclonev_lcell_comb \LS|D12~feeder (
// Equation(s):
// \LS|D12~feeder_combout  = ( LSRDataIn[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D12~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D12~feeder .extended_lut = "off";
defparam \LS|D12~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D12~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y47_N2
dffeas \LS|D12 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D12~feeder_combout ),
	.asdata(\LS|D11~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D12 .is_wysiwyg = "true";
defparam \LS|D12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N15
cyclonev_lcell_comb \ALU_Registers[12]~10 (
// Equation(s):
// \ALU_Registers[12]~10_combout  = ( !\LS|D12~q  & ( (!\LSR|D12~q  & !\ASR|D12~q ) ) )

	.dataa(!\LSR|D12~q ),
	.datab(gnd),
	.datac(!\ASR|D12~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LS|D12~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[12]~10 .extended_lut = "off";
defparam \ALU_Registers[12]~10 .lut_mask = 64'hA0A0A0A000000000;
defparam \ALU_Registers[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N27
cyclonev_lcell_comb \Mul|FPP1|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP10|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[9]~input_o ))) # (\Registers_ALU[34]~input_o  & (!\Registers_ALU[10]~input_o )))) # 
// (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[10]~input_o ) # ((\Registers_ALU[34]~input_o )))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[10]~input_o  & (\Registers_ALU[34]~input_o ))) # 
// (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (\Registers_ALU[10]~input_o )) # (\Registers_ALU[34]~input_o  & ((\Registers_ALU[9]~input_o ))))) ) )

	.dataa(!\Registers_ALU[10]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[34]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP10|PartialProduct .lut_mask = 64'h14171417EB2BEB2B;
defparam \Mul|FPP1|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N42
cyclonev_lcell_comb \Mul|Add32A|Carry~8 (
// Equation(s):
// \Mul|Add32A|Carry~8_combout  = ( \Mul|Add32A|Carry [9] & ( \Mul|Add32A|Carry~6_combout  & ( (!\Mul|FPP1|BPP8|PartialProduct~combout  & (\Mul|FPP0|BPP9|PartialProduct~0_combout  & (\Mul|FPP1|BPP7|PartialProduct~combout  & 
// \Mul|FPP0|BPP10|PartialProduct~0_combout ))) # (\Mul|FPP1|BPP8|PartialProduct~combout  & (((\Mul|FPP0|BPP9|PartialProduct~0_combout  & \Mul|FPP1|BPP7|PartialProduct~combout )) # (\Mul|FPP0|BPP10|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add32A|Carry 
// [9] & ( \Mul|Add32A|Carry~6_combout  & ( (!\Mul|FPP1|BPP8|PartialProduct~combout  & (\Mul|FPP0|BPP10|PartialProduct~0_combout  & ((\Mul|FPP1|BPP7|PartialProduct~combout ) # (\Mul|FPP0|BPP9|PartialProduct~0_combout )))) # 
// (\Mul|FPP1|BPP8|PartialProduct~combout  & (((\Mul|FPP0|BPP10|PartialProduct~0_combout ) # (\Mul|FPP1|BPP7|PartialProduct~combout )) # (\Mul|FPP0|BPP9|PartialProduct~0_combout ))) ) ) )

	.dataa(!\Mul|FPP1|BPP8|PartialProduct~combout ),
	.datab(!\Mul|FPP0|BPP9|PartialProduct~0_combout ),
	.datac(!\Mul|FPP1|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP0|BPP10|PartialProduct~0_combout ),
	.datae(!\Mul|Add32A|Carry [9]),
	.dataf(!\Mul|Add32A|Carry~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~8 .extended_lut = "off";
defparam \Mul|Add32A|Carry~8 .lut_mask = 64'h00000000157F0157;
defparam \Mul|Add32A|Carry~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N24
cyclonev_lcell_comb \Mul|Add32A|Carry~7 (
// Equation(s):
// \Mul|Add32A|Carry~7_combout  = ( \Registers_ALU[32]~input_o  & ( (\Mul|FPP1|BPP9|PartialProduct~combout  & (!\Registers_ALU[33]~input_o  $ (!\Registers_ALU[11]~input_o ))) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[10]~input_o  & 
// (\Registers_ALU[33]~input_o  & \Mul|FPP1|BPP9|PartialProduct~combout )) ) )

	.dataa(!\Registers_ALU[10]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Mul|FPP1|BPP9|PartialProduct~combout ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~7 .extended_lut = "off";
defparam \Mul|Add32A|Carry~7 .lut_mask = 64'h02020202030C030C;
defparam \Mul|Add32A|Carry~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y47_N39
cyclonev_lcell_comb \Mul|FPP0|BPP12|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP12|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[12]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[11]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[11]~input_o ),
	.datad(!\Registers_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP12|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP12|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP12|PartialProduct~0 .lut_mask = 64'h3030303033CC33CC;
defparam \Mul|FPP0|BPP12|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N48
cyclonev_lcell_comb \Mul|Add32A|Result[12] (
// Equation(s):
// \Mul|Add32A|Result [12] = ( \Mul|Add32A|Carry~7_combout  & ( \Mul|FPP0|BPP12|PartialProduct~0_combout  & ( \Mul|FPP1|BPP10|PartialProduct~combout  ) ) ) # ( !\Mul|Add32A|Carry~7_combout  & ( \Mul|FPP0|BPP12|PartialProduct~0_combout  & ( 
// !\Mul|FPP1|BPP10|PartialProduct~combout  $ (\Mul|Add32A|Carry~8_combout ) ) ) ) # ( \Mul|Add32A|Carry~7_combout  & ( !\Mul|FPP0|BPP12|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP10|PartialProduct~combout  ) ) ) # ( !\Mul|Add32A|Carry~7_combout  & ( 
// !\Mul|FPP0|BPP12|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP10|PartialProduct~combout  $ (!\Mul|Add32A|Carry~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mul|FPP1|BPP10|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry~8_combout ),
	.datad(gnd),
	.datae(!\Mul|Add32A|Carry~7_combout ),
	.dataf(!\Mul|FPP0|BPP12|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[12] .extended_lut = "off";
defparam \Mul|Add32A|Result[12] .lut_mask = 64'h3C3CCCCCC3C33333;
defparam \Mul|Add32A|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N39
cyclonev_lcell_comb \Mul|FPP2|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP8|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[7]~input_o ))) # (\Registers_ALU[35]~input_o  & (!\Registers_ALU[8]~input_o )))) # 
// (\Registers_ALU[36]~input_o  & (((!\Registers_ALU[8]~input_o )) # (\Registers_ALU[35]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[35]~input_o  & (\Registers_ALU[8]~input_o ))) # 
// (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (\Registers_ALU[8]~input_o )) # (\Registers_ALU[35]~input_o  & ((\Registers_ALU[7]~input_o ))))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[7]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP8|PartialProduct .lut_mask = 64'h06170617F971F971;
defparam \Mul|FPP2|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N27
cyclonev_lcell_comb \Mul|FPP3|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP6|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[5]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[6]~input_o )))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[6]~input_o ) # ((\Registers_ALU[38]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[6]~input_o  & (\Registers_ALU[38]~input_o ))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & (\Registers_ALU[6]~input_o )) # (\Registers_ALU[38]~input_o  & ((\Registers_ALU[5]~input_o ))))) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\Registers_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP6|PartialProduct .lut_mask = 64'h14171417EB2BEB2B;
defparam \Mul|FPP3|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N48
cyclonev_lcell_comb \Mul|Add30|Result[10] (
// Equation(s):
// \Mul|Add30|Result [10] = ( \Mul|FPP3|BPP6|PartialProduct~combout  & ( \Mul|Add30|Carry~3_combout  & ( !\Mul|FPP2|BPP8|PartialProduct~combout  $ (((\Mul|FPP2|BPP7|PartialProduct~combout ) # (\Mul|FPP3|BPP5|PartialProduct~combout ))) ) ) ) # ( 
// !\Mul|FPP3|BPP6|PartialProduct~combout  & ( \Mul|Add30|Carry~3_combout  & ( !\Mul|FPP2|BPP8|PartialProduct~combout  $ (((!\Mul|FPP3|BPP5|PartialProduct~combout  & !\Mul|FPP2|BPP7|PartialProduct~combout ))) ) ) ) # ( \Mul|FPP3|BPP6|PartialProduct~combout  
// & ( !\Mul|Add30|Carry~3_combout  & ( !\Mul|FPP2|BPP8|PartialProduct~combout  $ (((!\Mul|FPP3|BPP5|PartialProduct~combout  & (\Mul|Add30|Carry~2_combout  & \Mul|FPP2|BPP7|PartialProduct~combout )) # (\Mul|FPP3|BPP5|PartialProduct~combout  & 
// ((\Mul|FPP2|BPP7|PartialProduct~combout ) # (\Mul|Add30|Carry~2_combout ))))) ) ) ) # ( !\Mul|FPP3|BPP6|PartialProduct~combout  & ( !\Mul|Add30|Carry~3_combout  & ( !\Mul|FPP2|BPP8|PartialProduct~combout  $ (((!\Mul|FPP3|BPP5|PartialProduct~combout  & 
// ((!\Mul|Add30|Carry~2_combout ) # (!\Mul|FPP2|BPP7|PartialProduct~combout ))) # (\Mul|FPP3|BPP5|PartialProduct~combout  & (!\Mul|Add30|Carry~2_combout  & !\Mul|FPP2|BPP7|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|FPP3|BPP5|PartialProduct~combout ),
	.datab(!\Mul|Add30|Carry~2_combout ),
	.datac(!\Mul|FPP2|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP2|BPP8|PartialProduct~combout ),
	.datae(!\Mul|FPP3|BPP6|PartialProduct~combout ),
	.dataf(!\Mul|Add30|Carry~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[10] .extended_lut = "off";
defparam \Mul|Add30|Result[10] .lut_mask = 64'h17E8E8175FA0A05F;
defparam \Mul|Add30|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N6
cyclonev_lcell_comb \Mul|Add32B|Result[12] (
// Equation(s):
// \Mul|Add32B|Result [12] = ( \Mul|Add30|Result [9] & ( !\Mul|Add32A|Result [12] $ (!\Mul|Add30|Result [10] $ (((\Mul|Add32A|Result [11]) # (\Mul|Add32B|Carry [11])))) ) ) # ( !\Mul|Add30|Result [9] & ( !\Mul|Add32A|Result [12] $ (!\Mul|Add30|Result [10] $ 
// (((\Mul|Add32B|Carry [11] & \Mul|Add32A|Result [11])))) ) )

	.dataa(!\Mul|Add32A|Result [12]),
	.datab(!\Mul|Add30|Result [10]),
	.datac(!\Mul|Add32B|Carry [11]),
	.datad(!\Mul|Add32A|Result [11]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[12] .extended_lut = "off";
defparam \Mul|Add32B|Result[12] .lut_mask = 64'h6669666969996999;
defparam \Mul|Add32B|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N36
cyclonev_lcell_comb \Mul|FPP4|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP4|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[4]~input_o  $ ((!\Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[3]~input_o ) # 
// (\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o  & !\Registers_ALU[3]~input_o )))) # (\Registers_ALU[40]~input_o  & (!\Registers_ALU[4]~input_o  $ 
// ((!\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[4]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[40]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP4|PartialProduct .lut_mask = 64'h36063606636F636F;
defparam \Mul|FPP4|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N30
cyclonev_lcell_comb \Mul|FPP5|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP2|PartialProduct~combout  = ( \Registers_ALU[42]~input_o  & ( (!\Registers_ALU[41]~input_o  & (!\Registers_ALU[43]~input_o  $ (((!\Registers_ALU[2]~input_o ))))) # (\Registers_ALU[41]~input_o  & (((\Registers_ALU[1]~input_o )) # 
// (\Registers_ALU[43]~input_o ))) ) ) # ( !\Registers_ALU[42]~input_o  & ( (!\Registers_ALU[41]~input_o  & (\Registers_ALU[43]~input_o  & (!\Registers_ALU[1]~input_o ))) # (\Registers_ALU[41]~input_o  & (!\Registers_ALU[43]~input_o  $ 
// (((!\Registers_ALU[2]~input_o ))))) ) )

	.dataa(!\Registers_ALU[43]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[2]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[42]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP2|PartialProduct .lut_mask = 64'h51625162579B579B;
defparam \Mul|FPP5|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N48
cyclonev_lcell_comb \Mul|Add26A|Carry[6] (
// Equation(s):
// \Mul|Add26A|Carry [6] = ( \Mul|FPP4|BPP3|PartialProduct~combout  & ( \Registers_ALU[43]~input_o  & ( ((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (!\Mul|FPP5|BPP0|PartialProduct~0_combout  & \Mul|Add26A|Carry~0_combout )) # 
// (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout ) # (\Mul|Add26A|Carry~0_combout )))) # (\Mul|FPP5|BPP1|PartialProduct~combout ) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout  & ( \Registers_ALU[43]~input_o  & ( 
// (\Mul|FPP5|BPP1|PartialProduct~combout  & ((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (!\Mul|FPP5|BPP0|PartialProduct~0_combout  & \Mul|Add26A|Carry~0_combout )) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout ) 
// # (\Mul|Add26A|Carry~0_combout ))))) ) ) ) # ( \Mul|FPP4|BPP3|PartialProduct~combout  & ( !\Registers_ALU[43]~input_o  & ( ((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (\Mul|FPP5|BPP0|PartialProduct~0_combout  & \Mul|Add26A|Carry~0_combout )) # 
// (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((\Mul|Add26A|Carry~0_combout ) # (\Mul|FPP5|BPP0|PartialProduct~0_combout )))) # (\Mul|FPP5|BPP1|PartialProduct~combout ) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout  & ( !\Registers_ALU[43]~input_o  & ( 
// (\Mul|FPP5|BPP1|PartialProduct~combout  & ((!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (\Mul|FPP5|BPP0|PartialProduct~0_combout  & \Mul|Add26A|Carry~0_combout )) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((\Mul|Add26A|Carry~0_combout ) # 
// (\Mul|FPP5|BPP0|PartialProduct~0_combout ))))) ) ) )

	.dataa(!\Mul|FPP4|BPP2|PartialProduct~0_combout ),
	.datab(!\Mul|FPP5|BPP0|PartialProduct~0_combout ),
	.datac(!\Mul|FPP5|BPP1|PartialProduct~combout ),
	.datad(!\Mul|Add26A|Carry~0_combout ),
	.datae(!\Mul|FPP4|BPP3|PartialProduct~combout ),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[6] .extended_lut = "off";
defparam \Mul|Add26A|Carry[6] .lut_mask = 64'h01071F7F040D4FDF;
defparam \Mul|Add26A|Carry[6] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N61
cyclonev_io_ibuf \Registers_ALU[44]~input (
	.i(Registers_ALU[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[44]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[44]~input .bus_hold = "false";
defparam \Registers_ALU[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N0
cyclonev_lcell_comb \Mul|FPP6|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP6|BPP0|PartialProduct~0_combout  = ( \Registers_ALU[0]~input_o  & ( !\Registers_ALU[43]~input_o  $ (!\Registers_ALU[44]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\Registers_ALU[44]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP6|BPP0|PartialProduct~0 .lut_mask = 64'h000000000FF00FF0;
defparam \Mul|FPP6|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N6
cyclonev_lcell_comb \Mul|Add26B|Carry~1 (
// Equation(s):
// \Mul|Add26B|Carry~1_combout  = ( \Mul|FPP4|BPP3|PartialProduct~combout  & ( \Registers_ALU[43]~input_o  & ( (!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (!\Mul|FPP5|BPP1|PartialProduct~combout  & (!\Mul|FPP5|BPP0|PartialProduct~0_combout  $ 
// (\Mul|Add26A|Carry~0_combout )))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout  & (\Mul|FPP5|BPP1|PartialProduct~combout  & \Mul|Add26A|Carry~0_combout )) # (\Mul|FPP5|BPP0|PartialProduct~0_combout  & 
// (!\Mul|FPP5|BPP1|PartialProduct~combout  & !\Mul|Add26A|Carry~0_combout )))) ) ) ) # ( !\Mul|FPP4|BPP3|PartialProduct~combout  & ( \Registers_ALU[43]~input_o  & ( (!\Mul|FPP4|BPP2|PartialProduct~0_combout  & (\Mul|FPP5|BPP1|PartialProduct~combout  & 
// (!\Mul|FPP5|BPP0|PartialProduct~0_combout  $ (\Mul|Add26A|Carry~0_combout )))) # (\Mul|FPP4|BPP2|PartialProduct~0_combout  & ((!\Mul|FPP5|BPP0|PartialProduct~0_combout  & (!\Mul|FPP5|BPP1|PartialProduct~combout  & \Mul|Add26A|Carry~0_combout )) # 
// (\Mul|FPP5|BPP0|PartialProduct~0_combout  & (\Mul|FPP5|BPP1|PartialProduct~combout  & !\Mul|Add26A|Carry~0_combout )))) ) ) )

	.dataa(!\Mul|FPP4|BPP2|PartialProduct~0_combout ),
	.datab(!\Mul|FPP5|BPP0|PartialProduct~0_combout ),
	.datac(!\Mul|FPP5|BPP1|PartialProduct~combout ),
	.datad(!\Mul|Add26A|Carry~0_combout ),
	.datae(!\Mul|FPP4|BPP3|PartialProduct~combout ),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry~1 .extended_lut = "off";
defparam \Mul|Add26B|Carry~1 .lut_mask = 64'h0000000009429024;
defparam \Mul|Add26B|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N21
cyclonev_lcell_comb \Mul|Add26B|Result[6] (
// Equation(s):
// \Mul|Add26B|Result [6] = ( \Mul|Add26B|Carry~1_combout  & ( !\Mul|FPP4|BPP4|PartialProduct~combout  $ (!\Mul|FPP5|BPP2|PartialProduct~combout  $ (!\Mul|Add26A|Carry [6] $ (\Mul|FPP6|BPP0|PartialProduct~0_combout ))) ) ) # ( !\Mul|Add26B|Carry~1_combout  & 
// ( !\Mul|FPP4|BPP4|PartialProduct~combout  $ (!\Mul|FPP5|BPP2|PartialProduct~combout  $ (!\Mul|Add26A|Carry [6] $ (!\Mul|FPP6|BPP0|PartialProduct~0_combout ))) ) )

	.dataa(!\Mul|FPP4|BPP4|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP2|PartialProduct~combout ),
	.datac(!\Mul|Add26A|Carry [6]),
	.datad(!\Mul|FPP6|BPP0|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[6] .extended_lut = "off";
defparam \Mul|Add26B|Result[6] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add26B|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N30
cyclonev_lcell_comb \Mul|Add32C|Carry[12] (
// Equation(s):
// \Mul|Add32C|Carry [12] = ( \Mul|Add32B|Carry~3_combout  & ( \Mul|Add32B|Result [10] & ( (!\Mul|Add26B|Result [5] & (!\Mul|Add32B|Carry [11] & ((!\Mul|Add26B|Carry~0_combout ) # (\Mul|Add32C|Carry [10])))) # (\Mul|Add26B|Result [5] & 
// (((!\Mul|Add26B|Carry~0_combout ) # (!\Mul|Add32B|Carry [11])) # (\Mul|Add32C|Carry [10]))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout  & ( \Mul|Add32B|Result [10] & ( (!\Mul|Add26B|Result [5] & (\Mul|Add32B|Carry [11] & ((!\Mul|Add26B|Carry~0_combout ) # 
// (\Mul|Add32C|Carry [10])))) # (\Mul|Add26B|Result [5] & (((!\Mul|Add26B|Carry~0_combout ) # (\Mul|Add32B|Carry [11])) # (\Mul|Add32C|Carry [10]))) ) ) ) # ( \Mul|Add32B|Carry~3_combout  & ( !\Mul|Add32B|Result [10] & ( (!\Mul|Add26B|Result [5] & 
// (\Mul|Add32C|Carry [10] & (!\Mul|Add26B|Carry~0_combout  & !\Mul|Add32B|Carry [11]))) # (\Mul|Add26B|Result [5] & ((!\Mul|Add32B|Carry [11]) # ((\Mul|Add32C|Carry [10] & !\Mul|Add26B|Carry~0_combout )))) ) ) ) # ( !\Mul|Add32B|Carry~3_combout  & ( 
// !\Mul|Add32B|Result [10] & ( (!\Mul|Add26B|Result [5] & (\Mul|Add32C|Carry [10] & (!\Mul|Add26B|Carry~0_combout  & \Mul|Add32B|Carry [11]))) # (\Mul|Add26B|Result [5] & (((\Mul|Add32C|Carry [10] & !\Mul|Add26B|Carry~0_combout )) # (\Mul|Add32B|Carry 
// [11]))) ) ) )

	.dataa(!\Mul|Add26B|Result [5]),
	.datab(!\Mul|Add32C|Carry [10]),
	.datac(!\Mul|Add26B|Carry~0_combout ),
	.datad(!\Mul|Add32B|Carry [11]),
	.datae(!\Mul|Add32B|Carry~3_combout ),
	.dataf(!\Mul|Add32B|Result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[12] .extended_lut = "off";
defparam \Mul|Add32C|Carry[12] .lut_mask = 64'h1075751051F7F751;
defparam \Mul|Add32C|Carry[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N27
cyclonev_lcell_comb \Mul|Add32C|Result[12] (
// Equation(s):
// \Mul|Add32C|Result [12] = ( \Mul|Add32C|Carry [12] & ( !\Mul|Add32B|Result [12] $ (\Mul|Add26B|Result [6]) ) ) # ( !\Mul|Add32C|Carry [12] & ( !\Mul|Add32B|Result [12] $ (!\Mul|Add26B|Result [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add32B|Result [12]),
	.datad(!\Mul|Add26B|Result [6]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[12] .extended_lut = "off";
defparam \Mul|Add32C|Result[12] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add32C|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N36
cyclonev_lcell_comb \AdderInputB[18]~41 (
// Equation(s):
// \AdderInputB[18]~41_combout  = ( \Control_ALU[5]~input_o  & ( \AdderInputB[8]~0_combout  & ( \AddrBSelector[3]~0_combout  ) ) ) # ( !\Control_ALU[5]~input_o  & ( \AdderInputB[8]~0_combout  & ( (\AddrBSelector[3]~0_combout  & (((\Control_ALU[3]~input_o ) # 
// (\Control_ALU[4]~input_o )) # (\Control_ALU[2]~input_o ))) ) ) ) # ( \Control_ALU[5]~input_o  & ( !\AdderInputB[8]~0_combout  & ( \AddrBSelector[3]~0_combout  ) ) ) # ( !\Control_ALU[5]~input_o  & ( !\AdderInputB[8]~0_combout  & ( 
// (\AddrBSelector[3]~0_combout  & \Control_ALU[4]~input_o ) ) ) )

	.dataa(!\AddrBSelector[3]~0_combout ),
	.datab(!\Control_ALU[2]~input_o ),
	.datac(!\Control_ALU[4]~input_o ),
	.datad(!\Control_ALU[3]~input_o ),
	.datae(!\Control_ALU[5]~input_o ),
	.dataf(!\AdderInputB[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[18]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[18]~41 .extended_lut = "off";
defparam \AdderInputB[18]~41 .lut_mask = 64'h0505555515555555;
defparam \AdderInputB[18]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N0
cyclonev_lcell_comb \AdderInputB[12]~42 (
// Equation(s):
// \AdderInputB[12]~42_combout  = ( \AdderInputB[18]~12_combout  & ( (!\AdderInputB[18]~41_combout  & ((\IR_ALU[17]~input_o ))) # (\AdderInputB[18]~41_combout  & (\IR_ALU[6]~input_o )) ) ) # ( !\AdderInputB[18]~12_combout  & ( (\IR_ALU[5]~input_o  & 
// !\AdderInputB[18]~41_combout ) ) )

	.dataa(!\IR_ALU[5]~input_o ),
	.datab(!\AdderInputB[18]~41_combout ),
	.datac(!\IR_ALU[6]~input_o ),
	.datad(!\IR_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[18]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[12]~42 .extended_lut = "off";
defparam \AdderInputB[12]~42 .lut_mask = 64'h4444444403CF03CF;
defparam \AdderInputB[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N42
cyclonev_lcell_comb \AdderInputB[12]~43 (
// Equation(s):
// \AdderInputB[12]~43_combout  = ( !\AdderInputB[0]~5_combout  & ( (\AdderInputB[8]~0_combout  & ((\AdderInputB[5]~13_combout ) # (\Control_ALU[14]~input_o ))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(gnd),
	.datac(!\AdderInputB[5]~13_combout ),
	.datad(!\AdderInputB[8]~0_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[12]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[12]~43 .extended_lut = "off";
defparam \AdderInputB[12]~43 .lut_mask = 64'h005F005F00000000;
defparam \AdderInputB[12]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N3
cyclonev_lcell_comb \AdderInputB[12]~40 (
// Equation(s):
// \AdderInputB[12]~40_combout  = ( !\AdderInputB[0]~5_combout  & ( (!\AdderInputB[8]~0_combout  & ((\AdderInputB[5]~13_combout ) # (\Control_ALU[14]~input_o ))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(gnd),
	.datac(!\AdderInputB[8]~0_combout ),
	.datad(!\AdderInputB[5]~13_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[12]~40 .extended_lut = "off";
defparam \AdderInputB[12]~40 .lut_mask = 64'h50F050F000000000;
defparam \AdderInputB[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N18
cyclonev_lcell_comb \AdderInputB[12]~44 (
// Equation(s):
// \AdderInputB[12]~44_combout  = ( \AdderInputB[0]~5_combout  & ( (\IR_ALU[24]~input_o  & ((\AdderInputB[5]~13_combout ) # (\Control_ALU[14]~input_o ))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\AdderInputB[5]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[12]~44 .extended_lut = "off";
defparam \AdderInputB[12]~44 .lut_mask = 64'h0000000013131313;
defparam \AdderInputB[12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N36
cyclonev_lcell_comb \AdderInputB[12]~45 (
// Equation(s):
// \AdderInputB[12]~45_combout  = ( !\AdderInputB[12]~44_combout  & ( (!\AdderInputB[12]~42_combout  & (((!\AdderInputB[12]~40_combout ) # (\Registers_ALU[44]~input_o )))) # (\AdderInputB[12]~42_combout  & (!\AdderInputB[12]~43_combout  & 
// ((!\AdderInputB[12]~40_combout ) # (\Registers_ALU[44]~input_o )))) ) )

	.dataa(!\AdderInputB[12]~42_combout ),
	.datab(!\AdderInputB[12]~43_combout ),
	.datac(!\AdderInputB[12]~40_combout ),
	.datad(!\Registers_ALU[44]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[12]~45 .extended_lut = "off";
defparam \AdderInputB[12]~45 .lut_mask = 64'hE0EEE0EE00000000;
defparam \AdderInputB[12]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N27
cyclonev_lcell_comb \AdderInputB[12]~46 (
// Equation(s):
// \AdderInputB[12]~46_combout  = ( \AdderInputB[12]~45_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[44]~input_o )))) ) ) # ( !\AdderInputB[12]~45_combout 
//  & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[44]~input_o )))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\Registers_ALU[44]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Control_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[12]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[12]~46 .extended_lut = "off";
defparam \AdderInputB[12]~46 .lut_mask = 64'hFA33FA3350335033;
defparam \AdderInputB[12]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N24
cyclonev_lcell_comb \AdderInputB[12] (
// Equation(s):
// AdderInputB[12] = ( \AdderInputB[12]~46_combout  & ( (AdderInputB[12]) # (\AdderInputB[0]~15_combout ) ) ) # ( !\AdderInputB[12]~46_combout  & ( (!\AdderInputB[0]~15_combout  & AdderInputB[12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(!AdderInputB[12]),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[12] .extended_lut = "off";
defparam \AdderInputB[12] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputB[12] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y115_N35
cyclonev_io_ibuf \PC_ALU[12]~input (
	.i(PC_ALU[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[12]~input_o ));
// synopsys translate_off
defparam \PC_ALU[12]~input .bus_hold = "false";
defparam \PC_ALU[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N36
cyclonev_lcell_comb \AdderInputA[12]~14 (
// Equation(s):
// \AdderInputA[12]~14_combout  = ( AddrASelector[1] & ( \PC_ALU[12]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[12]~input_o  ) )

	.dataa(gnd),
	.datab(!\PC_ALU[12]~input_o ),
	.datac(!\Registers_ALU[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[12]~14 .extended_lut = "off";
defparam \AdderInputA[12]~14 .lut_mask = 64'h0F0F0F0F33333333;
defparam \AdderInputA[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N39
cyclonev_lcell_comb \AdderInputA[12] (
// Equation(s):
// AdderInputA[12] = ( \AdderInputA[12]~14_combout  & ( (AdderInputA[12]) # (\AdderInputA[0]~2_combout ) ) ) # ( !\AdderInputA[12]~14_combout  & ( (!\AdderInputA[0]~2_combout  & AdderInputA[12]) ) )

	.dataa(!\AdderInputA[0]~2_combout ),
	.datab(gnd),
	.datac(!AdderInputA[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[12] .extended_lut = "off";
defparam \AdderInputA[12] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \AdderInputA[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N30
cyclonev_lcell_comb \CRAA32|Carry[12] (
// Equation(s):
// \CRAA32|Carry [12] = ( \CRAA32|Carry~2_combout  & ( AdderInputB[10] & ( (!AdderInputB[11] & !AdderInputA[11]) ) ) ) # ( !\CRAA32|Carry~2_combout  & ( AdderInputB[10] & ( (!AdderInputB[11] & ((!AdderInputA[11]) # ((!AdderInputA[10] & 
// !\CRAA32|Carry~1_combout )))) # (AdderInputB[11] & (!AdderInputA[10] & (!\CRAA32|Carry~1_combout  & !AdderInputA[11]))) ) ) ) # ( \CRAA32|Carry~2_combout  & ( !AdderInputB[10] & ( (!AdderInputA[10] & ((!AdderInputB[11]) # (!AdderInputA[11]))) # 
// (AdderInputA[10] & (!AdderInputB[11] & !AdderInputA[11])) ) ) ) # ( !\CRAA32|Carry~2_combout  & ( !AdderInputB[10] & ( (!AdderInputB[11] & ((!AdderInputA[10]) # ((!\CRAA32|Carry~1_combout ) # (!AdderInputA[11])))) # (AdderInputB[11] & (!AdderInputA[11] & 
// ((!AdderInputA[10]) # (!\CRAA32|Carry~1_combout )))) ) ) )

	.dataa(!AdderInputA[10]),
	.datab(!AdderInputB[11]),
	.datac(!\CRAA32|Carry~1_combout ),
	.datad(!AdderInputA[11]),
	.datae(!\CRAA32|Carry~2_combout ),
	.dataf(!AdderInputB[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[12] .extended_lut = "off";
defparam \CRAA32|Carry[12] .lut_mask = 64'hFEC8EE88EC80CC00;
defparam \CRAA32|Carry[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y44_N27
cyclonev_lcell_comb \CRAA32|Result[12] (
// Equation(s):
// \CRAA32|Result [12] = ( \CRAA32|Carry [12] & ( !AdderInputB[12] $ (!AdderInputA[12]) ) ) # ( !\CRAA32|Carry [12] & ( !AdderInputB[12] $ (AdderInputA[12]) ) )

	.dataa(!AdderInputB[12]),
	.datab(!AdderInputA[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[12] .extended_lut = "off";
defparam \CRAA32|Result[12] .lut_mask = 64'h9999999966666666;
defparam \CRAA32|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N33
cyclonev_lcell_comb \InputANDB[12]~13 (
// Equation(s):
// \InputANDB[12]~13_combout  = ( AndBselector[1] & ( (!\Control_ALU[30]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\Registers_ALU[44]~input_o )) # 
// (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[44]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!AndBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[12]~13 .extended_lut = "off";
defparam \InputANDB[12]~13 .lut_mask = 64'h5353535303F303F3;
defparam \InputANDB[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N21
cyclonev_lcell_comb \InputANDB[12] (
// Equation(s):
// InputANDB[12] = ( \InputANDB[0]~1_combout  & ( \InputANDB[12]~13_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[12]~13_combout ),
	.datad(!InputANDB[12]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[12] .extended_lut = "off";
defparam \InputANDB[12] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputANDB[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N48
cyclonev_lcell_comb \InputXORB[12]~12 (
// Equation(s):
// \InputXORB[12]~12_combout  = ( \IR_ALU[24]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[44]~input_o ) ) ) # ( !\IR_ALU[24]~input_o  & ( (\Control_ALU[24]~input_o  & \Registers_ALU[44]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[24]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[12]~12 .extended_lut = "off";
defparam \InputXORB[12]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \InputXORB[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N30
cyclonev_lcell_comb \InputXORB[12] (
// Equation(s):
// InputXORB[12] = ( ALURegSelector[1] & ( \InputXORB[12]~12_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[12] ) )

	.dataa(gnd),
	.datab(!InputXORB[12]),
	.datac(!\InputXORB[12]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[12] .extended_lut = "off";
defparam \InputXORB[12] .lut_mask = 64'h333333330F0F0F0F;
defparam \InputXORB[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N57
cyclonev_lcell_comb \InputORB[12]~13 (
// Equation(s):
// \InputORB[12]~13_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[44]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[44]~input_o ),
	.datab(!\Control_ALU[29]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[12]~13 .extended_lut = "off";
defparam \InputORB[12]~13 .lut_mask = 64'h447744770C3F0C3F;
defparam \InputORB[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N42
cyclonev_lcell_comb \InputORB[12] (
// Equation(s):
// InputORB[12] = ( \InputORB[12]~13_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[12]) ) ) # ( !\InputORB[12]~13_combout  & ( (InputORB[12] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!InputORB[12]),
	.datac(gnd),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[12] .extended_lut = "off";
defparam \InputORB[12] .lut_mask = 64'h3300330033FF33FF;
defparam \InputORB[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N48
cyclonev_lcell_comb \ALU_Registers[12]~153 (
// Equation(s):
// \ALU_Registers[12]~153_combout  = ( !\Registers_ALU[12]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [12] & (((\ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputORB[12])) # 
// (\ALU_Registers[31]~1_combout  & ((InputXORB[12])))))) ) ) # ( \Registers_ALU[12]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (((InputANDB[12])))) # (\ALU_Registers[31]~1_combout  & (\CRAA32|Result [12])))) # 
// (\ALU_Registers[31]~0_combout  & ((((!\ALU_Registers[31]~1_combout ) # (!InputXORB[12]))))) ) )

	.dataa(!\ALU_Registers[31]~0_combout ),
	.datab(!\CRAA32|Result [12]),
	.datac(!InputANDB[12]),
	.datad(!\ALU_Registers[31]~1_combout ),
	.datae(!\Registers_ALU[12]~input_o ),
	.dataf(!InputXORB[12]),
	.datag(!InputORB[12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[12]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[12]~153 .extended_lut = "on";
defparam \ALU_Registers[12]~153 .lut_mask = 64'h05225F7705775F22;
defparam \ALU_Registers[12]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N3
cyclonev_lcell_comb \ALU_Registers[12]~11 (
// Equation(s):
// \ALU_Registers[12]~11_combout  = ( \ALU_Registers[12]~153_combout  & ( (!\Control_ALU[31]~input_o  & ((!\Control_ALU[23]~input_o ) # ((!\ALU_Registers[12]~10_combout )))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32C|Result [12])))) ) ) # ( 
// !\ALU_Registers[12]~153_combout  & ( (!\Control_ALU[31]~input_o  & (\Control_ALU[23]~input_o  & (!\ALU_Registers[12]~10_combout ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32C|Result [12])))) ) )

	.dataa(!\Control_ALU[23]~input_o ),
	.datab(!\ALU_Registers[12]~10_combout ),
	.datac(!\Control_ALU[31]~input_o ),
	.datad(!\Mul|Add32C|Result [12]),
	.datae(gnd),
	.dataf(!\ALU_Registers[12]~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[12]~11 .extended_lut = "off";
defparam \ALU_Registers[12]~11 .lut_mask = 64'h404F404FE0EFE0EF;
defparam \ALU_Registers[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N48
cyclonev_lcell_comb \ALU_Registers[12]$latch (
// Equation(s):
// \ALU_Registers[12]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[12]~11_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[12]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\ALU_Registers[12]~11_combout ),
	.datac(!\ALU_Registers[12]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[12]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[12]$latch .extended_lut = "off";
defparam \ALU_Registers[12]$latch .lut_mask = 64'h0F0F0F0F33333333;
defparam \ALU_Registers[12]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N6
cyclonev_lcell_comb \Mul|FPP2|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP9|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (!\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[9]~input_o ))))) # (\Registers_ALU[36]~input_o  & (((\Registers_ALU[8]~input_o )) # 
// (\Registers_ALU[37]~input_o ))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[37]~input_o  & (!\Registers_ALU[8]~input_o ))) # (\Registers_ALU[36]~input_o  & (!\Registers_ALU[37]~input_o  $ 
// (((!\Registers_ALU[9]~input_o ))))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[8]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP9|PartialProduct .lut_mask = 64'h454A454A57A757A7;
defparam \Mul|FPP2|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N54
cyclonev_lcell_comb \Mul|Add30|Carry[11] (
// Equation(s):
// \Mul|Add30|Carry [11] = ( \Mul|FPP3|BPP6|PartialProduct~combout  & ( \Mul|Add30|Carry~3_combout  & ( (!\Mul|FPP3|BPP5|PartialProduct~combout  & (!\Mul|FPP2|BPP7|PartialProduct~combout  & !\Mul|FPP2|BPP8|PartialProduct~combout )) ) ) ) # ( 
// !\Mul|FPP3|BPP6|PartialProduct~combout  & ( \Mul|Add30|Carry~3_combout  & ( (!\Mul|FPP2|BPP8|PartialProduct~combout ) # ((!\Mul|FPP3|BPP5|PartialProduct~combout  & !\Mul|FPP2|BPP7|PartialProduct~combout )) ) ) ) # ( \Mul|FPP3|BPP6|PartialProduct~combout  
// & ( !\Mul|Add30|Carry~3_combout  & ( (!\Mul|FPP2|BPP8|PartialProduct~combout  & ((!\Mul|FPP3|BPP5|PartialProduct~combout  & ((!\Mul|Add30|Carry~2_combout ) # (!\Mul|FPP2|BPP7|PartialProduct~combout ))) # (\Mul|FPP3|BPP5|PartialProduct~combout  & 
// (!\Mul|Add30|Carry~2_combout  & !\Mul|FPP2|BPP7|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP3|BPP6|PartialProduct~combout  & ( !\Mul|Add30|Carry~3_combout  & ( (!\Mul|FPP2|BPP8|PartialProduct~combout ) # ((!\Mul|FPP3|BPP5|PartialProduct~combout  & 
// ((!\Mul|Add30|Carry~2_combout ) # (!\Mul|FPP2|BPP7|PartialProduct~combout ))) # (\Mul|FPP3|BPP5|PartialProduct~combout  & (!\Mul|Add30|Carry~2_combout  & !\Mul|FPP2|BPP7|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|FPP3|BPP5|PartialProduct~combout ),
	.datab(!\Mul|Add30|Carry~2_combout ),
	.datac(!\Mul|FPP2|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP2|BPP8|PartialProduct~combout ),
	.datae(!\Mul|FPP3|BPP6|PartialProduct~combout ),
	.dataf(!\Mul|Add30|Carry~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[11] .extended_lut = "off";
defparam \Mul|Add30|Carry[11] .lut_mask = 64'hFFE8E800FFA0A000;
defparam \Mul|Add30|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y47_N24
cyclonev_lcell_comb \Mul|FPP3|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP7|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[7]~input_o ) # (\Registers_ALU[38]~input_o ) ) ) ) # ( !\Registers_ALU[37]~input_o  & ( \Registers_ALU[39]~input_o  & ( 
// (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[6]~input_o )) # (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[7]~input_o ))) ) ) ) # ( \Registers_ALU[37]~input_o  & ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & 
// ((\Registers_ALU[7]~input_o ))) # (\Registers_ALU[38]~input_o  & (\Registers_ALU[6]~input_o )) ) ) ) # ( !\Registers_ALU[37]~input_o  & ( !\Registers_ALU[39]~input_o  & ( (\Registers_ALU[7]~input_o  & \Registers_ALU[38]~input_o ) ) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[7]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[37]~input_o ),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP7|PartialProduct .lut_mask = 64'h03033535ACACCFCF;
defparam \Mul|FPP3|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N15
cyclonev_lcell_comb \Mul|Add30|Result[11] (
// Equation(s):
// \Mul|Add30|Result [11] = !\Mul|FPP2|BPP9|PartialProduct~combout  $ (!\Mul|Add30|Carry [11] $ (!\Mul|FPP3|BPP7|PartialProduct~combout ))

	.dataa(!\Mul|FPP2|BPP9|PartialProduct~combout ),
	.datab(gnd),
	.datac(!\Mul|Add30|Carry [11]),
	.datad(!\Mul|FPP3|BPP7|PartialProduct~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[11] .extended_lut = "off";
defparam \Mul|Add30|Result[11] .lut_mask = 64'hA55AA55AA55AA55A;
defparam \Mul|Add30|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N51
cyclonev_lcell_comb \Mul|FPP0|BPP13|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP13|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[13]~input_o  $ (!\Registers_ALU[33]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[12]~input_o ) ) )

	.dataa(!\Registers_ALU[13]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[33]~input_o ),
	.datad(!\Registers_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP13|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP13|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP13|PartialProduct~0 .lut_mask = 64'h0F000F005A5A5A5A;
defparam \Mul|FPP0|BPP13|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y44_N15
cyclonev_lcell_comb \Mul|FPP1|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP11|PartialProduct~combout  = ( \Registers_ALU[33]~input_o  & ( \Registers_ALU[34]~input_o  & ( (\Registers_ALU[10]~input_o ) # (\Registers_ALU[35]~input_o ) ) ) ) # ( !\Registers_ALU[33]~input_o  & ( \Registers_ALU[34]~input_o  & ( 
// !\Registers_ALU[35]~input_o  $ (!\Registers_ALU[11]~input_o ) ) ) ) # ( \Registers_ALU[33]~input_o  & ( !\Registers_ALU[34]~input_o  & ( !\Registers_ALU[35]~input_o  $ (!\Registers_ALU[11]~input_o ) ) ) ) # ( !\Registers_ALU[33]~input_o  & ( 
// !\Registers_ALU[34]~input_o  & ( (\Registers_ALU[35]~input_o  & !\Registers_ALU[10]~input_o ) ) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[11]~input_o ),
	.datad(!\Registers_ALU[10]~input_o ),
	.datae(!\Registers_ALU[33]~input_o ),
	.dataf(!\Registers_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP11|PartialProduct .lut_mask = 64'h55005A5A5A5A55FF;
defparam \Mul|FPP1|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N12
cyclonev_lcell_comb \Mul|Add32A|Carry~9 (
// Equation(s):
// \Mul|Add32A|Carry~9_combout  = ( \Mul|FPP1|BPP11|PartialProduct~combout  & ( !\Mul|FPP0|BPP13|PartialProduct~0_combout  ) ) # ( !\Mul|FPP1|BPP11|PartialProduct~combout  & ( \Mul|FPP0|BPP13|PartialProduct~0_combout  ) )

	.dataa(gnd),
	.datab(!\Mul|FPP0|BPP13|PartialProduct~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP11|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~9 .extended_lut = "off";
defparam \Mul|Add32A|Carry~9 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Mul|Add32A|Carry~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N42
cyclonev_lcell_comb \Mul|Add32B|Carry~4 (
// Equation(s):
// \Mul|Add32B|Carry~4_combout  = ( \Mul|Add32A|Carry~7_combout  & ( \Mul|Add32A|Carry~9_combout  & ( !\Mul|Add30|Result [11] $ (((\Mul|FPP1|BPP10|PartialProduct~combout ) # (\Mul|FPP0|BPP12|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add32A|Carry~7_combout 
//  & ( \Mul|Add32A|Carry~9_combout  & ( !\Mul|Add30|Result [11] $ (((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & (\Mul|Add32A|Carry~8_combout  & \Mul|FPP1|BPP10|PartialProduct~combout )) # (\Mul|FPP0|BPP12|PartialProduct~0_combout  & 
// ((\Mul|FPP1|BPP10|PartialProduct~combout ) # (\Mul|Add32A|Carry~8_combout ))))) ) ) ) # ( \Mul|Add32A|Carry~7_combout  & ( !\Mul|Add32A|Carry~9_combout  & ( !\Mul|Add30|Result [11] $ (((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & 
// !\Mul|FPP1|BPP10|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add32A|Carry~7_combout  & ( !\Mul|Add32A|Carry~9_combout  & ( !\Mul|Add30|Result [11] $ (((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & ((!\Mul|Add32A|Carry~8_combout ) # 
// (!\Mul|FPP1|BPP10|PartialProduct~combout ))) # (\Mul|FPP0|BPP12|PartialProduct~0_combout  & (!\Mul|Add32A|Carry~8_combout  & !\Mul|FPP1|BPP10|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|FPP0|BPP12|PartialProduct~0_combout ),
	.datab(!\Mul|Add30|Result [11]),
	.datac(!\Mul|Add32A|Carry~8_combout ),
	.datad(!\Mul|FPP1|BPP10|PartialProduct~combout ),
	.datae(!\Mul|Add32A|Carry~7_combout ),
	.dataf(!\Mul|Add32A|Carry~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~4 .extended_lut = "off";
defparam \Mul|Add32B|Carry~4 .lut_mask = 64'h366C66CCC9939933;
defparam \Mul|Add32B|Carry~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N55
cyclonev_io_ibuf \Registers_ALU[45]~input (
	.i(Registers_ALU[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[45]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[45]~input .bus_hold = "false";
defparam \Registers_ALU[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N51
cyclonev_lcell_comb \Mul|Add22|Result[3] (
// Equation(s):
// \Mul|Add22|Result [3] = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[0]~input_o  & (!\Registers_ALU[44]~input_o  & (\Registers_ALU[1]~input_o ))) # (\Registers_ALU[0]~input_o  & (!\Registers_ALU[45]~input_o  $ (((!\Registers_ALU[44]~input_o  & 
// !\Registers_ALU[1]~input_o ))))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[0]~input_o  & (\Registers_ALU[44]~input_o  & (\Registers_ALU[1]~input_o ))) # (\Registers_ALU[0]~input_o  & (!\Registers_ALU[45]~input_o  $ 
// (((!\Registers_ALU[44]~input_o ) # (!\Registers_ALU[1]~input_o ))))) ) )

	.dataa(!\Registers_ALU[0]~input_o ),
	.datab(!\Registers_ALU[44]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[45]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[3] .extended_lut = "off";
defparam \Mul|Add22|Result[3] .lut_mask = 64'h035603561D481D48;
defparam \Mul|Add22|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N3
cyclonev_lcell_comb \Mul|FPP4|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP5|PartialProduct~combout  = ( \Registers_ALU[40]~input_o  & ( (!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[5]~input_o )))) # (\Registers_ALU[39]~input_o  & (((\Registers_ALU[41]~input_o )) # 
// (\Registers_ALU[4]~input_o ))) ) ) # ( !\Registers_ALU[40]~input_o  & ( (!\Registers_ALU[39]~input_o  & (!\Registers_ALU[4]~input_o  & (\Registers_ALU[41]~input_o ))) # (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[41]~input_o  $ 
// (!\Registers_ALU[5]~input_o )))) ) )

	.dataa(!\Registers_ALU[4]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP5|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP4|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N33
cyclonev_lcell_comb \Mul|FPP5|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP3|PartialProduct~combout  = ( \Registers_ALU[3]~input_o  & ( (!\Registers_ALU[43]~input_o  & ((!\Registers_ALU[41]~input_o  & (\Registers_ALU[42]~input_o )) # (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o ) # 
// (\Registers_ALU[2]~input_o ))))) # (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[41]~input_o  & (!\Registers_ALU[42]~input_o  & !\Registers_ALU[2]~input_o )) # (\Registers_ALU[41]~input_o  & (\Registers_ALU[42]~input_o )))) ) ) # ( 
// !\Registers_ALU[3]~input_o  & ( (!\Registers_ALU[43]~input_o  & (\Registers_ALU[41]~input_o  & (\Registers_ALU[42]~input_o  & \Registers_ALU[2]~input_o ))) # (\Registers_ALU[43]~input_o  & (((!\Registers_ALU[2]~input_o ) # (\Registers_ALU[42]~input_o )) # 
// (\Registers_ALU[41]~input_o ))) ) )

	.dataa(!\Registers_ALU[43]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\Registers_ALU[2]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP3|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP5|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N27
cyclonev_lcell_comb \Mul|Add26A|Result[7] (
// Equation(s):
// \Mul|Add26A|Result [7] = ( \Mul|Add26A|Carry [6] & ( !\Mul|FPP4|BPP5|PartialProduct~combout  $ (!\Mul|FPP5|BPP3|PartialProduct~combout  $ (((\Mul|FPP4|BPP4|PartialProduct~combout ) # (\Mul|FPP5|BPP2|PartialProduct~combout )))) ) ) # ( !\Mul|Add26A|Carry 
// [6] & ( !\Mul|FPP4|BPP5|PartialProduct~combout  $ (!\Mul|FPP5|BPP3|PartialProduct~combout  $ (((\Mul|FPP5|BPP2|PartialProduct~combout  & \Mul|FPP4|BPP4|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP4|BPP5|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP3|PartialProduct~combout ),
	.datac(!\Mul|FPP5|BPP2|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP4|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[7] .extended_lut = "off";
defparam \Mul|Add26A|Result[7] .lut_mask = 64'h6669666969996999;
defparam \Mul|Add26A|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N18
cyclonev_lcell_comb \Mul|Add26B|Carry[7] (
// Equation(s):
// \Mul|Add26B|Carry [7] = ( \Mul|Add26B|Carry~1_combout  & ( (!\Mul|FPP4|BPP4|PartialProduct~combout  $ (!\Mul|FPP5|BPP2|PartialProduct~combout  $ (\Mul|Add26A|Carry [6]))) # (\Mul|FPP6|BPP0|PartialProduct~0_combout ) ) ) # ( !\Mul|Add26B|Carry~1_combout  & 
// ( (\Mul|FPP6|BPP0|PartialProduct~0_combout  & (!\Mul|FPP4|BPP4|PartialProduct~combout  $ (!\Mul|FPP5|BPP2|PartialProduct~combout  $ (\Mul|Add26A|Carry [6])))) ) )

	.dataa(!\Mul|FPP4|BPP4|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP2|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP0|PartialProduct~0_combout ),
	.datad(!\Mul|Add26A|Carry [6]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[7] .extended_lut = "off";
defparam \Mul|Add26B|Carry[7] .lut_mask = 64'h060906096F9F6F9F;
defparam \Mul|Add26B|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N30
cyclonev_lcell_comb \Mul|Add26B|Result[7] (
// Equation(s):
// \Mul|Add26B|Result [7] = ( \Mul|Add26B|Carry [7] & ( !\Mul|Add22|Result [3] $ (\Mul|Add26A|Result [7]) ) ) # ( !\Mul|Add26B|Carry [7] & ( !\Mul|Add22|Result [3] $ (!\Mul|Add26A|Result [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add22|Result [3]),
	.datad(!\Mul|Add26A|Result [7]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[7] .extended_lut = "off";
defparam \Mul|Add26B|Result[7] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add26B|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y47_N3
cyclonev_lcell_comb \Mul|Add32B|Carry[13] (
// Equation(s):
// \Mul|Add32B|Carry [13] = ( \Mul|Add30|Result [10] & ( ((!\Mul|Add30|Result [9] & (\Mul|Add32A|Result [11] & \Mul|Add32B|Carry [11])) # (\Mul|Add30|Result [9] & ((\Mul|Add32B|Carry [11]) # (\Mul|Add32A|Result [11])))) # (\Mul|Add32A|Result [12]) ) ) # ( 
// !\Mul|Add30|Result [10] & ( (\Mul|Add32A|Result [12] & ((!\Mul|Add30|Result [9] & (\Mul|Add32A|Result [11] & \Mul|Add32B|Carry [11])) # (\Mul|Add30|Result [9] & ((\Mul|Add32B|Carry [11]) # (\Mul|Add32A|Result [11]))))) ) )

	.dataa(!\Mul|Add30|Result [9]),
	.datab(!\Mul|Add32A|Result [11]),
	.datac(!\Mul|Add32A|Result [12]),
	.datad(!\Mul|Add32B|Carry [11]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[13] .extended_lut = "off";
defparam \Mul|Add32B|Carry[13] .lut_mask = 64'h010701071F7F1F7F;
defparam \Mul|Add32B|Carry[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N36
cyclonev_lcell_comb \Mul|Add32C|Result[13] (
// Equation(s):
// \Mul|Add32C|Result [13] = ( \Mul|Add32C|Carry [12] & ( \Mul|Add32B|Carry [13] & ( !\Mul|Add32B|Carry~4_combout  $ (!\Mul|Add26B|Result [7] $ (((!\Mul|Add26B|Result [6] & !\Mul|Add32B|Result [12])))) ) ) ) # ( !\Mul|Add32C|Carry [12] & ( \Mul|Add32B|Carry 
// [13] & ( !\Mul|Add32B|Carry~4_combout  $ (!\Mul|Add26B|Result [7] $ (((!\Mul|Add26B|Result [6]) # (!\Mul|Add32B|Result [12])))) ) ) ) # ( \Mul|Add32C|Carry [12] & ( !\Mul|Add32B|Carry [13] & ( !\Mul|Add32B|Carry~4_combout  $ (!\Mul|Add26B|Result [7] $ 
// (((\Mul|Add32B|Result [12]) # (\Mul|Add26B|Result [6])))) ) ) ) # ( !\Mul|Add32C|Carry [12] & ( !\Mul|Add32B|Carry [13] & ( !\Mul|Add32B|Carry~4_combout  $ (!\Mul|Add26B|Result [7] $ (((\Mul|Add26B|Result [6] & \Mul|Add32B|Result [12])))) ) ) )

	.dataa(!\Mul|Add26B|Result [6]),
	.datab(!\Mul|Add32B|Result [12]),
	.datac(!\Mul|Add32B|Carry~4_combout ),
	.datad(!\Mul|Add26B|Result [7]),
	.datae(!\Mul|Add32C|Carry [12]),
	.dataf(!\Mul|Add32B|Carry [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[13] .extended_lut = "off";
defparam \Mul|Add32C|Result[13] .lut_mask = 64'h1EE17887E11E8778;
defparam \Mul|Add32C|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N57
cyclonev_lcell_comb \LS|D13~feeder (
// Equation(s):
// \LS|D13~feeder_combout  = ( LSRDataIn[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D13~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D13~feeder .extended_lut = "off";
defparam \LS|D13~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D13~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y47_N59
dffeas \LS|D13 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D13~feeder_combout ),
	.asdata(\LS|D12~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D13 .is_wysiwyg = "true";
defparam \LS|D13 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cyclonev_io_ibuf \PC_ALU[13]~input (
	.i(PC_ALU[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[13]~input_o ));
// synopsys translate_off
defparam \PC_ALU[13]~input .bus_hold = "false";
defparam \PC_ALU[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N48
cyclonev_lcell_comb \AdderInputA[13]~15 (
// Equation(s):
// \AdderInputA[13]~15_combout  = ( AddrASelector[1] & ( \PC_ALU[13]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[13]~input_o  ) )

	.dataa(gnd),
	.datab(!\PC_ALU[13]~input_o ),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[13]~15 .extended_lut = "off";
defparam \AdderInputA[13]~15 .lut_mask = 64'h0F0F0F0F33333333;
defparam \AdderInputA[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N51
cyclonev_lcell_comb \AdderInputA[13] (
// Equation(s):
// AdderInputA[13] = ( \AdderInputA[13]~15_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[13]) ) ) # ( !\AdderInputA[13]~15_combout  & ( (AdderInputA[13] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(!AdderInputA[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[13]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[13] .extended_lut = "off";
defparam \AdderInputA[13] .lut_mask = 64'h5500550055FF55FF;
defparam \AdderInputA[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N9
cyclonev_lcell_comb \AdderInputB[13]~47 (
// Equation(s):
// \AdderInputB[13]~47_combout  = ( \IR_ALU[7]~input_o  & ( (!\AdderInputB[18]~12_combout  & (!\AdderInputB[18]~41_combout  & ((\IR_ALU[6]~input_o )))) # (\AdderInputB[18]~12_combout  & (((\IR_ALU[18]~input_o )) # (\AdderInputB[18]~41_combout ))) ) ) # ( 
// !\IR_ALU[7]~input_o  & ( (!\AdderInputB[18]~41_combout  & ((!\AdderInputB[18]~12_combout  & ((\IR_ALU[6]~input_o ))) # (\AdderInputB[18]~12_combout  & (\IR_ALU[18]~input_o )))) ) )

	.dataa(!\AdderInputB[18]~12_combout ),
	.datab(!\AdderInputB[18]~41_combout ),
	.datac(!\IR_ALU[18]~input_o ),
	.datad(!\IR_ALU[6]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[13]~47 .extended_lut = "off";
defparam \AdderInputB[13]~47 .lut_mask = 64'h048C048C159D159D;
defparam \AdderInputB[13]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N15
cyclonev_lcell_comb \AdderInputB[13]~48 (
// Equation(s):
// \AdderInputB[13]~48_combout  = ( !\AdderInputB[12]~44_combout  & ( (!\AdderInputB[12]~43_combout  & ((!\AdderInputB[12]~40_combout ) # ((\Registers_ALU[45]~input_o )))) # (\AdderInputB[12]~43_combout  & (!\AdderInputB[13]~47_combout  & 
// ((!\AdderInputB[12]~40_combout ) # (\Registers_ALU[45]~input_o )))) ) )

	.dataa(!\AdderInputB[12]~43_combout ),
	.datab(!\AdderInputB[12]~40_combout ),
	.datac(!\Registers_ALU[45]~input_o ),
	.datad(!\AdderInputB[13]~47_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[13]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[13]~48 .extended_lut = "off";
defparam \AdderInputB[13]~48 .lut_mask = 64'hCF8ACF8A00000000;
defparam \AdderInputB[13]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N21
cyclonev_lcell_comb \AdderInputB[13]~49 (
// Equation(s):
// \AdderInputB[13]~49_combout  = ( \AdderInputB[13]~48_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o ))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[45]~input_o )))) ) ) # ( !\AdderInputB[13]~48_combout  
// & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[45]~input_o )))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Registers_ALU[45]~input_o ),
	.datad(!\Control_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[13]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[13]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[13]~49 .extended_lut = "off";
defparam \AdderInputB[13]~49 .lut_mask = 64'hEE0FEE0F440F440F;
defparam \AdderInputB[13]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N48
cyclonev_lcell_comb \AdderInputB[13] (
// Equation(s):
// AdderInputB[13] = ( \AdderInputB[13]~49_combout  & ( (AdderInputB[13]) # (\AdderInputB[0]~15_combout ) ) ) # ( !\AdderInputB[13]~49_combout  & ( (!\AdderInputB[0]~15_combout  & AdderInputB[13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(!AdderInputB[13]),
	.datae(gnd),
	.dataf(!\AdderInputB[13]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[13] .extended_lut = "off";
defparam \AdderInputB[13] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputB[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N42
cyclonev_lcell_comb \CRAA32|Carry[13] (
// Equation(s):
// \CRAA32|Carry [13] = ( AdderInputA[12] & ( (!\CRAA32|Carry [12]) # (AdderInputB[12]) ) ) # ( !AdderInputA[12] & ( (!\CRAA32|Carry [12] & AdderInputB[12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Carry [12]),
	.datad(!AdderInputB[12]),
	.datae(gnd),
	.dataf(!AdderInputA[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[13] .extended_lut = "off";
defparam \CRAA32|Carry[13] .lut_mask = 64'h00F000F0F0FFF0FF;
defparam \CRAA32|Carry[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N57
cyclonev_lcell_comb \CRAA32|Result[13] (
// Equation(s):
// \CRAA32|Result [13] = ( \CRAA32|Carry [13] & ( !AdderInputA[13] $ (AdderInputB[13]) ) ) # ( !\CRAA32|Carry [13] & ( !AdderInputA[13] $ (!AdderInputB[13]) ) )

	.dataa(!AdderInputA[13]),
	.datab(!AdderInputB[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[13] .extended_lut = "off";
defparam \CRAA32|Result[13] .lut_mask = 64'h6666666699999999;
defparam \CRAA32|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N6
cyclonev_lcell_comb \InputANDB[13]~14 (
// Equation(s):
// \InputANDB[13]~14_combout  = ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) # ( !\Control_ALU[30]~input_o  & ( (!AndBselector[1] & ((\Registers_ALU[45]~input_o ))) # (AndBselector[1] & (\IR_ALU[24]~input_o )) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!AndBselector[1]),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[13]~14 .extended_lut = "off";
defparam \InputANDB[13]~14 .lut_mask = 64'h3535353500FF00FF;
defparam \InputANDB[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N42
cyclonev_lcell_comb \InputANDB[13] (
// Equation(s):
// InputANDB[13] = (!\InputANDB[0]~1_combout  & (InputANDB[13])) # (\InputANDB[0]~1_combout  & ((\InputANDB[13]~14_combout )))

	.dataa(gnd),
	.datab(!InputANDB[13]),
	.datac(!\InputANDB[13]~14_combout ),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[13] .extended_lut = "off";
defparam \InputANDB[13] .lut_mask = 64'h330F330F330F330F;
defparam \InputANDB[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N39
cyclonev_lcell_comb \InputXORB[13]~13 (
// Equation(s):
// \InputXORB[13]~13_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[45]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(gnd),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[13]~13 .extended_lut = "off";
defparam \InputXORB[13]~13 .lut_mask = 64'h0F0F0F0F55555555;
defparam \InputXORB[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N6
cyclonev_lcell_comb \InputXORB[13] (
// Equation(s):
// InputXORB[13] = ( InputXORB[13] & ( (!ALURegSelector[1]) # (\InputXORB[13]~13_combout ) ) ) # ( !InputXORB[13] & ( (\InputXORB[13]~13_combout  & ALURegSelector[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[13]~13_combout ),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(!InputXORB[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[13] .extended_lut = "off";
defparam \InputXORB[13] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputXORB[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N21
cyclonev_lcell_comb \InputORB[13]~14 (
// Equation(s):
// \InputORB[13]~14_combout  = ( \IR_ALU[24]~input_o  & ( OrBselector[1] & ( (!\Control_ALU[29]~input_o ) # (\IR_ALU[12]~input_o ) ) ) ) # ( !\IR_ALU[24]~input_o  & ( OrBselector[1] & ( (\Control_ALU[29]~input_o  & \IR_ALU[12]~input_o ) ) ) ) # ( 
// \IR_ALU[24]~input_o  & ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[45]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) ) # ( !\IR_ALU[24]~input_o  & ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & 
// ((\Registers_ALU[45]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) )

	.dataa(!\Control_ALU[29]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Registers_ALU[45]~input_o ),
	.datad(gnd),
	.datae(!\IR_ALU[24]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[13]~14 .extended_lut = "off";
defparam \InputORB[13]~14 .lut_mask = 64'h1B1B1B1B1111BBBB;
defparam \InputORB[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N9
cyclonev_lcell_comb \InputORB[13] (
// Equation(s):
// InputORB[13] = ( \InputORB[13]~14_combout  & ( (InputORB[13]) # (\InputORB[0]~1_combout ) ) ) # ( !\InputORB[13]~14_combout  & ( (!\InputORB[0]~1_combout  & InputORB[13]) ) )

	.dataa(!\InputORB[0]~1_combout ),
	.datab(gnd),
	.datac(!InputORB[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InputORB[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[13] .extended_lut = "off";
defparam \InputORB[13] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \InputORB[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N24
cyclonev_lcell_comb \ALU_Registers[13]~149 (
// Equation(s):
// \ALU_Registers[13]~149_combout  = ( !\Registers_ALU[13]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[13] & (\ALU_Registers[31]~0_combout ))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [13])) # 
// (\ALU_Registers[31]~0_combout  & ((InputXORB[13])))))) ) ) # ( \Registers_ALU[13]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[13])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  
// & (\CRAA32|Result [13])) # (\ALU_Registers[31]~0_combout  & ((!InputXORB[13])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\CRAA32|Result [13]),
	.datac(!InputANDB[13]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[13]~input_o ),
	.dataf(!InputXORB[13]),
	.datag(!InputORB[13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[13]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[13]~149 .extended_lut = "on";
defparam \ALU_Registers[13]~149 .lut_mask = 64'h110A1BFF115F1BAA;
defparam \ALU_Registers[13]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N18
cyclonev_lcell_comb \ALU_Registers[13]~145 (
// Equation(s):
// \ALU_Registers[13]~145_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[13]~149_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32C|Result [13]))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D13~q ) # (\LSR|D13~q )) # (\LS|D13~q )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32C|Result [13])) ) )

	.dataa(!\Mul|Add32C|Result [13]),
	.datab(!\LS|D13~q ),
	.datac(!\LSR|D13~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D13~q ),
	.datag(!\ALU_Registers[13]~149_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[13]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[13]~145 .extended_lut = "on";
defparam \ALU_Registers[13]~145 .lut_mask = 64'h0F553F550F55FF55;
defparam \ALU_Registers[13]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N30
cyclonev_lcell_comb \ALU_Registers[13]$latch (
// Equation(s):
// \ALU_Registers[13]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[13]~145_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[13]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[13]~145_combout ),
	.datad(!\ALU_Registers[13]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[13]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[13]$latch .extended_lut = "off";
defparam \ALU_Registers[13]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_Registers[13]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y60_N44
cyclonev_io_ibuf \Registers_ALU[47]~input (
	.i(Registers_ALU[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[47]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[47]~input .bus_hold = "false";
defparam \Registers_ALU[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N0
cyclonev_lcell_comb \Mul|Add32A|Carry[14] (
// Equation(s):
// \Mul|Add32A|Carry [14] = ( \Mul|Add32A|Carry~7_combout  & ( \Mul|FPP1|BPP11|PartialProduct~combout  & ( (!\Mul|FPP0|BPP12|PartialProduct~0_combout  & (!\Mul|FPP1|BPP10|PartialProduct~combout  & !\Mul|FPP0|BPP13|PartialProduct~0_combout )) ) ) ) # ( 
// !\Mul|Add32A|Carry~7_combout  & ( \Mul|FPP1|BPP11|PartialProduct~combout  & ( (!\Mul|FPP0|BPP13|PartialProduct~0_combout  & ((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP10|PartialProduct~combout ) # (!\Mul|Add32A|Carry~8_combout ))) # 
// (\Mul|FPP0|BPP12|PartialProduct~0_combout  & (!\Mul|FPP1|BPP10|PartialProduct~combout  & !\Mul|Add32A|Carry~8_combout )))) ) ) ) # ( \Mul|Add32A|Carry~7_combout  & ( !\Mul|FPP1|BPP11|PartialProduct~combout  & ( (!\Mul|FPP0|BPP13|PartialProduct~0_combout ) 
// # ((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & !\Mul|FPP1|BPP10|PartialProduct~combout )) ) ) ) # ( !\Mul|Add32A|Carry~7_combout  & ( !\Mul|FPP1|BPP11|PartialProduct~combout  & ( (!\Mul|FPP0|BPP13|PartialProduct~0_combout ) # 
// ((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP10|PartialProduct~combout ) # (!\Mul|Add32A|Carry~8_combout ))) # (\Mul|FPP0|BPP12|PartialProduct~0_combout  & (!\Mul|FPP1|BPP10|PartialProduct~combout  & !\Mul|Add32A|Carry~8_combout ))) ) ) 
// )

	.dataa(!\Mul|FPP0|BPP12|PartialProduct~0_combout ),
	.datab(!\Mul|FPP1|BPP10|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry~8_combout ),
	.datad(!\Mul|FPP0|BPP13|PartialProduct~0_combout ),
	.datae(!\Mul|Add32A|Carry~7_combout ),
	.dataf(!\Mul|FPP1|BPP11|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry[14] .extended_lut = "off";
defparam \Mul|Add32A|Carry[14] .lut_mask = 64'hFFE8FF88E8008800;
defparam \Mul|Add32A|Carry[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N6
cyclonev_lcell_comb \Mul|FPP0|BPP14|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP14|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[14]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[13]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(!\Registers_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP14|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP14|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP14|PartialProduct~0 .lut_mask = 64'h3030303033CC33CC;
defparam \Mul|FPP0|BPP14|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N9
cyclonev_lcell_comb \Mul|FPP1|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP12|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (!\Registers_ALU[11]~input_o )) # (\Registers_ALU[34]~input_o  & ((!\Registers_ALU[12]~input_o ))))) # 
// (\Registers_ALU[33]~input_o  & (((!\Registers_ALU[12]~input_o ) # (\Registers_ALU[34]~input_o )))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & (((\Registers_ALU[34]~input_o  & \Registers_ALU[12]~input_o )))) # 
// (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((\Registers_ALU[12]~input_o ))) # (\Registers_ALU[34]~input_o  & (\Registers_ALU[11]~input_o )))) ) )

	.dataa(!\Registers_ALU[11]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[34]~input_o ),
	.datad(!\Registers_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP12|PartialProduct .lut_mask = 64'h013D013DBF83BF83;
defparam \Mul|FPP1|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y48_N15
cyclonev_lcell_comb \Mul|Add32A|Result[14] (
// Equation(s):
// \Mul|Add32A|Result [14] = ( \Mul|FPP0|BPP14|PartialProduct~0_combout  & ( \Mul|FPP1|BPP12|PartialProduct~combout  & ( !\Mul|Add32A|Carry [14] ) ) ) # ( !\Mul|FPP0|BPP14|PartialProduct~0_combout  & ( \Mul|FPP1|BPP12|PartialProduct~combout  & ( 
// \Mul|Add32A|Carry [14] ) ) ) # ( \Mul|FPP0|BPP14|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP12|PartialProduct~combout  & ( \Mul|Add32A|Carry [14] ) ) ) # ( !\Mul|FPP0|BPP14|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP12|PartialProduct~combout  & ( 
// !\Mul|Add32A|Carry [14] ) ) )

	.dataa(!\Mul|Add32A|Carry [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mul|FPP0|BPP14|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP1|BPP12|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[14] .extended_lut = "off";
defparam \Mul|Add32A|Result[14] .lut_mask = 64'hAAAA55555555AAAA;
defparam \Mul|Add32A|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N30
cyclonev_lcell_comb \Mul|Add32B|Carry~6 (
// Equation(s):
// \Mul|Add32B|Carry~6_combout  = ( \Mul|Add30|Result [10] & ( \Mul|Add32B|Carry [11] & ( (\Mul|Add32B|Carry~4_combout  & (((\Mul|Add32A|Result [11]) # (\Mul|Add30|Result [9])) # (\Mul|Add32A|Result [12]))) ) ) ) # ( !\Mul|Add30|Result [10] & ( 
// \Mul|Add32B|Carry [11] & ( (\Mul|Add32A|Result [12] & (\Mul|Add32B|Carry~4_combout  & ((\Mul|Add32A|Result [11]) # (\Mul|Add30|Result [9])))) ) ) ) # ( \Mul|Add30|Result [10] & ( !\Mul|Add32B|Carry [11] & ( (\Mul|Add32B|Carry~4_combout  & 
// (((\Mul|Add30|Result [9] & \Mul|Add32A|Result [11])) # (\Mul|Add32A|Result [12]))) ) ) ) # ( !\Mul|Add30|Result [10] & ( !\Mul|Add32B|Carry [11] & ( (\Mul|Add32A|Result [12] & (\Mul|Add30|Result [9] & (\Mul|Add32A|Result [11] & \Mul|Add32B|Carry~4_combout 
// ))) ) ) )

	.dataa(!\Mul|Add32A|Result [12]),
	.datab(!\Mul|Add30|Result [9]),
	.datac(!\Mul|Add32A|Result [11]),
	.datad(!\Mul|Add32B|Carry~4_combout ),
	.datae(!\Mul|Add30|Result [10]),
	.dataf(!\Mul|Add32B|Carry [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~6 .extended_lut = "off";
defparam \Mul|Add32B|Carry~6 .lut_mask = 64'h000100570015007F;
defparam \Mul|Add32B|Carry~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N9
cyclonev_lcell_comb \Mul|FPP3|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP8|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[7]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[8]~input_o )))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[8]~input_o ) # ((\Registers_ALU[38]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[8]~input_o  & (\Registers_ALU[38]~input_o ))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & (\Registers_ALU[8]~input_o )) # (\Registers_ALU[38]~input_o  & ((\Registers_ALU[7]~input_o ))))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[8]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\Registers_ALU[7]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP8|PartialProduct .lut_mask = 64'h12171217ED4DED4D;
defparam \Mul|FPP3|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N36
cyclonev_lcell_comb \Mul|FPP2|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP10|PartialProduct~combout  = ( \Registers_ALU[10]~input_o  & ( (!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (\Registers_ALU[37]~input_o  & !\Registers_ALU[9]~input_o )) # (\Registers_ALU[35]~input_o  & 
// (!\Registers_ALU[37]~input_o )))) # (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[37]~input_o )) # (\Registers_ALU[35]~input_o  & ((\Registers_ALU[9]~input_o ) # (\Registers_ALU[37]~input_o ))))) ) ) # ( 
// !\Registers_ALU[10]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[9]~input_o ) # (\Registers_ALU[35]~input_o )))) # (\Registers_ALU[36]~input_o  & (((\Registers_ALU[35]~input_o  & \Registers_ALU[9]~input_o 
// )) # (\Registers_ALU[37]~input_o ))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP10|PartialProduct .lut_mask = 64'h0F170F1769716971;
defparam \Mul|FPP2|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N21
cyclonev_lcell_comb \Mul|Add30|Result[12] (
// Equation(s):
// \Mul|Add30|Result [12] = ( \Mul|FPP2|BPP9|PartialProduct~combout  & ( !\Mul|FPP3|BPP8|PartialProduct~combout  $ (!\Mul|FPP2|BPP10|PartialProduct~combout  $ (((!\Mul|Add30|Carry [11]) # (\Mul|FPP3|BPP7|PartialProduct~combout )))) ) ) # ( 
// !\Mul|FPP2|BPP9|PartialProduct~combout  & ( !\Mul|FPP3|BPP8|PartialProduct~combout  $ (!\Mul|FPP2|BPP10|PartialProduct~combout  $ (((!\Mul|Add30|Carry [11] & \Mul|FPP3|BPP7|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP3|BPP8|PartialProduct~combout ),
	.datab(!\Mul|Add30|Carry [11]),
	.datac(!\Mul|FPP2|BPP10|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP7|PartialProduct~combout ),
	.datae(!\Mul|FPP2|BPP9|PartialProduct~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[12] .extended_lut = "off";
defparam \Mul|Add30|Result[12] .lut_mask = 64'h5A9696A55A9696A5;
defparam \Mul|Add30|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N24
cyclonev_lcell_comb \Mul|Add32B|Carry~5 (
// Equation(s):
// \Mul|Add32B|Carry~5_combout  = ( \Mul|Add32A|Carry~7_combout  & ( \Mul|Add32A|Carry~9_combout  & ( (!\Mul|FPP0|BPP12|PartialProduct~0_combout  & (\Mul|Add30|Result [11] & !\Mul|FPP1|BPP10|PartialProduct~combout )) ) ) ) # ( !\Mul|Add32A|Carry~7_combout  & 
// ( \Mul|Add32A|Carry~9_combout  & ( (\Mul|Add30|Result [11] & ((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & ((!\Mul|Add32A|Carry~8_combout ) # (!\Mul|FPP1|BPP10|PartialProduct~combout ))) # (\Mul|FPP0|BPP12|PartialProduct~0_combout  & 
// (!\Mul|Add32A|Carry~8_combout  & !\Mul|FPP1|BPP10|PartialProduct~combout )))) ) ) ) # ( \Mul|Add32A|Carry~7_combout  & ( !\Mul|Add32A|Carry~9_combout  & ( (\Mul|Add30|Result [11] & ((\Mul|FPP1|BPP10|PartialProduct~combout ) # 
// (\Mul|FPP0|BPP12|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add32A|Carry~7_combout  & ( !\Mul|Add32A|Carry~9_combout  & ( (\Mul|Add30|Result [11] & ((!\Mul|FPP0|BPP12|PartialProduct~0_combout  & (\Mul|Add32A|Carry~8_combout  & 
// \Mul|FPP1|BPP10|PartialProduct~combout )) # (\Mul|FPP0|BPP12|PartialProduct~0_combout  & ((\Mul|FPP1|BPP10|PartialProduct~combout ) # (\Mul|Add32A|Carry~8_combout ))))) ) ) )

	.dataa(!\Mul|FPP0|BPP12|PartialProduct~0_combout ),
	.datab(!\Mul|Add30|Result [11]),
	.datac(!\Mul|Add32A|Carry~8_combout ),
	.datad(!\Mul|FPP1|BPP10|PartialProduct~combout ),
	.datae(!\Mul|Add32A|Carry~7_combout ),
	.dataf(!\Mul|Add32A|Carry~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~5 .extended_lut = "off";
defparam \Mul|Add32B|Carry~5 .lut_mask = 64'h0113113332202200;
defparam \Mul|Add32B|Carry~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N12
cyclonev_lcell_comb \Mul|Add32B|Result[14] (
// Equation(s):
// \Mul|Add32B|Result [14] = ( \Mul|Add32B|Carry~5_combout  & ( !\Mul|Add32A|Result [14] $ (\Mul|Add30|Result [12]) ) ) # ( !\Mul|Add32B|Carry~5_combout  & ( !\Mul|Add32A|Result [14] $ (!\Mul|Add32B|Carry~6_combout  $ (\Mul|Add30|Result [12])) ) )

	.dataa(gnd),
	.datab(!\Mul|Add32A|Result [14]),
	.datac(!\Mul|Add32B|Carry~6_combout ),
	.datad(!\Mul|Add30|Result [12]),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Carry~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[14] .extended_lut = "off";
defparam \Mul|Add32B|Result[14] .lut_mask = 64'h3CC33CC3CC33CC33;
defparam \Mul|Add32B|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X116_Y47_N18
cyclonev_lcell_comb \Mul|FPP5|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP4|PartialProduct~combout  = ( \Registers_ALU[42]~input_o  & ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[4]~input_o ) # (\Registers_ALU[41]~input_o ) ) ) ) # ( !\Registers_ALU[42]~input_o  & ( \Registers_ALU[43]~input_o  & ( 
// (!\Registers_ALU[41]~input_o  & (!\Registers_ALU[3]~input_o )) # (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[4]~input_o ))) ) ) ) # ( \Registers_ALU[42]~input_o  & ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & 
// ((\Registers_ALU[4]~input_o ))) # (\Registers_ALU[41]~input_o  & (\Registers_ALU[3]~input_o )) ) ) ) # ( !\Registers_ALU[42]~input_o  & ( !\Registers_ALU[43]~input_o  & ( (\Registers_ALU[41]~input_o  & \Registers_ALU[4]~input_o ) ) ) )

	.dataa(!\Registers_ALU[41]~input_o ),
	.datab(!\Registers_ALU[3]~input_o ),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[42]~input_o ),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP4|PartialProduct .lut_mask = 64'h05051B1BD8D8F5F5;
defparam \Mul|FPP5|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N6
cyclonev_lcell_comb \Mul|FPP4|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP6|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[6]~input_o  $ (((!\Registers_ALU[41]~input_o ))))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o ) # 
// (\Registers_ALU[5]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (((!\Registers_ALU[5]~input_o  & \Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & (!\Registers_ALU[6]~input_o  $ 
// (((!\Registers_ALU[41]~input_o ))))) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[5]~input_o ),
	.datac(!\Registers_ALU[40]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP6|PartialProduct .lut_mask = 64'h05CA05CA53AF53AF;
defparam \Mul|FPP4|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N15
cyclonev_lcell_comb \Mul|Add26A|Carry~1 (
// Equation(s):
// \Mul|Add26A|Carry~1_combout  = ( \Mul|FPP4|BPP6|PartialProduct~combout  & ( !\Mul|FPP5|BPP4|PartialProduct~combout  ) ) # ( !\Mul|FPP4|BPP6|PartialProduct~combout  & ( \Mul|FPP5|BPP4|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP5|BPP4|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP4|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~1 .extended_lut = "off";
defparam \Mul|Add26A|Carry~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add26A|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N42
cyclonev_lcell_comb \Mul|Add26A|Result[8] (
// Equation(s):
// \Mul|Add26A|Result [8] = ( \Mul|FPP4|BPP4|PartialProduct~combout  & ( \Mul|Add26A|Carry [6] & ( !\Mul|Add26A|Carry~1_combout  $ (((!\Mul|FPP4|BPP5|PartialProduct~combout  & !\Mul|FPP5|BPP3|PartialProduct~combout ))) ) ) ) # ( 
// !\Mul|FPP4|BPP4|PartialProduct~combout  & ( \Mul|Add26A|Carry [6] & ( !\Mul|Add26A|Carry~1_combout  $ (((!\Mul|FPP4|BPP5|PartialProduct~combout  & ((!\Mul|FPP5|BPP3|PartialProduct~combout ) # (!\Mul|FPP5|BPP2|PartialProduct~combout ))) # 
// (\Mul|FPP4|BPP5|PartialProduct~combout  & (!\Mul|FPP5|BPP3|PartialProduct~combout  & !\Mul|FPP5|BPP2|PartialProduct~combout )))) ) ) ) # ( \Mul|FPP4|BPP4|PartialProduct~combout  & ( !\Mul|Add26A|Carry [6] & ( !\Mul|Add26A|Carry~1_combout  $ 
// (((!\Mul|FPP4|BPP5|PartialProduct~combout  & ((!\Mul|FPP5|BPP3|PartialProduct~combout ) # (!\Mul|FPP5|BPP2|PartialProduct~combout ))) # (\Mul|FPP4|BPP5|PartialProduct~combout  & (!\Mul|FPP5|BPP3|PartialProduct~combout  & 
// !\Mul|FPP5|BPP2|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP4|BPP4|PartialProduct~combout  & ( !\Mul|Add26A|Carry [6] & ( !\Mul|Add26A|Carry~1_combout  $ (((!\Mul|FPP4|BPP5|PartialProduct~combout ) # (!\Mul|FPP5|BPP3|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|FPP4|BPP5|PartialProduct~combout ),
	.datab(!\Mul|Add26A|Carry~1_combout ),
	.datac(!\Mul|FPP5|BPP3|PartialProduct~combout ),
	.datad(!\Mul|FPP5|BPP2|PartialProduct~combout ),
	.datae(!\Mul|FPP4|BPP4|PartialProduct~combout ),
	.dataf(!\Mul|Add26A|Carry [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[8] .extended_lut = "off";
defparam \Mul|Add26A|Result[8] .lut_mask = 64'h3636366C366C6C6C;
defparam \Mul|Add26A|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N4
cyclonev_io_ibuf \Registers_ALU[46]~input (
	.i(Registers_ALU[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[46]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[46]~input .bus_hold = "false";
defparam \Registers_ALU[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N51
cyclonev_lcell_comb \Mul|FPP7|BPP0|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP0|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( !\Registers_ALU[47]~input_o  $ (((!\Registers_ALU[0]~input_o ) # (\Registers_ALU[46]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( !\Registers_ALU[47]~input_o  $ 
// (((!\Registers_ALU[46]~input_o ) # (!\Registers_ALU[0]~input_o ))) ) )

	.dataa(!\Registers_ALU[46]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP0|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP0|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP0|PartialProduct .lut_mask = 64'h3366336633993399;
defparam \Mul|FPP7|BPP0|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N45
cyclonev_lcell_comb \Mul|FPP6|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP2|PartialProduct~combout  = ( \Registers_ALU[2]~input_o  & ( (!\Registers_ALU[45]~input_o  & ((!\Registers_ALU[44]~input_o  & (\Registers_ALU[43]~input_o )) # (\Registers_ALU[44]~input_o  & ((!\Registers_ALU[43]~input_o ) # 
// (\Registers_ALU[1]~input_o ))))) # (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[44]~input_o  & (!\Registers_ALU[43]~input_o  & !\Registers_ALU[1]~input_o )) # (\Registers_ALU[44]~input_o  & (\Registers_ALU[43]~input_o )))) ) ) # ( 
// !\Registers_ALU[2]~input_o  & ( (!\Registers_ALU[45]~input_o  & (\Registers_ALU[44]~input_o  & (\Registers_ALU[43]~input_o  & \Registers_ALU[1]~input_o ))) # (\Registers_ALU[45]~input_o  & (((!\Registers_ALU[1]~input_o ) # (\Registers_ALU[43]~input_o )) # 
// (\Registers_ALU[44]~input_o ))) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[44]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\Registers_ALU[1]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP2|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP6|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N42
cyclonev_lcell_comb \Mul|Add22|Carry~0 (
// Equation(s):
// \Mul|Add22|Carry~0_combout  = ( \Registers_ALU[43]~input_o  & ( (\Registers_ALU[45]~input_o  & (((!\Registers_ALU[0]~input_o  & !\Registers_ALU[1]~input_o )) # (\Registers_ALU[44]~input_o ))) ) ) # ( !\Registers_ALU[43]~input_o  & ( 
// (\Registers_ALU[45]~input_o  & (!\Registers_ALU[0]~input_o  & ((!\Registers_ALU[44]~input_o ) # (!\Registers_ALU[1]~input_o )))) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[44]~input_o ),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Registers_ALU[1]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry~0 .extended_lut = "off";
defparam \Mul|Add22|Carry~0 .lut_mask = 64'h5040504051115111;
defparam \Mul|Add22|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N48
cyclonev_lcell_comb \Mul|Add22|Result[4] (
// Equation(s):
// \Mul|Add22|Result [4] = ( \Mul|Add22|Carry~0_combout  & ( !\Mul|FPP7|BPP0|PartialProduct~combout  $ (!\Mul|FPP6|BPP2|PartialProduct~combout ) ) ) # ( !\Mul|Add22|Carry~0_combout  & ( !\Mul|FPP7|BPP0|PartialProduct~combout  $ 
// (\Mul|FPP6|BPP2|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP7|BPP0|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP2|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[4] .extended_lut = "off";
defparam \Mul|Add22|Result[4] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add22|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N54
cyclonev_lcell_comb \Mul|Add26B|Result[8] (
// Equation(s):
// \Mul|Add26B|Result [8] = ( \Mul|Add26B|Carry [7] & ( !\Mul|Add26A|Result [8] $ (!\Mul|Add22|Result [4] $ (((\Mul|Add22|Result [3]) # (\Mul|Add26A|Result [7])))) ) ) # ( !\Mul|Add26B|Carry [7] & ( !\Mul|Add26A|Result [8] $ (!\Mul|Add22|Result [4] $ 
// (((\Mul|Add26A|Result [7] & \Mul|Add22|Result [3])))) ) )

	.dataa(!\Mul|Add26A|Result [7]),
	.datab(!\Mul|Add26A|Result [8]),
	.datac(!\Mul|Add22|Result [3]),
	.datad(!\Mul|Add22|Result [4]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[8] .extended_lut = "off";
defparam \Mul|Add26B|Result[8] .lut_mask = 64'h36C936C96C936C93;
defparam \Mul|Add26B|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N18
cyclonev_lcell_comb \Mul|Add32C|Carry[14] (
// Equation(s):
// \Mul|Add32C|Carry [14] = ( \Mul|Add32C|Carry [12] & ( \Mul|Add32B|Carry [13] & ( (!\Mul|Add32B|Carry~4_combout  & (((\Mul|Add26B|Result [7]) # (\Mul|Add32B|Result [12])) # (\Mul|Add26B|Result [6]))) # (\Mul|Add32B|Carry~4_combout  & (\Mul|Add26B|Result 
// [7] & ((\Mul|Add32B|Result [12]) # (\Mul|Add26B|Result [6])))) ) ) ) # ( !\Mul|Add32C|Carry [12] & ( \Mul|Add32B|Carry [13] & ( (!\Mul|Add32B|Carry~4_combout  & (((\Mul|Add26B|Result [6] & \Mul|Add32B|Result [12])) # (\Mul|Add26B|Result [7]))) # 
// (\Mul|Add32B|Carry~4_combout  & (\Mul|Add26B|Result [6] & (\Mul|Add32B|Result [12] & \Mul|Add26B|Result [7]))) ) ) ) # ( \Mul|Add32C|Carry [12] & ( !\Mul|Add32B|Carry [13] & ( (!\Mul|Add32B|Carry~4_combout  & (\Mul|Add26B|Result [7] & ((\Mul|Add32B|Result 
// [12]) # (\Mul|Add26B|Result [6])))) # (\Mul|Add32B|Carry~4_combout  & (((\Mul|Add26B|Result [7]) # (\Mul|Add32B|Result [12])) # (\Mul|Add26B|Result [6]))) ) ) ) # ( !\Mul|Add32C|Carry [12] & ( !\Mul|Add32B|Carry [13] & ( (!\Mul|Add32B|Carry~4_combout  & 
// (\Mul|Add26B|Result [6] & (\Mul|Add32B|Result [12] & \Mul|Add26B|Result [7]))) # (\Mul|Add32B|Carry~4_combout  & (((\Mul|Add26B|Result [6] & \Mul|Add32B|Result [12])) # (\Mul|Add26B|Result [7]))) ) ) )

	.dataa(!\Mul|Add26B|Result [6]),
	.datab(!\Mul|Add32B|Result [12]),
	.datac(!\Mul|Add32B|Carry~4_combout ),
	.datad(!\Mul|Add26B|Result [7]),
	.datae(!\Mul|Add32C|Carry [12]),
	.dataf(!\Mul|Add32B|Carry [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[14] .extended_lut = "off";
defparam \Mul|Add32C|Carry[14] .lut_mask = 64'h011F077F10F170F7;
defparam \Mul|Add32C|Carry[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N15
cyclonev_lcell_comb \Mul|Add32D|Carry~0 (
// Equation(s):
// \Mul|Add32D|Carry~0_combout  = ( \Mul|Add32C|Carry [14] & ( !\Registers_ALU[47]~input_o  $ (!\Mul|Add32B|Result [14] $ (!\Mul|Add26B|Result [8])) ) ) # ( !\Mul|Add32C|Carry [14] & ( !\Registers_ALU[47]~input_o  $ (!\Mul|Add32B|Result [14] $ 
// (\Mul|Add26B|Result [8])) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(gnd),
	.datac(!\Mul|Add32B|Result [14]),
	.datad(!\Mul|Add26B|Result [8]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry~0 .extended_lut = "off";
defparam \Mul|Add32D|Carry~0 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \Mul|Add32D|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N12
cyclonev_lcell_comb \LS|D14~feeder (
// Equation(s):
// \LS|D14~feeder_combout  = ( LSRDataIn[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D14~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D14~feeder .extended_lut = "off";
defparam \LS|D14~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D14~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y47_N14
dffeas \LS|D14 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D14~feeder_combout ),
	.asdata(\LS|D13~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D14 .is_wysiwyg = "true";
defparam \LS|D14 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N18
cyclonev_io_ibuf \PC_ALU[14]~input (
	.i(PC_ALU[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[14]~input_o ));
// synopsys translate_off
defparam \PC_ALU[14]~input .bus_hold = "false";
defparam \PC_ALU[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N39
cyclonev_lcell_comb \AdderInputA[14]~16 (
// Equation(s):
// \AdderInputA[14]~16_combout  = ( AddrASelector[1] & ( \PC_ALU[14]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[14]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(!\PC_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[14]~16 .extended_lut = "off";
defparam \AdderInputA[14]~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \AdderInputA[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N54
cyclonev_lcell_comb \AdderInputA[14] (
// Equation(s):
// AdderInputA[14] = ( \AdderInputA[14]~16_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[14]) ) ) # ( !\AdderInputA[14]~16_combout  & ( (AdderInputA[14] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[14]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[14] .extended_lut = "off";
defparam \AdderInputA[14] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N6
cyclonev_lcell_comb \AdderInputB[14]~50 (
// Equation(s):
// \AdderInputB[14]~50_combout  = ( \IR_ALU[19]~input_o  & ( (!\AdderInputB[18]~12_combout  & (!\AdderInputB[18]~41_combout  & (\IR_ALU[7]~input_o ))) # (\AdderInputB[18]~12_combout  & ((!\AdderInputB[18]~41_combout ) # ((\IR_ALU[8]~input_o )))) ) ) # ( 
// !\IR_ALU[19]~input_o  & ( (!\AdderInputB[18]~12_combout  & (!\AdderInputB[18]~41_combout  & (\IR_ALU[7]~input_o ))) # (\AdderInputB[18]~12_combout  & (\AdderInputB[18]~41_combout  & ((\IR_ALU[8]~input_o )))) ) )

	.dataa(!\AdderInputB[18]~12_combout ),
	.datab(!\AdderInputB[18]~41_combout ),
	.datac(!\IR_ALU[7]~input_o ),
	.datad(!\IR_ALU[8]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[14]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[14]~50 .extended_lut = "off";
defparam \AdderInputB[14]~50 .lut_mask = 64'h081908194C5D4C5D;
defparam \AdderInputB[14]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N36
cyclonev_lcell_comb \AdderInputB[14]~51 (
// Equation(s):
// \AdderInputB[14]~51_combout  = ( \AdderInputB[12]~43_combout  & ( (!\AdderInputB[12]~44_combout  & (!\AdderInputB[14]~50_combout  & ((!\AdderInputB[12]~40_combout ) # (\Registers_ALU[46]~input_o )))) ) ) # ( !\AdderInputB[12]~43_combout  & ( 
// (!\AdderInputB[12]~44_combout  & ((!\AdderInputB[12]~40_combout ) # (\Registers_ALU[46]~input_o ))) ) )

	.dataa(!\AdderInputB[12]~40_combout ),
	.datab(!\Registers_ALU[46]~input_o ),
	.datac(!\AdderInputB[12]~44_combout ),
	.datad(!\AdderInputB[14]~50_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[14]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[14]~51 .extended_lut = "off";
defparam \AdderInputB[14]~51 .lut_mask = 64'hB0B0B0B0B000B000;
defparam \AdderInputB[14]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N42
cyclonev_lcell_comb \AdderInputB[14]~52 (
// Equation(s):
// \AdderInputB[14]~52_combout  = ( \AdderInputB[14]~51_combout  & ( (!\Control_ALU[21]~input_o  & (((\Control_ALU[14]~input_o  & !\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (\Registers_ALU[46]~input_o )) ) ) # ( !\AdderInputB[14]~51_combout  & 
// ( (!\Control_ALU[21]~input_o  & (((!\Control_ALU[14]~input_o ) # (!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (\Registers_ALU[46]~input_o )) ) )

	.dataa(!\Registers_ALU[46]~input_o ),
	.datab(!\Control_ALU[14]~input_o ),
	.datac(!\Control_ALU[21]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[14]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[14]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[14]~52 .extended_lut = "off";
defparam \AdderInputB[14]~52 .lut_mask = 64'hF5C5F5C535053505;
defparam \AdderInputB[14]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N57
cyclonev_lcell_comb \AdderInputB[14] (
// Equation(s):
// AdderInputB[14] = (!\AdderInputB[0]~15_combout  & ((AdderInputB[14]))) # (\AdderInputB[0]~15_combout  & (\AdderInputB[14]~52_combout ))

	.dataa(gnd),
	.datab(!\AdderInputB[14]~52_combout ),
	.datac(!AdderInputB[14]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[14] .extended_lut = "off";
defparam \AdderInputB[14] .lut_mask = 64'h0F330F330F330F33;
defparam \AdderInputB[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N3
cyclonev_lcell_comb \CRAA32|Carry~3 (
// Equation(s):
// \CRAA32|Carry~3_combout  = !AdderInputA[14] $ (!AdderInputB[14])

	.dataa(gnd),
	.datab(!AdderInputA[14]),
	.datac(gnd),
	.datad(!AdderInputB[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~3 .extended_lut = "off";
defparam \CRAA32|Carry~3 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \CRAA32|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N0
cyclonev_lcell_comb \CRAA32|Result[14] (
// Equation(s):
// \CRAA32|Result [14] = ( \CRAA32|Carry [13] & ( !\CRAA32|Carry~3_combout  $ (((!AdderInputA[13] & !AdderInputB[13]))) ) ) # ( !\CRAA32|Carry [13] & ( !\CRAA32|Carry~3_combout  $ (((!AdderInputA[13]) # (!AdderInputB[13]))) ) )

	.dataa(!AdderInputA[13]),
	.datab(!AdderInputB[13]),
	.datac(!\CRAA32|Carry~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[14] .extended_lut = "off";
defparam \CRAA32|Result[14] .lut_mask = 64'h1E1E1E1E78787878;
defparam \CRAA32|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N54
cyclonev_lcell_comb \InputANDB[14]~15 (
// Equation(s):
// \InputANDB[14]~15_combout  = ( AndBselector[1] & ( (!\Control_ALU[30]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\Registers_ALU[46]~input_o )) # 
// (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\Registers_ALU[46]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!AndBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[14]~15 .extended_lut = "off";
defparam \InputANDB[14]~15 .lut_mask = 64'h2727272705AF05AF;
defparam \InputANDB[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N30
cyclonev_lcell_comb \InputANDB[14] (
// Equation(s):
// InputANDB[14] = ( InputANDB[14] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[14]~15_combout ) ) ) # ( !InputANDB[14] & ( (\InputANDB[0]~1_combout  & \InputANDB[14]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[0]~1_combout ),
	.datad(!\InputANDB[14]~15_combout ),
	.datae(gnd),
	.dataf(!InputANDB[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[14] .extended_lut = "off";
defparam \InputANDB[14] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \InputANDB[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N51
cyclonev_lcell_comb \InputXORB[14]~14 (
// Equation(s):
// \InputXORB[14]~14_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[46]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Registers_ALU[46]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[14]~14 .extended_lut = "off";
defparam \InputXORB[14]~14 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \InputXORB[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N6
cyclonev_lcell_comb \InputXORB[14] (
// Equation(s):
// InputXORB[14] = ( InputXORB[14] & ( (!ALURegSelector[1]) # (\InputXORB[14]~14_combout ) ) ) # ( !InputXORB[14] & ( (ALURegSelector[1] & \InputXORB[14]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ALURegSelector[1]),
	.datad(!\InputXORB[14]~14_combout ),
	.datae(gnd),
	.dataf(!InputXORB[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[14] .extended_lut = "off";
defparam \InputXORB[14] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \InputXORB[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N9
cyclonev_lcell_comb \InputORB[14]~15 (
// Equation(s):
// \InputORB[14]~15_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[46]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!\Registers_ALU[46]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[14]~15 .extended_lut = "off";
defparam \InputORB[14]~15 .lut_mask = 64'h335533550F550F55;
defparam \InputORB[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N51
cyclonev_lcell_comb \InputORB[14] (
// Equation(s):
// InputORB[14] = ( \InputORB[14]~15_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[14]) ) ) # ( !\InputORB[14]~15_combout  & ( (InputORB[14] & !\InputORB[0]~1_combout ) ) )

	.dataa(!InputORB[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[14] .extended_lut = "off";
defparam \InputORB[14] .lut_mask = 64'h5500550055FF55FF;
defparam \InputORB[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N24
cyclonev_lcell_comb \ALU_Registers[14]~141 (
// Equation(s):
// \ALU_Registers[14]~141_combout  = ( !\Registers_ALU[14]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[14] & ((\ALU_Registers[31]~0_combout )))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [14])) # 
// (\ALU_Registers[31]~0_combout  & ((InputXORB[14])))))) ) ) # ( \Registers_ALU[14]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[14])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  
// & (\CRAA32|Result [14])) # (\ALU_Registers[31]~0_combout  & ((!InputXORB[14])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\CRAA32|Result [14]),
	.datac(!InputANDB[14]),
	.datad(!InputXORB[14]),
	.datae(!\Registers_ALU[14]~input_o ),
	.dataf(!\ALU_Registers[31]~0_combout ),
	.datag(!InputORB[14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[14]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[14]~141 .extended_lut = "on";
defparam \ALU_Registers[14]~141 .lut_mask = 64'h11111B1B0A5FFFAA;
defparam \ALU_Registers[14]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N12
cyclonev_lcell_comb \ALU_Registers[14]~137 (
// Equation(s):
// \ALU_Registers[14]~137_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[14]~141_combout )))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32D|Carry~0_combout ))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D14~q ) # (\LSR|D14~q )) # (\LS|D14~q )))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32D|Carry~0_combout )) ) )

	.dataa(!\Mul|Add32D|Carry~0_combout ),
	.datab(!\LS|D14~q ),
	.datac(!\LSR|D14~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D14~q ),
	.datag(!\ALU_Registers[14]~141_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[14]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[14]~137 .extended_lut = "on";
defparam \ALU_Registers[14]~137 .lut_mask = 64'h0FAA3FAA0FAAFFAA;
defparam \ALU_Registers[14]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N0
cyclonev_lcell_comb \ALU_Registers[14]$latch (
// Equation(s):
// \ALU_Registers[14]$latch~combout  = (!\ALU_Registers[31]~3_combout  & ((\ALU_Registers[14]$latch~combout ))) # (\ALU_Registers[31]~3_combout  & (\ALU_Registers[14]~137_combout ))

	.dataa(!\ALU_Registers[14]~137_combout ),
	.datab(!\ALU_Registers[31]~3_combout ),
	.datac(!\ALU_Registers[14]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[14]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[14]$latch .extended_lut = "off";
defparam \ALU_Registers[14]$latch .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \ALU_Registers[14]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N3
cyclonev_lcell_comb \Mul|FPP2|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP11|PartialProduct~combout  = ( \Registers_ALU[10]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[36]~input_o  & (!\Registers_ALU[11]~input_o  $ (!\Registers_ALU[37]~input_o )))) # (\Registers_ALU[35]~input_o  & 
// ((!\Registers_ALU[11]~input_o  $ (!\Registers_ALU[37]~input_o )) # (\Registers_ALU[36]~input_o ))) ) ) # ( !\Registers_ALU[10]~input_o  & ( !\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[11]~input_o ) # (!\Registers_ALU[35]~input_o  $ 
// (\Registers_ALU[36]~input_o )))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[36]~input_o ),
	.datac(!\Registers_ALU[11]~input_o ),
	.datad(!\Registers_ALU[37]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP11|PartialProduct .lut_mask = 64'h06F906F917711771;
defparam \Mul|FPP2|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N18
cyclonev_lcell_comb \Mul|FPP3|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP9|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[8]~input_o ))) # (\Registers_ALU[37]~input_o  & (!\Registers_ALU[9]~input_o )))) # 
// (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[9]~input_o ) # ((\Registers_ALU[37]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & (\Registers_ALU[9]~input_o  & (\Registers_ALU[37]~input_o ))) # 
// (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & (\Registers_ALU[9]~input_o )) # (\Registers_ALU[37]~input_o  & ((\Registers_ALU[8]~input_o ))))) ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(!\Registers_ALU[38]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(!\Registers_ALU[8]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP9|PartialProduct .lut_mask = 64'h14171417EB2BEB2B;
defparam \Mul|FPP3|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N9
cyclonev_lcell_comb \Mul|Add30|Carry~4 (
// Equation(s):
// \Mul|Add30|Carry~4_combout  = ( \Mul|FPP3|BPP9|PartialProduct~combout  & ( !\Mul|FPP2|BPP11|PartialProduct~combout  ) ) # ( !\Mul|FPP3|BPP9|PartialProduct~combout  & ( \Mul|FPP2|BPP11|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mul|FPP2|BPP11|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP3|BPP9|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~4 .extended_lut = "off";
defparam \Mul|Add30|Carry~4 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Mul|Add30|Carry~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N36
cyclonev_lcell_comb \Mul|Add30|Result[13] (
// Equation(s):
// \Mul|Add30|Result [13] = ( \Mul|FPP3|BPP7|PartialProduct~combout  & ( \Mul|Add30|Carry~4_combout  & ( (!\Mul|FPP2|BPP10|PartialProduct~combout  & ((!\Mul|FPP3|BPP8|PartialProduct~combout ) # ((!\Mul|FPP2|BPP9|PartialProduct~combout  & \Mul|Add30|Carry 
// [11])))) # (\Mul|FPP2|BPP10|PartialProduct~combout  & (!\Mul|FPP2|BPP9|PartialProduct~combout  & (!\Mul|FPP3|BPP8|PartialProduct~combout  & \Mul|Add30|Carry [11]))) ) ) ) # ( !\Mul|FPP3|BPP7|PartialProduct~combout  & ( \Mul|Add30|Carry~4_combout  & ( 
// (!\Mul|FPP2|BPP10|PartialProduct~combout  & ((!\Mul|FPP2|BPP9|PartialProduct~combout ) # ((!\Mul|FPP3|BPP8|PartialProduct~combout ) # (\Mul|Add30|Carry [11])))) # (\Mul|FPP2|BPP10|PartialProduct~combout  & (!\Mul|FPP3|BPP8|PartialProduct~combout  & 
// ((!\Mul|FPP2|BPP9|PartialProduct~combout ) # (\Mul|Add30|Carry [11])))) ) ) ) # ( \Mul|FPP3|BPP7|PartialProduct~combout  & ( !\Mul|Add30|Carry~4_combout  & ( (!\Mul|FPP2|BPP10|PartialProduct~combout  & (\Mul|FPP3|BPP8|PartialProduct~combout  & 
// ((!\Mul|Add30|Carry [11]) # (\Mul|FPP2|BPP9|PartialProduct~combout )))) # (\Mul|FPP2|BPP10|PartialProduct~combout  & (((!\Mul|Add30|Carry [11]) # (\Mul|FPP3|BPP8|PartialProduct~combout )) # (\Mul|FPP2|BPP9|PartialProduct~combout ))) ) ) ) # ( 
// !\Mul|FPP3|BPP7|PartialProduct~combout  & ( !\Mul|Add30|Carry~4_combout  & ( (!\Mul|FPP2|BPP10|PartialProduct~combout  & (\Mul|FPP2|BPP9|PartialProduct~combout  & (\Mul|FPP3|BPP8|PartialProduct~combout  & !\Mul|Add30|Carry [11]))) # 
// (\Mul|FPP2|BPP10|PartialProduct~combout  & (((\Mul|FPP2|BPP9|PartialProduct~combout  & !\Mul|Add30|Carry [11])) # (\Mul|FPP3|BPP8|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|FPP2|BPP9|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP10|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP8|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [11]),
	.datae(!\Mul|FPP3|BPP7|PartialProduct~combout ),
	.dataf(!\Mul|Add30|Carry~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[13] .extended_lut = "off";
defparam \Mul|Add30|Result[13] .lut_mask = 64'h17033F17E8FCC0E8;
defparam \Mul|Add30|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N36
cyclonev_lcell_comb \Mul|FPP0|BPP15|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP15|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[15]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[14]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP15|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP15|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP15|PartialProduct~0 .lut_mask = 64'h3030303033CC33CC;
defparam \Mul|FPP0|BPP15|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N39
cyclonev_lcell_comb \Mul|FPP1|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP13|PartialProduct~combout  = ( \Registers_ALU[13]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o )) # (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o ) # 
// (\Registers_ALU[12]~input_o ))))) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[33]~input_o  & (!\Registers_ALU[34]~input_o  & !\Registers_ALU[12]~input_o )) # (\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o )))) ) ) # ( 
// !\Registers_ALU[13]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o  & \Registers_ALU[12]~input_o ))) # (\Registers_ALU[35]~input_o  & (((!\Registers_ALU[12]~input_o ) # (\Registers_ALU[34]~input_o 
// )) # (\Registers_ALU[33]~input_o ))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[34]~input_o ),
	.datad(!\Registers_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP13|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP1|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y48_N6
cyclonev_lcell_comb \Mul|Add32A|Result[15] (
// Equation(s):
// \Mul|Add32A|Result [15] = ( \Mul|FPP0|BPP14|PartialProduct~0_combout  & ( \Mul|FPP1|BPP12|PartialProduct~combout  & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout  $ (\Mul|FPP1|BPP13|PartialProduct~combout ) ) ) ) # ( 
// !\Mul|FPP0|BPP14|PartialProduct~0_combout  & ( \Mul|FPP1|BPP12|PartialProduct~combout  & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP13|PartialProduct~combout  $ (!\Mul|Add32A|Carry [14])) ) ) ) # ( 
// \Mul|FPP0|BPP14|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP12|PartialProduct~combout  & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP13|PartialProduct~combout  $ (!\Mul|Add32A|Carry [14])) ) ) ) # ( 
// !\Mul|FPP0|BPP14|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP12|PartialProduct~combout  & ( !\Mul|FPP0|BPP15|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP13|PartialProduct~combout ) ) ) )

	.dataa(!\Mul|FPP0|BPP15|PartialProduct~0_combout ),
	.datab(!\Mul|FPP1|BPP13|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry [14]),
	.datad(gnd),
	.datae(!\Mul|FPP0|BPP14|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP1|BPP12|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[15] .extended_lut = "off";
defparam \Mul|Add32A|Result[15] .lut_mask = 64'h6666969696969999;
defparam \Mul|Add32A|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N0
cyclonev_lcell_comb \Mul|Add32B|Result[15] (
// Equation(s):
// \Mul|Add32B|Result [15] = ( \Mul|Add30|Result [12] & ( \Mul|Add32B|Carry~5_combout  & ( !\Mul|Add30|Result [13] $ (\Mul|Add32A|Result [15]) ) ) ) # ( !\Mul|Add30|Result [12] & ( \Mul|Add32B|Carry~5_combout  & ( !\Mul|Add32A|Result [14] $ 
// (!\Mul|Add30|Result [13] $ (\Mul|Add32A|Result [15])) ) ) ) # ( \Mul|Add30|Result [12] & ( !\Mul|Add32B|Carry~5_combout  & ( !\Mul|Add30|Result [13] $ (!\Mul|Add32A|Result [15] $ (((\Mul|Add32A|Result [14]) # (\Mul|Add32B|Carry~6_combout )))) ) ) ) # ( 
// !\Mul|Add30|Result [12] & ( !\Mul|Add32B|Carry~5_combout  & ( !\Mul|Add30|Result [13] $ (!\Mul|Add32A|Result [15] $ (((\Mul|Add32B|Carry~6_combout  & \Mul|Add32A|Result [14])))) ) ) )

	.dataa(!\Mul|Add32B|Carry~6_combout ),
	.datab(!\Mul|Add32A|Result [14]),
	.datac(!\Mul|Add30|Result [13]),
	.datad(!\Mul|Add32A|Result [15]),
	.datae(!\Mul|Add30|Result [12]),
	.dataf(!\Mul|Add32B|Carry~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[15] .extended_lut = "off";
defparam \Mul|Add32B|Result[15] .lut_mask = 64'h1EE178873CC3F00F;
defparam \Mul|Add32B|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N39
cyclonev_lcell_comb \Mul|FPP5|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP5|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (!\Registers_ALU[4]~input_o )) # (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[5]~input_o ))))) # 
// (\Registers_ALU[41]~input_o  & (((!\Registers_ALU[5]~input_o ) # (\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (((\Registers_ALU[42]~input_o  & \Registers_ALU[5]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((\Registers_ALU[5]~input_o ))) # (\Registers_ALU[42]~input_o  & (\Registers_ALU[4]~input_o )))) ) )

	.dataa(!\Registers_ALU[4]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\Registers_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP5|PartialProduct .lut_mask = 64'h013D013DBF83BF83;
defparam \Mul|FPP5|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N48
cyclonev_lcell_comb \Mul|FPP7|BPP1|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP1|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ ((!\Registers_ALU[1]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[0]~input_o )) # 
// (\Registers_ALU[47]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[0]~input_o )))) # (\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ 
// ((!\Registers_ALU[1]~input_o )))) ) )

	.dataa(!\Registers_ALU[46]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP1|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP1|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP1|PartialProduct .lut_mask = 64'h36143614397D397D;
defparam \Mul|FPP7|BPP1|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N45
cyclonev_lcell_comb \Mul|FPP6|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP3|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & ((!\Registers_ALU[45]~input_o  $ (!\Registers_ALU[3]~input_o )))) # (\Registers_ALU[44]~input_o  & (((\Registers_ALU[45]~input_o )) # 
// (\Registers_ALU[2]~input_o ))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & (!\Registers_ALU[2]~input_o  & (\Registers_ALU[45]~input_o ))) # (\Registers_ALU[44]~input_o  & ((!\Registers_ALU[45]~input_o  $ 
// (!\Registers_ALU[3]~input_o )))) ) )

	.dataa(!\Registers_ALU[2]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP3|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP6|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N27
cyclonev_lcell_comb \Mul|Add22|Result[5] (
// Equation(s):
// \Mul|Add22|Result [5] = ( \Mul|FPP6|BPP3|PartialProduct~combout  & ( !\Mul|FPP7|BPP1|PartialProduct~combout  $ (((!\Mul|FPP7|BPP0|PartialProduct~combout  & (\Mul|Add22|Carry~0_combout  & \Mul|FPP6|BPP2|PartialProduct~combout )) # 
// (\Mul|FPP7|BPP0|PartialProduct~combout  & ((\Mul|FPP6|BPP2|PartialProduct~combout ) # (\Mul|Add22|Carry~0_combout ))))) ) ) # ( !\Mul|FPP6|BPP3|PartialProduct~combout  & ( !\Mul|FPP7|BPP1|PartialProduct~combout  $ (((!\Mul|FPP7|BPP0|PartialProduct~combout 
//  & ((!\Mul|Add22|Carry~0_combout ) # (!\Mul|FPP6|BPP2|PartialProduct~combout ))) # (\Mul|FPP7|BPP0|PartialProduct~combout  & (!\Mul|Add22|Carry~0_combout  & !\Mul|FPP6|BPP2|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP7|BPP0|PartialProduct~combout ),
	.datab(!\Mul|FPP7|BPP1|PartialProduct~combout ),
	.datac(!\Mul|Add22|Carry~0_combout ),
	.datad(!\Mul|FPP6|BPP2|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP3|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[5] .extended_lut = "off";
defparam \Mul|Add22|Result[5] .lut_mask = 64'h366C366CC993C993;
defparam \Mul|Add22|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N57
cyclonev_lcell_comb \Mul|Add26B|Carry[9] (
// Equation(s):
// \Mul|Add26B|Carry [9] = ( \Mul|Add26B|Carry [7] & ( (!\Mul|Add26A|Result [8] & (!\Mul|Add22|Result [4] & ((\Mul|Add22|Result [3]) # (\Mul|Add26A|Result [7])))) # (\Mul|Add26A|Result [8] & (((!\Mul|Add22|Result [4]) # (\Mul|Add22|Result [3])) # 
// (\Mul|Add26A|Result [7]))) ) ) # ( !\Mul|Add26B|Carry [7] & ( (!\Mul|Add26A|Result [8] & (\Mul|Add26A|Result [7] & (\Mul|Add22|Result [3] & !\Mul|Add22|Result [4]))) # (\Mul|Add26A|Result [8] & ((!\Mul|Add22|Result [4]) # ((\Mul|Add26A|Result [7] & 
// \Mul|Add22|Result [3])))) ) )

	.dataa(!\Mul|Add26A|Result [7]),
	.datab(!\Mul|Add26A|Result [8]),
	.datac(!\Mul|Add22|Result [3]),
	.datad(!\Mul|Add22|Result [4]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[9] .extended_lut = "off";
defparam \Mul|Add26B|Carry[9] .lut_mask = 64'h370137017F137F13;
defparam \Mul|Add26B|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N27
cyclonev_lcell_comb \Mul|FPP4|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP7|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[7]~input_o  $ ((!\Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[6]~input_o ) # 
// (\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o  & !\Registers_ALU[6]~input_o )))) # (\Registers_ALU[40]~input_o  & (!\Registers_ALU[7]~input_o  $ 
// ((!\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[40]~input_o ),
	.datad(!\Registers_ALU[6]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP7|PartialProduct .lut_mask = 64'h36063606636F636F;
defparam \Mul|FPP4|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N51
cyclonev_lcell_comb \Mul|Add26A|Carry[7] (
// Equation(s):
// \Mul|Add26A|Carry [7] = ( \Mul|Add26A|Carry [6] & ( (\Mul|FPP4|BPP4|PartialProduct~combout ) # (\Mul|FPP5|BPP2|PartialProduct~combout ) ) ) # ( !\Mul|Add26A|Carry [6] & ( (\Mul|FPP5|BPP2|PartialProduct~combout  & \Mul|FPP4|BPP4|PartialProduct~combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP5|BPP2|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP4|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[7] .extended_lut = "off";
defparam \Mul|Add26A|Carry[7] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add26A|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N24
cyclonev_lcell_comb \Mul|Add26A|Carry[9] (
// Equation(s):
// \Mul|Add26A|Carry [9] = ( \Mul|FPP4|BPP6|PartialProduct~combout  & ( ((!\Mul|FPP4|BPP5|PartialProduct~combout  & (\Mul|FPP5|BPP3|PartialProduct~combout  & \Mul|Add26A|Carry [7])) # (\Mul|FPP4|BPP5|PartialProduct~combout  & ((\Mul|Add26A|Carry [7]) # 
// (\Mul|FPP5|BPP3|PartialProduct~combout )))) # (\Mul|FPP5|BPP4|PartialProduct~combout ) ) ) # ( !\Mul|FPP4|BPP6|PartialProduct~combout  & ( (\Mul|FPP5|BPP4|PartialProduct~combout  & ((!\Mul|FPP4|BPP5|PartialProduct~combout  & 
// (\Mul|FPP5|BPP3|PartialProduct~combout  & \Mul|Add26A|Carry [7])) # (\Mul|FPP4|BPP5|PartialProduct~combout  & ((\Mul|Add26A|Carry [7]) # (\Mul|FPP5|BPP3|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|FPP4|BPP5|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP3|PartialProduct~combout ),
	.datac(!\Mul|Add26A|Carry [7]),
	.datad(!\Mul|FPP5|BPP4|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP4|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[9] .extended_lut = "off";
defparam \Mul|Add26A|Carry[9] .lut_mask = 64'h0017001717FF17FF;
defparam \Mul|Add26A|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N33
cyclonev_lcell_comb \Mul|Add26B|Result[9] (
// Equation(s):
// \Mul|Add26B|Result [9] = ( \Mul|Add26A|Carry [9] & ( !\Mul|FPP5|BPP5|PartialProduct~combout  $ (!\Mul|Add22|Result [5] $ (!\Mul|Add26B|Carry [9] $ (\Mul|FPP4|BPP7|PartialProduct~combout ))) ) ) # ( !\Mul|Add26A|Carry [9] & ( 
// !\Mul|FPP5|BPP5|PartialProduct~combout  $ (!\Mul|Add22|Result [5] $ (!\Mul|Add26B|Carry [9] $ (!\Mul|FPP4|BPP7|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP5|BPP5|PartialProduct~combout ),
	.datab(!\Mul|Add22|Result [5]),
	.datac(!\Mul|Add26B|Carry [9]),
	.datad(!\Mul|FPP4|BPP7|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[9] .extended_lut = "off";
defparam \Mul|Add26B|Result[9] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add26B|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N6
cyclonev_lcell_comb \Mul|Add32D|Result[15] (
// Equation(s):
// \Mul|Add32D|Result [15] = ( \Mul|Add26B|Result [8] & ( \Mul|Add32C|Carry [14] & ( !\Mul|Add32B|Result [15] $ (!\Mul|Add26B|Result [9] $ (((\Registers_ALU[47]~input_o ) # (\Mul|Add32B|Result [14])))) ) ) ) # ( !\Mul|Add26B|Result [8] & ( \Mul|Add32C|Carry 
// [14] & ( !\Mul|Add32B|Result [15] $ (!\Mul|Add26B|Result [9] $ (((!\Mul|Add32B|Result [14]) # (!\Registers_ALU[47]~input_o )))) ) ) ) # ( \Mul|Add26B|Result [8] & ( !\Mul|Add32C|Carry [14] & ( !\Mul|Add32B|Result [15] $ (!\Mul|Add26B|Result [9] $ 
// (((\Mul|Add32B|Result [14] & \Registers_ALU[47]~input_o )))) ) ) ) # ( !\Mul|Add26B|Result [8] & ( !\Mul|Add32C|Carry [14] & ( !\Mul|Add32B|Result [15] $ (!\Mul|Add26B|Result [9] $ (((\Registers_ALU[47]~input_o ) # (\Mul|Add32B|Result [14])))) ) ) )

	.dataa(!\Mul|Add32B|Result [15]),
	.datab(!\Mul|Add32B|Result [14]),
	.datac(!\Mul|Add26B|Result [9]),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(!\Mul|Add26B|Result [8]),
	.dataf(!\Mul|Add32C|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[15] .extended_lut = "off";
defparam \Mul|Add32D|Result[15] .lut_mask = 64'h69A55A69A59669A5;
defparam \Mul|Add32D|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N3
cyclonev_lcell_comb \LS|D15~feeder (
// Equation(s):
// \LS|D15~feeder_combout  = ( LSRDataIn[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D15~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D15~feeder .extended_lut = "off";
defparam \LS|D15~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D15~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y45_N5
dffeas \LS|D15 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D15~feeder_combout ),
	.asdata(\LS|D14~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D15 .is_wysiwyg = "true";
defparam \LS|D15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N33
cyclonev_lcell_comb \InputANDB[15]~16 (
// Equation(s):
// \InputANDB[15]~16_combout  = ( \Registers_ALU[47]~input_o  & ( (!\Control_ALU[30]~input_o  & (((!AndBselector[1])) # (\IR_ALU[24]~input_o ))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\Registers_ALU[47]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (\IR_ALU[24]~input_o  & (AndBselector[1]))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[15]~16 .extended_lut = "off";
defparam \InputANDB[15]~16 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \InputANDB[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N18
cyclonev_lcell_comb \InputANDB[15] (
// Equation(s):
// InputANDB[15] = ( InputANDB[15] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[15]~16_combout ) ) ) # ( !InputANDB[15] & ( (\InputANDB[15]~16_combout  & \InputANDB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\InputANDB[15]~16_combout ),
	.datac(gnd),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(!InputANDB[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[15] .extended_lut = "off";
defparam \InputANDB[15] .lut_mask = 64'h00330033FF33FF33;
defparam \InputANDB[15] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N92
cyclonev_io_ibuf \PC_ALU[15]~input (
	.i(PC_ALU[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[15]~input_o ));
// synopsys translate_off
defparam \PC_ALU[15]~input .bus_hold = "false";
defparam \PC_ALU[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N18
cyclonev_lcell_comb \AdderInputA[15]~17 (
// Equation(s):
// \AdderInputA[15]~17_combout  = ( AddrASelector[1] & ( \PC_ALU[15]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[15]~input_o  ) )

	.dataa(gnd),
	.datab(!\PC_ALU[15]~input_o ),
	.datac(!\Registers_ALU[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[15]~17 .extended_lut = "off";
defparam \AdderInputA[15]~17 .lut_mask = 64'h0F0F0F0F33333333;
defparam \AdderInputA[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N33
cyclonev_lcell_comb \AdderInputA[15] (
// Equation(s):
// AdderInputA[15] = ( \AdderInputA[15]~17_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[15]) ) ) # ( !\AdderInputA[15]~17_combout  & ( (AdderInputA[15] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(!AdderInputA[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[15]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[15] .extended_lut = "off";
defparam \AdderInputA[15] .lut_mask = 64'h5500550055FF55FF;
defparam \AdderInputA[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N45
cyclonev_lcell_comb \AdderInputB[15]~53 (
// Equation(s):
// \AdderInputB[15]~53_combout  = ( \IR_ALU[9]~input_o  & ( (!\AdderInputB[18]~12_combout  & (!\AdderInputB[18]~41_combout  & ((\IR_ALU[8]~input_o )))) # (\AdderInputB[18]~12_combout  & (((\IR_ALU[20]~input_o )) # (\AdderInputB[18]~41_combout ))) ) ) # ( 
// !\IR_ALU[9]~input_o  & ( (!\AdderInputB[18]~41_combout  & ((!\AdderInputB[18]~12_combout  & ((\IR_ALU[8]~input_o ))) # (\AdderInputB[18]~12_combout  & (\IR_ALU[20]~input_o )))) ) )

	.dataa(!\AdderInputB[18]~12_combout ),
	.datab(!\AdderInputB[18]~41_combout ),
	.datac(!\IR_ALU[20]~input_o ),
	.datad(!\IR_ALU[8]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[15]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[15]~53 .extended_lut = "off";
defparam \AdderInputB[15]~53 .lut_mask = 64'h048C048C159D159D;
defparam \AdderInputB[15]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N12
cyclonev_lcell_comb \AdderInputB[15]~54 (
// Equation(s):
// \AdderInputB[15]~54_combout  = ( !\AdderInputB[12]~44_combout  & ( (!\AdderInputB[12]~43_combout  & ((!\AdderInputB[12]~40_combout ) # ((\Registers_ALU[47]~input_o )))) # (\AdderInputB[12]~43_combout  & (!\AdderInputB[15]~53_combout  & 
// ((!\AdderInputB[12]~40_combout ) # (\Registers_ALU[47]~input_o )))) ) )

	.dataa(!\AdderInputB[12]~43_combout ),
	.datab(!\AdderInputB[12]~40_combout ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(!\AdderInputB[15]~53_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[15]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[15]~54 .extended_lut = "off";
defparam \AdderInputB[15]~54 .lut_mask = 64'hCF8ACF8A00000000;
defparam \AdderInputB[15]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N6
cyclonev_lcell_comb \AdderInputB[15]~55 (
// Equation(s):
// \AdderInputB[15]~55_combout  = ( \Control_ALU[21]~input_o  & ( \AdderInputB[15]~54_combout  & ( \Registers_ALU[47]~input_o  ) ) ) # ( !\Control_ALU[21]~input_o  & ( \AdderInputB[15]~54_combout  & ( (\Control_ALU[14]~input_o  & !\IR_ALU[24]~input_o ) ) ) ) 
// # ( \Control_ALU[21]~input_o  & ( !\AdderInputB[15]~54_combout  & ( \Registers_ALU[47]~input_o  ) ) ) # ( !\Control_ALU[21]~input_o  & ( !\AdderInputB[15]~54_combout  & ( (!\Control_ALU[14]~input_o ) # (!\IR_ALU[24]~input_o ) ) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[21]~input_o ),
	.dataf(!\AdderInputB[15]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[15]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[15]~55 .extended_lut = "off";
defparam \AdderInputB[15]~55 .lut_mask = 64'hEEEE0F0F44440F0F;
defparam \AdderInputB[15]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N39
cyclonev_lcell_comb \AdderInputB[15] (
// Equation(s):
// AdderInputB[15] = ( \AdderInputB[15]~55_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[15]) ) ) # ( !\AdderInputB[15]~55_combout  & ( (AdderInputB[15] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[15]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[15]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[15] .extended_lut = "off";
defparam \AdderInputB[15] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N45
cyclonev_lcell_comb \CRAA32|Carry~4 (
// Equation(s):
// \CRAA32|Carry~4_combout  = (AdderInputA[14] & AdderInputB[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[14]),
	.datad(!AdderInputB[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~4 .extended_lut = "off";
defparam \CRAA32|Carry~4 .lut_mask = 64'h000F000F000F000F;
defparam \CRAA32|Carry~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N12
cyclonev_lcell_comb \CRAA32|Carry~5 (
// Equation(s):
// \CRAA32|Carry~5_combout  = ( AdderInputB[13] & ( \CRAA32|Carry [12] & ( (\CRAA32|Carry~3_combout  & (((AdderInputA[12] & AdderInputB[12])) # (AdderInputA[13]))) ) ) ) # ( !AdderInputB[13] & ( \CRAA32|Carry [12] & ( (AdderInputA[12] & (AdderInputA[13] & 
// (AdderInputB[12] & \CRAA32|Carry~3_combout ))) ) ) ) # ( AdderInputB[13] & ( !\CRAA32|Carry [12] & ( (\CRAA32|Carry~3_combout  & (((AdderInputB[12]) # (AdderInputA[13])) # (AdderInputA[12]))) ) ) ) # ( !AdderInputB[13] & ( !\CRAA32|Carry [12] & ( 
// (AdderInputA[13] & (\CRAA32|Carry~3_combout  & ((AdderInputB[12]) # (AdderInputA[12])))) ) ) )

	.dataa(!AdderInputA[12]),
	.datab(!AdderInputA[13]),
	.datac(!AdderInputB[12]),
	.datad(!\CRAA32|Carry~3_combout ),
	.datae(!AdderInputB[13]),
	.dataf(!\CRAA32|Carry [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~5 .extended_lut = "off";
defparam \CRAA32|Carry~5 .lut_mask = 64'h0013007F00010037;
defparam \CRAA32|Carry~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N21
cyclonev_lcell_comb \CRAA32|Carry[15] (
// Equation(s):
// \CRAA32|Carry [15] = ( !\CRAA32|Carry~5_combout  & ( !\CRAA32|Carry~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Carry~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[15] .extended_lut = "off";
defparam \CRAA32|Carry[15] .lut_mask = 64'hF0F0F0F000000000;
defparam \CRAA32|Carry[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N45
cyclonev_lcell_comb \CRAA32|Result[15] (
// Equation(s):
// \CRAA32|Result [15] = ( AdderInputB[15] & ( \CRAA32|Carry [15] & ( !AdderInputA[15] ) ) ) # ( !AdderInputB[15] & ( \CRAA32|Carry [15] & ( AdderInputA[15] ) ) ) # ( AdderInputB[15] & ( !\CRAA32|Carry [15] & ( AdderInputA[15] ) ) ) # ( !AdderInputB[15] & ( 
// !\CRAA32|Carry [15] & ( !AdderInputA[15] ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!AdderInputB[15]),
	.dataf(!\CRAA32|Carry [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[15] .extended_lut = "off";
defparam \CRAA32|Result[15] .lut_mask = 64'hCCCC33333333CCCC;
defparam \CRAA32|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N9
cyclonev_lcell_comb \InputXORB[15]~15 (
// Equation(s):
// \InputXORB[15]~15_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[47]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[15]~15 .extended_lut = "off";
defparam \InputXORB[15]~15 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \InputXORB[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N48
cyclonev_lcell_comb \InputXORB[15] (
// Equation(s):
// InputXORB[15] = ( InputXORB[15] & ( (!ALURegSelector[1]) # (\InputXORB[15]~15_combout ) ) ) # ( !InputXORB[15] & ( (\InputXORB[15]~15_combout  & ALURegSelector[1]) ) )

	.dataa(gnd),
	.datab(!\InputXORB[15]~15_combout ),
	.datac(gnd),
	.datad(!ALURegSelector[1]),
	.datae(gnd),
	.dataf(!InputXORB[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[15] .extended_lut = "off";
defparam \InputXORB[15] .lut_mask = 64'h00330033FF33FF33;
defparam \InputXORB[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N45
cyclonev_lcell_comb \InputORB[15]~16 (
// Equation(s):
// \InputORB[15]~16_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[47]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[15]~16 .extended_lut = "off";
defparam \InputORB[15]~16 .lut_mask = 64'h553355330F330F33;
defparam \InputORB[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N27
cyclonev_lcell_comb \InputORB[15] (
// Equation(s):
// InputORB[15] = ( \InputORB[15]~16_combout  & ( (InputORB[15]) # (\InputORB[0]~1_combout ) ) ) # ( !\InputORB[15]~16_combout  & ( (!\InputORB[0]~1_combout  & InputORB[15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputORB[0]~1_combout ),
	.datad(!InputORB[15]),
	.datae(gnd),
	.dataf(!\InputORB[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[15] .extended_lut = "off";
defparam \InputORB[15] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \InputORB[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N30
cyclonev_lcell_comb \ALU_Registers[15]~133 (
// Equation(s):
// \ALU_Registers[15]~133_combout  = ( !\Registers_ALU[15]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (\ALU_Registers[31]~0_combout  & (InputORB[15]))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [15])))) # 
// (\ALU_Registers[31]~0_combout  & (((InputXORB[15])))))) ) ) # ( \Registers_ALU[15]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputANDB[15])) # (\ALU_Registers[31]~0_combout ))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & 
// (((\CRAA32|Result [15])))) # (\ALU_Registers[31]~0_combout  & (((!InputXORB[15])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[15]),
	.datad(!\CRAA32|Result [15]),
	.datae(!\Registers_ALU[15]~input_o ),
	.dataf(!InputXORB[15]),
	.datag(!InputORB[15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[15]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[15]~133 .extended_lut = "on";
defparam \ALU_Registers[15]~133 .lut_mask = 64'h02463B7F13572A6E;
defparam \ALU_Registers[15]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N54
cyclonev_lcell_comb \ALU_Registers[15]~129 (
// Equation(s):
// \ALU_Registers[15]~129_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[15]~133_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [15])) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D15~q ) # (\ASR|D15~q )) # (\LSR|D15~q )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [15])) ) )

	.dataa(!\Mul|Add32D|Result [15]),
	.datab(!\Control_ALU[31]~input_o ),
	.datac(!\LSR|D15~q ),
	.datad(!\ASR|D15~q ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D15~q ),
	.datag(!\ALU_Registers[15]~133_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[15]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[15]~129 .extended_lut = "on";
defparam \ALU_Registers[15]~129 .lut_mask = 64'h1D1D1DDD1D1DDDDD;
defparam \ALU_Registers[15]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N51
cyclonev_lcell_comb \ALU_Registers[15]$latch (
// Equation(s):
// \ALU_Registers[15]$latch~combout  = ( \ALU_Registers[15]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[15]~129_combout ) ) ) # ( !\ALU_Registers[15]$latch~combout  & ( (\ALU_Registers[15]~129_combout  & \ALU_Registers[31]~3_combout 
// ) ) )

	.dataa(!\ALU_Registers[15]~129_combout ),
	.datab(gnd),
	.datac(!\ALU_Registers[31]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Registers[15]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[15]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[15]$latch .extended_lut = "off";
defparam \ALU_Registers[15]$latch .lut_mask = 64'h05050505F5F5F5F5;
defparam \ALU_Registers[15]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N24
cyclonev_lcell_comb \Mul|Add26B|Carry[10] (
// Equation(s):
// \Mul|Add26B|Carry [10] = ( \Mul|Add26A|Carry [9] & ( (!\Mul|Add26B|Carry [9] & (\Mul|Add22|Result [5] & (!\Mul|FPP5|BPP5|PartialProduct~combout  $ (\Mul|FPP4|BPP7|PartialProduct~combout )))) # (\Mul|Add26B|Carry [9] & 
// ((!\Mul|FPP5|BPP5|PartialProduct~combout  $ (\Mul|FPP4|BPP7|PartialProduct~combout )) # (\Mul|Add22|Result [5]))) ) ) # ( !\Mul|Add26A|Carry [9] & ( (!\Mul|Add26B|Carry [9] & (\Mul|Add22|Result [5] & (!\Mul|FPP5|BPP5|PartialProduct~combout  $ 
// (!\Mul|FPP4|BPP7|PartialProduct~combout )))) # (\Mul|Add26B|Carry [9] & ((!\Mul|FPP5|BPP5|PartialProduct~combout  $ (!\Mul|FPP4|BPP7|PartialProduct~combout )) # (\Mul|Add22|Result [5]))) ) )

	.dataa(!\Mul|FPP5|BPP5|PartialProduct~combout ),
	.datab(!\Mul|Add26B|Carry [9]),
	.datac(!\Mul|FPP4|BPP7|PartialProduct~combout ),
	.datad(!\Mul|Add22|Result [5]),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[10] .extended_lut = "off";
defparam \Mul|Add26B|Carry[10] .lut_mask = 64'h127B127B21B721B7;
defparam \Mul|Add26B|Carry[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N48
cyclonev_lcell_comb \Mul|FPP4|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP8|PartialProduct~combout  = ( \Registers_ALU[40]~input_o  & ( (!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[8]~input_o  $ (!\Registers_ALU[41]~input_o )))) # (\Registers_ALU[39]~input_o  & (((\Registers_ALU[41]~input_o )) # 
// (\Registers_ALU[7]~input_o ))) ) ) # ( !\Registers_ALU[40]~input_o  & ( (!\Registers_ALU[39]~input_o  & (!\Registers_ALU[7]~input_o  & ((\Registers_ALU[41]~input_o )))) # (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[8]~input_o  $ 
// (!\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(!\Registers_ALU[39]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP8|PartialProduct .lut_mask = 64'h03B803B81DF31DF3;
defparam \Mul|FPP4|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N9
cyclonev_lcell_comb \Mul|FPP5|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP6|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[5]~input_o ))) # (\Registers_ALU[41]~input_o  & (!\Registers_ALU[6]~input_o )))) # 
// (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[6]~input_o ) # ((\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & (\Registers_ALU[6]~input_o  & ((\Registers_ALU[41]~input_o )))) # 
// (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & (\Registers_ALU[6]~input_o )) # (\Registers_ALU[41]~input_o  & ((\Registers_ALU[5]~input_o ))))) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[5]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP6|PartialProduct .lut_mask = 64'h05530553CAAFCAAF;
defparam \Mul|FPP5|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N54
cyclonev_lcell_comb \Mul|Add26A|Result[10] (
// Equation(s):
// \Mul|Add26A|Result [10] = ( \Mul|FPP5|BPP6|PartialProduct~combout  & ( !\Mul|FPP4|BPP8|PartialProduct~combout  $ (((!\Mul|Add26A|Carry [9] & (\Mul|FPP5|BPP5|PartialProduct~combout  & \Mul|FPP4|BPP7|PartialProduct~combout )) # (\Mul|Add26A|Carry [9] & 
// ((\Mul|FPP4|BPP7|PartialProduct~combout ) # (\Mul|FPP5|BPP5|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP5|BPP6|PartialProduct~combout  & ( !\Mul|FPP4|BPP8|PartialProduct~combout  $ (((!\Mul|Add26A|Carry [9] & ((!\Mul|FPP5|BPP5|PartialProduct~combout ) # 
// (!\Mul|FPP4|BPP7|PartialProduct~combout ))) # (\Mul|Add26A|Carry [9] & (!\Mul|FPP5|BPP5|PartialProduct~combout  & !\Mul|FPP4|BPP7|PartialProduct~combout )))) ) )

	.dataa(!\Mul|Add26A|Carry [9]),
	.datab(!\Mul|FPP5|BPP5|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP8|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP5|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[10] .extended_lut = "off";
defparam \Mul|Add26A|Result[10] .lut_mask = 64'h17E817E8E817E817;
defparam \Mul|Add26A|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N27
cyclonev_lcell_comb \Mul|FPP6|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP4|PartialProduct~combout  = ( \Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & ((!\Registers_ALU[45]~input_o  $ (!\Registers_ALU[4]~input_o )))) # (\Registers_ALU[43]~input_o  & (((\Registers_ALU[45]~input_o )) # 
// (\Registers_ALU[3]~input_o ))) ) ) # ( !\Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (!\Registers_ALU[3]~input_o  & (\Registers_ALU[45]~input_o ))) # (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[45]~input_o  $ 
// (!\Registers_ALU[4]~input_o )))) ) )

	.dataa(!\Registers_ALU[3]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[44]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP4|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP6|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N24
cyclonev_lcell_comb \Mul|Add22|Carry[6] (
// Equation(s):
// \Mul|Add22|Carry [6] = ( \Mul|Add22|Carry~0_combout  & ( (!\Mul|FPP7|BPP1|PartialProduct~combout  & (\Mul|FPP6|BPP3|PartialProduct~combout  & ((\Mul|FPP6|BPP2|PartialProduct~combout ) # (\Mul|FPP7|BPP0|PartialProduct~combout )))) # 
// (\Mul|FPP7|BPP1|PartialProduct~combout  & (((\Mul|FPP6|BPP2|PartialProduct~combout ) # (\Mul|FPP6|BPP3|PartialProduct~combout )) # (\Mul|FPP7|BPP0|PartialProduct~combout ))) ) ) # ( !\Mul|Add22|Carry~0_combout  & ( (!\Mul|FPP7|BPP1|PartialProduct~combout  
// & (\Mul|FPP7|BPP0|PartialProduct~combout  & (\Mul|FPP6|BPP3|PartialProduct~combout  & \Mul|FPP6|BPP2|PartialProduct~combout ))) # (\Mul|FPP7|BPP1|PartialProduct~combout  & (((\Mul|FPP7|BPP0|PartialProduct~combout  & \Mul|FPP6|BPP2|PartialProduct~combout 
// )) # (\Mul|FPP6|BPP3|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP7|BPP0|PartialProduct~combout ),
	.datab(!\Mul|FPP7|BPP1|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP3|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP2|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[6] .extended_lut = "off";
defparam \Mul|Add22|Carry[6] .lut_mask = 64'h03170317173F173F;
defparam \Mul|Add22|Carry[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N42
cyclonev_lcell_comb \Mul|FPP7|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP2|PartialProduct~combout  = ( \Registers_ALU[1]~input_o  & ( (!\Registers_ALU[45]~input_o  & (\Registers_ALU[46]~input_o  & (!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[47]~input_o )))) # (\Registers_ALU[45]~input_o  & 
// ((!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[47]~input_o )) # (\Registers_ALU[46]~input_o ))) ) ) # ( !\Registers_ALU[1]~input_o  & ( !\Registers_ALU[47]~input_o  $ (((!\Registers_ALU[2]~input_o ) # (!\Registers_ALU[45]~input_o  $ 
// (\Registers_ALU[46]~input_o )))) ) )

	.dataa(!\Registers_ALU[2]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[46]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP2|PartialProduct .lut_mask = 64'h14EB14EB172B172B;
defparam \Mul|FPP7|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N9
cyclonev_lcell_comb \Mul|Add22|Result[6] (
// Equation(s):
// \Mul|Add22|Result [6] = ( \Mul|FPP7|BPP2|PartialProduct~combout  & ( !\Mul|FPP6|BPP4|PartialProduct~combout  $ (\Mul|Add22|Carry [6]) ) ) # ( !\Mul|FPP7|BPP2|PartialProduct~combout  & ( !\Mul|FPP6|BPP4|PartialProduct~combout  $ (!\Mul|Add22|Carry [6]) ) )

	.dataa(!\Mul|FPP6|BPP4|PartialProduct~combout ),
	.datab(gnd),
	.datac(!\Mul|Add22|Carry [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP7|BPP2|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[6] .extended_lut = "off";
defparam \Mul|Add22|Result[6] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add22|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N3
cyclonev_lcell_comb \Mul|Add26B|Result[10] (
// Equation(s):
// \Mul|Add26B|Result [10] = ( \Mul|Add22|Result [6] & ( !\Mul|Add26B|Carry [10] $ (\Mul|Add26A|Result [10]) ) ) # ( !\Mul|Add22|Result [6] & ( !\Mul|Add26B|Carry [10] $ (!\Mul|Add26A|Result [10]) ) )

	.dataa(!\Mul|Add26B|Carry [10]),
	.datab(gnd),
	.datac(!\Mul|Add26A|Result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add22|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[10] .extended_lut = "off";
defparam \Mul|Add26B|Result[10] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add26B|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N48
cyclonev_lcell_comb \Mul|Add32D|Carry~1 (
// Equation(s):
// \Mul|Add32D|Carry~1_combout  = ( \Mul|Add26B|Result [8] & ( \Mul|Add32C|Carry [14] & ( (!\Mul|Add32B|Result [14] & (\Registers_ALU[47]~input_o  & (!\Mul|Add32B|Result [15] $ (!\Mul|Add26B|Result [9])))) ) ) ) # ( !\Mul|Add26B|Result [8] & ( 
// \Mul|Add32C|Carry [14] & ( (\Mul|Add32B|Result [14] & (\Registers_ALU[47]~input_o  & (!\Mul|Add32B|Result [15] $ (\Mul|Add26B|Result [9])))) ) ) ) # ( \Mul|Add26B|Result [8] & ( !\Mul|Add32C|Carry [14] & ( (\Mul|Add32B|Result [14] & 
// (\Registers_ALU[47]~input_o  & (!\Mul|Add32B|Result [15] $ (!\Mul|Add26B|Result [9])))) ) ) ) # ( !\Mul|Add26B|Result [8] & ( !\Mul|Add32C|Carry [14] & ( (!\Mul|Add32B|Result [14] & (\Registers_ALU[47]~input_o  & (!\Mul|Add32B|Result [15] $ 
// (!\Mul|Add26B|Result [9])))) ) ) )

	.dataa(!\Mul|Add32B|Result [15]),
	.datab(!\Mul|Add32B|Result [14]),
	.datac(!\Mul|Add26B|Result [9]),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(!\Mul|Add26B|Result [8]),
	.dataf(!\Mul|Add32C|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry~1 .extended_lut = "off";
defparam \Mul|Add32D|Carry~1 .lut_mask = 64'h0048001200210048;
defparam \Mul|Add32D|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N12
cyclonev_lcell_comb \Mul|Add32C|Carry[16] (
// Equation(s):
// \Mul|Add32C|Carry [16] = ( \Mul|Add32C|Carry [14] & ( (!\Mul|Add32B|Result [15] & (\Mul|Add26B|Result [9] & ((!\Mul|Add26B|Result [8]) # (\Mul|Add32B|Result [14])))) # (\Mul|Add32B|Result [15] & (((!\Mul|Add26B|Result [8]) # (\Mul|Add26B|Result [9])) # 
// (\Mul|Add32B|Result [14]))) ) ) # ( !\Mul|Add32C|Carry [14] & ( (!\Mul|Add32B|Result [15] & (\Mul|Add32B|Result [14] & (!\Mul|Add26B|Result [8] & \Mul|Add26B|Result [9]))) # (\Mul|Add32B|Result [15] & (((\Mul|Add32B|Result [14] & !\Mul|Add26B|Result [8])) 
// # (\Mul|Add26B|Result [9]))) ) )

	.dataa(!\Mul|Add32B|Result [14]),
	.datab(!\Mul|Add32B|Result [15]),
	.datac(!\Mul|Add26B|Result [8]),
	.datad(!\Mul|Add26B|Result [9]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[16] .extended_lut = "off";
defparam \Mul|Add32C|Carry[16] .lut_mask = 64'h1073107331F731F7;
defparam \Mul|Add32C|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N38
cyclonev_io_ibuf \Registers_ALU[48]~input (
	.i(Registers_ALU[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[48]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[48]~input .bus_hold = "false";
defparam \Registers_ALU[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N57
cyclonev_lcell_comb \Mul|FPP8|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP8|BPP0|PartialProduct~0_combout  = ( \Registers_ALU[47]~input_o  & ( (\Registers_ALU[0]~input_o  & !\Registers_ALU[48]~input_o ) ) ) # ( !\Registers_ALU[47]~input_o  & ( (\Registers_ALU[0]~input_o  & \Registers_ALU[48]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(!\Registers_ALU[48]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP8|BPP0|PartialProduct~0 .lut_mask = 64'h0303030330303030;
defparam \Mul|FPP8|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N45
cyclonev_lcell_comb \Mul|FPP2|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP12|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[35]~input_o  & ((\Registers_ALU[36]~input_o ))) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o ) # 
// (\Registers_ALU[11]~input_o ))))) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[11]~input_o  & !\Registers_ALU[36]~input_o )) # (\Registers_ALU[35]~input_o  & ((\Registers_ALU[36]~input_o ))))) ) ) # ( 
// !\Registers_ALU[12]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[11]~input_o  & (\Registers_ALU[35]~input_o  & \Registers_ALU[36]~input_o ))) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[11]~input_o ) # ((\Registers_ALU[36]~input_o ) 
// # (\Registers_ALU[35]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[11]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP12|PartialProduct .lut_mask = 64'h455745574AA74AA7;
defparam \Mul|FPP2|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N51
cyclonev_lcell_comb \Mul|Add30|Carry~5 (
// Equation(s):
// \Mul|Add30|Carry~5_combout  = (\Mul|FPP3|BPP9|PartialProduct~combout  & \Mul|FPP2|BPP11|PartialProduct~combout )

	.dataa(!\Mul|FPP3|BPP9|PartialProduct~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mul|FPP2|BPP11|PartialProduct~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~5 .extended_lut = "off";
defparam \Mul|Add30|Carry~5 .lut_mask = 64'h0055005500550055;
defparam \Mul|Add30|Carry~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N21
cyclonev_lcell_comb \Mul|FPP3|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP10|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & (!\Registers_ALU[9]~input_o )) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[10]~input_o ))))) # 
// (\Registers_ALU[38]~input_o  & (((!\Registers_ALU[10]~input_o ) # (\Registers_ALU[37]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & (((\Registers_ALU[10]~input_o  & \Registers_ALU[37]~input_o )))) # 
// (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & ((\Registers_ALU[10]~input_o ))) # (\Registers_ALU[37]~input_o  & (\Registers_ALU[9]~input_o )))) ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(!\Registers_ALU[38]~input_o ),
	.datac(!\Registers_ALU[10]~input_o ),
	.datad(!\Registers_ALU[37]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP10|PartialProduct .lut_mask = 64'h031D031DB8F3B8F3;
defparam \Mul|FPP3|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y47_N54
cyclonev_lcell_comb \Mul|Add30|Carry~6 (
// Equation(s):
// \Mul|Add30|Carry~6_combout  = ( \Mul|FPP3|BPP7|PartialProduct~combout  & ( \Mul|Add30|Carry~4_combout  & ( (!\Mul|FPP2|BPP10|PartialProduct~combout  & (\Mul|FPP3|BPP8|PartialProduct~combout  & ((!\Mul|Add30|Carry [11]) # 
// (\Mul|FPP2|BPP9|PartialProduct~combout )))) # (\Mul|FPP2|BPP10|PartialProduct~combout  & (((!\Mul|Add30|Carry [11]) # (\Mul|FPP3|BPP8|PartialProduct~combout )) # (\Mul|FPP2|BPP9|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP3|BPP7|PartialProduct~combout  
// & ( \Mul|Add30|Carry~4_combout  & ( (!\Mul|FPP2|BPP10|PartialProduct~combout  & (\Mul|FPP2|BPP9|PartialProduct~combout  & (\Mul|FPP3|BPP8|PartialProduct~combout  & !\Mul|Add30|Carry [11]))) # (\Mul|FPP2|BPP10|PartialProduct~combout  & 
// (((\Mul|FPP2|BPP9|PartialProduct~combout  & !\Mul|Add30|Carry [11])) # (\Mul|FPP3|BPP8|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|FPP2|BPP9|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP10|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP8|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [11]),
	.datae(!\Mul|FPP3|BPP7|PartialProduct~combout ),
	.dataf(!\Mul|Add30|Carry~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~6 .extended_lut = "off";
defparam \Mul|Add30|Carry~6 .lut_mask = 64'h0000000017033F17;
defparam \Mul|Add30|Carry~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N48
cyclonev_lcell_comb \Mul|Add30|Result[14] (
// Equation(s):
// \Mul|Add30|Result [14] = ( \Mul|Add30|Carry~6_combout  & ( !\Mul|FPP2|BPP12|PartialProduct~combout  $ (\Mul|FPP3|BPP10|PartialProduct~combout ) ) ) # ( !\Mul|Add30|Carry~6_combout  & ( !\Mul|FPP2|BPP12|PartialProduct~combout  $ 
// (!\Mul|Add30|Carry~5_combout  $ (\Mul|FPP3|BPP10|PartialProduct~combout )) ) )

	.dataa(gnd),
	.datab(!\Mul|FPP2|BPP12|PartialProduct~combout ),
	.datac(!\Mul|Add30|Carry~5_combout ),
	.datad(!\Mul|FPP3|BPP10|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add30|Carry~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[14] .extended_lut = "off";
defparam \Mul|Add30|Result[14] .lut_mask = 64'h3CC33CC3CC33CC33;
defparam \Mul|Add30|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y46_N42
cyclonev_lcell_comb \Mul|Add32B|Carry[16] (
// Equation(s):
// \Mul|Add32B|Carry [16] = ( \Mul|Add30|Result [12] & ( \Mul|Add32B|Carry~5_combout  & ( (!\Mul|Add30|Result [13] & !\Mul|Add32A|Result [15]) ) ) ) # ( !\Mul|Add30|Result [12] & ( \Mul|Add32B|Carry~5_combout  & ( (!\Mul|Add32A|Result [14] & 
// ((!\Mul|Add30|Result [13]) # (!\Mul|Add32A|Result [15]))) # (\Mul|Add32A|Result [14] & (!\Mul|Add30|Result [13] & !\Mul|Add32A|Result [15])) ) ) ) # ( \Mul|Add30|Result [12] & ( !\Mul|Add32B|Carry~5_combout  & ( (!\Mul|Add30|Result [13] & 
// ((!\Mul|Add32A|Result [15]) # ((!\Mul|Add32B|Carry~6_combout  & !\Mul|Add32A|Result [14])))) # (\Mul|Add30|Result [13] & (!\Mul|Add32B|Carry~6_combout  & (!\Mul|Add32A|Result [14] & !\Mul|Add32A|Result [15]))) ) ) ) # ( !\Mul|Add30|Result [12] & ( 
// !\Mul|Add32B|Carry~5_combout  & ( (!\Mul|Add30|Result [13] & ((!\Mul|Add32B|Carry~6_combout ) # ((!\Mul|Add32A|Result [14]) # (!\Mul|Add32A|Result [15])))) # (\Mul|Add30|Result [13] & (!\Mul|Add32A|Result [15] & ((!\Mul|Add32B|Carry~6_combout ) # 
// (!\Mul|Add32A|Result [14])))) ) ) )

	.dataa(!\Mul|Add32B|Carry~6_combout ),
	.datab(!\Mul|Add32A|Result [14]),
	.datac(!\Mul|Add30|Result [13]),
	.datad(!\Mul|Add32A|Result [15]),
	.datae(!\Mul|Add30|Result [12]),
	.dataf(!\Mul|Add32B|Carry~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[16] .extended_lut = "off";
defparam \Mul|Add32B|Carry[16] .lut_mask = 64'hFEE0F880FCC0F000;
defparam \Mul|Add32B|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N18
cyclonev_lcell_comb \Mul|FPP1|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP14|PartialProduct~combout  = ( \Registers_ALU[13]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o  & (!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[14]~input_o )))) # (\Registers_ALU[33]~input_o  & 
// ((!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[14]~input_o )) # (\Registers_ALU[34]~input_o ))) ) ) # ( !\Registers_ALU[13]~input_o  & ( !\Registers_ALU[35]~input_o  $ (((!\Registers_ALU[14]~input_o ) # (!\Registers_ALU[33]~input_o  $ 
// (\Registers_ALU[34]~input_o )))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(!\Registers_ALU[34]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP14|PartialProduct .lut_mask = 64'h56595659127B127B;
defparam \Mul|FPP1|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N0
cyclonev_lcell_comb \Mul|Add32A|Carry~10 (
// Equation(s):
// \Mul|Add32A|Carry~10_combout  = ( \Registers_ALU[32]~input_o  & ( !\Mul|FPP1|BPP14|PartialProduct~combout  $ (!\Registers_ALU[16]~input_o  $ (\Registers_ALU[33]~input_o )) ) ) # ( !\Registers_ALU[32]~input_o  & ( !\Mul|FPP1|BPP14|PartialProduct~combout  $ 
// (((!\Registers_ALU[33]~input_o ) # (\Registers_ALU[15]~input_o ))) ) )

	.dataa(!\Mul|FPP1|BPP14|PartialProduct~combout ),
	.datab(!\Registers_ALU[16]~input_o ),
	.datac(!\Registers_ALU[15]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~10 .extended_lut = "off";
defparam \Mul|Add32A|Carry~10 .lut_mask = 64'h55A555A566996699;
defparam \Mul|Add32A|Carry~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N30
cyclonev_lcell_comb \Mul|Add32A|Result[16] (
// Equation(s):
// \Mul|Add32A|Result [16] = ( \Mul|Add32A|Carry [14] & ( \Mul|FPP1|BPP13|PartialProduct~combout  & ( !\Mul|Add32A|Carry~10_combout  $ (((!\Mul|FPP0|BPP15|PartialProduct~0_combout  & ((!\Mul|FPP0|BPP14|PartialProduct~0_combout ) # 
// (!\Mul|FPP1|BPP12|PartialProduct~combout ))))) ) ) ) # ( !\Mul|Add32A|Carry [14] & ( \Mul|FPP1|BPP13|PartialProduct~combout  & ( !\Mul|Add32A|Carry~10_combout  $ (((!\Mul|FPP0|BPP14|PartialProduct~0_combout  & (!\Mul|FPP0|BPP15|PartialProduct~0_combout  & 
// !\Mul|FPP1|BPP12|PartialProduct~combout )))) ) ) ) # ( \Mul|Add32A|Carry [14] & ( !\Mul|FPP1|BPP13|PartialProduct~combout  & ( !\Mul|Add32A|Carry~10_combout  $ (((!\Mul|FPP0|BPP14|PartialProduct~0_combout ) # ((!\Mul|FPP0|BPP15|PartialProduct~0_combout ) 
// # (!\Mul|FPP1|BPP12|PartialProduct~combout )))) ) ) ) # ( !\Mul|Add32A|Carry [14] & ( !\Mul|FPP1|BPP13|PartialProduct~combout  & ( !\Mul|Add32A|Carry~10_combout  $ (((!\Mul|FPP0|BPP15|PartialProduct~0_combout ) # 
// ((!\Mul|FPP0|BPP14|PartialProduct~0_combout  & !\Mul|FPP1|BPP12|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~10_combout ),
	.datab(!\Mul|FPP0|BPP14|PartialProduct~0_combout ),
	.datac(!\Mul|FPP0|BPP15|PartialProduct~0_combout ),
	.datad(!\Mul|FPP1|BPP12|PartialProduct~combout ),
	.datae(!\Mul|Add32A|Carry [14]),
	.dataf(!\Mul|FPP1|BPP13|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[16] .extended_lut = "off";
defparam \Mul|Add32A|Result[16] .lut_mask = 64'h565A55566AAA5A6A;
defparam \Mul|Add32A|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N51
cyclonev_lcell_comb \Mul|Add32B|Result[16] (
// Equation(s):
// \Mul|Add32B|Result [16] = ( \Mul|Add32B|Carry [16] & ( \Mul|Add32A|Result [16] & ( !\Mul|Add30|Result [14] ) ) ) # ( !\Mul|Add32B|Carry [16] & ( \Mul|Add32A|Result [16] & ( \Mul|Add30|Result [14] ) ) ) # ( \Mul|Add32B|Carry [16] & ( !\Mul|Add32A|Result 
// [16] & ( \Mul|Add30|Result [14] ) ) ) # ( !\Mul|Add32B|Carry [16] & ( !\Mul|Add32A|Result [16] & ( !\Mul|Add30|Result [14] ) ) )

	.dataa(!\Mul|Add30|Result [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mul|Add32B|Carry [16]),
	.dataf(!\Mul|Add32A|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[16] .extended_lut = "off";
defparam \Mul|Add32B|Result[16] .lut_mask = 64'hAAAA55555555AAAA;
defparam \Mul|Add32B|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N15
cyclonev_lcell_comb \Mul|Add32D|Result[16] (
// Equation(s):
// \Mul|Add32D|Result [16] = ( \Mul|Add32B|Result [16] & ( !\Mul|Add26B|Result [10] $ (!\Mul|Add32D|Carry~1_combout  $ (!\Mul|Add32C|Carry [16] $ (\Mul|FPP8|BPP0|PartialProduct~0_combout ))) ) ) # ( !\Mul|Add32B|Result [16] & ( !\Mul|Add26B|Result [10] $ 
// (!\Mul|Add32D|Carry~1_combout  $ (!\Mul|Add32C|Carry [16] $ (!\Mul|FPP8|BPP0|PartialProduct~0_combout ))) ) )

	.dataa(!\Mul|Add26B|Result [10]),
	.datab(!\Mul|Add32D|Carry~1_combout ),
	.datac(!\Mul|Add32C|Carry [16]),
	.datad(!\Mul|FPP8|BPP0|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[16] .extended_lut = "off";
defparam \Mul|Add32D|Result[16] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add32D|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N27
cyclonev_lcell_comb \LS|D16~feeder (
// Equation(s):
// \LS|D16~feeder_combout  = ( LSRDataIn[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D16~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D16~feeder .extended_lut = "off";
defparam \LS|D16~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D16~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y46_N29
dffeas \LS|D16 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D16~feeder_combout ),
	.asdata(\LS|D15~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D16 .is_wysiwyg = "true";
defparam \LS|D16 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y115_N18
cyclonev_io_ibuf \PC_ALU[16]~input (
	.i(PC_ALU[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[16]~input_o ));
// synopsys translate_off
defparam \PC_ALU[16]~input .bus_hold = "false";
defparam \PC_ALU[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N12
cyclonev_lcell_comb \AdderInputA[16]~18 (
// Equation(s):
// \AdderInputA[16]~18_combout  = ( AddrASelector[1] & ( \PC_ALU[16]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[16]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[16]~input_o ),
	.datad(!\PC_ALU[16]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[16]~18 .extended_lut = "off";
defparam \AdderInputA[16]~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \AdderInputA[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N3
cyclonev_lcell_comb \AdderInputA[16] (
// Equation(s):
// AdderInputA[16] = ( \AdderInputA[16]~18_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[16]) ) ) # ( !\AdderInputA[16]~18_combout  & ( (AdderInputA[16] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(!AdderInputA[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[16]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[16] .extended_lut = "off";
defparam \AdderInputA[16] .lut_mask = 64'h5500550055FF55FF;
defparam \AdderInputA[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N18
cyclonev_lcell_comb \AdderInputB[16]~56 (
// Equation(s):
// \AdderInputB[16]~56_combout  = ( \IR_ALU[21]~input_o  & ( (!\AdderInputB[18]~41_combout  & (((\AdderInputB[18]~12_combout ) # (\IR_ALU[9]~input_o )))) # (\AdderInputB[18]~41_combout  & (\IR_ALU[10]~input_o  & ((\AdderInputB[18]~12_combout )))) ) ) # ( 
// !\IR_ALU[21]~input_o  & ( (!\AdderInputB[18]~41_combout  & (((\IR_ALU[9]~input_o  & !\AdderInputB[18]~12_combout )))) # (\AdderInputB[18]~41_combout  & (\IR_ALU[10]~input_o  & ((\AdderInputB[18]~12_combout )))) ) )

	.dataa(!\IR_ALU[10]~input_o ),
	.datab(!\AdderInputB[18]~41_combout ),
	.datac(!\IR_ALU[9]~input_o ),
	.datad(!\AdderInputB[18]~12_combout ),
	.datae(gnd),
	.dataf(!\IR_ALU[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[16]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[16]~56 .extended_lut = "off";
defparam \AdderInputB[16]~56 .lut_mask = 64'h0C110C110CDD0CDD;
defparam \AdderInputB[16]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N51
cyclonev_lcell_comb \AdderInputB[16]~57 (
// Equation(s):
// \AdderInputB[16]~57_combout  = ( !\AdderInputB[12]~44_combout  & ( (!\AdderInputB[12]~40_combout  & ((!\AdderInputB[12]~43_combout ) # ((!\AdderInputB[16]~56_combout )))) # (\AdderInputB[12]~40_combout  & (\Registers_ALU[48]~input_o  & 
// ((!\AdderInputB[12]~43_combout ) # (!\AdderInputB[16]~56_combout )))) ) )

	.dataa(!\AdderInputB[12]~40_combout ),
	.datab(!\AdderInputB[12]~43_combout ),
	.datac(!\Registers_ALU[48]~input_o ),
	.datad(!\AdderInputB[16]~56_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[16]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[16]~57 .extended_lut = "off";
defparam \AdderInputB[16]~57 .lut_mask = 64'hAF8CAF8C00000000;
defparam \AdderInputB[16]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N18
cyclonev_lcell_comb \AdderInputB[16]~58 (
// Equation(s):
// \AdderInputB[16]~58_combout  = ( \AdderInputB[16]~57_combout  & ( (!\Control_ALU[21]~input_o  & (((\Control_ALU[14]~input_o  & !\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (\Registers_ALU[48]~input_o )) ) ) # ( !\AdderInputB[16]~57_combout  & 
// ( (!\Control_ALU[21]~input_o  & (((!\Control_ALU[14]~input_o ) # (!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (\Registers_ALU[48]~input_o )) ) )

	.dataa(!\Registers_ALU[48]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Control_ALU[14]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[16]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[16]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[16]~58 .extended_lut = "off";
defparam \AdderInputB[16]~58 .lut_mask = 64'hDDD1DDD11D111D11;
defparam \AdderInputB[16]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N21
cyclonev_lcell_comb \AdderInputB[16] (
// Equation(s):
// AdderInputB[16] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[16]~58_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[16]~58_combout ),
	.datad(!AdderInputB[16]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[16] .extended_lut = "off";
defparam \AdderInputB[16] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N51
cyclonev_lcell_comb \CRAA32|Result[16] (
// Equation(s):
// \CRAA32|Result [16] = ( \CRAA32|Carry [15] & ( !AdderInputA[16] $ (!AdderInputB[16] $ (((AdderInputA[15] & AdderInputB[15])))) ) ) # ( !\CRAA32|Carry [15] & ( !AdderInputA[16] $ (!AdderInputB[16] $ (((AdderInputB[15]) # (AdderInputA[15])))) ) )

	.dataa(!AdderInputA[15]),
	.datab(!AdderInputA[16]),
	.datac(!AdderInputB[16]),
	.datad(!AdderInputB[15]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[16] .extended_lut = "off";
defparam \CRAA32|Result[16] .lut_mask = 64'h69C369C33C693C69;
defparam \CRAA32|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N18
cyclonev_lcell_comb \InputANDB[16]~17 (
// Equation(s):
// \InputANDB[16]~17_combout  = ( \Control_ALU[30]~input_o  & ( \IR_ALU[24]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( !\Control_ALU[30]~input_o  & ( \IR_ALU[24]~input_o  & ( (\Registers_ALU[48]~input_o ) # (AndBselector[1]) ) ) ) # ( 
// \Control_ALU[30]~input_o  & ( !\IR_ALU[24]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( !\Control_ALU[30]~input_o  & ( !\IR_ALU[24]~input_o  & ( (!AndBselector[1] & \Registers_ALU[48]~input_o ) ) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\Registers_ALU[48]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[30]~input_o ),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[16]~17 .extended_lut = "off";
defparam \InputANDB[16]~17 .lut_mask = 64'h0C0C55553F3F5555;
defparam \InputANDB[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N51
cyclonev_lcell_comb \InputANDB[16] (
// Equation(s):
// InputANDB[16] = ( InputANDB[16] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[16]~17_combout ) ) ) # ( !InputANDB[16] & ( (\InputANDB[16]~17_combout  & \InputANDB[0]~1_combout ) ) )

	.dataa(!\InputANDB[16]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(!InputANDB[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[16] .extended_lut = "off";
defparam \InputANDB[16] .lut_mask = 64'h00550055FF55FF55;
defparam \InputANDB[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N57
cyclonev_lcell_comb \InputXORB[16]~16 (
// Equation(s):
// \InputXORB[16]~16_combout  = ( \Registers_ALU[48]~input_o  & ( (\IR_ALU[24]~input_o ) # (\Control_ALU[24]~input_o ) ) ) # ( !\Registers_ALU[48]~input_o  & ( (!\Control_ALU[24]~input_o  & \IR_ALU[24]~input_o ) ) )

	.dataa(!\Control_ALU[24]~input_o ),
	.datab(gnd),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[16]~16 .extended_lut = "off";
defparam \InputXORB[16]~16 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \InputXORB[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N3
cyclonev_lcell_comb \InputXORB[16] (
// Equation(s):
// InputXORB[16] = ( ALURegSelector[1] & ( \InputXORB[16]~16_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[16]~16_combout ),
	.datad(!InputXORB[16]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[16] .extended_lut = "off";
defparam \InputXORB[16] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputXORB[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N30
cyclonev_lcell_comb \InputORB[16]~17 (
// Equation(s):
// \InputORB[16]~17_combout  = ( \Registers_ALU[48]~input_o  & ( (!\Control_ALU[29]~input_o  & (((!OrBselector[1]) # (\IR_ALU[24]~input_o )))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !\Registers_ALU[48]~input_o  & ( 
// (!\Control_ALU[29]~input_o  & (((\IR_ALU[24]~input_o  & OrBselector[1])))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\Control_ALU[29]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!OrBselector[1]),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[16]~17 .extended_lut = "off";
defparam \InputORB[16]~17 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \InputORB[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N48
cyclonev_lcell_comb \InputORB[16] (
// Equation(s):
// InputORB[16] = ( \InputORB[16]~17_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[16]) ) ) # ( !\InputORB[16]~17_combout  & ( (InputORB[16] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[16]),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[16] .extended_lut = "off";
defparam \InputORB[16] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InputORB[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N42
cyclonev_lcell_comb \ALU_Registers[16]~125 (
// Equation(s):
// \ALU_Registers[16]~125_combout  = ( !\Registers_ALU[16]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[16] & (\ALU_Registers[31]~0_combout ))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [16])) # 
// (\ALU_Registers[31]~0_combout  & ((InputXORB[16])))))) ) ) # ( \Registers_ALU[16]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[16])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  
// & (\CRAA32|Result [16])) # (\ALU_Registers[31]~0_combout  & ((!InputXORB[16])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\CRAA32|Result [16]),
	.datac(!InputANDB[16]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[16]~input_o ),
	.dataf(!InputXORB[16]),
	.datag(!InputORB[16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[16]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[16]~125 .extended_lut = "on";
defparam \ALU_Registers[16]~125 .lut_mask = 64'h110A1BFF115F1BAA;
defparam \ALU_Registers[16]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N36
cyclonev_lcell_comb \ALU_Registers[16]~121 (
// Equation(s):
// \ALU_Registers[16]~121_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[16]~125_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [16]))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D16~q ) # (\LSR|D16~q ))) # (\ASR|D16~q ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [16])))) ) )

	.dataa(!\ASR|D16~q ),
	.datab(!\Mul|Add32D|Result [16]),
	.datac(!\LSR|D16~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D16~q ),
	.datag(!\ALU_Registers[16]~125_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[16]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[16]~121 .extended_lut = "on";
defparam \ALU_Registers[16]~121 .lut_mask = 64'h0F335F330F33FF33;
defparam \ALU_Registers[16]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N0
cyclonev_lcell_comb \ALU_Registers[16]$latch (
// Equation(s):
// \ALU_Registers[16]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[16]~121_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[16]$latch~combout  ) )

	.dataa(!\ALU_Registers[16]~121_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_Registers[16]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[16]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[16]$latch .extended_lut = "off";
defparam \ALU_Registers[16]$latch .lut_mask = 64'h00FF00FF55555555;
defparam \ALU_Registers[16]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y31_N38
cyclonev_io_ibuf \Registers_ALU[49]~input (
	.i(Registers_ALU[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[49]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[49]~input .bus_hold = "false";
defparam \Registers_ALU[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N24
cyclonev_lcell_comb \InputANDB[17]~18 (
// Equation(s):
// \InputANDB[17]~18_combout  = ( \Registers_ALU[49]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!AndBselector[1]) # ((\IR_ALU[24]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\Registers_ALU[49]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (AndBselector[1] & ((\IR_ALU[24]~input_o )))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[17]~18 .extended_lut = "off";
defparam \InputANDB[17]~18 .lut_mask = 64'h052705278DAF8DAF;
defparam \InputANDB[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N6
cyclonev_lcell_comb \InputANDB[17] (
// Equation(s):
// InputANDB[17] = ( InputANDB[17] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[17]~18_combout ) ) ) # ( !InputANDB[17] & ( (\InputANDB[17]~18_combout  & \InputANDB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[17]~18_combout ),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(!InputANDB[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[17] .extended_lut = "off";
defparam \InputANDB[17] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputANDB[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N21
cyclonev_lcell_comb \AdderInputB[17]~59 (
// Equation(s):
// \AdderInputB[17]~59_combout  = ( \IR_ALU[11]~input_o  & ( (!\AdderInputB[18]~41_combout  & ((!\AdderInputB[18]~12_combout  & (\IR_ALU[10]~input_o )) # (\AdderInputB[18]~12_combout  & ((\IR_ALU[22]~input_o ))))) # (\AdderInputB[18]~41_combout  & 
// (((\AdderInputB[18]~12_combout )))) ) ) # ( !\IR_ALU[11]~input_o  & ( (!\AdderInputB[18]~41_combout  & ((!\AdderInputB[18]~12_combout  & (\IR_ALU[10]~input_o )) # (\AdderInputB[18]~12_combout  & ((\IR_ALU[22]~input_o ))))) ) )

	.dataa(!\IR_ALU[10]~input_o ),
	.datab(!\AdderInputB[18]~41_combout ),
	.datac(!\IR_ALU[22]~input_o ),
	.datad(!\AdderInputB[18]~12_combout ),
	.datae(gnd),
	.dataf(!\IR_ALU[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[17]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[17]~59 .extended_lut = "off";
defparam \AdderInputB[17]~59 .lut_mask = 64'h440C440C443F443F;
defparam \AdderInputB[17]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N54
cyclonev_lcell_comb \AdderInputB[17]~60 (
// Equation(s):
// \AdderInputB[17]~60_combout  = ( \AdderInputB[12]~40_combout  & ( (!\AdderInputB[12]~44_combout  & (\Registers_ALU[49]~input_o  & ((!\AdderInputB[17]~59_combout ) # (!\AdderInputB[12]~43_combout )))) ) ) # ( !\AdderInputB[12]~40_combout  & ( 
// (!\AdderInputB[12]~44_combout  & ((!\AdderInputB[17]~59_combout ) # (!\AdderInputB[12]~43_combout ))) ) )

	.dataa(!\AdderInputB[17]~59_combout ),
	.datab(!\AdderInputB[12]~44_combout ),
	.datac(!\AdderInputB[12]~43_combout ),
	.datad(!\Registers_ALU[49]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[17]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[17]~60 .extended_lut = "off";
defparam \AdderInputB[17]~60 .lut_mask = 64'hC8C8C8C800C800C8;
defparam \AdderInputB[17]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N45
cyclonev_lcell_comb \AdderInputB[17]~61 (
// Equation(s):
// \AdderInputB[17]~61_combout  = ( \AdderInputB[17]~60_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o ))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[49]~input_o )))) ) ) # ( !\AdderInputB[17]~60_combout  
// & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[49]~input_o )))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Registers_ALU[49]~input_o ),
	.datad(!\Control_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[17]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[17]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[17]~61 .extended_lut = "off";
defparam \AdderInputB[17]~61 .lut_mask = 64'hEE0FEE0F440F440F;
defparam \AdderInputB[17]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N57
cyclonev_lcell_comb \AdderInputB[17] (
// Equation(s):
// AdderInputB[17] = ( \AdderInputB[17]~61_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[17]) ) ) # ( !\AdderInputB[17]~61_combout  & ( (AdderInputB[17] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[17]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[17]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[17] .extended_lut = "off";
defparam \AdderInputB[17] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y47_N6
cyclonev_lcell_comb \CRAA32|Carry[17] (
// Equation(s):
// \CRAA32|Carry [17] = ( AdderInputB[15] & ( \CRAA32|Carry~5_combout  & ( (!AdderInputA[16] & !AdderInputB[16]) ) ) ) # ( !AdderInputB[15] & ( \CRAA32|Carry~5_combout  & ( (!AdderInputA[16] & ((!AdderInputA[15]) # (!AdderInputB[16]))) # (AdderInputA[16] & 
// (!AdderInputA[15] & !AdderInputB[16])) ) ) ) # ( AdderInputB[15] & ( !\CRAA32|Carry~5_combout  & ( (!AdderInputA[16] & ((!AdderInputB[16]) # ((!AdderInputA[15] & !\CRAA32|Carry~4_combout )))) # (AdderInputA[16] & (!AdderInputA[15] & (!AdderInputB[16] & 
// !\CRAA32|Carry~4_combout ))) ) ) ) # ( !AdderInputB[15] & ( !\CRAA32|Carry~5_combout  & ( (!AdderInputA[16] & ((!AdderInputA[15]) # ((!AdderInputB[16]) # (!\CRAA32|Carry~4_combout )))) # (AdderInputA[16] & (!AdderInputB[16] & ((!AdderInputA[15]) # 
// (!\CRAA32|Carry~4_combout )))) ) ) )

	.dataa(!AdderInputA[16]),
	.datab(!AdderInputA[15]),
	.datac(!AdderInputB[16]),
	.datad(!\CRAA32|Carry~4_combout ),
	.datae(!AdderInputB[15]),
	.dataf(!\CRAA32|Carry~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[17] .extended_lut = "off";
defparam \CRAA32|Carry[17] .lut_mask = 64'hFAE8E8A0E8E8A0A0;
defparam \CRAA32|Carry[17] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N52
cyclonev_io_ibuf \PC_ALU[17]~input (
	.i(PC_ALU[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[17]~input_o ));
// synopsys translate_off
defparam \PC_ALU[17]~input .bus_hold = "false";
defparam \PC_ALU[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N42
cyclonev_lcell_comb \AdderInputA[17]~19 (
// Equation(s):
// \AdderInputA[17]~19_combout  = ( AddrASelector[1] & ( \PC_ALU[17]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[17]~input_o  ) )

	.dataa(!\PC_ALU[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[17]~19 .extended_lut = "off";
defparam \AdderInputA[17]~19 .lut_mask = 64'h00FF00FF55555555;
defparam \AdderInputA[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N9
cyclonev_lcell_comb \AdderInputA[17] (
// Equation(s):
// AdderInputA[17] = ( \AdderInputA[17]~19_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[17]) ) ) # ( !\AdderInputA[17]~19_combout  & ( (AdderInputA[17] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[17]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[17]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[17] .extended_lut = "off";
defparam \AdderInputA[17] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N57
cyclonev_lcell_comb \CRAA32|Result[17] (
// Equation(s):
// \CRAA32|Result [17] = ( AdderInputA[17] & ( !AdderInputB[17] $ (!\CRAA32|Carry [17]) ) ) # ( !AdderInputA[17] & ( !AdderInputB[17] $ (\CRAA32|Carry [17]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[17]),
	.datad(!\CRAA32|Carry [17]),
	.datae(gnd),
	.dataf(!AdderInputA[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[17] .extended_lut = "off";
defparam \CRAA32|Result[17] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \CRAA32|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N33
cyclonev_lcell_comb \InputXORB[17]~17 (
// Equation(s):
// \InputXORB[17]~17_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[49]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(gnd),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[17]~17 .extended_lut = "off";
defparam \InputXORB[17]~17 .lut_mask = 64'h0F0F0F0F55555555;
defparam \InputXORB[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N54
cyclonev_lcell_comb \InputXORB[17] (
// Equation(s):
// InputXORB[17] = ( ALURegSelector[1] & ( \InputXORB[17]~17_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[17]~17_combout ),
	.datad(!InputXORB[17]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[17] .extended_lut = "off";
defparam \InputXORB[17] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputXORB[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N3
cyclonev_lcell_comb \InputORB[17]~18 (
// Equation(s):
// \InputORB[17]~18_combout  = ( \IR_ALU[12]~input_o  & ( OrBselector[1] & ( (\Control_ALU[29]~input_o ) # (\IR_ALU[24]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( OrBselector[1] & ( (\IR_ALU[24]~input_o  & !\Control_ALU[29]~input_o ) ) ) ) # ( 
// \IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (\Control_ALU[29]~input_o ) # (\Registers_ALU[49]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (\Registers_ALU[49]~input_o  & !\Control_ALU[29]~input_o ) ) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(gnd),
	.datae(!\IR_ALU[12]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[17]~18 .extended_lut = "off";
defparam \InputORB[17]~18 .lut_mask = 64'h50505F5F30303F3F;
defparam \InputORB[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N12
cyclonev_lcell_comb \InputORB[17] (
// Equation(s):
// InputORB[17] = ( \InputORB[0]~1_combout  & ( \InputORB[17]~18_combout  ) ) # ( !\InputORB[0]~1_combout  & ( \InputORB[17]~18_combout  & ( InputORB[17] ) ) ) # ( !\InputORB[0]~1_combout  & ( !\InputORB[17]~18_combout  & ( InputORB[17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputORB[17]),
	.datae(!\InputORB[0]~1_combout ),
	.dataf(!\InputORB[17]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[17] .extended_lut = "off";
defparam \InputORB[17] .lut_mask = 64'h00FF000000FFFFFF;
defparam \InputORB[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N24
cyclonev_lcell_comb \ALU_Registers[17]~117 (
// Equation(s):
// \ALU_Registers[17]~117_combout  = ( !\Registers_ALU[17]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (\ALU_Registers[31]~0_combout  & (InputORB[17]))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [17])))) # 
// (\ALU_Registers[31]~0_combout  & (((InputXORB[17])))))) ) ) # ( \Registers_ALU[17]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputANDB[17])) # (\ALU_Registers[31]~0_combout ))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & 
// (((\CRAA32|Result [17])))) # (\ALU_Registers[31]~0_combout  & (((!InputXORB[17])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[17]),
	.datad(!\CRAA32|Result [17]),
	.datae(!\Registers_ALU[17]~input_o ),
	.dataf(!InputXORB[17]),
	.datag(!InputORB[17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[17]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[17]~117 .extended_lut = "on";
defparam \ALU_Registers[17]~117 .lut_mask = 64'h02463B7F13572A6E;
defparam \ALU_Registers[17]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N30
cyclonev_lcell_comb \Mul|Add18A|Result[3] (
// Equation(s):
// \Mul|Add18A|Result [3] = ( \Registers_ALU[47]~input_o  & ( (!\Registers_ALU[48]~input_o  & (!\Registers_ALU[1]~input_o  $ (((!\Registers_ALU[49]~input_o ) # (!\Registers_ALU[0]~input_o ))))) # (\Registers_ALU[48]~input_o  & (!\Registers_ALU[49]~input_o  & 
// ((\Registers_ALU[0]~input_o )))) ) ) # ( !\Registers_ALU[47]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[1]~input_o  & (\Registers_ALU[48]~input_o ))) # (\Registers_ALU[49]~input_o  & (!\Registers_ALU[0]~input_o  $ 
// (((!\Registers_ALU[1]~input_o ) # (!\Registers_ALU[48]~input_o ))))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[48]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[3] .extended_lut = "off";
defparam \Mul|Add18A|Result[3] .lut_mask = 64'h03560356306A306A;
defparam \Mul|Add18A|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y46_N57
cyclonev_lcell_comb \Mul|Add26A|Carry[11] (
// Equation(s):
// \Mul|Add26A|Carry [11] = ( \Mul|FPP5|BPP6|PartialProduct~combout  & ( ((!\Mul|Add26A|Carry [9] & (\Mul|FPP5|BPP5|PartialProduct~combout  & \Mul|FPP4|BPP7|PartialProduct~combout )) # (\Mul|Add26A|Carry [9] & ((\Mul|FPP4|BPP7|PartialProduct~combout ) # 
// (\Mul|FPP5|BPP5|PartialProduct~combout )))) # (\Mul|FPP4|BPP8|PartialProduct~combout ) ) ) # ( !\Mul|FPP5|BPP6|PartialProduct~combout  & ( (\Mul|FPP4|BPP8|PartialProduct~combout  & ((!\Mul|Add26A|Carry [9] & (\Mul|FPP5|BPP5|PartialProduct~combout  & 
// \Mul|FPP4|BPP7|PartialProduct~combout )) # (\Mul|Add26A|Carry [9] & ((\Mul|FPP4|BPP7|PartialProduct~combout ) # (\Mul|FPP5|BPP5|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add26A|Carry [9]),
	.datab(!\Mul|FPP5|BPP5|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP8|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP7|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP5|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[11] .extended_lut = "off";
defparam \Mul|Add26A|Carry[11] .lut_mask = 64'h010701071F7F1F7F;
defparam \Mul|Add26A|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y47_N12
cyclonev_lcell_comb \Mul|FPP5|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP7|PartialProduct~combout  = ( \Registers_ALU[6]~input_o  & ( \Registers_ALU[41]~input_o  & ( (!\Registers_ALU[43]~input_o  $ (!\Registers_ALU[7]~input_o )) # (\Registers_ALU[42]~input_o ) ) ) ) # ( !\Registers_ALU[6]~input_o  & ( 
// \Registers_ALU[41]~input_o  & ( !\Registers_ALU[43]~input_o  $ (((!\Registers_ALU[7]~input_o ) # (\Registers_ALU[42]~input_o ))) ) ) ) # ( \Registers_ALU[6]~input_o  & ( !\Registers_ALU[41]~input_o  & ( (\Registers_ALU[42]~input_o  & 
// (!\Registers_ALU[43]~input_o  $ (!\Registers_ALU[7]~input_o ))) ) ) ) # ( !\Registers_ALU[6]~input_o  & ( !\Registers_ALU[41]~input_o  & ( !\Registers_ALU[43]~input_o  $ (((!\Registers_ALU[7]~input_o ) # (!\Registers_ALU[42]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[43]~input_o ),
	.datab(!\Registers_ALU[7]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[6]~input_o ),
	.dataf(!\Registers_ALU[41]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP7|PartialProduct .lut_mask = 64'h5656060665656F6F;
defparam \Mul|FPP5|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y47_N30
cyclonev_lcell_comb \Mul|FPP4|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP9|PartialProduct~combout  = ( \Registers_ALU[40]~input_o  & ( (!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[9]~input_o )))) # (\Registers_ALU[39]~input_o  & (((\Registers_ALU[41]~input_o )) # 
// (\Registers_ALU[8]~input_o ))) ) ) # ( !\Registers_ALU[40]~input_o  & ( (!\Registers_ALU[39]~input_o  & (!\Registers_ALU[8]~input_o  & (\Registers_ALU[41]~input_o ))) # (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[41]~input_o  $ 
// (!\Registers_ALU[9]~input_o )))) ) )

	.dataa(!\Registers_ALU[8]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP9|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP4|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y47_N33
cyclonev_lcell_comb \Mul|Add26A|Carry~2 (
// Equation(s):
// \Mul|Add26A|Carry~2_combout  = ( \Mul|FPP4|BPP9|PartialProduct~combout  & ( !\Mul|FPP5|BPP7|PartialProduct~combout  ) ) # ( !\Mul|FPP4|BPP9|PartialProduct~combout  & ( \Mul|FPP5|BPP7|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP5|BPP7|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP4|BPP9|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~2 .extended_lut = "off";
defparam \Mul|Add26A|Carry~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add26A|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N0
cyclonev_lcell_comb \Mul|Add26B|Carry[11] (
// Equation(s):
// \Mul|Add26B|Carry [11] = ( \Mul|Add22|Result [6] & ( (\Mul|Add26A|Result [10]) # (\Mul|Add26B|Carry [10]) ) ) # ( !\Mul|Add22|Result [6] & ( (\Mul|Add26B|Carry [10] & \Mul|Add26A|Result [10]) ) )

	.dataa(!\Mul|Add26B|Carry [10]),
	.datab(!\Mul|Add26A|Result [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add22|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[11] .extended_lut = "off";
defparam \Mul|Add26B|Carry[11] .lut_mask = 64'h1111111177777777;
defparam \Mul|Add26B|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N24
cyclonev_lcell_comb \Mul|FPP7|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP3|PartialProduct~combout  = ( \Registers_ALU[2]~input_o  & ( (!\Registers_ALU[45]~input_o  & (\Registers_ALU[46]~input_o  & (!\Registers_ALU[3]~input_o  $ (!\Registers_ALU[47]~input_o )))) # (\Registers_ALU[45]~input_o  & 
// ((!\Registers_ALU[3]~input_o  $ (!\Registers_ALU[47]~input_o )) # (\Registers_ALU[46]~input_o ))) ) ) # ( !\Registers_ALU[2]~input_o  & ( !\Registers_ALU[47]~input_o  $ (((!\Registers_ALU[3]~input_o ) # (!\Registers_ALU[45]~input_o  $ 
// (\Registers_ALU[46]~input_o )))) ) )

	.dataa(!\Registers_ALU[3]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[46]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP3|PartialProduct .lut_mask = 64'h14EB14EB172B172B;
defparam \Mul|FPP7|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N15
cyclonev_lcell_comb \Mul|FPP6|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP5|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & (!\Registers_ALU[5]~input_o  $ ((!\Registers_ALU[45]~input_o )))) # (\Registers_ALU[44]~input_o  & (((\Registers_ALU[4]~input_o ) # 
// (\Registers_ALU[45]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & (((\Registers_ALU[45]~input_o  & !\Registers_ALU[4]~input_o )))) # (\Registers_ALU[44]~input_o  & (!\Registers_ALU[5]~input_o  $ 
// ((!\Registers_ALU[45]~input_o )))) ) )

	.dataa(!\Registers_ALU[5]~input_o ),
	.datab(!\Registers_ALU[44]~input_o ),
	.datac(!\Registers_ALU[45]~input_o ),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP5|PartialProduct .lut_mask = 64'h1E121E124B7B4B7B;
defparam \Mul|FPP6|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N21
cyclonev_lcell_comb \Mul|Add22|Result[7] (
// Equation(s):
// \Mul|Add22|Result [7] = ( \Mul|FPP6|BPP5|PartialProduct~combout  & ( !\Mul|FPP7|BPP3|PartialProduct~combout  $ (((!\Mul|Add22|Carry [6] & (\Mul|FPP7|BPP2|PartialProduct~combout  & \Mul|FPP6|BPP4|PartialProduct~combout )) # (\Mul|Add22|Carry [6] & 
// ((\Mul|FPP6|BPP4|PartialProduct~combout ) # (\Mul|FPP7|BPP2|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP6|BPP5|PartialProduct~combout  & ( !\Mul|FPP7|BPP3|PartialProduct~combout  $ (((!\Mul|Add22|Carry [6] & ((!\Mul|FPP7|BPP2|PartialProduct~combout ) # 
// (!\Mul|FPP6|BPP4|PartialProduct~combout ))) # (\Mul|Add22|Carry [6] & (!\Mul|FPP7|BPP2|PartialProduct~combout  & !\Mul|FPP6|BPP4|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP7|BPP3|PartialProduct~combout ),
	.datab(!\Mul|Add22|Carry [6]),
	.datac(!\Mul|FPP7|BPP2|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP4|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP5|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[7] .extended_lut = "off";
defparam \Mul|Add22|Result[7] .lut_mask = 64'h566A566AA995A995;
defparam \Mul|Add22|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N6
cyclonev_lcell_comb \Mul|Add26B|Result[11] (
// Equation(s):
// \Mul|Add26B|Result [11] = ( \Mul|Add22|Result [7] & ( !\Mul|Add26A|Carry [11] $ (!\Mul|Add26A|Carry~2_combout  $ (!\Mul|Add26B|Carry [11])) ) ) # ( !\Mul|Add22|Result [7] & ( !\Mul|Add26A|Carry [11] $ (!\Mul|Add26A|Carry~2_combout  $ (\Mul|Add26B|Carry 
// [11])) ) )

	.dataa(!\Mul|Add26A|Carry [11]),
	.datab(!\Mul|Add26A|Carry~2_combout ),
	.datac(!\Mul|Add26B|Carry [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add22|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[11] .extended_lut = "off";
defparam \Mul|Add26B|Result[11] .lut_mask = 64'h6969696996969696;
defparam \Mul|Add26B|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N57
cyclonev_lcell_comb \Mul|FPP1|BPP15|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP15|PartialProduct~combout  = ( \Registers_ALU[15]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o )) # (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o ) # 
// (\Registers_ALU[14]~input_o ))))) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[33]~input_o  & (!\Registers_ALU[34]~input_o  & !\Registers_ALU[14]~input_o )) # (\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o )))) ) ) # ( 
// !\Registers_ALU[15]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o  & \Registers_ALU[14]~input_o ))) # (\Registers_ALU[35]~input_o  & (((!\Registers_ALU[14]~input_o ) # (\Registers_ALU[34]~input_o 
// )) # (\Registers_ALU[33]~input_o ))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[34]~input_o ),
	.datad(!\Registers_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP15|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP15|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP15|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP1|BPP15|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N54
cyclonev_lcell_comb \Mul|FPP0|BPP17|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP17|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[17]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[16]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[17]~input_o ),
	.datad(!\Registers_ALU[16]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP17|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP17|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP17|PartialProduct~0 .lut_mask = 64'h330033003C3C3C3C;
defparam \Mul|FPP0|BPP17|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N12
cyclonev_lcell_comb \Mul|Add32A|Carry~12 (
// Equation(s):
// \Mul|Add32A|Carry~12_combout  = ( \Mul|Add32A|Carry [14] & ( \Mul|FPP1|BPP13|PartialProduct~combout  & ( (\Mul|Add32A|Carry~10_combout  & (((\Mul|FPP0|BPP14|PartialProduct~0_combout  & \Mul|FPP1|BPP12|PartialProduct~combout )) # 
// (\Mul|FPP0|BPP15|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add32A|Carry [14] & ( \Mul|FPP1|BPP13|PartialProduct~combout  & ( (\Mul|Add32A|Carry~10_combout  & (((\Mul|FPP1|BPP12|PartialProduct~combout ) # (\Mul|FPP0|BPP15|PartialProduct~0_combout )) # 
// (\Mul|FPP0|BPP14|PartialProduct~0_combout ))) ) ) ) # ( \Mul|Add32A|Carry [14] & ( !\Mul|FPP1|BPP13|PartialProduct~combout  & ( (\Mul|Add32A|Carry~10_combout  & (\Mul|FPP0|BPP14|PartialProduct~0_combout  & (\Mul|FPP0|BPP15|PartialProduct~0_combout  & 
// \Mul|FPP1|BPP12|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add32A|Carry [14] & ( !\Mul|FPP1|BPP13|PartialProduct~combout  & ( (\Mul|Add32A|Carry~10_combout  & (\Mul|FPP0|BPP15|PartialProduct~0_combout  & ((\Mul|FPP1|BPP12|PartialProduct~combout ) # 
// (\Mul|FPP0|BPP14|PartialProduct~0_combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~10_combout ),
	.datab(!\Mul|FPP0|BPP14|PartialProduct~0_combout ),
	.datac(!\Mul|FPP0|BPP15|PartialProduct~0_combout ),
	.datad(!\Mul|FPP1|BPP12|PartialProduct~combout ),
	.datae(!\Mul|Add32A|Carry [14]),
	.dataf(!\Mul|FPP1|BPP13|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~12 .extended_lut = "off";
defparam \Mul|Add32A|Carry~12 .lut_mask = 64'h0105000115550515;
defparam \Mul|Add32A|Carry~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N3
cyclonev_lcell_comb \Mul|Add32A|Carry~11 (
// Equation(s):
// \Mul|Add32A|Carry~11_combout  = ( \Registers_ALU[32]~input_o  & ( (\Mul|FPP1|BPP14|PartialProduct~combout  & (!\Registers_ALU[16]~input_o  $ (!\Registers_ALU[33]~input_o ))) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Mul|FPP1|BPP14|PartialProduct~combout  
// & (\Registers_ALU[33]~input_o  & !\Registers_ALU[15]~input_o )) ) )

	.dataa(!\Mul|FPP1|BPP14|PartialProduct~combout ),
	.datab(!\Registers_ALU[16]~input_o ),
	.datac(!\Registers_ALU[33]~input_o ),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~11 .extended_lut = "off";
defparam \Mul|Add32A|Carry~11 .lut_mask = 64'h0500050014141414;
defparam \Mul|Add32A|Carry~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N12
cyclonev_lcell_comb \Mul|Add32A|Result[17] (
// Equation(s):
// \Mul|Add32A|Result [17] = ( \Mul|Add32A|Carry~11_combout  & ( !\Mul|FPP1|BPP15|PartialProduct~combout  $ (\Mul|FPP0|BPP17|PartialProduct~0_combout ) ) ) # ( !\Mul|Add32A|Carry~11_combout  & ( !\Mul|FPP1|BPP15|PartialProduct~combout  $ 
// (!\Mul|FPP0|BPP17|PartialProduct~0_combout  $ (\Mul|Add32A|Carry~12_combout )) ) )

	.dataa(gnd),
	.datab(!\Mul|FPP1|BPP15|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP17|PartialProduct~0_combout ),
	.datad(!\Mul|Add32A|Carry~12_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Carry~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[17] .extended_lut = "off";
defparam \Mul|Add32A|Result[17] .lut_mask = 64'h3CC33CC3C3C3C3C3;
defparam \Mul|Add32A|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N42
cyclonev_lcell_comb \Mul|FPP3|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP11|PartialProduct~combout  = ( \Registers_ALU[10]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[38]~input_o  & (!\Registers_ALU[11]~input_o  $ (!\Registers_ALU[39]~input_o )))) # (\Registers_ALU[37]~input_o  & 
// ((!\Registers_ALU[11]~input_o  $ (!\Registers_ALU[39]~input_o )) # (\Registers_ALU[38]~input_o ))) ) ) # ( !\Registers_ALU[10]~input_o  & ( !\Registers_ALU[39]~input_o  $ (((!\Registers_ALU[11]~input_o ) # (!\Registers_ALU[37]~input_o  $ 
// (\Registers_ALU[38]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[11]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP11|PartialProduct .lut_mask = 64'h1E2D1E2D147D147D;
defparam \Mul|FPP3|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N24
cyclonev_lcell_comb \Mul|FPP2|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP13|PartialProduct~combout  = ( \Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[37]~input_o  $ (!\Registers_ALU[13]~input_o )))) # (\Registers_ALU[35]~input_o  & (((\Registers_ALU[37]~input_o )) # 
// (\Registers_ALU[12]~input_o ))) ) ) # ( !\Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & (!\Registers_ALU[12]~input_o  & (\Registers_ALU[37]~input_o ))) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[37]~input_o  $ 
// (!\Registers_ALU[13]~input_o )))) ) )

	.dataa(!\Registers_ALU[12]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP13|PartialProduct .lut_mask = 64'h223C223C3C773C77;
defparam \Mul|FPP2|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N54
cyclonev_lcell_comb \Mul|Add30|Result[15] (
// Equation(s):
// \Mul|Add30|Result [15] = ( \Mul|FPP2|BPP12|PartialProduct~combout  & ( \Mul|FPP2|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP11|PartialProduct~combout  $ ((((\Mul|Add30|Carry~6_combout ) # (\Mul|Add30|Carry~5_combout )) # 
// (\Mul|FPP3|BPP10|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout  & ( \Mul|FPP2|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP11|PartialProduct~combout  $ (((\Mul|FPP3|BPP10|PartialProduct~combout  & 
// ((\Mul|Add30|Carry~6_combout ) # (\Mul|Add30|Carry~5_combout ))))) ) ) ) # ( \Mul|FPP2|BPP12|PartialProduct~combout  & ( !\Mul|FPP2|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP11|PartialProduct~combout  $ (((!\Mul|FPP3|BPP10|PartialProduct~combout  & 
// (!\Mul|Add30|Carry~5_combout  & !\Mul|Add30|Carry~6_combout )))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout  & ( !\Mul|FPP2|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP11|PartialProduct~combout  $ (((!\Mul|FPP3|BPP10|PartialProduct~combout ) # 
// ((!\Mul|Add30|Carry~5_combout  & !\Mul|Add30|Carry~6_combout )))) ) ) )

	.dataa(!\Mul|FPP3|BPP10|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP11|PartialProduct~combout ),
	.datac(!\Mul|Add30|Carry~5_combout ),
	.datad(!\Mul|Add30|Carry~6_combout ),
	.datae(!\Mul|FPP2|BPP12|PartialProduct~combout ),
	.dataf(!\Mul|FPP2|BPP13|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[15] .extended_lut = "off";
defparam \Mul|Add30|Result[15] .lut_mask = 64'h36666CCCC9999333;
defparam \Mul|Add30|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N30
cyclonev_lcell_comb \Mul|Add32B|Result[17] (
// Equation(s):
// \Mul|Add32B|Result [17] = ( \Mul|Add32B|Carry [16] & ( \Mul|Add30|Result [14] & ( !\Mul|Add32A|Result [16] $ (!\Mul|Add32A|Result [17] $ (\Mul|Add30|Result [15])) ) ) ) # ( !\Mul|Add32B|Carry [16] & ( \Mul|Add30|Result [14] & ( !\Mul|Add32A|Result [17] $ 
// (\Mul|Add30|Result [15]) ) ) ) # ( \Mul|Add32B|Carry [16] & ( !\Mul|Add30|Result [14] & ( !\Mul|Add32A|Result [17] $ (!\Mul|Add30|Result [15]) ) ) ) # ( !\Mul|Add32B|Carry [16] & ( !\Mul|Add30|Result [14] & ( !\Mul|Add32A|Result [16] $ 
// (!\Mul|Add32A|Result [17] $ (\Mul|Add30|Result [15])) ) ) )

	.dataa(!\Mul|Add32A|Result [16]),
	.datab(!\Mul|Add32A|Result [17]),
	.datac(!\Mul|Add30|Result [15]),
	.datad(gnd),
	.datae(!\Mul|Add32B|Carry [16]),
	.dataf(!\Mul|Add30|Result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[17] .extended_lut = "off";
defparam \Mul|Add32B|Result[17] .lut_mask = 64'h69693C3CC3C36969;
defparam \Mul|Add32B|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N27
cyclonev_lcell_comb \Mul|Add32C|Result[17] (
// Equation(s):
// \Mul|Add32C|Result [17] = ( \Mul|Add32B|Result [16] & ( !\Mul|Add26B|Result [11] $ (!\Mul|Add32B|Result [17] $ (((\Mul|Add26B|Result [10]) # (\Mul|Add32C|Carry [16])))) ) ) # ( !\Mul|Add32B|Result [16] & ( !\Mul|Add26B|Result [11] $ (!\Mul|Add32B|Result 
// [17] $ (((\Mul|Add32C|Carry [16] & \Mul|Add26B|Result [10])))) ) )

	.dataa(!\Mul|Add26B|Result [11]),
	.datab(!\Mul|Add32B|Result [17]),
	.datac(!\Mul|Add32C|Carry [16]),
	.datad(!\Mul|Add26B|Result [10]),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[17] .extended_lut = "off";
defparam \Mul|Add32C|Result[17] .lut_mask = 64'h6669666969996999;
defparam \Mul|Add32C|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N12
cyclonev_lcell_comb \Mul|Add32D|Carry[17] (
// Equation(s):
// \Mul|Add32D|Carry [17] = ( \Mul|Add32C|Carry [16] & ( (!\Mul|Add32D|Carry~1_combout  & (\Mul|FPP8|BPP0|PartialProduct~0_combout  & (!\Mul|Add26B|Result [10] $ (\Mul|Add32B|Result [16])))) # (\Mul|Add32D|Carry~1_combout  & ((!\Mul|Add26B|Result [10] $ 
// (\Mul|Add32B|Result [16])) # (\Mul|FPP8|BPP0|PartialProduct~0_combout ))) ) ) # ( !\Mul|Add32C|Carry [16] & ( (!\Mul|Add32D|Carry~1_combout  & (\Mul|FPP8|BPP0|PartialProduct~0_combout  & (!\Mul|Add26B|Result [10] $ (!\Mul|Add32B|Result [16])))) # 
// (\Mul|Add32D|Carry~1_combout  & ((!\Mul|Add26B|Result [10] $ (!\Mul|Add32B|Result [16])) # (\Mul|FPP8|BPP0|PartialProduct~0_combout ))) ) )

	.dataa(!\Mul|Add26B|Result [10]),
	.datab(!\Mul|Add32D|Carry~1_combout ),
	.datac(!\Mul|Add32B|Result [16]),
	.datad(!\Mul|FPP8|BPP0|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry[17] .extended_lut = "off";
defparam \Mul|Add32D|Carry[17] .lut_mask = 64'h127B127B21B721B7;
defparam \Mul|Add32D|Carry[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N12
cyclonev_lcell_comb \Mul|Add32D|Result[17] (
// Equation(s):
// \Mul|Add32D|Result [17] = ( \Mul|Add32D|Carry [17] & ( !\Mul|Add18A|Result [3] $ (\Mul|Add32C|Result [17]) ) ) # ( !\Mul|Add32D|Carry [17] & ( !\Mul|Add18A|Result [3] $ (!\Mul|Add32C|Result [17]) ) )

	.dataa(gnd),
	.datab(!\Mul|Add18A|Result [3]),
	.datac(!\Mul|Add32C|Result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add32D|Carry [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[17] .extended_lut = "off";
defparam \Mul|Add32D|Result[17] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Mul|Add32D|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N33
cyclonev_lcell_comb \LS|D17~feeder (
// Equation(s):
// \LS|D17~feeder_combout  = ( LSRDataIn[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D17~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D17~feeder .extended_lut = "off";
defparam \LS|D17~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D17~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y46_N35
dffeas \LS|D17 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D17~feeder_combout ),
	.asdata(\LS|D16~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D17 .is_wysiwyg = "true";
defparam \LS|D17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N9
cyclonev_lcell_comb \ALU_Registers[17]~12 (
// Equation(s):
// \ALU_Registers[17]~12_combout  = ( !\LS|D17~q  & ( (!\ASR|D17~q  & !\LSR|D17~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ASR|D17~q ),
	.datad(!\LSR|D17~q ),
	.datae(gnd),
	.dataf(!\LS|D17~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[17]~12 .extended_lut = "off";
defparam \ALU_Registers[17]~12 .lut_mask = 64'hF000F00000000000;
defparam \ALU_Registers[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N54
cyclonev_lcell_comb \ALU_Registers[17]~13 (
// Equation(s):
// \ALU_Registers[17]~13_combout  = ( \ALU_Registers[17]~12_combout  & ( (!\Control_ALU[31]~input_o  & (\ALU_Registers[17]~117_combout  & ((!\Control_ALU[23]~input_o )))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [17])))) ) ) # ( 
// !\ALU_Registers[17]~12_combout  & ( (!\Control_ALU[31]~input_o  & (((\Control_ALU[23]~input_o )) # (\ALU_Registers[17]~117_combout ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [17])))) ) )

	.dataa(!\ALU_Registers[17]~117_combout ),
	.datab(!\Mul|Add32D|Result [17]),
	.datac(!\Control_ALU[23]~input_o ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Registers[17]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[17]~13 .extended_lut = "off";
defparam \ALU_Registers[17]~13 .lut_mask = 64'h5F335F3350335033;
defparam \ALU_Registers[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N57
cyclonev_lcell_comb \ALU_Registers[17]$latch (
// Equation(s):
// \ALU_Registers[17]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[17]~13_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[17]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[17]~13_combout ),
	.datad(!\ALU_Registers[17]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[17]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[17]$latch .extended_lut = "off";
defparam \ALU_Registers[17]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_Registers[17]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N48
cyclonev_lcell_comb \LS|D18~feeder (
// Equation(s):
// \LS|D18~feeder_combout  = ( LSRDataIn[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D18~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D18~feeder .extended_lut = "off";
defparam \LS|D18~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D18~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y45_N50
dffeas \LS|D18 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D18~feeder_combout ),
	.asdata(\LS|D17~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D18 .is_wysiwyg = "true";
defparam \LS|D18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N27
cyclonev_lcell_comb \Mul|FPP0|BPP18|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP18|PartialProduct~0_combout  = ( \Registers_ALU[18]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[32]~input_o )) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[32]~input_o  & !\Registers_ALU[17]~input_o )) ) ) # ( 
// !\Registers_ALU[18]~input_o  & ( (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[17]~input_o ) # (\Registers_ALU[32]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[32]~input_o ),
	.datad(!\Registers_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP18|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP18|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP18|PartialProduct~0 .lut_mask = 64'h330333033C0C3C0C;
defparam \Mul|FPP0|BPP18|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N24
cyclonev_lcell_comb \Mul|FPP1|BPP16|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP16|PartialProduct~combout  = ( \Registers_ALU[15]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[34]~input_o  & (!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[16]~input_o )))) # (\Registers_ALU[33]~input_o  & 
// ((!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[16]~input_o )) # (\Registers_ALU[34]~input_o ))) ) ) # ( !\Registers_ALU[15]~input_o  & ( !\Registers_ALU[35]~input_o  $ (((!\Registers_ALU[16]~input_o ) # (!\Registers_ALU[33]~input_o  $ 
// (\Registers_ALU[34]~input_o )))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[34]~input_o ),
	.datad(!\Registers_ALU[16]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP16|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP16|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP16|PartialProduct .lut_mask = 64'h55695569172B172B;
defparam \Mul|FPP1|BPP16|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N15
cyclonev_lcell_comb \Mul|Add32A|Carry~13 (
// Equation(s):
// \Mul|Add32A|Carry~13_combout  = !\Mul|FPP0|BPP18|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP16|PartialProduct~combout )

	.dataa(!\Mul|FPP0|BPP18|PartialProduct~0_combout ),
	.datab(gnd),
	.datac(!\Mul|FPP1|BPP16|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~13 .extended_lut = "off";
defparam \Mul|Add32A|Carry~13 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \Mul|Add32A|Carry~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N12
cyclonev_lcell_comb \Mul|Add30|Carry[16] (
// Equation(s):
// \Mul|Add30|Carry [16] = ( \Mul|FPP2|BPP12|PartialProduct~combout  & ( \Mul|FPP2|BPP13|PartialProduct~combout  & ( (!\Mul|FPP3|BPP10|PartialProduct~combout  & (!\Mul|FPP3|BPP11|PartialProduct~combout  & (!\Mul|Add30|Carry~5_combout  & 
// !\Mul|Add30|Carry~6_combout ))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout  & ( \Mul|FPP2|BPP13|PartialProduct~combout  & ( (!\Mul|FPP3|BPP11|PartialProduct~combout  & ((!\Mul|FPP3|BPP10|PartialProduct~combout ) # ((!\Mul|Add30|Carry~5_combout  & 
// !\Mul|Add30|Carry~6_combout )))) ) ) ) # ( \Mul|FPP2|BPP12|PartialProduct~combout  & ( !\Mul|FPP2|BPP13|PartialProduct~combout  & ( (!\Mul|FPP3|BPP11|PartialProduct~combout ) # ((!\Mul|FPP3|BPP10|PartialProduct~combout  & (!\Mul|Add30|Carry~5_combout  & 
// !\Mul|Add30|Carry~6_combout ))) ) ) ) # ( !\Mul|FPP2|BPP12|PartialProduct~combout  & ( !\Mul|FPP2|BPP13|PartialProduct~combout  & ( (!\Mul|FPP3|BPP10|PartialProduct~combout ) # ((!\Mul|FPP3|BPP11|PartialProduct~combout ) # ((!\Mul|Add30|Carry~5_combout  & 
// !\Mul|Add30|Carry~6_combout ))) ) ) )

	.dataa(!\Mul|FPP3|BPP10|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP11|PartialProduct~combout ),
	.datac(!\Mul|Add30|Carry~5_combout ),
	.datad(!\Mul|Add30|Carry~6_combout ),
	.datae(!\Mul|FPP2|BPP12|PartialProduct~combout ),
	.dataf(!\Mul|FPP2|BPP13|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[16] .extended_lut = "off";
defparam \Mul|Add30|Carry[16] .lut_mask = 64'hFEEEECCCC8888000;
defparam \Mul|Add30|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N33
cyclonev_lcell_comb \Mul|FPP2|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP14|PartialProduct~combout  = ( \Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[37]~input_o  $ (!\Registers_ALU[14]~input_o )))) # (\Registers_ALU[35]~input_o  & (((\Registers_ALU[37]~input_o )) # 
// (\Registers_ALU[13]~input_o ))) ) ) # ( !\Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & (!\Registers_ALU[13]~input_o  & (\Registers_ALU[37]~input_o ))) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[37]~input_o  $ 
// (!\Registers_ALU[14]~input_o )))) ) )

	.dataa(!\Registers_ALU[13]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP14|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP2|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N27
cyclonev_lcell_comb \Mul|FPP3|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP12|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[11]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[12]~input_o )))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[12]~input_o ) # ((\Registers_ALU[38]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[12]~input_o  & (\Registers_ALU[38]~input_o ))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & (\Registers_ALU[12]~input_o )) # (\Registers_ALU[38]~input_o  & ((\Registers_ALU[11]~input_o ))))) ) )

	.dataa(!\Registers_ALU[12]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP12|PartialProduct .lut_mask = 64'h14171417EB2BEB2B;
defparam \Mul|FPP3|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N54
cyclonev_lcell_comb \Mul|Add30|Result[16] (
// Equation(s):
// \Mul|Add30|Result [16] = ( \Mul|FPP3|BPP12|PartialProduct~combout  & ( !\Mul|Add30|Carry [16] $ (!\Mul|FPP2|BPP14|PartialProduct~combout ) ) ) # ( !\Mul|FPP3|BPP12|PartialProduct~combout  & ( !\Mul|Add30|Carry [16] $ 
// (\Mul|FPP2|BPP14|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add30|Carry [16]),
	.datad(!\Mul|FPP2|BPP14|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP3|BPP12|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[16] .extended_lut = "off";
defparam \Mul|Add30|Result[16] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add30|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N36
cyclonev_lcell_comb \Mul|Add32B|Carry~7 (
// Equation(s):
// \Mul|Add32B|Carry~7_combout  = ( \Mul|Add30|Result [16] & ( \Mul|Add32A|Carry~11_combout  & ( !\Mul|Add32A|Carry~13_combout  $ (((\Mul|FPP0|BPP17|PartialProduct~0_combout ) # (\Mul|FPP1|BPP15|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add30|Result [16] & 
// ( \Mul|Add32A|Carry~11_combout  & ( !\Mul|Add32A|Carry~13_combout  $ (((!\Mul|FPP1|BPP15|PartialProduct~combout  & !\Mul|FPP0|BPP17|PartialProduct~0_combout ))) ) ) ) # ( \Mul|Add30|Result [16] & ( !\Mul|Add32A|Carry~11_combout  & ( 
// !\Mul|Add32A|Carry~13_combout  $ (((!\Mul|Add32A|Carry~12_combout  & (\Mul|FPP1|BPP15|PartialProduct~combout  & \Mul|FPP0|BPP17|PartialProduct~0_combout )) # (\Mul|Add32A|Carry~12_combout  & ((\Mul|FPP0|BPP17|PartialProduct~0_combout ) # 
// (\Mul|FPP1|BPP15|PartialProduct~combout ))))) ) ) ) # ( !\Mul|Add30|Result [16] & ( !\Mul|Add32A|Carry~11_combout  & ( !\Mul|Add32A|Carry~13_combout  $ (((!\Mul|Add32A|Carry~12_combout  & ((!\Mul|FPP1|BPP15|PartialProduct~combout ) # 
// (!\Mul|FPP0|BPP17|PartialProduct~0_combout ))) # (\Mul|Add32A|Carry~12_combout  & (!\Mul|FPP1|BPP15|PartialProduct~combout  & !\Mul|FPP0|BPP17|PartialProduct~0_combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~12_combout ),
	.datab(!\Mul|FPP1|BPP15|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP17|PartialProduct~0_combout ),
	.datad(!\Mul|Add32A|Carry~13_combout ),
	.datae(!\Mul|Add30|Result [16]),
	.dataf(!\Mul|Add32A|Carry~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~7 .extended_lut = "off";
defparam \Mul|Add32B|Carry~7 .lut_mask = 64'h17E8E8173FC0C03F;
defparam \Mul|Add32B|Carry~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N18
cyclonev_lcell_comb \Mul|Add32B|Result[18] (
// Equation(s):
// \Mul|Add32B|Result [18] = ( \Mul|Add32B|Carry [16] & ( \Mul|Add32A|Result [16] & ( !\Mul|Add32B|Carry~7_combout  $ (((!\Mul|Add30|Result [15] & ((!\Mul|Add30|Result [14]) # (!\Mul|Add32A|Result [17]))) # (\Mul|Add30|Result [15] & (!\Mul|Add30|Result [14] 
// & !\Mul|Add32A|Result [17])))) ) ) ) # ( !\Mul|Add32B|Carry [16] & ( \Mul|Add32A|Result [16] & ( !\Mul|Add32B|Carry~7_combout  $ (((!\Mul|Add30|Result [15] & !\Mul|Add32A|Result [17]))) ) ) ) # ( \Mul|Add32B|Carry [16] & ( !\Mul|Add32A|Result [16] & ( 
// !\Mul|Add32B|Carry~7_combout  $ (((!\Mul|Add30|Result [15]) # (!\Mul|Add32A|Result [17]))) ) ) ) # ( !\Mul|Add32B|Carry [16] & ( !\Mul|Add32A|Result [16] & ( !\Mul|Add32B|Carry~7_combout  $ (((!\Mul|Add30|Result [15] & ((!\Mul|Add30|Result [14]) # 
// (!\Mul|Add32A|Result [17]))) # (\Mul|Add30|Result [15] & (!\Mul|Add30|Result [14] & !\Mul|Add32A|Result [17])))) ) ) )

	.dataa(!\Mul|Add30|Result [15]),
	.datab(!\Mul|Add32B|Carry~7_combout ),
	.datac(!\Mul|Add30|Result [14]),
	.datad(!\Mul|Add32A|Result [17]),
	.datae(!\Mul|Add32B|Carry [16]),
	.dataf(!\Mul|Add32A|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[18] .extended_lut = "off";
defparam \Mul|Add32B|Result[18] .lut_mask = 64'h366C336666CC366C;
defparam \Mul|Add32B|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N18
cyclonev_lcell_comb \Mul|Add22|Carry[8] (
// Equation(s):
// \Mul|Add22|Carry [8] = ( \Mul|FPP6|BPP5|PartialProduct~combout  & ( ((!\Mul|Add22|Carry [6] & (\Mul|FPP6|BPP4|PartialProduct~combout  & \Mul|FPP7|BPP2|PartialProduct~combout )) # (\Mul|Add22|Carry [6] & ((\Mul|FPP7|BPP2|PartialProduct~combout ) # 
// (\Mul|FPP6|BPP4|PartialProduct~combout )))) # (\Mul|FPP7|BPP3|PartialProduct~combout ) ) ) # ( !\Mul|FPP6|BPP5|PartialProduct~combout  & ( (\Mul|FPP7|BPP3|PartialProduct~combout  & ((!\Mul|Add22|Carry [6] & (\Mul|FPP6|BPP4|PartialProduct~combout  & 
// \Mul|FPP7|BPP2|PartialProduct~combout )) # (\Mul|Add22|Carry [6] & ((\Mul|FPP7|BPP2|PartialProduct~combout ) # (\Mul|FPP6|BPP4|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|FPP7|BPP3|PartialProduct~combout ),
	.datab(!\Mul|Add22|Carry [6]),
	.datac(!\Mul|FPP6|BPP4|PartialProduct~combout ),
	.datad(!\Mul|FPP7|BPP2|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP5|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[8] .extended_lut = "off";
defparam \Mul|Add22|Carry[8] .lut_mask = 64'h01150115577F577F;
defparam \Mul|Add22|Carry[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N57
cyclonev_lcell_comb \Mul|FPP7|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP4|PartialProduct~combout  = ( \Registers_ALU[4]~input_o  & ( (!\Registers_ALU[46]~input_o  & ((!\Registers_ALU[47]~input_o  & (\Registers_ALU[45]~input_o )) # (\Registers_ALU[47]~input_o  & (!\Registers_ALU[45]~input_o  & 
// !\Registers_ALU[3]~input_o )))) # (\Registers_ALU[46]~input_o  & ((!\Registers_ALU[47]~input_o  & ((!\Registers_ALU[45]~input_o ) # (\Registers_ALU[3]~input_o ))) # (\Registers_ALU[47]~input_o  & (\Registers_ALU[45]~input_o )))) ) ) # ( 
// !\Registers_ALU[4]~input_o  & ( (!\Registers_ALU[46]~input_o  & (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[3]~input_o ) # (\Registers_ALU[45]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[45]~input_o  & \Registers_ALU[3]~input_o )) 
// # (\Registers_ALU[47]~input_o ))) ) )

	.dataa(!\Registers_ALU[46]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[45]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP4|PartialProduct .lut_mask = 64'h33173317694D694D;
defparam \Mul|FPP7|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N39
cyclonev_lcell_comb \Mul|FPP6|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP6|PartialProduct~combout  = ( \Registers_ALU[5]~input_o  & ( (!\Registers_ALU[43]~input_o  & (\Registers_ALU[44]~input_o  & (!\Registers_ALU[45]~input_o  $ (!\Registers_ALU[6]~input_o )))) # (\Registers_ALU[43]~input_o  & 
// ((!\Registers_ALU[45]~input_o  $ (!\Registers_ALU[6]~input_o )) # (\Registers_ALU[44]~input_o ))) ) ) # ( !\Registers_ALU[5]~input_o  & ( !\Registers_ALU[45]~input_o  $ (((!\Registers_ALU[6]~input_o ) # (!\Registers_ALU[43]~input_o  $ 
// (\Registers_ALU[44]~input_o )))) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(!\Registers_ALU[6]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP6|PartialProduct .lut_mask = 64'h55695569172B172B;
defparam \Mul|FPP6|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N12
cyclonev_lcell_comb \Mul|Add22|Result[8] (
// Equation(s):
// \Mul|Add22|Result [8] = ( \Mul|FPP6|BPP6|PartialProduct~combout  & ( !\Mul|Add22|Carry [8] $ (\Mul|FPP7|BPP4|PartialProduct~combout ) ) ) # ( !\Mul|FPP6|BPP6|PartialProduct~combout  & ( !\Mul|Add22|Carry [8] $ (!\Mul|FPP7|BPP4|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add22|Carry [8]),
	.datad(!\Mul|FPP7|BPP4|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[8] .extended_lut = "off";
defparam \Mul|Add22|Result[8] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add22|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N12
cyclonev_lcell_comb \Mul|Add26A|Carry~4 (
// Equation(s):
// \Mul|Add26A|Carry~4_combout  = ( \Mul|FPP5|BPP5|PartialProduct~combout  & ( \Mul|Add26A|Carry [9] & ( (\Mul|Add26A|Carry~2_combout  & ((\Mul|FPP4|BPP8|PartialProduct~combout ) # (\Mul|FPP5|BPP6|PartialProduct~combout ))) ) ) ) # ( 
// !\Mul|FPP5|BPP5|PartialProduct~combout  & ( \Mul|Add26A|Carry [9] & ( (\Mul|Add26A|Carry~2_combout  & ((!\Mul|FPP5|BPP6|PartialProduct~combout  & (\Mul|FPP4|BPP8|PartialProduct~combout  & \Mul|FPP4|BPP7|PartialProduct~combout )) # 
// (\Mul|FPP5|BPP6|PartialProduct~combout  & ((\Mul|FPP4|BPP7|PartialProduct~combout ) # (\Mul|FPP4|BPP8|PartialProduct~combout ))))) ) ) ) # ( \Mul|FPP5|BPP5|PartialProduct~combout  & ( !\Mul|Add26A|Carry [9] & ( (\Mul|Add26A|Carry~2_combout  & 
// ((!\Mul|FPP5|BPP6|PartialProduct~combout  & (\Mul|FPP4|BPP8|PartialProduct~combout  & \Mul|FPP4|BPP7|PartialProduct~combout )) # (\Mul|FPP5|BPP6|PartialProduct~combout  & ((\Mul|FPP4|BPP7|PartialProduct~combout ) # (\Mul|FPP4|BPP8|PartialProduct~combout 
// ))))) ) ) ) # ( !\Mul|FPP5|BPP5|PartialProduct~combout  & ( !\Mul|Add26A|Carry [9] & ( (\Mul|FPP5|BPP6|PartialProduct~combout  & (\Mul|FPP4|BPP8|PartialProduct~combout  & \Mul|Add26A|Carry~2_combout )) ) ) )

	.dataa(!\Mul|FPP5|BPP6|PartialProduct~combout ),
	.datab(!\Mul|FPP4|BPP8|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP7|PartialProduct~combout ),
	.datad(!\Mul|Add26A|Carry~2_combout ),
	.datae(!\Mul|FPP5|BPP5|PartialProduct~combout ),
	.dataf(!\Mul|Add26A|Carry [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~4 .extended_lut = "off";
defparam \Mul|Add26A|Carry~4 .lut_mask = 64'h0011001700170077;
defparam \Mul|Add26A|Carry~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N30
cyclonev_lcell_comb \Mul|FPP4|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP10|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & ((!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[10]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o )) # 
// (\Registers_ALU[9]~input_o ))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[9]~input_o  & (\Registers_ALU[41]~input_o ))) # (\Registers_ALU[40]~input_o  & ((!\Registers_ALU[41]~input_o  $ 
// (!\Registers_ALU[10]~input_o )))) ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[10]~input_o ),
	.datad(!\Registers_ALU[40]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP10|PartialProduct .lut_mask = 64'h223C223C3C773C77;
defparam \Mul|FPP4|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N24
cyclonev_lcell_comb \Mul|FPP5|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP8|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (!\Registers_ALU[7]~input_o )) # (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[8]~input_o ))))) # 
// (\Registers_ALU[41]~input_o  & (((!\Registers_ALU[8]~input_o ) # (\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (((\Registers_ALU[8]~input_o  & \Registers_ALU[42]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((\Registers_ALU[8]~input_o ))) # (\Registers_ALU[42]~input_o  & (\Registers_ALU[7]~input_o )))) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[42]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP8|PartialProduct .lut_mask = 64'h031D031DB8F3B8F3;
defparam \Mul|FPP5|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y47_N45
cyclonev_lcell_comb \Mul|Add26A|Carry~3 (
// Equation(s):
// \Mul|Add26A|Carry~3_combout  = ( \Mul|FPP4|BPP9|PartialProduct~combout  & ( \Mul|FPP5|BPP7|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP5|BPP7|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP4|BPP9|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~3 .extended_lut = "off";
defparam \Mul|Add26A|Carry~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mul|Add26A|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N54
cyclonev_lcell_comb \Mul|Add26A|Result[12] (
// Equation(s):
// \Mul|Add26A|Result [12] = ( \Mul|Add26A|Carry~3_combout  & ( !\Mul|FPP4|BPP10|PartialProduct~combout  $ (\Mul|FPP5|BPP8|PartialProduct~combout ) ) ) # ( !\Mul|Add26A|Carry~3_combout  & ( !\Mul|Add26A|Carry~4_combout  $ 
// (!\Mul|FPP4|BPP10|PartialProduct~combout  $ (\Mul|FPP5|BPP8|PartialProduct~combout )) ) )

	.dataa(gnd),
	.datab(!\Mul|Add26A|Carry~4_combout ),
	.datac(!\Mul|FPP4|BPP10|PartialProduct~combout ),
	.datad(!\Mul|FPP5|BPP8|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[12] .extended_lut = "off";
defparam \Mul|Add26A|Result[12] .lut_mask = 64'h3CC33CC3F00FF00F;
defparam \Mul|Add26A|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N24
cyclonev_lcell_comb \Mul|Add26B|Result[12] (
// Equation(s):
// \Mul|Add26B|Result [12] = ( \Mul|Add26A|Result [12] & ( \Mul|Add26A|Carry [11] & ( !\Mul|Add22|Result [8] $ (((!\Mul|Add26B|Carry [11] & (\Mul|Add22|Result [7] & !\Mul|Add26A|Carry~2_combout )) # (\Mul|Add26B|Carry [11] & ((!\Mul|Add26A|Carry~2_combout ) 
// # (\Mul|Add22|Result [7]))))) ) ) ) # ( !\Mul|Add26A|Result [12] & ( \Mul|Add26A|Carry [11] & ( !\Mul|Add22|Result [8] $ (((!\Mul|Add26B|Carry [11] & ((!\Mul|Add22|Result [7]) # (\Mul|Add26A|Carry~2_combout ))) # (\Mul|Add26B|Carry [11] & 
// (!\Mul|Add22|Result [7] & \Mul|Add26A|Carry~2_combout )))) ) ) ) # ( \Mul|Add26A|Result [12] & ( !\Mul|Add26A|Carry [11] & ( !\Mul|Add22|Result [8] $ (((!\Mul|Add26B|Carry [11] & (\Mul|Add22|Result [7] & \Mul|Add26A|Carry~2_combout )) # (\Mul|Add26B|Carry 
// [11] & ((\Mul|Add26A|Carry~2_combout ) # (\Mul|Add22|Result [7]))))) ) ) ) # ( !\Mul|Add26A|Result [12] & ( !\Mul|Add26A|Carry [11] & ( !\Mul|Add22|Result [8] $ (((!\Mul|Add26B|Carry [11] & ((!\Mul|Add22|Result [7]) # (!\Mul|Add26A|Carry~2_combout ))) # 
// (\Mul|Add26B|Carry [11] & (!\Mul|Add22|Result [7] & !\Mul|Add26A|Carry~2_combout )))) ) ) )

	.dataa(!\Mul|Add26B|Carry [11]),
	.datab(!\Mul|Add22|Result [8]),
	.datac(!\Mul|Add22|Result [7]),
	.datad(!\Mul|Add26A|Carry~2_combout ),
	.datae(!\Mul|Add26A|Result [12]),
	.dataf(!\Mul|Add26A|Carry [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[12] .extended_lut = "off";
defparam \Mul|Add26B|Result[12] .lut_mask = 64'h366CC9936C3693C9;
defparam \Mul|Add26B|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N33
cyclonev_lcell_comb \Mul|Add32C|Carry~2 (
// Equation(s):
// \Mul|Add32C|Carry~2_combout  = ( \Mul|Add26B|Result [12] & ( !\Mul|Add32B|Result [18] ) ) # ( !\Mul|Add26B|Result [12] & ( \Mul|Add32B|Result [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mul|Add32B|Result [18]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~2 .extended_lut = "off";
defparam \Mul|Add32C|Carry~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Mul|Add32C|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N38
cyclonev_io_ibuf \Registers_ALU[50]~input (
	.i(Registers_ALU[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[50]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[50]~input .bus_hold = "false";
defparam \Registers_ALU[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N39
cyclonev_lcell_comb \Mul|FPP9|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP9|BPP0|PartialProduct~0_combout  = (\Registers_ALU[0]~input_o  & (!\Registers_ALU[49]~input_o  $ (!\Registers_ALU[50]~input_o )))

	.dataa(gnd),
	.datab(!\Registers_ALU[49]~input_o ),
	.datac(!\Registers_ALU[50]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP9|BPP0|PartialProduct~0 .lut_mask = 64'h003C003C003C003C;
defparam \Mul|FPP9|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N21
cyclonev_lcell_comb \Mul|Add18A|Carry~0 (
// Equation(s):
// \Mul|Add18A|Carry~0_combout  = ( \Registers_ALU[48]~input_o  & ( (\Registers_ALU[49]~input_o  & (((!\Registers_ALU[1]~input_o  & !\Registers_ALU[0]~input_o )) # (\Registers_ALU[47]~input_o ))) ) ) # ( !\Registers_ALU[48]~input_o  & ( 
// (\Registers_ALU[49]~input_o  & (!\Registers_ALU[0]~input_o  & ((!\Registers_ALU[47]~input_o ) # (!\Registers_ALU[1]~input_o )))) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[49]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry~0 .extended_lut = "off";
defparam \Mul|Add18A|Carry~0 .lut_mask = 64'h0E000E000D050D05;
defparam \Mul|Add18A|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N18
cyclonev_lcell_comb \Mul|FPP8|BPP2|PartialProduct~0 (
// Equation(s):
// \Mul|FPP8|BPP2|PartialProduct~0_combout  = ( \Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & ((!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[49]~input_o )))) # (\Registers_ALU[47]~input_o  & (((\Registers_ALU[49]~input_o )) # 
// (\Registers_ALU[1]~input_o ))) ) ) # ( !\Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (!\Registers_ALU[1]~input_o  & ((\Registers_ALU[49]~input_o )))) # (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[2]~input_o  $ 
// (!\Registers_ALU[49]~input_o )))) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(!\Registers_ALU[49]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP2|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP2|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP8|BPP2|PartialProduct~0 .lut_mask = 64'h05D805D81BF51BF5;
defparam \Mul|FPP8|BPP2|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N15
cyclonev_lcell_comb \Mul|Add18B|Carry~0 (
// Equation(s):
// \Mul|Add18B|Carry~0_combout  = ( \Mul|FPP8|BPP2|PartialProduct~0_combout  & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout  $ (!\Mul|Add18A|Carry~0_combout ) ) ) # ( !\Mul|FPP8|BPP2|PartialProduct~0_combout  & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout  $ 
// (\Mul|Add18A|Carry~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP9|BPP0|PartialProduct~0_combout ),
	.datad(!\Mul|Add18A|Carry~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP8|BPP2|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry~0 .extended_lut = "off";
defparam \Mul|Add18B|Carry~0 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add18B|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N24
cyclonev_lcell_comb \Mul|Add32C|Carry[18] (
// Equation(s):
// \Mul|Add32C|Carry [18] = ( \Mul|Add32C|Carry [16] & ( (!\Mul|Add26B|Result [11] & (\Mul|Add32B|Result [17] & ((\Mul|Add26B|Result [10]) # (\Mul|Add32B|Result [16])))) # (\Mul|Add26B|Result [11] & (((\Mul|Add26B|Result [10]) # (\Mul|Add32B|Result [16])) # 
// (\Mul|Add32B|Result [17]))) ) ) # ( !\Mul|Add32C|Carry [16] & ( (!\Mul|Add26B|Result [11] & (\Mul|Add32B|Result [17] & (\Mul|Add32B|Result [16] & \Mul|Add26B|Result [10]))) # (\Mul|Add26B|Result [11] & (((\Mul|Add32B|Result [16] & \Mul|Add26B|Result 
// [10])) # (\Mul|Add32B|Result [17]))) ) )

	.dataa(!\Mul|Add26B|Result [11]),
	.datab(!\Mul|Add32B|Result [17]),
	.datac(!\Mul|Add32B|Result [16]),
	.datad(!\Mul|Add26B|Result [10]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[18] .extended_lut = "off";
defparam \Mul|Add32C|Carry[18] .lut_mask = 64'h1117111717771777;
defparam \Mul|Add32C|Carry[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N36
cyclonev_lcell_comb \Mul|Add32D|Result[18] (
// Equation(s):
// \Mul|Add32D|Result [18] = ( \Mul|Add32C|Result [17] & ( \Mul|Add32C|Carry [18] & ( !\Mul|Add32C|Carry~2_combout  $ (!\Mul|Add18B|Carry~0_combout  $ (((!\Mul|Add32D|Carry [17] & !\Mul|Add18A|Result [3])))) ) ) ) # ( !\Mul|Add32C|Result [17] & ( 
// \Mul|Add32C|Carry [18] & ( !\Mul|Add32C|Carry~2_combout  $ (!\Mul|Add18B|Carry~0_combout  $ (((!\Mul|Add32D|Carry [17]) # (!\Mul|Add18A|Result [3])))) ) ) ) # ( \Mul|Add32C|Result [17] & ( !\Mul|Add32C|Carry [18] & ( !\Mul|Add32C|Carry~2_combout  $ 
// (!\Mul|Add18B|Carry~0_combout  $ (((\Mul|Add18A|Result [3]) # (\Mul|Add32D|Carry [17])))) ) ) ) # ( !\Mul|Add32C|Result [17] & ( !\Mul|Add32C|Carry [18] & ( !\Mul|Add32C|Carry~2_combout  $ (!\Mul|Add18B|Carry~0_combout  $ (((\Mul|Add32D|Carry [17] & 
// \Mul|Add18A|Result [3])))) ) ) )

	.dataa(!\Mul|Add32C|Carry~2_combout ),
	.datab(!\Mul|Add32D|Carry [17]),
	.datac(!\Mul|Add18B|Carry~0_combout ),
	.datad(!\Mul|Add18A|Result [3]),
	.datae(!\Mul|Add32C|Result [17]),
	.dataf(!\Mul|Add32C|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[18] .extended_lut = "off";
defparam \Mul|Add32D|Result[18] .lut_mask = 64'h5A6969A5A596965A;
defparam \Mul|Add32D|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y47_N54
cyclonev_lcell_comb \AdderInputB[18]~62 (
// Equation(s):
// \AdderInputB[18]~62_combout  = ( \IR_ALU[23]~input_o  & ( (!\AdderInputB[18]~12_combout  & (((\IR_ALU[11]~input_o  & !\AdderInputB[18]~41_combout )))) # (\AdderInputB[18]~12_combout  & (((!\AdderInputB[18]~41_combout )) # (\IR_ALU[12]~input_o ))) ) ) # ( 
// !\IR_ALU[23]~input_o  & ( (!\AdderInputB[18]~12_combout  & (((\IR_ALU[11]~input_o  & !\AdderInputB[18]~41_combout )))) # (\AdderInputB[18]~12_combout  & (\IR_ALU[12]~input_o  & ((\AdderInputB[18]~41_combout )))) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!\IR_ALU[11]~input_o ),
	.datac(!\AdderInputB[18]~12_combout ),
	.datad(!\AdderInputB[18]~41_combout ),
	.datae(gnd),
	.dataf(!\IR_ALU[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[18]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[18]~62 .extended_lut = "off";
defparam \AdderInputB[18]~62 .lut_mask = 64'h300530053F053F05;
defparam \AdderInputB[18]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N30
cyclonev_lcell_comb \AdderInputB[18]~63 (
// Equation(s):
// \AdderInputB[18]~63_combout  = ( \AdderInputB[12]~40_combout  & ( (\Registers_ALU[50]~input_o  & (!\AdderInputB[12]~44_combout  & ((!\AdderInputB[12]~43_combout ) # (!\AdderInputB[18]~62_combout )))) ) ) # ( !\AdderInputB[12]~40_combout  & ( 
// (!\AdderInputB[12]~44_combout  & ((!\AdderInputB[12]~43_combout ) # (!\AdderInputB[18]~62_combout ))) ) )

	.dataa(!\Registers_ALU[50]~input_o ),
	.datab(!\AdderInputB[12]~44_combout ),
	.datac(!\AdderInputB[12]~43_combout ),
	.datad(!\AdderInputB[18]~62_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[18]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[18]~63 .extended_lut = "off";
defparam \AdderInputB[18]~63 .lut_mask = 64'hCCC0CCC044404440;
defparam \AdderInputB[18]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N0
cyclonev_lcell_comb \AdderInputB[18]~64 (
// Equation(s):
// \AdderInputB[18]~64_combout  = ( \AdderInputB[18]~63_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o ))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[50]~input_o )))) ) ) # ( !\AdderInputB[18]~63_combout  
// & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[50]~input_o )))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Registers_ALU[50]~input_o ),
	.datad(!\Control_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[18]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[18]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[18]~64 .extended_lut = "off";
defparam \AdderInputB[18]~64 .lut_mask = 64'hEE0FEE0F440F440F;
defparam \AdderInputB[18]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y45_N33
cyclonev_lcell_comb \AdderInputB[18] (
// Equation(s):
// AdderInputB[18] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[18]~64_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[18]~64_combout ),
	.datad(!AdderInputB[18]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[18] .extended_lut = "off";
defparam \AdderInputB[18] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[18] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N75
cyclonev_io_ibuf \PC_ALU[18]~input (
	.i(PC_ALU[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[18]~input_o ));
// synopsys translate_off
defparam \PC_ALU[18]~input .bus_hold = "false";
defparam \PC_ALU[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N51
cyclonev_lcell_comb \AdderInputA[18]~20 (
// Equation(s):
// \AdderInputA[18]~20_combout  = ( AddrASelector[1] & ( \PC_ALU[18]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[18]~input_o  ) )

	.dataa(gnd),
	.datab(!\PC_ALU[18]~input_o ),
	.datac(!\Registers_ALU[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[18]~20 .extended_lut = "off";
defparam \AdderInputA[18]~20 .lut_mask = 64'h0F0F0F0F33333333;
defparam \AdderInputA[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N48
cyclonev_lcell_comb \AdderInputA[18] (
// Equation(s):
// AdderInputA[18] = ( \AdderInputA[18]~20_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[18]) ) ) # ( !\AdderInputA[18]~20_combout  & ( (AdderInputA[18] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(!AdderInputA[18]),
	.datab(gnd),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[18]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[18] .extended_lut = "off";
defparam \AdderInputA[18] .lut_mask = 64'h505050505F5F5F5F;
defparam \AdderInputA[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N39
cyclonev_lcell_comb \CRAA32|Carry[18] (
// Equation(s):
// \CRAA32|Carry [18] = ( \CRAA32|Carry [17] & ( (AdderInputA[17] & AdderInputB[17]) ) ) # ( !\CRAA32|Carry [17] & ( (AdderInputB[17]) # (AdderInputA[17]) ) )

	.dataa(!AdderInputA[17]),
	.datab(gnd),
	.datac(!AdderInputB[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[18] .extended_lut = "off";
defparam \CRAA32|Carry[18] .lut_mask = 64'h5F5F5F5F05050505;
defparam \CRAA32|Carry[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N27
cyclonev_lcell_comb \CRAA32|Result[18] (
// Equation(s):
// \CRAA32|Result [18] = ( AdderInputA[18] & ( \CRAA32|Carry [18] & ( AdderInputB[18] ) ) ) # ( !AdderInputA[18] & ( \CRAA32|Carry [18] & ( !AdderInputB[18] ) ) ) # ( AdderInputA[18] & ( !\CRAA32|Carry [18] & ( !AdderInputB[18] ) ) ) # ( !AdderInputA[18] & ( 
// !\CRAA32|Carry [18] & ( AdderInputB[18] ) ) )

	.dataa(!AdderInputB[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!AdderInputA[18]),
	.dataf(!\CRAA32|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[18] .extended_lut = "off";
defparam \CRAA32|Result[18] .lut_mask = 64'h5555AAAAAAAA5555;
defparam \CRAA32|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N15
cyclonev_lcell_comb \InputANDB[18]~19 (
// Equation(s):
// \InputANDB[18]~19_combout  = ( \IR_ALU[12]~input_o  & ( AndBselector[1] & ( (\IR_ALU[24]~input_o ) # (\Control_ALU[30]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( AndBselector[1] & ( (!\Control_ALU[30]~input_o  & \IR_ALU[24]~input_o ) ) ) ) # ( 
// \IR_ALU[12]~input_o  & ( !AndBselector[1] & ( (\Registers_ALU[50]~input_o ) # (\Control_ALU[30]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( !AndBselector[1] & ( (!\Control_ALU[30]~input_o  & \Registers_ALU[50]~input_o ) ) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Registers_ALU[50]~input_o ),
	.datad(gnd),
	.datae(!\IR_ALU[12]~input_o ),
	.dataf(!AndBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[18]~19 .extended_lut = "off";
defparam \InputANDB[18]~19 .lut_mask = 64'h0A0A5F5F22227777;
defparam \InputANDB[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N57
cyclonev_lcell_comb \InputANDB[18] (
// Equation(s):
// InputANDB[18] = ( \InputANDB[0]~1_combout  & ( \InputANDB[18]~19_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[18] ) )

	.dataa(!\InputANDB[18]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputANDB[18]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[18] .extended_lut = "off";
defparam \InputANDB[18] .lut_mask = 64'h00FF00FF55555555;
defparam \InputANDB[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N36
cyclonev_lcell_comb \InputXORB[18]~18 (
// Equation(s):
// \InputXORB[18]~18_combout  = ( \Registers_ALU[50]~input_o  & ( (\Control_ALU[24]~input_o ) # (\IR_ALU[24]~input_o ) ) ) # ( !\Registers_ALU[50]~input_o  & ( (\IR_ALU[24]~input_o  & !\Control_ALU[24]~input_o ) ) )

	.dataa(gnd),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Control_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[50]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[18]~18 .extended_lut = "off";
defparam \InputXORB[18]~18 .lut_mask = 64'h303030303F3F3F3F;
defparam \InputXORB[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N51
cyclonev_lcell_comb \InputXORB[18] (
// Equation(s):
// InputXORB[18] = (!ALURegSelector[1] & (InputXORB[18])) # (ALURegSelector[1] & ((\InputXORB[18]~18_combout )))

	.dataa(!InputXORB[18]),
	.datab(gnd),
	.datac(!ALURegSelector[1]),
	.datad(!\InputXORB[18]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[18] .extended_lut = "off";
defparam \InputXORB[18] .lut_mask = 64'h505F505F505F505F;
defparam \InputXORB[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N12
cyclonev_lcell_comb \InputORB[18]~19 (
// Equation(s):
// \InputORB[18]~19_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[50]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(!\Registers_ALU[50]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[18]~19 .extended_lut = "off";
defparam \InputORB[18]~19 .lut_mask = 64'h03F303F353535353;
defparam \InputORB[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N15
cyclonev_lcell_comb \InputORB[18] (
// Equation(s):
// InputORB[18] = ( \InputORB[18]~19_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[18]) ) ) # ( !\InputORB[18]~19_combout  & ( (InputORB[18] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[18]),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[18]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[18] .extended_lut = "off";
defparam \InputORB[18] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InputORB[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N6
cyclonev_lcell_comb \ALU_Registers[18]~113 (
// Equation(s):
// \ALU_Registers[18]~113_combout  = ( !\Registers_ALU[18]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [18] & (((\ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputORB[18])) # 
// (\ALU_Registers[31]~1_combout  & ((InputXORB[18])))))) ) ) # ( \Registers_ALU[18]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (((InputANDB[18])))) # (\ALU_Registers[31]~1_combout  & (\CRAA32|Result [18])))) # 
// (\ALU_Registers[31]~0_combout  & ((((!\ALU_Registers[31]~1_combout ) # (!InputXORB[18]))))) ) )

	.dataa(!\CRAA32|Result [18]),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[18]),
	.datad(!\ALU_Registers[31]~1_combout ),
	.datae(!\Registers_ALU[18]~input_o ),
	.dataf(!InputXORB[18]),
	.datag(!InputORB[18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[18]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[18]~113 .extended_lut = "on";
defparam \ALU_Registers[18]~113 .lut_mask = 64'h03443F7703773F44;
defparam \ALU_Registers[18]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N18
cyclonev_lcell_comb \ALU_Registers[18]~109 (
// Equation(s):
// \ALU_Registers[18]~109_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[18]~113_combout )))) # (\Control_ALU[31]~input_o  & ((((!\Mul|Add32D|Result [18]))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D18~q )) # (\LSR|D18~q )) # (\LS|D18~q ))) # (\Control_ALU[31]~input_o  & ((((!\Mul|Add32D|Result [18]))))) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\LS|D18~q ),
	.datac(!\LSR|D18~q ),
	.datad(!\Mul|Add32D|Result [18]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D18~q ),
	.datag(!\ALU_Registers[18]~113_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[18]~109 .extended_lut = "on";
defparam \ALU_Registers[18]~109 .lut_mask = 64'h5F0A7F2A5F0AFFAA;
defparam \ALU_Registers[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N0
cyclonev_lcell_comb \ALU_Registers[18]$latch (
// Equation(s):
// \ALU_Registers[18]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[18]~109_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[18]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\ALU_Registers[18]~109_combout ),
	.datac(gnd),
	.datad(!\ALU_Registers[18]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[18]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[18]$latch .extended_lut = "off";
defparam \ALU_Registers[18]$latch .lut_mask = 64'h00FF00FF33333333;
defparam \ALU_Registers[18]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N4
cyclonev_io_ibuf \Registers_ALU[51]~input (
	.i(Registers_ALU[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[51]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[51]~input .bus_hold = "false";
defparam \Registers_ALU[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N45
cyclonev_lcell_comb \InputANDB[19]~20 (
// Equation(s):
// \InputANDB[19]~20_combout  = ( \IR_ALU[24]~input_o  & ( (!\Control_ALU[30]~input_o  & (((AndBselector[1])) # (\Registers_ALU[51]~input_o ))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\IR_ALU[24]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (\Registers_ALU[51]~input_o  & (!AndBselector[1]))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!AndBselector[1]),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[19]~20 .extended_lut = "off";
defparam \InputANDB[19]~20 .lut_mask = 64'h207520752A7F2A7F;
defparam \InputANDB[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N3
cyclonev_lcell_comb \InputANDB[19] (
// Equation(s):
// InputANDB[19] = ( \InputANDB[0]~1_combout  & ( \InputANDB[19]~20_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[19] ) )

	.dataa(!\InputANDB[19]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputANDB[19]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[19] .extended_lut = "off";
defparam \InputANDB[19] .lut_mask = 64'h00FF00FF55555555;
defparam \InputANDB[19] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y115_N52
cyclonev_io_ibuf \PC_ALU[19]~input (
	.i(PC_ALU[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[19]~input_o ));
// synopsys translate_off
defparam \PC_ALU[19]~input .bus_hold = "false";
defparam \PC_ALU[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y48_N21
cyclonev_lcell_comb \AdderInputA[19]~21 (
// Equation(s):
// \AdderInputA[19]~21_combout  = ( AddrASelector[1] & ( \PC_ALU[19]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[19]~input_o  ) )

	.dataa(!\PC_ALU[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[19]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[19]~21 .extended_lut = "off";
defparam \AdderInputA[19]~21 .lut_mask = 64'h00FF00FF55555555;
defparam \AdderInputA[19]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y48_N27
cyclonev_lcell_comb \AdderInputA[19] (
// Equation(s):
// AdderInputA[19] = ( \AdderInputA[0]~2_combout  & ( \AdderInputA[19]~21_combout  ) ) # ( !\AdderInputA[0]~2_combout  & ( \AdderInputA[19]~21_combout  & ( AdderInputA[19] ) ) ) # ( !\AdderInputA[0]~2_combout  & ( !\AdderInputA[19]~21_combout  & ( 
// AdderInputA[19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputA[19]),
	.datae(!\AdderInputA[0]~2_combout ),
	.dataf(!\AdderInputA[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[19] .extended_lut = "off";
defparam \AdderInputA[19] .lut_mask = 64'h00FF000000FFFFFF;
defparam \AdderInputA[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N36
cyclonev_lcell_comb \AdderInputB[28]~65 (
// Equation(s):
// \AdderInputB[28]~65_combout  = ( !\AdderInputB[0]~5_combout  & ( (\AdderInputB[8]~0_combout  & !\AdderInputB[18]~12_combout ) ) )

	.dataa(!\AdderInputB[8]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputB[18]~12_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[28]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[28]~65 .extended_lut = "off";
defparam \AdderInputB[28]~65 .lut_mask = 64'h5500550000000000;
defparam \AdderInputB[28]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N42
cyclonev_lcell_comb \AdderInputB[28]~66 (
// Equation(s):
// \AdderInputB[28]~66_combout  = ( \AdderInputB[28]~65_combout  & ( (!\Control_ALU[14]~input_o  & (((!\AdderInputB[5]~13_combout ) # (\Control_ALU[3]~input_o )) # (\Control_ALU[2]~input_o ))) ) ) # ( !\AdderInputB[28]~65_combout  & ( 
// (!\Control_ALU[14]~input_o  & !\AdderInputB[5]~13_combout ) ) )

	.dataa(!\Control_ALU[2]~input_o ),
	.datab(!\Control_ALU[3]~input_o ),
	.datac(!\Control_ALU[14]~input_o ),
	.datad(!\AdderInputB[5]~13_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[28]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[28]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[28]~66 .extended_lut = "off";
defparam \AdderInputB[28]~66 .lut_mask = 64'hF000F000F070F070;
defparam \AdderInputB[28]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N48
cyclonev_lcell_comb \AdderInputB[19]~68 (
// Equation(s):
// \AdderInputB[19]~68_combout  = ( !\AdderInputB[28]~66_combout  & ( (!\AdderInputB[8]~0_combout  & !\AdderInputB[0]~5_combout ) ) )

	.dataa(!\AdderInputB[8]~0_combout ),
	.datab(!\AdderInputB[0]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputB[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[19]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[19]~68 .extended_lut = "off";
defparam \AdderInputB[19]~68 .lut_mask = 64'h8888888800000000;
defparam \AdderInputB[19]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N51
cyclonev_lcell_comb \AdderInputB[19]~69 (
// Equation(s):
// \AdderInputB[19]~69_combout  = ( !\AdderInputB[28]~66_combout  & ( (\IR_ALU[24]~input_o  & (((\AdderInputB[8]~0_combout  & \AdderInputB[18]~12_combout )) # (\AdderInputB[0]~5_combout ))) ) )

	.dataa(!\AdderInputB[8]~0_combout ),
	.datab(!\AdderInputB[0]~5_combout ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\AdderInputB[18]~12_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[19]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[19]~69 .extended_lut = "off";
defparam \AdderInputB[19]~69 .lut_mask = 64'h0307030700000000;
defparam \AdderInputB[19]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N39
cyclonev_lcell_comb \AdderInputB[19]~67 (
// Equation(s):
// \AdderInputB[19]~67_combout  = ( !\AdderInputB[28]~66_combout  & ( (\AdderInputB[8]~0_combout  & (!\AdderInputB[0]~5_combout  & !\AdderInputB[18]~12_combout )) ) )

	.dataa(!\AdderInputB[8]~0_combout ),
	.datab(!\AdderInputB[0]~5_combout ),
	.datac(gnd),
	.datad(!\AdderInputB[18]~12_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[19]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[19]~67 .extended_lut = "off";
defparam \AdderInputB[19]~67 .lut_mask = 64'h4400440000000000;
defparam \AdderInputB[19]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N6
cyclonev_lcell_comb \AdderInputB[19]~70 (
// Equation(s):
// \AdderInputB[19]~70_combout  = ( \AdderInputB[19]~67_combout  & ( (!\AdderInputB[19]~69_combout  & (!\IR_ALU[12]~input_o  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[51]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[51]~input_o ))) ) )

	.dataa(!\AdderInputB[19]~68_combout ),
	.datab(!\AdderInputB[19]~69_combout ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\Registers_ALU[51]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[19]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[19]~70 .extended_lut = "off";
defparam \AdderInputB[19]~70 .lut_mask = 64'h88CC88CC80C080C0;
defparam \AdderInputB[19]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N54
cyclonev_lcell_comb \AdderInputB[19]~71 (
// Equation(s):
// \AdderInputB[19]~71_combout  = ( \AdderInputB[19]~70_combout  & ( (!\Control_ALU[21]~input_o  & (!\IR_ALU[24]~input_o  & (\Control_ALU[14]~input_o ))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[51]~input_o )))) ) ) # ( !\AdderInputB[19]~70_combout  
// & ( (!\Control_ALU[21]~input_o  & ((!\IR_ALU[24]~input_o ) # ((!\Control_ALU[14]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[51]~input_o )))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Control_ALU[14]~input_o ),
	.datad(!\Registers_ALU[51]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[19]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[19]~71 .extended_lut = "off";
defparam \AdderInputB[19]~71 .lut_mask = 64'hC8FBC8FB083B083B;
defparam \AdderInputB[19]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N24
cyclonev_lcell_comb \AdderInputB[19] (
// Equation(s):
// AdderInputB[19] = ( AdderInputB[19] & ( (!\AdderInputB[0]~15_combout ) # (\AdderInputB[19]~71_combout ) ) ) # ( !AdderInputB[19] & ( (\AdderInputB[19]~71_combout  & \AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[19]~71_combout ),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!AdderInputB[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[19] .extended_lut = "off";
defparam \AdderInputB[19] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \AdderInputB[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y48_N42
cyclonev_lcell_comb \CRAA32|Carry~6 (
// Equation(s):
// \CRAA32|Carry~6_combout  = ( AdderInputB[19] & ( !AdderInputA[19] ) ) # ( !AdderInputB[19] & ( AdderInputA[19] ) )

	.dataa(gnd),
	.datab(!AdderInputA[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!AdderInputB[19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~6 .extended_lut = "off";
defparam \CRAA32|Carry~6 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \CRAA32|Carry~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N30
cyclonev_lcell_comb \CRAA32|Result[19] (
// Equation(s):
// \CRAA32|Result [19] = ( \CRAA32|Carry [18] & ( !\CRAA32|Carry~6_combout  $ (((!AdderInputA[18] & !AdderInputB[18]))) ) ) # ( !\CRAA32|Carry [18] & ( !\CRAA32|Carry~6_combout  $ (((!AdderInputA[18]) # (!AdderInputB[18]))) ) )

	.dataa(gnd),
	.datab(!AdderInputA[18]),
	.datac(!\CRAA32|Carry~6_combout ),
	.datad(!AdderInputB[18]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[19] .extended_lut = "off";
defparam \CRAA32|Result[19] .lut_mask = 64'h0F3C0F3C3CF03CF0;
defparam \CRAA32|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N12
cyclonev_lcell_comb \InputXORB[19]~19 (
// Equation(s):
// \InputXORB[19]~19_combout  = ( \Registers_ALU[51]~input_o  & ( (\IR_ALU[24]~input_o ) # (\Control_ALU[24]~input_o ) ) ) # ( !\Registers_ALU[51]~input_o  & ( (!\Control_ALU[24]~input_o  & \IR_ALU[24]~input_o ) ) )

	.dataa(!\Control_ALU[24]~input_o ),
	.datab(gnd),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[19]~19 .extended_lut = "off";
defparam \InputXORB[19]~19 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \InputXORB[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N54
cyclonev_lcell_comb \InputXORB[19] (
// Equation(s):
// InputXORB[19] = ( ALURegSelector[1] & ( \InputXORB[19]~19_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[19] ) )

	.dataa(gnd),
	.datab(!\InputXORB[19]~19_combout ),
	.datac(gnd),
	.datad(!InputXORB[19]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[19] .extended_lut = "off";
defparam \InputXORB[19] .lut_mask = 64'h00FF00FF33333333;
defparam \InputXORB[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N6
cyclonev_lcell_comb \InputORB[19]~20 (
// Equation(s):
// \InputORB[19]~20_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[51]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[19]~20 .extended_lut = "off";
defparam \InputORB[19]~20 .lut_mask = 64'h5353535303F303F3;
defparam \InputORB[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N57
cyclonev_lcell_comb \InputORB[19] (
// Equation(s):
// InputORB[19] = ( \InputORB[0]~1_combout  & ( \InputORB[19]~20_combout  ) ) # ( !\InputORB[0]~1_combout  & ( InputORB[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputORB[19]~20_combout ),
	.datad(!InputORB[19]),
	.datae(gnd),
	.dataf(!\InputORB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[19] .extended_lut = "off";
defparam \InputORB[19] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputORB[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N24
cyclonev_lcell_comb \ALU_Registers[19]~105 (
// Equation(s):
// \ALU_Registers[19]~105_combout  = ( !\Registers_ALU[19]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (\ALU_Registers[31]~0_combout  & (InputORB[19]))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [19])))) # 
// (\ALU_Registers[31]~0_combout  & (((InputXORB[19])))))) ) ) # ( \Registers_ALU[19]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputANDB[19])) # (\ALU_Registers[31]~0_combout ))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & 
// (((\CRAA32|Result [19])))) # (\ALU_Registers[31]~0_combout  & (((!InputXORB[19])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[19]),
	.datad(!\CRAA32|Result [19]),
	.datae(!\Registers_ALU[19]~input_o ),
	.dataf(!InputXORB[19]),
	.datag(!InputORB[19]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[19]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[19]~105 .extended_lut = "on";
defparam \ALU_Registers[19]~105 .lut_mask = 64'h02463B7F13572A6E;
defparam \ALU_Registers[19]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N0
cyclonev_lcell_comb \Mul|Add32A|Carry[19] (
// Equation(s):
// \Mul|Add32A|Carry [19] = ( \Mul|Add32A|Carry~12_combout  & ( \Mul|Add32A|Carry~11_combout  & ( (!\Mul|FPP0|BPP18|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP16|PartialProduct~combout ) # ((!\Mul|FPP1|BPP15|PartialProduct~combout  & 
// !\Mul|FPP0|BPP17|PartialProduct~0_combout )))) # (\Mul|FPP0|BPP18|PartialProduct~0_combout  & (!\Mul|FPP1|BPP15|PartialProduct~combout  & (!\Mul|FPP0|BPP17|PartialProduct~0_combout  & !\Mul|FPP1|BPP16|PartialProduct~combout ))) ) ) ) # ( 
// !\Mul|Add32A|Carry~12_combout  & ( \Mul|Add32A|Carry~11_combout  & ( (!\Mul|FPP0|BPP18|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP16|PartialProduct~combout ) # ((!\Mul|FPP1|BPP15|PartialProduct~combout  & !\Mul|FPP0|BPP17|PartialProduct~0_combout )))) # 
// (\Mul|FPP0|BPP18|PartialProduct~0_combout  & (!\Mul|FPP1|BPP15|PartialProduct~combout  & (!\Mul|FPP0|BPP17|PartialProduct~0_combout  & !\Mul|FPP1|BPP16|PartialProduct~combout ))) ) ) ) # ( \Mul|Add32A|Carry~12_combout  & ( !\Mul|Add32A|Carry~11_combout  & 
// ( (!\Mul|FPP0|BPP18|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP16|PartialProduct~combout ) # ((!\Mul|FPP1|BPP15|PartialProduct~combout  & !\Mul|FPP0|BPP17|PartialProduct~0_combout )))) # (\Mul|FPP0|BPP18|PartialProduct~0_combout  & 
// (!\Mul|FPP1|BPP15|PartialProduct~combout  & (!\Mul|FPP0|BPP17|PartialProduct~0_combout  & !\Mul|FPP1|BPP16|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add32A|Carry~12_combout  & ( !\Mul|Add32A|Carry~11_combout  & ( 
// (!\Mul|FPP0|BPP18|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP15|PartialProduct~combout ) # ((!\Mul|FPP0|BPP17|PartialProduct~0_combout ) # (!\Mul|FPP1|BPP16|PartialProduct~combout )))) # (\Mul|FPP0|BPP18|PartialProduct~0_combout  & 
// (!\Mul|FPP1|BPP16|PartialProduct~combout  & ((!\Mul|FPP1|BPP15|PartialProduct~combout ) # (!\Mul|FPP0|BPP17|PartialProduct~0_combout )))) ) ) )

	.dataa(!\Mul|FPP0|BPP18|PartialProduct~0_combout ),
	.datab(!\Mul|FPP1|BPP15|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP17|PartialProduct~0_combout ),
	.datad(!\Mul|FPP1|BPP16|PartialProduct~combout ),
	.datae(!\Mul|Add32A|Carry~12_combout ),
	.dataf(!\Mul|Add32A|Carry~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry[19] .extended_lut = "off";
defparam \Mul|Add32A|Carry[19] .lut_mask = 64'hFEA8EA80EA80EA80;
defparam \Mul|Add32A|Carry[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N24
cyclonev_lcell_comb \Mul|FPP0|BPP19|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP19|PartialProduct~0_combout  = ( \Registers_ALU[18]~input_o  & ( (\Registers_ALU[32]~input_o  & (!\Registers_ALU[19]~input_o  $ (!\Registers_ALU[33]~input_o ))) ) ) # ( !\Registers_ALU[18]~input_o  & ( !\Registers_ALU[33]~input_o  $ 
// (((!\Registers_ALU[32]~input_o ) # (!\Registers_ALU[19]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP19|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP19|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP19|PartialProduct~0 .lut_mask = 64'h03FC03FC03300330;
defparam \Mul|FPP0|BPP19|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N21
cyclonev_lcell_comb \Mul|FPP1|BPP17|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP17|PartialProduct~combout  = ( \Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ (((!\Registers_ALU[17]~input_o ))))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[16]~input_o )) # 
// (\Registers_ALU[35]~input_o ))) ) ) # ( !\Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[35]~input_o  & (!\Registers_ALU[16]~input_o ))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ 
// (((!\Registers_ALU[17]~input_o ))))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[16]~input_o ),
	.datad(!\Registers_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP17|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP17|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP17|PartialProduct .lut_mask = 64'h51625162579B579B;
defparam \Mul|FPP1|BPP17|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N21
cyclonev_lcell_comb \Mul|Add32A|Result[19] (
// Equation(s):
// \Mul|Add32A|Result [19] = !\Mul|Add32A|Carry [19] $ (!\Mul|FPP0|BPP19|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP17|PartialProduct~combout ))

	.dataa(!\Mul|Add32A|Carry [19]),
	.datab(!\Mul|FPP0|BPP19|PartialProduct~0_combout ),
	.datac(gnd),
	.datad(!\Mul|FPP1|BPP17|PartialProduct~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[19] .extended_lut = "off";
defparam \Mul|Add32A|Result[19] .lut_mask = 64'h9966996699669966;
defparam \Mul|Add32A|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y46_N36
cyclonev_lcell_comb \Mul|Add32B|Carry~9 (
// Equation(s):
// \Mul|Add32B|Carry~9_combout  = ( \Mul|Add32B|Carry [16] & ( \Mul|Add32A|Result [16] & ( (\Mul|Add32B|Carry~7_combout  & ((!\Mul|Add30|Result [15] & (\Mul|Add30|Result [14] & \Mul|Add32A|Result [17])) # (\Mul|Add30|Result [15] & ((\Mul|Add32A|Result [17]) 
// # (\Mul|Add30|Result [14]))))) ) ) ) # ( !\Mul|Add32B|Carry [16] & ( \Mul|Add32A|Result [16] & ( (\Mul|Add32B|Carry~7_combout  & ((\Mul|Add32A|Result [17]) # (\Mul|Add30|Result [15]))) ) ) ) # ( \Mul|Add32B|Carry [16] & ( !\Mul|Add32A|Result [16] & ( 
// (\Mul|Add30|Result [15] & (\Mul|Add32B|Carry~7_combout  & \Mul|Add32A|Result [17])) ) ) ) # ( !\Mul|Add32B|Carry [16] & ( !\Mul|Add32A|Result [16] & ( (\Mul|Add32B|Carry~7_combout  & ((!\Mul|Add30|Result [15] & (\Mul|Add30|Result [14] & \Mul|Add32A|Result 
// [17])) # (\Mul|Add30|Result [15] & ((\Mul|Add32A|Result [17]) # (\Mul|Add30|Result [14]))))) ) ) )

	.dataa(!\Mul|Add30|Result [15]),
	.datab(!\Mul|Add32B|Carry~7_combout ),
	.datac(!\Mul|Add30|Result [14]),
	.datad(!\Mul|Add32A|Result [17]),
	.datae(!\Mul|Add32B|Carry [16]),
	.dataf(!\Mul|Add32A|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~9 .extended_lut = "off";
defparam \Mul|Add32B|Carry~9 .lut_mask = 64'h0113001111330113;
defparam \Mul|Add32B|Carry~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N30
cyclonev_lcell_comb \Mul|FPP3|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP13|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[38]~input_o  & (!\Registers_ALU[13]~input_o  $ (!\Registers_ALU[39]~input_o )))) # (\Registers_ALU[37]~input_o  & 
// ((!\Registers_ALU[13]~input_o  $ (!\Registers_ALU[39]~input_o )) # (\Registers_ALU[38]~input_o ))) ) ) # ( !\Registers_ALU[12]~input_o  & ( !\Registers_ALU[39]~input_o  $ (((!\Registers_ALU[13]~input_o ) # (!\Registers_ALU[37]~input_o  $ 
// (\Registers_ALU[38]~input_o )))) ) )

	.dataa(!\Registers_ALU[13]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP13|PartialProduct .lut_mask = 64'h1E4B1E4B127B127B;
defparam \Mul|FPP3|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y45_N0
cyclonev_lcell_comb \Mul|FPP2|BPP15|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP15|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o  & (!\Registers_ALU[14]~input_o )) # (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[15]~input_o ))))) # 
// (\Registers_ALU[35]~input_o  & (((!\Registers_ALU[15]~input_o )) # (\Registers_ALU[36]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[36]~input_o  & ((\Registers_ALU[15]~input_o )))) # 
// (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o  & ((\Registers_ALU[15]~input_o ))) # (\Registers_ALU[36]~input_o  & (\Registers_ALU[14]~input_o )))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[36]~input_o ),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP15|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP15|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP15|PartialProduct .lut_mask = 64'h01670167F791F791;
defparam \Mul|FPP2|BPP15|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N27
cyclonev_lcell_comb \Mul|Add30|Result[17] (
// Equation(s):
// \Mul|Add30|Result [17] = ( \Mul|FPP2|BPP15|PartialProduct~combout  & ( !\Mul|FPP3|BPP13|PartialProduct~combout  $ (((!\Mul|Add30|Carry [16] & ((\Mul|FPP3|BPP12|PartialProduct~combout ) # (\Mul|FPP2|BPP14|PartialProduct~combout ))) # (\Mul|Add30|Carry [16] 
// & (\Mul|FPP2|BPP14|PartialProduct~combout  & \Mul|FPP3|BPP12|PartialProduct~combout )))) ) ) # ( !\Mul|FPP2|BPP15|PartialProduct~combout  & ( !\Mul|FPP3|BPP13|PartialProduct~combout  $ (((!\Mul|Add30|Carry [16] & (!\Mul|FPP2|BPP14|PartialProduct~combout  
// & !\Mul|FPP3|BPP12|PartialProduct~combout )) # (\Mul|Add30|Carry [16] & ((!\Mul|FPP2|BPP14|PartialProduct~combout ) # (!\Mul|FPP3|BPP12|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add30|Carry [16]),
	.datab(!\Mul|FPP2|BPP14|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP12|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP13|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP15|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[17] .extended_lut = "off";
defparam \Mul|Add30|Result[17] .lut_mask = 64'h2BD42BD4D42BD42B;
defparam \Mul|Add30|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N42
cyclonev_lcell_comb \Mul|Add32B|Carry~8 (
// Equation(s):
// \Mul|Add32B|Carry~8_combout  = ( \Mul|Add30|Result [16] & ( \Mul|Add32A|Carry~11_combout  & ( !\Mul|Add32A|Carry~13_combout  $ (((!\Mul|FPP1|BPP15|PartialProduct~combout  & !\Mul|FPP0|BPP17|PartialProduct~0_combout ))) ) ) ) # ( \Mul|Add30|Result [16] & ( 
// !\Mul|Add32A|Carry~11_combout  & ( !\Mul|Add32A|Carry~13_combout  $ (((!\Mul|Add32A|Carry~12_combout  & ((!\Mul|FPP1|BPP15|PartialProduct~combout ) # (!\Mul|FPP0|BPP17|PartialProduct~0_combout ))) # (\Mul|Add32A|Carry~12_combout  & 
// (!\Mul|FPP1|BPP15|PartialProduct~combout  & !\Mul|FPP0|BPP17|PartialProduct~0_combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~12_combout ),
	.datab(!\Mul|FPP1|BPP15|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP17|PartialProduct~0_combout ),
	.datad(!\Mul|Add32A|Carry~13_combout ),
	.datae(!\Mul|Add30|Result [16]),
	.dataf(!\Mul|Add32A|Carry~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~8 .extended_lut = "off";
defparam \Mul|Add32B|Carry~8 .lut_mask = 64'h000017E800003FC0;
defparam \Mul|Add32B|Carry~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N30
cyclonev_lcell_comb \Mul|Add32B|Result[19] (
// Equation(s):
// \Mul|Add32B|Result [19] = !\Mul|Add32A|Result [19] $ (!\Mul|Add30|Result [17] $ (((\Mul|Add32B|Carry~8_combout ) # (\Mul|Add32B|Carry~9_combout ))))

	.dataa(!\Mul|Add32A|Result [19]),
	.datab(!\Mul|Add32B|Carry~9_combout ),
	.datac(!\Mul|Add30|Result [17]),
	.datad(!\Mul|Add32B|Carry~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[19] .extended_lut = "off";
defparam \Mul|Add32B|Result[19] .lut_mask = 64'h69A569A569A569A5;
defparam \Mul|Add32B|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N18
cyclonev_lcell_comb \Mul|Add26B|Carry[13] (
// Equation(s):
// \Mul|Add26B|Carry [13] = ( \Mul|Add26A|Result [12] & ( \Mul|Add26A|Carry [11] & ( ((!\Mul|Add26B|Carry [11] & (\Mul|Add22|Result [7] & !\Mul|Add26A|Carry~2_combout )) # (\Mul|Add26B|Carry [11] & ((!\Mul|Add26A|Carry~2_combout ) # (\Mul|Add22|Result 
// [7])))) # (\Mul|Add22|Result [8]) ) ) ) # ( !\Mul|Add26A|Result [12] & ( \Mul|Add26A|Carry [11] & ( (\Mul|Add22|Result [8] & ((!\Mul|Add26B|Carry [11] & (\Mul|Add22|Result [7] & !\Mul|Add26A|Carry~2_combout )) # (\Mul|Add26B|Carry [11] & 
// ((!\Mul|Add26A|Carry~2_combout ) # (\Mul|Add22|Result [7]))))) ) ) ) # ( \Mul|Add26A|Result [12] & ( !\Mul|Add26A|Carry [11] & ( ((!\Mul|Add26B|Carry [11] & (\Mul|Add22|Result [7] & \Mul|Add26A|Carry~2_combout )) # (\Mul|Add26B|Carry [11] & 
// ((\Mul|Add26A|Carry~2_combout ) # (\Mul|Add22|Result [7])))) # (\Mul|Add22|Result [8]) ) ) ) # ( !\Mul|Add26A|Result [12] & ( !\Mul|Add26A|Carry [11] & ( (\Mul|Add22|Result [8] & ((!\Mul|Add26B|Carry [11] & (\Mul|Add22|Result [7] & 
// \Mul|Add26A|Carry~2_combout )) # (\Mul|Add26B|Carry [11] & ((\Mul|Add26A|Carry~2_combout ) # (\Mul|Add22|Result [7]))))) ) ) )

	.dataa(!\Mul|Add26B|Carry [11]),
	.datab(!\Mul|Add22|Result [8]),
	.datac(!\Mul|Add22|Result [7]),
	.datad(!\Mul|Add26A|Carry~2_combout ),
	.datae(!\Mul|Add26A|Result [12]),
	.dataf(!\Mul|Add26A|Carry [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[13] .extended_lut = "off";
defparam \Mul|Add26B|Carry[13] .lut_mask = 64'h0113377F13017F37;
defparam \Mul|Add26B|Carry[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N54
cyclonev_lcell_comb \Mul|FPP7|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP5|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ ((!\Registers_ALU[5]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[4]~input_o )) # 
// (\Registers_ALU[47]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[4]~input_o )))) # (\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ 
// ((!\Registers_ALU[5]~input_o )))) ) )

	.dataa(!\Registers_ALU[46]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP5|PartialProduct .lut_mask = 64'h36143614397D397D;
defparam \Mul|FPP7|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N3
cyclonev_lcell_comb \Mul|FPP6|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP7|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & ((!\Registers_ALU[45]~input_o  $ (!\Registers_ALU[7]~input_o )))) # (\Registers_ALU[44]~input_o  & (((\Registers_ALU[45]~input_o )) # 
// (\Registers_ALU[6]~input_o ))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & (!\Registers_ALU[6]~input_o  & (\Registers_ALU[45]~input_o ))) # (\Registers_ALU[44]~input_o  & ((!\Registers_ALU[45]~input_o  $ 
// (!\Registers_ALU[7]~input_o )))) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(!\Registers_ALU[7]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP7|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP6|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N33
cyclonev_lcell_comb \Mul|Add22|Result[9] (
// Equation(s):
// \Mul|Add22|Result [9] = ( \Mul|Add22|Carry [8] & ( !\Mul|FPP7|BPP5|PartialProduct~combout  $ (!\Mul|FPP6|BPP7|PartialProduct~combout  $ (((\Mul|FPP7|BPP4|PartialProduct~combout ) # (\Mul|FPP6|BPP6|PartialProduct~combout )))) ) ) # ( !\Mul|Add22|Carry [8] 
// & ( !\Mul|FPP7|BPP5|PartialProduct~combout  $ (!\Mul|FPP6|BPP7|PartialProduct~combout  $ (((\Mul|FPP6|BPP6|PartialProduct~combout  & \Mul|FPP7|BPP4|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP7|BPP5|PartialProduct~combout ),
	.datab(!\Mul|FPP6|BPP6|PartialProduct~combout ),
	.datac(!\Mul|FPP7|BPP4|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP7|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[9] .extended_lut = "off";
defparam \Mul|Add22|Result[9] .lut_mask = 64'h56A956A96A956A95;
defparam \Mul|Add22|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N15
cyclonev_lcell_comb \Mul|FPP4|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP11|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & ((!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[11]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o )) # 
// (\Registers_ALU[10]~input_o ))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[10]~input_o  & (\Registers_ALU[41]~input_o ))) # (\Registers_ALU[40]~input_o  & ((!\Registers_ALU[41]~input_o  $ 
// (!\Registers_ALU[11]~input_o )))) ) )

	.dataa(!\Registers_ALU[10]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[40]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP11|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP4|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N33
cyclonev_lcell_comb \Mul|FPP5|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP9|PartialProduct~combout  = ( \Registers_ALU[8]~input_o  & ( (!\Registers_ALU[41]~input_o  & (\Registers_ALU[42]~input_o  & (!\Registers_ALU[9]~input_o  $ (!\Registers_ALU[43]~input_o )))) # (\Registers_ALU[41]~input_o  & 
// ((!\Registers_ALU[9]~input_o  $ (!\Registers_ALU[43]~input_o )) # (\Registers_ALU[42]~input_o ))) ) ) # ( !\Registers_ALU[8]~input_o  & ( !\Registers_ALU[43]~input_o  $ (((!\Registers_ALU[9]~input_o ) # (!\Registers_ALU[41]~input_o  $ 
// (\Registers_ALU[42]~input_o )))) ) )

	.dataa(!\Registers_ALU[9]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\Registers_ALU[42]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP9|PartialProduct .lut_mask = 64'h1E4B1E4B127B127B;
defparam \Mul|FPP5|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N6
cyclonev_lcell_comb \Mul|Add26A|Result[13] (
// Equation(s):
// \Mul|Add26A|Result [13] = ( \Mul|Add26A|Carry~4_combout  & ( \Mul|FPP5|BPP9|PartialProduct~combout  & ( !\Mul|FPP4|BPP11|PartialProduct~combout  $ (((\Mul|FPP5|BPP8|PartialProduct~combout ) # (\Mul|FPP4|BPP10|PartialProduct~combout ))) ) ) ) # ( 
// !\Mul|Add26A|Carry~4_combout  & ( \Mul|FPP5|BPP9|PartialProduct~combout  & ( !\Mul|FPP4|BPP11|PartialProduct~combout  $ (((!\Mul|Add26A|Carry~3_combout  & (\Mul|FPP4|BPP10|PartialProduct~combout  & \Mul|FPP5|BPP8|PartialProduct~combout )) # 
// (\Mul|Add26A|Carry~3_combout  & ((\Mul|FPP5|BPP8|PartialProduct~combout ) # (\Mul|FPP4|BPP10|PartialProduct~combout ))))) ) ) ) # ( \Mul|Add26A|Carry~4_combout  & ( !\Mul|FPP5|BPP9|PartialProduct~combout  & ( !\Mul|FPP4|BPP11|PartialProduct~combout  $ 
// (((!\Mul|FPP4|BPP10|PartialProduct~combout  & !\Mul|FPP5|BPP8|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add26A|Carry~4_combout  & ( !\Mul|FPP5|BPP9|PartialProduct~combout  & ( !\Mul|FPP4|BPP11|PartialProduct~combout  $ (((!\Mul|Add26A|Carry~3_combout  & 
// ((!\Mul|FPP4|BPP10|PartialProduct~combout ) # (!\Mul|FPP5|BPP8|PartialProduct~combout ))) # (\Mul|Add26A|Carry~3_combout  & (!\Mul|FPP4|BPP10|PartialProduct~combout  & !\Mul|FPP5|BPP8|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|Add26A|Carry~3_combout ),
	.datab(!\Mul|FPP4|BPP10|PartialProduct~combout ),
	.datac(!\Mul|FPP5|BPP8|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP11|PartialProduct~combout ),
	.datae(!\Mul|Add26A|Carry~4_combout ),
	.dataf(!\Mul|FPP5|BPP9|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[13] .extended_lut = "off";
defparam \Mul|Add26A|Result[13] .lut_mask = 64'h17E83FC0E817C03F;
defparam \Mul|Add26A|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N36
cyclonev_lcell_comb \Mul|Add26B|Result[13] (
// Equation(s):
// \Mul|Add26B|Result [13] = ( \Mul|Add26A|Result [13] & ( !\Mul|Add26B|Carry [13] $ (\Mul|Add22|Result [9]) ) ) # ( !\Mul|Add26A|Result [13] & ( !\Mul|Add26B|Carry [13] $ (!\Mul|Add22|Result [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add26B|Carry [13]),
	.datad(!\Mul|Add22|Result [9]),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[13] .extended_lut = "off";
defparam \Mul|Add26B|Result[13] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add26B|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N51
cyclonev_lcell_comb \Mul|Add32C|Result[19] (
// Equation(s):
// \Mul|Add32C|Result [19] = ( \Mul|Add32C|Carry [18] & ( !\Mul|Add32B|Result [19] $ (!\Mul|Add26B|Result [13] $ (((\Mul|Add26B|Result [12]) # (\Mul|Add32B|Result [18])))) ) ) # ( !\Mul|Add32C|Carry [18] & ( !\Mul|Add32B|Result [19] $ (!\Mul|Add26B|Result 
// [13] $ (((\Mul|Add32B|Result [18] & \Mul|Add26B|Result [12])))) ) )

	.dataa(!\Mul|Add32B|Result [18]),
	.datab(!\Mul|Add26B|Result [12]),
	.datac(!\Mul|Add32B|Result [19]),
	.datad(!\Mul|Add26B|Result [13]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[19] .extended_lut = "off";
defparam \Mul|Add32C|Result[19] .lut_mask = 64'h1EE11EE178877887;
defparam \Mul|Add32C|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N36
cyclonev_lcell_comb \Mul|FPP8|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP3|PartialProduct~combout  = ( \Registers_ALU[47]~input_o  & ( (!\Registers_ALU[48]~input_o  & (!\Registers_ALU[49]~input_o  $ (((!\Registers_ALU[3]~input_o ))))) # (\Registers_ALU[48]~input_o  & (((\Registers_ALU[2]~input_o )) # 
// (\Registers_ALU[49]~input_o ))) ) ) # ( !\Registers_ALU[47]~input_o  & ( (!\Registers_ALU[48]~input_o  & (\Registers_ALU[49]~input_o  & (!\Registers_ALU[2]~input_o ))) # (\Registers_ALU[48]~input_o  & (!\Registers_ALU[49]~input_o  $ 
// (((!\Registers_ALU[3]~input_o ))))) ) )

	.dataa(!\Registers_ALU[48]~input_o ),
	.datab(!\Registers_ALU[49]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP3|PartialProduct .lut_mask = 64'h31643164379D379D;
defparam \Mul|FPP8|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N12
cyclonev_lcell_comb \Mul|FPP9|BPP1|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP1|PartialProduct~combout  = ( \Registers_ALU[51]~input_o  & ( (!\Registers_ALU[49]~input_o  & ((!\Registers_ALU[50]~input_o  & (!\Registers_ALU[0]~input_o )) # (\Registers_ALU[50]~input_o  & ((!\Registers_ALU[1]~input_o ))))) # 
// (\Registers_ALU[49]~input_o  & (((!\Registers_ALU[1]~input_o )) # (\Registers_ALU[50]~input_o ))) ) ) # ( !\Registers_ALU[51]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[50]~input_o  & ((\Registers_ALU[1]~input_o )))) # 
// (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[50]~input_o  & ((\Registers_ALU[1]~input_o ))) # (\Registers_ALU[50]~input_o  & (\Registers_ALU[0]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[50]~input_o ),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Registers_ALU[1]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP1|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP1|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP1|PartialProduct .lut_mask = 64'h01670167F791F791;
defparam \Mul|FPP9|BPP1|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N54
cyclonev_lcell_comb \Mul|Add18B|Result[5] (
// Equation(s):
// \Mul|Add18B|Result [5] = ( \Mul|Add18A|Carry~0_combout  & ( \Mul|FPP9|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP8|BPP3|PartialProduct~combout  $ (\Mul|FPP9|BPP1|PartialProduct~combout ) ) ) ) # ( !\Mul|Add18A|Carry~0_combout  & ( 
// \Mul|FPP9|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP8|BPP2|PartialProduct~0_combout  $ (!\Mul|FPP8|BPP3|PartialProduct~combout  $ (\Mul|FPP9|BPP1|PartialProduct~combout )) ) ) ) # ( \Mul|Add18A|Carry~0_combout  & ( 
// !\Mul|FPP9|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP8|BPP2|PartialProduct~0_combout  $ (!\Registers_ALU[51]~input_o  $ (!\Mul|FPP8|BPP3|PartialProduct~combout  $ (!\Mul|FPP9|BPP1|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout  & ( 
// !\Mul|FPP9|BPP0|PartialProduct~0_combout  & ( !\Registers_ALU[51]~input_o  $ (!\Mul|FPP8|BPP3|PartialProduct~combout  $ (\Mul|FPP9|BPP1|PartialProduct~combout )) ) ) )

	.dataa(!\Mul|FPP8|BPP2|PartialProduct~0_combout ),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!\Mul|FPP8|BPP3|PartialProduct~combout ),
	.datad(!\Mul|FPP9|BPP1|PartialProduct~combout ),
	.datae(!\Mul|Add18A|Carry~0_combout ),
	.dataf(!\Mul|FPP9|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[5] .extended_lut = "off";
defparam \Mul|Add18B|Result[5] .lut_mask = 64'h3CC369965AA5F00F;
defparam \Mul|Add18B|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N42
cyclonev_lcell_comb \Mul|Add32D|Carry[19] (
// Equation(s):
// \Mul|Add32D|Carry [19] = ( \Mul|Add32C|Result [17] & ( \Mul|Add32C|Carry [18] & ( (!\Mul|Add32C|Carry~2_combout  & (((!\Mul|Add18B|Carry~0_combout ) # (\Mul|Add18A|Result [3])) # (\Mul|Add32D|Carry [17]))) # (\Mul|Add32C|Carry~2_combout  & 
// (!\Mul|Add18B|Carry~0_combout  & ((\Mul|Add18A|Result [3]) # (\Mul|Add32D|Carry [17])))) ) ) ) # ( !\Mul|Add32C|Result [17] & ( \Mul|Add32C|Carry [18] & ( (!\Mul|Add32C|Carry~2_combout  & ((!\Mul|Add18B|Carry~0_combout ) # ((\Mul|Add32D|Carry [17] & 
// \Mul|Add18A|Result [3])))) # (\Mul|Add32C|Carry~2_combout  & (\Mul|Add32D|Carry [17] & (!\Mul|Add18B|Carry~0_combout  & \Mul|Add18A|Result [3]))) ) ) ) # ( \Mul|Add32C|Result [17] & ( !\Mul|Add32C|Carry [18] & ( (!\Mul|Add32C|Carry~2_combout  & 
// (!\Mul|Add18B|Carry~0_combout  & ((\Mul|Add18A|Result [3]) # (\Mul|Add32D|Carry [17])))) # (\Mul|Add32C|Carry~2_combout  & (((!\Mul|Add18B|Carry~0_combout ) # (\Mul|Add18A|Result [3])) # (\Mul|Add32D|Carry [17]))) ) ) ) # ( !\Mul|Add32C|Result [17] & ( 
// !\Mul|Add32C|Carry [18] & ( (!\Mul|Add32C|Carry~2_combout  & (\Mul|Add32D|Carry [17] & (!\Mul|Add18B|Carry~0_combout  & \Mul|Add18A|Result [3]))) # (\Mul|Add32C|Carry~2_combout  & ((!\Mul|Add18B|Carry~0_combout ) # ((\Mul|Add32D|Carry [17] & 
// \Mul|Add18A|Result [3])))) ) ) )

	.dataa(!\Mul|Add32C|Carry~2_combout ),
	.datab(!\Mul|Add32D|Carry [17]),
	.datac(!\Mul|Add18B|Carry~0_combout ),
	.datad(!\Mul|Add18A|Result [3]),
	.datae(!\Mul|Add32C|Result [17]),
	.dataf(!\Mul|Add32C|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry[19] .extended_lut = "off";
defparam \Mul|Add32D|Carry[19] .lut_mask = 64'h507171F5A0B2B2FA;
defparam \Mul|Add32D|Carry[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N15
cyclonev_lcell_comb \Mul|Add32D|Result[19] (
// Equation(s):
// \Mul|Add32D|Result [19] = ( \Mul|Add32D|Carry [19] & ( !\Mul|Add32C|Result [19] $ (\Mul|Add18B|Result [5]) ) ) # ( !\Mul|Add32D|Carry [19] & ( !\Mul|Add32C|Result [19] $ (!\Mul|Add18B|Result [5]) ) )

	.dataa(!\Mul|Add32C|Result [19]),
	.datab(gnd),
	.datac(!\Mul|Add18B|Result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add32D|Carry [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[19] .extended_lut = "off";
defparam \Mul|Add32D|Result[19] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add32D|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N54
cyclonev_lcell_comb \LS|D19~feeder (
// Equation(s):
// \LS|D19~feeder_combout  = ( LSRDataIn[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D19~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D19~feeder .extended_lut = "off";
defparam \LS|D19~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D19~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y45_N56
dffeas \LS|D19 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D19~feeder_combout ),
	.asdata(\LS|D18~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D19 .is_wysiwyg = "true";
defparam \LS|D19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N9
cyclonev_lcell_comb \ALU_Registers[19]~14 (
// Equation(s):
// \ALU_Registers[19]~14_combout  = ( !\LS|D19~q  & ( (!\LSR|D19~q  & !\ASR|D19~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LSR|D19~q ),
	.datad(!\ASR|D19~q ),
	.datae(gnd),
	.dataf(!\LS|D19~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[19]~14 .extended_lut = "off";
defparam \ALU_Registers[19]~14 .lut_mask = 64'hF000F00000000000;
defparam \ALU_Registers[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N36
cyclonev_lcell_comb \ALU_Registers[19]~15 (
// Equation(s):
// \ALU_Registers[19]~15_combout  = ( \ALU_Registers[19]~14_combout  & ( (!\Control_ALU[31]~input_o  & (\ALU_Registers[19]~105_combout  & (!\Control_ALU[23]~input_o ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [19])))) ) ) # ( 
// !\ALU_Registers[19]~14_combout  & ( (!\Control_ALU[31]~input_o  & (((\Control_ALU[23]~input_o )) # (\ALU_Registers[19]~105_combout ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [19])))) ) )

	.dataa(!\ALU_Registers[19]~105_combout ),
	.datab(!\Control_ALU[31]~input_o ),
	.datac(!\Control_ALU[23]~input_o ),
	.datad(!\Mul|Add32D|Result [19]),
	.datae(gnd),
	.dataf(!\ALU_Registers[19]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[19]~15 .extended_lut = "off";
defparam \ALU_Registers[19]~15 .lut_mask = 64'h4C7F4C7F40734073;
defparam \ALU_Registers[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N39
cyclonev_lcell_comb \ALU_Registers[19]$latch (
// Equation(s):
// \ALU_Registers[19]$latch~combout  = ( \ALU_Registers[19]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[19]~15_combout ) ) ) # ( !\ALU_Registers[19]$latch~combout  & ( (\ALU_Registers[19]~15_combout  & \ALU_Registers[31]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[19]~15_combout ),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[19]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[19]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[19]$latch .extended_lut = "off";
defparam \ALU_Registers[19]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_Registers[19]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y28_N44
cyclonev_io_ibuf \Registers_ALU[52]~input (
	.i(Registers_ALU[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[52]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[52]~input .bus_hold = "false";
defparam \Registers_ALU[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N0
cyclonev_lcell_comb \Mul|Add18B|Carry~1 (
// Equation(s):
// \Mul|Add18B|Carry~1_combout  = ( \Mul|Add18A|Carry~0_combout  & ( \Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (!\Mul|FPP8|BPP2|PartialProduct~0_combout  & (\Registers_ALU[51]~input_o  & (!\Mul|FPP8|BPP3|PartialProduct~combout  $ 
// (!\Mul|FPP9|BPP1|PartialProduct~combout )))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout  & ( \Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (\Mul|FPP8|BPP2|PartialProduct~0_combout  & (\Registers_ALU[51]~input_o  & (!\Mul|FPP8|BPP3|PartialProduct~combout  $ 
// (!\Mul|FPP9|BPP1|PartialProduct~combout )))) ) ) ) # ( \Mul|Add18A|Carry~0_combout  & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (\Mul|FPP8|BPP2|PartialProduct~0_combout  & (\Registers_ALU[51]~input_o  & (!\Mul|FPP8|BPP3|PartialProduct~combout  $ 
// (\Mul|FPP9|BPP1|PartialProduct~combout )))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout  & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (!\Mul|FPP8|BPP2|PartialProduct~0_combout  & (\Registers_ALU[51]~input_o  & (!\Mul|FPP8|BPP3|PartialProduct~combout  $ 
// (!\Mul|FPP9|BPP1|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|FPP8|BPP2|PartialProduct~0_combout ),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!\Mul|FPP8|BPP3|PartialProduct~combout ),
	.datad(!\Mul|FPP9|BPP1|PartialProduct~combout ),
	.datae(!\Mul|Add18A|Carry~0_combout ),
	.dataf(!\Mul|FPP9|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry~1 .extended_lut = "off";
defparam \Mul|Add18B|Carry~1 .lut_mask = 64'h0220100101100220;
defparam \Mul|Add18B|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N33
cyclonev_lcell_comb \Mul|FPP9|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP2|PartialProduct~combout  = ( \Registers_ALU[2]~input_o  & ( (!\Registers_ALU[49]~input_o  & ((!\Registers_ALU[51]~input_o  & ((\Registers_ALU[50]~input_o ))) # (\Registers_ALU[51]~input_o  & (!\Registers_ALU[1]~input_o  & 
// !\Registers_ALU[50]~input_o )))) # (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[50]~input_o ) # (\Registers_ALU[1]~input_o ))) # (\Registers_ALU[51]~input_o  & ((\Registers_ALU[50]~input_o ))))) ) ) # ( 
// !\Registers_ALU[2]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[1]~input_o ) # (\Registers_ALU[50]~input_o )))) # (\Registers_ALU[49]~input_o  & (((\Registers_ALU[1]~input_o  & \Registers_ALU[50]~input_o )) 
// # (\Registers_ALU[51]~input_o ))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[51]~input_o ),
	.datad(!\Registers_ALU[50]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP2|PartialProduct .lut_mask = 64'h0D1F0D1F58B558B5;
defparam \Mul|FPP9|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y45_N6
cyclonev_lcell_comb \Mul|Add18A|Carry[6] (
// Equation(s):
// \Mul|Add18A|Carry [6] = ( \Mul|Add18A|Carry~0_combout  & ( \Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (!\Mul|FPP8|BPP3|PartialProduct~combout  & (\Mul|FPP9|BPP1|PartialProduct~combout  & ((!\Registers_ALU[51]~input_o ) # 
// (\Mul|FPP8|BPP2|PartialProduct~0_combout )))) # (\Mul|FPP8|BPP3|PartialProduct~combout  & (((!\Registers_ALU[51]~input_o ) # (\Mul|FPP9|BPP1|PartialProduct~combout )) # (\Mul|FPP8|BPP2|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout  & 
// ( \Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (!\Mul|FPP8|BPP3|PartialProduct~combout  & (\Mul|FPP8|BPP2|PartialProduct~0_combout  & (!\Registers_ALU[51]~input_o  & \Mul|FPP9|BPP1|PartialProduct~combout ))) # (\Mul|FPP8|BPP3|PartialProduct~combout  & 
// (((\Mul|FPP8|BPP2|PartialProduct~0_combout  & !\Registers_ALU[51]~input_o )) # (\Mul|FPP9|BPP1|PartialProduct~combout ))) ) ) ) # ( \Mul|Add18A|Carry~0_combout  & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (!\Mul|FPP8|BPP3|PartialProduct~combout  & 
// (\Mul|FPP9|BPP1|PartialProduct~combout  & ((\Registers_ALU[51]~input_o ) # (\Mul|FPP8|BPP2|PartialProduct~0_combout )))) # (\Mul|FPP8|BPP3|PartialProduct~combout  & (((\Mul|FPP9|BPP1|PartialProduct~combout ) # (\Registers_ALU[51]~input_o )) # 
// (\Mul|FPP8|BPP2|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|Add18A|Carry~0_combout  & ( !\Mul|FPP9|BPP0|PartialProduct~0_combout  & ( (!\Mul|FPP8|BPP3|PartialProduct~combout  & (\Mul|FPP8|BPP2|PartialProduct~0_combout  & (\Registers_ALU[51]~input_o  & 
// \Mul|FPP9|BPP1|PartialProduct~combout ))) # (\Mul|FPP8|BPP3|PartialProduct~combout  & (((\Mul|FPP8|BPP2|PartialProduct~0_combout  & \Registers_ALU[51]~input_o )) # (\Mul|FPP9|BPP1|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|FPP8|BPP2|PartialProduct~0_combout ),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!\Mul|FPP8|BPP3|PartialProduct~combout ),
	.datad(!\Mul|FPP9|BPP1|PartialProduct~combout ),
	.datae(!\Mul|Add18A|Carry~0_combout ),
	.dataf(!\Mul|FPP9|BPP0|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[6] .extended_lut = "off";
defparam \Mul|Add18A|Carry[6] .lut_mask = 64'h011F077F044F0DDF;
defparam \Mul|Add18A|Carry[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N12
cyclonev_lcell_comb \Mul|FPP8|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP4|PartialProduct~combout  = ( \Registers_ALU[4]~input_o  & ( (!\Registers_ALU[3]~input_o  & (!\Registers_ALU[48]~input_o  $ (!\Registers_ALU[49]~input_o  $ (\Registers_ALU[47]~input_o )))) # (\Registers_ALU[3]~input_o  & 
// ((!\Registers_ALU[48]~input_o  & (!\Registers_ALU[49]~input_o  & \Registers_ALU[47]~input_o )) # (\Registers_ALU[48]~input_o  & ((!\Registers_ALU[49]~input_o ) # (\Registers_ALU[47]~input_o ))))) ) ) # ( !\Registers_ALU[4]~input_o  & ( 
// (!\Registers_ALU[3]~input_o  & (((\Registers_ALU[49]~input_o )))) # (\Registers_ALU[3]~input_o  & ((!\Registers_ALU[48]~input_o  & (\Registers_ALU[49]~input_o  & \Registers_ALU[47]~input_o )) # (\Registers_ALU[48]~input_o  & ((\Registers_ALU[47]~input_o ) 
// # (\Registers_ALU[49]~input_o ))))) ) )

	.dataa(!\Registers_ALU[3]~input_o ),
	.datab(!\Registers_ALU[48]~input_o ),
	.datac(!\Registers_ALU[49]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP4|PartialProduct .lut_mask = 64'h0B1F0B1F38D338D3;
defparam \Mul|FPP8|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N24
cyclonev_lcell_comb \Mul|Add18A|Result[6] (
// Equation(s):
// \Mul|Add18A|Result [6] = ( \Mul|FPP8|BPP4|PartialProduct~combout  & ( !\Mul|FPP9|BPP2|PartialProduct~combout  $ (\Mul|Add18A|Carry [6]) ) ) # ( !\Mul|FPP8|BPP4|PartialProduct~combout  & ( !\Mul|FPP9|BPP2|PartialProduct~combout  $ (!\Mul|Add18A|Carry [6]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP9|BPP2|PartialProduct~combout ),
	.datad(!\Mul|Add18A|Carry [6]),
	.datae(gnd),
	.dataf(!\Mul|FPP8|BPP4|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[6] .extended_lut = "off";
defparam \Mul|Add18A|Result[6] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add18A|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N42
cyclonev_lcell_comb \Mul|Add18B|Result[6] (
// Equation(s):
// \Mul|Add18B|Result [6] = ( \Mul|Add18A|Result [6] & ( !\Mul|Add18B|Carry~1_combout  $ (((\Registers_ALU[0]~input_o  & (!\Registers_ALU[51]~input_o  $ (!\Registers_ALU[52]~input_o ))))) ) ) # ( !\Mul|Add18A|Result [6] & ( !\Mul|Add18B|Carry~1_combout  $ 
// (((!\Registers_ALU[0]~input_o ) # (!\Registers_ALU[51]~input_o  $ (\Registers_ALU[52]~input_o )))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(!\Registers_ALU[52]~input_o ),
	.datad(!\Mul|Add18B|Carry~1_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add18A|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[6] .extended_lut = "off";
defparam \Mul|Add18B|Result[6] .lut_mask = 64'h12ED12EDED12ED12;
defparam \Mul|Add18B|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N9
cyclonev_lcell_comb \Mul|FPP0|BPP20|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP20|PartialProduct~0_combout  = ( \Registers_ALU[20]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[32]~input_o )) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[32]~input_o  & !\Registers_ALU[19]~input_o )) ) ) # ( 
// !\Registers_ALU[20]~input_o  & ( (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[19]~input_o ) # (\Registers_ALU[32]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[19]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP20|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP20|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP20|PartialProduct~0 .lut_mask = 64'h5511551166226622;
defparam \Mul|FPP0|BPP20|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N42
cyclonev_lcell_comb \Mul|FPP1|BPP18|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP18|PartialProduct~combout  = ( \Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ (((!\Registers_ALU[18]~input_o ))))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[17]~input_o )) # 
// (\Registers_ALU[35]~input_o ))) ) ) # ( !\Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (\Registers_ALU[35]~input_o  & (!\Registers_ALU[17]~input_o ))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ 
// (((!\Registers_ALU[18]~input_o ))))) ) )

	.dataa(!\Registers_ALU[35]~input_o ),
	.datab(!\Registers_ALU[17]~input_o ),
	.datac(!\Registers_ALU[18]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP18|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP18|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP18|PartialProduct .lut_mask = 64'h445A445A5A775A77;
defparam \Mul|FPP1|BPP18|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N48
cyclonev_lcell_comb \Mul|Add32A|Carry~14 (
// Equation(s):
// \Mul|Add32A|Carry~14_combout  = ( \Mul|FPP1|BPP18|PartialProduct~combout  & ( !\Mul|FPP0|BPP20|PartialProduct~0_combout  ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout  & ( \Mul|FPP0|BPP20|PartialProduct~0_combout  ) )

	.dataa(gnd),
	.datab(!\Mul|FPP0|BPP20|PartialProduct~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP18|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~14 .extended_lut = "off";
defparam \Mul|Add32A|Carry~14 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Mul|Add32A|Carry~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N51
cyclonev_lcell_comb \Mul|FPP2|BPP16|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP16|PartialProduct~combout  = ( \Registers_ALU[36]~input_o  & ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[35]~input_o ) # (\Registers_ALU[15]~input_o ))) # (\Registers_ALU[37]~input_o  & 
// (\Registers_ALU[35]~input_o )) ) ) ) # ( !\Registers_ALU[36]~input_o  & ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[35]~input_o )) # (\Registers_ALU[37]~input_o  & (!\Registers_ALU[35]~input_o  & 
// !\Registers_ALU[15]~input_o )) ) ) ) # ( \Registers_ALU[36]~input_o  & ( !\Registers_ALU[16]~input_o  & ( ((\Registers_ALU[35]~input_o  & \Registers_ALU[15]~input_o )) # (\Registers_ALU[37]~input_o ) ) ) ) # ( !\Registers_ALU[36]~input_o  & ( 
// !\Registers_ALU[16]~input_o  & ( (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[15]~input_o ) # (\Registers_ALU[35]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(!\Registers_ALU[36]~input_o ),
	.dataf(!\Registers_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP16|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP16|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP16|PartialProduct .lut_mask = 64'h5505555F5A0AA5AF;
defparam \Mul|FPP2|BPP16|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N9
cyclonev_lcell_comb \Mul|FPP3|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP14|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[14]~input_o  $ ((!\Registers_ALU[39]~input_o )))) # (\Registers_ALU[38]~input_o  & (((\Registers_ALU[13]~input_o ) # 
// (\Registers_ALU[39]~input_o )))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (((\Registers_ALU[39]~input_o  & !\Registers_ALU[13]~input_o )))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[14]~input_o  $ 
// ((!\Registers_ALU[39]~input_o )))) ) )

	.dataa(!\Registers_ALU[38]~input_o ),
	.datab(!\Registers_ALU[14]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[13]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP14|PartialProduct .lut_mask = 64'h1E141E142D7D2D7D;
defparam \Mul|FPP3|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N15
cyclonev_lcell_comb \Mul|Add30|Carry~7 (
// Equation(s):
// \Mul|Add30|Carry~7_combout  = !\Mul|FPP2|BPP16|PartialProduct~combout  $ (!\Mul|FPP3|BPP14|PartialProduct~combout )

	.dataa(!\Mul|FPP2|BPP16|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP14|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~7 .extended_lut = "off";
defparam \Mul|Add30|Carry~7 .lut_mask = 64'h6666666666666666;
defparam \Mul|Add30|Carry~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N30
cyclonev_lcell_comb \Mul|Add30|Result[18] (
// Equation(s):
// \Mul|Add30|Result [18] = ( \Mul|FPP3|BPP13|PartialProduct~combout  & ( \Mul|FPP3|BPP12|PartialProduct~combout  & ( !\Mul|Add30|Carry~7_combout  $ (((!\Mul|FPP2|BPP15|PartialProduct~combout  & (\Mul|Add30|Carry [16] & 
// !\Mul|FPP2|BPP14|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout  & ( \Mul|FPP3|BPP12|PartialProduct~combout  & ( !\Mul|Add30|Carry~7_combout  $ (((!\Mul|FPP2|BPP15|PartialProduct~combout ) # ((\Mul|Add30|Carry [16] & 
// !\Mul|FPP2|BPP14|PartialProduct~combout )))) ) ) ) # ( \Mul|FPP3|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP12|PartialProduct~combout  & ( !\Mul|Add30|Carry~7_combout  $ (((!\Mul|FPP2|BPP15|PartialProduct~combout  & 
// ((!\Mul|FPP2|BPP14|PartialProduct~combout ) # (\Mul|Add30|Carry [16]))))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP12|PartialProduct~combout  & ( !\Mul|Add30|Carry~7_combout  $ (((!\Mul|FPP2|BPP15|PartialProduct~combout ) # 
// ((!\Mul|FPP2|BPP14|PartialProduct~combout ) # (\Mul|Add30|Carry [16])))) ) ) )

	.dataa(!\Mul|FPP2|BPP15|PartialProduct~combout ),
	.datab(!\Mul|Add30|Carry~7_combout ),
	.datac(!\Mul|Add30|Carry [16]),
	.datad(!\Mul|FPP2|BPP14|PartialProduct~combout ),
	.datae(!\Mul|FPP3|BPP13|PartialProduct~combout ),
	.dataf(!\Mul|FPP3|BPP12|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[18] .extended_lut = "off";
defparam \Mul|Add30|Result[18] .lut_mask = 64'h336366C66366C6CC;
defparam \Mul|Add30|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N57
cyclonev_lcell_comb \Mul|Add32B|Carry~10 (
// Equation(s):
// \Mul|Add32B|Carry~10_combout  = ( \Mul|Add30|Result [18] & ( !\Mul|Add32A|Carry~14_combout  $ (((!\Mul|Add32A|Carry [19] & ((\Mul|FPP1|BPP17|PartialProduct~combout ) # (\Mul|FPP0|BPP19|PartialProduct~0_combout ))) # (\Mul|Add32A|Carry [19] & 
// (\Mul|FPP0|BPP19|PartialProduct~0_combout  & \Mul|FPP1|BPP17|PartialProduct~combout )))) ) ) # ( !\Mul|Add30|Result [18] & ( !\Mul|Add32A|Carry~14_combout  $ (((!\Mul|Add32A|Carry [19] & (!\Mul|FPP0|BPP19|PartialProduct~0_combout  & 
// !\Mul|FPP1|BPP17|PartialProduct~combout )) # (\Mul|Add32A|Carry [19] & ((!\Mul|FPP0|BPP19|PartialProduct~0_combout ) # (!\Mul|FPP1|BPP17|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add32A|Carry [19]),
	.datab(!\Mul|FPP0|BPP19|PartialProduct~0_combout ),
	.datac(!\Mul|Add32A|Carry~14_combout ),
	.datad(!\Mul|FPP1|BPP17|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~10 .extended_lut = "off";
defparam \Mul|Add32B|Carry~10 .lut_mask = 64'h2DB42DB4D24BD24B;
defparam \Mul|Add32B|Carry~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N0
cyclonev_lcell_comb \Mul|FPP7|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP6|PartialProduct~combout  = ( \Registers_ALU[5]~input_o  & ( (!\Registers_ALU[45]~input_o  & (\Registers_ALU[46]~input_o  & (!\Registers_ALU[6]~input_o  $ (!\Registers_ALU[47]~input_o )))) # (\Registers_ALU[45]~input_o  & 
// ((!\Registers_ALU[6]~input_o  $ (!\Registers_ALU[47]~input_o )) # (\Registers_ALU[46]~input_o ))) ) ) # ( !\Registers_ALU[5]~input_o  & ( !\Registers_ALU[47]~input_o  $ (((!\Registers_ALU[6]~input_o ) # (!\Registers_ALU[45]~input_o  $ 
// (\Registers_ALU[46]~input_o )))) ) )

	.dataa(!\Registers_ALU[6]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[46]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP6|PartialProduct .lut_mask = 64'h14EB14EB172B172B;
defparam \Mul|FPP7|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N36
cyclonev_lcell_comb \Mul|FPP6|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP8|PartialProduct~combout  = ( \Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (!\Registers_ALU[45]~input_o  $ ((!\Registers_ALU[8]~input_o )))) # (\Registers_ALU[43]~input_o  & (((\Registers_ALU[7]~input_o )) # 
// (\Registers_ALU[45]~input_o ))) ) ) # ( !\Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[7]~input_o )))) # (\Registers_ALU[43]~input_o  & (!\Registers_ALU[45]~input_o  $ 
// ((!\Registers_ALU[8]~input_o )))) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[7]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[44]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP8|PartialProduct .lut_mask = 64'h56125612597B597B;
defparam \Mul|FPP6|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N30
cyclonev_lcell_comb \Mul|Add22|Carry[10] (
// Equation(s):
// \Mul|Add22|Carry [10] = ( \Mul|Add22|Carry [8] & ( (!\Mul|FPP7|BPP5|PartialProduct~combout  & (\Mul|FPP6|BPP7|PartialProduct~combout  & ((\Mul|FPP7|BPP4|PartialProduct~combout ) # (\Mul|FPP6|BPP6|PartialProduct~combout )))) # 
// (\Mul|FPP7|BPP5|PartialProduct~combout  & (((\Mul|FPP7|BPP4|PartialProduct~combout ) # (\Mul|FPP6|BPP7|PartialProduct~combout )) # (\Mul|FPP6|BPP6|PartialProduct~combout ))) ) ) # ( !\Mul|Add22|Carry [8] & ( (!\Mul|FPP7|BPP5|PartialProduct~combout  & 
// (\Mul|FPP6|BPP6|PartialProduct~combout  & (\Mul|FPP6|BPP7|PartialProduct~combout  & \Mul|FPP7|BPP4|PartialProduct~combout ))) # (\Mul|FPP7|BPP5|PartialProduct~combout  & (((\Mul|FPP6|BPP6|PartialProduct~combout  & \Mul|FPP7|BPP4|PartialProduct~combout )) 
// # (\Mul|FPP6|BPP7|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP7|BPP5|PartialProduct~combout ),
	.datab(!\Mul|FPP6|BPP6|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP7|BPP4|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[10] .extended_lut = "off";
defparam \Mul|Add22|Carry[10] .lut_mask = 64'h05170517175F175F;
defparam \Mul|Add22|Carry[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N57
cyclonev_lcell_comb \Mul|Add22|Result[10] (
// Equation(s):
// \Mul|Add22|Result [10] = ( \Mul|Add22|Carry [10] & ( !\Mul|FPP7|BPP6|PartialProduct~combout  $ (\Mul|FPP6|BPP8|PartialProduct~combout ) ) ) # ( !\Mul|Add22|Carry [10] & ( !\Mul|FPP7|BPP6|PartialProduct~combout  $ (!\Mul|FPP6|BPP8|PartialProduct~combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP7|BPP6|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP8|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[10] .extended_lut = "off";
defparam \Mul|Add22|Result[10] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add22|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N48
cyclonev_lcell_comb \Mul|Add26A|Carry[14] (
// Equation(s):
// \Mul|Add26A|Carry [14] = ( \Mul|Add26A|Carry~4_combout  & ( \Mul|FPP5|BPP9|PartialProduct~combout  & ( (!\Mul|FPP4|BPP10|PartialProduct~combout  & (!\Mul|FPP5|BPP8|PartialProduct~combout  & !\Mul|FPP4|BPP11|PartialProduct~combout )) ) ) ) # ( 
// !\Mul|Add26A|Carry~4_combout  & ( \Mul|FPP5|BPP9|PartialProduct~combout  & ( (!\Mul|FPP4|BPP11|PartialProduct~combout  & ((!\Mul|Add26A|Carry~3_combout  & ((!\Mul|FPP4|BPP10|PartialProduct~combout ) # (!\Mul|FPP5|BPP8|PartialProduct~combout ))) # 
// (\Mul|Add26A|Carry~3_combout  & (!\Mul|FPP4|BPP10|PartialProduct~combout  & !\Mul|FPP5|BPP8|PartialProduct~combout )))) ) ) ) # ( \Mul|Add26A|Carry~4_combout  & ( !\Mul|FPP5|BPP9|PartialProduct~combout  & ( (!\Mul|FPP4|BPP11|PartialProduct~combout ) # 
// ((!\Mul|FPP4|BPP10|PartialProduct~combout  & !\Mul|FPP5|BPP8|PartialProduct~combout )) ) ) ) # ( !\Mul|Add26A|Carry~4_combout  & ( !\Mul|FPP5|BPP9|PartialProduct~combout  & ( (!\Mul|FPP4|BPP11|PartialProduct~combout ) # ((!\Mul|Add26A|Carry~3_combout  & 
// ((!\Mul|FPP4|BPP10|PartialProduct~combout ) # (!\Mul|FPP5|BPP8|PartialProduct~combout ))) # (\Mul|Add26A|Carry~3_combout  & (!\Mul|FPP4|BPP10|PartialProduct~combout  & !\Mul|FPP5|BPP8|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|Add26A|Carry~3_combout ),
	.datab(!\Mul|FPP4|BPP10|PartialProduct~combout ),
	.datac(!\Mul|FPP5|BPP8|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP11|PartialProduct~combout ),
	.datae(!\Mul|Add26A|Carry~4_combout ),
	.dataf(!\Mul|FPP5|BPP9|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[14] .extended_lut = "off";
defparam \Mul|Add26A|Carry[14] .lut_mask = 64'hFFE8FFC0E800C000;
defparam \Mul|Add26A|Carry[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N57
cyclonev_lcell_comb \Mul|FPP4|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP12|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[12]~input_o  $ ((!\Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[11]~input_o ) # 
// (\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o  & !\Registers_ALU[11]~input_o )))) # (\Registers_ALU[40]~input_o  & (!\Registers_ALU[12]~input_o  $ 
// ((!\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[12]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP12|PartialProduct .lut_mask = 64'h1E121E124B7B4B7B;
defparam \Mul|FPP4|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N39
cyclonev_lcell_comb \Mul|FPP5|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP10|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[9]~input_o ))) # (\Registers_ALU[42]~input_o  & (!\Registers_ALU[10]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[10]~input_o ) # ((\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (\Registers_ALU[10]~input_o  & (\Registers_ALU[42]~input_o ))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (\Registers_ALU[10]~input_o )) # (\Registers_ALU[42]~input_o  & ((\Registers_ALU[9]~input_o ))))) ) )

	.dataa(!\Registers_ALU[10]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP10|PartialProduct .lut_mask = 64'h14171417EB2BEB2B;
defparam \Mul|FPP5|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N12
cyclonev_lcell_comb \Mul|Add26A|Result[14] (
// Equation(s):
// \Mul|Add26A|Result [14] = ( \Mul|FPP5|BPP10|PartialProduct~combout  & ( !\Mul|Add26A|Carry [14] $ (!\Mul|FPP4|BPP12|PartialProduct~combout ) ) ) # ( !\Mul|FPP5|BPP10|PartialProduct~combout  & ( !\Mul|Add26A|Carry [14] $ 
// (\Mul|FPP4|BPP12|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add26A|Carry [14]),
	.datad(!\Mul|FPP4|BPP12|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP5|BPP10|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[14] .extended_lut = "off";
defparam \Mul|Add26A|Result[14] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add26A|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N33
cyclonev_lcell_comb \Mul|Add26B|Result[14] (
// Equation(s):
// \Mul|Add26B|Result [14] = ( \Mul|Add26A|Result [13] & ( !\Mul|Add22|Result [10] $ (!\Mul|Add26A|Result [14] $ (((\Mul|Add22|Result [9]) # (\Mul|Add26B|Carry [13])))) ) ) # ( !\Mul|Add26A|Result [13] & ( !\Mul|Add22|Result [10] $ (!\Mul|Add26A|Result [14] 
// $ (((\Mul|Add26B|Carry [13] & \Mul|Add22|Result [9])))) ) )

	.dataa(!\Mul|Add26B|Carry [13]),
	.datab(!\Mul|Add22|Result [10]),
	.datac(!\Mul|Add22|Result [9]),
	.datad(!\Mul|Add26A|Result [14]),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[14] .extended_lut = "off";
defparam \Mul|Add26B|Result[14] .lut_mask = 64'h36C936C96C936C93;
defparam \Mul|Add26B|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N18
cyclonev_lcell_comb \Mul|Add32C|Carry~3 (
// Equation(s):
// \Mul|Add32C|Carry~3_combout  = ( \Mul|Add32B|Carry~8_combout  & ( \Mul|Add26B|Result [14] & ( !\Mul|Add32B|Carry~10_combout  $ (((\Mul|Add30|Result [17]) # (\Mul|Add32A|Result [19]))) ) ) ) # ( !\Mul|Add32B|Carry~8_combout  & ( \Mul|Add26B|Result [14] & ( 
// !\Mul|Add32B|Carry~10_combout  $ (((!\Mul|Add32A|Result [19] & (\Mul|Add32B|Carry~9_combout  & \Mul|Add30|Result [17])) # (\Mul|Add32A|Result [19] & ((\Mul|Add30|Result [17]) # (\Mul|Add32B|Carry~9_combout ))))) ) ) ) # ( \Mul|Add32B|Carry~8_combout  & ( 
// !\Mul|Add26B|Result [14] & ( !\Mul|Add32B|Carry~10_combout  $ (((!\Mul|Add32A|Result [19] & !\Mul|Add30|Result [17]))) ) ) ) # ( !\Mul|Add32B|Carry~8_combout  & ( !\Mul|Add26B|Result [14] & ( !\Mul|Add32B|Carry~10_combout  $ (((!\Mul|Add32A|Result [19] & 
// ((!\Mul|Add32B|Carry~9_combout ) # (!\Mul|Add30|Result [17]))) # (\Mul|Add32A|Result [19] & (!\Mul|Add32B|Carry~9_combout  & !\Mul|Add30|Result [17])))) ) ) )

	.dataa(!\Mul|Add32A|Result [19]),
	.datab(!\Mul|Add32B|Carry~9_combout ),
	.datac(!\Mul|Add30|Result [17]),
	.datad(!\Mul|Add32B|Carry~10_combout ),
	.datae(!\Mul|Add32B|Carry~8_combout ),
	.dataf(!\Mul|Add26B|Result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~3 .extended_lut = "off";
defparam \Mul|Add32C|Carry~3 .lut_mask = 64'h17E85FA0E817A05F;
defparam \Mul|Add32C|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N48
cyclonev_lcell_comb \Mul|Add32C|Carry[20] (
// Equation(s):
// \Mul|Add32C|Carry [20] = ( \Mul|Add32B|Result [19] & ( ((!\Mul|Add32B|Result [18] & (\Mul|Add26B|Result [12] & \Mul|Add32C|Carry [18])) # (\Mul|Add32B|Result [18] & ((\Mul|Add32C|Carry [18]) # (\Mul|Add26B|Result [12])))) # (\Mul|Add26B|Result [13]) ) ) # 
// ( !\Mul|Add32B|Result [19] & ( (\Mul|Add26B|Result [13] & ((!\Mul|Add32B|Result [18] & (\Mul|Add26B|Result [12] & \Mul|Add32C|Carry [18])) # (\Mul|Add32B|Result [18] & ((\Mul|Add32C|Carry [18]) # (\Mul|Add26B|Result [12]))))) ) )

	.dataa(!\Mul|Add32B|Result [18]),
	.datab(!\Mul|Add26B|Result [12]),
	.datac(!\Mul|Add32C|Carry [18]),
	.datad(!\Mul|Add26B|Result [13]),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[20] .extended_lut = "off";
defparam \Mul|Add32C|Carry[20] .lut_mask = 64'h0017001717FF17FF;
defparam \Mul|Add32C|Carry[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N24
cyclonev_lcell_comb \Mul|Add32D|Result[20] (
// Equation(s):
// \Mul|Add32D|Result [20] = ( \Mul|Add32C|Carry [20] & ( \Mul|Add32C|Result [19] & ( !\Mul|Add18B|Result [6] $ (!\Mul|Add32C|Carry~3_combout  $ (((!\Mul|Add32D|Carry [19] & !\Mul|Add18B|Result [5])))) ) ) ) # ( !\Mul|Add32C|Carry [20] & ( \Mul|Add32C|Result 
// [19] & ( !\Mul|Add18B|Result [6] $ (!\Mul|Add32C|Carry~3_combout  $ (((\Mul|Add18B|Result [5]) # (\Mul|Add32D|Carry [19])))) ) ) ) # ( \Mul|Add32C|Carry [20] & ( !\Mul|Add32C|Result [19] & ( !\Mul|Add18B|Result [6] $ (!\Mul|Add32C|Carry~3_combout  $ 
// (((!\Mul|Add32D|Carry [19]) # (!\Mul|Add18B|Result [5])))) ) ) ) # ( !\Mul|Add32C|Carry [20] & ( !\Mul|Add32C|Result [19] & ( !\Mul|Add18B|Result [6] $ (!\Mul|Add32C|Carry~3_combout  $ (((\Mul|Add32D|Carry [19] & \Mul|Add18B|Result [5])))) ) ) )

	.dataa(!\Mul|Add18B|Result [6]),
	.datab(!\Mul|Add32D|Carry [19]),
	.datac(!\Mul|Add32C|Carry~3_combout ),
	.datad(!\Mul|Add18B|Result [5]),
	.datae(!\Mul|Add32C|Carry [20]),
	.dataf(!\Mul|Add32C|Result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[20] .extended_lut = "off";
defparam \Mul|Add32D|Result[20] .lut_mask = 64'h5A69A59669A5965A;
defparam \Mul|Add32D|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N15
cyclonev_lcell_comb \LS|D20~feeder (
// Equation(s):
// \LS|D20~feeder_combout  = ( LSRDataIn[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D20~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D20~feeder .extended_lut = "off";
defparam \LS|D20~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D20~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N17
dffeas \LS|D20 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D20~feeder_combout ),
	.asdata(\LS|D19~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D20 .is_wysiwyg = "true";
defparam \LS|D20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N15
cyclonev_lcell_comb \InputANDB[20]~21 (
// Equation(s):
// \InputANDB[20]~21_combout  = ( AndBselector[1] & ( (!\Control_ALU[30]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[30]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !AndBselector[1] & ( (!\Control_ALU[30]~input_o  & ((\Registers_ALU[52]~input_o ))) # 
// (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Registers_ALU[52]~input_o ),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!AndBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[20]~21 .extended_lut = "off";
defparam \InputANDB[20]~21 .lut_mask = 64'h0F330F3355335533;
defparam \InputANDB[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N48
cyclonev_lcell_comb \InputANDB[20] (
// Equation(s):
// InputANDB[20] = ( \InputANDB[0]~1_combout  & ( InputANDB[20] & ( \InputANDB[20]~21_combout  ) ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[20] ) ) # ( \InputANDB[0]~1_combout  & ( !InputANDB[20] & ( \InputANDB[20]~21_combout  ) ) )

	.dataa(gnd),
	.datab(!\InputANDB[20]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\InputANDB[0]~1_combout ),
	.dataf(!InputANDB[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[20] .extended_lut = "off";
defparam \InputANDB[20] .lut_mask = 64'h00003333FFFF3333;
defparam \InputANDB[20] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y115_N18
cyclonev_io_ibuf \PC_ALU[20]~input (
	.i(PC_ALU[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[20]~input_o ));
// synopsys translate_off
defparam \PC_ALU[20]~input .bus_hold = "false";
defparam \PC_ALU[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N6
cyclonev_lcell_comb \AdderInputA[20]~22 (
// Equation(s):
// \AdderInputA[20]~22_combout  = ( AddrASelector[1] & ( \PC_ALU[20]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[20]~input_o  ) )

	.dataa(!\Registers_ALU[20]~input_o ),
	.datab(gnd),
	.datac(!\PC_ALU[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[20]~22 .extended_lut = "off";
defparam \AdderInputA[20]~22 .lut_mask = 64'h555555550F0F0F0F;
defparam \AdderInputA[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N33
cyclonev_lcell_comb \AdderInputA[20] (
// Equation(s):
// AdderInputA[20] = ( \AdderInputA[20]~22_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[20]) ) ) # ( !\AdderInputA[20]~22_combout  & ( (AdderInputA[20] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(!AdderInputA[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[20]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[20] .extended_lut = "off";
defparam \AdderInputA[20] .lut_mask = 64'h5500550055FF55FF;
defparam \AdderInputA[20] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N0
cyclonev_lcell_comb \AdderInputB[20]~72 (
// Equation(s):
// \AdderInputB[20]~72_combout  = ( \AdderInputB[19]~67_combout  & ( (!\AdderInputB[19]~69_combout  & (!\IR_ALU[13]~input_o  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[52]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[52]~input_o ))) ) )

	.dataa(!\AdderInputB[19]~68_combout ),
	.datab(!\AdderInputB[19]~69_combout ),
	.datac(!\Registers_ALU[52]~input_o ),
	.datad(!\IR_ALU[13]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[20]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[20]~72 .extended_lut = "off";
defparam \AdderInputB[20]~72 .lut_mask = 64'h8C8C8C8C8C008C00;
defparam \AdderInputB[20]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N12
cyclonev_lcell_comb \AdderInputB[20]~73 (
// Equation(s):
// \AdderInputB[20]~73_combout  = ( \AdderInputB[20]~72_combout  & ( (!\Control_ALU[21]~input_o  & (!\IR_ALU[24]~input_o  & ((\Control_ALU[14]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[52]~input_o )))) ) ) # ( !\AdderInputB[20]~72_combout 
//  & ( (!\Control_ALU[21]~input_o  & ((!\IR_ALU[24]~input_o ) # ((!\Control_ALU[14]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[52]~input_o )))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Registers_ALU[52]~input_o ),
	.datad(!\Control_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[20]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[20]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[20]~73 .extended_lut = "off";
defparam \AdderInputB[20]~73 .lut_mask = 64'hCF8BCF8B038B038B;
defparam \AdderInputB[20]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N3
cyclonev_lcell_comb \AdderInputB[20] (
// Equation(s):
// AdderInputB[20] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[20]~73_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[20]~73_combout ),
	.datad(!AdderInputB[20]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[20] .extended_lut = "off";
defparam \AdderInputB[20] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N42
cyclonev_lcell_comb \CRAA32|Carry~8 (
// Equation(s):
// \CRAA32|Carry~8_combout  = ( AdderInputA[18] & ( \CRAA32|Carry [17] & ( (\CRAA32|Carry~6_combout  & (((AdderInputA[17] & AdderInputB[17])) # (AdderInputB[18]))) ) ) ) # ( !AdderInputA[18] & ( \CRAA32|Carry [17] & ( (AdderInputB[18] & (AdderInputA[17] & 
// (\CRAA32|Carry~6_combout  & AdderInputB[17]))) ) ) ) # ( AdderInputA[18] & ( !\CRAA32|Carry [17] & ( (\CRAA32|Carry~6_combout  & (((AdderInputB[17]) # (AdderInputA[17])) # (AdderInputB[18]))) ) ) ) # ( !AdderInputA[18] & ( !\CRAA32|Carry [17] & ( 
// (AdderInputB[18] & (\CRAA32|Carry~6_combout  & ((AdderInputB[17]) # (AdderInputA[17])))) ) ) )

	.dataa(!AdderInputB[18]),
	.datab(!AdderInputA[17]),
	.datac(!\CRAA32|Carry~6_combout ),
	.datad(!AdderInputB[17]),
	.datae(!AdderInputA[18]),
	.dataf(!\CRAA32|Carry [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~8 .extended_lut = "off";
defparam \CRAA32|Carry~8 .lut_mask = 64'h0105070F00010507;
defparam \CRAA32|Carry~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y48_N39
cyclonev_lcell_comb \CRAA32|Carry~7 (
// Equation(s):
// \CRAA32|Carry~7_combout  = ( AdderInputB[19] & ( AdderInputA[19] ) )

	.dataa(gnd),
	.datab(!AdderInputA[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!AdderInputB[19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~7 .extended_lut = "off";
defparam \CRAA32|Carry~7 .lut_mask = 64'h0000333300003333;
defparam \CRAA32|Carry~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N24
cyclonev_lcell_comb \CRAA32|Result[20] (
// Equation(s):
// \CRAA32|Result [20] = ( \CRAA32|Carry~7_combout  & ( !AdderInputA[20] $ (AdderInputB[20]) ) ) # ( !\CRAA32|Carry~7_combout  & ( !AdderInputA[20] $ (!AdderInputB[20] $ (\CRAA32|Carry~8_combout )) ) )

	.dataa(!AdderInputA[20]),
	.datab(!AdderInputB[20]),
	.datac(gnd),
	.datad(!\CRAA32|Carry~8_combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Carry~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[20] .extended_lut = "off";
defparam \CRAA32|Result[20] .lut_mask = 64'h6699669999999999;
defparam \CRAA32|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N42
cyclonev_lcell_comb \InputXORB[20]~20 (
// Equation(s):
// \InputXORB[20]~20_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[52]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[52]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[20]~20 .extended_lut = "off";
defparam \InputXORB[20]~20 .lut_mask = 64'h0F0F0F0F33333333;
defparam \InputXORB[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N45
cyclonev_lcell_comb \InputXORB[20] (
// Equation(s):
// InputXORB[20] = ( ALURegSelector[1] & ( \InputXORB[20]~20_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[20]~20_combout ),
	.datad(!InputXORB[20]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[20] .extended_lut = "off";
defparam \InputXORB[20] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputXORB[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N12
cyclonev_lcell_comb \InputORB[20]~21 (
// Equation(s):
// \InputORB[20]~21_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[52]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Registers_ALU[52]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[20]~21 .extended_lut = "off";
defparam \InputORB[20]~21 .lut_mask = 64'h0F330F3355335533;
defparam \InputORB[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N39
cyclonev_lcell_comb \InputORB[20] (
// Equation(s):
// InputORB[20] = ( \InputORB[0]~1_combout  & ( \InputORB[20]~21_combout  ) ) # ( !\InputORB[0]~1_combout  & ( \InputORB[20]~21_combout  & ( InputORB[20] ) ) ) # ( !\InputORB[0]~1_combout  & ( !\InputORB[20]~21_combout  & ( InputORB[20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[20]),
	.datad(gnd),
	.datae(!\InputORB[0]~1_combout ),
	.dataf(!\InputORB[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[20] .extended_lut = "off";
defparam \InputORB[20] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \InputORB[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N24
cyclonev_lcell_comb \ALU_Registers[20]~101 (
// Equation(s):
// \ALU_Registers[20]~101_combout  = ( !\Registers_ALU[20]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (\ALU_Registers[31]~0_combout  & (InputORB[20]))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [20])))) # 
// (\ALU_Registers[31]~0_combout  & (((InputXORB[20])))))) ) ) # ( \Registers_ALU[20]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputANDB[20])) # (\ALU_Registers[31]~0_combout ))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & 
// (((\CRAA32|Result [20])))) # (\ALU_Registers[31]~0_combout  & (((!InputXORB[20])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[20]),
	.datad(!\CRAA32|Result [20]),
	.datae(!\Registers_ALU[20]~input_o ),
	.dataf(!InputXORB[20]),
	.datag(!InputORB[20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[20]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[20]~101 .extended_lut = "on";
defparam \ALU_Registers[20]~101 .lut_mask = 64'h02463B7F13572A6E;
defparam \ALU_Registers[20]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N18
cyclonev_lcell_comb \ALU_Registers[20]~97 (
// Equation(s):
// \ALU_Registers[20]~97_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[20]~101_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [20]))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D20~q ) # (\LSR|D20~q ))) # (\ASR|D20~q ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [20])))) ) )

	.dataa(!\ASR|D20~q ),
	.datab(!\Mul|Add32D|Result [20]),
	.datac(!\LSR|D20~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D20~q ),
	.datag(!\ALU_Registers[20]~101_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[20]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[20]~97 .extended_lut = "on";
defparam \ALU_Registers[20]~97 .lut_mask = 64'h0F335F330F33FF33;
defparam \ALU_Registers[20]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N9
cyclonev_lcell_comb \ALU_Registers[20]$latch (
// Equation(s):
// \ALU_Registers[20]$latch~combout  = ( \ALU_Registers[20]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[20]~97_combout ) ) ) # ( !\ALU_Registers[20]$latch~combout  & ( (\ALU_Registers[20]~97_combout  & \ALU_Registers[31]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\ALU_Registers[20]~97_combout ),
	.datac(gnd),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[20]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[20]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[20]$latch .extended_lut = "off";
defparam \ALU_Registers[20]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_Registers[20]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y31_N21
cyclonev_io_ibuf \Registers_ALU[53]~input (
	.i(Registers_ALU[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[53]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[53]~input .bus_hold = "false";
defparam \Registers_ALU[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N24
cyclonev_lcell_comb \InputANDB[21]~22 (
// Equation(s):
// \InputANDB[21]~22_combout  = ( \Registers_ALU[53]~input_o  & ( (!\Control_ALU[30]~input_o  & (((!AndBselector[1]) # (\IR_ALU[24]~input_o )))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !\Registers_ALU[53]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (((\IR_ALU[24]~input_o  & AndBselector[1])))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!AndBselector[1]),
	.datae(gnd),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[21]~22 .extended_lut = "off";
defparam \InputANDB[21]~22 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \InputANDB[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N54
cyclonev_lcell_comb \InputANDB[21] (
// Equation(s):
// InputANDB[21] = ( \InputANDB[0]~1_combout  & ( \InputANDB[21]~22_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[21]~22_combout ),
	.datad(!InputANDB[21]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[21] .extended_lut = "off";
defparam \InputANDB[21] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputANDB[21] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N35
cyclonev_io_ibuf \PC_ALU[21]~input (
	.i(PC_ALU[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[21]~input_o ));
// synopsys translate_off
defparam \PC_ALU[21]~input .bus_hold = "false";
defparam \PC_ALU[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N39
cyclonev_lcell_comb \AdderInputA[21]~23 (
// Equation(s):
// \AdderInputA[21]~23_combout  = ( AddrASelector[1] & ( \PC_ALU[21]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[21]~input_o  ) )

	.dataa(!\Registers_ALU[21]~input_o ),
	.datab(gnd),
	.datac(!\PC_ALU[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[21]~23 .extended_lut = "off";
defparam \AdderInputA[21]~23 .lut_mask = 64'h555555550F0F0F0F;
defparam \AdderInputA[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N36
cyclonev_lcell_comb \AdderInputA[21] (
// Equation(s):
// AdderInputA[21] = ( \AdderInputA[21]~23_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[21]) ) ) # ( !\AdderInputA[21]~23_combout  & ( (AdderInputA[21] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[21]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[21] .extended_lut = "off";
defparam \AdderInputA[21] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[21] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N9
cyclonev_lcell_comb \AdderInputB[21]~74 (
// Equation(s):
// \AdderInputB[21]~74_combout  = ( \AdderInputB[19]~67_combout  & ( (!\AdderInputB[19]~69_combout  & (!\IR_ALU[14]~input_o  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[53]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[53]~input_o ))) ) )

	.dataa(!\AdderInputB[19]~68_combout ),
	.datab(!\AdderInputB[19]~69_combout ),
	.datac(!\Registers_ALU[53]~input_o ),
	.datad(!\IR_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[21]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[21]~74 .extended_lut = "off";
defparam \AdderInputB[21]~74 .lut_mask = 64'h8C8C8C8C8C008C00;
defparam \AdderInputB[21]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N15
cyclonev_lcell_comb \AdderInputB[21]~75 (
// Equation(s):
// \AdderInputB[21]~75_combout  = ( \AdderInputB[21]~74_combout  & ( (!\Control_ALU[21]~input_o  & (!\IR_ALU[24]~input_o  & ((\Control_ALU[14]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[53]~input_o )))) ) ) # ( !\AdderInputB[21]~74_combout 
//  & ( (!\Control_ALU[21]~input_o  & ((!\IR_ALU[24]~input_o ) # ((!\Control_ALU[14]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[53]~input_o )))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Registers_ALU[53]~input_o ),
	.datad(!\Control_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[21]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[21]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[21]~75 .extended_lut = "off";
defparam \AdderInputB[21]~75 .lut_mask = 64'hCF8BCF8B038B038B;
defparam \AdderInputB[21]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N45
cyclonev_lcell_comb \AdderInputB[21] (
// Equation(s):
// AdderInputB[21] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[21]~75_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[21]~75_combout ),
	.datad(!AdderInputB[21]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[21] .extended_lut = "off";
defparam \AdderInputB[21] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N12
cyclonev_lcell_comb \CRAA32|Result[21] (
// Equation(s):
// \CRAA32|Result [21] = ( \CRAA32|Carry~8_combout  & ( \CRAA32|Carry~7_combout  & ( !AdderInputA[21] $ (!AdderInputB[21] $ (((AdderInputB[20]) # (AdderInputA[20])))) ) ) ) # ( !\CRAA32|Carry~8_combout  & ( \CRAA32|Carry~7_combout  & ( !AdderInputA[21] $ 
// (!AdderInputB[21] $ (((AdderInputB[20]) # (AdderInputA[20])))) ) ) ) # ( \CRAA32|Carry~8_combout  & ( !\CRAA32|Carry~7_combout  & ( !AdderInputA[21] $ (!AdderInputB[21] $ (((AdderInputB[20]) # (AdderInputA[20])))) ) ) ) # ( !\CRAA32|Carry~8_combout  & ( 
// !\CRAA32|Carry~7_combout  & ( !AdderInputA[21] $ (!AdderInputB[21] $ (((AdderInputA[20] & AdderInputB[20])))) ) ) )

	.dataa(!AdderInputA[20]),
	.datab(!AdderInputB[20]),
	.datac(!AdderInputA[21]),
	.datad(!AdderInputB[21]),
	.datae(!\CRAA32|Carry~8_combout ),
	.dataf(!\CRAA32|Carry~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[21] .extended_lut = "off";
defparam \CRAA32|Result[21] .lut_mask = 64'h1EE1788778877887;
defparam \CRAA32|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N0
cyclonev_lcell_comb \InputXORB[21]~21 (
// Equation(s):
// \InputXORB[21]~21_combout  = ( \Registers_ALU[53]~input_o  & ( (\Control_ALU[24]~input_o ) # (\IR_ALU[24]~input_o ) ) ) # ( !\Registers_ALU[53]~input_o  & ( (\IR_ALU[24]~input_o  & !\Control_ALU[24]~input_o ) ) )

	.dataa(gnd),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\Control_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[21]~21 .extended_lut = "off";
defparam \InputXORB[21]~21 .lut_mask = 64'h303030303F3F3F3F;
defparam \InputXORB[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N18
cyclonev_lcell_comb \InputXORB[21] (
// Equation(s):
// InputXORB[21] = ( ALURegSelector[1] & ( \InputXORB[21]~21_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[21] ) )

	.dataa(gnd),
	.datab(!\InputXORB[21]~21_combout ),
	.datac(!InputXORB[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[21] .extended_lut = "off";
defparam \InputXORB[21] .lut_mask = 64'h0F0F0F0F33333333;
defparam \InputXORB[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N24
cyclonev_lcell_comb \InputORB[21]~22 (
// Equation(s):
// \InputORB[21]~22_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[53]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[53]~input_o ),
	.datab(!\Control_ALU[29]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[21]~22 .extended_lut = "off";
defparam \InputORB[21]~22 .lut_mask = 64'h447744770C3F0C3F;
defparam \InputORB[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N21
cyclonev_lcell_comb \InputORB[21] (
// Equation(s):
// InputORB[21] = ( \InputORB[0]~1_combout  & ( \InputORB[21]~22_combout  ) ) # ( !\InputORB[0]~1_combout  & ( InputORB[21] ) )

	.dataa(!\InputORB[21]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputORB[21]),
	.datae(gnd),
	.dataf(!\InputORB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[21] .extended_lut = "off";
defparam \InputORB[21] .lut_mask = 64'h00FF00FF55555555;
defparam \InputORB[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N12
cyclonev_lcell_comb \ALU_Registers[21]~93 (
// Equation(s):
// \ALU_Registers[21]~93_combout  = ( !\Registers_ALU[21]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (\ALU_Registers[31]~0_combout  & (InputORB[21]))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [21])))) # 
// (\ALU_Registers[31]~0_combout  & (((InputXORB[21])))))) ) ) # ( \Registers_ALU[21]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputANDB[21])) # (\ALU_Registers[31]~0_combout ))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & 
// (((\CRAA32|Result [21])))) # (\ALU_Registers[31]~0_combout  & (((!InputXORB[21])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[21]),
	.datad(!\CRAA32|Result [21]),
	.datae(!\Registers_ALU[21]~input_o ),
	.dataf(!InputXORB[21]),
	.datag(!InputORB[21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[21]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[21]~93 .extended_lut = "on";
defparam \ALU_Registers[21]~93 .lut_mask = 64'h02463B7F13572A6E;
defparam \ALU_Registers[21]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N30
cyclonev_lcell_comb \Mul|Add26B|Carry[15] (
// Equation(s):
// \Mul|Add26B|Carry [15] = ( \Mul|Add26A|Result [13] & ( (!\Mul|Add22|Result [10] & (\Mul|Add26A|Result [14] & ((\Mul|Add22|Result [9]) # (\Mul|Add26B|Carry [13])))) # (\Mul|Add22|Result [10] & (((\Mul|Add22|Result [9]) # (\Mul|Add26A|Result [14])) # 
// (\Mul|Add26B|Carry [13]))) ) ) # ( !\Mul|Add26A|Result [13] & ( (!\Mul|Add22|Result [10] & (\Mul|Add26B|Carry [13] & (\Mul|Add26A|Result [14] & \Mul|Add22|Result [9]))) # (\Mul|Add22|Result [10] & (((\Mul|Add26B|Carry [13] & \Mul|Add22|Result [9])) # 
// (\Mul|Add26A|Result [14]))) ) )

	.dataa(!\Mul|Add26B|Carry [13]),
	.datab(!\Mul|Add22|Result [10]),
	.datac(!\Mul|Add26A|Result [14]),
	.datad(!\Mul|Add22|Result [9]),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[15] .extended_lut = "off";
defparam \Mul|Add26B|Carry[15] .lut_mask = 64'h03170317173F173F;
defparam \Mul|Add26B|Carry[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N36
cyclonev_lcell_comb \Mul|FPP5|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP11|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (!\Registers_ALU[10]~input_o )) # (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[11]~input_o ))))) # 
// (\Registers_ALU[41]~input_o  & (((!\Registers_ALU[11]~input_o ) # (\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (((\Registers_ALU[11]~input_o  & \Registers_ALU[42]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((\Registers_ALU[11]~input_o ))) # (\Registers_ALU[42]~input_o  & (\Registers_ALU[10]~input_o )))) ) )

	.dataa(!\Registers_ALU[10]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[11]~input_o ),
	.datad(!\Registers_ALU[42]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP11|PartialProduct .lut_mask = 64'h031D031DB8F3B8F3;
defparam \Mul|FPP5|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N54
cyclonev_lcell_comb \Mul|FPP4|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP13|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & ((!\Registers_ALU[13]~input_o  $ (!\Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o )) # 
// (\Registers_ALU[12]~input_o ))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[12]~input_o  & ((\Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & ((!\Registers_ALU[13]~input_o  $ 
// (!\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[12]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP13|PartialProduct .lut_mask = 64'h03B803B81DF31DF3;
defparam \Mul|FPP4|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N42
cyclonev_lcell_comb \Mul|Add26A|Result[15] (
// Equation(s):
// \Mul|Add26A|Result [15] = ( \Mul|Add26A|Carry [14] & ( !\Mul|FPP5|BPP11|PartialProduct~combout  $ (!\Mul|FPP4|BPP13|PartialProduct~combout  $ (((\Mul|FPP5|BPP10|PartialProduct~combout  & \Mul|FPP4|BPP12|PartialProduct~combout )))) ) ) # ( 
// !\Mul|Add26A|Carry [14] & ( !\Mul|FPP5|BPP11|PartialProduct~combout  $ (!\Mul|FPP4|BPP13|PartialProduct~combout  $ (((\Mul|FPP4|BPP12|PartialProduct~combout ) # (\Mul|FPP5|BPP10|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP5|BPP11|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP10|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP13|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP12|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[15] .extended_lut = "off";
defparam \Mul|Add26A|Result[15] .lut_mask = 64'h69A569A55A695A69;
defparam \Mul|Add26A|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N33
cyclonev_lcell_comb \Mul|FPP7|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP7|PartialProduct~combout  = ( \Registers_ALU[7]~input_o  & ( (!\Registers_ALU[47]~input_o  & ((!\Registers_ALU[45]~input_o  & ((\Registers_ALU[46]~input_o ))) # (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[46]~input_o ) # 
// (\Registers_ALU[6]~input_o ))))) # (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[45]~input_o  & (!\Registers_ALU[6]~input_o  & !\Registers_ALU[46]~input_o )) # (\Registers_ALU[45]~input_o  & ((\Registers_ALU[46]~input_o ))))) ) ) # ( 
// !\Registers_ALU[7]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[45]~input_o  & (\Registers_ALU[6]~input_o  & \Registers_ALU[46]~input_o ))) # (\Registers_ALU[47]~input_o  & (((!\Registers_ALU[6]~input_o ) # (\Registers_ALU[46]~input_o )) # 
// (\Registers_ALU[45]~input_o ))) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(!\Registers_ALU[46]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP7|PartialProduct .lut_mask = 64'h51575157629B629B;
defparam \Mul|FPP7|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N12
cyclonev_lcell_comb \Mul|FPP6|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP9|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[44]~input_o  & ((!\Registers_ALU[43]~input_o  & (!\Registers_ALU[8]~input_o )) # (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[9]~input_o ))))) # 
// (\Registers_ALU[44]~input_o  & (((!\Registers_ALU[9]~input_o )) # (\Registers_ALU[43]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[44]~input_o  & (\Registers_ALU[43]~input_o  & ((\Registers_ALU[9]~input_o )))) # 
// (\Registers_ALU[44]~input_o  & ((!\Registers_ALU[43]~input_o  & ((\Registers_ALU[9]~input_o ))) # (\Registers_ALU[43]~input_o  & (\Registers_ALU[8]~input_o )))) ) )

	.dataa(!\Registers_ALU[44]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP9|PartialProduct .lut_mask = 64'h01670167F791F791;
defparam \Mul|FPP6|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y45_N6
cyclonev_lcell_comb \Mul|Add22|Carry[11] (
// Equation(s):
// \Mul|Add22|Carry [11] = ( \Mul|Add22|Carry [10] & ( (\Mul|FPP7|BPP6|PartialProduct~combout ) # (\Mul|FPP6|BPP8|PartialProduct~combout ) ) ) # ( !\Mul|Add22|Carry [10] & ( (\Mul|FPP6|BPP8|PartialProduct~combout  & \Mul|FPP7|BPP6|PartialProduct~combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP6|BPP8|PartialProduct~combout ),
	.datad(!\Mul|FPP7|BPP6|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[11] .extended_lut = "off";
defparam \Mul|Add22|Carry[11] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add22|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N36
cyclonev_lcell_comb \Mul|Add22|Result[11] (
// Equation(s):
// \Mul|Add22|Result [11] = ( \Mul|Add22|Carry [11] & ( !\Mul|FPP7|BPP7|PartialProduct~combout  $ (\Mul|FPP6|BPP9|PartialProduct~combout ) ) ) # ( !\Mul|Add22|Carry [11] & ( !\Mul|FPP7|BPP7|PartialProduct~combout  $ (!\Mul|FPP6|BPP9|PartialProduct~combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP7|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP9|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[11] .extended_lut = "off";
defparam \Mul|Add22|Result[11] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add22|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N48
cyclonev_lcell_comb \Mul|Add26B|Result[15] (
// Equation(s):
// \Mul|Add26B|Result [15] = ( \Mul|Add22|Result [11] & ( !\Mul|Add26B|Carry [15] $ (\Mul|Add26A|Result [15]) ) ) # ( !\Mul|Add22|Result [11] & ( !\Mul|Add26B|Carry [15] $ (!\Mul|Add26A|Result [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add26B|Carry [15]),
	.datad(!\Mul|Add26A|Result [15]),
	.datae(gnd),
	.dataf(!\Mul|Add22|Result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[15] .extended_lut = "off";
defparam \Mul|Add26B|Result[15] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add26B|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N0
cyclonev_lcell_comb \Mul|Add32C|Carry~4 (
// Equation(s):
// \Mul|Add32C|Carry~4_combout  = ( \Mul|Add32B|Carry~8_combout  & ( \Mul|Add26B|Result [14] & ( !\Mul|Add32B|Carry~10_combout  $ (((!\Mul|Add32A|Result [19] & !\Mul|Add30|Result [17]))) ) ) ) # ( !\Mul|Add32B|Carry~8_combout  & ( \Mul|Add26B|Result [14] & ( 
// !\Mul|Add32B|Carry~10_combout  $ (((!\Mul|Add32A|Result [19] & ((!\Mul|Add32B|Carry~9_combout ) # (!\Mul|Add30|Result [17]))) # (\Mul|Add32A|Result [19] & (!\Mul|Add32B|Carry~9_combout  & !\Mul|Add30|Result [17])))) ) ) )

	.dataa(!\Mul|Add32A|Result [19]),
	.datab(!\Mul|Add32B|Carry~9_combout ),
	.datac(!\Mul|Add30|Result [17]),
	.datad(!\Mul|Add32B|Carry~10_combout ),
	.datae(!\Mul|Add32B|Carry~8_combout ),
	.dataf(!\Mul|Add26B|Result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~4 .extended_lut = "off";
defparam \Mul|Add32C|Carry~4 .lut_mask = 64'h0000000017E85FA0;
defparam \Mul|Add32C|Carry~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N6
cyclonev_lcell_comb \Mul|Add32C|Carry~5 (
// Equation(s):
// \Mul|Add32C|Carry~5_combout  = ( \Mul|Add32B|Result [18] & ( \Mul|Add26B|Result [12] & ( (\Mul|Add32C|Carry~3_combout  & ((\Mul|Add32B|Result [19]) # (\Mul|Add26B|Result [13]))) ) ) ) # ( !\Mul|Add32B|Result [18] & ( \Mul|Add26B|Result [12] & ( 
// (\Mul|Add32C|Carry~3_combout  & ((!\Mul|Add26B|Result [13] & (\Mul|Add32C|Carry [18] & \Mul|Add32B|Result [19])) # (\Mul|Add26B|Result [13] & ((\Mul|Add32B|Result [19]) # (\Mul|Add32C|Carry [18]))))) ) ) ) # ( \Mul|Add32B|Result [18] & ( 
// !\Mul|Add26B|Result [12] & ( (\Mul|Add32C|Carry~3_combout  & ((!\Mul|Add26B|Result [13] & (\Mul|Add32C|Carry [18] & \Mul|Add32B|Result [19])) # (\Mul|Add26B|Result [13] & ((\Mul|Add32B|Result [19]) # (\Mul|Add32C|Carry [18]))))) ) ) ) # ( 
// !\Mul|Add32B|Result [18] & ( !\Mul|Add26B|Result [12] & ( (\Mul|Add32C|Carry~3_combout  & (\Mul|Add26B|Result [13] & \Mul|Add32B|Result [19])) ) ) )

	.dataa(!\Mul|Add32C|Carry~3_combout ),
	.datab(!\Mul|Add26B|Result [13]),
	.datac(!\Mul|Add32C|Carry [18]),
	.datad(!\Mul|Add32B|Result [19]),
	.datae(!\Mul|Add32B|Result [18]),
	.dataf(!\Mul|Add26B|Result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~5 .extended_lut = "off";
defparam \Mul|Add32C|Carry~5 .lut_mask = 64'h0011011501151155;
defparam \Mul|Add32C|Carry~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N6
cyclonev_lcell_comb \Mul|FPP3|BPP15|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP15|PartialProduct~combout  = ( \Registers_ALU[15]~input_o  & ( (!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & (!\Registers_ALU[14]~input_o  & \Registers_ALU[39]~input_o )) # (\Registers_ALU[37]~input_o  & 
// ((!\Registers_ALU[39]~input_o ))))) # (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[39]~input_o ))) # (\Registers_ALU[37]~input_o  & ((\Registers_ALU[39]~input_o ) # (\Registers_ALU[14]~input_o ))))) ) ) # ( 
// !\Registers_ALU[15]~input_o  & ( (!\Registers_ALU[38]~input_o  & (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[14]~input_o ) # (\Registers_ALU[37]~input_o )))) # (\Registers_ALU[38]~input_o  & (((\Registers_ALU[14]~input_o  & \Registers_ALU[37]~input_o 
// )) # (\Registers_ALU[39]~input_o ))) ) )

	.dataa(!\Registers_ALU[38]~input_o ),
	.datab(!\Registers_ALU[14]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(!\Registers_ALU[39]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP15|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP15|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP15|PartialProduct .lut_mask = 64'h01DF01DF5B855B85;
defparam \Mul|FPP3|BPP15|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N24
cyclonev_lcell_comb \Mul|Add30|Carry[18] (
// Equation(s):
// \Mul|Add30|Carry [18] = ( \Mul|FPP3|BPP12|PartialProduct~combout  & ( (!\Mul|FPP2|BPP15|PartialProduct~combout  & (\Mul|FPP3|BPP13|PartialProduct~combout  & ((!\Mul|Add30|Carry [16]) # (\Mul|FPP2|BPP14|PartialProduct~combout )))) # 
// (\Mul|FPP2|BPP15|PartialProduct~combout  & ((!\Mul|Add30|Carry [16]) # ((\Mul|FPP3|BPP13|PartialProduct~combout ) # (\Mul|FPP2|BPP14|PartialProduct~combout )))) ) ) # ( !\Mul|FPP3|BPP12|PartialProduct~combout  & ( (!\Mul|FPP2|BPP15|PartialProduct~combout  
// & (!\Mul|Add30|Carry [16] & (\Mul|FPP2|BPP14|PartialProduct~combout  & \Mul|FPP3|BPP13|PartialProduct~combout ))) # (\Mul|FPP2|BPP15|PartialProduct~combout  & (((!\Mul|Add30|Carry [16] & \Mul|FPP2|BPP14|PartialProduct~combout )) # 
// (\Mul|FPP3|BPP13|PartialProduct~combout ))) ) )

	.dataa(!\Mul|Add30|Carry [16]),
	.datab(!\Mul|FPP2|BPP14|PartialProduct~combout ),
	.datac(!\Mul|FPP2|BPP15|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP13|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP3|BPP12|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[18] .extended_lut = "off";
defparam \Mul|Add30|Carry[18] .lut_mask = 64'h022F022F0BBF0BBF;
defparam \Mul|Add30|Carry[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N42
cyclonev_lcell_comb \Mul|FPP2|BPP17|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP17|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[17]~input_o  $ (!\Registers_ALU[37]~input_o )) # (\Registers_ALU[36]~input_o ) ) ) ) # ( !\Registers_ALU[35]~input_o  & ( 
// \Registers_ALU[16]~input_o  & ( (\Registers_ALU[36]~input_o  & (!\Registers_ALU[17]~input_o  $ (!\Registers_ALU[37]~input_o ))) ) ) ) # ( \Registers_ALU[35]~input_o  & ( !\Registers_ALU[16]~input_o  & ( !\Registers_ALU[37]~input_o  $ 
// (((!\Registers_ALU[17]~input_o ) # (\Registers_ALU[36]~input_o ))) ) ) ) # ( !\Registers_ALU[35]~input_o  & ( !\Registers_ALU[16]~input_o  & ( !\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[36]~input_o ) # (!\Registers_ALU[17]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[17]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[35]~input_o ),
	.dataf(!\Registers_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP17|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP17|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP17|PartialProduct .lut_mask = 64'h1E1E2D2D14147D7D;
defparam \Mul|FPP2|BPP17|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N3
cyclonev_lcell_comb \Mul|Add30|Result[19] (
// Equation(s):
// \Mul|Add30|Result [19] = ( \Mul|FPP2|BPP17|PartialProduct~combout  & ( !\Mul|FPP3|BPP15|PartialProduct~combout  $ (((!\Mul|FPP2|BPP16|PartialProduct~combout  & (\Mul|FPP3|BPP14|PartialProduct~combout  & \Mul|Add30|Carry [18])) # 
// (\Mul|FPP2|BPP16|PartialProduct~combout  & ((\Mul|Add30|Carry [18]) # (\Mul|FPP3|BPP14|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP2|BPP17|PartialProduct~combout  & ( !\Mul|FPP3|BPP15|PartialProduct~combout  $ (((!\Mul|FPP2|BPP16|PartialProduct~combout  
// & ((!\Mul|FPP3|BPP14|PartialProduct~combout ) # (!\Mul|Add30|Carry [18]))) # (\Mul|FPP2|BPP16|PartialProduct~combout  & (!\Mul|FPP3|BPP14|PartialProduct~combout  & !\Mul|Add30|Carry [18])))) ) )

	.dataa(!\Mul|FPP2|BPP16|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP14|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP15|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [18]),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP17|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[19] .extended_lut = "off";
defparam \Mul|Add30|Result[19] .lut_mask = 64'h1E781E78E187E187;
defparam \Mul|Add30|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N36
cyclonev_lcell_comb \Mul|FPP1|BPP19|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP19|PartialProduct~combout  = ( \Registers_ALU[18]~input_o  & ( (!\Registers_ALU[34]~input_o  & (\Registers_ALU[33]~input_o  & (!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[19]~input_o )))) # (\Registers_ALU[34]~input_o  & 
// ((!\Registers_ALU[35]~input_o  $ (!\Registers_ALU[19]~input_o )) # (\Registers_ALU[33]~input_o ))) ) ) # ( !\Registers_ALU[18]~input_o  & ( !\Registers_ALU[35]~input_o  $ (((!\Registers_ALU[19]~input_o ) # (!\Registers_ALU[34]~input_o  $ 
// (\Registers_ALU[33]~input_o )))) ) )

	.dataa(!\Registers_ALU[34]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP19|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP19|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP19|PartialProduct .lut_mask = 64'h36393639147D147D;
defparam \Mul|FPP1|BPP19|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N45
cyclonev_lcell_comb \Mul|Add32A|Carry~15 (
// Equation(s):
// \Mul|Add32A|Carry~15_combout  = ( \Registers_ALU[20]~input_o  & ( !\Mul|FPP1|BPP19|PartialProduct~combout  $ (((!\Registers_ALU[32]~input_o ) # (!\Registers_ALU[21]~input_o  $ (\Registers_ALU[33]~input_o )))) ) ) # ( !\Registers_ALU[20]~input_o  & ( 
// !\Mul|FPP1|BPP19|PartialProduct~combout  $ (!\Registers_ALU[33]~input_o  $ (((\Registers_ALU[21]~input_o  & \Registers_ALU[32]~input_o )))) ) )

	.dataa(!\Mul|FPP1|BPP19|PartialProduct~combout ),
	.datab(!\Registers_ALU[21]~input_o ),
	.datac(!\Registers_ALU[32]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~15 .extended_lut = "off";
defparam \Mul|Add32A|Carry~15 .lut_mask = 64'h56A956A956595659;
defparam \Mul|Add32A|Carry~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N12
cyclonev_lcell_comb \Mul|Add32A|Result[21] (
// Equation(s):
// \Mul|Add32A|Result [21] = ( \Mul|FPP1|BPP18|PartialProduct~combout  & ( \Mul|FPP1|BPP17|PartialProduct~combout  & ( !\Mul|Add32A|Carry~15_combout  $ (((\Mul|Add32A|Carry [19] & (!\Mul|FPP0|BPP19|PartialProduct~0_combout  & 
// !\Mul|FPP0|BPP20|PartialProduct~0_combout )))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout  & ( \Mul|FPP1|BPP17|PartialProduct~combout  & ( !\Mul|Add32A|Carry~15_combout  $ (((!\Mul|FPP0|BPP20|PartialProduct~0_combout ) # ((\Mul|Add32A|Carry [19] & 
// !\Mul|FPP0|BPP19|PartialProduct~0_combout )))) ) ) ) # ( \Mul|FPP1|BPP18|PartialProduct~combout  & ( !\Mul|FPP1|BPP17|PartialProduct~combout  & ( !\Mul|Add32A|Carry~15_combout  $ (((!\Mul|FPP0|BPP20|PartialProduct~0_combout  & 
// ((!\Mul|FPP0|BPP19|PartialProduct~0_combout ) # (\Mul|Add32A|Carry [19]))))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout  & ( !\Mul|FPP1|BPP17|PartialProduct~combout  & ( !\Mul|Add32A|Carry~15_combout  $ ((((!\Mul|FPP0|BPP19|PartialProduct~0_combout 
// ) # (!\Mul|FPP0|BPP20|PartialProduct~0_combout )) # (\Mul|Add32A|Carry [19]))) ) ) )

	.dataa(!\Mul|Add32A|Carry [19]),
	.datab(!\Mul|Add32A|Carry~15_combout ),
	.datac(!\Mul|FPP0|BPP19|PartialProduct~0_combout ),
	.datad(!\Mul|FPP0|BPP20|PartialProduct~0_combout ),
	.datae(!\Mul|FPP1|BPP18|PartialProduct~combout ),
	.dataf(!\Mul|FPP1|BPP17|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[21] .extended_lut = "off";
defparam \Mul|Add32A|Result[21] .lut_mask = 64'h333939CC339C9CCC;
defparam \Mul|Add32A|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N18
cyclonev_lcell_comb \Mul|Add32A|Result[20] (
// Equation(s):
// \Mul|Add32A|Result [20] = !\Mul|Add32A|Carry~14_combout  $ (((!\Mul|Add32A|Carry [19] & (!\Mul|FPP0|BPP19|PartialProduct~0_combout  & !\Mul|FPP1|BPP17|PartialProduct~combout )) # (\Mul|Add32A|Carry [19] & ((!\Mul|FPP0|BPP19|PartialProduct~0_combout ) # 
// (!\Mul|FPP1|BPP17|PartialProduct~combout )))))

	.dataa(!\Mul|Add32A|Carry [19]),
	.datab(!\Mul|FPP0|BPP19|PartialProduct~0_combout ),
	.datac(!\Mul|FPP1|BPP17|PartialProduct~combout ),
	.datad(!\Mul|Add32A|Carry~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[20] .extended_lut = "off";
defparam \Mul|Add32A|Result[20] .lut_mask = 64'h2BD42BD42BD42BD4;
defparam \Mul|Add32A|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N48
cyclonev_lcell_comb \Mul|Add32B|Carry[21] (
// Equation(s):
// \Mul|Add32B|Carry [21] = ( \Mul|Add32B|Carry~9_combout  & ( \Mul|Add32A|Result [20] & ( (!\Mul|Add30|Result [17] & (!\Mul|Add30|Result [18] & !\Mul|Add32A|Result [19])) ) ) ) # ( !\Mul|Add32B|Carry~9_combout  & ( \Mul|Add32A|Result [20] & ( 
// (!\Mul|Add30|Result [18] & ((!\Mul|Add30|Result [17] & ((!\Mul|Add32A|Result [19]) # (!\Mul|Add32B|Carry~8_combout ))) # (\Mul|Add30|Result [17] & (!\Mul|Add32A|Result [19] & !\Mul|Add32B|Carry~8_combout )))) ) ) ) # ( \Mul|Add32B|Carry~9_combout  & ( 
// !\Mul|Add32A|Result [20] & ( (!\Mul|Add30|Result [18]) # ((!\Mul|Add30|Result [17] & !\Mul|Add32A|Result [19])) ) ) ) # ( !\Mul|Add32B|Carry~9_combout  & ( !\Mul|Add32A|Result [20] & ( (!\Mul|Add30|Result [18]) # ((!\Mul|Add30|Result [17] & 
// ((!\Mul|Add32A|Result [19]) # (!\Mul|Add32B|Carry~8_combout ))) # (\Mul|Add30|Result [17] & (!\Mul|Add32A|Result [19] & !\Mul|Add32B|Carry~8_combout ))) ) ) )

	.dataa(!\Mul|Add30|Result [17]),
	.datab(!\Mul|Add30|Result [18]),
	.datac(!\Mul|Add32A|Result [19]),
	.datad(!\Mul|Add32B|Carry~8_combout ),
	.datae(!\Mul|Add32B|Carry~9_combout ),
	.dataf(!\Mul|Add32A|Result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[21] .extended_lut = "off";
defparam \Mul|Add32B|Carry[21] .lut_mask = 64'hFEECECECC8808080;
defparam \Mul|Add32B|Carry[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N24
cyclonev_lcell_comb \Mul|Add32B|Result[21] (
// Equation(s):
// \Mul|Add32B|Result [21] = ( \Mul|Add32A|Result [21] & ( \Mul|Add32B|Carry [21] & ( !\Mul|Add30|Result [19] ) ) ) # ( !\Mul|Add32A|Result [21] & ( \Mul|Add32B|Carry [21] & ( \Mul|Add30|Result [19] ) ) ) # ( \Mul|Add32A|Result [21] & ( !\Mul|Add32B|Carry 
// [21] & ( \Mul|Add30|Result [19] ) ) ) # ( !\Mul|Add32A|Result [21] & ( !\Mul|Add32B|Carry [21] & ( !\Mul|Add30|Result [19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add30|Result [19]),
	.datad(gnd),
	.datae(!\Mul|Add32A|Result [21]),
	.dataf(!\Mul|Add32B|Carry [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[21] .extended_lut = "off";
defparam \Mul|Add32B|Result[21] .lut_mask = 64'hF0F00F0F0F0FF0F0;
defparam \Mul|Add32B|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N45
cyclonev_lcell_comb \Mul|Add32C|Result[21] (
// Equation(s):
// \Mul|Add32C|Result [21] = ( \Mul|Add32B|Result [21] & ( !\Mul|Add26B|Result [15] $ (((\Mul|Add32C|Carry~5_combout ) # (\Mul|Add32C|Carry~4_combout ))) ) ) # ( !\Mul|Add32B|Result [21] & ( !\Mul|Add26B|Result [15] $ (((!\Mul|Add32C|Carry~4_combout  & 
// !\Mul|Add32C|Carry~5_combout ))) ) )

	.dataa(!\Mul|Add26B|Result [15]),
	.datab(!\Mul|Add32C|Carry~4_combout ),
	.datac(!\Mul|Add32C|Carry~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[21] .extended_lut = "off";
defparam \Mul|Add32C|Result[21] .lut_mask = 64'h6A6A6A6A95959595;
defparam \Mul|Add32C|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y46_N54
cyclonev_lcell_comb \Mul|Add32D|Carry[21] (
// Equation(s):
// \Mul|Add32D|Carry [21] = ( \Mul|Add32C|Carry [20] & ( \Mul|Add32C|Result [19] & ( (!\Mul|Add18B|Result [6] & (!\Mul|Add32C|Carry~3_combout  & ((\Mul|Add18B|Result [5]) # (\Mul|Add32D|Carry [19])))) # (\Mul|Add18B|Result [6] & 
// (((!\Mul|Add32C|Carry~3_combout ) # (\Mul|Add18B|Result [5])) # (\Mul|Add32D|Carry [19]))) ) ) ) # ( !\Mul|Add32C|Carry [20] & ( \Mul|Add32C|Result [19] & ( (!\Mul|Add18B|Result [6] & (\Mul|Add32C|Carry~3_combout  & ((\Mul|Add18B|Result [5]) # 
// (\Mul|Add32D|Carry [19])))) # (\Mul|Add18B|Result [6] & (((\Mul|Add18B|Result [5]) # (\Mul|Add32C|Carry~3_combout )) # (\Mul|Add32D|Carry [19]))) ) ) ) # ( \Mul|Add32C|Carry [20] & ( !\Mul|Add32C|Result [19] & ( (!\Mul|Add18B|Result [6] & 
// (\Mul|Add32D|Carry [19] & (!\Mul|Add32C|Carry~3_combout  & \Mul|Add18B|Result [5]))) # (\Mul|Add18B|Result [6] & ((!\Mul|Add32C|Carry~3_combout ) # ((\Mul|Add32D|Carry [19] & \Mul|Add18B|Result [5])))) ) ) ) # ( !\Mul|Add32C|Carry [20] & ( 
// !\Mul|Add32C|Result [19] & ( (!\Mul|Add18B|Result [6] & (\Mul|Add32D|Carry [19] & (\Mul|Add32C|Carry~3_combout  & \Mul|Add18B|Result [5]))) # (\Mul|Add18B|Result [6] & (((\Mul|Add32D|Carry [19] & \Mul|Add18B|Result [5])) # (\Mul|Add32C|Carry~3_combout ))) 
// ) ) )

	.dataa(!\Mul|Add18B|Result [6]),
	.datab(!\Mul|Add32D|Carry [19]),
	.datac(!\Mul|Add32C|Carry~3_combout ),
	.datad(!\Mul|Add18B|Result [5]),
	.datae(!\Mul|Add32C|Carry [20]),
	.dataf(!\Mul|Add32C|Result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry[21] .extended_lut = "off";
defparam \Mul|Add32D|Carry[21] .lut_mask = 64'h05175071175F71F5;
defparam \Mul|Add32D|Carry[21] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N27
cyclonev_lcell_comb \Mul|Add18B|Carry[7] (
// Equation(s):
// \Mul|Add18B|Carry [7] = ( \Mul|Add18A|Result [6] & ( ((\Registers_ALU[0]~input_o  & (!\Registers_ALU[52]~input_o  $ (!\Registers_ALU[51]~input_o )))) # (\Mul|Add18B|Carry~1_combout ) ) ) # ( !\Mul|Add18A|Result [6] & ( (\Mul|Add18B|Carry~1_combout  & 
// (\Registers_ALU[0]~input_o  & (!\Registers_ALU[52]~input_o  $ (!\Registers_ALU[51]~input_o )))) ) )

	.dataa(!\Registers_ALU[52]~input_o ),
	.datab(!\Mul|Add18B|Carry~1_combout ),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Registers_ALU[51]~input_o ),
	.datae(gnd),
	.dataf(!\Mul|Add18A|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[7] .extended_lut = "off";
defparam \Mul|Add18B|Carry[7] .lut_mask = 64'h01020102373B373B;
defparam \Mul|Add18B|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N15
cyclonev_lcell_comb \Mul|FPP9|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP3|PartialProduct~combout  = ( \Registers_ALU[49]~input_o  & ( (!\Registers_ALU[50]~input_o  & (!\Registers_ALU[51]~input_o  $ (((!\Registers_ALU[3]~input_o ))))) # (\Registers_ALU[50]~input_o  & (((\Registers_ALU[2]~input_o )) # 
// (\Registers_ALU[51]~input_o ))) ) ) # ( !\Registers_ALU[49]~input_o  & ( (!\Registers_ALU[50]~input_o  & (\Registers_ALU[51]~input_o  & (!\Registers_ALU[2]~input_o ))) # (\Registers_ALU[50]~input_o  & (!\Registers_ALU[51]~input_o  $ 
// (((!\Registers_ALU[3]~input_o ))))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[2]~input_o ),
	.datac(!\Registers_ALU[50]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP3|PartialProduct .lut_mask = 64'h454A454A57A757A7;
defparam \Mul|FPP9|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N27
cyclonev_lcell_comb \Mul|FPP8|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP5|PartialProduct~combout  = ( \Registers_ALU[4]~input_o  & ( \Registers_ALU[49]~input_o  & ( (!\Registers_ALU[47]~input_o  & (!\Registers_ALU[5]~input_o  & \Registers_ALU[48]~input_o )) # (\Registers_ALU[47]~input_o  & 
// ((!\Registers_ALU[5]~input_o ) # (\Registers_ALU[48]~input_o ))) ) ) ) # ( !\Registers_ALU[4]~input_o  & ( \Registers_ALU[49]~input_o  & ( (!\Registers_ALU[5]~input_o ) # (!\Registers_ALU[47]~input_o  $ (\Registers_ALU[48]~input_o )) ) ) ) # ( 
// \Registers_ALU[4]~input_o  & ( !\Registers_ALU[49]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[5]~input_o  & \Registers_ALU[48]~input_o )) # (\Registers_ALU[47]~input_o  & ((\Registers_ALU[48]~input_o ) # (\Registers_ALU[5]~input_o ))) ) 
// ) ) # ( !\Registers_ALU[4]~input_o  & ( !\Registers_ALU[49]~input_o  & ( (\Registers_ALU[5]~input_o  & (!\Registers_ALU[47]~input_o  $ (!\Registers_ALU[48]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[5]~input_o ),
	.datac(!\Registers_ALU[48]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[4]~input_o ),
	.dataf(!\Registers_ALU[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP5|PartialProduct .lut_mask = 64'h12121717EDED4D4D;
defparam \Mul|FPP8|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N21
cyclonev_lcell_comb \Mul|Add18A|Result[7] (
// Equation(s):
// \Mul|Add18A|Result [7] = ( \Mul|FPP8|BPP4|PartialProduct~combout  & ( !\Mul|FPP9|BPP3|PartialProduct~combout  $ (!\Mul|FPP8|BPP5|PartialProduct~combout  $ (((\Mul|Add18A|Carry [6]) # (\Mul|FPP9|BPP2|PartialProduct~combout )))) ) ) # ( 
// !\Mul|FPP8|BPP4|PartialProduct~combout  & ( !\Mul|FPP9|BPP3|PartialProduct~combout  $ (!\Mul|FPP8|BPP5|PartialProduct~combout  $ (((\Mul|FPP9|BPP2|PartialProduct~combout  & \Mul|Add18A|Carry [6])))) ) )

	.dataa(!\Mul|FPP9|BPP2|PartialProduct~combout ),
	.datab(!\Mul|Add18A|Carry [6]),
	.datac(!\Mul|FPP9|BPP3|PartialProduct~combout ),
	.datad(!\Mul|FPP8|BPP5|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP8|BPP4|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[7] .extended_lut = "off";
defparam \Mul|Add18A|Result[7] .lut_mask = 64'h1EE11EE178877887;
defparam \Mul|Add18A|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N45
cyclonev_lcell_comb \Mul|Add14|Result[3] (
// Equation(s):
// \Mul|Add14|Result [3] = ( \Registers_ALU[52]~input_o  & ( (!\Registers_ALU[51]~input_o  & (!\Registers_ALU[1]~input_o  $ (((!\Registers_ALU[0]~input_o ) # (!\Registers_ALU[53]~input_o ))))) # (\Registers_ALU[51]~input_o  & (\Registers_ALU[0]~input_o  & 
// ((!\Registers_ALU[53]~input_o )))) ) ) # ( !\Registers_ALU[52]~input_o  & ( (!\Registers_ALU[51]~input_o  & (\Registers_ALU[0]~input_o  & ((\Registers_ALU[53]~input_o )))) # (\Registers_ALU[51]~input_o  & (!\Registers_ALU[1]~input_o  $ 
// (((!\Registers_ALU[0]~input_o ) # (!\Registers_ALU[53]~input_o ))))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(!\Registers_ALU[1]~input_o ),
	.datad(!\Registers_ALU[53]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[52]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[3] .extended_lut = "off";
defparam \Mul|Add14|Result[3] .lut_mask = 64'h053605361B281B28;
defparam \Mul|Add14|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N0
cyclonev_lcell_comb \Mul|Add18B|Result[7] (
// Equation(s):
// \Mul|Add18B|Result [7] = ( \Mul|Add14|Result [3] & ( !\Mul|Add18B|Carry [7] $ (\Mul|Add18A|Result [7]) ) ) # ( !\Mul|Add14|Result [3] & ( !\Mul|Add18B|Carry [7] $ (!\Mul|Add18A|Result [7]) ) )

	.dataa(!\Mul|Add18B|Carry [7]),
	.datab(gnd),
	.datac(!\Mul|Add18A|Result [7]),
	.datad(gnd),
	.datae(!\Mul|Add14|Result [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[7] .extended_lut = "off";
defparam \Mul|Add18B|Result[7] .lut_mask = 64'h5A5AA5A55A5AA5A5;
defparam \Mul|Add18B|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N36
cyclonev_lcell_comb \Mul|Add32D|Result[21] (
// Equation(s):
// \Mul|Add32D|Result [21] = ( \Mul|Add18B|Result [7] & ( !\Mul|Add32C|Result [21] $ (\Mul|Add32D|Carry [21]) ) ) # ( !\Mul|Add18B|Result [7] & ( !\Mul|Add32C|Result [21] $ (!\Mul|Add32D|Carry [21]) ) )

	.dataa(gnd),
	.datab(!\Mul|Add32C|Result [21]),
	.datac(!\Mul|Add32D|Carry [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18B|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[21] .extended_lut = "off";
defparam \Mul|Add32D|Result[21] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Mul|Add32D|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N6
cyclonev_lcell_comb \LS|D21~feeder (
// Equation(s):
// \LS|D21~feeder_combout  = ( LSRDataIn[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D21~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D21~feeder .extended_lut = "off";
defparam \LS|D21~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D21~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y43_N8
dffeas \LS|D21 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D21~feeder_combout ),
	.asdata(\LS|D20~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D21 .is_wysiwyg = "true";
defparam \LS|D21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N27
cyclonev_lcell_comb \ALU_Registers[21]~16 (
// Equation(s):
// \ALU_Registers[21]~16_combout  = ( !\ASR|D21~q  & ( (!\LSR|D21~q  & !\LS|D21~q ) ) )

	.dataa(!\LSR|D21~q ),
	.datab(!\LS|D21~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ASR|D21~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[21]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[21]~16 .extended_lut = "off";
defparam \ALU_Registers[21]~16 .lut_mask = 64'h8888888800000000;
defparam \ALU_Registers[21]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N33
cyclonev_lcell_comb \ALU_Registers[21]~17 (
// Equation(s):
// \ALU_Registers[21]~17_combout  = ( \ALU_Registers[21]~16_combout  & ( (!\Control_ALU[31]~input_o  & (\ALU_Registers[21]~93_combout  & ((!\Control_ALU[23]~input_o )))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [21])))) ) ) # ( 
// !\ALU_Registers[21]~16_combout  & ( (!\Control_ALU[31]~input_o  & (((\Control_ALU[23]~input_o )) # (\ALU_Registers[21]~93_combout ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [21])))) ) )

	.dataa(!\ALU_Registers[21]~93_combout ),
	.datab(!\Mul|Add32D|Result [21]),
	.datac(!\Control_ALU[31]~input_o ),
	.datad(!\Control_ALU[23]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Registers[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[21]~17 .extended_lut = "off";
defparam \ALU_Registers[21]~17 .lut_mask = 64'h53F353F353035303;
defparam \ALU_Registers[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N30
cyclonev_lcell_comb \ALU_Registers[21]$latch (
// Equation(s):
// \ALU_Registers[21]$latch~combout  = ( \ALU_Registers[21]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[21]~17_combout ) ) ) # ( !\ALU_Registers[21]$latch~combout  & ( (\ALU_Registers[21]~17_combout  & \ALU_Registers[31]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[21]~17_combout ),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[21]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[21]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[21]$latch .extended_lut = "off";
defparam \ALU_Registers[21]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_Registers[21]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N21
cyclonev_lcell_comb \LS|D22~feeder (
// Equation(s):
// \LS|D22~feeder_combout  = ( LSRDataIn[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D22~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D22~feeder .extended_lut = "off";
defparam \LS|D22~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D22~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N23
dffeas \LS|D22 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D22~feeder_combout ),
	.asdata(\LS|D21~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D22 .is_wysiwyg = "true";
defparam \LS|D22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N42
cyclonev_lcell_comb \Mul|Add32C|Carry[22] (
// Equation(s):
// \Mul|Add32C|Carry [22] = ( \Mul|Add32B|Result [21] & ( (!\Mul|Add26B|Result [15] & (!\Mul|Add32C|Carry~4_combout  & !\Mul|Add32C|Carry~5_combout )) ) ) # ( !\Mul|Add32B|Result [21] & ( (!\Mul|Add26B|Result [15]) # ((!\Mul|Add32C|Carry~4_combout  & 
// !\Mul|Add32C|Carry~5_combout )) ) )

	.dataa(!\Mul|Add26B|Result [15]),
	.datab(!\Mul|Add32C|Carry~4_combout ),
	.datac(gnd),
	.datad(!\Mul|Add32C|Carry~5_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[22] .extended_lut = "off";
defparam \Mul|Add32C|Carry[22] .lut_mask = 64'hEEAAEEAA88008800;
defparam \Mul|Add32C|Carry[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N18
cyclonev_lcell_comb \Mul|Add32A|Carry~17 (
// Equation(s):
// \Mul|Add32A|Carry~17_combout  = ( \Mul|FPP1|BPP18|PartialProduct~combout  & ( \Mul|FPP1|BPP17|PartialProduct~combout  & ( (\Mul|Add32A|Carry~15_combout  & ((!\Mul|Add32A|Carry [19]) # ((\Mul|FPP0|BPP20|PartialProduct~0_combout ) # 
// (\Mul|FPP0|BPP19|PartialProduct~0_combout )))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout  & ( \Mul|FPP1|BPP17|PartialProduct~combout  & ( (\Mul|Add32A|Carry~15_combout  & (\Mul|FPP0|BPP20|PartialProduct~0_combout  & ((!\Mul|Add32A|Carry [19]) # 
// (\Mul|FPP0|BPP19|PartialProduct~0_combout )))) ) ) ) # ( \Mul|FPP1|BPP18|PartialProduct~combout  & ( !\Mul|FPP1|BPP17|PartialProduct~combout  & ( (\Mul|Add32A|Carry~15_combout  & (((!\Mul|Add32A|Carry [19] & \Mul|FPP0|BPP19|PartialProduct~0_combout )) # 
// (\Mul|FPP0|BPP20|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|FPP1|BPP18|PartialProduct~combout  & ( !\Mul|FPP1|BPP17|PartialProduct~combout  & ( (!\Mul|Add32A|Carry [19] & (\Mul|Add32A|Carry~15_combout  & (\Mul|FPP0|BPP19|PartialProduct~0_combout  & 
// \Mul|FPP0|BPP20|PartialProduct~0_combout ))) ) ) )

	.dataa(!\Mul|Add32A|Carry [19]),
	.datab(!\Mul|Add32A|Carry~15_combout ),
	.datac(!\Mul|FPP0|BPP19|PartialProduct~0_combout ),
	.datad(!\Mul|FPP0|BPP20|PartialProduct~0_combout ),
	.datae(!\Mul|FPP1|BPP18|PartialProduct~combout ),
	.dataf(!\Mul|FPP1|BPP17|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~17 .extended_lut = "off";
defparam \Mul|Add32A|Carry~17 .lut_mask = 64'h0002023300232333;
defparam \Mul|Add32A|Carry~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N42
cyclonev_lcell_comb \Mul|Add32A|Carry~16 (
// Equation(s):
// \Mul|Add32A|Carry~16_combout  = ( \Registers_ALU[32]~input_o  & ( (\Mul|FPP1|BPP19|PartialProduct~combout  & (!\Registers_ALU[21]~input_o  $ (!\Registers_ALU[33]~input_o ))) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Mul|FPP1|BPP19|PartialProduct~combout  
// & (!\Registers_ALU[20]~input_o  & \Registers_ALU[33]~input_o )) ) )

	.dataa(!\Mul|FPP1|BPP19|PartialProduct~combout ),
	.datab(!\Registers_ALU[21]~input_o ),
	.datac(!\Registers_ALU[20]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~16 .extended_lut = "off";
defparam \Mul|Add32A|Carry~16 .lut_mask = 64'h0050005011441144;
defparam \Mul|Add32A|Carry~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N3
cyclonev_lcell_comb \Mul|FPP0|BPP22|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP22|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[22]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[21]~input_o ) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[21]~input_o ),
	.datac(!\Registers_ALU[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP22|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP22|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP22|PartialProduct~0 .lut_mask = 64'h444444445A5A5A5A;
defparam \Mul|FPP0|BPP22|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N39
cyclonev_lcell_comb \Mul|FPP1|BPP20|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP20|PartialProduct~combout  = ( \Registers_ALU[20]~input_o  & ( (!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o  & (\Registers_ALU[33]~input_o )) # (\Registers_ALU[35]~input_o  & (!\Registers_ALU[33]~input_o  & 
// !\Registers_ALU[19]~input_o )))) # (\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[33]~input_o ) # (\Registers_ALU[19]~input_o ))) # (\Registers_ALU[35]~input_o  & (\Registers_ALU[33]~input_o )))) ) ) # ( 
// !\Registers_ALU[20]~input_o  & ( (!\Registers_ALU[34]~input_o  & (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[19]~input_o ) # (\Registers_ALU[33]~input_o )))) # (\Registers_ALU[34]~input_o  & (((\Registers_ALU[33]~input_o  & \Registers_ALU[19]~input_o 
// )) # (\Registers_ALU[35]~input_o ))) ) )

	.dataa(!\Registers_ALU[34]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[33]~input_o ),
	.datad(!\Registers_ALU[19]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP20|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP20|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP20|PartialProduct .lut_mask = 64'h33173317694D694D;
defparam \Mul|FPP1|BPP20|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N27
cyclonev_lcell_comb \Mul|Add32A|Result[22] (
// Equation(s):
// \Mul|Add32A|Result [22] = ( \Mul|FPP1|BPP20|PartialProduct~combout  & ( !\Mul|FPP0|BPP22|PartialProduct~0_combout  $ (((\Mul|Add32A|Carry~16_combout ) # (\Mul|Add32A|Carry~17_combout ))) ) ) # ( !\Mul|FPP1|BPP20|PartialProduct~combout  & ( 
// !\Mul|FPP0|BPP22|PartialProduct~0_combout  $ (((!\Mul|Add32A|Carry~17_combout  & !\Mul|Add32A|Carry~16_combout ))) ) )

	.dataa(!\Mul|Add32A|Carry~17_combout ),
	.datab(gnd),
	.datac(!\Mul|Add32A|Carry~16_combout ),
	.datad(!\Mul|FPP0|BPP22|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP20|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[22] .extended_lut = "off";
defparam \Mul|Add32A|Result[22] .lut_mask = 64'h5FA05FA0A05FA05F;
defparam \Mul|Add32A|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N12
cyclonev_lcell_comb \Mul|Add30|Carry[20] (
// Equation(s):
// \Mul|Add30|Carry [20] = ( \Mul|FPP2|BPP17|PartialProduct~combout  & ( ((!\Mul|FPP2|BPP16|PartialProduct~combout  & (\Mul|FPP3|BPP14|PartialProduct~combout  & \Mul|Add30|Carry [18])) # (\Mul|FPP2|BPP16|PartialProduct~combout  & ((\Mul|Add30|Carry [18]) # 
// (\Mul|FPP3|BPP14|PartialProduct~combout )))) # (\Mul|FPP3|BPP15|PartialProduct~combout ) ) ) # ( !\Mul|FPP2|BPP17|PartialProduct~combout  & ( (\Mul|FPP3|BPP15|PartialProduct~combout  & ((!\Mul|FPP2|BPP16|PartialProduct~combout  & 
// (\Mul|FPP3|BPP14|PartialProduct~combout  & \Mul|Add30|Carry [18])) # (\Mul|FPP2|BPP16|PartialProduct~combout  & ((\Mul|Add30|Carry [18]) # (\Mul|FPP3|BPP14|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|FPP2|BPP16|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP14|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP15|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [18]),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP17|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[20] .extended_lut = "off";
defparam \Mul|Add30|Carry[20] .lut_mask = 64'h010701071F7F1F7F;
defparam \Mul|Add30|Carry[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N24
cyclonev_lcell_comb \Mul|FPP3|BPP16|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP16|PartialProduct~combout  = ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[39]~input_o  & ((\Registers_ALU[38]~input_o ))) # (\Registers_ALU[39]~input_o  & (!\Registers_ALU[15]~input_o  & 
// !\Registers_ALU[38]~input_o )))) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[38]~input_o ) # (\Registers_ALU[15]~input_o ))) # (\Registers_ALU[39]~input_o  & ((\Registers_ALU[38]~input_o ))))) ) ) # ( 
// !\Registers_ALU[16]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[15]~input_o ) # (\Registers_ALU[38]~input_o )))) # (\Registers_ALU[37]~input_o  & (((\Registers_ALU[15]~input_o  & \Registers_ALU[38]~input_o 
// )) # (\Registers_ALU[39]~input_o ))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[39]~input_o ),
	.datac(!\Registers_ALU[15]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP16|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP16|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP16|PartialProduct .lut_mask = 64'h31373137649D649D;
defparam \Mul|FPP3|BPP16|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N30
cyclonev_lcell_comb \Mul|FPP2|BPP18|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP18|PartialProduct~combout  = ( \Registers_ALU[17]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[35]~input_o  & (!\Registers_ALU[18]~input_o  $ (!\Registers_ALU[37]~input_o )))) # (\Registers_ALU[36]~input_o  & 
// ((!\Registers_ALU[18]~input_o  $ (!\Registers_ALU[37]~input_o )) # (\Registers_ALU[35]~input_o ))) ) ) # ( !\Registers_ALU[17]~input_o  & ( !\Registers_ALU[37]~input_o  $ (((!\Registers_ALU[18]~input_o ) # (!\Registers_ALU[36]~input_o  $ 
// (\Registers_ALU[35]~input_o )))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[18]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP18|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP18|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP18|PartialProduct .lut_mask = 64'h1E2D1E2D147D147D;
defparam \Mul|FPP2|BPP18|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N54
cyclonev_lcell_comb \Mul|Add30|Result[20] (
// Equation(s):
// \Mul|Add30|Result [20] = ( \Mul|FPP2|BPP18|PartialProduct~combout  & ( !\Mul|Add30|Carry [20] $ (\Mul|FPP3|BPP16|PartialProduct~combout ) ) ) # ( !\Mul|FPP2|BPP18|PartialProduct~combout  & ( !\Mul|Add30|Carry [20] $ 
// (!\Mul|FPP3|BPP16|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(!\Mul|Add30|Carry [20]),
	.datac(!\Mul|FPP3|BPP16|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP18|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[20] .extended_lut = "off";
defparam \Mul|Add30|Result[20] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Mul|Add30|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N3
cyclonev_lcell_comb \Mul|FPP5|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP12|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[11]~input_o ))) # (\Registers_ALU[41]~input_o  & (!\Registers_ALU[12]~input_o )))) # 
// (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[12]~input_o ) # ((\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & (\Registers_ALU[12]~input_o  & (\Registers_ALU[41]~input_o ))) # 
// (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & (\Registers_ALU[12]~input_o )) # (\Registers_ALU[41]~input_o  & ((\Registers_ALU[11]~input_o ))))) ) )

	.dataa(!\Registers_ALU[12]~input_o ),
	.datab(!\Registers_ALU[42]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP12|PartialProduct .lut_mask = 64'h14171417EB2BEB2B;
defparam \Mul|FPP5|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N36
cyclonev_lcell_comb \Mul|FPP4|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP14|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[14]~input_o  $ (((!\Registers_ALU[41]~input_o ))))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o ) # 
// (\Registers_ALU[13]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (((!\Registers_ALU[13]~input_o  & \Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & (!\Registers_ALU[14]~input_o  $ 
// (((!\Registers_ALU[41]~input_o ))))) ) )

	.dataa(!\Registers_ALU[14]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP14|PartialProduct .lut_mask = 64'h11E211E247BB47BB;
defparam \Mul|FPP4|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N21
cyclonev_lcell_comb \Mul|Add26A|Carry~5 (
// Equation(s):
// \Mul|Add26A|Carry~5_combout  = !\Mul|FPP5|BPP12|PartialProduct~combout  $ (!\Mul|FPP4|BPP14|PartialProduct~combout )

	.dataa(!\Mul|FPP5|BPP12|PartialProduct~combout ),
	.datab(!\Mul|FPP4|BPP14|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~5 .extended_lut = "off";
defparam \Mul|Add26A|Carry~5 .lut_mask = 64'h6666666666666666;
defparam \Mul|Add26A|Carry~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N30
cyclonev_lcell_comb \Mul|FPP7|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP8|PartialProduct~combout  = ( \Registers_ALU[8]~input_o  & ( (!\Registers_ALU[47]~input_o  & ((!\Registers_ALU[45]~input_o  & (\Registers_ALU[46]~input_o )) # (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[46]~input_o ) # 
// (\Registers_ALU[7]~input_o ))))) # (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[45]~input_o  & (!\Registers_ALU[46]~input_o  & !\Registers_ALU[7]~input_o )) # (\Registers_ALU[45]~input_o  & (\Registers_ALU[46]~input_o )))) ) ) # ( 
// !\Registers_ALU[8]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[45]~input_o  & (\Registers_ALU[46]~input_o  & \Registers_ALU[7]~input_o ))) # (\Registers_ALU[47]~input_o  & (((!\Registers_ALU[7]~input_o ) # (\Registers_ALU[46]~input_o )) # 
// (\Registers_ALU[45]~input_o ))) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[46]~input_o ),
	.datad(!\Registers_ALU[7]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP8|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP7|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N15
cyclonev_lcell_comb \Mul|FPP6|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP10|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[44]~input_o  & ((!\Registers_ALU[43]~input_o  & (!\Registers_ALU[9]~input_o )) # (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[10]~input_o ))))) # 
// (\Registers_ALU[44]~input_o  & (((!\Registers_ALU[10]~input_o )) # (\Registers_ALU[43]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[44]~input_o  & (\Registers_ALU[43]~input_o  & ((\Registers_ALU[10]~input_o )))) # 
// (\Registers_ALU[44]~input_o  & ((!\Registers_ALU[43]~input_o  & ((\Registers_ALU[10]~input_o ))) # (\Registers_ALU[43]~input_o  & (\Registers_ALU[9]~input_o )))) ) )

	.dataa(!\Registers_ALU[44]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[9]~input_o ),
	.datad(!\Registers_ALU[10]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP10|PartialProduct .lut_mask = 64'h01670167F791F791;
defparam \Mul|FPP6|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N6
cyclonev_lcell_comb \Mul|Add22|Result[12] (
// Equation(s):
// \Mul|Add22|Result [12] = ( \Mul|FPP6|BPP10|PartialProduct~combout  & ( !\Mul|FPP7|BPP8|PartialProduct~combout  $ (((!\Mul|FPP7|BPP7|PartialProduct~combout  & (\Mul|FPP6|BPP9|PartialProduct~combout  & \Mul|Add22|Carry [11])) # 
// (\Mul|FPP7|BPP7|PartialProduct~combout  & ((\Mul|Add22|Carry [11]) # (\Mul|FPP6|BPP9|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP6|BPP10|PartialProduct~combout  & ( !\Mul|FPP7|BPP8|PartialProduct~combout  $ (((!\Mul|FPP7|BPP7|PartialProduct~combout  & 
// ((!\Mul|FPP6|BPP9|PartialProduct~combout ) # (!\Mul|Add22|Carry [11]))) # (\Mul|FPP7|BPP7|PartialProduct~combout  & (!\Mul|FPP6|BPP9|PartialProduct~combout  & !\Mul|Add22|Carry [11])))) ) )

	.dataa(!\Mul|FPP7|BPP7|PartialProduct~combout ),
	.datab(!\Mul|FPP6|BPP9|PartialProduct~combout ),
	.datac(!\Mul|Add22|Carry [11]),
	.datad(!\Mul|FPP7|BPP8|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP10|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[12] .extended_lut = "off";
defparam \Mul|Add22|Result[12] .lut_mask = 64'h17E817E8E817E817;
defparam \Mul|Add22|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N45
cyclonev_lcell_comb \Mul|Add26A|Carry[16] (
// Equation(s):
// \Mul|Add26A|Carry [16] = ( \Mul|Add26A|Carry [14] & ( (!\Mul|FPP5|BPP11|PartialProduct~combout  & (\Mul|FPP5|BPP10|PartialProduct~combout  & (\Mul|FPP4|BPP12|PartialProduct~combout  & \Mul|FPP4|BPP13|PartialProduct~combout ))) # 
// (\Mul|FPP5|BPP11|PartialProduct~combout  & (((\Mul|FPP5|BPP10|PartialProduct~combout  & \Mul|FPP4|BPP12|PartialProduct~combout )) # (\Mul|FPP4|BPP13|PartialProduct~combout ))) ) ) # ( !\Mul|Add26A|Carry [14] & ( (!\Mul|FPP5|BPP11|PartialProduct~combout  & 
// (\Mul|FPP4|BPP13|PartialProduct~combout  & ((\Mul|FPP4|BPP12|PartialProduct~combout ) # (\Mul|FPP5|BPP10|PartialProduct~combout )))) # (\Mul|FPP5|BPP11|PartialProduct~combout  & (((\Mul|FPP4|BPP13|PartialProduct~combout ) # 
// (\Mul|FPP4|BPP12|PartialProduct~combout )) # (\Mul|FPP5|BPP10|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP5|BPP11|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP10|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP12|PartialProduct~combout ),
	.datad(!\Mul|FPP4|BPP13|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[16] .extended_lut = "off";
defparam \Mul|Add26A|Carry[16] .lut_mask = 64'h157F157F01570157;
defparam \Mul|Add26A|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N24
cyclonev_lcell_comb \Mul|Add26B|Result[16] (
// Equation(s):
// \Mul|Add26B|Result [16] = ( \Mul|Add22|Result [12] & ( \Mul|Add26A|Carry [16] & ( !\Mul|Add26A|Carry~5_combout  $ (((!\Mul|Add26B|Carry [15] & ((!\Mul|Add22|Result [11]) # (!\Mul|Add26A|Result [15]))) # (\Mul|Add26B|Carry [15] & (!\Mul|Add22|Result [11] & 
// !\Mul|Add26A|Result [15])))) ) ) ) # ( !\Mul|Add22|Result [12] & ( \Mul|Add26A|Carry [16] & ( !\Mul|Add26A|Carry~5_combout  $ (((!\Mul|Add26B|Carry [15] & (\Mul|Add22|Result [11] & \Mul|Add26A|Result [15])) # (\Mul|Add26B|Carry [15] & ((\Mul|Add26A|Result 
// [15]) # (\Mul|Add22|Result [11]))))) ) ) ) # ( \Mul|Add22|Result [12] & ( !\Mul|Add26A|Carry [16] & ( !\Mul|Add26A|Carry~5_combout  $ (((!\Mul|Add26B|Carry [15] & (\Mul|Add22|Result [11] & \Mul|Add26A|Result [15])) # (\Mul|Add26B|Carry [15] & 
// ((\Mul|Add26A|Result [15]) # (\Mul|Add22|Result [11]))))) ) ) ) # ( !\Mul|Add22|Result [12] & ( !\Mul|Add26A|Carry [16] & ( !\Mul|Add26A|Carry~5_combout  $ (((!\Mul|Add26B|Carry [15] & ((!\Mul|Add22|Result [11]) # (!\Mul|Add26A|Result [15]))) # 
// (\Mul|Add26B|Carry [15] & (!\Mul|Add22|Result [11] & !\Mul|Add26A|Result [15])))) ) ) )

	.dataa(!\Mul|Add26A|Carry~5_combout ),
	.datab(!\Mul|Add26B|Carry [15]),
	.datac(!\Mul|Add22|Result [11]),
	.datad(!\Mul|Add26A|Result [15]),
	.datae(!\Mul|Add22|Result [12]),
	.dataf(!\Mul|Add26A|Carry [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[16] .extended_lut = "off";
defparam \Mul|Add26B|Result[16] .lut_mask = 64'h566AA995A995566A;
defparam \Mul|Add26B|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N54
cyclonev_lcell_comb \Mul|Add32C|Carry~6 (
// Equation(s):
// \Mul|Add32C|Carry~6_combout  = ( \Mul|Add32A|Result [21] & ( \Mul|Add32B|Carry [21] & ( !\Mul|Add30|Result [19] $ (!\Mul|Add32A|Result [22] $ (!\Mul|Add30|Result [20] $ (!\Mul|Add26B|Result [16]))) ) ) ) # ( !\Mul|Add32A|Result [21] & ( \Mul|Add32B|Carry 
// [21] & ( !\Mul|Add32A|Result [22] $ (!\Mul|Add30|Result [20] $ (\Mul|Add26B|Result [16])) ) ) ) # ( \Mul|Add32A|Result [21] & ( !\Mul|Add32B|Carry [21] & ( !\Mul|Add32A|Result [22] $ (!\Mul|Add30|Result [20] $ (!\Mul|Add26B|Result [16])) ) ) ) # ( 
// !\Mul|Add32A|Result [21] & ( !\Mul|Add32B|Carry [21] & ( !\Mul|Add30|Result [19] $ (!\Mul|Add32A|Result [22] $ (!\Mul|Add30|Result [20] $ (!\Mul|Add26B|Result [16]))) ) ) )

	.dataa(!\Mul|Add30|Result [19]),
	.datab(!\Mul|Add32A|Result [22]),
	.datac(!\Mul|Add30|Result [20]),
	.datad(!\Mul|Add26B|Result [16]),
	.datae(!\Mul|Add32A|Result [21]),
	.dataf(!\Mul|Add32B|Carry [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~6 .extended_lut = "off";
defparam \Mul|Add32C|Carry~6 .lut_mask = 64'h6996C33C3CC36996;
defparam \Mul|Add32C|Carry~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y38_N21
cyclonev_io_ibuf \Registers_ALU[55]~input (
	.i(Registers_ALU[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[55]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[55]~input .bus_hold = "false";
defparam \Registers_ALU[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N18
cyclonev_lcell_comb \Mul|Add18A|Carry[8] (
// Equation(s):
// \Mul|Add18A|Carry [8] = ( \Mul|FPP9|BPP3|PartialProduct~combout  & ( ((!\Mul|FPP9|BPP2|PartialProduct~combout  & (\Mul|Add18A|Carry [6] & \Mul|FPP8|BPP4|PartialProduct~combout )) # (\Mul|FPP9|BPP2|PartialProduct~combout  & 
// ((\Mul|FPP8|BPP4|PartialProduct~combout ) # (\Mul|Add18A|Carry [6])))) # (\Mul|FPP8|BPP5|PartialProduct~combout ) ) ) # ( !\Mul|FPP9|BPP3|PartialProduct~combout  & ( (\Mul|FPP8|BPP5|PartialProduct~combout  & ((!\Mul|FPP9|BPP2|PartialProduct~combout  & 
// (\Mul|Add18A|Carry [6] & \Mul|FPP8|BPP4|PartialProduct~combout )) # (\Mul|FPP9|BPP2|PartialProduct~combout  & ((\Mul|FPP8|BPP4|PartialProduct~combout ) # (\Mul|Add18A|Carry [6]))))) ) )

	.dataa(!\Mul|FPP9|BPP2|PartialProduct~combout ),
	.datab(!\Mul|Add18A|Carry [6]),
	.datac(!\Mul|FPP8|BPP4|PartialProduct~combout ),
	.datad(!\Mul|FPP8|BPP5|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP3|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[8] .extended_lut = "off";
defparam \Mul|Add18A|Carry[8] .lut_mask = 64'h0017001717FF17FF;
defparam \Mul|Add18A|Carry[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N30
cyclonev_lcell_comb \Mul|FPP9|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP4|PartialProduct~combout  = ( \Registers_ALU[50]~input_o  & ( (!\Registers_ALU[49]~input_o  & (!\Registers_ALU[51]~input_o  $ (((!\Registers_ALU[4]~input_o ))))) # (\Registers_ALU[49]~input_o  & (((\Registers_ALU[3]~input_o )) # 
// (\Registers_ALU[51]~input_o ))) ) ) # ( !\Registers_ALU[50]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[51]~input_o  & (!\Registers_ALU[3]~input_o ))) # (\Registers_ALU[49]~input_o  & (!\Registers_ALU[51]~input_o  $ 
// (((!\Registers_ALU[4]~input_o ))))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[3]~input_o ),
	.datac(!\Registers_ALU[49]~input_o ),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[50]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP4|PartialProduct .lut_mask = 64'h454A454A57A757A7;
defparam \Mul|FPP9|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N15
cyclonev_lcell_comb \Mul|FPP8|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP6|PartialProduct~combout  = ( \Registers_ALU[49]~input_o  & ( \Registers_ALU[5]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[48]~input_o  & !\Registers_ALU[6]~input_o )) # (\Registers_ALU[47]~input_o  & 
// ((!\Registers_ALU[6]~input_o ) # (\Registers_ALU[48]~input_o ))) ) ) ) # ( !\Registers_ALU[49]~input_o  & ( \Registers_ALU[5]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[48]~input_o  & \Registers_ALU[6]~input_o )) # 
// (\Registers_ALU[47]~input_o  & ((\Registers_ALU[6]~input_o ) # (\Registers_ALU[48]~input_o ))) ) ) ) # ( \Registers_ALU[49]~input_o  & ( !\Registers_ALU[5]~input_o  & ( (!\Registers_ALU[6]~input_o ) # (!\Registers_ALU[47]~input_o  $ 
// (\Registers_ALU[48]~input_o )) ) ) ) # ( !\Registers_ALU[49]~input_o  & ( !\Registers_ALU[5]~input_o  & ( (\Registers_ALU[6]~input_o  & (!\Registers_ALU[47]~input_o  $ (!\Registers_ALU[48]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[48]~input_o ),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[49]~input_o ),
	.dataf(!\Registers_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP6|PartialProduct .lut_mask = 64'h0606F9F917177171;
defparam \Mul|FPP8|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N39
cyclonev_lcell_comb \Mul|Add18A|Result[8] (
// Equation(s):
// \Mul|Add18A|Result [8] = ( \Mul|FPP8|BPP6|PartialProduct~combout  & ( !\Mul|Add18A|Carry [8] $ (\Mul|FPP9|BPP4|PartialProduct~combout ) ) ) # ( !\Mul|FPP8|BPP6|PartialProduct~combout  & ( !\Mul|Add18A|Carry [8] $ (!\Mul|FPP9|BPP4|PartialProduct~combout ) 
// ) )

	.dataa(!\Mul|Add18A|Carry [8]),
	.datab(!\Mul|FPP9|BPP4|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP8|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[8] .extended_lut = "off";
defparam \Mul|Add18A|Result[8] .lut_mask = 64'h6666666699999999;
defparam \Mul|Add18A|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N35
cyclonev_io_ibuf \Registers_ALU[54]~input (
	.i(Registers_ALU[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[54]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[54]~input .bus_hold = "false";
defparam \Registers_ALU[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N27
cyclonev_lcell_comb \Mul|BD11|Select_M (
// Equation(s):
// \Mul|BD11|Select_M~combout  = ( \Registers_ALU[53]~input_o  & ( !\Registers_ALU[54]~input_o  ) ) # ( !\Registers_ALU[53]~input_o  & ( \Registers_ALU[54]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[54]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|BD11|Select_M~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|BD11|Select_M .extended_lut = "off";
defparam \Mul|BD11|Select_M .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Mul|BD11|Select_M .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N6
cyclonev_lcell_comb \Mul|FPP10|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP2|PartialProduct~combout  = ( \Registers_ALU[2]~input_o  & ( (!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & (!\Registers_ALU[1]~input_o  & \Registers_ALU[53]~input_o )) # (\Registers_ALU[52]~input_o  & 
// ((!\Registers_ALU[53]~input_o ))))) # (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & ((!\Registers_ALU[53]~input_o ))) # (\Registers_ALU[52]~input_o  & ((\Registers_ALU[53]~input_o ) # (\Registers_ALU[1]~input_o ))))) ) ) # ( 
// !\Registers_ALU[2]~input_o  & ( (!\Registers_ALU[51]~input_o  & (\Registers_ALU[53]~input_o  & ((!\Registers_ALU[1]~input_o ) # (\Registers_ALU[52]~input_o )))) # (\Registers_ALU[51]~input_o  & (((\Registers_ALU[1]~input_o  & \Registers_ALU[52]~input_o )) 
// # (\Registers_ALU[53]~input_o ))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[52]~input_o ),
	.datad(!\Registers_ALU[53]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP2|PartialProduct .lut_mask = 64'h01DF01DF5B855B85;
defparam \Mul|FPP10|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N9
cyclonev_lcell_comb \Mul|Add14|Carry~0 (
// Equation(s):
// \Mul|Add14|Carry~0_combout  = ( \Registers_ALU[52]~input_o  & ( (\Registers_ALU[53]~input_o  & (((!\Registers_ALU[1]~input_o  & !\Registers_ALU[0]~input_o )) # (\Registers_ALU[51]~input_o ))) ) ) # ( !\Registers_ALU[52]~input_o  & ( 
// (!\Registers_ALU[0]~input_o  & (\Registers_ALU[53]~input_o  & ((!\Registers_ALU[51]~input_o ) # (!\Registers_ALU[1]~input_o )))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Registers_ALU[53]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[52]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry~0 .extended_lut = "off";
defparam \Mul|Add14|Carry~0 .lut_mask = 64'h00E000E000D500D5;
defparam \Mul|Add14|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N48
cyclonev_lcell_comb \Mul|Add14|Result[4] (
// Equation(s):
// \Mul|Add14|Result [4] = ( \Mul|Add14|Carry~0_combout  & ( !\Mul|FPP10|BPP2|PartialProduct~combout  $ (!\Registers_ALU[55]~input_o  $ (((\Mul|BD11|Select_M~combout  & \Registers_ALU[0]~input_o )))) ) ) # ( !\Mul|Add14|Carry~0_combout  & ( 
// !\Mul|FPP10|BPP2|PartialProduct~combout  $ (!\Registers_ALU[55]~input_o  $ (((!\Mul|BD11|Select_M~combout ) # (!\Registers_ALU[0]~input_o )))) ) )

	.dataa(!\Mul|BD11|Select_M~combout ),
	.datab(!\Mul|FPP10|BPP2|PartialProduct~combout ),
	.datac(!\Registers_ALU[55]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Mul|Add14|Carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[4] .extended_lut = "off";
defparam \Mul|Add14|Result[4] .lut_mask = 64'hC396C3963C693C69;
defparam \Mul|Add14|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N54
cyclonev_lcell_comb \Mul|Add18B|Result[8] (
// Equation(s):
// \Mul|Add18B|Result [8] = ( \Mul|Add14|Result [4] & ( !\Mul|Add18A|Result [8] $ (((!\Mul|Add18B|Carry [7] & (\Mul|Add18A|Result [7] & \Mul|Add14|Result [3])) # (\Mul|Add18B|Carry [7] & ((\Mul|Add14|Result [3]) # (\Mul|Add18A|Result [7]))))) ) ) # ( 
// !\Mul|Add14|Result [4] & ( !\Mul|Add18A|Result [8] $ (((!\Mul|Add18B|Carry [7] & ((!\Mul|Add18A|Result [7]) # (!\Mul|Add14|Result [3]))) # (\Mul|Add18B|Carry [7] & (!\Mul|Add18A|Result [7] & !\Mul|Add14|Result [3])))) ) )

	.dataa(!\Mul|Add18B|Carry [7]),
	.datab(!\Mul|Add18A|Result [8]),
	.datac(!\Mul|Add18A|Result [7]),
	.datad(!\Mul|Add14|Result [3]),
	.datae(gnd),
	.dataf(!\Mul|Add14|Result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[8] .extended_lut = "off";
defparam \Mul|Add18B|Result[8] .lut_mask = 64'h366C366CC993C993;
defparam \Mul|Add18B|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N39
cyclonev_lcell_comb \Mul|Add18C|Carry~0 (
// Equation(s):
// \Mul|Add18C|Carry~0_combout  = ( \Mul|Add18B|Result [8] & ( !\Registers_ALU[55]~input_o  ) ) # ( !\Mul|Add18B|Result [8] & ( \Registers_ALU[55]~input_o  ) )

	.dataa(!\Registers_ALU[55]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18B|Result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Carry~0 .extended_lut = "off";
defparam \Mul|Add18C|Carry~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Mul|Add18C|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N48
cyclonev_lcell_comb \Mul|Add32D|Result[22] (
// Equation(s):
// \Mul|Add32D|Result [22] = ( \Mul|Add32D|Carry [21] & ( \Mul|Add18C|Carry~0_combout  & ( !\Mul|Add32C|Carry [22] $ (!\Mul|Add32C|Carry~6_combout  $ (((\Mul|Add32C|Result [21]) # (\Mul|Add18B|Result [7])))) ) ) ) # ( !\Mul|Add32D|Carry [21] & ( 
// \Mul|Add18C|Carry~0_combout  & ( !\Mul|Add32C|Carry [22] $ (!\Mul|Add32C|Carry~6_combout  $ (((\Mul|Add18B|Result [7] & \Mul|Add32C|Result [21])))) ) ) ) # ( \Mul|Add32D|Carry [21] & ( !\Mul|Add18C|Carry~0_combout  & ( !\Mul|Add32C|Carry [22] $ 
// (!\Mul|Add32C|Carry~6_combout  $ (((!\Mul|Add18B|Result [7] & !\Mul|Add32C|Result [21])))) ) ) ) # ( !\Mul|Add32D|Carry [21] & ( !\Mul|Add18C|Carry~0_combout  & ( !\Mul|Add32C|Carry [22] $ (!\Mul|Add32C|Carry~6_combout  $ (((!\Mul|Add18B|Result [7]) # 
// (!\Mul|Add32C|Result [21])))) ) ) )

	.dataa(!\Mul|Add18B|Result [7]),
	.datab(!\Mul|Add32C|Carry [22]),
	.datac(!\Mul|Add32C|Carry~6_combout ),
	.datad(!\Mul|Add32C|Result [21]),
	.datae(!\Mul|Add32D|Carry [21]),
	.dataf(!\Mul|Add18C|Carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[22] .extended_lut = "off";
defparam \Mul|Add32D|Result[22] .lut_mask = 64'hC396963C3C6969C3;
defparam \Mul|Add32D|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N9
cyclonev_lcell_comb \InputXORB[22]~22 (
// Equation(s):
// \InputXORB[22]~22_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[54]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[54]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[22]~22 .extended_lut = "off";
defparam \InputXORB[22]~22 .lut_mask = 64'h5555555500FF00FF;
defparam \InputXORB[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N42
cyclonev_lcell_comb \InputXORB[22] (
// Equation(s):
// InputXORB[22] = ( InputXORB[22] & ( (!ALURegSelector[1]) # (\InputXORB[22]~22_combout ) ) ) # ( !InputXORB[22] & ( (ALURegSelector[1] & \InputXORB[22]~22_combout ) ) )

	.dataa(gnd),
	.datab(!ALURegSelector[1]),
	.datac(gnd),
	.datad(!\InputXORB[22]~22_combout ),
	.datae(gnd),
	.dataf(!InputXORB[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[22] .extended_lut = "off";
defparam \InputXORB[22] .lut_mask = 64'h00330033CCFFCCFF;
defparam \InputXORB[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N0
cyclonev_lcell_comb \InputANDB[22]~23 (
// Equation(s):
// \InputANDB[22]~23_combout  = ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) # ( !\Control_ALU[30]~input_o  & ( (!AndBselector[1] & ((\Registers_ALU[54]~input_o ))) # (AndBselector[1] & (\IR_ALU[24]~input_o )) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Registers_ALU[54]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[22]~23 .extended_lut = "off";
defparam \InputANDB[22]~23 .lut_mask = 64'h03CF03CF55555555;
defparam \InputANDB[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N3
cyclonev_lcell_comb \InputANDB[22] (
// Equation(s):
// InputANDB[22] = ( \InputANDB[0]~1_combout  & ( \InputANDB[22]~23_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[22]~23_combout ),
	.datad(!InputANDB[22]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[22] .extended_lut = "off";
defparam \InputANDB[22] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputANDB[22] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N27
cyclonev_lcell_comb \AdderInputB[22]~76 (
// Equation(s):
// \AdderInputB[22]~76_combout  = ( \AdderInputB[19]~67_combout  & ( (!\AdderInputB[19]~69_combout  & (!\IR_ALU[15]~input_o  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[54]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[54]~input_o ))) ) )

	.dataa(!\AdderInputB[19]~68_combout ),
	.datab(!\AdderInputB[19]~69_combout ),
	.datac(!\IR_ALU[15]~input_o ),
	.datad(!\Registers_ALU[54]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[22]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[22]~76 .extended_lut = "off";
defparam \AdderInputB[22]~76 .lut_mask = 64'h88CC88CC80C080C0;
defparam \AdderInputB[22]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N18
cyclonev_lcell_comb \AdderInputB[22]~77 (
// Equation(s):
// \AdderInputB[22]~77_combout  = ( \Control_ALU[21]~input_o  & ( \Registers_ALU[54]~input_o  ) ) # ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (!\AdderInputB[22]~76_combout )) # (\Control_ALU[14]~input_o  & ((!\IR_ALU[24]~input_o ))) ) )

	.dataa(!\AdderInputB[22]~76_combout ),
	.datab(!\Registers_ALU[54]~input_o ),
	.datac(!\Control_ALU[14]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[22]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[22]~77 .extended_lut = "off";
defparam \AdderInputB[22]~77 .lut_mask = 64'hAFA0AFA033333333;
defparam \AdderInputB[22]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N21
cyclonev_lcell_comb \AdderInputB[22] (
// Equation(s):
// AdderInputB[22] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[22]~77_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[22]~77_combout ),
	.datad(!AdderInputB[22]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[22] .extended_lut = "off";
defparam \AdderInputB[22] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[22] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N18
cyclonev_io_ibuf \PC_ALU[22]~input (
	.i(PC_ALU[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[22]~input_o ));
// synopsys translate_off
defparam \PC_ALU[22]~input .bus_hold = "false";
defparam \PC_ALU[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N9
cyclonev_lcell_comb \AdderInputA[22]~24 (
// Equation(s):
// \AdderInputA[22]~24_combout  = ( AddrASelector[1] & ( \PC_ALU[22]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[22]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_ALU[22]~input_o ),
	.datad(!\Registers_ALU[22]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[22]~24 .extended_lut = "off";
defparam \AdderInputA[22]~24 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputA[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N6
cyclonev_lcell_comb \AdderInputA[22] (
// Equation(s):
// AdderInputA[22] = ( \AdderInputA[22]~24_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[22]) ) ) # ( !\AdderInputA[22]~24_combout  & ( (AdderInputA[22] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[22]),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[22]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[22] .extended_lut = "off";
defparam \AdderInputA[22] .lut_mask = 64'h303030303F3F3F3F;
defparam \AdderInputA[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N12
cyclonev_lcell_comb \CRAA32|Carry[22] (
// Equation(s):
// \CRAA32|Carry [22] = ( AdderInputB[20] & ( \CRAA32|Carry~8_combout  & ( (!AdderInputB[21] & !AdderInputA[21]) ) ) ) # ( !AdderInputB[20] & ( \CRAA32|Carry~8_combout  & ( (!AdderInputA[20] & ((!AdderInputB[21]) # (!AdderInputA[21]))) # (AdderInputA[20] & 
// (!AdderInputB[21] & !AdderInputA[21])) ) ) ) # ( AdderInputB[20] & ( !\CRAA32|Carry~8_combout  & ( (!AdderInputB[21] & ((!AdderInputA[21]) # ((!\CRAA32|Carry~7_combout  & !AdderInputA[20])))) # (AdderInputB[21] & (!\CRAA32|Carry~7_combout  & 
// (!AdderInputA[20] & !AdderInputA[21]))) ) ) ) # ( !AdderInputB[20] & ( !\CRAA32|Carry~8_combout  & ( (!AdderInputB[21] & ((!\CRAA32|Carry~7_combout ) # ((!AdderInputA[20]) # (!AdderInputA[21])))) # (AdderInputB[21] & (!AdderInputA[21] & 
// ((!\CRAA32|Carry~7_combout ) # (!AdderInputA[20])))) ) ) )

	.dataa(!\CRAA32|Carry~7_combout ),
	.datab(!AdderInputA[20]),
	.datac(!AdderInputB[21]),
	.datad(!AdderInputA[21]),
	.datae(!AdderInputB[20]),
	.dataf(!\CRAA32|Carry~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[22] .extended_lut = "off";
defparam \CRAA32|Carry[22] .lut_mask = 64'hFEE0F880FCC0F000;
defparam \CRAA32|Carry[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N48
cyclonev_lcell_comb \CRAA32|Result[22] (
// Equation(s):
// \CRAA32|Result [22] = ( \CRAA32|Carry [22] & ( !AdderInputB[22] $ (!AdderInputA[22]) ) ) # ( !\CRAA32|Carry [22] & ( !AdderInputB[22] $ (AdderInputA[22]) ) )

	.dataa(gnd),
	.datab(!AdderInputB[22]),
	.datac(!AdderInputA[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[22] .extended_lut = "off";
defparam \CRAA32|Result[22] .lut_mask = 64'hC3C3C3C33C3C3C3C;
defparam \CRAA32|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N24
cyclonev_lcell_comb \InputORB[22]~23 (
// Equation(s):
// \InputORB[22]~23_combout  = ( \IR_ALU[24]~input_o  & ( OrBselector[1] & ( (!\Control_ALU[29]~input_o ) # (\IR_ALU[12]~input_o ) ) ) ) # ( !\IR_ALU[24]~input_o  & ( OrBselector[1] & ( (\IR_ALU[12]~input_o  & \Control_ALU[29]~input_o ) ) ) ) # ( 
// \IR_ALU[24]~input_o  & ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[54]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) ) # ( !\IR_ALU[24]~input_o  & ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & 
// ((\Registers_ALU[54]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(!\Registers_ALU[54]~input_o ),
	.datae(!\IR_ALU[24]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[22]~23 .extended_lut = "off";
defparam \InputORB[22]~23 .lut_mask = 64'h03F303F30303F3F3;
defparam \InputORB[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N33
cyclonev_lcell_comb \InputORB[22] (
// Equation(s):
// InputORB[22] = ( \InputORB[22]~23_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[22]) ) ) # ( !\InputORB[22]~23_combout  & ( (InputORB[22] & !\InputORB[0]~1_combout ) ) )

	.dataa(!InputORB[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[22]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[22] .extended_lut = "off";
defparam \InputORB[22] .lut_mask = 64'h5500550055FF55FF;
defparam \InputORB[22] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N36
cyclonev_lcell_comb \ALU_Registers[22]~89 (
// Equation(s):
// \ALU_Registers[22]~89_combout  = ( !\Registers_ALU[22]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((((\ALU_Registers[31]~1_combout  & \CRAA32|Result [22]))))) # (\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (((InputORB[22])))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[22])))) ) ) # ( \Registers_ALU[22]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputANDB[22])) # (\ALU_Registers[31]~1_combout  & ((\CRAA32|Result [22])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[22]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!\ALU_Registers[31]~0_combout ),
	.datab(!InputXORB[22]),
	.datac(!InputANDB[22]),
	.datad(!\ALU_Registers[31]~1_combout ),
	.datae(!\Registers_ALU[22]~input_o ),
	.dataf(!\CRAA32|Result [22]),
	.datag(!InputORB[22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[22]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[22]~89 .extended_lut = "on";
defparam \ALU_Registers[22]~89 .lut_mask = 64'h05115F4405BB5FEE;
defparam \ALU_Registers[22]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N0
cyclonev_lcell_comb \ALU_Registers[22]~85 (
// Equation(s):
// \ALU_Registers[22]~85_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (\ALU_Registers[22]~89_combout )) # (\Control_ALU[31]~input_o  & (((!\Mul|Add32D|Result [22]))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D22~q )) # (\LSR|D22~q )) # (\LS|D22~q ))) # (\Control_ALU[31]~input_o  & ((((!\Mul|Add32D|Result [22]))))) ) )

	.dataa(!\LS|D22~q ),
	.datab(!\Control_ALU[31]~input_o ),
	.datac(!\LSR|D22~q ),
	.datad(!\Mul|Add32D|Result [22]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D22~q ),
	.datag(!\ALU_Registers[22]~89_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[22]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[22]~85 .extended_lut = "on";
defparam \ALU_Registers[22]~85 .lut_mask = 64'h3F0C7F4C3F0CFFCC;
defparam \ALU_Registers[22]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N45
cyclonev_lcell_comb \ALU_Registers[22]$latch (
// Equation(s):
// \ALU_Registers[22]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[22]~85_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[22]$latch~combout  ) )

	.dataa(!\ALU_Registers[22]~85_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_Registers[22]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[22]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[22]$latch .extended_lut = "off";
defparam \ALU_Registers[22]$latch .lut_mask = 64'h00FF00FF55555555;
defparam \ALU_Registers[22]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N41
cyclonev_io_ibuf \PC_ALU[23]~input (
	.i(PC_ALU[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[23]~input_o ));
// synopsys translate_off
defparam \PC_ALU[23]~input .bus_hold = "false";
defparam \PC_ALU[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N21
cyclonev_lcell_comb \AdderInputA[23]~25 (
// Equation(s):
// \AdderInputA[23]~25_combout  = ( AddrASelector[1] & ( \PC_ALU[23]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[23]~input_o  ) )

	.dataa(!\PC_ALU[23]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[23]~25 .extended_lut = "off";
defparam \AdderInputA[23]~25 .lut_mask = 64'h0F0F0F0F55555555;
defparam \AdderInputA[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N18
cyclonev_lcell_comb \AdderInputA[23] (
// Equation(s):
// AdderInputA[23] = ( \AdderInputA[23]~25_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[23]) ) ) # ( !\AdderInputA[23]~25_combout  & ( (AdderInputA[23] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[23]),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[23]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[23] .extended_lut = "off";
defparam \AdderInputA[23] .lut_mask = 64'h303030303F3F3F3F;
defparam \AdderInputA[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N24
cyclonev_lcell_comb \AdderInputB[23]~78 (
// Equation(s):
// \AdderInputB[23]~78_combout  = ( \AdderInputB[19]~67_combout  & ( (!\IR_ALU[16]~input_o  & (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[55]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[55]~input_o ))) ) )

	.dataa(!\IR_ALU[16]~input_o ),
	.datab(!\AdderInputB[19]~68_combout ),
	.datac(!\AdderInputB[19]~69_combout ),
	.datad(!\Registers_ALU[55]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[23]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[23]~78 .extended_lut = "off";
defparam \AdderInputB[23]~78 .lut_mask = 64'hC0F0C0F080A080A0;
defparam \AdderInputB[23]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N6
cyclonev_lcell_comb \AdderInputB[23]~79 (
// Equation(s):
// \AdderInputB[23]~79_combout  = ( \Control_ALU[14]~input_o  & ( (!\Control_ALU[21]~input_o  & (!\IR_ALU[24]~input_o )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[55]~input_o ))) ) ) # ( !\Control_ALU[14]~input_o  & ( (!\Control_ALU[21]~input_o  & 
// (!\AdderInputB[23]~78_combout )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[55]~input_o ))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\AdderInputB[23]~78_combout ),
	.datad(!\Registers_ALU[55]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[23]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[23]~79 .extended_lut = "off";
defparam \AdderInputB[23]~79 .lut_mask = 64'hC0F3C0F388BB88BB;
defparam \AdderInputB[23]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N27
cyclonev_lcell_comb \AdderInputB[23] (
// Equation(s):
// AdderInputB[23] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[23]~79_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[23]~79_combout ),
	.datad(!AdderInputB[23]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[23] .extended_lut = "off";
defparam \AdderInputB[23] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N33
cyclonev_lcell_comb \CRAA32|Carry[23] (
// Equation(s):
// \CRAA32|Carry [23] = ( \CRAA32|Carry [22] & ( (AdderInputA[22] & AdderInputB[22]) ) ) # ( !\CRAA32|Carry [22] & ( (AdderInputB[22]) # (AdderInputA[22]) ) )

	.dataa(!AdderInputA[22]),
	.datab(!AdderInputB[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[23] .extended_lut = "off";
defparam \CRAA32|Carry[23] .lut_mask = 64'h7777777711111111;
defparam \CRAA32|Carry[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N15
cyclonev_lcell_comb \CRAA32|Result[23] (
// Equation(s):
// \CRAA32|Result [23] = ( \CRAA32|Carry [23] & ( !AdderInputA[23] $ (AdderInputB[23]) ) ) # ( !\CRAA32|Carry [23] & ( !AdderInputA[23] $ (!AdderInputB[23]) ) )

	.dataa(!AdderInputA[23]),
	.datab(gnd),
	.datac(!AdderInputB[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[23] .extended_lut = "off";
defparam \CRAA32|Result[23] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \CRAA32|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N0
cyclonev_lcell_comb \InputANDB[23]~24 (
// Equation(s):
// \InputANDB[23]~24_combout  = ( \IR_ALU[12]~input_o  & ( ((!AndBselector[1] & (\Registers_ALU[55]~input_o )) # (AndBselector[1] & ((\IR_ALU[24]~input_o )))) # (\Control_ALU[30]~input_o ) ) ) # ( !\IR_ALU[12]~input_o  & ( (!\Control_ALU[30]~input_o  & 
// ((!AndBselector[1] & (\Registers_ALU[55]~input_o )) # (AndBselector[1] & ((\IR_ALU[24]~input_o ))))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\Registers_ALU[55]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!AndBselector[1]),
	.datae(gnd),
	.dataf(!\IR_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[23]~24 .extended_lut = "off";
defparam \InputANDB[23]~24 .lut_mask = 64'h220A220A775F775F;
defparam \InputANDB[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N54
cyclonev_lcell_comb \InputANDB[23] (
// Equation(s):
// InputANDB[23] = ( InputANDB[23] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[23]~24_combout ) ) ) # ( !InputANDB[23] & ( (\InputANDB[0]~1_combout  & \InputANDB[23]~24_combout ) ) )

	.dataa(gnd),
	.datab(!\InputANDB[0]~1_combout ),
	.datac(!\InputANDB[23]~24_combout ),
	.datad(gnd),
	.datae(!InputANDB[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[23] .extended_lut = "off";
defparam \InputANDB[23] .lut_mask = 64'h0303CFCF0303CFCF;
defparam \InputANDB[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N18
cyclonev_lcell_comb \InputXORB[23]~23 (
// Equation(s):
// \InputXORB[23]~23_combout  = ( \Registers_ALU[55]~input_o  & ( \Control_ALU[24]~input_o  ) ) # ( \Registers_ALU[55]~input_o  & ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) ) ) # ( !\Registers_ALU[55]~input_o  & ( !\Control_ALU[24]~input_o  & ( 
// \IR_ALU[24]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(!\Registers_ALU[55]~input_o ),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[23]~23 .extended_lut = "off";
defparam \InputXORB[23]~23 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \InputXORB[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N18
cyclonev_lcell_comb \InputXORB[23] (
// Equation(s):
// InputXORB[23] = (!ALURegSelector[1] & (InputXORB[23])) # (ALURegSelector[1] & ((\InputXORB[23]~23_combout )))

	.dataa(gnd),
	.datab(!ALURegSelector[1]),
	.datac(!InputXORB[23]),
	.datad(!\InputXORB[23]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[23] .extended_lut = "off";
defparam \InputXORB[23] .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \InputXORB[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N12
cyclonev_lcell_comb \InputORB[23]~24 (
// Equation(s):
// \InputORB[23]~24_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[55]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[55]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[23]~24 .extended_lut = "off";
defparam \InputORB[23]~24 .lut_mask = 64'h550F550F330F330F;
defparam \InputORB[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N15
cyclonev_lcell_comb \InputORB[23] (
// Equation(s):
// InputORB[23] = ( \InputORB[23]~24_combout  & ( (InputORB[23]) # (\InputORB[0]~1_combout ) ) ) # ( !\InputORB[23]~24_combout  & ( (!\InputORB[0]~1_combout  & InputORB[23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputORB[0]~1_combout ),
	.datad(!InputORB[23]),
	.datae(gnd),
	.dataf(!\InputORB[23]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[23] .extended_lut = "off";
defparam \InputORB[23] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \InputORB[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N0
cyclonev_lcell_comb \ALU_Registers[23]~81 (
// Equation(s):
// \ALU_Registers[23]~81_combout  = ( !\Registers_ALU[23]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[23] & (\ALU_Registers[31]~0_combout ))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [23])) # 
// (\ALU_Registers[31]~0_combout  & ((InputXORB[23])))))) ) ) # ( \Registers_ALU[23]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[23])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  
// & (\CRAA32|Result [23])) # (\ALU_Registers[31]~0_combout  & ((!InputXORB[23])))))) ) )

	.dataa(!\CRAA32|Result [23]),
	.datab(!\ALU_Registers[31]~1_combout ),
	.datac(!InputANDB[23]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[23]~input_o ),
	.dataf(!InputXORB[23]),
	.datag(!InputORB[23]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[23]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[23]~81 .extended_lut = "on";
defparam \ALU_Registers[23]~81 .lut_mask = 64'h110C1DFF113F1DCC;
defparam \ALU_Registers[23]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N0
cyclonev_lcell_comb \Mul|FPP5|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP13|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & (!\Registers_ALU[12]~input_o )) # (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[13]~input_o ))))) # 
// (\Registers_ALU[42]~input_o  & (((!\Registers_ALU[13]~input_o ) # (\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[42]~input_o  & (((\Registers_ALU[13]~input_o  & \Registers_ALU[41]~input_o )))) # 
// (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[41]~input_o  & ((\Registers_ALU[13]~input_o ))) # (\Registers_ALU[41]~input_o  & (\Registers_ALU[12]~input_o )))) ) )

	.dataa(!\Registers_ALU[12]~input_o ),
	.datab(!\Registers_ALU[42]~input_o ),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP13|PartialProduct .lut_mask = 64'h031D031DB8F3B8F3;
defparam \Mul|FPP5|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N39
cyclonev_lcell_comb \Mul|FPP4|BPP15|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP15|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & ((!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[15]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o )) # 
// (\Registers_ALU[14]~input_o ))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[14]~input_o  & (\Registers_ALU[41]~input_o ))) # (\Registers_ALU[40]~input_o  & ((!\Registers_ALU[41]~input_o  $ 
// (!\Registers_ALU[15]~input_o )))) ) )

	.dataa(!\Registers_ALU[14]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP15|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP15|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP15|PartialProduct .lut_mask = 64'h0B380B381FD31FD3;
defparam \Mul|FPP4|BPP15|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N51
cyclonev_lcell_comb \Mul|Add26A|Result[17] (
// Equation(s):
// \Mul|Add26A|Result [17] = ( \Mul|FPP4|BPP15|PartialProduct~combout  & ( !\Mul|FPP5|BPP13|PartialProduct~combout  $ (((!\Mul|FPP5|BPP12|PartialProduct~combout  & (\Mul|FPP4|BPP14|PartialProduct~combout  & \Mul|Add26A|Carry [16])) # 
// (\Mul|FPP5|BPP12|PartialProduct~combout  & ((\Mul|Add26A|Carry [16]) # (\Mul|FPP4|BPP14|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP4|BPP15|PartialProduct~combout  & ( !\Mul|FPP5|BPP13|PartialProduct~combout  $ (((!\Mul|FPP5|BPP12|PartialProduct~combout 
//  & ((!\Mul|FPP4|BPP14|PartialProduct~combout ) # (!\Mul|Add26A|Carry [16]))) # (\Mul|FPP5|BPP12|PartialProduct~combout  & (!\Mul|FPP4|BPP14|PartialProduct~combout  & !\Mul|Add26A|Carry [16])))) ) )

	.dataa(!\Mul|FPP5|BPP12|PartialProduct~combout ),
	.datab(!\Mul|FPP4|BPP14|PartialProduct~combout ),
	.datac(!\Mul|Add26A|Carry [16]),
	.datad(!\Mul|FPP5|BPP13|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP4|BPP15|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[17] .extended_lut = "off";
defparam \Mul|Add26A|Result[17] .lut_mask = 64'h17E817E8E817E817;
defparam \Mul|Add26A|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N9
cyclonev_lcell_comb \Mul|Add22|Carry[13] (
// Equation(s):
// \Mul|Add22|Carry [13] = ( \Mul|Add22|Carry [11] & ( (!\Mul|FPP6|BPP10|PartialProduct~combout  & (\Mul|FPP7|BPP8|PartialProduct~combout  & ((\Mul|FPP6|BPP9|PartialProduct~combout ) # (\Mul|FPP7|BPP7|PartialProduct~combout )))) # 
// (\Mul|FPP6|BPP10|PartialProduct~combout  & (((\Mul|FPP7|BPP8|PartialProduct~combout ) # (\Mul|FPP6|BPP9|PartialProduct~combout )) # (\Mul|FPP7|BPP7|PartialProduct~combout ))) ) ) # ( !\Mul|Add22|Carry [11] & ( (!\Mul|FPP6|BPP10|PartialProduct~combout  & 
// (\Mul|FPP7|BPP7|PartialProduct~combout  & (\Mul|FPP6|BPP9|PartialProduct~combout  & \Mul|FPP7|BPP8|PartialProduct~combout ))) # (\Mul|FPP6|BPP10|PartialProduct~combout  & (((\Mul|FPP7|BPP7|PartialProduct~combout  & \Mul|FPP6|BPP9|PartialProduct~combout )) 
// # (\Mul|FPP7|BPP8|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP7|BPP7|PartialProduct~combout ),
	.datab(!\Mul|FPP6|BPP9|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP10|PartialProduct~combout ),
	.datad(!\Mul|FPP7|BPP8|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[13] .extended_lut = "off";
defparam \Mul|Add22|Carry[13] .lut_mask = 64'h011F011F077F077F;
defparam \Mul|Add22|Carry[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N39
cyclonev_lcell_comb \Mul|FPP7|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP9|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & ((!\Registers_ALU[9]~input_o  $ (!\Registers_ALU[47]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[47]~input_o )) # 
// (\Registers_ALU[8]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[8]~input_o  & ((\Registers_ALU[47]~input_o )))) # (\Registers_ALU[46]~input_o  & ((!\Registers_ALU[9]~input_o  $ 
// (!\Registers_ALU[47]~input_o )))) ) )

	.dataa(!\Registers_ALU[8]~input_o ),
	.datab(!\Registers_ALU[9]~input_o ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(!\Registers_ALU[46]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP9|PartialProduct .lut_mask = 64'h0A3C0A3C3C5F3C5F;
defparam \Mul|FPP7|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N51
cyclonev_lcell_comb \Mul|FPP6|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP11|PartialProduct~combout  = ( \Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & ((!\Registers_ALU[45]~input_o  $ (!\Registers_ALU[11]~input_o )))) # (\Registers_ALU[43]~input_o  & (((\Registers_ALU[45]~input_o )) # 
// (\Registers_ALU[10]~input_o ))) ) ) # ( !\Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (!\Registers_ALU[10]~input_o  & (\Registers_ALU[45]~input_o ))) # (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[45]~input_o  $ 
// (!\Registers_ALU[11]~input_o )))) ) )

	.dataa(!\Registers_ALU[10]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[44]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP11|PartialProduct .lut_mask = 64'h232C232C37C737C7;
defparam \Mul|FPP6|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N45
cyclonev_lcell_comb \Mul|Add22|Result[13] (
// Equation(s):
// \Mul|Add22|Result [13] = ( \Mul|FPP6|BPP11|PartialProduct~combout  & ( !\Mul|Add22|Carry [13] $ (\Mul|FPP7|BPP9|PartialProduct~combout ) ) ) # ( !\Mul|FPP6|BPP11|PartialProduct~combout  & ( !\Mul|Add22|Carry [13] $ (!\Mul|FPP7|BPP9|PartialProduct~combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add22|Carry [13]),
	.datad(!\Mul|FPP7|BPP9|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP11|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[13] .extended_lut = "off";
defparam \Mul|Add22|Result[13] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add22|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N42
cyclonev_lcell_comb \Mul|Add26B|Carry[17] (
// Equation(s):
// \Mul|Add26B|Carry [17] = ( \Mul|Add22|Result [12] & ( \Mul|Add26A|Carry [16] & ( (!\Mul|Add26A|Carry~5_combout ) # ((!\Mul|Add26B|Carry [15] & (\Mul|Add22|Result [11] & \Mul|Add26A|Result [15])) # (\Mul|Add26B|Carry [15] & ((\Mul|Add26A|Result [15]) # 
// (\Mul|Add22|Result [11])))) ) ) ) # ( !\Mul|Add22|Result [12] & ( \Mul|Add26A|Carry [16] & ( (!\Mul|Add26A|Carry~5_combout  & ((!\Mul|Add26B|Carry [15] & (\Mul|Add22|Result [11] & \Mul|Add26A|Result [15])) # (\Mul|Add26B|Carry [15] & ((\Mul|Add26A|Result 
// [15]) # (\Mul|Add22|Result [11]))))) ) ) ) # ( \Mul|Add22|Result [12] & ( !\Mul|Add26A|Carry [16] & ( ((!\Mul|Add26B|Carry [15] & (\Mul|Add22|Result [11] & \Mul|Add26A|Result [15])) # (\Mul|Add26B|Carry [15] & ((\Mul|Add26A|Result [15]) # 
// (\Mul|Add22|Result [11])))) # (\Mul|Add26A|Carry~5_combout ) ) ) ) # ( !\Mul|Add22|Result [12] & ( !\Mul|Add26A|Carry [16] & ( (\Mul|Add26A|Carry~5_combout  & ((!\Mul|Add26B|Carry [15] & (\Mul|Add22|Result [11] & \Mul|Add26A|Result [15])) # 
// (\Mul|Add26B|Carry [15] & ((\Mul|Add26A|Result [15]) # (\Mul|Add22|Result [11]))))) ) ) )

	.dataa(!\Mul|Add26A|Carry~5_combout ),
	.datab(!\Mul|Add26B|Carry [15]),
	.datac(!\Mul|Add22|Result [11]),
	.datad(!\Mul|Add26A|Result [15]),
	.datae(!\Mul|Add22|Result [12]),
	.dataf(!\Mul|Add26A|Carry [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[17] .extended_lut = "off";
defparam \Mul|Add26B|Carry[17] .lut_mask = 64'h0115577F022AABBF;
defparam \Mul|Add26B|Carry[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N36
cyclonev_lcell_comb \Mul|Add26B|Result[17] (
// Equation(s):
// \Mul|Add26B|Result [17] = ( \Mul|Add26B|Carry [17] & ( !\Mul|Add26A|Result [17] $ (\Mul|Add22|Result [13]) ) ) # ( !\Mul|Add26B|Carry [17] & ( !\Mul|Add26A|Result [17] $ (!\Mul|Add22|Result [13]) ) )

	.dataa(!\Mul|Add26A|Result [17]),
	.datab(gnd),
	.datac(!\Mul|Add22|Result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[17] .extended_lut = "off";
defparam \Mul|Add26B|Result[17] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add26B|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N15
cyclonev_lcell_comb \Mul|Add32B|Result[22] (
// Equation(s):
// \Mul|Add32B|Result [22] = ( \Mul|Add30|Result [20] & ( \Mul|Add32B|Carry [21] & ( !\Mul|Add32A|Result [22] $ (((\Mul|Add30|Result [19] & \Mul|Add32A|Result [21]))) ) ) ) # ( !\Mul|Add30|Result [20] & ( \Mul|Add32B|Carry [21] & ( !\Mul|Add32A|Result [22] $ 
// (((!\Mul|Add30|Result [19]) # (!\Mul|Add32A|Result [21]))) ) ) ) # ( \Mul|Add30|Result [20] & ( !\Mul|Add32B|Carry [21] & ( !\Mul|Add32A|Result [22] $ (((\Mul|Add32A|Result [21]) # (\Mul|Add30|Result [19]))) ) ) ) # ( !\Mul|Add30|Result [20] & ( 
// !\Mul|Add32B|Carry [21] & ( !\Mul|Add32A|Result [22] $ (((!\Mul|Add30|Result [19] & !\Mul|Add32A|Result [21]))) ) ) )

	.dataa(!\Mul|Add30|Result [19]),
	.datab(!\Mul|Add32A|Result [21]),
	.datac(!\Mul|Add32A|Result [22]),
	.datad(gnd),
	.datae(!\Mul|Add30|Result [20]),
	.dataf(!\Mul|Add32B|Carry [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[22] .extended_lut = "off";
defparam \Mul|Add32B|Result[22] .lut_mask = 64'h787887871E1EE1E1;
defparam \Mul|Add32B|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N18
cyclonev_lcell_comb \Mul|Add32C|Carry[23] (
// Equation(s):
// \Mul|Add32C|Carry [23] = ( \Mul|Add32C|Carry~5_combout  & ( \Mul|Add32B|Result [22] & ( (!\Mul|Add26B|Result [15] & (!\Mul|Add32B|Result [21] & !\Mul|Add26B|Result [16])) ) ) ) # ( !\Mul|Add32C|Carry~5_combout  & ( \Mul|Add32B|Result [22] & ( 
// (!\Mul|Add26B|Result [16] & ((!\Mul|Add26B|Result [15] & ((!\Mul|Add32C|Carry~4_combout ) # (!\Mul|Add32B|Result [21]))) # (\Mul|Add26B|Result [15] & (!\Mul|Add32C|Carry~4_combout  & !\Mul|Add32B|Result [21])))) ) ) ) # ( \Mul|Add32C|Carry~5_combout  & ( 
// !\Mul|Add32B|Result [22] & ( (!\Mul|Add26B|Result [16]) # ((!\Mul|Add26B|Result [15] & !\Mul|Add32B|Result [21])) ) ) ) # ( !\Mul|Add32C|Carry~5_combout  & ( !\Mul|Add32B|Result [22] & ( (!\Mul|Add26B|Result [16]) # ((!\Mul|Add26B|Result [15] & 
// ((!\Mul|Add32C|Carry~4_combout ) # (!\Mul|Add32B|Result [21]))) # (\Mul|Add26B|Result [15] & (!\Mul|Add32C|Carry~4_combout  & !\Mul|Add32B|Result [21]))) ) ) )

	.dataa(!\Mul|Add26B|Result [15]),
	.datab(!\Mul|Add32C|Carry~4_combout ),
	.datac(!\Mul|Add32B|Result [21]),
	.datad(!\Mul|Add26B|Result [16]),
	.datae(!\Mul|Add32C|Carry~5_combout ),
	.dataf(!\Mul|Add32B|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[23] .extended_lut = "off";
defparam \Mul|Add32C|Carry[23] .lut_mask = 64'hFFE8FFA0E800A000;
defparam \Mul|Add32C|Carry[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N6
cyclonev_lcell_comb \Mul|FPP0|BPP23|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP23|PartialProduct~0_combout  = ( \Registers_ALU[22]~input_o  & ( (\Registers_ALU[32]~input_o  & (!\Registers_ALU[33]~input_o  $ (!\Registers_ALU[23]~input_o ))) ) ) # ( !\Registers_ALU[22]~input_o  & ( !\Registers_ALU[33]~input_o  $ 
// (((!\Registers_ALU[32]~input_o ) # (!\Registers_ALU[23]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(!\Registers_ALU[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP23|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP23|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP23|PartialProduct~0 .lut_mask = 64'h5656565612121212;
defparam \Mul|FPP0|BPP23|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N0
cyclonev_lcell_comb \Mul|FPP1|BPP21|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP21|PartialProduct~combout  = ( \Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (!\Registers_ALU[21]~input_o  $ (((!\Registers_ALU[35]~input_o ))))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[35]~input_o ) # 
// (\Registers_ALU[20]~input_o )))) ) ) # ( !\Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (((!\Registers_ALU[20]~input_o  & \Registers_ALU[35]~input_o )))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[21]~input_o  $ 
// (((!\Registers_ALU[35]~input_o ))))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[21]~input_o ),
	.datac(!\Registers_ALU[20]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP21|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP21|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP21|PartialProduct .lut_mask = 64'h11E411E427DD27DD;
defparam \Mul|FPP1|BPP21|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y46_N45
cyclonev_lcell_comb \Mul|Add32A|Carry~18 (
// Equation(s):
// \Mul|Add32A|Carry~18_combout  = ( \Mul|FPP1|BPP21|PartialProduct~combout  & ( !\Mul|FPP0|BPP23|PartialProduct~0_combout  ) ) # ( !\Mul|FPP1|BPP21|PartialProduct~combout  & ( \Mul|FPP0|BPP23|PartialProduct~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mul|FPP0|BPP23|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP21|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~18 .extended_lut = "off";
defparam \Mul|Add32A|Carry~18 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Mul|Add32A|Carry~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N27
cyclonev_lcell_comb \Mul|FPP3|BPP17|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP17|PartialProduct~combout  = ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[38]~input_o  & (!\Registers_ALU[39]~input_o  $ (!\Registers_ALU[17]~input_o )))) # (\Registers_ALU[37]~input_o  & 
// ((!\Registers_ALU[39]~input_o  $ (!\Registers_ALU[17]~input_o )) # (\Registers_ALU[38]~input_o ))) ) ) # ( !\Registers_ALU[16]~input_o  & ( !\Registers_ALU[39]~input_o  $ (((!\Registers_ALU[17]~input_o ) # (!\Registers_ALU[37]~input_o  $ 
// (\Registers_ALU[38]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[39]~input_o ),
	.datac(!\Registers_ALU[17]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP17|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP17|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP17|PartialProduct .lut_mask = 64'h36393639147D147D;
defparam \Mul|FPP3|BPP17|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N33
cyclonev_lcell_comb \Mul|FPP2|BPP19|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP19|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[18]~input_o )) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[19]~input_o ))))) # 
// (\Registers_ALU[36]~input_o  & (((!\Registers_ALU[19]~input_o ) # (\Registers_ALU[35]~input_o )))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & (((\Registers_ALU[19]~input_o  & \Registers_ALU[35]~input_o )))) # 
// (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & ((\Registers_ALU[19]~input_o ))) # (\Registers_ALU[35]~input_o  & (\Registers_ALU[18]~input_o )))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[18]~input_o ),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP19|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP19|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP19|PartialProduct .lut_mask = 64'h051B051BD8F5D8F5;
defparam \Mul|FPP2|BPP19|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N57
cyclonev_lcell_comb \Mul|Add30|Result[21] (
// Equation(s):
// \Mul|Add30|Result [21] = ( \Mul|FPP2|BPP19|PartialProduct~combout  & ( !\Mul|FPP3|BPP17|PartialProduct~combout  $ (((!\Mul|FPP3|BPP16|PartialProduct~combout  & (\Mul|Add30|Carry [20] & \Mul|FPP2|BPP18|PartialProduct~combout )) # 
// (\Mul|FPP3|BPP16|PartialProduct~combout  & ((\Mul|FPP2|BPP18|PartialProduct~combout ) # (\Mul|Add30|Carry [20]))))) ) ) # ( !\Mul|FPP2|BPP19|PartialProduct~combout  & ( !\Mul|FPP3|BPP17|PartialProduct~combout  $ (((!\Mul|FPP3|BPP16|PartialProduct~combout  
// & ((!\Mul|Add30|Carry [20]) # (!\Mul|FPP2|BPP18|PartialProduct~combout ))) # (\Mul|FPP3|BPP16|PartialProduct~combout  & (!\Mul|Add30|Carry [20] & !\Mul|FPP2|BPP18|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP3|BPP16|PartialProduct~combout ),
	.datab(!\Mul|Add30|Carry [20]),
	.datac(!\Mul|FPP2|BPP18|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP17|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP19|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[21] .extended_lut = "off";
defparam \Mul|Add30|Result[21] .lut_mask = 64'h17E817E8E817E817;
defparam \Mul|Add30|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N54
cyclonev_lcell_comb \Mul|Add32B|Carry~11 (
// Equation(s):
// \Mul|Add32B|Carry~11_combout  = ( \Mul|FPP0|BPP22|PartialProduct~0_combout  & ( \Mul|Add30|Result [21] & ( !\Mul|Add32A|Carry~18_combout  $ ((((\Mul|Add32A|Carry~16_combout ) # (\Mul|Add32A|Carry~17_combout )) # (\Mul|FPP1|BPP20|PartialProduct~combout ))) 
// ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout  & ( \Mul|Add30|Result [21] & ( !\Mul|Add32A|Carry~18_combout  $ (((\Mul|FPP1|BPP20|PartialProduct~combout  & ((\Mul|Add32A|Carry~16_combout ) # (\Mul|Add32A|Carry~17_combout ))))) ) ) ) # ( 
// \Mul|FPP0|BPP22|PartialProduct~0_combout  & ( !\Mul|Add30|Result [21] & ( !\Mul|Add32A|Carry~18_combout  $ (((!\Mul|FPP1|BPP20|PartialProduct~combout  & (!\Mul|Add32A|Carry~17_combout  & !\Mul|Add32A|Carry~16_combout )))) ) ) ) # ( 
// !\Mul|FPP0|BPP22|PartialProduct~0_combout  & ( !\Mul|Add30|Result [21] & ( !\Mul|Add32A|Carry~18_combout  $ (((!\Mul|FPP1|BPP20|PartialProduct~combout ) # ((!\Mul|Add32A|Carry~17_combout  & !\Mul|Add32A|Carry~16_combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~18_combout ),
	.datab(!\Mul|FPP1|BPP20|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry~17_combout ),
	.datad(!\Mul|Add32A|Carry~16_combout ),
	.datae(!\Mul|FPP0|BPP22|PartialProduct~0_combout ),
	.dataf(!\Mul|Add30|Result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~11 .extended_lut = "off";
defparam \Mul|Add32B|Carry~11 .lut_mask = 64'h56666AAAA9999555;
defparam \Mul|Add32B|Carry~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N0
cyclonev_lcell_comb \Mul|Add32B|Result[23] (
// Equation(s):
// \Mul|Add32B|Result [23] = ( \Mul|Add30|Result [20] & ( \Mul|Add32B|Carry [21] & ( !\Mul|Add32B|Carry~11_combout  $ (((!\Mul|Add32A|Result [22] & ((!\Mul|Add30|Result [19]) # (!\Mul|Add32A|Result [21]))))) ) ) ) # ( !\Mul|Add30|Result [20] & ( 
// \Mul|Add32B|Carry [21] & ( !\Mul|Add32B|Carry~11_combout  $ (((!\Mul|Add32A|Result [22]) # ((!\Mul|Add30|Result [19]) # (!\Mul|Add32A|Result [21])))) ) ) ) # ( \Mul|Add30|Result [20] & ( !\Mul|Add32B|Carry [21] & ( !\Mul|Add32B|Carry~11_combout  $ 
// (((!\Mul|Add32A|Result [22] & (!\Mul|Add30|Result [19] & !\Mul|Add32A|Result [21])))) ) ) ) # ( !\Mul|Add30|Result [20] & ( !\Mul|Add32B|Carry [21] & ( !\Mul|Add32B|Carry~11_combout  $ (((!\Mul|Add32A|Result [22]) # ((!\Mul|Add30|Result [19] & 
// !\Mul|Add32A|Result [21])))) ) ) )

	.dataa(!\Mul|Add32B|Carry~11_combout ),
	.datab(!\Mul|Add32A|Result [22]),
	.datac(!\Mul|Add30|Result [19]),
	.datad(!\Mul|Add32A|Result [21]),
	.datae(!\Mul|Add30|Result [20]),
	.dataf(!\Mul|Add32B|Carry [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[23] .extended_lut = "off";
defparam \Mul|Add32B|Result[23] .lut_mask = 64'h56666AAA5556666A;
defparam \Mul|Add32B|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N3
cyclonev_lcell_comb \Mul|Add32C|Result[23] (
// Equation(s):
// \Mul|Add32C|Result [23] = !\Mul|Add26B|Result [17] $ (!\Mul|Add32C|Carry [23] $ (!\Mul|Add32B|Result [23]))

	.dataa(!\Mul|Add26B|Result [17]),
	.datab(!\Mul|Add32C|Carry [23]),
	.datac(gnd),
	.datad(!\Mul|Add32B|Result [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[23] .extended_lut = "off";
defparam \Mul|Add32C|Result[23] .lut_mask = 64'h9966996699669966;
defparam \Mul|Add32C|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N12
cyclonev_lcell_comb \Mul|Add18C|Carry~1 (
// Equation(s):
// \Mul|Add18C|Carry~1_combout  = ( !\Mul|Add18B|Result [8] & ( \Registers_ALU[55]~input_o  ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[55]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18B|Result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Carry~1 .extended_lut = "off";
defparam \Mul|Add18C|Carry~1 .lut_mask = 64'h3333333300000000;
defparam \Mul|Add18C|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N33
cyclonev_lcell_comb \Mul|FPP10|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP3|PartialProduct~combout  = ( \Registers_ALU[52]~input_o  & ( (!\Registers_ALU[51]~input_o  & (!\Registers_ALU[3]~input_o  $ (((!\Registers_ALU[53]~input_o ))))) # (\Registers_ALU[51]~input_o  & (((\Registers_ALU[53]~input_o ) # 
// (\Registers_ALU[2]~input_o )))) ) ) # ( !\Registers_ALU[52]~input_o  & ( (!\Registers_ALU[51]~input_o  & (((!\Registers_ALU[2]~input_o  & \Registers_ALU[53]~input_o )))) # (\Registers_ALU[51]~input_o  & (!\Registers_ALU[3]~input_o  $ 
// (((!\Registers_ALU[53]~input_o ))))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[3]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(!\Registers_ALU[53]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[52]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP3|PartialProduct .lut_mask = 64'h11E411E427DD27DD;
defparam \Mul|FPP10|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N51
cyclonev_lcell_comb \Mul|Add14|Carry[5] (
// Equation(s):
// \Mul|Add14|Carry [5] = ( \Registers_ALU[55]~input_o  & ( (!\Mul|FPP10|BPP2|PartialProduct~combout  & (\Mul|Add14|Carry~0_combout  & ((!\Mul|BD11|Select_M~combout ) # (!\Registers_ALU[0]~input_o )))) # (\Mul|FPP10|BPP2|PartialProduct~combout  & 
// ((!\Mul|BD11|Select_M~combout ) # ((!\Registers_ALU[0]~input_o ) # (\Mul|Add14|Carry~0_combout )))) ) ) # ( !\Registers_ALU[55]~input_o  & ( (!\Mul|FPP10|BPP2|PartialProduct~combout  & (\Mul|BD11|Select_M~combout  & (\Mul|Add14|Carry~0_combout  & 
// \Registers_ALU[0]~input_o ))) # (\Mul|FPP10|BPP2|PartialProduct~combout  & (((\Mul|BD11|Select_M~combout  & \Registers_ALU[0]~input_o )) # (\Mul|Add14|Carry~0_combout ))) ) )

	.dataa(!\Mul|BD11|Select_M~combout ),
	.datab(!\Mul|FPP10|BPP2|PartialProduct~combout ),
	.datac(!\Mul|Add14|Carry~0_combout ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[55]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry[5] .extended_lut = "off";
defparam \Mul|Add14|Carry[5] .lut_mask = 64'h031703173F2B3F2B;
defparam \Mul|Add14|Carry[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N42
cyclonev_lcell_comb \Mul|FPP11|BPP1|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP1|PartialProduct~combout  = ( \Registers_ALU[1]~input_o  & ( (!\Registers_ALU[53]~input_o  & ((!\Registers_ALU[55]~input_o  & (\Registers_ALU[54]~input_o )) # (\Registers_ALU[55]~input_o  & (!\Registers_ALU[54]~input_o  & 
// !\Registers_ALU[0]~input_o )))) # (\Registers_ALU[53]~input_o  & ((!\Registers_ALU[55]~input_o  & ((!\Registers_ALU[54]~input_o ) # (\Registers_ALU[0]~input_o ))) # (\Registers_ALU[55]~input_o  & (\Registers_ALU[54]~input_o )))) ) ) # ( 
// !\Registers_ALU[1]~input_o  & ( (!\Registers_ALU[53]~input_o  & (\Registers_ALU[55]~input_o  & ((!\Registers_ALU[0]~input_o ) # (\Registers_ALU[54]~input_o )))) # (\Registers_ALU[53]~input_o  & (((\Registers_ALU[54]~input_o  & \Registers_ALU[0]~input_o )) 
// # (\Registers_ALU[55]~input_o ))) ) )

	.dataa(!\Registers_ALU[53]~input_o ),
	.datab(!\Registers_ALU[55]~input_o ),
	.datac(!\Registers_ALU[54]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP1|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP1|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP1|PartialProduct .lut_mask = 64'h33173317694D694D;
defparam \Mul|FPP11|BPP1|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N45
cyclonev_lcell_comb \Mul|Add14|Result[5] (
// Equation(s):
// \Mul|Add14|Result [5] = ( \Mul|FPP11|BPP1|PartialProduct~combout  & ( !\Mul|FPP10|BPP3|PartialProduct~combout  $ (\Mul|Add14|Carry [5]) ) ) # ( !\Mul|FPP11|BPP1|PartialProduct~combout  & ( !\Mul|FPP10|BPP3|PartialProduct~combout  $ (!\Mul|Add14|Carry [5]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP10|BPP3|PartialProduct~combout ),
	.datad(!\Mul|Add14|Carry [5]),
	.datae(gnd),
	.dataf(!\Mul|FPP11|BPP1|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[5] .extended_lut = "off";
defparam \Mul|Add14|Result[5] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add14|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N57
cyclonev_lcell_comb \Mul|Add18B|Carry[9] (
// Equation(s):
// \Mul|Add18B|Carry [9] = ( \Mul|Add14|Result [4] & ( (\Mul|Add18A|Result [8] & ((!\Mul|Add18B|Carry [7] & (\Mul|Add14|Result [3] & \Mul|Add18A|Result [7])) # (\Mul|Add18B|Carry [7] & ((\Mul|Add18A|Result [7]) # (\Mul|Add14|Result [3]))))) ) ) # ( 
// !\Mul|Add14|Result [4] & ( ((!\Mul|Add18B|Carry [7] & (\Mul|Add14|Result [3] & \Mul|Add18A|Result [7])) # (\Mul|Add18B|Carry [7] & ((\Mul|Add18A|Result [7]) # (\Mul|Add14|Result [3])))) # (\Mul|Add18A|Result [8]) ) )

	.dataa(!\Mul|Add18B|Carry [7]),
	.datab(!\Mul|Add18A|Result [8]),
	.datac(!\Mul|Add14|Result [3]),
	.datad(!\Mul|Add18A|Result [7]),
	.datae(gnd),
	.dataf(!\Mul|Add14|Result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[9] .extended_lut = "off";
defparam \Mul|Add18B|Carry[9] .lut_mask = 64'h377F377F01130113;
defparam \Mul|Add18B|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N36
cyclonev_lcell_comb \Mul|Add18A|Carry[9] (
// Equation(s):
// \Mul|Add18A|Carry [9] = ( \Mul|FPP8|BPP6|PartialProduct~combout  & ( (\Mul|FPP9|BPP4|PartialProduct~combout ) # (\Mul|Add18A|Carry [8]) ) ) # ( !\Mul|FPP8|BPP6|PartialProduct~combout  & ( (\Mul|Add18A|Carry [8] & \Mul|FPP9|BPP4|PartialProduct~combout ) ) 
// )

	.dataa(!\Mul|Add18A|Carry [8]),
	.datab(!\Mul|FPP9|BPP4|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP8|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[9] .extended_lut = "off";
defparam \Mul|Add18A|Carry[9] .lut_mask = 64'h1111111177777777;
defparam \Mul|Add18A|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N51
cyclonev_lcell_comb \Mul|FPP9|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP5|PartialProduct~combout  = ( \Registers_ALU[49]~input_o  & ( (!\Registers_ALU[50]~input_o  & (!\Registers_ALU[51]~input_o  $ ((!\Registers_ALU[5]~input_o )))) # (\Registers_ALU[50]~input_o  & (((\Registers_ALU[4]~input_o )) # 
// (\Registers_ALU[51]~input_o ))) ) ) # ( !\Registers_ALU[49]~input_o  & ( (!\Registers_ALU[50]~input_o  & (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[4]~input_o )))) # (\Registers_ALU[50]~input_o  & (!\Registers_ALU[51]~input_o  $ 
// ((!\Registers_ALU[5]~input_o )))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[50]~input_o ),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP5|PartialProduct .lut_mask = 64'h56125612597B597B;
defparam \Mul|FPP9|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N42
cyclonev_lcell_comb \Mul|FPP8|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP7|PartialProduct~combout  = ( \Registers_ALU[7]~input_o  & ( (!\Registers_ALU[49]~input_o  & ((!\Registers_ALU[48]~input_o  & ((\Registers_ALU[47]~input_o ))) # (\Registers_ALU[48]~input_o  & ((!\Registers_ALU[47]~input_o ) # 
// (\Registers_ALU[6]~input_o ))))) # (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[48]~input_o  & (!\Registers_ALU[6]~input_o  & !\Registers_ALU[47]~input_o )) # (\Registers_ALU[48]~input_o  & ((\Registers_ALU[47]~input_o ))))) ) ) # ( 
// !\Registers_ALU[7]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[48]~input_o  & (\Registers_ALU[6]~input_o  & \Registers_ALU[47]~input_o ))) # (\Registers_ALU[49]~input_o  & (((!\Registers_ALU[6]~input_o ) # (\Registers_ALU[47]~input_o )) # 
// (\Registers_ALU[48]~input_o ))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[48]~input_o ),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP7|PartialProduct .lut_mask = 64'h51575157629B629B;
defparam \Mul|FPP8|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N45
cyclonev_lcell_comb \Mul|Add18A|Result[9] (
// Equation(s):
// \Mul|Add18A|Result [9] = ( \Mul|FPP8|BPP7|PartialProduct~combout  & ( !\Mul|Add18A|Carry [9] $ (\Mul|FPP9|BPP5|PartialProduct~combout ) ) ) # ( !\Mul|FPP8|BPP7|PartialProduct~combout  & ( !\Mul|Add18A|Carry [9] $ (!\Mul|FPP9|BPP5|PartialProduct~combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add18A|Carry [9]),
	.datad(!\Mul|FPP9|BPP5|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP8|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[9] .extended_lut = "off";
defparam \Mul|Add18A|Result[9] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add18A|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N33
cyclonev_lcell_comb \Mul|Add18B|Result[9] (
// Equation(s):
// \Mul|Add18B|Result [9] = ( \Mul|Add18A|Result [9] & ( !\Mul|Add14|Result [5] $ (\Mul|Add18B|Carry [9]) ) ) # ( !\Mul|Add18A|Result [9] & ( !\Mul|Add14|Result [5] $ (!\Mul|Add18B|Carry [9]) ) )

	.dataa(!\Mul|Add14|Result [5]),
	.datab(gnd),
	.datac(!\Mul|Add18B|Carry [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18A|Result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[9] .extended_lut = "off";
defparam \Mul|Add18B|Result[9] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add18B|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N57
cyclonev_lcell_comb \Mul|Add18C|Result[9] (
// Equation(s):
// \Mul|Add18C|Result [9] = ( \Mul|Add18B|Result [9] & ( !\Mul|Add18C|Carry~1_combout  ) ) # ( !\Mul|Add18B|Result [9] & ( \Mul|Add18C|Carry~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add18C|Carry~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18B|Result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[9] .extended_lut = "off";
defparam \Mul|Add18C|Result[9] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add18C|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N30
cyclonev_lcell_comb \Mul|Add32D|Carry[23] (
// Equation(s):
// \Mul|Add32D|Carry [23] = ( \Mul|Add32D|Carry [21] & ( \Mul|Add18C|Carry~0_combout  & ( (!\Mul|Add18B|Result [7] & (\Mul|Add32C|Result [21] & (!\Mul|Add32C|Carry [22] $ (\Mul|Add32C|Carry~6_combout )))) # (\Mul|Add18B|Result [7] & (!\Mul|Add32C|Carry [22] 
// $ ((\Mul|Add32C|Carry~6_combout )))) ) ) ) # ( !\Mul|Add32D|Carry [21] & ( \Mul|Add18C|Carry~0_combout  & ( (\Mul|Add18B|Result [7] & (\Mul|Add32C|Result [21] & (!\Mul|Add32C|Carry [22] $ (\Mul|Add32C|Carry~6_combout )))) ) ) ) # ( \Mul|Add32D|Carry [21] 
// & ( !\Mul|Add18C|Carry~0_combout  & ( ((!\Mul|Add32C|Carry [22] $ (\Mul|Add32C|Carry~6_combout )) # (\Mul|Add32C|Result [21])) # (\Mul|Add18B|Result [7]) ) ) ) # ( !\Mul|Add32D|Carry [21] & ( !\Mul|Add18C|Carry~0_combout  & ( (!\Mul|Add18B|Result [7] & 
// (!\Mul|Add32C|Carry [22] $ ((\Mul|Add32C|Carry~6_combout )))) # (\Mul|Add18B|Result [7] & ((!\Mul|Add32C|Carry [22] $ (\Mul|Add32C|Carry~6_combout )) # (\Mul|Add32C|Result [21]))) ) ) )

	.dataa(!\Mul|Add18B|Result [7]),
	.datab(!\Mul|Add32C|Carry [22]),
	.datac(!\Mul|Add32C|Carry~6_combout ),
	.datad(!\Mul|Add32C|Result [21]),
	.datae(!\Mul|Add32D|Carry [21]),
	.dataf(!\Mul|Add18C|Carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry[23] .extended_lut = "off";
defparam \Mul|Add32D|Carry[23] .lut_mask = 64'hC3D7D7FF004141C3;
defparam \Mul|Add32D|Carry[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N54
cyclonev_lcell_comb \Mul|Add32D|Result[23] (
// Equation(s):
// \Mul|Add32D|Result [23] = !\Mul|Add32C|Result [23] $ (!\Mul|Add18C|Result [9] $ (\Mul|Add32D|Carry [23]))

	.dataa(!\Mul|Add32C|Result [23]),
	.datab(!\Mul|Add18C|Result [9]),
	.datac(!\Mul|Add32D|Carry [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[23] .extended_lut = "off";
defparam \Mul|Add32D|Result[23] .lut_mask = 64'h6969696969696969;
defparam \Mul|Add32D|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N9
cyclonev_lcell_comb \LS|D23~feeder (
// Equation(s):
// \LS|D23~feeder_combout  = LSRDataIn[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!LSRDataIn[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D23~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D23~feeder .extended_lut = "off";
defparam \LS|D23~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \LS|D23~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N11
dffeas \LS|D23 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D23~feeder_combout ),
	.asdata(\LS|D22~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D23 .is_wysiwyg = "true";
defparam \LS|D23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N6
cyclonev_lcell_comb \ALU_Registers[23]~18 (
// Equation(s):
// \ALU_Registers[23]~18_combout  = ( !\LSR|D23~q  & ( (!\LS|D23~q  & !\ASR|D23~q ) ) )

	.dataa(!\LS|D23~q ),
	.datab(gnd),
	.datac(!\ASR|D23~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LSR|D23~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[23]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[23]~18 .extended_lut = "off";
defparam \ALU_Registers[23]~18 .lut_mask = 64'hA0A0A0A000000000;
defparam \ALU_Registers[23]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N45
cyclonev_lcell_comb \ALU_Registers[23]~19 (
// Equation(s):
// \ALU_Registers[23]~19_combout  = ( \ALU_Registers[23]~18_combout  & ( (!\Control_ALU[31]~input_o  & (!\Control_ALU[23]~input_o  & (\ALU_Registers[23]~81_combout ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [23])))) ) ) # ( 
// !\ALU_Registers[23]~18_combout  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[23]~81_combout )) # (\Control_ALU[23]~input_o ))) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [23])))) ) )

	.dataa(!\Control_ALU[23]~input_o ),
	.datab(!\ALU_Registers[23]~81_combout ),
	.datac(!\Mul|Add32D|Result [23]),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Registers[23]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[23]~19 .extended_lut = "off";
defparam \ALU_Registers[23]~19 .lut_mask = 64'h770F770F220F220F;
defparam \ALU_Registers[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N42
cyclonev_lcell_comb \ALU_Registers[23]$latch (
// Equation(s):
// \ALU_Registers[23]$latch~combout  = ( \ALU_Registers[23]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[23]~19_combout ) ) ) # ( !\ALU_Registers[23]$latch~combout  & ( (\ALU_Registers[31]~3_combout  & \ALU_Registers[23]~19_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[31]~3_combout ),
	.datad(!\ALU_Registers[23]~19_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[23]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[23]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[23]$latch .extended_lut = "off";
defparam \ALU_Registers[23]$latch .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU_Registers[23]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N0
cyclonev_lcell_comb \Mul|Add32C|Carry[24] (
// Equation(s):
// \Mul|Add32C|Carry [24] = (!\Mul|Add26B|Result [17] & (!\Mul|Add32C|Carry [23] & \Mul|Add32B|Result [23])) # (\Mul|Add26B|Result [17] & ((!\Mul|Add32C|Carry [23]) # (\Mul|Add32B|Result [23])))

	.dataa(!\Mul|Add26B|Result [17]),
	.datab(!\Mul|Add32C|Carry [23]),
	.datac(!\Mul|Add32B|Result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[24] .extended_lut = "off";
defparam \Mul|Add32C|Carry[24] .lut_mask = 64'h4D4D4D4D4D4D4D4D;
defparam \Mul|Add32C|Carry[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y45_N6
cyclonev_lcell_comb \Mul|Add32B|Carry~13 (
// Equation(s):
// \Mul|Add32B|Carry~13_combout  = ( \Mul|Add30|Result [20] & ( \Mul|Add32B|Carry [21] & ( (\Mul|Add32B|Carry~11_combout  & (((\Mul|Add30|Result [19] & \Mul|Add32A|Result [21])) # (\Mul|Add32A|Result [22]))) ) ) ) # ( !\Mul|Add30|Result [20] & ( 
// \Mul|Add32B|Carry [21] & ( (\Mul|Add32B|Carry~11_combout  & (\Mul|Add32A|Result [22] & (\Mul|Add30|Result [19] & \Mul|Add32A|Result [21]))) ) ) ) # ( \Mul|Add30|Result [20] & ( !\Mul|Add32B|Carry [21] & ( (\Mul|Add32B|Carry~11_combout  & 
// (((\Mul|Add32A|Result [21]) # (\Mul|Add30|Result [19])) # (\Mul|Add32A|Result [22]))) ) ) ) # ( !\Mul|Add30|Result [20] & ( !\Mul|Add32B|Carry [21] & ( (\Mul|Add32B|Carry~11_combout  & (\Mul|Add32A|Result [22] & ((\Mul|Add32A|Result [21]) # 
// (\Mul|Add30|Result [19])))) ) ) )

	.dataa(!\Mul|Add32B|Carry~11_combout ),
	.datab(!\Mul|Add32A|Result [22]),
	.datac(!\Mul|Add30|Result [19]),
	.datad(!\Mul|Add32A|Result [21]),
	.datae(!\Mul|Add30|Result [20]),
	.dataf(!\Mul|Add32B|Carry [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~13 .extended_lut = "off";
defparam \Mul|Add32B|Carry~13 .lut_mask = 64'h0111155500011115;
defparam \Mul|Add32B|Carry~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N48
cyclonev_lcell_comb \Mul|Add32B|Carry~12 (
// Equation(s):
// \Mul|Add32B|Carry~12_combout  = ( \Mul|FPP0|BPP22|PartialProduct~0_combout  & ( \Mul|Add30|Result [21] & ( !\Mul|Add32A|Carry~18_combout  $ (((!\Mul|FPP1|BPP20|PartialProduct~combout  & (!\Mul|Add32A|Carry~17_combout  & !\Mul|Add32A|Carry~16_combout )))) 
// ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout  & ( \Mul|Add30|Result [21] & ( !\Mul|Add32A|Carry~18_combout  $ (((!\Mul|FPP1|BPP20|PartialProduct~combout ) # ((!\Mul|Add32A|Carry~17_combout  & !\Mul|Add32A|Carry~16_combout )))) ) ) )

	.dataa(!\Mul|Add32A|Carry~18_combout ),
	.datab(!\Mul|FPP1|BPP20|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry~17_combout ),
	.datad(!\Mul|Add32A|Carry~16_combout ),
	.datae(!\Mul|FPP0|BPP22|PartialProduct~0_combout ),
	.dataf(!\Mul|Add30|Result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~12 .extended_lut = "off";
defparam \Mul|Add32B|Carry~12 .lut_mask = 64'h0000000056666AAA;
defparam \Mul|Add32B|Carry~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N36
cyclonev_lcell_comb \Mul|Add30|Carry[22] (
// Equation(s):
// \Mul|Add30|Carry [22] = ( \Mul|FPP3|BPP17|PartialProduct~combout  & ( \Mul|Add30|Carry [20] & ( ((\Mul|FPP2|BPP19|PartialProduct~combout ) # (\Mul|FPP2|BPP18|PartialProduct~combout )) # (\Mul|FPP3|BPP16|PartialProduct~combout ) ) ) ) # ( 
// !\Mul|FPP3|BPP17|PartialProduct~combout  & ( \Mul|Add30|Carry [20] & ( (\Mul|FPP2|BPP19|PartialProduct~combout  & ((\Mul|FPP2|BPP18|PartialProduct~combout ) # (\Mul|FPP3|BPP16|PartialProduct~combout ))) ) ) ) # ( \Mul|FPP3|BPP17|PartialProduct~combout  & 
// ( !\Mul|Add30|Carry [20] & ( ((\Mul|FPP3|BPP16|PartialProduct~combout  & \Mul|FPP2|BPP18|PartialProduct~combout )) # (\Mul|FPP2|BPP19|PartialProduct~combout ) ) ) ) # ( !\Mul|FPP3|BPP17|PartialProduct~combout  & ( !\Mul|Add30|Carry [20] & ( 
// (\Mul|FPP3|BPP16|PartialProduct~combout  & (\Mul|FPP2|BPP18|PartialProduct~combout  & \Mul|FPP2|BPP19|PartialProduct~combout )) ) ) )

	.dataa(!\Mul|FPP3|BPP16|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP18|PartialProduct~combout ),
	.datac(!\Mul|FPP2|BPP19|PartialProduct~combout ),
	.datad(gnd),
	.datae(!\Mul|FPP3|BPP17|PartialProduct~combout ),
	.dataf(!\Mul|Add30|Carry [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[22] .extended_lut = "off";
defparam \Mul|Add30|Carry[22] .lut_mask = 64'h01011F1F07077F7F;
defparam \Mul|Add30|Carry[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N12
cyclonev_lcell_comb \Mul|FPP2|BPP20|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP20|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[19]~input_o )) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[20]~input_o ))))) # 
// (\Registers_ALU[36]~input_o  & (((!\Registers_ALU[20]~input_o )) # (\Registers_ALU[35]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[35]~input_o  & ((\Registers_ALU[20]~input_o )))) # 
// (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & ((\Registers_ALU[20]~input_o ))) # (\Registers_ALU[35]~input_o  & (\Registers_ALU[19]~input_o )))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(!\Registers_ALU[20]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP20|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP20|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP20|PartialProduct .lut_mask = 64'h01670167F791F791;
defparam \Mul|FPP2|BPP20|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N54
cyclonev_lcell_comb \Mul|FPP3|BPP18|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP18|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[17]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[18]~input_o )))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[18]~input_o ) # ((\Registers_ALU[38]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[18]~input_o  & ((\Registers_ALU[38]~input_o )))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & (\Registers_ALU[18]~input_o )) # (\Registers_ALU[38]~input_o  & ((\Registers_ALU[17]~input_o ))))) ) )

	.dataa(!\Registers_ALU[18]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[17]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP18|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP18|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP18|PartialProduct .lut_mask = 64'h11471147E2BBE2BB;
defparam \Mul|FPP3|BPP18|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N24
cyclonev_lcell_comb \Mul|Add30|Result[22] (
// Equation(s):
// \Mul|Add30|Result [22] = !\Mul|Add30|Carry [22] $ (!\Mul|FPP2|BPP20|PartialProduct~combout  $ (\Mul|FPP3|BPP18|PartialProduct~combout ))

	.dataa(!\Mul|Add30|Carry [22]),
	.datab(!\Mul|FPP2|BPP20|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP18|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[22] .extended_lut = "off";
defparam \Mul|Add30|Result[22] .lut_mask = 64'h6969696969696969;
defparam \Mul|Add30|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y46_N30
cyclonev_lcell_comb \Mul|Add32A|Carry[24] (
// Equation(s):
// \Mul|Add32A|Carry [24] = ( \Mul|FPP0|BPP22|PartialProduct~0_combout  & ( \Mul|FPP0|BPP23|PartialProduct~0_combout  & ( (!\Mul|FPP1|BPP21|PartialProduct~combout  & (!\Mul|Add32A|Carry~16_combout  & (!\Mul|Add32A|Carry~17_combout  & 
// !\Mul|FPP1|BPP20|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout  & ( \Mul|FPP0|BPP23|PartialProduct~0_combout  & ( (!\Mul|FPP1|BPP21|PartialProduct~combout  & ((!\Mul|FPP1|BPP20|PartialProduct~combout ) # 
// ((!\Mul|Add32A|Carry~16_combout  & !\Mul|Add32A|Carry~17_combout )))) ) ) ) # ( \Mul|FPP0|BPP22|PartialProduct~0_combout  & ( !\Mul|FPP0|BPP23|PartialProduct~0_combout  & ( (!\Mul|FPP1|BPP21|PartialProduct~combout ) # ((!\Mul|Add32A|Carry~16_combout  & 
// (!\Mul|Add32A|Carry~17_combout  & !\Mul|FPP1|BPP20|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP0|BPP22|PartialProduct~0_combout  & ( !\Mul|FPP0|BPP23|PartialProduct~0_combout  & ( (!\Mul|FPP1|BPP21|PartialProduct~combout ) # 
// ((!\Mul|FPP1|BPP20|PartialProduct~combout ) # ((!\Mul|Add32A|Carry~16_combout  & !\Mul|Add32A|Carry~17_combout ))) ) ) )

	.dataa(!\Mul|FPP1|BPP21|PartialProduct~combout ),
	.datab(!\Mul|Add32A|Carry~16_combout ),
	.datac(!\Mul|Add32A|Carry~17_combout ),
	.datad(!\Mul|FPP1|BPP20|PartialProduct~combout ),
	.datae(!\Mul|FPP0|BPP22|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP0|BPP23|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry[24] .extended_lut = "off";
defparam \Mul|Add32A|Carry[24] .lut_mask = 64'hFFEAEAAAAA808000;
defparam \Mul|Add32A|Carry[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N18
cyclonev_lcell_comb \Mul|FPP0|BPP24|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP24|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( \Registers_ALU[33]~input_o  & ( !\Registers_ALU[24]~input_o  ) ) ) # ( !\Registers_ALU[32]~input_o  & ( \Registers_ALU[33]~input_o  & ( !\Registers_ALU[23]~input_o  ) ) ) # ( 
// \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  & ( \Registers_ALU[24]~input_o  ) ) )

	.dataa(!\Registers_ALU[24]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[23]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[32]~input_o ),
	.dataf(!\Registers_ALU[33]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP24|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP24|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP24|PartialProduct~0 .lut_mask = 64'h00005555F0F0AAAA;
defparam \Mul|FPP0|BPP24|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N51
cyclonev_lcell_comb \Mul|FPP1|BPP22|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP22|PartialProduct~combout  = ( \Registers_ALU[22]~input_o  & ( \Registers_ALU[33]~input_o  & ( (!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o ))) # (\Registers_ALU[34]~input_o  & ((\Registers_ALU[35]~input_o ) # 
// (\Registers_ALU[21]~input_o ))) ) ) ) # ( !\Registers_ALU[22]~input_o  & ( \Registers_ALU[33]~input_o  & ( ((\Registers_ALU[21]~input_o  & \Registers_ALU[34]~input_o )) # (\Registers_ALU[35]~input_o ) ) ) ) # ( \Registers_ALU[22]~input_o  & ( 
// !\Registers_ALU[33]~input_o  & ( (!\Registers_ALU[34]~input_o  & (!\Registers_ALU[21]~input_o  & \Registers_ALU[35]~input_o )) # (\Registers_ALU[34]~input_o  & ((!\Registers_ALU[35]~input_o ))) ) ) ) # ( !\Registers_ALU[22]~input_o  & ( 
// !\Registers_ALU[33]~input_o  & ( (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[21]~input_o ) # (\Registers_ALU[34]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[21]~input_o ),
	.datab(!\Registers_ALU[34]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(!\Registers_ALU[22]~input_o ),
	.dataf(!\Registers_ALU[33]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP22|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP22|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP22|PartialProduct .lut_mask = 64'h00BB338811FFDD33;
defparam \Mul|FPP1|BPP22|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N51
cyclonev_lcell_comb \Mul|Add32A|Result[24] (
// Equation(s):
// \Mul|Add32A|Result [24] = ( \Mul|FPP1|BPP22|PartialProduct~combout  & ( !\Mul|Add32A|Carry [24] $ (!\Mul|FPP0|BPP24|PartialProduct~0_combout ) ) ) # ( !\Mul|FPP1|BPP22|PartialProduct~combout  & ( !\Mul|Add32A|Carry [24] $ 
// (\Mul|FPP0|BPP24|PartialProduct~0_combout ) ) )

	.dataa(!\Mul|Add32A|Carry [24]),
	.datab(!\Mul|FPP0|BPP24|PartialProduct~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP22|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[24] .extended_lut = "off";
defparam \Mul|Add32A|Result[24] .lut_mask = 64'h9999999966666666;
defparam \Mul|Add32A|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N48
cyclonev_lcell_comb \Mul|FPP7|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP10|PartialProduct~combout  = ( \Registers_ALU[9]~input_o  & ( (!\Registers_ALU[45]~input_o  & (\Registers_ALU[46]~input_o  & (!\Registers_ALU[10]~input_o  $ (!\Registers_ALU[47]~input_o )))) # (\Registers_ALU[45]~input_o  & 
// ((!\Registers_ALU[10]~input_o  $ (!\Registers_ALU[47]~input_o )) # (\Registers_ALU[46]~input_o ))) ) ) # ( !\Registers_ALU[9]~input_o  & ( !\Registers_ALU[47]~input_o  $ (((!\Registers_ALU[10]~input_o ) # (!\Registers_ALU[45]~input_o  $ 
// (\Registers_ALU[46]~input_o )))) ) )

	.dataa(!\Registers_ALU[10]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(!\Registers_ALU[46]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP10|PartialProduct .lut_mask = 64'h1E4B1E4B127B127B;
defparam \Mul|FPP7|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N42
cyclonev_lcell_comb \Mul|FPP6|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP12|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( (!\Registers_ALU[44]~input_o  & ((!\Registers_ALU[45]~input_o  & ((\Registers_ALU[43]~input_o ))) # (\Registers_ALU[45]~input_o  & (!\Registers_ALU[11]~input_o  & 
// !\Registers_ALU[43]~input_o )))) # (\Registers_ALU[44]~input_o  & ((!\Registers_ALU[45]~input_o  & ((!\Registers_ALU[43]~input_o ) # (\Registers_ALU[11]~input_o ))) # (\Registers_ALU[45]~input_o  & ((\Registers_ALU[43]~input_o ))))) ) ) # ( 
// !\Registers_ALU[12]~input_o  & ( (!\Registers_ALU[44]~input_o  & (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[11]~input_o ) # (\Registers_ALU[43]~input_o )))) # (\Registers_ALU[44]~input_o  & (((\Registers_ALU[11]~input_o  & \Registers_ALU[43]~input_o 
// )) # (\Registers_ALU[45]~input_o ))) ) )

	.dataa(!\Registers_ALU[44]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[11]~input_o ),
	.datad(!\Registers_ALU[43]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP12|PartialProduct .lut_mask = 64'h31373137649D649D;
defparam \Mul|FPP6|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N24
cyclonev_lcell_comb \Mul|Add22|Result[14] (
// Equation(s):
// \Mul|Add22|Result [14] = ( \Mul|Add22|Carry [13] & ( !\Mul|FPP7|BPP10|PartialProduct~combout  $ (!\Mul|FPP6|BPP12|PartialProduct~combout  $ (((\Mul|FPP7|BPP9|PartialProduct~combout ) # (\Mul|FPP6|BPP11|PartialProduct~combout )))) ) ) # ( !\Mul|Add22|Carry 
// [13] & ( !\Mul|FPP7|BPP10|PartialProduct~combout  $ (!\Mul|FPP6|BPP12|PartialProduct~combout  $ (((\Mul|FPP6|BPP11|PartialProduct~combout  & \Mul|FPP7|BPP9|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP6|BPP11|PartialProduct~combout ),
	.datab(!\Mul|FPP7|BPP9|PartialProduct~combout ),
	.datac(!\Mul|FPP7|BPP10|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP12|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add22|Carry [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[14] .extended_lut = "off";
defparam \Mul|Add22|Result[14] .lut_mask = 64'h1EE11EE178877887;
defparam \Mul|Add22|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N18
cyclonev_lcell_comb \Mul|Add26A|Carry[18] (
// Equation(s):
// \Mul|Add26A|Carry [18] = ( \Mul|Add26A|Carry [16] & ( (!\Mul|FPP4|BPP15|PartialProduct~combout  & (\Mul|FPP5|BPP13|PartialProduct~combout  & ((\Mul|FPP4|BPP14|PartialProduct~combout ) # (\Mul|FPP5|BPP12|PartialProduct~combout )))) # 
// (\Mul|FPP4|BPP15|PartialProduct~combout  & (((\Mul|FPP5|BPP13|PartialProduct~combout ) # (\Mul|FPP4|BPP14|PartialProduct~combout )) # (\Mul|FPP5|BPP12|PartialProduct~combout ))) ) ) # ( !\Mul|Add26A|Carry [16] & ( (!\Mul|FPP4|BPP15|PartialProduct~combout  
// & (\Mul|FPP5|BPP12|PartialProduct~combout  & (\Mul|FPP4|BPP14|PartialProduct~combout  & \Mul|FPP5|BPP13|PartialProduct~combout ))) # (\Mul|FPP4|BPP15|PartialProduct~combout  & (((\Mul|FPP5|BPP12|PartialProduct~combout  & 
// \Mul|FPP4|BPP14|PartialProduct~combout )) # (\Mul|FPP5|BPP13|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP5|BPP12|PartialProduct~combout ),
	.datab(!\Mul|FPP4|BPP14|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP15|PartialProduct~combout ),
	.datad(!\Mul|FPP5|BPP13|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[18] .extended_lut = "off";
defparam \Mul|Add26A|Carry[18] .lut_mask = 64'h011F011F077F077F;
defparam \Mul|Add26A|Carry[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N6
cyclonev_lcell_comb \Mul|FPP4|BPP16|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP16|PartialProduct~combout  = ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[41]~input_o  & ((\Registers_ALU[40]~input_o ))) # (\Registers_ALU[41]~input_o  & (!\Registers_ALU[15]~input_o  & 
// !\Registers_ALU[40]~input_o )))) # (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[40]~input_o ) # (\Registers_ALU[15]~input_o ))) # (\Registers_ALU[41]~input_o  & ((\Registers_ALU[40]~input_o ))))) ) ) # ( 
// !\Registers_ALU[16]~input_o  & ( (!\Registers_ALU[39]~input_o  & (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[15]~input_o ) # (\Registers_ALU[40]~input_o )))) # (\Registers_ALU[39]~input_o  & (((\Registers_ALU[15]~input_o  & \Registers_ALU[40]~input_o 
// )) # (\Registers_ALU[41]~input_o ))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[15]~input_o ),
	.datad(!\Registers_ALU[40]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP16|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP16|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP16|PartialProduct .lut_mask = 64'h31373137649D649D;
defparam \Mul|FPP4|BPP16|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N0
cyclonev_lcell_comb \Mul|FPP5|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP14|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[13]~input_o ))) # (\Registers_ALU[42]~input_o  & (!\Registers_ALU[14]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[14]~input_o ) # ((\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (\Registers_ALU[14]~input_o  & ((\Registers_ALU[42]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (\Registers_ALU[14]~input_o )) # (\Registers_ALU[42]~input_o  & ((\Registers_ALU[13]~input_o ))))) ) )

	.dataa(!\Registers_ALU[14]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(!\Registers_ALU[42]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP14|PartialProduct .lut_mask = 64'h11471147E2BBE2BB;
defparam \Mul|FPP5|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y46_N3
cyclonev_lcell_comb \Mul|Add26A|Carry~6 (
// Equation(s):
// \Mul|Add26A|Carry~6_combout  = ( !\Mul|FPP4|BPP16|PartialProduct~combout  & ( \Mul|FPP5|BPP14|PartialProduct~combout  ) ) # ( \Mul|FPP4|BPP16|PartialProduct~combout  & ( !\Mul|FPP5|BPP14|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mul|FPP4|BPP16|PartialProduct~combout ),
	.dataf(!\Mul|FPP5|BPP14|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~6 .extended_lut = "off";
defparam \Mul|Add26A|Carry~6 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Mul|Add26A|Carry~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N30
cyclonev_lcell_comb \Mul|Add26B|Result[18] (
// Equation(s):
// \Mul|Add26B|Result [18] = ( \Mul|Add26A|Carry~6_combout  & ( \Mul|Add22|Result [13] & ( !\Mul|Add22|Result [14] $ (!\Mul|Add26A|Carry [18] $ (((!\Mul|Add26A|Result [17] & !\Mul|Add26B|Carry [17])))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout  & ( 
// \Mul|Add22|Result [13] & ( !\Mul|Add22|Result [14] $ (!\Mul|Add26A|Carry [18] $ (((\Mul|Add26B|Carry [17]) # (\Mul|Add26A|Result [17])))) ) ) ) # ( \Mul|Add26A|Carry~6_combout  & ( !\Mul|Add22|Result [13] & ( !\Mul|Add22|Result [14] $ (!\Mul|Add26A|Carry 
// [18] $ (((!\Mul|Add26A|Result [17]) # (!\Mul|Add26B|Carry [17])))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout  & ( !\Mul|Add22|Result [13] & ( !\Mul|Add22|Result [14] $ (!\Mul|Add26A|Carry [18] $ (((\Mul|Add26A|Result [17] & \Mul|Add26B|Carry [17])))) ) ) )

	.dataa(!\Mul|Add26A|Result [17]),
	.datab(!\Mul|Add22|Result [14]),
	.datac(!\Mul|Add26A|Carry [18]),
	.datad(!\Mul|Add26B|Carry [17]),
	.datae(!\Mul|Add26A|Carry~6_combout ),
	.dataf(!\Mul|Add22|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[18] .extended_lut = "off";
defparam \Mul|Add26B|Result[18] .lut_mask = 64'h3C69C39669C3963C;
defparam \Mul|Add26B|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N33
cyclonev_lcell_comb \Mul|Add32C|Carry~7 (
// Equation(s):
// \Mul|Add32C|Carry~7_combout  = ( \Mul|Add26B|Result [18] & ( !\Mul|Add30|Result [22] $ (!\Mul|Add32A|Result [24] $ (((!\Mul|Add32B|Carry~13_combout  & !\Mul|Add32B|Carry~12_combout )))) ) ) # ( !\Mul|Add26B|Result [18] & ( !\Mul|Add30|Result [22] $ 
// (!\Mul|Add32A|Result [24] $ (((\Mul|Add32B|Carry~12_combout ) # (\Mul|Add32B|Carry~13_combout )))) ) )

	.dataa(!\Mul|Add32B|Carry~13_combout ),
	.datab(!\Mul|Add32B|Carry~12_combout ),
	.datac(!\Mul|Add30|Result [22]),
	.datad(!\Mul|Add32A|Result [24]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~7 .extended_lut = "off";
defparam \Mul|Add32C|Carry~7 .lut_mask = 64'h7887788787788778;
defparam \Mul|Add32C|Carry~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N36
cyclonev_lcell_comb \Mul|Add18B|Carry[10] (
// Equation(s):
// \Mul|Add18B|Carry [10] = ( \Mul|Add14|Result [5] & ( (\Mul|Add18B|Carry [9]) # (\Mul|Add18A|Result [9]) ) ) # ( !\Mul|Add14|Result [5] & ( (\Mul|Add18A|Result [9] & \Mul|Add18B|Carry [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add18A|Result [9]),
	.datad(!\Mul|Add18B|Carry [9]),
	.datae(gnd),
	.dataf(!\Mul|Add14|Result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[10] .extended_lut = "off";
defparam \Mul|Add18B|Carry[10] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add18B|Carry[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N9
cyclonev_lcell_comb \Mul|FPP10|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP4|PartialProduct~combout  = ( \Registers_ALU[53]~input_o  & ( (!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & ((!\Registers_ALU[3]~input_o ))) # (\Registers_ALU[52]~input_o  & (!\Registers_ALU[4]~input_o )))) # 
// (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[4]~input_o ) # ((\Registers_ALU[52]~input_o )))) ) ) # ( !\Registers_ALU[53]~input_o  & ( (!\Registers_ALU[51]~input_o  & (\Registers_ALU[4]~input_o  & ((\Registers_ALU[52]~input_o )))) # 
// (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & (\Registers_ALU[4]~input_o )) # (\Registers_ALU[52]~input_o  & ((\Registers_ALU[3]~input_o ))))) ) )

	.dataa(!\Registers_ALU[4]~input_o ),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!\Registers_ALU[3]~input_o ),
	.datad(!\Registers_ALU[52]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP4|PartialProduct .lut_mask = 64'h11471147E2BBE2BB;
defparam \Mul|FPP10|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N36
cyclonev_lcell_comb \Mul|FPP11|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP2|PartialProduct~combout  = ( \Registers_ALU[1]~input_o  & ( (!\Registers_ALU[53]~input_o  & (\Registers_ALU[54]~input_o  & (!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[55]~input_o )))) # (\Registers_ALU[53]~input_o  & 
// ((!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[55]~input_o )) # (\Registers_ALU[54]~input_o ))) ) ) # ( !\Registers_ALU[1]~input_o  & ( !\Registers_ALU[55]~input_o  $ (((!\Registers_ALU[2]~input_o ) # (!\Registers_ALU[53]~input_o  $ 
// (\Registers_ALU[54]~input_o )))) ) )

	.dataa(!\Registers_ALU[53]~input_o ),
	.datab(!\Registers_ALU[2]~input_o ),
	.datac(!\Registers_ALU[54]~input_o ),
	.datad(!\Registers_ALU[55]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP2|PartialProduct .lut_mask = 64'h12ED12ED174D174D;
defparam \Mul|FPP11|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N39
cyclonev_lcell_comb \Mul|Add14|Carry[6] (
// Equation(s):
// \Mul|Add14|Carry [6] = ( \Mul|FPP11|BPP1|PartialProduct~combout  & ( (\Mul|Add14|Carry [5]) # (\Mul|FPP10|BPP3|PartialProduct~combout ) ) ) # ( !\Mul|FPP11|BPP1|PartialProduct~combout  & ( (\Mul|FPP10|BPP3|PartialProduct~combout  & \Mul|Add14|Carry [5]) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP10|BPP3|PartialProduct~combout ),
	.datad(!\Mul|Add14|Carry [5]),
	.datae(gnd),
	.dataf(!\Mul|FPP11|BPP1|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry[6] .extended_lut = "off";
defparam \Mul|Add14|Carry[6] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add14|Carry[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N3
cyclonev_lcell_comb \Mul|Add14|Result[6] (
// Equation(s):
// \Mul|Add14|Result [6] = ( \Mul|Add14|Carry [6] & ( !\Mul|FPP10|BPP4|PartialProduct~combout  $ (\Mul|FPP11|BPP2|PartialProduct~combout ) ) ) # ( !\Mul|Add14|Carry [6] & ( !\Mul|FPP10|BPP4|PartialProduct~combout  $ (!\Mul|FPP11|BPP2|PartialProduct~combout ) 
// ) )

	.dataa(gnd),
	.datab(!\Mul|FPP10|BPP4|PartialProduct~combout ),
	.datac(gnd),
	.datad(!\Mul|FPP11|BPP2|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add14|Carry [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[6] .extended_lut = "off";
defparam \Mul|Add14|Result[6] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \Mul|Add14|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y45_N12
cyclonev_lcell_comb \Mul|Add18A|Carry[10] (
// Equation(s):
// \Mul|Add18A|Carry [10] = ( \Mul|FPP9|BPP5|PartialProduct~combout  & ( (\Mul|FPP8|BPP7|PartialProduct~combout ) # (\Mul|Add18A|Carry [9]) ) ) # ( !\Mul|FPP9|BPP5|PartialProduct~combout  & ( (\Mul|Add18A|Carry [9] & \Mul|FPP8|BPP7|PartialProduct~combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add18A|Carry [9]),
	.datad(!\Mul|FPP8|BPP7|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP5|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[10] .extended_lut = "off";
defparam \Mul|Add18A|Carry[10] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add18A|Carry[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N6
cyclonev_lcell_comb \Mul|FPP8|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP8|PartialProduct~combout  = ( \Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ ((!\Registers_ALU[8]~input_o )))) # (\Registers_ALU[47]~input_o  & (((\Registers_ALU[7]~input_o )) # 
// (\Registers_ALU[49]~input_o ))) ) ) # ( !\Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[7]~input_o )))) # (\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ 
// ((!\Registers_ALU[8]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[8]~input_o ),
	.datac(!\Registers_ALU[7]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP8|PartialProduct .lut_mask = 64'h50665066665F665F;
defparam \Mul|FPP8|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N15
cyclonev_lcell_comb \Mul|FPP9|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP6|PartialProduct~combout  = ( \Registers_ALU[5]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[50]~input_o  & (!\Registers_ALU[6]~input_o  $ (!\Registers_ALU[51]~input_o )))) # (\Registers_ALU[49]~input_o  & 
// ((!\Registers_ALU[6]~input_o  $ (!\Registers_ALU[51]~input_o )) # (\Registers_ALU[50]~input_o ))) ) ) # ( !\Registers_ALU[5]~input_o  & ( !\Registers_ALU[51]~input_o  $ (((!\Registers_ALU[6]~input_o ) # (!\Registers_ALU[49]~input_o  $ 
// (\Registers_ALU[50]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[50]~input_o ),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(!\Registers_ALU[51]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP6|PartialProduct .lut_mask = 64'h06F906F917711771;
defparam \Mul|FPP9|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N21
cyclonev_lcell_comb \Mul|Add18A|Result[10] (
// Equation(s):
// \Mul|Add18A|Result [10] = ( \Mul|FPP9|BPP6|PartialProduct~combout  & ( !\Mul|Add18A|Carry [10] $ (\Mul|FPP8|BPP8|PartialProduct~combout ) ) ) # ( !\Mul|FPP9|BPP6|PartialProduct~combout  & ( !\Mul|Add18A|Carry [10] $ (!\Mul|FPP8|BPP8|PartialProduct~combout 
// ) ) )

	.dataa(!\Mul|Add18A|Carry [10]),
	.datab(gnd),
	.datac(!\Mul|FPP8|BPP8|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[10] .extended_lut = "off";
defparam \Mul|Add18A|Result[10] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add18A|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N15
cyclonev_lcell_comb \Mul|Add18B|Result[10] (
// Equation(s):
// \Mul|Add18B|Result [10] = !\Mul|Add18B|Carry [10] $ (!\Mul|Add14|Result [6] $ (\Mul|Add18A|Result [10]))

	.dataa(!\Mul|Add18B|Carry [10]),
	.datab(gnd),
	.datac(!\Mul|Add14|Result [6]),
	.datad(!\Mul|Add18A|Result [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[10] .extended_lut = "off";
defparam \Mul|Add18B|Result[10] .lut_mask = 64'h5AA55AA55AA55AA5;
defparam \Mul|Add18B|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N55
cyclonev_io_ibuf \Registers_ALU[56]~input (
	.i(Registers_ALU[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[56]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[56]~input .bus_hold = "false";
defparam \Registers_ALU[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N6
cyclonev_lcell_comb \Mul|Add18C|Result[10] (
// Equation(s):
// \Mul|Add18C|Result [10] = ( \Registers_ALU[0]~input_o  & ( \Mul|Add18C|Carry~1_combout  & ( !\Mul|Add18B|Result [9] $ (!\Mul|Add18B|Result [10] $ (!\Registers_ALU[56]~input_o  $ (!\Registers_ALU[55]~input_o ))) ) ) ) # ( !\Registers_ALU[0]~input_o  & ( 
// \Mul|Add18C|Carry~1_combout  & ( !\Mul|Add18B|Result [9] $ (!\Mul|Add18B|Result [10]) ) ) ) # ( \Registers_ALU[0]~input_o  & ( !\Mul|Add18C|Carry~1_combout  & ( !\Mul|Add18B|Result [10] $ (!\Registers_ALU[56]~input_o  $ (\Registers_ALU[55]~input_o )) ) ) 
// ) # ( !\Registers_ALU[0]~input_o  & ( !\Mul|Add18C|Carry~1_combout  & ( \Mul|Add18B|Result [10] ) ) )

	.dataa(!\Mul|Add18B|Result [9]),
	.datab(!\Mul|Add18B|Result [10]),
	.datac(!\Registers_ALU[56]~input_o ),
	.datad(!\Registers_ALU[55]~input_o ),
	.datae(!\Registers_ALU[0]~input_o ),
	.dataf(!\Mul|Add18C|Carry~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[10] .extended_lut = "off";
defparam \Mul|Add18C|Result[10] .lut_mask = 64'h33333CC366666996;
defparam \Mul|Add18C|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N24
cyclonev_lcell_comb \Mul|Add32D|Result[24] (
// Equation(s):
// \Mul|Add32D|Result [24] = ( \Mul|Add18C|Result [9] & ( \Mul|Add32D|Carry [23] & ( !\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout  $ (!\Mul|Add18C|Result [10])) ) ) ) # ( !\Mul|Add18C|Result [9] & ( \Mul|Add32D|Carry [23] & ( !\Mul|Add32C|Carry 
// [24] $ (!\Mul|Add32C|Carry~7_combout  $ (!\Mul|Add32C|Result [23] $ (!\Mul|Add18C|Result [10]))) ) ) ) # ( \Mul|Add18C|Result [9] & ( !\Mul|Add32D|Carry [23] & ( !\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout  $ (!\Mul|Add32C|Result [23] $ 
// (!\Mul|Add18C|Result [10]))) ) ) ) # ( !\Mul|Add18C|Result [9] & ( !\Mul|Add32D|Carry [23] & ( !\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout  $ (\Mul|Add18C|Result [10])) ) ) )

	.dataa(!\Mul|Add32C|Carry [24]),
	.datab(!\Mul|Add32C|Carry~7_combout ),
	.datac(!\Mul|Add32C|Result [23]),
	.datad(!\Mul|Add18C|Result [10]),
	.datae(!\Mul|Add18C|Result [9]),
	.dataf(!\Mul|Add32D|Carry [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[24] .extended_lut = "off";
defparam \Mul|Add32D|Result[24] .lut_mask = 64'h6699699669969966;
defparam \Mul|Add32D|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N57
cyclonev_lcell_comb \LS|D24~feeder (
// Equation(s):
// \LS|D24~feeder_combout  = ( LSRDataIn[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D24~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D24~feeder .extended_lut = "off";
defparam \LS|D24~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D24~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y43_N59
dffeas \LS|D24 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D24~feeder_combout ),
	.asdata(\LS|D23~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D24 .is_wysiwyg = "true";
defparam \LS|D24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N54
cyclonev_lcell_comb \AdderInputB[24]~80 (
// Equation(s):
// \AdderInputB[24]~80_combout  = ( \AdderInputB[19]~67_combout  & ( (!\AdderInputB[19]~69_combout  & (!\IR_ALU[17]~input_o  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[56]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[56]~input_o ))) ) )

	.dataa(!\Registers_ALU[56]~input_o ),
	.datab(!\AdderInputB[19]~68_combout ),
	.datac(!\AdderInputB[19]~69_combout ),
	.datad(!\IR_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[24]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[24]~80 .extended_lut = "off";
defparam \AdderInputB[24]~80 .lut_mask = 64'hD0D0D0D0D000D000;
defparam \AdderInputB[24]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N9
cyclonev_lcell_comb \AdderInputB[24]~81 (
// Equation(s):
// \AdderInputB[24]~81_combout  = ( \Registers_ALU[56]~input_o  & ( ((!\Control_ALU[14]~input_o  & ((!\AdderInputB[24]~80_combout ))) # (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o ))) # (\Control_ALU[21]~input_o ) ) ) # ( !\Registers_ALU[56]~input_o  
// & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o  & ((!\AdderInputB[24]~80_combout ))) # (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o )))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\AdderInputB[24]~80_combout ),
	.datad(!\Control_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[56]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[24]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[24]~81 .extended_lut = "off";
defparam \AdderInputB[24]~81 .lut_mask = 64'hC088C088F3BBF3BB;
defparam \AdderInputB[24]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N57
cyclonev_lcell_comb \AdderInputB[24] (
// Equation(s):
// AdderInputB[24] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[24]~81_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[24]~81_combout ),
	.datad(!AdderInputB[24]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[24] .extended_lut = "off";
defparam \AdderInputB[24] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[24] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X37_Y115_N52
cyclonev_io_ibuf \PC_ALU[24]~input (
	.i(PC_ALU[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[24]~input_o ));
// synopsys translate_off
defparam \PC_ALU[24]~input .bus_hold = "false";
defparam \PC_ALU[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N42
cyclonev_lcell_comb \AdderInputA[24]~26 (
// Equation(s):
// \AdderInputA[24]~26_combout  = ( AddrASelector[1] & ( \PC_ALU[24]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(!\PC_ALU[24]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[24]~26 .extended_lut = "off";
defparam \AdderInputA[24]~26 .lut_mask = 64'h00FF00FF33333333;
defparam \AdderInputA[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N6
cyclonev_lcell_comb \AdderInputA[24] (
// Equation(s):
// AdderInputA[24] = ( \AdderInputA[24]~26_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[24]) ) ) # ( !\AdderInputA[24]~26_combout  & ( (AdderInputA[24] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!AdderInputA[24]),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AdderInputA[24]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[24] .extended_lut = "off";
defparam \AdderInputA[24] .lut_mask = 64'h303030303F3F3F3F;
defparam \AdderInputA[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N21
cyclonev_lcell_comb \CRAA32|Carry~9 (
// Equation(s):
// \CRAA32|Carry~9_combout  = ( AdderInputA[24] & ( !AdderInputB[24] ) ) # ( !AdderInputA[24] & ( AdderInputB[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AdderInputA[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~9 .extended_lut = "off";
defparam \CRAA32|Carry~9 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \CRAA32|Carry~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N0
cyclonev_lcell_comb \CRAA32|Result[24] (
// Equation(s):
// \CRAA32|Result [24] = ( \CRAA32|Carry [23] & ( !\CRAA32|Carry~9_combout  $ (((!AdderInputA[23] & !AdderInputB[23]))) ) ) # ( !\CRAA32|Carry [23] & ( !\CRAA32|Carry~9_combout  $ (((!AdderInputA[23]) # (!AdderInputB[23]))) ) )

	.dataa(gnd),
	.datab(!AdderInputA[23]),
	.datac(!\CRAA32|Carry~9_combout ),
	.datad(!AdderInputB[23]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[24] .extended_lut = "off";
defparam \CRAA32|Result[24] .lut_mask = 64'h0F3C0F3C3CF03CF0;
defparam \CRAA32|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N15
cyclonev_lcell_comb \InputANDB[24]~25 (
// Equation(s):
// \InputANDB[24]~25_combout  = ( \IR_ALU[24]~input_o  & ( (!\Control_ALU[30]~input_o  & (((\Registers_ALU[56]~input_o ) # (AndBselector[1])))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !\IR_ALU[24]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (((!AndBselector[1] & \Registers_ALU[56]~input_o )))) # (\Control_ALU[30]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!\Control_ALU[30]~input_o ),
	.datac(!AndBselector[1]),
	.datad(!\Registers_ALU[56]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[24]~25 .extended_lut = "off";
defparam \InputANDB[24]~25 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \InputANDB[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N9
cyclonev_lcell_comb \InputANDB[24] (
// Equation(s):
// InputANDB[24] = ( \InputANDB[0]~1_combout  & ( \InputANDB[24]~25_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[24] ) )

	.dataa(gnd),
	.datab(!\InputANDB[24]~25_combout ),
	.datac(!InputANDB[24]),
	.datad(gnd),
	.datae(!\InputANDB[0]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[24] .extended_lut = "off";
defparam \InputANDB[24] .lut_mask = 64'h0F0F33330F0F3333;
defparam \InputANDB[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N33
cyclonev_lcell_comb \InputXORB[24]~24 (
// Equation(s):
// \InputXORB[24]~24_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[56]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[56]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[24]~24 .extended_lut = "off";
defparam \InputXORB[24]~24 .lut_mask = 64'h555555550F0F0F0F;
defparam \InputXORB[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N42
cyclonev_lcell_comb \InputXORB[24] (
// Equation(s):
// InputXORB[24] = ( ALURegSelector[1] & ( InputXORB[24] & ( \InputXORB[24]~24_combout  ) ) ) # ( !ALURegSelector[1] & ( InputXORB[24] ) ) # ( ALURegSelector[1] & ( !InputXORB[24] & ( \InputXORB[24]~24_combout  ) ) )

	.dataa(gnd),
	.datab(!\InputXORB[24]~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!ALURegSelector[1]),
	.dataf(!InputXORB[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[24] .extended_lut = "off";
defparam \InputXORB[24] .lut_mask = 64'h00003333FFFF3333;
defparam \InputXORB[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N36
cyclonev_lcell_comb \InputORB[24]~25 (
// Equation(s):
// \InputORB[24]~25_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[56]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Control_ALU[29]~input_o ),
	.datab(!\Registers_ALU[56]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[24]~25 .extended_lut = "off";
defparam \InputORB[24]~25 .lut_mask = 64'h227722770A5F0A5F;
defparam \InputORB[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N30
cyclonev_lcell_comb \InputORB[24] (
// Equation(s):
// InputORB[24] = ( \InputORB[24]~25_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[24]) ) ) # ( !\InputORB[24]~25_combout  & ( (InputORB[24] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!InputORB[24]),
	.datac(gnd),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[24] .extended_lut = "off";
defparam \InputORB[24] .lut_mask = 64'h3300330033FF33FF;
defparam \InputORB[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N54
cyclonev_lcell_comb \ALU_Registers[24]~77 (
// Equation(s):
// \ALU_Registers[24]~77_combout  = ( !\Registers_ALU[24]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[24] & (\ALU_Registers[31]~0_combout ))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [24])) # 
// (\ALU_Registers[31]~0_combout  & ((InputXORB[24])))))) ) ) # ( \Registers_ALU[24]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[24])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  
// & (\CRAA32|Result [24])) # (\ALU_Registers[31]~0_combout  & ((!InputXORB[24])))))) ) )

	.dataa(!\CRAA32|Result [24]),
	.datab(!\ALU_Registers[31]~1_combout ),
	.datac(!InputANDB[24]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[24]~input_o ),
	.dataf(!InputXORB[24]),
	.datag(!InputORB[24]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[24]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[24]~77 .extended_lut = "on";
defparam \ALU_Registers[24]~77 .lut_mask = 64'h110C1DFF113F1DCC;
defparam \ALU_Registers[24]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N30
cyclonev_lcell_comb \ALU_Registers[24]~73 (
// Equation(s):
// \ALU_Registers[24]~73_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (\ALU_Registers[24]~77_combout )) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [24]))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D24~q )) # (\LSR|D24~q )) # (\ASR|D24~q ))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32D|Result [24]))))) ) )

	.dataa(!\ASR|D24~q ),
	.datab(!\Control_ALU[31]~input_o ),
	.datac(!\LSR|D24~q ),
	.datad(!\Mul|Add32D|Result [24]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D24~q ),
	.datag(!\ALU_Registers[24]~77_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[24]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[24]~73 .extended_lut = "on";
defparam \ALU_Registers[24]~73 .lut_mask = 64'h0C3F4C7F0C3FCCFF;
defparam \ALU_Registers[24]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N36
cyclonev_lcell_comb \ALU_Registers[24]$latch (
// Equation(s):
// \ALU_Registers[24]$latch~combout  = (!\ALU_Registers[31]~3_combout  & ((\ALU_Registers[24]$latch~combout ))) # (\ALU_Registers[31]~3_combout  & (\ALU_Registers[24]~73_combout ))

	.dataa(gnd),
	.datab(!\ALU_Registers[24]~73_combout ),
	.datac(!\ALU_Registers[24]$latch~combout ),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[24]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[24]$latch .extended_lut = "off";
defparam \ALU_Registers[24]$latch .lut_mask = 64'h0F330F330F330F33;
defparam \ALU_Registers[24]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N18
cyclonev_lcell_comb \Mul|Add32D|Carry[25] (
// Equation(s):
// \Mul|Add32D|Carry [25] = ( \Mul|Add18C|Result [9] & ( \Mul|Add32D|Carry [23] & ( (!\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout )) # (\Mul|Add18C|Result [10]) ) ) ) # ( !\Mul|Add18C|Result [9] & ( \Mul|Add32D|Carry [23] & ( (!\Mul|Add32C|Result 
// [23] & (\Mul|Add18C|Result [10] & (!\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout )))) # (\Mul|Add32C|Result [23] & ((!\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout )) # (\Mul|Add18C|Result [10]))) ) ) ) # ( \Mul|Add18C|Result [9] & ( 
// !\Mul|Add32D|Carry [23] & ( (!\Mul|Add32C|Result [23] & (\Mul|Add18C|Result [10] & (!\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout )))) # (\Mul|Add32C|Result [23] & ((!\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout )) # 
// (\Mul|Add18C|Result [10]))) ) ) ) # ( !\Mul|Add18C|Result [9] & ( !\Mul|Add32D|Carry [23] & ( (\Mul|Add18C|Result [10] & (!\Mul|Add32C|Carry [24] $ (!\Mul|Add32C|Carry~7_combout ))) ) ) )

	.dataa(!\Mul|Add32C|Carry [24]),
	.datab(!\Mul|Add32C|Carry~7_combout ),
	.datac(!\Mul|Add32C|Result [23]),
	.datad(!\Mul|Add18C|Result [10]),
	.datae(!\Mul|Add18C|Result [9]),
	.dataf(!\Mul|Add32D|Carry [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry[25] .extended_lut = "off";
defparam \Mul|Add32D|Carry[25] .lut_mask = 64'h0066066F066F66FF;
defparam \Mul|Add32D|Carry[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N57
cyclonev_lcell_comb \Mul|FPP3|BPP19|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP19|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & (!\Registers_ALU[18]~input_o )) # (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[19]~input_o ))))) # 
// (\Registers_ALU[37]~input_o  & (((!\Registers_ALU[19]~input_o ) # (\Registers_ALU[38]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & (((\Registers_ALU[38]~input_o  & \Registers_ALU[19]~input_o )))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & ((\Registers_ALU[19]~input_o ))) # (\Registers_ALU[38]~input_o  & (\Registers_ALU[18]~input_o )))) ) )

	.dataa(!\Registers_ALU[18]~input_o ),
	.datab(!\Registers_ALU[37]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\Registers_ALU[19]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP19|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP19|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP19|PartialProduct .lut_mask = 64'h013D013DBF83BF83;
defparam \Mul|FPP3|BPP19|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N15
cyclonev_lcell_comb \Mul|FPP2|BPP21|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP21|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[20]~input_o ))) # (\Registers_ALU[35]~input_o  & (!\Registers_ALU[21]~input_o )))) # 
// (\Registers_ALU[36]~input_o  & (((!\Registers_ALU[21]~input_o )) # (\Registers_ALU[35]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[35]~input_o  & (\Registers_ALU[21]~input_o ))) # 
// (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (\Registers_ALU[21]~input_o )) # (\Registers_ALU[35]~input_o  & ((\Registers_ALU[20]~input_o ))))) ) )

	.dataa(!\Registers_ALU[36]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[21]~input_o ),
	.datad(!\Registers_ALU[20]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP21|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP21|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP21|PartialProduct .lut_mask = 64'h06170617F971F971;
defparam \Mul|FPP2|BPP21|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y44_N51
cyclonev_lcell_comb \Mul|Add30|Carry~10 (
// Equation(s):
// \Mul|Add30|Carry~10_combout  = ( !\Mul|FPP3|BPP19|PartialProduct~combout  & ( \Mul|FPP2|BPP21|PartialProduct~combout  ) ) # ( \Mul|FPP3|BPP19|PartialProduct~combout  & ( !\Mul|FPP2|BPP21|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mul|FPP3|BPP19|PartialProduct~combout ),
	.dataf(!\Mul|FPP2|BPP21|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~10 .extended_lut = "off";
defparam \Mul|Add30|Carry~10 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Mul|Add30|Carry~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y46_N6
cyclonev_lcell_comb \Mul|Add30|Carry~9 (
// Equation(s):
// \Mul|Add30|Carry~9_combout  = ( \Mul|FPP3|BPP13|PartialProduct~combout  & ( \Mul|FPP3|BPP12|PartialProduct~combout  & ( (\Mul|Add30|Carry~7_combout  & (((!\Mul|Add30|Carry [16]) # (\Mul|FPP2|BPP14|PartialProduct~combout )) # 
// (\Mul|FPP2|BPP15|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout  & ( \Mul|FPP3|BPP12|PartialProduct~combout  & ( (\Mul|FPP2|BPP15|PartialProduct~combout  & (\Mul|Add30|Carry~7_combout  & ((!\Mul|Add30|Carry [16]) # 
// (\Mul|FPP2|BPP14|PartialProduct~combout )))) ) ) ) # ( \Mul|FPP3|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP12|PartialProduct~combout  & ( (\Mul|Add30|Carry~7_combout  & (((!\Mul|Add30|Carry [16] & \Mul|FPP2|BPP14|PartialProduct~combout )) # 
// (\Mul|FPP2|BPP15|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP3|BPP13|PartialProduct~combout  & ( !\Mul|FPP3|BPP12|PartialProduct~combout  & ( (\Mul|FPP2|BPP15|PartialProduct~combout  & (\Mul|Add30|Carry~7_combout  & (!\Mul|Add30|Carry [16] & 
// \Mul|FPP2|BPP14|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|FPP2|BPP15|PartialProduct~combout ),
	.datab(!\Mul|Add30|Carry~7_combout ),
	.datac(!\Mul|Add30|Carry [16]),
	.datad(!\Mul|FPP2|BPP14|PartialProduct~combout ),
	.datae(!\Mul|FPP3|BPP13|PartialProduct~combout ),
	.dataf(!\Mul|FPP3|BPP12|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~9 .extended_lut = "off";
defparam \Mul|Add30|Carry~9 .lut_mask = 64'h0010113110113133;
defparam \Mul|Add30|Carry~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N0
cyclonev_lcell_comb \Mul|Add30|Carry~8 (
// Equation(s):
// \Mul|Add30|Carry~8_combout  = (\Mul|FPP2|BPP16|PartialProduct~combout  & \Mul|FPP3|BPP14|PartialProduct~combout )

	.dataa(!\Mul|FPP2|BPP16|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP14|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~8 .extended_lut = "off";
defparam \Mul|Add30|Carry~8 .lut_mask = 64'h1111111111111111;
defparam \Mul|Add30|Carry~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y44_N18
cyclonev_lcell_comb \Mul|Add30|Carry[21] (
// Equation(s):
// \Mul|Add30|Carry [21] = ( \Mul|Add30|Carry~8_combout  & ( \Mul|FPP3|BPP15|PartialProduct~combout  & ( (!\Mul|FPP2|BPP18|PartialProduct~combout  & !\Mul|FPP3|BPP16|PartialProduct~combout ) ) ) ) # ( !\Mul|Add30|Carry~8_combout  & ( 
// \Mul|FPP3|BPP15|PartialProduct~combout  & ( (!\Mul|FPP2|BPP18|PartialProduct~combout  & ((!\Mul|FPP3|BPP16|PartialProduct~combout ) # ((!\Mul|Add30|Carry~9_combout  & !\Mul|FPP2|BPP17|PartialProduct~combout )))) # (\Mul|FPP2|BPP18|PartialProduct~combout  
// & (!\Mul|Add30|Carry~9_combout  & (!\Mul|FPP3|BPP16|PartialProduct~combout  & !\Mul|FPP2|BPP17|PartialProduct~combout ))) ) ) ) # ( \Mul|Add30|Carry~8_combout  & ( !\Mul|FPP3|BPP15|PartialProduct~combout  & ( (!\Mul|FPP2|BPP18|PartialProduct~combout  & 
// ((!\Mul|FPP3|BPP16|PartialProduct~combout ) # (!\Mul|FPP2|BPP17|PartialProduct~combout ))) # (\Mul|FPP2|BPP18|PartialProduct~combout  & (!\Mul|FPP3|BPP16|PartialProduct~combout  & !\Mul|FPP2|BPP17|PartialProduct~combout )) ) ) ) # ( 
// !\Mul|Add30|Carry~8_combout  & ( !\Mul|FPP3|BPP15|PartialProduct~combout  & ( (!\Mul|FPP2|BPP18|PartialProduct~combout  & ((!\Mul|Add30|Carry~9_combout ) # ((!\Mul|FPP3|BPP16|PartialProduct~combout ) # (!\Mul|FPP2|BPP17|PartialProduct~combout )))) # 
// (\Mul|FPP2|BPP18|PartialProduct~combout  & (!\Mul|FPP3|BPP16|PartialProduct~combout  & ((!\Mul|Add30|Carry~9_combout ) # (!\Mul|FPP2|BPP17|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|Add30|Carry~9_combout ),
	.datab(!\Mul|FPP2|BPP18|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP16|PartialProduct~combout ),
	.datad(!\Mul|FPP2|BPP17|PartialProduct~combout ),
	.datae(!\Mul|Add30|Carry~8_combout ),
	.dataf(!\Mul|FPP3|BPP15|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[21] .extended_lut = "off";
defparam \Mul|Add30|Carry[21] .lut_mask = 64'hFCE8FCC0E8C0C0C0;
defparam \Mul|Add30|Carry[21] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y44_N33
cyclonev_lcell_comb \Mul|Add30|Result[23] (
// Equation(s):
// \Mul|Add30|Result [23] = ( \Mul|FPP2|BPP20|PartialProduct~combout  & ( \Mul|FPP2|BPP19|PartialProduct~combout  & ( !\Mul|Add30|Carry~10_combout  $ (((\Mul|Add30|Carry [21] & (!\Mul|FPP3|BPP17|PartialProduct~combout  & 
// !\Mul|FPP3|BPP18|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP2|BPP20|PartialProduct~combout  & ( \Mul|FPP2|BPP19|PartialProduct~combout  & ( !\Mul|Add30|Carry~10_combout  $ (((!\Mul|FPP3|BPP18|PartialProduct~combout ) # ((\Mul|Add30|Carry [21] & 
// !\Mul|FPP3|BPP17|PartialProduct~combout )))) ) ) ) # ( \Mul|FPP2|BPP20|PartialProduct~combout  & ( !\Mul|FPP2|BPP19|PartialProduct~combout  & ( !\Mul|Add30|Carry~10_combout  $ (((!\Mul|FPP3|BPP18|PartialProduct~combout  & 
// ((!\Mul|FPP3|BPP17|PartialProduct~combout ) # (\Mul|Add30|Carry [21]))))) ) ) ) # ( !\Mul|FPP2|BPP20|PartialProduct~combout  & ( !\Mul|FPP2|BPP19|PartialProduct~combout  & ( !\Mul|Add30|Carry~10_combout  $ ((((!\Mul|FPP3|BPP17|PartialProduct~combout ) # 
// (!\Mul|FPP3|BPP18|PartialProduct~combout )) # (\Mul|Add30|Carry [21]))) ) ) )

	.dataa(!\Mul|Add30|Carry~10_combout ),
	.datab(!\Mul|Add30|Carry [21]),
	.datac(!\Mul|FPP3|BPP17|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP18|PartialProduct~combout ),
	.datae(!\Mul|FPP2|BPP20|PartialProduct~combout ),
	.dataf(!\Mul|FPP2|BPP19|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[23] .extended_lut = "off";
defparam \Mul|Add30|Result[23] .lut_mask = 64'h555959AA559A9AAA;
defparam \Mul|Add30|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N24
cyclonev_lcell_comb \Mul|FPP1|BPP23|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP23|PartialProduct~combout  = ( \Registers_ALU[34]~input_o  & ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[23]~input_o ) # (\Registers_ALU[33]~input_o ) ) ) ) # ( !\Registers_ALU[34]~input_o  & ( \Registers_ALU[35]~input_o  & ( 
// (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[22]~input_o ))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[23]~input_o )) ) ) ) # ( \Registers_ALU[34]~input_o  & ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & 
// (\Registers_ALU[23]~input_o )) # (\Registers_ALU[33]~input_o  & ((\Registers_ALU[22]~input_o ))) ) ) ) # ( !\Registers_ALU[34]~input_o  & ( !\Registers_ALU[35]~input_o  & ( (\Registers_ALU[33]~input_o  & \Registers_ALU[23]~input_o ) ) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[23]~input_o ),
	.datad(!\Registers_ALU[22]~input_o ),
	.datae(!\Registers_ALU[34]~input_o ),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP23|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP23|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP23|PartialProduct .lut_mask = 64'h05050A5FFA50F5F5;
defparam \Mul|FPP1|BPP23|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N0
cyclonev_lcell_comb \Mul|FPP0|BPP25|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP25|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[25]~input_o  $ (!\Registers_ALU[33]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[24]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(!\Registers_ALU[25]~input_o ),
	.datab(!\Registers_ALU[24]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP25|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP25|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP25|PartialProduct~0 .lut_mask = 64'h00CC00CC55AA55AA;
defparam \Mul|FPP0|BPP25|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N12
cyclonev_lcell_comb \Mul|Add32B|Carry~14 (
// Equation(s):
// \Mul|Add32B|Carry~14_combout  = ( \Mul|FPP0|BPP25|PartialProduct~0_combout  & ( \Mul|Add32A|Carry [24] & ( !\Mul|Add30|Result [23] $ (!\Mul|FPP1|BPP23|PartialProduct~combout  $ (((!\Mul|FPP1|BPP22|PartialProduct~combout ) # 
// (!\Mul|FPP0|BPP24|PartialProduct~0_combout )))) ) ) ) # ( !\Mul|FPP0|BPP25|PartialProduct~0_combout  & ( \Mul|Add32A|Carry [24] & ( !\Mul|Add30|Result [23] $ (!\Mul|FPP1|BPP23|PartialProduct~combout  $ (((\Mul|FPP1|BPP22|PartialProduct~combout  & 
// \Mul|FPP0|BPP24|PartialProduct~0_combout )))) ) ) ) # ( \Mul|FPP0|BPP25|PartialProduct~0_combout  & ( !\Mul|Add32A|Carry [24] & ( !\Mul|Add30|Result [23] $ (!\Mul|FPP1|BPP23|PartialProduct~combout  $ (((!\Mul|FPP1|BPP22|PartialProduct~combout  & 
// !\Mul|FPP0|BPP24|PartialProduct~0_combout )))) ) ) ) # ( !\Mul|FPP0|BPP25|PartialProduct~0_combout  & ( !\Mul|Add32A|Carry [24] & ( !\Mul|Add30|Result [23] $ (!\Mul|FPP1|BPP23|PartialProduct~combout  $ (((\Mul|FPP0|BPP24|PartialProduct~0_combout ) # 
// (\Mul|FPP1|BPP22|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|FPP1|BPP22|PartialProduct~combout ),
	.datab(!\Mul|FPP0|BPP24|PartialProduct~0_combout ),
	.datac(!\Mul|Add30|Result [23]),
	.datad(!\Mul|FPP1|BPP23|PartialProduct~combout ),
	.datae(!\Mul|FPP0|BPP25|PartialProduct~0_combout ),
	.dataf(!\Mul|Add32A|Carry [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~14 .extended_lut = "off";
defparam \Mul|Add32B|Carry~14 .lut_mask = 64'h788787781EE1E11E;
defparam \Mul|Add32B|Carry~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N9
cyclonev_lcell_comb \Mul|FPP4|BPP17|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP17|PartialProduct~combout  = ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[39]~input_o  & (\Registers_ALU[40]~input_o  & (!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[17]~input_o )))) # (\Registers_ALU[39]~input_o  & 
// ((!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[17]~input_o )) # (\Registers_ALU[40]~input_o ))) ) ) # ( !\Registers_ALU[16]~input_o  & ( !\Registers_ALU[41]~input_o  $ (((!\Registers_ALU[17]~input_o ) # (!\Registers_ALU[39]~input_o  $ 
// (\Registers_ALU[40]~input_o )))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[17]~input_o ),
	.datad(!\Registers_ALU[40]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP17|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP17|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP17|PartialProduct .lut_mask = 64'h36393639147D147D;
defparam \Mul|FPP4|BPP17|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N3
cyclonev_lcell_comb \Mul|FPP5|BPP15|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP15|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (!\Registers_ALU[14]~input_o )) # (\Registers_ALU[42]~input_o  & ((!\Registers_ALU[15]~input_o ))))) # 
// (\Registers_ALU[41]~input_o  & (((!\Registers_ALU[15]~input_o ) # (\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (((\Registers_ALU[42]~input_o  & \Registers_ALU[15]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((\Registers_ALU[15]~input_o ))) # (\Registers_ALU[42]~input_o  & (\Registers_ALU[14]~input_o )))) ) )

	.dataa(!\Registers_ALU[14]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP15|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP15|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP15|PartialProduct .lut_mask = 64'h013D013DBF83BF83;
defparam \Mul|FPP5|BPP15|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N54
cyclonev_lcell_comb \Mul|Add26A|Result[19] (
// Equation(s):
// \Mul|Add26A|Result [19] = ( \Mul|FPP4|BPP16|PartialProduct~combout  & ( !\Mul|FPP4|BPP17|PartialProduct~combout  $ (!\Mul|FPP5|BPP15|PartialProduct~combout  $ (((\Mul|Add26A|Carry [18]) # (\Mul|FPP5|BPP14|PartialProduct~combout )))) ) ) # ( 
// !\Mul|FPP4|BPP16|PartialProduct~combout  & ( !\Mul|FPP4|BPP17|PartialProduct~combout  $ (!\Mul|FPP5|BPP15|PartialProduct~combout  $ (((\Mul|FPP5|BPP14|PartialProduct~combout  & \Mul|Add26A|Carry [18])))) ) )

	.dataa(!\Mul|FPP5|BPP14|PartialProduct~combout ),
	.datab(!\Mul|FPP4|BPP17|PartialProduct~combout ),
	.datac(!\Mul|Add26A|Carry [18]),
	.datad(!\Mul|FPP5|BPP15|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP4|BPP16|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[19] .extended_lut = "off";
defparam \Mul|Add26A|Result[19] .lut_mask = 64'h36C936C96C936C93;
defparam \Mul|Add26A|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N54
cyclonev_lcell_comb \Mul|FPP7|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP11|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[11]~input_o  $ ((!\Registers_ALU[47]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[10]~input_o ) # 
// (\Registers_ALU[47]~input_o )))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (((\Registers_ALU[47]~input_o  & !\Registers_ALU[10]~input_o )))) # (\Registers_ALU[46]~input_o  & (!\Registers_ALU[11]~input_o  $ 
// ((!\Registers_ALU[47]~input_o )))) ) )

	.dataa(!\Registers_ALU[11]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[10]~input_o ),
	.datad(!\Registers_ALU[46]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP11|PartialProduct .lut_mask = 64'h30663066663F663F;
defparam \Mul|FPP7|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N27
cyclonev_lcell_comb \Mul|Add22|Carry[15] (
// Equation(s):
// \Mul|Add22|Carry [15] = ( \Mul|FPP7|BPP10|PartialProduct~combout  & ( ((!\Mul|FPP6|BPP11|PartialProduct~combout  & (\Mul|FPP7|BPP9|PartialProduct~combout  & \Mul|Add22|Carry [13])) # (\Mul|FPP6|BPP11|PartialProduct~combout  & ((\Mul|Add22|Carry [13]) # 
// (\Mul|FPP7|BPP9|PartialProduct~combout )))) # (\Mul|FPP6|BPP12|PartialProduct~combout ) ) ) # ( !\Mul|FPP7|BPP10|PartialProduct~combout  & ( (\Mul|FPP6|BPP12|PartialProduct~combout  & ((!\Mul|FPP6|BPP11|PartialProduct~combout  & 
// (\Mul|FPP7|BPP9|PartialProduct~combout  & \Mul|Add22|Carry [13])) # (\Mul|FPP6|BPP11|PartialProduct~combout  & ((\Mul|Add22|Carry [13]) # (\Mul|FPP7|BPP9|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|FPP6|BPP11|PartialProduct~combout ),
	.datab(!\Mul|FPP7|BPP9|PartialProduct~combout ),
	.datac(!\Mul|Add22|Carry [13]),
	.datad(!\Mul|FPP6|BPP12|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP7|BPP10|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[15] .extended_lut = "off";
defparam \Mul|Add22|Carry[15] .lut_mask = 64'h0017001717FF17FF;
defparam \Mul|Add22|Carry[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N39
cyclonev_lcell_comb \Mul|FPP6|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP13|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[44]~input_o  & (!\Registers_ALU[13]~input_o  & \Registers_ALU[43]~input_o )) # (\Registers_ALU[44]~input_o  & 
// ((!\Registers_ALU[13]~input_o ) # (\Registers_ALU[43]~input_o ))) ) ) ) # ( !\Registers_ALU[12]~input_o  & ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[13]~input_o ) # (!\Registers_ALU[44]~input_o  $ (\Registers_ALU[43]~input_o )) ) ) ) # ( 
// \Registers_ALU[12]~input_o  & ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[44]~input_o  & (\Registers_ALU[13]~input_o  & \Registers_ALU[43]~input_o )) # (\Registers_ALU[44]~input_o  & ((\Registers_ALU[43]~input_o ) # (\Registers_ALU[13]~input_o ))) 
// ) ) ) # ( !\Registers_ALU[12]~input_o  & ( !\Registers_ALU[45]~input_o  & ( (\Registers_ALU[13]~input_o  & (!\Registers_ALU[44]~input_o  $ (!\Registers_ALU[43]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[44]~input_o ),
	.datab(!\Registers_ALU[13]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[12]~input_o ),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP13|PartialProduct .lut_mask = 64'h12121717EDED4D4D;
defparam \Mul|FPP6|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N3
cyclonev_lcell_comb \Mul|Add22|Result[15] (
// Equation(s):
// \Mul|Add22|Result [15] = ( \Mul|Add22|Carry [15] & ( \Mul|FPP6|BPP13|PartialProduct~combout  & ( \Mul|FPP7|BPP11|PartialProduct~combout  ) ) ) # ( !\Mul|Add22|Carry [15] & ( \Mul|FPP6|BPP13|PartialProduct~combout  & ( 
// !\Mul|FPP7|BPP11|PartialProduct~combout  ) ) ) # ( \Mul|Add22|Carry [15] & ( !\Mul|FPP6|BPP13|PartialProduct~combout  & ( !\Mul|FPP7|BPP11|PartialProduct~combout  ) ) ) # ( !\Mul|Add22|Carry [15] & ( !\Mul|FPP6|BPP13|PartialProduct~combout  & ( 
// \Mul|FPP7|BPP11|PartialProduct~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP7|BPP11|PartialProduct~combout ),
	.datad(gnd),
	.datae(!\Mul|Add22|Carry [15]),
	.dataf(!\Mul|FPP6|BPP13|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[15] .extended_lut = "off";
defparam \Mul|Add22|Result[15] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \Mul|Add22|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N48
cyclonev_lcell_comb \Mul|Add26B|Carry~3 (
// Equation(s):
// \Mul|Add26B|Carry~3_combout  = ( \Mul|Add26B|Carry [10] & ( \Mul|Add22|Result [6] & ( !\Mul|Add22|Result [7] $ (!\Mul|Add26A|Carry [11] $ (\Mul|Add26A|Carry~2_combout )) ) ) ) # ( !\Mul|Add26B|Carry [10] & ( \Mul|Add22|Result [6] & ( (\Mul|Add26A|Result 
// [10] & (!\Mul|Add22|Result [7] $ (!\Mul|Add26A|Carry [11] $ (\Mul|Add26A|Carry~2_combout )))) ) ) ) # ( \Mul|Add26B|Carry [10] & ( !\Mul|Add22|Result [6] & ( (\Mul|Add26A|Result [10] & (!\Mul|Add22|Result [7] $ (!\Mul|Add26A|Carry [11] $ 
// (\Mul|Add26A|Carry~2_combout )))) ) ) )

	.dataa(!\Mul|Add22|Result [7]),
	.datab(!\Mul|Add26A|Result [10]),
	.datac(!\Mul|Add26A|Carry [11]),
	.datad(!\Mul|Add26A|Carry~2_combout ),
	.datae(!\Mul|Add26B|Carry [10]),
	.dataf(!\Mul|Add22|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry~3 .extended_lut = "off";
defparam \Mul|Add26B|Carry~3 .lut_mask = 64'h0000122112215AA5;
defparam \Mul|Add26B|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N9
cyclonev_lcell_comb \Mul|Add26B|Carry~2 (
// Equation(s):
// \Mul|Add26B|Carry~2_combout  = ( \Mul|Add22|Result [7] & ( !\Mul|Add26A|Carry [11] $ (!\Mul|Add26A|Carry~2_combout ) ) )

	.dataa(!\Mul|Add26A|Carry [11]),
	.datab(!\Mul|Add26A|Carry~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add22|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry~2 .extended_lut = "off";
defparam \Mul|Add26B|Carry~2 .lut_mask = 64'h0000000066666666;
defparam \Mul|Add26B|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N42
cyclonev_lcell_comb \Mul|Add26B|Carry[14] (
// Equation(s):
// \Mul|Add26B|Carry [14] = ( \Mul|Add22|Result [9] & ( \Mul|Add26B|Carry~2_combout  & ( (!\Mul|Add26A|Result [12] & (!\Mul|Add26A|Result [13] & !\Mul|Add22|Result [8])) ) ) ) # ( !\Mul|Add22|Result [9] & ( \Mul|Add26B|Carry~2_combout  & ( 
// (!\Mul|Add26A|Result [13]) # ((!\Mul|Add26A|Result [12] & !\Mul|Add22|Result [8])) ) ) ) # ( \Mul|Add22|Result [9] & ( !\Mul|Add26B|Carry~2_combout  & ( (!\Mul|Add26A|Result [13] & ((!\Mul|Add26A|Result [12] & ((!\Mul|Add26B|Carry~3_combout ) # 
// (!\Mul|Add22|Result [8]))) # (\Mul|Add26A|Result [12] & (!\Mul|Add26B|Carry~3_combout  & !\Mul|Add22|Result [8])))) ) ) ) # ( !\Mul|Add22|Result [9] & ( !\Mul|Add26B|Carry~2_combout  & ( (!\Mul|Add26A|Result [13]) # ((!\Mul|Add26A|Result [12] & 
// ((!\Mul|Add26B|Carry~3_combout ) # (!\Mul|Add22|Result [8]))) # (\Mul|Add26A|Result [12] & (!\Mul|Add26B|Carry~3_combout  & !\Mul|Add22|Result [8]))) ) ) )

	.dataa(!\Mul|Add26A|Result [12]),
	.datab(!\Mul|Add26A|Result [13]),
	.datac(!\Mul|Add26B|Carry~3_combout ),
	.datad(!\Mul|Add22|Result [8]),
	.datae(!\Mul|Add22|Result [9]),
	.dataf(!\Mul|Add26B|Carry~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[14] .extended_lut = "off";
defparam \Mul|Add26B|Carry[14] .lut_mask = 64'hFEECC880EECC8800;
defparam \Mul|Add26B|Carry[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y46_N39
cyclonev_lcell_comb \Mul|Add26B|Carry[16] (
// Equation(s):
// \Mul|Add26B|Carry [16] = ( \Mul|Add26B|Carry [14] & ( (!\Mul|Add26A|Result [15] & (\Mul|Add22|Result [11] & (\Mul|Add22|Result [10] & \Mul|Add26A|Result [14]))) # (\Mul|Add26A|Result [15] & (((\Mul|Add22|Result [10] & \Mul|Add26A|Result [14])) # 
// (\Mul|Add22|Result [11]))) ) ) # ( !\Mul|Add26B|Carry [14] & ( (!\Mul|Add26A|Result [15] & (\Mul|Add22|Result [11] & ((\Mul|Add26A|Result [14]) # (\Mul|Add22|Result [10])))) # (\Mul|Add26A|Result [15] & (((\Mul|Add26A|Result [14]) # (\Mul|Add22|Result 
// [10])) # (\Mul|Add22|Result [11]))) ) )

	.dataa(!\Mul|Add26A|Result [15]),
	.datab(!\Mul|Add22|Result [11]),
	.datac(!\Mul|Add22|Result [10]),
	.datad(!\Mul|Add26A|Result [14]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[16] .extended_lut = "off";
defparam \Mul|Add26B|Carry[16] .lut_mask = 64'h1777177711171117;
defparam \Mul|Add26B|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N0
cyclonev_lcell_comb \Mul|Add26B|Carry[18] (
// Equation(s):
// \Mul|Add26B|Carry [18] = ( \Mul|Add22|Result [12] & ( \Mul|Add26A|Result [17] & ( ((!\Mul|Add26A|Carry [16] $ (!\Mul|Add26A|Carry~5_combout )) # (\Mul|Add26B|Carry [16])) # (\Mul|Add22|Result [13]) ) ) ) # ( !\Mul|Add22|Result [12] & ( \Mul|Add26A|Result 
// [17] & ( ((\Mul|Add26B|Carry [16] & (!\Mul|Add26A|Carry [16] $ (!\Mul|Add26A|Carry~5_combout )))) # (\Mul|Add22|Result [13]) ) ) ) # ( \Mul|Add22|Result [12] & ( !\Mul|Add26A|Result [17] & ( (\Mul|Add22|Result [13] & ((!\Mul|Add26A|Carry [16] $ 
// (!\Mul|Add26A|Carry~5_combout )) # (\Mul|Add26B|Carry [16]))) ) ) ) # ( !\Mul|Add22|Result [12] & ( !\Mul|Add26A|Result [17] & ( (\Mul|Add22|Result [13] & (\Mul|Add26B|Carry [16] & (!\Mul|Add26A|Carry [16] $ (!\Mul|Add26A|Carry~5_combout )))) ) ) )

	.dataa(!\Mul|Add22|Result [13]),
	.datab(!\Mul|Add26A|Carry [16]),
	.datac(!\Mul|Add26A|Carry~5_combout ),
	.datad(!\Mul|Add26B|Carry [16]),
	.datae(!\Mul|Add22|Result [12]),
	.dataf(!\Mul|Add26A|Result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[18] .extended_lut = "off";
defparam \Mul|Add26B|Carry[18] .lut_mask = 64'h00141455557D7DFF;
defparam \Mul|Add26B|Carry[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N6
cyclonev_lcell_comb \Mul|Add26B|Result[19] (
// Equation(s):
// \Mul|Add26B|Result [19] = ( \Mul|Add26B|Carry [18] & ( \Mul|Add26A|Carry [18] & ( !\Mul|Add26A|Result [19] $ (!\Mul|Add22|Result [15] $ (((!\Mul|Add26A|Carry~6_combout ) # (\Mul|Add22|Result [14])))) ) ) ) # ( !\Mul|Add26B|Carry [18] & ( \Mul|Add26A|Carry 
// [18] & ( !\Mul|Add26A|Result [19] $ (!\Mul|Add22|Result [15] $ (((!\Mul|Add26A|Carry~6_combout  & \Mul|Add22|Result [14])))) ) ) ) # ( \Mul|Add26B|Carry [18] & ( !\Mul|Add26A|Carry [18] & ( !\Mul|Add26A|Result [19] $ (!\Mul|Add22|Result [15] $ 
// (((\Mul|Add22|Result [14]) # (\Mul|Add26A|Carry~6_combout )))) ) ) ) # ( !\Mul|Add26B|Carry [18] & ( !\Mul|Add26A|Carry [18] & ( !\Mul|Add26A|Result [19] $ (!\Mul|Add22|Result [15] $ (((\Mul|Add26A|Carry~6_combout  & \Mul|Add22|Result [14])))) ) ) )

	.dataa(!\Mul|Add26A|Result [19]),
	.datab(!\Mul|Add22|Result [15]),
	.datac(!\Mul|Add26A|Carry~6_combout ),
	.datad(!\Mul|Add22|Result [14]),
	.datae(!\Mul|Add26B|Carry [18]),
	.dataf(!\Mul|Add26A|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[19] .extended_lut = "off";
defparam \Mul|Add26B|Result[19] .lut_mask = 64'h6669699966969699;
defparam \Mul|Add26B|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N18
cyclonev_lcell_comb \Mul|Add32C|Carry~8 (
// Equation(s):
// \Mul|Add32C|Carry~8_combout  = ( \Mul|Add26B|Result [19] & ( \Mul|Add30|Result [22] & ( !\Mul|Add32B|Carry~14_combout  $ ((((\Mul|Add32A|Result [24]) # (\Mul|Add32B|Carry~12_combout )) # (\Mul|Add32B|Carry~13_combout ))) ) ) ) # ( !\Mul|Add26B|Result [19] 
// & ( \Mul|Add30|Result [22] & ( !\Mul|Add32B|Carry~14_combout  $ (((!\Mul|Add32B|Carry~13_combout  & (!\Mul|Add32B|Carry~12_combout  & !\Mul|Add32A|Result [24])))) ) ) ) # ( \Mul|Add26B|Result [19] & ( !\Mul|Add30|Result [22] & ( 
// !\Mul|Add32B|Carry~14_combout  $ (((\Mul|Add32A|Result [24] & ((\Mul|Add32B|Carry~12_combout ) # (\Mul|Add32B|Carry~13_combout ))))) ) ) ) # ( !\Mul|Add26B|Result [19] & ( !\Mul|Add30|Result [22] & ( !\Mul|Add32B|Carry~14_combout  $ (((!\Mul|Add32A|Result 
// [24]) # ((!\Mul|Add32B|Carry~13_combout  & !\Mul|Add32B|Carry~12_combout )))) ) ) )

	.dataa(!\Mul|Add32B|Carry~13_combout ),
	.datab(!\Mul|Add32B|Carry~12_combout ),
	.datac(!\Mul|Add32A|Result [24]),
	.datad(!\Mul|Add32B|Carry~14_combout ),
	.datae(!\Mul|Add26B|Result [19]),
	.dataf(!\Mul|Add30|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~8 .extended_lut = "off";
defparam \Mul|Add32C|Carry~8 .lut_mask = 64'h07F8F8077F80807F;
defparam \Mul|Add32C|Carry~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N30
cyclonev_lcell_comb \Mul|Add32B|Result[24] (
// Equation(s):
// \Mul|Add32B|Result [24] = ( \Mul|Add30|Result [22] & ( !\Mul|Add32A|Result [24] $ (((\Mul|Add32B|Carry~12_combout ) # (\Mul|Add32B|Carry~13_combout ))) ) ) # ( !\Mul|Add30|Result [22] & ( !\Mul|Add32A|Result [24] $ (((!\Mul|Add32B|Carry~13_combout  & 
// !\Mul|Add32B|Carry~12_combout ))) ) )

	.dataa(!\Mul|Add32B|Carry~13_combout ),
	.datab(!\Mul|Add32B|Carry~12_combout ),
	.datac(!\Mul|Add32A|Result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[24] .extended_lut = "off";
defparam \Mul|Add32B|Result[24] .lut_mask = 64'h7878787887878787;
defparam \Mul|Add32B|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N36
cyclonev_lcell_comb \Mul|Add32C|Result[25] (
// Equation(s):
// \Mul|Add32C|Result [25] = ( \Mul|Add26B|Result [17] & ( \Mul|Add32B|Result [24] & ( !\Mul|Add32C|Carry~8_combout  $ (((!\Mul|Add26B|Result [18] & (!\Mul|Add32B|Result [23] & \Mul|Add32C|Carry [23])))) ) ) ) # ( !\Mul|Add26B|Result [17] & ( 
// \Mul|Add32B|Result [24] & ( !\Mul|Add32C|Carry~8_combout  $ (((!\Mul|Add26B|Result [18] & ((!\Mul|Add32B|Result [23]) # (\Mul|Add32C|Carry [23]))))) ) ) ) # ( \Mul|Add26B|Result [17] & ( !\Mul|Add32B|Result [24] & ( !\Mul|Add32C|Carry~8_combout  $ 
// (((!\Mul|Add26B|Result [18]) # ((!\Mul|Add32B|Result [23] & \Mul|Add32C|Carry [23])))) ) ) ) # ( !\Mul|Add26B|Result [17] & ( !\Mul|Add32B|Result [24] & ( !\Mul|Add32C|Carry~8_combout  $ (((!\Mul|Add26B|Result [18]) # ((!\Mul|Add32B|Result [23]) # 
// (\Mul|Add32C|Carry [23])))) ) ) )

	.dataa(!\Mul|Add26B|Result [18]),
	.datab(!\Mul|Add32B|Result [23]),
	.datac(!\Mul|Add32C|Carry~8_combout ),
	.datad(!\Mul|Add32C|Carry [23]),
	.datae(!\Mul|Add26B|Result [17]),
	.dataf(!\Mul|Add32B|Result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[25] .extended_lut = "off";
defparam \Mul|Add32C|Result[25] .lut_mask = 64'h1E0F5A1E785AF078;
defparam \Mul|Add32C|Result[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N24
cyclonev_lcell_comb \LS|D25~feeder (
// Equation(s):
// \LS|D25~feeder_combout  = LSRDataIn[25]

	.dataa(gnd),
	.datab(!LSRDataIn[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D25~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D25~feeder .extended_lut = "off";
defparam \LS|D25~feeder .lut_mask = 64'h3333333333333333;
defparam \LS|D25~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N26
dffeas \LS|D25 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D25~feeder_combout ),
	.asdata(\LS|D24~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D25 .is_wysiwyg = "true";
defparam \LS|D25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N9
cyclonev_lcell_comb \ALU_Registers[25]~20 (
// Equation(s):
// \ALU_Registers[25]~20_combout  = ( \LSR|D25~q  ) # ( !\LSR|D25~q  & ( (\LS|D25~q ) # (\ASR|D25~q ) ) )

	.dataa(!\ASR|D25~q ),
	.datab(gnd),
	.datac(!\LS|D25~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LSR|D25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[25]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[25]~20 .extended_lut = "off";
defparam \ALU_Registers[25]~20 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \ALU_Registers[25]~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cyclonev_io_ibuf \Registers_ALU[57]~input (
	.i(Registers_ALU[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[57]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[57]~input .bus_hold = "false";
defparam \Registers_ALU[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N51
cyclonev_lcell_comb \Mul|Add10A|Result[3] (
// Equation(s):
// \Mul|Add10A|Result [3] = ( \Registers_ALU[56]~input_o  & ( (!\Registers_ALU[55]~input_o  & (!\Registers_ALU[1]~input_o  $ (((!\Registers_ALU[57]~input_o ) # (!\Registers_ALU[0]~input_o ))))) # (\Registers_ALU[55]~input_o  & (((!\Registers_ALU[57]~input_o  
// & \Registers_ALU[0]~input_o )))) ) ) # ( !\Registers_ALU[56]~input_o  & ( (!\Registers_ALU[1]~input_o  & (\Registers_ALU[57]~input_o  & ((\Registers_ALU[0]~input_o )))) # (\Registers_ALU[1]~input_o  & (!\Registers_ALU[55]~input_o  $ 
// (((!\Registers_ALU[57]~input_o ) # (!\Registers_ALU[0]~input_o ))))) ) )

	.dataa(!\Registers_ALU[1]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[55]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[56]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Result[3] .extended_lut = "off";
defparam \Mul|Add10A|Result[3] .lut_mask = 64'h05360536506C506C;
defparam \Mul|Add10A|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N54
cyclonev_lcell_comb \Mul|FPP11|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP3|PartialProduct~combout  = ( \Registers_ALU[3]~input_o  & ( (!\Registers_ALU[54]~input_o  & ((!\Registers_ALU[53]~input_o  & (!\Registers_ALU[2]~input_o  & \Registers_ALU[55]~input_o )) # (\Registers_ALU[53]~input_o  & 
// ((!\Registers_ALU[55]~input_o ))))) # (\Registers_ALU[54]~input_o  & ((!\Registers_ALU[53]~input_o  & ((!\Registers_ALU[55]~input_o ))) # (\Registers_ALU[53]~input_o  & ((\Registers_ALU[55]~input_o ) # (\Registers_ALU[2]~input_o ))))) ) ) # ( 
// !\Registers_ALU[3]~input_o  & ( (!\Registers_ALU[54]~input_o  & (\Registers_ALU[55]~input_o  & ((!\Registers_ALU[2]~input_o ) # (\Registers_ALU[53]~input_o )))) # (\Registers_ALU[54]~input_o  & (((\Registers_ALU[2]~input_o  & \Registers_ALU[53]~input_o )) 
// # (\Registers_ALU[55]~input_o ))) ) )

	.dataa(!\Registers_ALU[54]~input_o ),
	.datab(!\Registers_ALU[2]~input_o ),
	.datac(!\Registers_ALU[53]~input_o ),
	.datad(!\Registers_ALU[55]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP3|PartialProduct .lut_mask = 64'h01DF01DF5B855B85;
defparam \Mul|FPP11|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N0
cyclonev_lcell_comb \Mul|Add14|Carry[7] (
// Equation(s):
// \Mul|Add14|Carry [7] = ( \Mul|Add14|Carry [6] & ( (\Mul|FPP11|BPP2|PartialProduct~combout ) # (\Mul|FPP10|BPP4|PartialProduct~combout ) ) ) # ( !\Mul|Add14|Carry [6] & ( (\Mul|FPP10|BPP4|PartialProduct~combout  & \Mul|FPP11|BPP2|PartialProduct~combout ) ) 
// )

	.dataa(gnd),
	.datab(!\Mul|FPP10|BPP4|PartialProduct~combout ),
	.datac(!\Mul|FPP11|BPP2|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add14|Carry [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry[7] .extended_lut = "off";
defparam \Mul|Add14|Carry[7] .lut_mask = 64'h030303033F3F3F3F;
defparam \Mul|Add14|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N6
cyclonev_lcell_comb \Mul|FPP10|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP5|PartialProduct~combout  = ( \Registers_ALU[53]~input_o  & ( (!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & (!\Registers_ALU[4]~input_o )) # (\Registers_ALU[52]~input_o  & ((!\Registers_ALU[5]~input_o ))))) # 
// (\Registers_ALU[51]~input_o  & (((!\Registers_ALU[5]~input_o ) # (\Registers_ALU[52]~input_o )))) ) ) # ( !\Registers_ALU[53]~input_o  & ( (!\Registers_ALU[51]~input_o  & (((\Registers_ALU[5]~input_o  & \Registers_ALU[52]~input_o )))) # 
// (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & ((\Registers_ALU[5]~input_o ))) # (\Registers_ALU[52]~input_o  & (\Registers_ALU[4]~input_o )))) ) )

	.dataa(!\Registers_ALU[4]~input_o ),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(!\Registers_ALU[52]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP5|PartialProduct .lut_mask = 64'h031D031DB8F3B8F3;
defparam \Mul|FPP10|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N57
cyclonev_lcell_comb \Mul|Add14|Result[7] (
// Equation(s):
// \Mul|Add14|Result [7] = ( \Mul|FPP10|BPP5|PartialProduct~combout  & ( !\Mul|FPP11|BPP3|PartialProduct~combout  $ (\Mul|Add14|Carry [7]) ) ) # ( !\Mul|FPP10|BPP5|PartialProduct~combout  & ( !\Mul|FPP11|BPP3|PartialProduct~combout  $ (!\Mul|Add14|Carry [7]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP11|BPP3|PartialProduct~combout ),
	.datad(!\Mul|Add14|Carry [7]),
	.datae(gnd),
	.dataf(!\Mul|FPP10|BPP5|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[7] .extended_lut = "off";
defparam \Mul|Add14|Result[7] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add14|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N30
cyclonev_lcell_comb \Mul|Add18B|Carry[11] (
// Equation(s):
// \Mul|Add18B|Carry [11] = (!\Mul|Add14|Result [6] & (\Mul|Add18B|Carry [10] & \Mul|Add18A|Result [10])) # (\Mul|Add14|Result [6] & ((\Mul|Add18A|Result [10]) # (\Mul|Add18B|Carry [10])))

	.dataa(gnd),
	.datab(!\Mul|Add14|Result [6]),
	.datac(!\Mul|Add18B|Carry [10]),
	.datad(!\Mul|Add18A|Result [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[11] .extended_lut = "off";
defparam \Mul|Add18B|Carry[11] .lut_mask = 64'h033F033F033F033F;
defparam \Mul|Add18B|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N18
cyclonev_lcell_comb \Mul|Add18A|Carry[11] (
// Equation(s):
// \Mul|Add18A|Carry [11] = ( \Mul|FPP9|BPP6|PartialProduct~combout  & ( (\Mul|FPP8|BPP8|PartialProduct~combout ) # (\Mul|Add18A|Carry [10]) ) ) # ( !\Mul|FPP9|BPP6|PartialProduct~combout  & ( (\Mul|Add18A|Carry [10] & \Mul|FPP8|BPP8|PartialProduct~combout ) 
// ) )

	.dataa(!\Mul|Add18A|Carry [10]),
	.datab(!\Mul|FPP8|BPP8|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[11] .extended_lut = "off";
defparam \Mul|Add18A|Carry[11] .lut_mask = 64'h1111111177777777;
defparam \Mul|Add18A|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N9
cyclonev_lcell_comb \Mul|FPP8|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP9|PartialProduct~combout  = ( \Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ (((!\Registers_ALU[9]~input_o ))))) # (\Registers_ALU[47]~input_o  & (((\Registers_ALU[8]~input_o )) # 
// (\Registers_ALU[49]~input_o ))) ) ) # ( !\Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[49]~input_o  & (!\Registers_ALU[8]~input_o ))) # (\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ 
// (((!\Registers_ALU[9]~input_o ))))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[8]~input_o ),
	.datac(!\Registers_ALU[9]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP9|PartialProduct .lut_mask = 64'h445A445A5A775A77;
defparam \Mul|FPP8|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N48
cyclonev_lcell_comb \Mul|FPP9|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP7|PartialProduct~combout  = ( \Registers_ALU[7]~input_o  & ( (!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[50]~input_o  & (\Registers_ALU[49]~input_o )) # (\Registers_ALU[50]~input_o  & ((!\Registers_ALU[49]~input_o ) # 
// (\Registers_ALU[6]~input_o ))))) # (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[50]~input_o  & (!\Registers_ALU[49]~input_o  & !\Registers_ALU[6]~input_o )) # (\Registers_ALU[50]~input_o  & (\Registers_ALU[49]~input_o )))) ) ) # ( 
// !\Registers_ALU[7]~input_o  & ( (!\Registers_ALU[51]~input_o  & (\Registers_ALU[50]~input_o  & (\Registers_ALU[49]~input_o  & \Registers_ALU[6]~input_o ))) # (\Registers_ALU[51]~input_o  & (((!\Registers_ALU[6]~input_o ) # (\Registers_ALU[49]~input_o )) # 
// (\Registers_ALU[50]~input_o ))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[50]~input_o ),
	.datac(!\Registers_ALU[49]~input_o ),
	.datad(!\Registers_ALU[6]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP7|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP9|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N3
cyclonev_lcell_comb \Mul|Add18A|Result[11] (
// Equation(s):
// \Mul|Add18A|Result [11] = ( \Mul|FPP9|BPP7|PartialProduct~combout  & ( !\Mul|Add18A|Carry [11] $ (\Mul|FPP8|BPP9|PartialProduct~combout ) ) ) # ( !\Mul|FPP9|BPP7|PartialProduct~combout  & ( !\Mul|Add18A|Carry [11] $ (!\Mul|FPP8|BPP9|PartialProduct~combout 
// ) ) )

	.dataa(!\Mul|Add18A|Carry [11]),
	.datab(!\Mul|FPP8|BPP9|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[11] .extended_lut = "off";
defparam \Mul|Add18A|Result[11] .lut_mask = 64'h6666666699999999;
defparam \Mul|Add18A|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N48
cyclonev_lcell_comb \Mul|Add18C|Carry[11] (
// Equation(s):
// \Mul|Add18C|Carry [11] = ( \Registers_ALU[0]~input_o  & ( \Mul|Add18C|Carry~1_combout  & ( (!\Mul|Add18B|Result [9] & (\Mul|Add18B|Result [10] & (!\Registers_ALU[56]~input_o  $ (!\Registers_ALU[55]~input_o )))) # (\Mul|Add18B|Result [9] & 
// ((!\Registers_ALU[56]~input_o  $ (!\Registers_ALU[55]~input_o )) # (\Mul|Add18B|Result [10]))) ) ) ) # ( !\Registers_ALU[0]~input_o  & ( \Mul|Add18C|Carry~1_combout  & ( (\Mul|Add18B|Result [9] & \Mul|Add18B|Result [10]) ) ) ) # ( 
// \Registers_ALU[0]~input_o  & ( !\Mul|Add18C|Carry~1_combout  & ( (\Mul|Add18B|Result [10] & (!\Registers_ALU[56]~input_o  $ (!\Registers_ALU[55]~input_o ))) ) ) )

	.dataa(!\Mul|Add18B|Result [9]),
	.datab(!\Mul|Add18B|Result [10]),
	.datac(!\Registers_ALU[56]~input_o ),
	.datad(!\Registers_ALU[55]~input_o ),
	.datae(!\Registers_ALU[0]~input_o ),
	.dataf(!\Mul|Add18C|Carry~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Carry[11] .extended_lut = "off";
defparam \Mul|Add18C|Carry[11] .lut_mask = 64'h0000033011111771;
defparam \Mul|Add18C|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N39
cyclonev_lcell_comb \Mul|Add18C|Result[11] (
// Equation(s):
// \Mul|Add18C|Result [11] = ( \Mul|Add18C|Carry [11] & ( !\Mul|Add10A|Result [3] $ (!\Mul|Add14|Result [7] $ (!\Mul|Add18B|Carry [11] $ (\Mul|Add18A|Result [11]))) ) ) # ( !\Mul|Add18C|Carry [11] & ( !\Mul|Add10A|Result [3] $ (!\Mul|Add14|Result [7] $ 
// (!\Mul|Add18B|Carry [11] $ (!\Mul|Add18A|Result [11]))) ) )

	.dataa(!\Mul|Add10A|Result [3]),
	.datab(!\Mul|Add14|Result [7]),
	.datac(!\Mul|Add18B|Carry [11]),
	.datad(!\Mul|Add18A|Result [11]),
	.datae(gnd),
	.dataf(!\Mul|Add18C|Carry [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[11] .extended_lut = "off";
defparam \Mul|Add18C|Result[11] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add18C|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N12
cyclonev_lcell_comb \InputXORB[25]~25 (
// Equation(s):
// \InputXORB[25]~25_combout  = ( \Control_ALU[24]~input_o  & ( \Registers_ALU[57]~input_o  ) ) # ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[25]~25 .extended_lut = "off";
defparam \InputXORB[25]~25 .lut_mask = 64'h0F0F0F0F33333333;
defparam \InputXORB[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N3
cyclonev_lcell_comb \InputXORB[25] (
// Equation(s):
// InputXORB[25] = ( ALURegSelector[1] & ( \InputXORB[25]~25_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[25] ) )

	.dataa(!InputXORB[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InputXORB[25]~25_combout ),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[25] .extended_lut = "off";
defparam \InputXORB[25] .lut_mask = 64'h5555555500FF00FF;
defparam \InputXORB[25] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N39
cyclonev_lcell_comb \InputANDB[25]~26 (
// Equation(s):
// \InputANDB[25]~26_combout  = ( \Registers_ALU[57]~input_o  & ( (!\Control_ALU[30]~input_o  & (((!AndBselector[1])) # (\IR_ALU[24]~input_o ))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\Registers_ALU[57]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (\IR_ALU[24]~input_o  & (AndBselector[1]))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!AndBselector[1]),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[57]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[25]~26 .extended_lut = "off";
defparam \InputANDB[25]~26 .lut_mask = 64'h02570257A2F7A2F7;
defparam \InputANDB[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N15
cyclonev_lcell_comb \InputANDB[25] (
// Equation(s):
// InputANDB[25] = ( \InputANDB[0]~1_combout  & ( \InputANDB[25]~26_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[25] ) )

	.dataa(!\InputANDB[25]~26_combout ),
	.datab(gnd),
	.datac(!InputANDB[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[25] .extended_lut = "off";
defparam \InputANDB[25] .lut_mask = 64'h0F0F0F0F55555555;
defparam \InputANDB[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N36
cyclonev_lcell_comb \CRAA32|Carry~10 (
// Equation(s):
// \CRAA32|Carry~10_combout  = ( AdderInputA[24] & ( AdderInputB[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AdderInputA[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~10 .extended_lut = "off";
defparam \CRAA32|Carry~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \CRAA32|Carry~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N18
cyclonev_io_ibuf \PC_ALU[25]~input (
	.i(PC_ALU[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[25]~input_o ));
// synopsys translate_off
defparam \PC_ALU[25]~input .bus_hold = "false";
defparam \PC_ALU[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N51
cyclonev_lcell_comb \AdderInputA[25]~27 (
// Equation(s):
// \AdderInputA[25]~27_combout  = ( AddrASelector[1] & ( \PC_ALU[25]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[25]~input_o  ) )

	.dataa(!\PC_ALU[25]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[25]~27 .extended_lut = "off";
defparam \AdderInputA[25]~27 .lut_mask = 64'h0F0F0F0F55555555;
defparam \AdderInputA[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N18
cyclonev_lcell_comb \AdderInputA[25] (
// Equation(s):
// AdderInputA[25] = ( \AdderInputA[25]~27_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[25]) ) ) # ( !\AdderInputA[25]~27_combout  & ( (AdderInputA[25] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[25]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[25]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[25] .extended_lut = "off";
defparam \AdderInputA[25] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[25] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N33
cyclonev_lcell_comb \AdderInputB[25]~82 (
// Equation(s):
// \AdderInputB[25]~82_combout  = ( \AdderInputB[19]~67_combout  & ( (!\AdderInputB[19]~69_combout  & (!\IR_ALU[18]~input_o  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[57]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[57]~input_o ))) ) )

	.dataa(!\AdderInputB[19]~68_combout ),
	.datab(!\AdderInputB[19]~69_combout ),
	.datac(!\Registers_ALU[57]~input_o ),
	.datad(!\IR_ALU[18]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[25]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[25]~82 .extended_lut = "off";
defparam \AdderInputB[25]~82 .lut_mask = 64'h8C8C8C8C8C008C00;
defparam \AdderInputB[25]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N57
cyclonev_lcell_comb \AdderInputB[25]~83 (
// Equation(s):
// \AdderInputB[25]~83_combout  = ( \AdderInputB[25]~82_combout  & ( (!\Control_ALU[21]~input_o  & (!\IR_ALU[24]~input_o  & ((\Control_ALU[14]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[57]~input_o )))) ) ) # ( !\AdderInputB[25]~82_combout 
//  & ( (!\Control_ALU[21]~input_o  & ((!\IR_ALU[24]~input_o ) # ((!\Control_ALU[14]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[57]~input_o )))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Registers_ALU[57]~input_o ),
	.datad(!\Control_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[25]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[25]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[25]~83 .extended_lut = "off";
defparam \AdderInputB[25]~83 .lut_mask = 64'hCF8BCF8B038B038B;
defparam \AdderInputB[25]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y46_N30
cyclonev_lcell_comb \AdderInputB[25] (
// Equation(s):
// AdderInputB[25] = ( \AdderInputB[25]~83_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[25]) ) ) # ( !\AdderInputB[25]~83_combout  & ( (AdderInputB[25] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[25]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[25]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[25] .extended_lut = "off";
defparam \AdderInputB[25] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N30
cyclonev_lcell_comb \CRAA32|Carry~11 (
// Equation(s):
// \CRAA32|Carry~11_combout  = ( AdderInputA[23] & ( \CRAA32|Carry [22] & ( (\CRAA32|Carry~9_combout  & (((AdderInputB[22] & AdderInputA[22])) # (AdderInputB[23]))) ) ) ) # ( !AdderInputA[23] & ( \CRAA32|Carry [22] & ( (AdderInputB[22] & 
// (\CRAA32|Carry~9_combout  & (AdderInputB[23] & AdderInputA[22]))) ) ) ) # ( AdderInputA[23] & ( !\CRAA32|Carry [22] & ( (\CRAA32|Carry~9_combout  & (((AdderInputA[22]) # (AdderInputB[23])) # (AdderInputB[22]))) ) ) ) # ( !AdderInputA[23] & ( 
// !\CRAA32|Carry [22] & ( (\CRAA32|Carry~9_combout  & (AdderInputB[23] & ((AdderInputA[22]) # (AdderInputB[22])))) ) ) )

	.dataa(!AdderInputB[22]),
	.datab(!\CRAA32|Carry~9_combout ),
	.datac(!AdderInputB[23]),
	.datad(!AdderInputA[22]),
	.datae(!AdderInputA[23]),
	.dataf(!\CRAA32|Carry [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry~11 .extended_lut = "off";
defparam \CRAA32|Carry~11 .lut_mask = 64'h0103133300010313;
defparam \CRAA32|Carry~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N30
cyclonev_lcell_comb \CRAA32|Result[25] (
// Equation(s):
// \CRAA32|Result [25] = ( \CRAA32|Carry~11_combout  & ( !AdderInputA[25] $ (AdderInputB[25]) ) ) # ( !\CRAA32|Carry~11_combout  & ( !\CRAA32|Carry~10_combout  $ (!AdderInputA[25] $ (AdderInputB[25])) ) )

	.dataa(!\CRAA32|Carry~10_combout ),
	.datab(gnd),
	.datac(!AdderInputA[25]),
	.datad(!AdderInputB[25]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[25] .extended_lut = "off";
defparam \CRAA32|Result[25] .lut_mask = 64'h5AA55AA5F00FF00F;
defparam \CRAA32|Result[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N18
cyclonev_lcell_comb \InputORB[25]~26 (
// Equation(s):
// \InputORB[25]~26_combout  = ( \IR_ALU[12]~input_o  & ( OrBselector[1] & ( (\Control_ALU[29]~input_o ) # (\IR_ALU[24]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( OrBselector[1] & ( (\IR_ALU[24]~input_o  & !\Control_ALU[29]~input_o ) ) ) ) # ( 
// \IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (\Control_ALU[29]~input_o ) # (\Registers_ALU[57]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (\Registers_ALU[57]~input_o  & !\Control_ALU[29]~input_o ) ) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(gnd),
	.datae(!\IR_ALU[12]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[25]~26 .extended_lut = "off";
defparam \InputORB[25]~26 .lut_mask = 64'h30303F3F50505F5F;
defparam \InputORB[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N39
cyclonev_lcell_comb \InputORB[25] (
// Equation(s):
// InputORB[25] = ( \InputORB[0]~1_combout  & ( \InputORB[25]~26_combout  ) ) # ( !\InputORB[0]~1_combout  & ( \InputORB[25]~26_combout  & ( InputORB[25] ) ) ) # ( !\InputORB[0]~1_combout  & ( !\InputORB[25]~26_combout  & ( InputORB[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[25]),
	.datad(gnd),
	.datae(!\InputORB[0]~1_combout ),
	.dataf(!\InputORB[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[25] .extended_lut = "off";
defparam \InputORB[25] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \InputORB[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N48
cyclonev_lcell_comb \ALU_Registers[25]~69 (
// Equation(s):
// \ALU_Registers[25]~69_combout  = ( !\Registers_ALU[25]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[25] & (\ALU_Registers[31]~0_combout ))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & ((\CRAA32|Result [25]))) # 
// (\ALU_Registers[31]~0_combout  & (InputXORB[25]))))) ) ) # ( \Registers_ALU[25]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[25])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & 
// ((\CRAA32|Result [25]))) # (\ALU_Registers[31]~0_combout  & (!InputXORB[25]))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!InputXORB[25]),
	.datac(!InputANDB[25]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[25]~input_o ),
	.dataf(!\CRAA32|Result [25]),
	.datag(!InputORB[25]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[25]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[25]~69 .extended_lut = "on";
defparam \ALU_Registers[25]~69 .lut_mask = 64'h001B0AEE551B5FEE;
defparam \ALU_Registers[25]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N36
cyclonev_lcell_comb \ALU_Registers[25]~65 (
// Equation(s):
// \ALU_Registers[25]~65_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & ((((\ALU_Registers[25]~69_combout ))))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32D|Carry [25] $ (!\Mul|Add32C|Result [25] $ (((\Mul|Add18C|Result [11])))))) 
// ) ) # ( \Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & ((((\ALU_Registers[25]~20_combout ))))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32D|Carry [25] $ (!\Mul|Add32C|Result [25] $ (((\Mul|Add18C|Result [11])))))) ) )

	.dataa(!\Mul|Add32D|Carry [25]),
	.datab(!\Mul|Add32C|Result [25]),
	.datac(!\ALU_Registers[25]~20_combout ),
	.datad(!\Mul|Add18C|Result [11]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\Control_ALU[31]~input_o ),
	.datag(!\ALU_Registers[25]~69_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[25]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[25]~65 .extended_lut = "on";
defparam \ALU_Registers[25]~65 .lut_mask = 64'h0F0F0F0F66996699;
defparam \ALU_Registers[25]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N6
cyclonev_lcell_comb \ALU_Registers[25]$latch (
// Equation(s):
// \ALU_Registers[25]$latch~combout  = ( \ALU_Registers[25]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[25]~65_combout ) ) ) # ( !\ALU_Registers[25]$latch~combout  & ( (\ALU_Registers[25]~65_combout  & \ALU_Registers[31]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[25]~65_combout ),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[25]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[25]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[25]$latch .extended_lut = "off";
defparam \ALU_Registers[25]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_Registers[25]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N30
cyclonev_lcell_comb \Mul|FPP1|BPP24|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP24|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[33]~input_o  & (!\Registers_ALU[23]~input_o )) # (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[24]~input_o ))))) # 
// (\Registers_ALU[34]~input_o  & (((!\Registers_ALU[24]~input_o )) # (\Registers_ALU[33]~input_o ))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[34]~input_o  & (\Registers_ALU[33]~input_o  & ((\Registers_ALU[24]~input_o )))) # 
// (\Registers_ALU[34]~input_o  & ((!\Registers_ALU[33]~input_o  & ((\Registers_ALU[24]~input_o ))) # (\Registers_ALU[33]~input_o  & (\Registers_ALU[23]~input_o )))) ) )

	.dataa(!\Registers_ALU[34]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[23]~input_o ),
	.datad(!\Registers_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP24|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP24|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP24|PartialProduct .lut_mask = 64'h01670167F791F791;
defparam \Mul|FPP1|BPP24|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N48
cyclonev_lcell_comb \Mul|FPP0|BPP26|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP26|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[26]~input_o  $ (!\Registers_ALU[33]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (!\Registers_ALU[25]~input_o  & \Registers_ALU[33]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[26]~input_o ),
	.datac(!\Registers_ALU[25]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP26|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP26|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP26|PartialProduct~0 .lut_mask = 64'h00F000F033CC33CC;
defparam \Mul|FPP0|BPP26|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N21
cyclonev_lcell_comb \Mul|Add32A|Carry~19 (
// Equation(s):
// \Mul|Add32A|Carry~19_combout  = ( \Mul|FPP0|BPP26|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP24|PartialProduct~combout  ) ) # ( !\Mul|FPP0|BPP26|PartialProduct~0_combout  & ( \Mul|FPP1|BPP24|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP1|BPP24|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP26|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~19 .extended_lut = "off";
defparam \Mul|Add32A|Carry~19 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add32A|Carry~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N0
cyclonev_lcell_comb \Mul|Add32A|Result[26] (
// Equation(s):
// \Mul|Add32A|Result [26] = ( \Mul|Add32A|Carry~19_combout  & ( \Mul|Add32A|Carry [24] & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout  & ((!\Mul|FPP0|BPP24|PartialProduct~0_combout ) # ((!\Mul|FPP1|BPP22|PartialProduct~combout ) # 
// (!\Mul|FPP1|BPP23|PartialProduct~combout )))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout  & (!\Mul|FPP1|BPP23|PartialProduct~combout  & ((!\Mul|FPP0|BPP24|PartialProduct~0_combout ) # (!\Mul|FPP1|BPP22|PartialProduct~combout )))) ) ) ) # ( 
// !\Mul|Add32A|Carry~19_combout  & ( \Mul|Add32A|Carry [24] & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout  & (\Mul|FPP0|BPP24|PartialProduct~0_combout  & (\Mul|FPP1|BPP22|PartialProduct~combout  & \Mul|FPP1|BPP23|PartialProduct~combout ))) # 
// (\Mul|FPP0|BPP25|PartialProduct~0_combout  & (((\Mul|FPP0|BPP24|PartialProduct~0_combout  & \Mul|FPP1|BPP22|PartialProduct~combout )) # (\Mul|FPP1|BPP23|PartialProduct~combout ))) ) ) ) # ( \Mul|Add32A|Carry~19_combout  & ( !\Mul|Add32A|Carry [24] & ( 
// (!\Mul|FPP0|BPP25|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP23|PartialProduct~combout ) # ((!\Mul|FPP0|BPP24|PartialProduct~0_combout  & !\Mul|FPP1|BPP22|PartialProduct~combout )))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout  & 
// (!\Mul|FPP0|BPP24|PartialProduct~0_combout  & (!\Mul|FPP1|BPP22|PartialProduct~combout  & !\Mul|FPP1|BPP23|PartialProduct~combout ))) ) ) ) # ( !\Mul|Add32A|Carry~19_combout  & ( !\Mul|Add32A|Carry [24] & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout  & 
// (\Mul|FPP1|BPP23|PartialProduct~combout  & ((\Mul|FPP1|BPP22|PartialProduct~combout ) # (\Mul|FPP0|BPP24|PartialProduct~0_combout )))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout  & (((\Mul|FPP1|BPP23|PartialProduct~combout ) # 
// (\Mul|FPP1|BPP22|PartialProduct~combout )) # (\Mul|FPP0|BPP24|PartialProduct~0_combout ))) ) ) )

	.dataa(!\Mul|FPP0|BPP25|PartialProduct~0_combout ),
	.datab(!\Mul|FPP0|BPP24|PartialProduct~0_combout ),
	.datac(!\Mul|FPP1|BPP22|PartialProduct~combout ),
	.datad(!\Mul|FPP1|BPP23|PartialProduct~combout ),
	.datae(!\Mul|Add32A|Carry~19_combout ),
	.dataf(!\Mul|Add32A|Carry [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[26] .extended_lut = "off";
defparam \Mul|Add32A|Result[26] .lut_mask = 64'h157FEA800157FEA8;
defparam \Mul|Add32A|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N27
cyclonev_lcell_comb \Mul|Add30|Carry[24] (
// Equation(s):
// \Mul|Add30|Carry [24] = ( \Mul|FPP2|BPP21|PartialProduct~combout  & ( ((!\Mul|Add30|Carry [22] & (\Mul|FPP2|BPP20|PartialProduct~combout  & \Mul|FPP3|BPP18|PartialProduct~combout )) # (\Mul|Add30|Carry [22] & ((\Mul|FPP3|BPP18|PartialProduct~combout ) # 
// (\Mul|FPP2|BPP20|PartialProduct~combout )))) # (\Mul|FPP3|BPP19|PartialProduct~combout ) ) ) # ( !\Mul|FPP2|BPP21|PartialProduct~combout  & ( (\Mul|FPP3|BPP19|PartialProduct~combout  & ((!\Mul|Add30|Carry [22] & (\Mul|FPP2|BPP20|PartialProduct~combout  & 
// \Mul|FPP3|BPP18|PartialProduct~combout )) # (\Mul|Add30|Carry [22] & ((\Mul|FPP3|BPP18|PartialProduct~combout ) # (\Mul|FPP2|BPP20|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add30|Carry [22]),
	.datab(!\Mul|FPP2|BPP20|PartialProduct~combout ),
	.datac(!\Mul|FPP3|BPP19|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP18|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP21|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[24] .extended_lut = "off";
defparam \Mul|Add30|Carry[24] .lut_mask = 64'h010701071F7F1F7F;
defparam \Mul|Add30|Carry[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N36
cyclonev_lcell_comb \Mul|FPP3|BPP20|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP20|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[20]~input_o  $ ((!\Registers_ALU[39]~input_o )))) # (\Registers_ALU[38]~input_o  & (((\Registers_ALU[19]~input_o ) # 
// (\Registers_ALU[39]~input_o )))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (((\Registers_ALU[39]~input_o  & !\Registers_ALU[19]~input_o )))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[20]~input_o  $ 
// ((!\Registers_ALU[39]~input_o )))) ) )

	.dataa(!\Registers_ALU[20]~input_o ),
	.datab(!\Registers_ALU[39]~input_o ),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP20|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP20|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP20|PartialProduct .lut_mask = 64'h30663066663F663F;
defparam \Mul|FPP3|BPP20|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N30
cyclonev_lcell_comb \Mul|FPP2|BPP22|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP22|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (!\Registers_ALU[37]~input_o  $ ((!\Registers_ALU[22]~input_o )))) # (\Registers_ALU[36]~input_o  & (((\Registers_ALU[21]~input_o )) # 
// (\Registers_ALU[37]~input_o ))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[36]~input_o  & (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[21]~input_o )))) # (\Registers_ALU[36]~input_o  & (!\Registers_ALU[37]~input_o  $ 
// ((!\Registers_ALU[22]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[22]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\Registers_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP22|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP22|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP22|PartialProduct .lut_mask = 64'h56065606656F656F;
defparam \Mul|FPP2|BPP22|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N18
cyclonev_lcell_comb \Mul|Add30|Result[24] (
// Equation(s):
// \Mul|Add30|Result [24] = ( \Mul|FPP2|BPP22|PartialProduct~combout  & ( !\Mul|Add30|Carry [24] $ (\Mul|FPP3|BPP20|PartialProduct~combout ) ) ) # ( !\Mul|FPP2|BPP22|PartialProduct~combout  & ( !\Mul|Add30|Carry [24] $ 
// (!\Mul|FPP3|BPP20|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add30|Carry [24]),
	.datad(!\Mul|FPP3|BPP20|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP22|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[24] .extended_lut = "off";
defparam \Mul|Add30|Result[24] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add30|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N48
cyclonev_lcell_comb \Mul|Add32A|Result[25] (
// Equation(s):
// \Mul|Add32A|Result [25] = ( \Mul|FPP1|BPP23|PartialProduct~combout  & ( !\Mul|FPP0|BPP25|PartialProduct~0_combout  $ (((!\Mul|Add32A|Carry [24] & ((\Mul|FPP1|BPP22|PartialProduct~combout ) # (\Mul|FPP0|BPP24|PartialProduct~0_combout ))) # 
// (\Mul|Add32A|Carry [24] & (\Mul|FPP0|BPP24|PartialProduct~0_combout  & \Mul|FPP1|BPP22|PartialProduct~combout )))) ) ) # ( !\Mul|FPP1|BPP23|PartialProduct~combout  & ( !\Mul|FPP0|BPP25|PartialProduct~0_combout  $ (((!\Mul|Add32A|Carry [24] & 
// (!\Mul|FPP0|BPP24|PartialProduct~0_combout  & !\Mul|FPP1|BPP22|PartialProduct~combout )) # (\Mul|Add32A|Carry [24] & ((!\Mul|FPP0|BPP24|PartialProduct~0_combout ) # (!\Mul|FPP1|BPP22|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add32A|Carry [24]),
	.datab(!\Mul|FPP0|BPP24|PartialProduct~0_combout ),
	.datac(!\Mul|FPP1|BPP22|PartialProduct~combout ),
	.datad(!\Mul|FPP0|BPP25|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP23|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[25] .extended_lut = "off";
defparam \Mul|Add32A|Result[25] .lut_mask = 64'h2BD42BD4D42BD42B;
defparam \Mul|Add32A|Result[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N42
cyclonev_lcell_comb \Mul|Add32B|Carry[26] (
// Equation(s):
// \Mul|Add32B|Carry [26] = ( \Mul|Add32B|Carry~12_combout  & ( \Mul|Add32A|Result [24] & ( (!\Mul|Add32A|Result [25] & !\Mul|Add30|Result [23]) ) ) ) # ( !\Mul|Add32B|Carry~12_combout  & ( \Mul|Add32A|Result [24] & ( (!\Mul|Add32A|Result [25] & 
// ((!\Mul|Add30|Result [23]) # ((!\Mul|Add32B|Carry~13_combout  & !\Mul|Add30|Result [22])))) # (\Mul|Add32A|Result [25] & (!\Mul|Add32B|Carry~13_combout  & (!\Mul|Add30|Result [22] & !\Mul|Add30|Result [23]))) ) ) ) # ( \Mul|Add32B|Carry~12_combout  & ( 
// !\Mul|Add32A|Result [24] & ( (!\Mul|Add30|Result [22] & ((!\Mul|Add32A|Result [25]) # (!\Mul|Add30|Result [23]))) # (\Mul|Add30|Result [22] & (!\Mul|Add32A|Result [25] & !\Mul|Add30|Result [23])) ) ) ) # ( !\Mul|Add32B|Carry~12_combout  & ( 
// !\Mul|Add32A|Result [24] & ( (!\Mul|Add32A|Result [25] & ((!\Mul|Add32B|Carry~13_combout ) # ((!\Mul|Add30|Result [22]) # (!\Mul|Add30|Result [23])))) # (\Mul|Add32A|Result [25] & (!\Mul|Add30|Result [23] & ((!\Mul|Add32B|Carry~13_combout ) # 
// (!\Mul|Add30|Result [22])))) ) ) )

	.dataa(!\Mul|Add32B|Carry~13_combout ),
	.datab(!\Mul|Add30|Result [22]),
	.datac(!\Mul|Add32A|Result [25]),
	.datad(!\Mul|Add30|Result [23]),
	.datae(!\Mul|Add32B|Carry~12_combout ),
	.dataf(!\Mul|Add32A|Result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[26] .extended_lut = "off";
defparam \Mul|Add32B|Carry[26] .lut_mask = 64'hFEE0FCC0F880F000;
defparam \Mul|Add32B|Carry[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N15
cyclonev_lcell_comb \Mul|Add32B|Result[26] (
// Equation(s):
// \Mul|Add32B|Result [26] = ( \Mul|Add32B|Carry [26] & ( !\Mul|Add32A|Result [26] $ (!\Mul|Add30|Result [24]) ) ) # ( !\Mul|Add32B|Carry [26] & ( !\Mul|Add32A|Result [26] $ (\Mul|Add30|Result [24]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add32A|Result [26]),
	.datad(!\Mul|Add30|Result [24]),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Carry [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[26] .extended_lut = "off";
defparam \Mul|Add32B|Result[26] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add32B|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N6
cyclonev_lcell_comb \Mul|Add32C|Carry~9 (
// Equation(s):
// \Mul|Add32C|Carry~9_combout  = ( \Mul|Add26B|Result [19] & ( \Mul|Add30|Result [22] & ( !\Mul|Add32B|Carry~14_combout  $ (((!\Mul|Add32B|Carry~13_combout  & (!\Mul|Add32B|Carry~12_combout  & !\Mul|Add32A|Result [24])))) ) ) ) # ( \Mul|Add26B|Result [19] & 
// ( !\Mul|Add30|Result [22] & ( !\Mul|Add32B|Carry~14_combout  $ (((!\Mul|Add32A|Result [24]) # ((!\Mul|Add32B|Carry~13_combout  & !\Mul|Add32B|Carry~12_combout )))) ) ) )

	.dataa(!\Mul|Add32B|Carry~13_combout ),
	.datab(!\Mul|Add32B|Carry~12_combout ),
	.datac(!\Mul|Add32A|Result [24]),
	.datad(!\Mul|Add32B|Carry~14_combout ),
	.datae(!\Mul|Add26B|Result [19]),
	.dataf(!\Mul|Add30|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~9 .extended_lut = "off";
defparam \Mul|Add32C|Carry~9 .lut_mask = 64'h000007F800007F80;
defparam \Mul|Add32C|Carry~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N57
cyclonev_lcell_comb \Mul|Add26A|Carry[20] (
// Equation(s):
// \Mul|Add26A|Carry [20] = ( \Mul|Add26A|Carry [18] & ( (!\Mul|FPP4|BPP17|PartialProduct~combout  & (\Mul|FPP5|BPP15|PartialProduct~combout  & ((\Mul|FPP4|BPP16|PartialProduct~combout ) # (\Mul|FPP5|BPP14|PartialProduct~combout )))) # 
// (\Mul|FPP4|BPP17|PartialProduct~combout  & (((\Mul|FPP5|BPP15|PartialProduct~combout ) # (\Mul|FPP4|BPP16|PartialProduct~combout )) # (\Mul|FPP5|BPP14|PartialProduct~combout ))) ) ) # ( !\Mul|Add26A|Carry [18] & ( (!\Mul|FPP4|BPP17|PartialProduct~combout  
// & (\Mul|FPP5|BPP14|PartialProduct~combout  & (\Mul|FPP4|BPP16|PartialProduct~combout  & \Mul|FPP5|BPP15|PartialProduct~combout ))) # (\Mul|FPP4|BPP17|PartialProduct~combout  & (((\Mul|FPP5|BPP14|PartialProduct~combout  & 
// \Mul|FPP4|BPP16|PartialProduct~combout )) # (\Mul|FPP5|BPP15|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP5|BPP14|PartialProduct~combout ),
	.datab(!\Mul|FPP4|BPP17|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP16|PartialProduct~combout ),
	.datad(!\Mul|FPP5|BPP15|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[20] .extended_lut = "off";
defparam \Mul|Add26A|Carry[20] .lut_mask = 64'h01370137137F137F;
defparam \Mul|Add26A|Carry[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N54
cyclonev_lcell_comb \Mul|FPP6|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP14|PartialProduct~combout  = ( \Registers_ALU[14]~input_o  & ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[45]~input_o  & ((!\Registers_ALU[44]~input_o ) # (\Registers_ALU[13]~input_o ))) # (\Registers_ALU[45]~input_o  & 
// ((\Registers_ALU[44]~input_o ))) ) ) ) # ( !\Registers_ALU[14]~input_o  & ( \Registers_ALU[43]~input_o  & ( ((\Registers_ALU[13]~input_o  & \Registers_ALU[44]~input_o )) # (\Registers_ALU[45]~input_o ) ) ) ) # ( \Registers_ALU[14]~input_o  & ( 
// !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[45]~input_o  & ((\Registers_ALU[44]~input_o ))) # (\Registers_ALU[45]~input_o  & (!\Registers_ALU[13]~input_o  & !\Registers_ALU[44]~input_o )) ) ) ) # ( !\Registers_ALU[14]~input_o  & ( 
// !\Registers_ALU[43]~input_o  & ( (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[13]~input_o ) # (\Registers_ALU[44]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[13]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[14]~input_o ),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP14|PartialProduct .lut_mask = 64'h45454A4A5757A7A7;
defparam \Mul|FPP6|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N57
cyclonev_lcell_comb \Mul|FPP7|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP12|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( (!\Registers_ALU[11]~input_o  & (!\Registers_ALU[47]~input_o  $ (!\Registers_ALU[45]~input_o  $ (\Registers_ALU[46]~input_o )))) # (\Registers_ALU[11]~input_o  & 
// ((!\Registers_ALU[47]~input_o  & ((\Registers_ALU[46]~input_o ) # (\Registers_ALU[45]~input_o ))) # (\Registers_ALU[47]~input_o  & (\Registers_ALU[45]~input_o  & \Registers_ALU[46]~input_o )))) ) ) # ( !\Registers_ALU[12]~input_o  & ( 
// (!\Registers_ALU[11]~input_o  & (\Registers_ALU[47]~input_o )) # (\Registers_ALU[11]~input_o  & ((!\Registers_ALU[47]~input_o  & (\Registers_ALU[45]~input_o  & \Registers_ALU[46]~input_o )) # (\Registers_ALU[47]~input_o  & ((\Registers_ALU[46]~input_o ) # 
// (\Registers_ALU[45]~input_o ))))) ) )

	.dataa(!\Registers_ALU[11]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[45]~input_o ),
	.datad(!\Registers_ALU[46]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP12|PartialProduct .lut_mask = 64'h233723372CC72CC7;
defparam \Mul|FPP7|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N18
cyclonev_lcell_comb \Mul|Add22|Result[16] (
// Equation(s):
// \Mul|Add22|Result [16] = ( \Mul|FPP6|BPP13|PartialProduct~combout  & ( !\Mul|FPP6|BPP14|PartialProduct~combout  $ (!\Mul|FPP7|BPP12|PartialProduct~combout  $ (((\Mul|FPP7|BPP11|PartialProduct~combout ) # (\Mul|Add22|Carry [15])))) ) ) # ( 
// !\Mul|FPP6|BPP13|PartialProduct~combout  & ( !\Mul|FPP6|BPP14|PartialProduct~combout  $ (!\Mul|FPP7|BPP12|PartialProduct~combout  $ (((\Mul|Add22|Carry [15] & \Mul|FPP7|BPP11|PartialProduct~combout )))) ) )

	.dataa(!\Mul|Add22|Carry [15]),
	.datab(!\Mul|FPP7|BPP11|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP14|PartialProduct~combout ),
	.datad(!\Mul|FPP7|BPP12|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP13|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[16] .extended_lut = "off";
defparam \Mul|Add22|Result[16] .lut_mask = 64'h1EE11EE178877887;
defparam \Mul|Add22|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N12
cyclonev_lcell_comb \Mul|Add26B|Carry[19] (
// Equation(s):
// \Mul|Add26B|Carry [19] = ( \Mul|Add26A|Carry~6_combout  & ( \Mul|Add22|Result [13] & ( (!\Mul|Add22|Result [14] & (!\Mul|Add26A|Carry [18] & ((\Mul|Add26B|Carry [17]) # (\Mul|Add26A|Result [17])))) # (\Mul|Add22|Result [14] & (((!\Mul|Add26A|Carry [18]) # 
// (\Mul|Add26B|Carry [17])) # (\Mul|Add26A|Result [17]))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout  & ( \Mul|Add22|Result [13] & ( (!\Mul|Add22|Result [14] & (\Mul|Add26A|Carry [18] & ((\Mul|Add26B|Carry [17]) # (\Mul|Add26A|Result [17])))) # 
// (\Mul|Add22|Result [14] & (((\Mul|Add26B|Carry [17]) # (\Mul|Add26A|Carry [18])) # (\Mul|Add26A|Result [17]))) ) ) ) # ( \Mul|Add26A|Carry~6_combout  & ( !\Mul|Add22|Result [13] & ( (!\Mul|Add22|Result [14] & (\Mul|Add26A|Result [17] & (!\Mul|Add26A|Carry 
// [18] & \Mul|Add26B|Carry [17]))) # (\Mul|Add22|Result [14] & ((!\Mul|Add26A|Carry [18]) # ((\Mul|Add26A|Result [17] & \Mul|Add26B|Carry [17])))) ) ) ) # ( !\Mul|Add26A|Carry~6_combout  & ( !\Mul|Add22|Result [13] & ( (!\Mul|Add22|Result [14] & 
// (\Mul|Add26A|Result [17] & (\Mul|Add26A|Carry [18] & \Mul|Add26B|Carry [17]))) # (\Mul|Add22|Result [14] & (((\Mul|Add26A|Result [17] & \Mul|Add26B|Carry [17])) # (\Mul|Add26A|Carry [18]))) ) ) )

	.dataa(!\Mul|Add26A|Result [17]),
	.datab(!\Mul|Add22|Result [14]),
	.datac(!\Mul|Add26A|Carry [18]),
	.datad(!\Mul|Add26B|Carry [17]),
	.datae(!\Mul|Add26A|Carry~6_combout ),
	.dataf(!\Mul|Add22|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[19] .extended_lut = "off";
defparam \Mul|Add26B|Carry[19] .lut_mask = 64'h03173071173F71F3;
defparam \Mul|Add26B|Carry[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N27
cyclonev_lcell_comb \Mul|FPP4|BPP18|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP18|PartialProduct~combout  = ( \Registers_ALU[41]~input_o  & ( (!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[40]~input_o  & (!\Registers_ALU[17]~input_o )) # (\Registers_ALU[40]~input_o  & ((!\Registers_ALU[18]~input_o ))))) # 
// (\Registers_ALU[39]~input_o  & (((!\Registers_ALU[18]~input_o )) # (\Registers_ALU[40]~input_o ))) ) ) # ( !\Registers_ALU[41]~input_o  & ( (!\Registers_ALU[39]~input_o  & (\Registers_ALU[40]~input_o  & ((\Registers_ALU[18]~input_o )))) # 
// (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[40]~input_o  & ((\Registers_ALU[18]~input_o ))) # (\Registers_ALU[40]~input_o  & (\Registers_ALU[17]~input_o )))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[17]~input_o ),
	.datad(!\Registers_ALU[18]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[41]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP18|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP18|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP18|PartialProduct .lut_mask = 64'h01670167F791F791;
defparam \Mul|FPP4|BPP18|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N33
cyclonev_lcell_comb \Mul|FPP5|BPP16|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP16|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[15]~input_o ))) # (\Registers_ALU[42]~input_o  & (!\Registers_ALU[16]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[16]~input_o ) # ((\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (\Registers_ALU[16]~input_o  & (\Registers_ALU[42]~input_o ))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (\Registers_ALU[16]~input_o )) # (\Registers_ALU[42]~input_o  & ((\Registers_ALU[15]~input_o ))))) ) )

	.dataa(!\Registers_ALU[41]~input_o ),
	.datab(!\Registers_ALU[16]~input_o ),
	.datac(!\Registers_ALU[42]~input_o ),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP16|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP16|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP16|PartialProduct .lut_mask = 64'h12171217ED4DED4D;
defparam \Mul|FPP5|BPP16|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N48
cyclonev_lcell_comb \Mul|Add26A|Carry~7 (
// Equation(s):
// \Mul|Add26A|Carry~7_combout  = ( \Mul|FPP5|BPP16|PartialProduct~combout  & ( !\Mul|FPP4|BPP18|PartialProduct~combout  ) ) # ( !\Mul|FPP5|BPP16|PartialProduct~combout  & ( \Mul|FPP4|BPP18|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP4|BPP18|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP5|BPP16|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~7 .extended_lut = "off";
defparam \Mul|Add26A|Carry~7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add26A|Carry~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N0
cyclonev_lcell_comb \Mul|Add26B|Result[20] (
// Equation(s):
// \Mul|Add26B|Result [20] = ( \Mul|Add26A|Carry~7_combout  & ( \Mul|Add26A|Result [19] & ( !\Mul|Add26A|Carry [20] $ (!\Mul|Add22|Result [16] $ (((!\Mul|Add22|Result [15] & !\Mul|Add26B|Carry [19])))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout  & ( 
// \Mul|Add26A|Result [19] & ( !\Mul|Add26A|Carry [20] $ (!\Mul|Add22|Result [16] $ (((\Mul|Add26B|Carry [19]) # (\Mul|Add22|Result [15])))) ) ) ) # ( \Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [19] & ( !\Mul|Add26A|Carry [20] $ (!\Mul|Add22|Result 
// [16] $ (((!\Mul|Add22|Result [15]) # (!\Mul|Add26B|Carry [19])))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [19] & ( !\Mul|Add26A|Carry [20] $ (!\Mul|Add22|Result [16] $ (((\Mul|Add22|Result [15] & \Mul|Add26B|Carry [19])))) ) ) )

	.dataa(!\Mul|Add26A|Carry [20]),
	.datab(!\Mul|Add22|Result [16]),
	.datac(!\Mul|Add22|Result [15]),
	.datad(!\Mul|Add26B|Carry [19]),
	.datae(!\Mul|Add26A|Carry~7_combout ),
	.dataf(!\Mul|Add26A|Result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[20] .extended_lut = "off";
defparam \Mul|Add26B|Result[20] .lut_mask = 64'h6669999669999666;
defparam \Mul|Add26B|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N24
cyclonev_lcell_comb \Mul|Add32C|Carry~10 (
// Equation(s):
// \Mul|Add32C|Carry~10_combout  = ( \Mul|Add26B|Result [17] & ( \Mul|Add32B|Result [24] & ( (\Mul|Add32C|Carry~8_combout  & (((!\Mul|Add32C|Carry [23]) # (\Mul|Add32B|Result [23])) # (\Mul|Add26B|Result [18]))) ) ) ) # ( !\Mul|Add26B|Result [17] & ( 
// \Mul|Add32B|Result [24] & ( (\Mul|Add32C|Carry~8_combout  & (((\Mul|Add32B|Result [23] & !\Mul|Add32C|Carry [23])) # (\Mul|Add26B|Result [18]))) ) ) ) # ( \Mul|Add26B|Result [17] & ( !\Mul|Add32B|Result [24] & ( (\Mul|Add26B|Result [18] & 
// (\Mul|Add32C|Carry~8_combout  & ((!\Mul|Add32C|Carry [23]) # (\Mul|Add32B|Result [23])))) ) ) ) # ( !\Mul|Add26B|Result [17] & ( !\Mul|Add32B|Result [24] & ( (\Mul|Add26B|Result [18] & (\Mul|Add32B|Result [23] & (\Mul|Add32C|Carry~8_combout  & 
// !\Mul|Add32C|Carry [23]))) ) ) )

	.dataa(!\Mul|Add26B|Result [18]),
	.datab(!\Mul|Add32B|Result [23]),
	.datac(!\Mul|Add32C|Carry~8_combout ),
	.datad(!\Mul|Add32C|Carry [23]),
	.datae(!\Mul|Add26B|Result [17]),
	.dataf(!\Mul|Add32B|Result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~10 .extended_lut = "off";
defparam \Mul|Add32C|Carry~10 .lut_mask = 64'h0100050107050F07;
defparam \Mul|Add32C|Carry~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N51
cyclonev_lcell_comb \Mul|Add32C|Result[26] (
// Equation(s):
// \Mul|Add32C|Result [26] = ( \Mul|Add32C|Carry~10_combout  & ( !\Mul|Add32B|Result [26] $ (\Mul|Add26B|Result [20]) ) ) # ( !\Mul|Add32C|Carry~10_combout  & ( !\Mul|Add32B|Result [26] $ (!\Mul|Add32C|Carry~9_combout  $ (\Mul|Add26B|Result [20])) ) )

	.dataa(!\Mul|Add32B|Result [26]),
	.datab(gnd),
	.datac(!\Mul|Add32C|Carry~9_combout ),
	.datad(!\Mul|Add26B|Result [20]),
	.datae(!\Mul|Add32C|Carry~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[26] .extended_lut = "off";
defparam \Mul|Add32C|Result[26] .lut_mask = 64'h5AA5AA555AA5AA55;
defparam \Mul|Add32C|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N0
cyclonev_lcell_comb \Mul|Add18A|Carry[12] (
// Equation(s):
// \Mul|Add18A|Carry [12] = ( \Mul|FPP9|BPP7|PartialProduct~combout  & ( (\Mul|FPP8|BPP9|PartialProduct~combout ) # (\Mul|Add18A|Carry [11]) ) ) # ( !\Mul|FPP9|BPP7|PartialProduct~combout  & ( (\Mul|Add18A|Carry [11] & \Mul|FPP8|BPP9|PartialProduct~combout ) 
// ) )

	.dataa(!\Mul|Add18A|Carry [11]),
	.datab(!\Mul|FPP8|BPP9|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[12] .extended_lut = "off";
defparam \Mul|Add18A|Carry[12] .lut_mask = 64'h1111111177777777;
defparam \Mul|Add18A|Carry[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N36
cyclonev_lcell_comb \Mul|FPP9|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP8|PartialProduct~combout  = ( \Registers_ALU[7]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[50]~input_o  & (!\Registers_ALU[8]~input_o  $ (!\Registers_ALU[51]~input_o )))) # (\Registers_ALU[49]~input_o  & 
// ((!\Registers_ALU[8]~input_o  $ (!\Registers_ALU[51]~input_o )) # (\Registers_ALU[50]~input_o ))) ) ) # ( !\Registers_ALU[7]~input_o  & ( !\Registers_ALU[51]~input_o  $ (((!\Registers_ALU[8]~input_o ) # (!\Registers_ALU[49]~input_o  $ 
// (\Registers_ALU[50]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[8]~input_o ),
	.datac(!\Registers_ALU[51]~input_o ),
	.datad(!\Registers_ALU[50]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP8|PartialProduct .lut_mask = 64'h1E2D1E2D147D147D;
defparam \Mul|FPP9|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N57
cyclonev_lcell_comb \Mul|FPP8|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP10|PartialProduct~combout  = ( \Registers_ALU[9]~input_o  & ( (!\Registers_ALU[48]~input_o  & (\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ (!\Registers_ALU[10]~input_o )))) # (\Registers_ALU[48]~input_o  & 
// ((!\Registers_ALU[49]~input_o  $ (!\Registers_ALU[10]~input_o )) # (\Registers_ALU[47]~input_o ))) ) ) # ( !\Registers_ALU[9]~input_o  & ( !\Registers_ALU[49]~input_o  $ (((!\Registers_ALU[10]~input_o ) # (!\Registers_ALU[48]~input_o  $ 
// (\Registers_ALU[47]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[48]~input_o ),
	.datac(!\Registers_ALU[10]~input_o ),
	.datad(!\Registers_ALU[47]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP10|PartialProduct .lut_mask = 64'h56595659127B127B;
defparam \Mul|FPP8|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N54
cyclonev_lcell_comb \Mul|Add18A|Result[12] (
// Equation(s):
// \Mul|Add18A|Result [12] = ( \Mul|FPP8|BPP10|PartialProduct~combout  & ( !\Mul|Add18A|Carry [12] $ (\Mul|FPP9|BPP8|PartialProduct~combout ) ) ) # ( !\Mul|FPP8|BPP10|PartialProduct~combout  & ( !\Mul|Add18A|Carry [12] $ 
// (!\Mul|FPP9|BPP8|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add18A|Carry [12]),
	.datad(!\Mul|FPP9|BPP8|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP8|BPP10|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[12] .extended_lut = "off";
defparam \Mul|Add18A|Result[12] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add18A|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N15
cyclonev_lcell_comb \Mul|FPP11|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP4|PartialProduct~combout  = ( \Registers_ALU[3]~input_o  & ( (!\Registers_ALU[53]~input_o  & (\Registers_ALU[54]~input_o  & (!\Registers_ALU[4]~input_o  $ (!\Registers_ALU[55]~input_o )))) # (\Registers_ALU[53]~input_o  & 
// ((!\Registers_ALU[4]~input_o  $ (!\Registers_ALU[55]~input_o )) # (\Registers_ALU[54]~input_o ))) ) ) # ( !\Registers_ALU[3]~input_o  & ( !\Registers_ALU[55]~input_o  $ (((!\Registers_ALU[4]~input_o ) # (!\Registers_ALU[53]~input_o  $ 
// (\Registers_ALU[54]~input_o )))) ) )

	.dataa(!\Registers_ALU[53]~input_o ),
	.datab(!\Registers_ALU[4]~input_o ),
	.datac(!\Registers_ALU[55]~input_o ),
	.datad(!\Registers_ALU[54]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP4|PartialProduct .lut_mask = 64'h1E2D1E2D147D147D;
defparam \Mul|FPP11|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N48
cyclonev_lcell_comb \Mul|FPP10|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP6|PartialProduct~combout  = ( \Registers_ALU[52]~input_o  & ( \Registers_ALU[51]~input_o  & ( (\Registers_ALU[5]~input_o ) # (\Registers_ALU[53]~input_o ) ) ) ) # ( !\Registers_ALU[52]~input_o  & ( \Registers_ALU[51]~input_o  & ( 
// !\Registers_ALU[6]~input_o  $ (!\Registers_ALU[53]~input_o ) ) ) ) # ( \Registers_ALU[52]~input_o  & ( !\Registers_ALU[51]~input_o  & ( !\Registers_ALU[6]~input_o  $ (!\Registers_ALU[53]~input_o ) ) ) ) # ( !\Registers_ALU[52]~input_o  & ( 
// !\Registers_ALU[51]~input_o  & ( (\Registers_ALU[53]~input_o  & !\Registers_ALU[5]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[6]~input_o ),
	.datac(!\Registers_ALU[53]~input_o ),
	.datad(!\Registers_ALU[5]~input_o ),
	.datae(!\Registers_ALU[52]~input_o ),
	.dataf(!\Registers_ALU[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP6|PartialProduct .lut_mask = 64'h0F003C3C3C3C0FFF;
defparam \Mul|FPP10|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N12
cyclonev_lcell_comb \Mul|Add14|Carry[8] (
// Equation(s):
// \Mul|Add14|Carry [8] = ( \Mul|FPP10|BPP5|PartialProduct~combout  & ( (\Mul|FPP11|BPP3|PartialProduct~combout ) # (\Mul|Add14|Carry [7]) ) ) # ( !\Mul|FPP10|BPP5|PartialProduct~combout  & ( (\Mul|Add14|Carry [7] & \Mul|FPP11|BPP3|PartialProduct~combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add14|Carry [7]),
	.datad(!\Mul|FPP11|BPP3|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP10|BPP5|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry[8] .extended_lut = "off";
defparam \Mul|Add14|Carry[8] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add14|Carry[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N18
cyclonev_lcell_comb \Mul|Add14|Result[8] (
// Equation(s):
// \Mul|Add14|Result [8] = ( \Mul|Add14|Carry [8] & ( !\Mul|FPP11|BPP4|PartialProduct~combout  $ (\Mul|FPP10|BPP6|PartialProduct~combout ) ) ) # ( !\Mul|Add14|Carry [8] & ( !\Mul|FPP11|BPP4|PartialProduct~combout  $ (!\Mul|FPP10|BPP6|PartialProduct~combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP11|BPP4|PartialProduct~combout ),
	.datad(!\Mul|FPP10|BPP6|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add14|Carry [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[8] .extended_lut = "off";
defparam \Mul|Add14|Result[8] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add14|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N45
cyclonev_lcell_comb \Mul|Add18B|Carry[12] (
// Equation(s):
// \Mul|Add18B|Carry [12] = (!\Mul|Add18A|Result [11] & (\Mul|Add18B|Carry [11] & \Mul|Add14|Result [7])) # (\Mul|Add18A|Result [11] & ((\Mul|Add14|Result [7]) # (\Mul|Add18B|Carry [11])))

	.dataa(!\Mul|Add18A|Result [11]),
	.datab(!\Mul|Add18B|Carry [11]),
	.datac(!\Mul|Add14|Result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[12] .extended_lut = "off";
defparam \Mul|Add18B|Carry[12] .lut_mask = 64'h1717171717171717;
defparam \Mul|Add18B|Carry[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N30
cyclonev_lcell_comb \Mul|Add18B|Result[12] (
// Equation(s):
// \Mul|Add18B|Result [12] = ( \Mul|Add18B|Carry [12] & ( !\Mul|Add18A|Result [12] $ (\Mul|Add14|Result [8]) ) ) # ( !\Mul|Add18B|Carry [12] & ( !\Mul|Add18A|Result [12] $ (!\Mul|Add14|Result [8]) ) )

	.dataa(!\Mul|Add18A|Result [12]),
	.datab(!\Mul|Add14|Result [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18B|Carry [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[12] .extended_lut = "off";
defparam \Mul|Add18B|Result[12] .lut_mask = 64'h6666666699999999;
defparam \Mul|Add18B|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N21
cyclonev_io_ibuf \Registers_ALU[58]~input (
	.i(Registers_ALU[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[58]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[58]~input .bus_hold = "false";
defparam \Registers_ALU[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N57
cyclonev_lcell_comb \Mul|FPP13|BPP0|PartialProduct~0 (
// Equation(s):
// \Mul|FPP13|BPP0|PartialProduct~0_combout  = ( \Registers_ALU[58]~input_o  & ( (\Registers_ALU[0]~input_o  & !\Registers_ALU[57]~input_o ) ) ) # ( !\Registers_ALU[58]~input_o  & ( (\Registers_ALU[0]~input_o  & \Registers_ALU[57]~input_o ) ) )

	.dataa(!\Registers_ALU[0]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[58]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP13|BPP0|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP13|BPP0|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP13|BPP0|PartialProduct~0 .lut_mask = 64'h1111111144444444;
defparam \Mul|FPP13|BPP0|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N54
cyclonev_lcell_comb \Mul|Add10A|Carry~0 (
// Equation(s):
// \Mul|Add10A|Carry~0_combout  = ( \Registers_ALU[56]~input_o  & ( (\Registers_ALU[57]~input_o  & (((!\Registers_ALU[0]~input_o  & !\Registers_ALU[1]~input_o )) # (\Registers_ALU[55]~input_o ))) ) ) # ( !\Registers_ALU[56]~input_o  & ( 
// (!\Registers_ALU[0]~input_o  & (\Registers_ALU[57]~input_o  & ((!\Registers_ALU[55]~input_o ) # (!\Registers_ALU[1]~input_o )))) ) )

	.dataa(!\Registers_ALU[0]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[55]~input_o ),
	.datad(!\Registers_ALU[1]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[56]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Carry~0 .extended_lut = "off";
defparam \Mul|Add10A|Carry~0 .lut_mask = 64'h2220222023032303;
defparam \Mul|Add10A|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N15
cyclonev_lcell_comb \Mul|FPP12|BPP2|PartialProduct~0 (
// Equation(s):
// \Mul|FPP12|BPP2|PartialProduct~0_combout  = ( \Registers_ALU[56]~input_o  & ( (!\Registers_ALU[55]~input_o  & (!\Registers_ALU[57]~input_o  $ ((!\Registers_ALU[2]~input_o )))) # (\Registers_ALU[55]~input_o  & (((\Registers_ALU[1]~input_o )) # 
// (\Registers_ALU[57]~input_o ))) ) ) # ( !\Registers_ALU[56]~input_o  & ( (!\Registers_ALU[55]~input_o  & (\Registers_ALU[57]~input_o  & ((!\Registers_ALU[1]~input_o )))) # (\Registers_ALU[55]~input_o  & (!\Registers_ALU[57]~input_o  $ 
// ((!\Registers_ALU[2]~input_o )))) ) )

	.dataa(!\Registers_ALU[55]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(!\Registers_ALU[1]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[56]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP12|BPP2|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP12|BPP2|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP12|BPP2|PartialProduct~0 .lut_mask = 64'h36143614397D397D;
defparam \Mul|FPP12|BPP2|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N21
cyclonev_lcell_comb \Mul|Add10B|Carry~0 (
// Equation(s):
// \Mul|Add10B|Carry~0_combout  = ( \Mul|FPP12|BPP2|PartialProduct~0_combout  & ( !\Mul|FPP13|BPP0|PartialProduct~0_combout  $ (!\Mul|Add10A|Carry~0_combout ) ) ) # ( !\Mul|FPP12|BPP2|PartialProduct~0_combout  & ( !\Mul|FPP13|BPP0|PartialProduct~0_combout  $ 
// (\Mul|Add10A|Carry~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP13|BPP0|PartialProduct~0_combout ),
	.datad(!\Mul|Add10A|Carry~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP12|BPP2|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Carry~0 .extended_lut = "off";
defparam \Mul|Add10B|Carry~0 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add10B|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y45_N42
cyclonev_lcell_comb \Mul|Add18C|Carry[12] (
// Equation(s):
// \Mul|Add18C|Carry [12] = ( \Mul|Add18C|Carry [11] & ( (!\Mul|Add18A|Result [11] $ (!\Mul|Add18B|Carry [11] $ (\Mul|Add14|Result [7]))) # (\Mul|Add10A|Result [3]) ) ) # ( !\Mul|Add18C|Carry [11] & ( (\Mul|Add10A|Result [3] & (!\Mul|Add18A|Result [11] $ 
// (!\Mul|Add18B|Carry [11] $ (\Mul|Add14|Result [7])))) ) )

	.dataa(!\Mul|Add18A|Result [11]),
	.datab(!\Mul|Add18B|Carry [11]),
	.datac(!\Mul|Add10A|Result [3]),
	.datad(!\Mul|Add14|Result [7]),
	.datae(gnd),
	.dataf(!\Mul|Add18C|Carry [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Carry [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Carry[12] .extended_lut = "off";
defparam \Mul|Add18C|Carry[12] .lut_mask = 64'h060906096F9F6F9F;
defparam \Mul|Add18C|Carry[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N54
cyclonev_lcell_comb \Mul|Add18C|Result[12] (
// Equation(s):
// \Mul|Add18C|Result [12] = ( \Mul|Add18C|Carry [12] & ( !\Mul|Add18B|Result [12] $ (\Mul|Add10B|Carry~0_combout ) ) ) # ( !\Mul|Add18C|Carry [12] & ( !\Mul|Add18B|Result [12] $ (!\Mul|Add10B|Carry~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Mul|Add18B|Result [12]),
	.datac(!\Mul|Add10B|Carry~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18C|Carry [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[12] .extended_lut = "off";
defparam \Mul|Add18C|Result[12] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Mul|Add18C|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N15
cyclonev_lcell_comb \Mul|Add32D|Result[26] (
// Equation(s):
// \Mul|Add32D|Result [26] = ( \Mul|Add32C|Result [25] & ( !\Mul|Add32C|Result [26] $ (!\Mul|Add18C|Result [12] $ (((\Mul|Add18C|Result [11]) # (\Mul|Add32D|Carry [25])))) ) ) # ( !\Mul|Add32C|Result [25] & ( !\Mul|Add32C|Result [26] $ (!\Mul|Add18C|Result 
// [12] $ (((\Mul|Add32D|Carry [25] & \Mul|Add18C|Result [11])))) ) )

	.dataa(!\Mul|Add32C|Result [26]),
	.datab(!\Mul|Add32D|Carry [25]),
	.datac(!\Mul|Add18C|Result [11]),
	.datad(!\Mul|Add18C|Result [12]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[26] .extended_lut = "off";
defparam \Mul|Add32D|Result[26] .lut_mask = 64'h56A956A96A956A95;
defparam \Mul|Add32D|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y45_N27
cyclonev_lcell_comb \LS|D26~feeder (
// Equation(s):
// \LS|D26~feeder_combout  = ( LSRDataIn[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D26~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D26~feeder .extended_lut = "off";
defparam \LS|D26~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D26~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N29
dffeas \LS|D26 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D26~feeder_combout ),
	.asdata(\LS|D25~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D26 .is_wysiwyg = "true";
defparam \LS|D26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X46_Y48_N48
cyclonev_lcell_comb \InputXORB[26]~26 (
// Equation(s):
// \InputXORB[26]~26_combout  = ( \Registers_ALU[58]~input_o  & ( (\IR_ALU[24]~input_o ) # (\Control_ALU[24]~input_o ) ) ) # ( !\Registers_ALU[58]~input_o  & ( (!\Control_ALU[24]~input_o  & \IR_ALU[24]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[24]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[58]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[26]~26 .extended_lut = "off";
defparam \InputXORB[26]~26 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \InputXORB[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N15
cyclonev_lcell_comb \InputXORB[26] (
// Equation(s):
// InputXORB[26] = ( ALURegSelector[1] & ( \InputXORB[26]~26_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[26] ) )

	.dataa(!\InputXORB[26]~26_combout ),
	.datab(gnd),
	.datac(!InputXORB[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[26] .extended_lut = "off";
defparam \InputXORB[26] .lut_mask = 64'h0F0F0F0F55555555;
defparam \InputXORB[26] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N42
cyclonev_lcell_comb \InputANDB[26]~27 (
// Equation(s):
// \InputANDB[26]~27_combout  = ( \Registers_ALU[58]~input_o  & ( (!\Control_ALU[30]~input_o  & (((!AndBselector[1])) # (\IR_ALU[24]~input_o ))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\Registers_ALU[58]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (\IR_ALU[24]~input_o  & ((AndBselector[1])))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!AndBselector[1]),
	.datae(gnd),
	.dataf(!\Registers_ALU[58]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[26]~27 .extended_lut = "off";
defparam \InputANDB[26]~27 .lut_mask = 64'h05270527AF27AF27;
defparam \InputANDB[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N27
cyclonev_lcell_comb \InputANDB[26] (
// Equation(s):
// InputANDB[26] = ( \InputANDB[0]~1_combout  & ( \InputANDB[26]~27_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[26] ) )

	.dataa(!\InputANDB[26]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputANDB[26]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[26] .extended_lut = "off";
defparam \InputANDB[26] .lut_mask = 64'h00FF00FF55555555;
defparam \InputANDB[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N36
cyclonev_lcell_comb \AdderInputB[26]~84 (
// Equation(s):
// \AdderInputB[26]~84_combout  = ( \AdderInputB[19]~67_combout  & ( (!\IR_ALU[19]~input_o  & (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[58]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[58]~input_o ))) ) )

	.dataa(!\AdderInputB[19]~68_combout ),
	.datab(!\IR_ALU[19]~input_o ),
	.datac(!\AdderInputB[19]~69_combout ),
	.datad(!\Registers_ALU[58]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[26]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[26]~84 .extended_lut = "off";
defparam \AdderInputB[26]~84 .lut_mask = 64'hA0F0A0F080C080C0;
defparam \AdderInputB[26]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N48
cyclonev_lcell_comb \AdderInputB[26]~85 (
// Equation(s):
// \AdderInputB[26]~85_combout  = ( \AdderInputB[26]~84_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[58]~input_o )))) ) ) # ( !\AdderInputB[26]~84_combout 
//  & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[58]~input_o )))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\Registers_ALU[58]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[26]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[26]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[26]~85 .extended_lut = "off";
defparam \AdderInputB[26]~85 .lut_mask = 64'hCF8BCF8B47034703;
defparam \AdderInputB[26]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N39
cyclonev_lcell_comb \AdderInputB[26] (
// Equation(s):
// AdderInputB[26] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[26]~85_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[26]~85_combout ),
	.datad(!AdderInputB[26]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[26] .extended_lut = "off";
defparam \AdderInputB[26] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[26] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \PC_ALU[26]~input (
	.i(PC_ALU[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[26]~input_o ));
// synopsys translate_off
defparam \PC_ALU[26]~input .bus_hold = "false";
defparam \PC_ALU[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N9
cyclonev_lcell_comb \AdderInputA[26]~28 (
// Equation(s):
// \AdderInputA[26]~28_combout  = ( AddrASelector[1] & ( \PC_ALU[26]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[26]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_ALU[26]~input_o ),
	.datad(!\Registers_ALU[26]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[26]~28 .extended_lut = "off";
defparam \AdderInputA[26]~28 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputA[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N57
cyclonev_lcell_comb \AdderInputA[26] (
// Equation(s):
// AdderInputA[26] = ( \AdderInputA[26]~28_combout  & ( (AdderInputA[26]) # (\AdderInputA[0]~2_combout ) ) ) # ( !\AdderInputA[26]~28_combout  & ( (!\AdderInputA[0]~2_combout  & AdderInputA[26]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(!AdderInputA[26]),
	.datae(gnd),
	.dataf(!\AdderInputA[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[26] .extended_lut = "off";
defparam \AdderInputA[26] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputA[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N12
cyclonev_lcell_comb \CRAA32|Result[26] (
// Equation(s):
// \CRAA32|Result [26] = ( AdderInputB[25] & ( \CRAA32|Carry~11_combout  & ( !AdderInputB[26] $ (AdderInputA[26]) ) ) ) # ( !AdderInputB[25] & ( \CRAA32|Carry~11_combout  & ( !AdderInputB[26] $ (!AdderInputA[25] $ (AdderInputA[26])) ) ) ) # ( AdderInputB[25] 
// & ( !\CRAA32|Carry~11_combout  & ( !AdderInputB[26] $ (!AdderInputA[26] $ (((AdderInputA[25]) # (\CRAA32|Carry~10_combout )))) ) ) ) # ( !AdderInputB[25] & ( !\CRAA32|Carry~11_combout  & ( !AdderInputB[26] $ (!AdderInputA[26] $ (((\CRAA32|Carry~10_combout 
//  & AdderInputA[25])))) ) ) )

	.dataa(!\CRAA32|Carry~10_combout ),
	.datab(!AdderInputB[26]),
	.datac(!AdderInputA[25]),
	.datad(!AdderInputA[26]),
	.datae(!AdderInputB[25]),
	.dataf(!\CRAA32|Carry~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[26] .extended_lut = "off";
defparam \CRAA32|Result[26] .lut_mask = 64'h36C96C933CC3CC33;
defparam \CRAA32|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N18
cyclonev_lcell_comb \InputORB[26]~27 (
// Equation(s):
// \InputORB[26]~27_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[58]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[58]~input_o ),
	.datab(!\Control_ALU[29]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[26]~27 .extended_lut = "off";
defparam \InputORB[26]~27 .lut_mask = 64'h4747474703CF03CF;
defparam \InputORB[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N24
cyclonev_lcell_comb \InputORB[26] (
// Equation(s):
// InputORB[26] = ( \InputORB[26]~27_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[26]) ) ) # ( !\InputORB[26]~27_combout  & ( (InputORB[26] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[26]),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[26]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[26] .extended_lut = "off";
defparam \InputORB[26] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InputORB[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N6
cyclonev_lcell_comb \ALU_Registers[26]~61 (
// Equation(s):
// \ALU_Registers[26]~61_combout  = ( !\Registers_ALU[26]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((((\ALU_Registers[31]~1_combout  & \CRAA32|Result [26]))))) # (\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (((InputORB[26])))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[26])))) ) ) # ( \Registers_ALU[26]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & (InputANDB[26])) # (\ALU_Registers[31]~1_combout  & ((\CRAA32|Result [26])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!InputXORB[26]) # (((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!\ALU_Registers[31]~0_combout ),
	.datab(!InputXORB[26]),
	.datac(!InputANDB[26]),
	.datad(!\ALU_Registers[31]~1_combout ),
	.datae(!\Registers_ALU[26]~input_o ),
	.dataf(!\CRAA32|Result [26]),
	.datag(!InputORB[26]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[26]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[26]~61 .extended_lut = "on";
defparam \ALU_Registers[26]~61 .lut_mask = 64'h05115F4405BB5FEE;
defparam \ALU_Registers[26]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N36
cyclonev_lcell_comb \ALU_Registers[26]~57 (
// Equation(s):
// \ALU_Registers[26]~57_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[26]~61_combout )))) # (\Control_ALU[31]~input_o  & ((((!\Mul|Add32D|Result [26]))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D26~q )) # (\LSR|D26~q )) # (\ASR|D26~q ))) # (\Control_ALU[31]~input_o  & ((((!\Mul|Add32D|Result [26]))))) ) )

	.dataa(!\Control_ALU[31]~input_o ),
	.datab(!\ASR|D26~q ),
	.datac(!\LSR|D26~q ),
	.datad(!\Mul|Add32D|Result [26]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D26~q ),
	.datag(!\ALU_Registers[26]~61_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[26]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[26]~57 .extended_lut = "on";
defparam \ALU_Registers[26]~57 .lut_mask = 64'h5F0A7F2A5F0AFFAA;
defparam \ALU_Registers[26]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N12
cyclonev_lcell_comb \ALU_Registers[26]$latch (
// Equation(s):
// \ALU_Registers[26]$latch~combout  = ( \ALU_Registers[26]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[26]~57_combout ) ) ) # ( !\ALU_Registers[26]$latch~combout  & ( (\ALU_Registers[26]~57_combout  & \ALU_Registers[31]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\ALU_Registers[26]~57_combout ),
	.datac(gnd),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[26]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[26]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[26]$latch .extended_lut = "off";
defparam \ALU_Registers[26]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_Registers[26]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N12
cyclonev_lcell_comb \Mul|Add32D|Carry[27] (
// Equation(s):
// \Mul|Add32D|Carry [27] = ( \Mul|Add32C|Result [25] & ( (!\Mul|Add32C|Result [26] & (!\Mul|Add18C|Result [12] & ((\Mul|Add18C|Result [11]) # (\Mul|Add32D|Carry [25])))) # (\Mul|Add32C|Result [26] & (((!\Mul|Add18C|Result [12]) # (\Mul|Add18C|Result [11])) 
// # (\Mul|Add32D|Carry [25]))) ) ) # ( !\Mul|Add32C|Result [25] & ( (!\Mul|Add32C|Result [26] & (\Mul|Add32D|Carry [25] & (\Mul|Add18C|Result [11] & !\Mul|Add18C|Result [12]))) # (\Mul|Add32C|Result [26] & ((!\Mul|Add18C|Result [12]) # ((\Mul|Add32D|Carry 
// [25] & \Mul|Add18C|Result [11])))) ) )

	.dataa(!\Mul|Add32C|Result [26]),
	.datab(!\Mul|Add32D|Carry [25]),
	.datac(!\Mul|Add18C|Result [11]),
	.datad(!\Mul|Add18C|Result [12]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry[27] .extended_lut = "off";
defparam \Mul|Add32D|Carry[27] .lut_mask = 64'h570157017F157F15;
defparam \Mul|Add32D|Carry[27] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N52
cyclonev_io_ibuf \Registers_ALU[59]~input (
	.i(Registers_ALU[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[59]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[59]~input .bus_hold = "false";
defparam \Registers_ALU[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N30
cyclonev_lcell_comb \InputANDB[27]~28 (
// Equation(s):
// \InputANDB[27]~28_combout  = ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) # ( !\Control_ALU[30]~input_o  & ( (!AndBselector[1] & (\Registers_ALU[59]~input_o )) # (AndBselector[1] & ((\IR_ALU[24]~input_o ))) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\Registers_ALU[59]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[27]~28 .extended_lut = "off";
defparam \InputANDB[27]~28 .lut_mask = 64'h0C3F0C3F55555555;
defparam \InputANDB[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N21
cyclonev_lcell_comb \InputANDB[27] (
// Equation(s):
// InputANDB[27] = ( \InputANDB[0]~1_combout  & ( \InputANDB[27]~28_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[27]~28_combout ),
	.datad(!InputANDB[27]),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[27] .extended_lut = "off";
defparam \InputANDB[27] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputANDB[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N30
cyclonev_lcell_comb \AdderInputB[27]~86 (
// Equation(s):
// \AdderInputB[27]~86_combout  = ( !\AdderInputB[19]~69_combout  & ( (!\IR_ALU[20]~input_o  & ((!\AdderInputB[19]~68_combout ) # ((\Registers_ALU[59]~input_o )))) # (\IR_ALU[20]~input_o  & (!\AdderInputB[19]~67_combout  & ((!\AdderInputB[19]~68_combout ) # 
// (\Registers_ALU[59]~input_o )))) ) )

	.dataa(!\IR_ALU[20]~input_o ),
	.datab(!\AdderInputB[19]~68_combout ),
	.datac(!\AdderInputB[19]~67_combout ),
	.datad(!\Registers_ALU[59]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[27]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[27]~86 .extended_lut = "off";
defparam \AdderInputB[27]~86 .lut_mask = 64'hC8FAC8FA00000000;
defparam \AdderInputB[27]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N12
cyclonev_lcell_comb \AdderInputB[27]~87 (
// Equation(s):
// \AdderInputB[27]~87_combout  = ( \Control_ALU[21]~input_o  & ( \Registers_ALU[59]~input_o  ) ) # ( !\Control_ALU[21]~input_o  & ( (!\Control_ALU[14]~input_o  & (!\AdderInputB[27]~86_combout )) # (\Control_ALU[14]~input_o  & ((!\IR_ALU[24]~input_o ))) ) )

	.dataa(!\AdderInputB[27]~86_combout ),
	.datab(!\Control_ALU[14]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Registers_ALU[59]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[27]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[27]~87 .extended_lut = "off";
defparam \AdderInputB[27]~87 .lut_mask = 64'hB8B8B8B800FF00FF;
defparam \AdderInputB[27]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N15
cyclonev_lcell_comb \AdderInputB[27] (
// Equation(s):
// AdderInputB[27] = ( \AdderInputB[27]~87_combout  & ( (AdderInputB[27]) # (\AdderInputB[0]~15_combout ) ) ) # ( !\AdderInputB[27]~87_combout  & ( (!\AdderInputB[0]~15_combout  & AdderInputB[27]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[0]~15_combout ),
	.datad(!AdderInputB[27]),
	.datae(gnd),
	.dataf(!\AdderInputB[27]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[27] .extended_lut = "off";
defparam \AdderInputB[27] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputB[27] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y115_N75
cyclonev_io_ibuf \PC_ALU[27]~input (
	.i(PC_ALU[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[27]~input_o ));
// synopsys translate_off
defparam \PC_ALU[27]~input .bus_hold = "false";
defparam \PC_ALU[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N36
cyclonev_lcell_comb \AdderInputA[27]~29 (
// Equation(s):
// \AdderInputA[27]~29_combout  = ( AddrASelector[1] & ( \PC_ALU[27]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[27]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_ALU[27]~input_o ),
	.datad(!\Registers_ALU[27]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[27]~29 .extended_lut = "off";
defparam \AdderInputA[27]~29 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputA[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N9
cyclonev_lcell_comb \AdderInputA[27] (
// Equation(s):
// AdderInputA[27] = ( \AdderInputA[27]~29_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[27]) ) ) # ( !\AdderInputA[27]~29_combout  & ( (AdderInputA[27] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[27]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[27]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[27] .extended_lut = "off";
defparam \AdderInputA[27] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N24
cyclonev_lcell_comb \CRAA32|Carry[27] (
// Equation(s):
// \CRAA32|Carry [27] = ( AdderInputA[26] & ( \CRAA32|Carry~11_combout  & ( (!AdderInputA[25] & (!AdderInputB[25] & !AdderInputB[26])) ) ) ) # ( !AdderInputA[26] & ( \CRAA32|Carry~11_combout  & ( (!AdderInputB[26]) # ((!AdderInputA[25] & !AdderInputB[25])) ) 
// ) ) # ( AdderInputA[26] & ( !\CRAA32|Carry~11_combout  & ( (!AdderInputB[26] & ((!AdderInputA[25] & ((!\CRAA32|Carry~10_combout ) # (!AdderInputB[25]))) # (AdderInputA[25] & (!\CRAA32|Carry~10_combout  & !AdderInputB[25])))) ) ) ) # ( !AdderInputA[26] & ( 
// !\CRAA32|Carry~11_combout  & ( (!AdderInputB[26]) # ((!AdderInputA[25] & ((!\CRAA32|Carry~10_combout ) # (!AdderInputB[25]))) # (AdderInputA[25] & (!\CRAA32|Carry~10_combout  & !AdderInputB[25]))) ) ) )

	.dataa(!AdderInputA[25]),
	.datab(!\CRAA32|Carry~10_combout ),
	.datac(!AdderInputB[25]),
	.datad(!AdderInputB[26]),
	.datae(!AdderInputA[26]),
	.dataf(!\CRAA32|Carry~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[27] .extended_lut = "off";
defparam \CRAA32|Carry[27] .lut_mask = 64'hFFE8E800FFA0A000;
defparam \CRAA32|Carry[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N54
cyclonev_lcell_comb \CRAA32|Result[27] (
// Equation(s):
// \CRAA32|Result [27] = ( \CRAA32|Carry [27] & ( !AdderInputB[27] $ (!AdderInputA[27]) ) ) # ( !\CRAA32|Carry [27] & ( !AdderInputB[27] $ (AdderInputA[27]) ) )

	.dataa(gnd),
	.datab(!AdderInputB[27]),
	.datac(!AdderInputA[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[27] .extended_lut = "off";
defparam \CRAA32|Result[27] .lut_mask = 64'hC3C3C3C33C3C3C3C;
defparam \CRAA32|Result[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y48_N6
cyclonev_lcell_comb \InputXORB[27]~27 (
// Equation(s):
// \InputXORB[27]~27_combout  = ( \IR_ALU[24]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[59]~input_o ) ) ) # ( !\IR_ALU[24]~input_o  & ( (\Control_ALU[24]~input_o  & \Registers_ALU[59]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[24]~input_o ),
	.datac(!\Registers_ALU[59]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[27]~27 .extended_lut = "off";
defparam \InputXORB[27]~27 .lut_mask = 64'h03030303CFCFCFCF;
defparam \InputXORB[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N18
cyclonev_lcell_comb \InputXORB[27] (
// Equation(s):
// InputXORB[27] = ( ALURegSelector[1] & ( \InputXORB[27]~27_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[27] ) )

	.dataa(!\InputXORB[27]~27_combout ),
	.datab(gnd),
	.datac(!InputXORB[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[27] .extended_lut = "off";
defparam \InputXORB[27] .lut_mask = 64'h0F0F0F0F55555555;
defparam \InputXORB[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N15
cyclonev_lcell_comb \InputORB[27]~28 (
// Equation(s):
// \InputORB[27]~28_combout  = ( \IR_ALU[24]~input_o  & ( OrBselector[1] & ( (!\Control_ALU[29]~input_o ) # (\IR_ALU[12]~input_o ) ) ) ) # ( !\IR_ALU[24]~input_o  & ( OrBselector[1] & ( (\Control_ALU[29]~input_o  & \IR_ALU[12]~input_o ) ) ) ) # ( 
// \IR_ALU[24]~input_o  & ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[59]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) ) # ( !\IR_ALU[24]~input_o  & ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & 
// ((\Registers_ALU[59]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) )

	.dataa(!\Control_ALU[29]~input_o ),
	.datab(!\IR_ALU[12]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[59]~input_o ),
	.datae(!\IR_ALU[24]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[27]~28 .extended_lut = "off";
defparam \InputORB[27]~28 .lut_mask = 64'h11BB11BB1111BBBB;
defparam \InputORB[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N57
cyclonev_lcell_comb \InputORB[27] (
// Equation(s):
// InputORB[27] = ( \InputORB[0]~1_combout  & ( \InputORB[27]~28_combout  ) ) # ( !\InputORB[0]~1_combout  & ( \InputORB[27]~28_combout  & ( InputORB[27] ) ) ) # ( !\InputORB[0]~1_combout  & ( !\InputORB[27]~28_combout  & ( InputORB[27] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[27]),
	.datad(gnd),
	.datae(!\InputORB[0]~1_combout ),
	.dataf(!\InputORB[27]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[27] .extended_lut = "off";
defparam \InputORB[27] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \InputORB[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N0
cyclonev_lcell_comb \ALU_Registers[27]~53 (
// Equation(s):
// \ALU_Registers[27]~53_combout  = ( !\Registers_ALU[27]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (\ALU_Registers[31]~0_combout  & (InputORB[27]))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & (((\CRAA32|Result [27])))) # 
// (\ALU_Registers[31]~0_combout  & (((InputXORB[27])))))) ) ) # ( \Registers_ALU[27]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputANDB[27])) # (\ALU_Registers[31]~0_combout ))) # (\ALU_Registers[31]~1_combout  & ((!\ALU_Registers[31]~0_combout  & 
// (((\CRAA32|Result [27])))) # (\ALU_Registers[31]~0_combout  & (((!InputXORB[27])))))) ) )

	.dataa(!\ALU_Registers[31]~1_combout ),
	.datab(!\ALU_Registers[31]~0_combout ),
	.datac(!InputANDB[27]),
	.datad(!\CRAA32|Result [27]),
	.datae(!\Registers_ALU[27]~input_o ),
	.dataf(!InputXORB[27]),
	.datag(!InputORB[27]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[27]~53 .extended_lut = "on";
defparam \ALU_Registers[27]~53 .lut_mask = 64'h02463B7F13572A6E;
defparam \ALU_Registers[27]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N51
cyclonev_lcell_comb \Mul|Add32A|Carry~20 (
// Equation(s):
// \Mul|Add32A|Carry~20_combout  = ( \Mul|FPP0|BPP26|PartialProduct~0_combout  & ( \Mul|FPP1|BPP24|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP1|BPP24|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP26|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~20 .extended_lut = "off";
defparam \Mul|Add32A|Carry~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mul|Add32A|Carry~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N9
cyclonev_lcell_comb \Mul|FPP0|BPP27|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP27|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[27]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[26]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[27]~input_o ),
	.datad(!\Registers_ALU[26]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP27|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP27|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP27|PartialProduct~0 .lut_mask = 64'h330033003C3C3C3C;
defparam \Mul|FPP0|BPP27|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y44_N54
cyclonev_lcell_comb \Mul|Add32A|Carry~21 (
// Equation(s):
// \Mul|Add32A|Carry~21_combout  = ( \Mul|Add32A|Carry~19_combout  & ( \Mul|Add32A|Carry [24] & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout  & (\Mul|FPP0|BPP24|PartialProduct~0_combout  & (\Mul|FPP1|BPP22|PartialProduct~combout  & 
// \Mul|FPP1|BPP23|PartialProduct~combout ))) # (\Mul|FPP0|BPP25|PartialProduct~0_combout  & (((\Mul|FPP0|BPP24|PartialProduct~0_combout  & \Mul|FPP1|BPP22|PartialProduct~combout )) # (\Mul|FPP1|BPP23|PartialProduct~combout ))) ) ) ) # ( 
// \Mul|Add32A|Carry~19_combout  & ( !\Mul|Add32A|Carry [24] & ( (!\Mul|FPP0|BPP25|PartialProduct~0_combout  & (\Mul|FPP1|BPP23|PartialProduct~combout  & ((\Mul|FPP1|BPP22|PartialProduct~combout ) # (\Mul|FPP0|BPP24|PartialProduct~0_combout )))) # 
// (\Mul|FPP0|BPP25|PartialProduct~0_combout  & (((\Mul|FPP1|BPP23|PartialProduct~combout ) # (\Mul|FPP1|BPP22|PartialProduct~combout )) # (\Mul|FPP0|BPP24|PartialProduct~0_combout ))) ) ) )

	.dataa(!\Mul|FPP0|BPP25|PartialProduct~0_combout ),
	.datab(!\Mul|FPP0|BPP24|PartialProduct~0_combout ),
	.datac(!\Mul|FPP1|BPP22|PartialProduct~combout ),
	.datad(!\Mul|FPP1|BPP23|PartialProduct~combout ),
	.datae(!\Mul|Add32A|Carry~19_combout ),
	.dataf(!\Mul|Add32A|Carry [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~21 .extended_lut = "off";
defparam \Mul|Add32A|Carry~21 .lut_mask = 64'h0000157F00000157;
defparam \Mul|Add32A|Carry~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N6
cyclonev_lcell_comb \Mul|FPP1|BPP25|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP25|PartialProduct~combout  = ( \Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (!\Registers_ALU[25]~input_o  $ ((!\Registers_ALU[35]~input_o )))) # (\Registers_ALU[33]~input_o  & (((\Registers_ALU[24]~input_o ) # 
// (\Registers_ALU[35]~input_o )))) ) ) # ( !\Registers_ALU[34]~input_o  & ( (!\Registers_ALU[33]~input_o  & (((\Registers_ALU[35]~input_o  & !\Registers_ALU[24]~input_o )))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[25]~input_o  $ 
// ((!\Registers_ALU[35]~input_o )))) ) )

	.dataa(!\Registers_ALU[25]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP25|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP25|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP25|PartialProduct .lut_mask = 64'h1E121E124B7B4B7B;
defparam \Mul|FPP1|BPP25|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N18
cyclonev_lcell_comb \Mul|Add32A|Result[27] (
// Equation(s):
// \Mul|Add32A|Result [27] = ( \Mul|FPP1|BPP25|PartialProduct~combout  & ( !\Mul|FPP0|BPP27|PartialProduct~0_combout  $ (((\Mul|Add32A|Carry~21_combout ) # (\Mul|Add32A|Carry~20_combout ))) ) ) # ( !\Mul|FPP1|BPP25|PartialProduct~combout  & ( 
// !\Mul|FPP0|BPP27|PartialProduct~0_combout  $ (((!\Mul|Add32A|Carry~20_combout  & !\Mul|Add32A|Carry~21_combout ))) ) )

	.dataa(!\Mul|Add32A|Carry~20_combout ),
	.datab(!\Mul|FPP0|BPP27|PartialProduct~0_combout ),
	.datac(!\Mul|Add32A|Carry~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP25|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[27] .extended_lut = "off";
defparam \Mul|Add32A|Result[27] .lut_mask = 64'h6C6C6C6C93939393;
defparam \Mul|Add32A|Result[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N39
cyclonev_lcell_comb \Mul|FPP3|BPP21|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP21|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[39]~input_o  $ (!\Registers_ALU[21]~input_o )))) # (\Registers_ALU[38]~input_o  & (((\Registers_ALU[39]~input_o )) # 
// (\Registers_ALU[20]~input_o ))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[38]~input_o  & (!\Registers_ALU[20]~input_o  & (\Registers_ALU[39]~input_o ))) # (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[39]~input_o  $ 
// (!\Registers_ALU[21]~input_o )))) ) )

	.dataa(!\Registers_ALU[20]~input_o ),
	.datab(!\Registers_ALU[39]~input_o ),
	.datac(!\Registers_ALU[21]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP21|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP21|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP21|PartialProduct .lut_mask = 64'h223C223C3C773C77;
defparam \Mul|FPP3|BPP21|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N33
cyclonev_lcell_comb \Mul|FPP2|BPP23|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP23|PartialProduct~combout  = ( \Registers_ALU[23]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[35]~input_o  & ((\Registers_ALU[36]~input_o ))) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o ) # 
// (\Registers_ALU[22]~input_o ))))) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[22]~input_o  & !\Registers_ALU[36]~input_o )) # (\Registers_ALU[35]~input_o  & ((\Registers_ALU[36]~input_o ))))) ) ) # ( 
// !\Registers_ALU[23]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[22]~input_o  & (\Registers_ALU[35]~input_o  & \Registers_ALU[36]~input_o ))) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[22]~input_o ) # ((\Registers_ALU[36]~input_o ) 
// # (\Registers_ALU[35]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[22]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP23|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP23|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP23|PartialProduct .lut_mask = 64'h455745574AA74AA7;
defparam \Mul|FPP2|BPP23|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N48
cyclonev_lcell_comb \Mul|Add30|Result[25] (
// Equation(s):
// \Mul|Add30|Result [25] = ( \Mul|FPP2|BPP22|PartialProduct~combout  & ( !\Mul|FPP3|BPP21|PartialProduct~combout  $ (!\Mul|FPP2|BPP23|PartialProduct~combout  $ (((\Mul|Add30|Carry [24]) # (\Mul|FPP3|BPP20|PartialProduct~combout )))) ) ) # ( 
// !\Mul|FPP2|BPP22|PartialProduct~combout  & ( !\Mul|FPP3|BPP21|PartialProduct~combout  $ (!\Mul|FPP2|BPP23|PartialProduct~combout  $ (((\Mul|FPP3|BPP20|PartialProduct~combout  & \Mul|Add30|Carry [24])))) ) )

	.dataa(!\Mul|FPP3|BPP20|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP21|PartialProduct~combout ),
	.datac(!\Mul|FPP2|BPP23|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [24]),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP22|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[25] .extended_lut = "off";
defparam \Mul|Add30|Result[25] .lut_mask = 64'h3C693C6969C369C3;
defparam \Mul|Add30|Result[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y46_N54
cyclonev_lcell_comb \Mul|Add26B|Carry[20] (
// Equation(s):
// \Mul|Add26B|Carry [20] = ( \Mul|Add26B|Carry [18] & ( \Mul|Add26A|Carry [18] & ( (!\Mul|Add26A|Result [19] & (\Mul|Add22|Result [15] & ((!\Mul|Add26A|Carry~6_combout ) # (\Mul|Add22|Result [14])))) # (\Mul|Add26A|Result [19] & 
// (((!\Mul|Add26A|Carry~6_combout ) # (\Mul|Add22|Result [14])) # (\Mul|Add22|Result [15]))) ) ) ) # ( !\Mul|Add26B|Carry [18] & ( \Mul|Add26A|Carry [18] & ( (!\Mul|Add26A|Result [19] & (\Mul|Add22|Result [15] & (!\Mul|Add26A|Carry~6_combout  & 
// \Mul|Add22|Result [14]))) # (\Mul|Add26A|Result [19] & (((!\Mul|Add26A|Carry~6_combout  & \Mul|Add22|Result [14])) # (\Mul|Add22|Result [15]))) ) ) ) # ( \Mul|Add26B|Carry [18] & ( !\Mul|Add26A|Carry [18] & ( (!\Mul|Add26A|Result [19] & (\Mul|Add22|Result 
// [15] & ((\Mul|Add22|Result [14]) # (\Mul|Add26A|Carry~6_combout )))) # (\Mul|Add26A|Result [19] & (((\Mul|Add22|Result [14]) # (\Mul|Add26A|Carry~6_combout )) # (\Mul|Add22|Result [15]))) ) ) ) # ( !\Mul|Add26B|Carry [18] & ( !\Mul|Add26A|Carry [18] & ( 
// (!\Mul|Add26A|Result [19] & (\Mul|Add22|Result [15] & (\Mul|Add26A|Carry~6_combout  & \Mul|Add22|Result [14]))) # (\Mul|Add26A|Result [19] & (((\Mul|Add26A|Carry~6_combout  & \Mul|Add22|Result [14])) # (\Mul|Add22|Result [15]))) ) ) )

	.dataa(!\Mul|Add26A|Result [19]),
	.datab(!\Mul|Add22|Result [15]),
	.datac(!\Mul|Add26A|Carry~6_combout ),
	.datad(!\Mul|Add22|Result [14]),
	.datae(!\Mul|Add26B|Carry [18]),
	.dataf(!\Mul|Add26A|Carry [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[20] .extended_lut = "off";
defparam \Mul|Add26B|Carry[20] .lut_mask = 64'h1117177711717177;
defparam \Mul|Add26B|Carry[20] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N24
cyclonev_lcell_comb \Mul|FPP4|BPP19|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP19|PartialProduct~combout  = ( \Registers_ALU[41]~input_o  & ( (!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[40]~input_o  & ((!\Registers_ALU[18]~input_o ))) # (\Registers_ALU[40]~input_o  & (!\Registers_ALU[19]~input_o )))) # 
// (\Registers_ALU[39]~input_o  & (((!\Registers_ALU[19]~input_o )) # (\Registers_ALU[40]~input_o ))) ) ) # ( !\Registers_ALU[41]~input_o  & ( (!\Registers_ALU[39]~input_o  & (\Registers_ALU[40]~input_o  & (\Registers_ALU[19]~input_o ))) # 
// (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[40]~input_o  & (\Registers_ALU[19]~input_o )) # (\Registers_ALU[40]~input_o  & ((\Registers_ALU[18]~input_o ))))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(!\Registers_ALU[18]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[41]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP19|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP19|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP19|PartialProduct .lut_mask = 64'h06170617F971F971;
defparam \Mul|FPP4|BPP19|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N30
cyclonev_lcell_comb \Mul|FPP5|BPP17|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP17|PartialProduct~combout  = ( \Registers_ALU[17]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[43]~input_o  & ((\Registers_ALU[42]~input_o ))) # (\Registers_ALU[43]~input_o  & (!\Registers_ALU[16]~input_o  & 
// !\Registers_ALU[42]~input_o )))) # (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[43]~input_o  & ((!\Registers_ALU[42]~input_o ) # (\Registers_ALU[16]~input_o ))) # (\Registers_ALU[43]~input_o  & ((\Registers_ALU[42]~input_o ))))) ) ) # ( 
// !\Registers_ALU[17]~input_o  & ( (!\Registers_ALU[41]~input_o  & (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[16]~input_o ) # (\Registers_ALU[42]~input_o )))) # (\Registers_ALU[41]~input_o  & (((\Registers_ALU[16]~input_o  & \Registers_ALU[42]~input_o 
// )) # (\Registers_ALU[43]~input_o ))) ) )

	.dataa(!\Registers_ALU[41]~input_o ),
	.datab(!\Registers_ALU[16]~input_o ),
	.datac(!\Registers_ALU[43]~input_o ),
	.datad(!\Registers_ALU[42]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP17|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP17|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP17|PartialProduct .lut_mask = 64'h0D1F0D1F58B558B5;
defparam \Mul|FPP5|BPP17|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N42
cyclonev_lcell_comb \Mul|Add26A|Result[21] (
// Equation(s):
// \Mul|Add26A|Result [21] = ( \Mul|FPP5|BPP16|PartialProduct~combout  & ( !\Mul|FPP4|BPP19|PartialProduct~combout  $ (!\Mul|FPP5|BPP17|PartialProduct~combout  $ (((\Mul|Add26A|Carry [20]) # (\Mul|FPP4|BPP18|PartialProduct~combout )))) ) ) # ( 
// !\Mul|FPP5|BPP16|PartialProduct~combout  & ( !\Mul|FPP4|BPP19|PartialProduct~combout  $ (!\Mul|FPP5|BPP17|PartialProduct~combout  $ (((\Mul|FPP4|BPP18|PartialProduct~combout  & \Mul|Add26A|Carry [20])))) ) )

	.dataa(!\Mul|FPP4|BPP19|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP17|PartialProduct~combout ),
	.datac(!\Mul|FPP4|BPP18|PartialProduct~combout ),
	.datad(!\Mul|Add26A|Carry [20]),
	.datae(gnd),
	.dataf(!\Mul|FPP5|BPP16|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[21] .extended_lut = "off";
defparam \Mul|Add26A|Result[21] .lut_mask = 64'h6669666969996999;
defparam \Mul|Add26A|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N21
cyclonev_lcell_comb \Mul|FPP7|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP13|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ (((!\Registers_ALU[13]~input_o ))))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[12]~input_o )) # 
// (\Registers_ALU[47]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (\Registers_ALU[47]~input_o  & (!\Registers_ALU[12]~input_o ))) # (\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ 
// (((!\Registers_ALU[13]~input_o ))))) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[46]~input_o ),
	.datac(!\Registers_ALU[12]~input_o ),
	.datad(!\Registers_ALU[13]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP13|PartialProduct .lut_mask = 64'h51625162579B579B;
defparam \Mul|FPP7|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y46_N21
cyclonev_lcell_comb \Mul|Add22|Carry[17] (
// Equation(s):
// \Mul|Add22|Carry [17] = ( \Mul|FPP6|BPP14|PartialProduct~combout  & ( ((!\Mul|Add22|Carry [15] & (\Mul|FPP7|BPP11|PartialProduct~combout  & \Mul|FPP6|BPP13|PartialProduct~combout )) # (\Mul|Add22|Carry [15] & ((\Mul|FPP6|BPP13|PartialProduct~combout ) # 
// (\Mul|FPP7|BPP11|PartialProduct~combout )))) # (\Mul|FPP7|BPP12|PartialProduct~combout ) ) ) # ( !\Mul|FPP6|BPP14|PartialProduct~combout  & ( (\Mul|FPP7|BPP12|PartialProduct~combout  & ((!\Mul|Add22|Carry [15] & (\Mul|FPP7|BPP11|PartialProduct~combout  & 
// \Mul|FPP6|BPP13|PartialProduct~combout )) # (\Mul|Add22|Carry [15] & ((\Mul|FPP6|BPP13|PartialProduct~combout ) # (\Mul|FPP7|BPP11|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add22|Carry [15]),
	.datab(!\Mul|FPP7|BPP11|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP13|PartialProduct~combout ),
	.datad(!\Mul|FPP7|BPP12|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP14|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[17] .extended_lut = "off";
defparam \Mul|Add22|Carry[17] .lut_mask = 64'h0017001717FF17FF;
defparam \Mul|Add22|Carry[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N15
cyclonev_lcell_comb \Mul|FPP6|BPP15|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP15|PartialProduct~combout  = ( \Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (!\Registers_ALU[15]~input_o  $ ((!\Registers_ALU[45]~input_o )))) # (\Registers_ALU[43]~input_o  & (((\Registers_ALU[14]~input_o ) # 
// (\Registers_ALU[45]~input_o )))) ) ) # ( !\Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (((\Registers_ALU[45]~input_o  & !\Registers_ALU[14]~input_o )))) # (\Registers_ALU[43]~input_o  & (!\Registers_ALU[15]~input_o  $ 
// ((!\Registers_ALU[45]~input_o )))) ) )

	.dataa(!\Registers_ALU[15]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[45]~input_o ),
	.datad(!\Registers_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[44]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP15|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP15|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP15|PartialProduct .lut_mask = 64'h1E121E124B7B4B7B;
defparam \Mul|FPP6|BPP15|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N51
cyclonev_lcell_comb \Mul|Add22|Result[17] (
// Equation(s):
// \Mul|Add22|Result [17] = ( \Mul|FPP6|BPP15|PartialProduct~combout  & ( !\Mul|FPP7|BPP13|PartialProduct~combout  $ (\Mul|Add22|Carry [17]) ) ) # ( !\Mul|FPP6|BPP15|PartialProduct~combout  & ( !\Mul|FPP7|BPP13|PartialProduct~combout  $ (!\Mul|Add22|Carry 
// [17]) ) )

	.dataa(!\Mul|FPP7|BPP13|PartialProduct~combout ),
	.datab(gnd),
	.datac(!\Mul|Add22|Carry [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP15|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[17] .extended_lut = "off";
defparam \Mul|Add22|Result[17] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add22|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N12
cyclonev_lcell_comb \Mul|Add26B|Result[21] (
// Equation(s):
// \Mul|Add26B|Result [21] = ( \Mul|Add26A|Carry [20] & ( \Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [21] $ (!\Mul|Add22|Result [17] $ (((\Mul|Add26B|Carry [20] & \Mul|Add22|Result [16])))) ) ) ) # ( !\Mul|Add26A|Carry [20] & ( 
// \Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [21] $ (!\Mul|Add22|Result [17] $ (((\Mul|Add22|Result [16]) # (\Mul|Add26B|Carry [20])))) ) ) ) # ( \Mul|Add26A|Carry [20] & ( !\Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [21] $ 
// (!\Mul|Add22|Result [17] $ (((\Mul|Add22|Result [16]) # (\Mul|Add26B|Carry [20])))) ) ) ) # ( !\Mul|Add26A|Carry [20] & ( !\Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [21] $ (!\Mul|Add22|Result [17] $ (((\Mul|Add26B|Carry [20] & \Mul|Add22|Result 
// [16])))) ) ) )

	.dataa(!\Mul|Add26B|Carry [20]),
	.datab(!\Mul|Add26A|Result [21]),
	.datac(!\Mul|Add22|Result [16]),
	.datad(!\Mul|Add22|Result [17]),
	.datae(!\Mul|Add26A|Carry [20]),
	.dataf(!\Mul|Add26A|Carry~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[21] .extended_lut = "off";
defparam \Mul|Add26B|Result[21] .lut_mask = 64'h36C96C936C9336C9;
defparam \Mul|Add26B|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N0
cyclonev_lcell_comb \Mul|Add32C|Carry~11 (
// Equation(s):
// \Mul|Add32C|Carry~11_combout  = ( \Mul|Add30|Result [25] & ( \Mul|Add26B|Result [21] & ( !\Mul|Add32A|Result [27] $ (((!\Mul|Add32B|Carry [26] & (!\Mul|Add30|Result [24] & !\Mul|Add32A|Result [26])) # (\Mul|Add32B|Carry [26] & ((!\Mul|Add30|Result [24]) # 
// (!\Mul|Add32A|Result [26]))))) ) ) ) # ( !\Mul|Add30|Result [25] & ( \Mul|Add26B|Result [21] & ( !\Mul|Add32A|Result [27] $ (((!\Mul|Add32B|Carry [26] & ((\Mul|Add32A|Result [26]) # (\Mul|Add30|Result [24]))) # (\Mul|Add32B|Carry [26] & (\Mul|Add30|Result 
// [24] & \Mul|Add32A|Result [26])))) ) ) ) # ( \Mul|Add30|Result [25] & ( !\Mul|Add26B|Result [21] & ( !\Mul|Add32A|Result [27] $ (((!\Mul|Add32B|Carry [26] & ((\Mul|Add32A|Result [26]) # (\Mul|Add30|Result [24]))) # (\Mul|Add32B|Carry [26] & 
// (\Mul|Add30|Result [24] & \Mul|Add32A|Result [26])))) ) ) ) # ( !\Mul|Add30|Result [25] & ( !\Mul|Add26B|Result [21] & ( !\Mul|Add32A|Result [27] $ (((!\Mul|Add32B|Carry [26] & (!\Mul|Add30|Result [24] & !\Mul|Add32A|Result [26])) # (\Mul|Add32B|Carry 
// [26] & ((!\Mul|Add30|Result [24]) # (!\Mul|Add32A|Result [26]))))) ) ) )

	.dataa(!\Mul|Add32B|Carry [26]),
	.datab(!\Mul|Add32A|Result [27]),
	.datac(!\Mul|Add30|Result [24]),
	.datad(!\Mul|Add32A|Result [26]),
	.datae(!\Mul|Add30|Result [25]),
	.dataf(!\Mul|Add26B|Result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry~11 .extended_lut = "off";
defparam \Mul|Add32C|Carry~11 .lut_mask = 64'h399CC663C663399C;
defparam \Mul|Add32C|Carry~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N33
cyclonev_lcell_comb \Mul|Add18B|Carry[13] (
// Equation(s):
// \Mul|Add18B|Carry [13] = ( \Mul|Add18B|Carry [12] & ( (\Mul|Add14|Result [8]) # (\Mul|Add18A|Result [12]) ) ) # ( !\Mul|Add18B|Carry [12] & ( (\Mul|Add18A|Result [12] & \Mul|Add14|Result [8]) ) )

	.dataa(!\Mul|Add18A|Result [12]),
	.datab(gnd),
	.datac(!\Mul|Add14|Result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18B|Carry [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[13] .extended_lut = "off";
defparam \Mul|Add18B|Carry[13] .lut_mask = 64'h050505055F5F5F5F;
defparam \Mul|Add18B|Carry[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N48
cyclonev_lcell_comb \Mul|FPP13|BPP1|PartialProduct (
// Equation(s):
// \Mul|FPP13|BPP1|PartialProduct~combout  = ( \Registers_ALU[58]~input_o  & ( (!\Registers_ALU[57]~input_o  & (!\Registers_ALU[1]~input_o  $ ((!\Registers_ALU[59]~input_o )))) # (\Registers_ALU[57]~input_o  & (((\Registers_ALU[0]~input_o ) # 
// (\Registers_ALU[59]~input_o )))) ) ) # ( !\Registers_ALU[58]~input_o  & ( (!\Registers_ALU[57]~input_o  & (((\Registers_ALU[59]~input_o  & !\Registers_ALU[0]~input_o )))) # (\Registers_ALU[57]~input_o  & (!\Registers_ALU[1]~input_o  $ 
// ((!\Registers_ALU[59]~input_o )))) ) )

	.dataa(!\Registers_ALU[1]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[59]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[58]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP13|BPP1|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP13|BPP1|PartialProduct .extended_lut = "off";
defparam \Mul|FPP13|BPP1|PartialProduct .lut_mask = 64'h1E121E124B7B4B7B;
defparam \Mul|FPP13|BPP1|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N12
cyclonev_lcell_comb \Mul|FPP12|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP12|BPP3|PartialProduct~combout  = ( \Registers_ALU[56]~input_o  & ( (!\Registers_ALU[55]~input_o  & (!\Registers_ALU[57]~input_o  $ ((!\Registers_ALU[3]~input_o )))) # (\Registers_ALU[55]~input_o  & (((\Registers_ALU[2]~input_o )) # 
// (\Registers_ALU[57]~input_o ))) ) ) # ( !\Registers_ALU[56]~input_o  & ( (!\Registers_ALU[55]~input_o  & (\Registers_ALU[57]~input_o  & ((!\Registers_ALU[2]~input_o )))) # (\Registers_ALU[55]~input_o  & (!\Registers_ALU[57]~input_o  $ 
// ((!\Registers_ALU[3]~input_o )))) ) )

	.dataa(!\Registers_ALU[55]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[3]~input_o ),
	.datad(!\Registers_ALU[2]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[56]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP12|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP12|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP12|BPP3|PartialProduct .lut_mask = 64'h36143614397D397D;
defparam \Mul|FPP12|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N36
cyclonev_lcell_comb \Mul|Add10A|Carry~1 (
// Equation(s):
// \Mul|Add10A|Carry~1_combout  = ( \Mul|FPP12|BPP3|PartialProduct~combout  & ( !\Mul|FPP13|BPP1|PartialProduct~combout  ) ) # ( !\Mul|FPP12|BPP3|PartialProduct~combout  & ( \Mul|FPP13|BPP1|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP13|BPP1|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP12|BPP3|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Carry~1 .extended_lut = "off";
defparam \Mul|Add10A|Carry~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add10A|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N39
cyclonev_lcell_comb \Mul|Add10B|Result[5] (
// Equation(s):
// \Mul|Add10B|Result [5] = ( \Registers_ALU[59]~input_o  & ( !\Mul|Add10A|Carry~1_combout  $ (((!\Mul|FPP12|BPP2|PartialProduct~0_combout  & (\Mul|FPP13|BPP0|PartialProduct~0_combout  & !\Mul|Add10A|Carry~0_combout )) # 
// (\Mul|FPP12|BPP2|PartialProduct~0_combout  & (!\Mul|FPP13|BPP0|PartialProduct~0_combout  & \Mul|Add10A|Carry~0_combout )))) ) ) # ( !\Registers_ALU[59]~input_o  & ( !\Mul|Add10A|Carry~1_combout  $ (((!\Mul|FPP12|BPP2|PartialProduct~0_combout  & 
// ((!\Mul|FPP13|BPP0|PartialProduct~0_combout ) # (!\Mul|Add10A|Carry~0_combout ))) # (\Mul|FPP12|BPP2|PartialProduct~0_combout  & (!\Mul|FPP13|BPP0|PartialProduct~0_combout  & !\Mul|Add10A|Carry~0_combout )))) ) )

	.dataa(!\Mul|Add10A|Carry~1_combout ),
	.datab(!\Mul|FPP12|BPP2|PartialProduct~0_combout ),
	.datac(!\Mul|FPP13|BPP0|PartialProduct~0_combout ),
	.datad(!\Mul|Add10A|Carry~0_combout ),
	.datae(gnd),
	.dataf(!\Registers_ALU[59]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Result[5] .extended_lut = "off";
defparam \Mul|Add10B|Result[5] .lut_mask = 64'h566A566AA69AA69A;
defparam \Mul|Add10B|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N51
cyclonev_lcell_comb \Mul|Add14|Carry[9] (
// Equation(s):
// \Mul|Add14|Carry [9] = ( \Mul|Add14|Carry [8] & ( (\Mul|FPP10|BPP6|PartialProduct~combout ) # (\Mul|FPP11|BPP4|PartialProduct~combout ) ) ) # ( !\Mul|Add14|Carry [8] & ( (\Mul|FPP11|BPP4|PartialProduct~combout  & \Mul|FPP10|BPP6|PartialProduct~combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP11|BPP4|PartialProduct~combout ),
	.datad(!\Mul|FPP10|BPP6|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add14|Carry [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry[9] .extended_lut = "off";
defparam \Mul|Add14|Carry[9] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add14|Carry[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N27
cyclonev_lcell_comb \Mul|FPP10|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP7|PartialProduct~combout  = ( \Registers_ALU[7]~input_o  & ( \Registers_ALU[51]~input_o  & ( (!\Registers_ALU[53]~input_o  & ((!\Registers_ALU[52]~input_o ) # (\Registers_ALU[6]~input_o ))) # (\Registers_ALU[53]~input_o  & 
// ((\Registers_ALU[52]~input_o ))) ) ) ) # ( !\Registers_ALU[7]~input_o  & ( \Registers_ALU[51]~input_o  & ( ((\Registers_ALU[6]~input_o  & \Registers_ALU[52]~input_o )) # (\Registers_ALU[53]~input_o ) ) ) ) # ( \Registers_ALU[7]~input_o  & ( 
// !\Registers_ALU[51]~input_o  & ( (!\Registers_ALU[53]~input_o  & ((\Registers_ALU[52]~input_o ))) # (\Registers_ALU[53]~input_o  & (!\Registers_ALU[6]~input_o  & !\Registers_ALU[52]~input_o )) ) ) ) # ( !\Registers_ALU[7]~input_o  & ( 
// !\Registers_ALU[51]~input_o  & ( (\Registers_ALU[53]~input_o  & ((!\Registers_ALU[6]~input_o ) # (\Registers_ALU[52]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[53]~input_o ),
	.datab(!\Registers_ALU[6]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[52]~input_o ),
	.datae(!\Registers_ALU[7]~input_o ),
	.dataf(!\Registers_ALU[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP7|PartialProduct .lut_mask = 64'h445544AA5577AA77;
defparam \Mul|FPP10|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N21
cyclonev_lcell_comb \Mul|FPP11|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP5|PartialProduct~combout  = ( \Registers_ALU[53]~input_o  & ( (!\Registers_ALU[54]~input_o  & (!\Registers_ALU[55]~input_o  $ (((!\Registers_ALU[5]~input_o ))))) # (\Registers_ALU[54]~input_o  & (((\Registers_ALU[4]~input_o )) # 
// (\Registers_ALU[55]~input_o ))) ) ) # ( !\Registers_ALU[53]~input_o  & ( (!\Registers_ALU[54]~input_o  & (\Registers_ALU[55]~input_o  & (!\Registers_ALU[4]~input_o ))) # (\Registers_ALU[54]~input_o  & (!\Registers_ALU[55]~input_o  $ 
// (((!\Registers_ALU[5]~input_o ))))) ) )

	.dataa(!\Registers_ALU[54]~input_o ),
	.datab(!\Registers_ALU[55]~input_o ),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!\Registers_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP5|PartialProduct .lut_mask = 64'h31643164379D379D;
defparam \Mul|FPP11|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N33
cyclonev_lcell_comb \Mul|Add14|Result[9] (
// Equation(s):
// \Mul|Add14|Result [9] = ( \Mul|FPP11|BPP5|PartialProduct~combout  & ( !\Mul|Add14|Carry [9] $ (\Mul|FPP10|BPP7|PartialProduct~combout ) ) ) # ( !\Mul|FPP11|BPP5|PartialProduct~combout  & ( !\Mul|Add14|Carry [9] $ (!\Mul|FPP10|BPP7|PartialProduct~combout ) 
// ) )

	.dataa(!\Mul|Add14|Carry [9]),
	.datab(!\Mul|FPP10|BPP7|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP11|BPP5|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[9] .extended_lut = "off";
defparam \Mul|Add14|Result[9] .lut_mask = 64'h6666666699999999;
defparam \Mul|Add14|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N39
cyclonev_lcell_comb \Mul|Add18A|Carry[13] (
// Equation(s):
// \Mul|Add18A|Carry [13] = ( \Mul|FPP9|BPP8|PartialProduct~combout  & ( (\Mul|Add18A|Carry [12]) # (\Mul|FPP8|BPP10|PartialProduct~combout ) ) ) # ( !\Mul|FPP9|BPP8|PartialProduct~combout  & ( (\Mul|FPP8|BPP10|PartialProduct~combout  & \Mul|Add18A|Carry 
// [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP8|BPP10|PartialProduct~combout ),
	.datad(!\Mul|Add18A|Carry [12]),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP8|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[13] .extended_lut = "off";
defparam \Mul|Add18A|Carry[13] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add18A|Carry[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N6
cyclonev_lcell_comb \Mul|FPP8|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP11|PartialProduct~combout  = ( \Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ (((!\Registers_ALU[11]~input_o ))))) # (\Registers_ALU[47]~input_o  & (((\Registers_ALU[10]~input_o )) # 
// (\Registers_ALU[49]~input_o ))) ) ) # ( !\Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[49]~input_o  & (!\Registers_ALU[10]~input_o ))) # (\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ 
// (((!\Registers_ALU[11]~input_o ))))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[10]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP11|PartialProduct .lut_mask = 64'h51625162579B579B;
defparam \Mul|FPP8|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N24
cyclonev_lcell_comb \Mul|FPP9|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP9|PartialProduct~combout  = ( \Registers_ALU[51]~input_o  & ( (!\Registers_ALU[49]~input_o  & ((!\Registers_ALU[50]~input_o  & (!\Registers_ALU[8]~input_o )) # (\Registers_ALU[50]~input_o  & ((!\Registers_ALU[9]~input_o ))))) # 
// (\Registers_ALU[49]~input_o  & (((!\Registers_ALU[9]~input_o ) # (\Registers_ALU[50]~input_o )))) ) ) # ( !\Registers_ALU[51]~input_o  & ( (!\Registers_ALU[49]~input_o  & (((\Registers_ALU[50]~input_o  & \Registers_ALU[9]~input_o )))) # 
// (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[50]~input_o  & ((\Registers_ALU[9]~input_o ))) # (\Registers_ALU[50]~input_o  & (\Registers_ALU[8]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[8]~input_o ),
	.datac(!\Registers_ALU[50]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP9|PartialProduct .lut_mask = 64'h015B015BDF85DF85;
defparam \Mul|FPP9|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N30
cyclonev_lcell_comb \Mul|Add18A|Carry~1 (
// Equation(s):
// \Mul|Add18A|Carry~1_combout  = ( \Mul|FPP9|BPP9|PartialProduct~combout  & ( !\Mul|FPP8|BPP11|PartialProduct~combout  ) ) # ( !\Mul|FPP9|BPP9|PartialProduct~combout  & ( \Mul|FPP8|BPP11|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP8|BPP11|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP9|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry~1 .extended_lut = "off";
defparam \Mul|Add18A|Carry~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add18A|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N57
cyclonev_lcell_comb \Mul|Add18B|Carry~2 (
// Equation(s):
// \Mul|Add18B|Carry~2_combout  = ( \Mul|Add18A|Carry~1_combout  & ( !\Mul|Add14|Result [9] $ (\Mul|Add18A|Carry [13]) ) ) # ( !\Mul|Add18A|Carry~1_combout  & ( !\Mul|Add14|Result [9] $ (!\Mul|Add18A|Carry [13]) ) )

	.dataa(!\Mul|Add14|Result [9]),
	.datab(!\Mul|Add18A|Carry [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add18A|Carry~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry~2 .extended_lut = "off";
defparam \Mul|Add18B|Carry~2 .lut_mask = 64'h6666666699999999;
defparam \Mul|Add18B|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N30
cyclonev_lcell_comb \Mul|Add18C|Result[13] (
// Equation(s):
// \Mul|Add18C|Result [13] = ( \Mul|Add18B|Carry~2_combout  & ( \Mul|Add10B|Carry~0_combout  & ( !\Mul|Add18B|Carry [13] $ (!\Mul|Add10B|Result [5] $ (((!\Mul|Add18B|Result [12]) # (!\Mul|Add18C|Carry [12])))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout  & ( 
// \Mul|Add10B|Carry~0_combout  & ( !\Mul|Add18B|Carry [13] $ (!\Mul|Add10B|Result [5] $ (((\Mul|Add18B|Result [12] & \Mul|Add18C|Carry [12])))) ) ) ) # ( \Mul|Add18B|Carry~2_combout  & ( !\Mul|Add10B|Carry~0_combout  & ( !\Mul|Add18B|Carry [13] $ 
// (!\Mul|Add10B|Result [5] $ (((!\Mul|Add18B|Result [12] & !\Mul|Add18C|Carry [12])))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout  & ( !\Mul|Add10B|Carry~0_combout  & ( !\Mul|Add18B|Carry [13] $ (!\Mul|Add10B|Result [5] $ (((\Mul|Add18C|Carry [12]) # 
// (\Mul|Add18B|Result [12])))) ) ) )

	.dataa(!\Mul|Add18B|Carry [13]),
	.datab(!\Mul|Add18B|Result [12]),
	.datac(!\Mul|Add18C|Carry [12]),
	.datad(!\Mul|Add10B|Result [5]),
	.datae(!\Mul|Add18B|Carry~2_combout ),
	.dataf(!\Mul|Add10B|Carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[13] .extended_lut = "off";
defparam \Mul|Add18C|Result[13] .lut_mask = 64'h6A95956A56A9A956;
defparam \Mul|Add18C|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N30
cyclonev_lcell_comb \Mul|Add32D|Carry~2 (
// Equation(s):
// \Mul|Add32D|Carry~2_combout  = ( \Mul|Add32C|Carry~10_combout  & ( \Mul|Add18C|Result [13] & ( !\Mul|Add32C|Carry~11_combout  $ (((\Mul|Add32B|Result [26]) # (\Mul|Add26B|Result [20]))) ) ) ) # ( !\Mul|Add32C|Carry~10_combout  & ( \Mul|Add18C|Result [13] 
// & ( !\Mul|Add32C|Carry~11_combout  $ (((!\Mul|Add26B|Result [20] & (\Mul|Add32C|Carry~9_combout  & \Mul|Add32B|Result [26])) # (\Mul|Add26B|Result [20] & ((\Mul|Add32B|Result [26]) # (\Mul|Add32C|Carry~9_combout ))))) ) ) ) # ( 
// \Mul|Add32C|Carry~10_combout  & ( !\Mul|Add18C|Result [13] & ( !\Mul|Add32C|Carry~11_combout  $ (((!\Mul|Add26B|Result [20] & !\Mul|Add32B|Result [26]))) ) ) ) # ( !\Mul|Add32C|Carry~10_combout  & ( !\Mul|Add18C|Result [13] & ( 
// !\Mul|Add32C|Carry~11_combout  $ (((!\Mul|Add26B|Result [20] & ((!\Mul|Add32C|Carry~9_combout ) # (!\Mul|Add32B|Result [26]))) # (\Mul|Add26B|Result [20] & (!\Mul|Add32C|Carry~9_combout  & !\Mul|Add32B|Result [26])))) ) ) )

	.dataa(!\Mul|Add26B|Result [20]),
	.datab(!\Mul|Add32C|Carry~9_combout ),
	.datac(!\Mul|Add32B|Result [26]),
	.datad(!\Mul|Add32C|Carry~11_combout ),
	.datae(!\Mul|Add32C|Carry~10_combout ),
	.dataf(!\Mul|Add18C|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry~2 .extended_lut = "off";
defparam \Mul|Add32D|Carry~2 .lut_mask = 64'h17E85FA0E817A05F;
defparam \Mul|Add32D|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N45
cyclonev_lcell_comb \LS|D27~feeder (
// Equation(s):
// \LS|D27~feeder_combout  = ( LSRDataIn[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D27~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D27~feeder .extended_lut = "off";
defparam \LS|D27~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D27~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y45_N47
dffeas \LS|D27 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D27~feeder_combout ),
	.asdata(\LS|D26~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D27 .is_wysiwyg = "true";
defparam \LS|D27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N45
cyclonev_lcell_comb \ALU_Registers[27]~21 (
// Equation(s):
// \ALU_Registers[27]~21_combout  = ( !\LS|D27~q  & ( (!\LSR|D27~q  & !\ASR|D27~q ) ) )

	.dataa(!\LSR|D27~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ASR|D27~q ),
	.datae(gnd),
	.dataf(!\LS|D27~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[27]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[27]~21 .extended_lut = "off";
defparam \ALU_Registers[27]~21 .lut_mask = 64'hAA00AA0000000000;
defparam \ALU_Registers[27]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N12
cyclonev_lcell_comb \ALU_Registers[27]~22 (
// Equation(s):
// \ALU_Registers[27]~22_combout  = ( \Control_ALU[31]~input_o  & ( \ALU_Registers[27]~21_combout  & ( !\Mul|Add32D|Carry [27] $ (!\Mul|Add32D|Carry~2_combout ) ) ) ) # ( !\Control_ALU[31]~input_o  & ( \ALU_Registers[27]~21_combout  & ( 
// (\ALU_Registers[27]~53_combout  & !\Control_ALU[23]~input_o ) ) ) ) # ( \Control_ALU[31]~input_o  & ( !\ALU_Registers[27]~21_combout  & ( !\Mul|Add32D|Carry [27] $ (!\Mul|Add32D|Carry~2_combout ) ) ) ) # ( !\Control_ALU[31]~input_o  & ( 
// !\ALU_Registers[27]~21_combout  & ( (\Control_ALU[23]~input_o ) # (\ALU_Registers[27]~53_combout ) ) ) )

	.dataa(!\Mul|Add32D|Carry [27]),
	.datab(!\ALU_Registers[27]~53_combout ),
	.datac(!\Mul|Add32D|Carry~2_combout ),
	.datad(!\Control_ALU[23]~input_o ),
	.datae(!\Control_ALU[31]~input_o ),
	.dataf(!\ALU_Registers[27]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[27]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[27]~22 .extended_lut = "off";
defparam \ALU_Registers[27]~22 .lut_mask = 64'h33FF5A5A33005A5A;
defparam \ALU_Registers[27]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N42
cyclonev_lcell_comb \ALU_Registers[27]$latch (
// Equation(s):
// \ALU_Registers[27]$latch~combout  = ( \ALU_Registers[27]$latch~combout  & ( (!\ALU_Registers[31]~3_combout ) # (\ALU_Registers[27]~22_combout ) ) ) # ( !\ALU_Registers[27]$latch~combout  & ( (\ALU_Registers[27]~22_combout  & \ALU_Registers[31]~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\ALU_Registers[27]~22_combout ),
	.datac(gnd),
	.datad(!\ALU_Registers[31]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[27]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[27]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[27]$latch .extended_lut = "off";
defparam \ALU_Registers[27]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_Registers[27]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N18
cyclonev_lcell_comb \Mul|Add32D|Carry~4 (
// Equation(s):
// \Mul|Add32D|Carry~4_combout  = ( \Mul|Add18C|Result [12] & ( \Mul|Add18C|Result [11] & ( (\Mul|Add32C|Result [26] & (\Mul|Add32D|Carry~2_combout  & ((\Mul|Add32D|Carry [25]) # (\Mul|Add32C|Result [25])))) ) ) ) # ( !\Mul|Add18C|Result [12] & ( 
// \Mul|Add18C|Result [11] & ( (\Mul|Add32D|Carry~2_combout  & (((\Mul|Add32D|Carry [25]) # (\Mul|Add32C|Result [25])) # (\Mul|Add32C|Result [26]))) ) ) ) # ( \Mul|Add18C|Result [12] & ( !\Mul|Add18C|Result [11] & ( (\Mul|Add32C|Result [26] & 
// (\Mul|Add32D|Carry~2_combout  & (\Mul|Add32C|Result [25] & \Mul|Add32D|Carry [25]))) ) ) ) # ( !\Mul|Add18C|Result [12] & ( !\Mul|Add18C|Result [11] & ( (\Mul|Add32D|Carry~2_combout  & (((\Mul|Add32C|Result [25] & \Mul|Add32D|Carry [25])) # 
// (\Mul|Add32C|Result [26]))) ) ) )

	.dataa(!\Mul|Add32C|Result [26]),
	.datab(!\Mul|Add32D|Carry~2_combout ),
	.datac(!\Mul|Add32C|Result [25]),
	.datad(!\Mul|Add32D|Carry [25]),
	.datae(!\Mul|Add18C|Result [12]),
	.dataf(!\Mul|Add18C|Result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry~4 .extended_lut = "off";
defparam \Mul|Add32D|Carry~4 .lut_mask = 64'h1113000113330111;
defparam \Mul|Add32D|Carry~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N33
cyclonev_lcell_comb \Mul|Add32B|Result[27] (
// Equation(s):
// \Mul|Add32B|Result [27] = ( \Mul|Add32B|Carry [26] & ( !\Mul|Add30|Result [25] $ (!\Mul|Add32A|Result [27] $ (((\Mul|Add30|Result [24] & \Mul|Add32A|Result [26])))) ) ) # ( !\Mul|Add32B|Carry [26] & ( !\Mul|Add30|Result [25] $ (!\Mul|Add32A|Result [27] $ 
// (((\Mul|Add32A|Result [26]) # (\Mul|Add30|Result [24])))) ) )

	.dataa(!\Mul|Add30|Result [24]),
	.datab(!\Mul|Add30|Result [25]),
	.datac(!\Mul|Add32A|Result [27]),
	.datad(!\Mul|Add32A|Result [26]),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Carry [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[27] .extended_lut = "off";
defparam \Mul|Add32B|Result[27] .lut_mask = 64'h69C369C33C693C69;
defparam \Mul|Add32B|Result[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y44_N3
cyclonev_lcell_comb \Mul|Add32C|Carry[28] (
// Equation(s):
// \Mul|Add32C|Carry [28] = ( \Mul|Add26B|Result [20] & ( \Mul|Add32B|Result [27] & ( (!\Mul|Add32B|Result [26] & (!\Mul|Add32C|Carry~10_combout  & (!\Mul|Add32C|Carry~9_combout  & !\Mul|Add26B|Result [21]))) ) ) ) # ( !\Mul|Add26B|Result [20] & ( 
// \Mul|Add32B|Result [27] & ( (!\Mul|Add26B|Result [21] & ((!\Mul|Add32B|Result [26]) # ((!\Mul|Add32C|Carry~10_combout  & !\Mul|Add32C|Carry~9_combout )))) ) ) ) # ( \Mul|Add26B|Result [20] & ( !\Mul|Add32B|Result [27] & ( (!\Mul|Add26B|Result [21]) # 
// ((!\Mul|Add32B|Result [26] & (!\Mul|Add32C|Carry~10_combout  & !\Mul|Add32C|Carry~9_combout ))) ) ) ) # ( !\Mul|Add26B|Result [20] & ( !\Mul|Add32B|Result [27] & ( (!\Mul|Add32B|Result [26]) # ((!\Mul|Add26B|Result [21]) # ((!\Mul|Add32C|Carry~10_combout  
// & !\Mul|Add32C|Carry~9_combout ))) ) ) )

	.dataa(!\Mul|Add32B|Result [26]),
	.datab(!\Mul|Add32C|Carry~10_combout ),
	.datac(!\Mul|Add32C|Carry~9_combout ),
	.datad(!\Mul|Add26B|Result [21]),
	.datae(!\Mul|Add26B|Result [20]),
	.dataf(!\Mul|Add32B|Result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[28] .extended_lut = "off";
defparam \Mul|Add32C|Carry[28] .lut_mask = 64'hFFEAFF80EA008000;
defparam \Mul|Add32C|Carry[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N27
cyclonev_lcell_comb \Mul|FPP1|BPP26|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP26|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (!\Registers_ALU[25]~input_o )) # (\Registers_ALU[34]~input_o  & ((!\Registers_ALU[26]~input_o ))))) # 
// (\Registers_ALU[33]~input_o  & (((!\Registers_ALU[26]~input_o ) # (\Registers_ALU[34]~input_o )))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & (((\Registers_ALU[26]~input_o  & \Registers_ALU[34]~input_o )))) # 
// (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((\Registers_ALU[26]~input_o ))) # (\Registers_ALU[34]~input_o  & (\Registers_ALU[25]~input_o )))) ) )

	.dataa(!\Registers_ALU[25]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[26]~input_o ),
	.datad(!\Registers_ALU[34]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP26|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP26|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP26|PartialProduct .lut_mask = 64'h031D031DB8F3B8F3;
defparam \Mul|FPP1|BPP26|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N54
cyclonev_lcell_comb \Mul|FPP0|BPP28|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP28|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[28]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[27]~input_o ) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[28]~input_o ),
	.datac(!\Registers_ALU[27]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[32]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP28|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP28|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP28|PartialProduct~0 .lut_mask = 64'h5050666650506666;
defparam \Mul|FPP0|BPP28|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N54
cyclonev_lcell_comb \Mul|Add32A|Carry~22 (
// Equation(s):
// \Mul|Add32A|Carry~22_combout  = ( \Mul|FPP0|BPP28|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP26|PartialProduct~combout  ) ) # ( !\Mul|FPP0|BPP28|PartialProduct~0_combout  & ( \Mul|FPP1|BPP26|PartialProduct~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP1|BPP26|PartialProduct~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP28|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry~22 .extended_lut = "off";
defparam \Mul|Add32A|Carry~22 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mul|Add32A|Carry~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N0
cyclonev_lcell_comb \Mul|FPP3|BPP22|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP22|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[21]~input_o ))) # (\Registers_ALU[38]~input_o  & (!\Registers_ALU[22]~input_o )))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[22]~input_o ) # ((\Registers_ALU[38]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[22]~input_o  & (\Registers_ALU[38]~input_o ))) # 
// (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[38]~input_o  & (\Registers_ALU[22]~input_o )) # (\Registers_ALU[38]~input_o  & ((\Registers_ALU[21]~input_o ))))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[22]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\Registers_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP22|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP22|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP22|PartialProduct .lut_mask = 64'h12171217ED4DED4D;
defparam \Mul|FPP3|BPP22|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N42
cyclonev_lcell_comb \Mul|FPP2|BPP24|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP24|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & (!\Registers_ALU[23]~input_o )) # (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[24]~input_o ))))) # 
// (\Registers_ALU[36]~input_o  & (((!\Registers_ALU[24]~input_o ) # (\Registers_ALU[35]~input_o )))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[36]~input_o  & (((\Registers_ALU[24]~input_o  & \Registers_ALU[35]~input_o )))) # 
// (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[35]~input_o  & ((\Registers_ALU[24]~input_o ))) # (\Registers_ALU[35]~input_o  & (\Registers_ALU[23]~input_o )))) ) )

	.dataa(!\Registers_ALU[23]~input_o ),
	.datab(!\Registers_ALU[24]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\Registers_ALU[35]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP24|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP24|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP24|PartialProduct .lut_mask = 64'h03350335ACCFACCF;
defparam \Mul|FPP2|BPP24|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N21
cyclonev_lcell_comb \Mul|Add30|Carry~11 (
// Equation(s):
// \Mul|Add30|Carry~11_combout  = ( \Mul|FPP2|BPP24|PartialProduct~combout  & ( !\Mul|FPP3|BPP22|PartialProduct~combout  ) ) # ( !\Mul|FPP2|BPP24|PartialProduct~combout  & ( \Mul|FPP3|BPP22|PartialProduct~combout  ) )

	.dataa(!\Mul|FPP3|BPP22|PartialProduct~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP24|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~11 .extended_lut = "off";
defparam \Mul|Add30|Carry~11 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Mul|Add30|Carry~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N6
cyclonev_lcell_comb \Mul|Add30|Result[26] (
// Equation(s):
// \Mul|Add30|Result [26] = ( \Mul|FPP3|BPP20|PartialProduct~combout  & ( \Mul|FPP3|BPP21|PartialProduct~combout  & ( !\Mul|Add30|Carry~11_combout  $ (((!\Mul|Add30|Carry [24] & (!\Mul|FPP2|BPP22|PartialProduct~combout  & 
// !\Mul|FPP2|BPP23|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP3|BPP20|PartialProduct~combout  & ( \Mul|FPP3|BPP21|PartialProduct~combout  & ( !\Mul|Add30|Carry~11_combout  $ (((!\Mul|FPP2|BPP23|PartialProduct~combout  & ((!\Mul|Add30|Carry [24]) # 
// (!\Mul|FPP2|BPP22|PartialProduct~combout ))))) ) ) ) # ( \Mul|FPP3|BPP20|PartialProduct~combout  & ( !\Mul|FPP3|BPP21|PartialProduct~combout  & ( !\Mul|Add30|Carry~11_combout  $ (((!\Mul|FPP2|BPP23|PartialProduct~combout ) # ((!\Mul|Add30|Carry [24] & 
// !\Mul|FPP2|BPP22|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP3|BPP20|PartialProduct~combout  & ( !\Mul|FPP3|BPP21|PartialProduct~combout  & ( !\Mul|Add30|Carry~11_combout  $ (((!\Mul|Add30|Carry [24]) # ((!\Mul|FPP2|BPP22|PartialProduct~combout ) # 
// (!\Mul|FPP2|BPP23|PartialProduct~combout )))) ) ) )

	.dataa(!\Mul|Add30|Carry [24]),
	.datab(!\Mul|FPP2|BPP22|PartialProduct~combout ),
	.datac(!\Mul|FPP2|BPP23|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry~11_combout ),
	.datae(!\Mul|FPP3|BPP20|PartialProduct~combout ),
	.dataf(!\Mul|FPP3|BPP21|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[26] .extended_lut = "off";
defparam \Mul|Add30|Result[26] .lut_mask = 64'h01FE07F81FE07F80;
defparam \Mul|Add30|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N36
cyclonev_lcell_comb \Mul|Add32B|Carry~15 (
// Equation(s):
// \Mul|Add32B|Carry~15_combout  = ( \Mul|Add32A|Carry~22_combout  & ( \Mul|Add30|Result [26] & ( (!\Mul|FPP1|BPP25|PartialProduct~combout  & (\Mul|FPP0|BPP27|PartialProduct~0_combout  & ((\Mul|Add32A|Carry~21_combout ) # (\Mul|Add32A|Carry~20_combout )))) # 
// (\Mul|FPP1|BPP25|PartialProduct~combout  & (((\Mul|FPP0|BPP27|PartialProduct~0_combout ) # (\Mul|Add32A|Carry~21_combout )) # (\Mul|Add32A|Carry~20_combout ))) ) ) ) # ( !\Mul|Add32A|Carry~22_combout  & ( \Mul|Add30|Result [26] & ( 
// (!\Mul|FPP1|BPP25|PartialProduct~combout  & ((!\Mul|FPP0|BPP27|PartialProduct~0_combout ) # ((!\Mul|Add32A|Carry~20_combout  & !\Mul|Add32A|Carry~21_combout )))) # (\Mul|FPP1|BPP25|PartialProduct~combout  & (!\Mul|Add32A|Carry~20_combout  & 
// (!\Mul|Add32A|Carry~21_combout  & !\Mul|FPP0|BPP27|PartialProduct~0_combout ))) ) ) ) # ( \Mul|Add32A|Carry~22_combout  & ( !\Mul|Add30|Result [26] & ( (!\Mul|FPP1|BPP25|PartialProduct~combout  & ((!\Mul|FPP0|BPP27|PartialProduct~0_combout ) # 
// ((!\Mul|Add32A|Carry~20_combout  & !\Mul|Add32A|Carry~21_combout )))) # (\Mul|FPP1|BPP25|PartialProduct~combout  & (!\Mul|Add32A|Carry~20_combout  & (!\Mul|Add32A|Carry~21_combout  & !\Mul|FPP0|BPP27|PartialProduct~0_combout ))) ) ) ) # ( 
// !\Mul|Add32A|Carry~22_combout  & ( !\Mul|Add30|Result [26] & ( (!\Mul|FPP1|BPP25|PartialProduct~combout  & (\Mul|FPP0|BPP27|PartialProduct~0_combout  & ((\Mul|Add32A|Carry~21_combout ) # (\Mul|Add32A|Carry~20_combout )))) # 
// (\Mul|FPP1|BPP25|PartialProduct~combout  & (((\Mul|FPP0|BPP27|PartialProduct~0_combout ) # (\Mul|Add32A|Carry~21_combout )) # (\Mul|Add32A|Carry~20_combout ))) ) ) )

	.dataa(!\Mul|Add32A|Carry~20_combout ),
	.datab(!\Mul|FPP1|BPP25|PartialProduct~combout ),
	.datac(!\Mul|Add32A|Carry~21_combout ),
	.datad(!\Mul|FPP0|BPP27|PartialProduct~0_combout ),
	.datae(!\Mul|Add32A|Carry~22_combout ),
	.dataf(!\Mul|Add30|Result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry~15 .extended_lut = "off";
defparam \Mul|Add32B|Carry~15 .lut_mask = 64'h137FEC80EC80137F;
defparam \Mul|Add32B|Carry~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N36
cyclonev_lcell_comb \Mul|Add32B|Result[28] (
// Equation(s):
// \Mul|Add32B|Result [28] = ( \Mul|Add30|Result [24] & ( \Mul|Add32B|Carry [26] & ( !\Mul|Add32B|Carry~15_combout  $ (((!\Mul|Add32A|Result [27] & ((!\Mul|Add32A|Result [26]) # (!\Mul|Add30|Result [25]))) # (\Mul|Add32A|Result [27] & (!\Mul|Add32A|Result 
// [26] & !\Mul|Add30|Result [25])))) ) ) ) # ( !\Mul|Add30|Result [24] & ( \Mul|Add32B|Carry [26] & ( !\Mul|Add32B|Carry~15_combout  $ (((!\Mul|Add32A|Result [27]) # (!\Mul|Add30|Result [25]))) ) ) ) # ( \Mul|Add30|Result [24] & ( !\Mul|Add32B|Carry [26] & 
// ( !\Mul|Add32B|Carry~15_combout  $ (((!\Mul|Add32A|Result [27] & !\Mul|Add30|Result [25]))) ) ) ) # ( !\Mul|Add30|Result [24] & ( !\Mul|Add32B|Carry [26] & ( !\Mul|Add32B|Carry~15_combout  $ (((!\Mul|Add32A|Result [27] & ((!\Mul|Add32A|Result [26]) # 
// (!\Mul|Add30|Result [25]))) # (\Mul|Add32A|Result [27] & (!\Mul|Add32A|Result [26] & !\Mul|Add30|Result [25])))) ) ) )

	.dataa(!\Mul|Add32B|Carry~15_combout ),
	.datab(!\Mul|Add32A|Result [27]),
	.datac(!\Mul|Add32A|Result [26]),
	.datad(!\Mul|Add30|Result [25]),
	.datae(!\Mul|Add30|Result [24]),
	.dataf(!\Mul|Add32B|Carry [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[28] .extended_lut = "off";
defparam \Mul|Add32B|Result[28] .lut_mask = 64'h566A66AA5566566A;
defparam \Mul|Add32B|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N45
cyclonev_lcell_comb \Mul|Add26A|Carry[22] (
// Equation(s):
// \Mul|Add26A|Carry [22] = ( \Mul|FPP5|BPP16|PartialProduct~combout  & ( (!\Mul|FPP4|BPP19|PartialProduct~combout  & (\Mul|FPP5|BPP17|PartialProduct~combout  & ((\Mul|FPP4|BPP18|PartialProduct~combout ) # (\Mul|Add26A|Carry [20])))) # 
// (\Mul|FPP4|BPP19|PartialProduct~combout  & (((\Mul|FPP4|BPP18|PartialProduct~combout ) # (\Mul|Add26A|Carry [20])) # (\Mul|FPP5|BPP17|PartialProduct~combout ))) ) ) # ( !\Mul|FPP5|BPP16|PartialProduct~combout  & ( (!\Mul|FPP4|BPP19|PartialProduct~combout  
// & (\Mul|FPP5|BPP17|PartialProduct~combout  & (\Mul|Add26A|Carry [20] & \Mul|FPP4|BPP18|PartialProduct~combout ))) # (\Mul|FPP4|BPP19|PartialProduct~combout  & (((\Mul|Add26A|Carry [20] & \Mul|FPP4|BPP18|PartialProduct~combout )) # 
// (\Mul|FPP5|BPP17|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP4|BPP19|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP17|PartialProduct~combout ),
	.datac(!\Mul|Add26A|Carry [20]),
	.datad(!\Mul|FPP4|BPP18|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP5|BPP16|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[22] .extended_lut = "off";
defparam \Mul|Add26A|Carry[22] .lut_mask = 64'h1117111717771777;
defparam \Mul|Add26A|Carry[22] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N21
cyclonev_lcell_comb \Mul|FPP4|BPP20|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP20|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (!\Registers_ALU[20]~input_o  $ ((!\Registers_ALU[41]~input_o )))) # (\Registers_ALU[40]~input_o  & (((\Registers_ALU[19]~input_o ) # 
// (\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[40]~input_o  & (((\Registers_ALU[41]~input_o  & !\Registers_ALU[19]~input_o )))) # (\Registers_ALU[40]~input_o  & (!\Registers_ALU[20]~input_o  $ 
// ((!\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[20]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[40]~input_o ),
	.datad(!\Registers_ALU[19]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP20|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP20|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP20|PartialProduct .lut_mask = 64'h36063606636F636F;
defparam \Mul|FPP4|BPP20|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N51
cyclonev_lcell_comb \Mul|FPP5|BPP18|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP18|PartialProduct~combout  = ( \Registers_ALU[17]~input_o  & ( (!\Registers_ALU[42]~input_o  & (\Registers_ALU[41]~input_o  & (!\Registers_ALU[43]~input_o  $ (!\Registers_ALU[18]~input_o )))) # (\Registers_ALU[42]~input_o  & 
// ((!\Registers_ALU[43]~input_o  $ (!\Registers_ALU[18]~input_o )) # (\Registers_ALU[41]~input_o ))) ) ) # ( !\Registers_ALU[17]~input_o  & ( !\Registers_ALU[43]~input_o  $ (((!\Registers_ALU[18]~input_o ) # (!\Registers_ALU[42]~input_o  $ 
// (\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[43]~input_o ),
	.datab(!\Registers_ALU[42]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\Registers_ALU[18]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP18|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP18|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP18|PartialProduct .lut_mask = 64'h55695569172B172B;
defparam \Mul|FPP5|BPP18|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N3
cyclonev_lcell_comb \Mul|Add26A|Result[22] (
// Equation(s):
// \Mul|Add26A|Result [22] = ( \Mul|FPP4|BPP20|PartialProduct~combout  & ( \Mul|FPP5|BPP18|PartialProduct~combout  & ( \Mul|Add26A|Carry [22] ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout  & ( \Mul|FPP5|BPP18|PartialProduct~combout  & ( 
// !\Mul|Add26A|Carry [22] ) ) ) # ( \Mul|FPP4|BPP20|PartialProduct~combout  & ( !\Mul|FPP5|BPP18|PartialProduct~combout  & ( !\Mul|Add26A|Carry [22] ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout  & ( !\Mul|FPP5|BPP18|PartialProduct~combout  & ( 
// \Mul|Add26A|Carry [22] ) ) )

	.dataa(!\Mul|Add26A|Carry [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mul|FPP4|BPP20|PartialProduct~combout ),
	.dataf(!\Mul|FPP5|BPP18|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[22] .extended_lut = "off";
defparam \Mul|Add26A|Result[22] .lut_mask = 64'h5555AAAAAAAA5555;
defparam \Mul|Add26A|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N18
cyclonev_lcell_comb \Mul|FPP7|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP14|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ ((!\Registers_ALU[14]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[13]~input_o )) # 
// (\Registers_ALU[47]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[13]~input_o )))) # (\Registers_ALU[46]~input_o  & (!\Registers_ALU[47]~input_o  $ 
// ((!\Registers_ALU[14]~input_o )))) ) )

	.dataa(!\Registers_ALU[47]~input_o ),
	.datab(!\Registers_ALU[46]~input_o ),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(!\Registers_ALU[13]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP14|PartialProduct .lut_mask = 64'h56125612597B597B;
defparam \Mul|FPP7|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N12
cyclonev_lcell_comb \Mul|FPP6|BPP16|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP16|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[43]~input_o  & ((!\Registers_ALU[44]~input_o  & (!\Registers_ALU[15]~input_o )) # (\Registers_ALU[44]~input_o  & ((!\Registers_ALU[16]~input_o ))))) # 
// (\Registers_ALU[43]~input_o  & (((!\Registers_ALU[16]~input_o ) # (\Registers_ALU[44]~input_o )))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[43]~input_o  & (((\Registers_ALU[44]~input_o  & \Registers_ALU[16]~input_o )))) # 
// (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[44]~input_o  & ((\Registers_ALU[16]~input_o ))) # (\Registers_ALU[44]~input_o  & (\Registers_ALU[15]~input_o )))) ) )

	.dataa(!\Registers_ALU[15]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(!\Registers_ALU[16]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP16|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP16|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP16|PartialProduct .lut_mask = 64'h013D013DBF83BF83;
defparam \Mul|FPP6|BPP16|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N48
cyclonev_lcell_comb \Mul|Add22|Result[18] (
// Equation(s):
// \Mul|Add22|Result [18] = ( \Mul|FPP6|BPP16|PartialProduct~combout  & ( !\Mul|FPP7|BPP14|PartialProduct~combout  $ (((!\Mul|FPP7|BPP13|PartialProduct~combout  & (\Mul|FPP6|BPP15|PartialProduct~combout  & \Mul|Add22|Carry [17])) # 
// (\Mul|FPP7|BPP13|PartialProduct~combout  & ((\Mul|Add22|Carry [17]) # (\Mul|FPP6|BPP15|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP6|BPP16|PartialProduct~combout  & ( !\Mul|FPP7|BPP14|PartialProduct~combout  $ (((!\Mul|FPP7|BPP13|PartialProduct~combout  
// & ((!\Mul|FPP6|BPP15|PartialProduct~combout ) # (!\Mul|Add22|Carry [17]))) # (\Mul|FPP7|BPP13|PartialProduct~combout  & (!\Mul|FPP6|BPP15|PartialProduct~combout  & !\Mul|Add22|Carry [17])))) ) )

	.dataa(!\Mul|FPP7|BPP13|PartialProduct~combout ),
	.datab(!\Mul|FPP6|BPP15|PartialProduct~combout ),
	.datac(!\Mul|FPP7|BPP14|PartialProduct~combout ),
	.datad(!\Mul|Add22|Carry [17]),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP16|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[18] .extended_lut = "off";
defparam \Mul|Add22|Result[18] .lut_mask = 64'h1E781E78E187E187;
defparam \Mul|Add22|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N6
cyclonev_lcell_comb \Mul|Add26B|Carry[21] (
// Equation(s):
// \Mul|Add26B|Carry [21] = ( \Mul|Add26A|Carry~7_combout  & ( \Mul|Add26A|Result [19] & ( (!\Mul|Add26A|Carry [20] & (((\Mul|Add26B|Carry [19]) # (\Mul|Add22|Result [15])) # (\Mul|Add22|Result [16]))) # (\Mul|Add26A|Carry [20] & (\Mul|Add22|Result [16] & 
// ((\Mul|Add26B|Carry [19]) # (\Mul|Add22|Result [15])))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout  & ( \Mul|Add26A|Result [19] & ( (!\Mul|Add26A|Carry [20] & (\Mul|Add22|Result [16] & ((\Mul|Add26B|Carry [19]) # (\Mul|Add22|Result [15])))) # 
// (\Mul|Add26A|Carry [20] & (((\Mul|Add26B|Carry [19]) # (\Mul|Add22|Result [15])) # (\Mul|Add22|Result [16]))) ) ) ) # ( \Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [19] & ( (!\Mul|Add26A|Carry [20] & (((\Mul|Add22|Result [15] & \Mul|Add26B|Carry 
// [19])) # (\Mul|Add22|Result [16]))) # (\Mul|Add26A|Carry [20] & (\Mul|Add22|Result [16] & (\Mul|Add22|Result [15] & \Mul|Add26B|Carry [19]))) ) ) ) # ( !\Mul|Add26A|Carry~7_combout  & ( !\Mul|Add26A|Result [19] & ( (!\Mul|Add26A|Carry [20] & 
// (\Mul|Add22|Result [16] & (\Mul|Add22|Result [15] & \Mul|Add26B|Carry [19]))) # (\Mul|Add26A|Carry [20] & (((\Mul|Add22|Result [15] & \Mul|Add26B|Carry [19])) # (\Mul|Add22|Result [16]))) ) ) )

	.dataa(!\Mul|Add26A|Carry [20]),
	.datab(!\Mul|Add22|Result [16]),
	.datac(!\Mul|Add22|Result [15]),
	.datad(!\Mul|Add26B|Carry [19]),
	.datae(!\Mul|Add26A|Carry~7_combout ),
	.dataf(!\Mul|Add26A|Result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[21] .extended_lut = "off";
defparam \Mul|Add26B|Carry[21] .lut_mask = 64'h1117222B17772BBB;
defparam \Mul|Add26B|Carry[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N48
cyclonev_lcell_comb \Mul|Add26B|Result[22] (
// Equation(s):
// \Mul|Add26B|Result [22] = ( \Mul|Add26B|Carry [21] & ( !\Mul|Add26A|Result [22] $ (!\Mul|Add22|Result [18] $ (((\Mul|Add26A|Result [21]) # (\Mul|Add22|Result [17])))) ) ) # ( !\Mul|Add26B|Carry [21] & ( !\Mul|Add26A|Result [22] $ (!\Mul|Add22|Result [18] 
// $ (((\Mul|Add22|Result [17] & \Mul|Add26A|Result [21])))) ) )

	.dataa(!\Mul|Add22|Result [17]),
	.datab(!\Mul|Add26A|Result [22]),
	.datac(!\Mul|Add22|Result [18]),
	.datad(!\Mul|Add26A|Result [21]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[22] .extended_lut = "off";
defparam \Mul|Add26B|Result[22] .lut_mask = 64'h3C693C6969C369C3;
defparam \Mul|Add26B|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N54
cyclonev_lcell_comb \Mul|Add32C|Result[28] (
// Equation(s):
// \Mul|Add32C|Result [28] = ( \Mul|Add26B|Result [22] & ( !\Mul|Add32C|Carry [28] $ (!\Mul|Add32B|Result [28]) ) ) # ( !\Mul|Add26B|Result [22] & ( !\Mul|Add32C|Carry [28] $ (\Mul|Add32B|Result [28]) ) )

	.dataa(gnd),
	.datab(!\Mul|Add32C|Carry [28]),
	.datac(!\Mul|Add32B|Result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[28] .extended_lut = "off";
defparam \Mul|Add32C|Result[28] .lut_mask = 64'hC3C3C3C33C3C3C3C;
defparam \Mul|Add32C|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N0
cyclonev_lcell_comb \Mul|Add32D|Carry~3 (
// Equation(s):
// \Mul|Add32D|Carry~3_combout  = ( \Mul|Add32C|Carry~10_combout  & ( \Mul|Add18C|Result [13] & ( !\Mul|Add32C|Carry~11_combout  $ (((!\Mul|Add26B|Result [20] & !\Mul|Add32B|Result [26]))) ) ) ) # ( !\Mul|Add32C|Carry~10_combout  & ( \Mul|Add18C|Result [13] 
// & ( !\Mul|Add32C|Carry~11_combout  $ (((!\Mul|Add26B|Result [20] & ((!\Mul|Add32C|Carry~9_combout ) # (!\Mul|Add32B|Result [26]))) # (\Mul|Add26B|Result [20] & (!\Mul|Add32C|Carry~9_combout  & !\Mul|Add32B|Result [26])))) ) ) )

	.dataa(!\Mul|Add26B|Result [20]),
	.datab(!\Mul|Add32C|Carry~9_combout ),
	.datac(!\Mul|Add32B|Result [26]),
	.datad(!\Mul|Add32C|Carry~11_combout ),
	.datae(!\Mul|Add32C|Carry~10_combout ),
	.dataf(!\Mul|Add18C|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry~3 .extended_lut = "off";
defparam \Mul|Add32D|Carry~3 .lut_mask = 64'h0000000017E85FA0;
defparam \Mul|Add32D|Carry~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N48
cyclonev_lcell_comb \Mul|Add18C|Carry[14] (
// Equation(s):
// \Mul|Add18C|Carry [14] = ( \Mul|Add18B|Carry~2_combout  & ( \Mul|Add10B|Carry~0_combout  & ( (!\Mul|Add18B|Carry [13] & (((\Mul|Add18B|Result [12] & \Mul|Add18C|Carry [12])) # (\Mul|Add10B|Result [5]))) # (\Mul|Add18B|Carry [13] & (\Mul|Add18B|Result [12] 
// & (\Mul|Add18C|Carry [12] & \Mul|Add10B|Result [5]))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout  & ( \Mul|Add10B|Carry~0_combout  & ( (!\Mul|Add18B|Carry [13] & (\Mul|Add18B|Result [12] & (\Mul|Add18C|Carry [12] & \Mul|Add10B|Result [5]))) # 
// (\Mul|Add18B|Carry [13] & (((\Mul|Add18B|Result [12] & \Mul|Add18C|Carry [12])) # (\Mul|Add10B|Result [5]))) ) ) ) # ( \Mul|Add18B|Carry~2_combout  & ( !\Mul|Add10B|Carry~0_combout  & ( (!\Mul|Add18B|Carry [13] & (((\Mul|Add10B|Result [5]) # 
// (\Mul|Add18C|Carry [12])) # (\Mul|Add18B|Result [12]))) # (\Mul|Add18B|Carry [13] & (\Mul|Add10B|Result [5] & ((\Mul|Add18C|Carry [12]) # (\Mul|Add18B|Result [12])))) ) ) ) # ( !\Mul|Add18B|Carry~2_combout  & ( !\Mul|Add10B|Carry~0_combout  & ( 
// (!\Mul|Add18B|Carry [13] & (\Mul|Add10B|Result [5] & ((\Mul|Add18C|Carry [12]) # (\Mul|Add18B|Result [12])))) # (\Mul|Add18B|Carry [13] & (((\Mul|Add10B|Result [5]) # (\Mul|Add18C|Carry [12])) # (\Mul|Add18B|Result [12]))) ) ) )

	.dataa(!\Mul|Add18B|Carry [13]),
	.datab(!\Mul|Add18B|Result [12]),
	.datac(!\Mul|Add18C|Carry [12]),
	.datad(!\Mul|Add10B|Result [5]),
	.datae(!\Mul|Add18B|Carry~2_combout ),
	.dataf(!\Mul|Add10B|Carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Carry [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Carry[14] .extended_lut = "off";
defparam \Mul|Add18C|Carry[14] .lut_mask = 64'h157F2ABF015702AB;
defparam \Mul|Add18C|Carry[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N9
cyclonev_lcell_comb \Mul|FPP8|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP12|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( (!\Registers_ALU[49]~input_o  & ((!\Registers_ALU[47]~input_o  & (\Registers_ALU[48]~input_o )) # (\Registers_ALU[47]~input_o  & ((!\Registers_ALU[48]~input_o ) # 
// (\Registers_ALU[11]~input_o ))))) # (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[47]~input_o  & (!\Registers_ALU[48]~input_o  & !\Registers_ALU[11]~input_o )) # (\Registers_ALU[47]~input_o  & (\Registers_ALU[48]~input_o )))) ) ) # ( 
// !\Registers_ALU[12]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[47]~input_o  & (\Registers_ALU[48]~input_o  & \Registers_ALU[11]~input_o ))) # (\Registers_ALU[49]~input_o  & (((!\Registers_ALU[11]~input_o ) # (\Registers_ALU[48]~input_o 
// )) # (\Registers_ALU[47]~input_o ))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[48]~input_o ),
	.datad(!\Registers_ALU[11]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP12|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP8|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y45_N12
cyclonev_lcell_comb \Mul|FPP9|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP10|PartialProduct~combout  = ( \Registers_ALU[9]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[50]~input_o  & (!\Registers_ALU[51]~input_o  $ (!\Registers_ALU[10]~input_o )))) # (\Registers_ALU[49]~input_o  & 
// ((!\Registers_ALU[51]~input_o  $ (!\Registers_ALU[10]~input_o )) # (\Registers_ALU[50]~input_o ))) ) ) # ( !\Registers_ALU[9]~input_o  & ( !\Registers_ALU[51]~input_o  $ (((!\Registers_ALU[10]~input_o ) # (!\Registers_ALU[49]~input_o  $ 
// (\Registers_ALU[50]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[50]~input_o ),
	.datac(!\Registers_ALU[51]~input_o ),
	.datad(!\Registers_ALU[10]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP10|PartialProduct .lut_mask = 64'h0F690F6917711771;
defparam \Mul|FPP9|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N36
cyclonev_lcell_comb \Mul|Add18A|Result[14] (
// Equation(s):
// \Mul|Add18A|Result [14] = ( \Mul|FPP9|BPP10|PartialProduct~combout  & ( !\Mul|FPP8|BPP12|PartialProduct~combout  $ (((!\Mul|FPP9|BPP9|PartialProduct~combout  & (\Mul|FPP8|BPP11|PartialProduct~combout  & \Mul|Add18A|Carry [13])) # 
// (\Mul|FPP9|BPP9|PartialProduct~combout  & ((\Mul|Add18A|Carry [13]) # (\Mul|FPP8|BPP11|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP9|BPP10|PartialProduct~combout  & ( !\Mul|FPP8|BPP12|PartialProduct~combout  $ (((!\Mul|FPP9|BPP9|PartialProduct~combout  
// & ((!\Mul|FPP8|BPP11|PartialProduct~combout ) # (!\Mul|Add18A|Carry [13]))) # (\Mul|FPP9|BPP9|PartialProduct~combout  & (!\Mul|FPP8|BPP11|PartialProduct~combout  & !\Mul|Add18A|Carry [13])))) ) )

	.dataa(!\Mul|FPP8|BPP12|PartialProduct~combout ),
	.datab(!\Mul|FPP9|BPP9|PartialProduct~combout ),
	.datac(!\Mul|FPP8|BPP11|PartialProduct~combout ),
	.datad(!\Mul|Add18A|Carry [13]),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP10|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Result[14] .extended_lut = "off";
defparam \Mul|Add18A|Result[14] .lut_mask = 64'h566A566AA995A995;
defparam \Mul|Add18A|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N54
cyclonev_lcell_comb \Mul|Add18B|Carry[14] (
// Equation(s):
// \Mul|Add18B|Carry [14] = ( \Mul|Add18A|Carry~1_combout  & ( (!\Mul|Add14|Result [9] & (!\Mul|Add18A|Carry [13] & \Mul|Add18B|Carry [13])) # (\Mul|Add14|Result [9] & ((!\Mul|Add18A|Carry [13]) # (\Mul|Add18B|Carry [13]))) ) ) # ( 
// !\Mul|Add18A|Carry~1_combout  & ( (!\Mul|Add14|Result [9] & (\Mul|Add18A|Carry [13] & \Mul|Add18B|Carry [13])) # (\Mul|Add14|Result [9] & ((\Mul|Add18B|Carry [13]) # (\Mul|Add18A|Carry [13]))) ) )

	.dataa(!\Mul|Add14|Result [9]),
	.datab(!\Mul|Add18A|Carry [13]),
	.datac(gnd),
	.datad(!\Mul|Add18B|Carry [13]),
	.datae(gnd),
	.dataf(!\Mul|Add18A|Carry~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[14] .extended_lut = "off";
defparam \Mul|Add18B|Carry[14] .lut_mask = 64'h1177117744DD44DD;
defparam \Mul|Add18B|Carry[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N6
cyclonev_lcell_comb \Mul|FPP10|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP8|PartialProduct~combout  = ( \Registers_ALU[7]~input_o  & ( \Registers_ALU[53]~input_o  & ( (!\Registers_ALU[8]~input_o  & ((\Registers_ALU[52]~input_o ) # (\Registers_ALU[51]~input_o ))) # (\Registers_ALU[8]~input_o  & 
// (\Registers_ALU[51]~input_o  & \Registers_ALU[52]~input_o )) ) ) ) # ( !\Registers_ALU[7]~input_o  & ( \Registers_ALU[53]~input_o  & ( (!\Registers_ALU[8]~input_o ) # (!\Registers_ALU[51]~input_o  $ (\Registers_ALU[52]~input_o )) ) ) ) # ( 
// \Registers_ALU[7]~input_o  & ( !\Registers_ALU[53]~input_o  & ( (!\Registers_ALU[8]~input_o  & (\Registers_ALU[51]~input_o  & \Registers_ALU[52]~input_o )) # (\Registers_ALU[8]~input_o  & ((\Registers_ALU[52]~input_o ) # (\Registers_ALU[51]~input_o ))) ) 
// ) ) # ( !\Registers_ALU[7]~input_o  & ( !\Registers_ALU[53]~input_o  & ( (\Registers_ALU[8]~input_o  & (!\Registers_ALU[51]~input_o  $ (!\Registers_ALU[52]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[8]~input_o ),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!\Registers_ALU[52]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[7]~input_o ),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP8|PartialProduct .lut_mask = 64'h14141717EBEB2B2B;
defparam \Mul|FPP10|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N48
cyclonev_lcell_comb \Mul|FPP11|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP6|PartialProduct~combout  = ( \Registers_ALU[53]~input_o  & ( (!\Registers_ALU[54]~input_o  & (!\Registers_ALU[55]~input_o  $ ((!\Registers_ALU[6]~input_o )))) # (\Registers_ALU[54]~input_o  & (((\Registers_ALU[5]~input_o )) # 
// (\Registers_ALU[55]~input_o ))) ) ) # ( !\Registers_ALU[53]~input_o  & ( (!\Registers_ALU[54]~input_o  & (\Registers_ALU[55]~input_o  & ((!\Registers_ALU[5]~input_o )))) # (\Registers_ALU[54]~input_o  & (!\Registers_ALU[55]~input_o  $ 
// ((!\Registers_ALU[6]~input_o )))) ) )

	.dataa(!\Registers_ALU[54]~input_o ),
	.datab(!\Registers_ALU[55]~input_o ),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(!\Registers_ALU[5]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[53]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP6|PartialProduct .lut_mask = 64'h36143614397D397D;
defparam \Mul|FPP11|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N15
cyclonev_lcell_comb \Mul|Add14|Result[10] (
// Equation(s):
// \Mul|Add14|Result [10] = ( \Mul|Add14|Carry [9] & ( !\Mul|FPP10|BPP8|PartialProduct~combout  $ (!\Mul|FPP11|BPP6|PartialProduct~combout  $ (((\Mul|FPP10|BPP7|PartialProduct~combout ) # (\Mul|FPP11|BPP5|PartialProduct~combout )))) ) ) # ( !\Mul|Add14|Carry 
// [9] & ( !\Mul|FPP10|BPP8|PartialProduct~combout  $ (!\Mul|FPP11|BPP6|PartialProduct~combout  $ (((\Mul|FPP11|BPP5|PartialProduct~combout  & \Mul|FPP10|BPP7|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP11|BPP5|PartialProduct~combout ),
	.datab(!\Mul|FPP10|BPP8|PartialProduct~combout ),
	.datac(!\Mul|FPP10|BPP7|PartialProduct~combout ),
	.datad(!\Mul|FPP11|BPP6|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add14|Carry [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[10] .extended_lut = "off";
defparam \Mul|Add14|Result[10] .lut_mask = 64'h36C936C96C936C93;
defparam \Mul|Add14|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N45
cyclonev_lcell_comb \Mul|Add18B|Result[14] (
// Equation(s):
// \Mul|Add18B|Result [14] = ( \Mul|Add18B|Carry [14] & ( \Mul|Add14|Result [10] & ( \Mul|Add18A|Result [14] ) ) ) # ( !\Mul|Add18B|Carry [14] & ( \Mul|Add14|Result [10] & ( !\Mul|Add18A|Result [14] ) ) ) # ( \Mul|Add18B|Carry [14] & ( !\Mul|Add14|Result 
// [10] & ( !\Mul|Add18A|Result [14] ) ) ) # ( !\Mul|Add18B|Carry [14] & ( !\Mul|Add14|Result [10] & ( \Mul|Add18A|Result [14] ) ) )

	.dataa(!\Mul|Add18A|Result [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mul|Add18B|Carry [14]),
	.dataf(!\Mul|Add14|Result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[14] .extended_lut = "off";
defparam \Mul|Add18B|Result[14] .lut_mask = 64'h5555AAAAAAAA5555;
defparam \Mul|Add18B|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N18
cyclonev_lcell_comb \Mul|Add10B|Carry~1 (
// Equation(s):
// \Mul|Add10B|Carry~1_combout  = ( \Registers_ALU[59]~input_o  & ( (!\Mul|Add10A|Carry~0_combout  & (\Mul|Add10A|Carry~1_combout  & (!\Mul|FPP12|BPP2|PartialProduct~0_combout  $ (\Mul|FPP13|BPP0|PartialProduct~0_combout )))) # (\Mul|Add10A|Carry~0_combout  
// & ((!\Mul|FPP12|BPP2|PartialProduct~0_combout  & (\Mul|Add10A|Carry~1_combout  & \Mul|FPP13|BPP0|PartialProduct~0_combout )) # (\Mul|FPP12|BPP2|PartialProduct~0_combout  & (!\Mul|Add10A|Carry~1_combout  & !\Mul|FPP13|BPP0|PartialProduct~0_combout )))) ) )

	.dataa(!\Mul|Add10A|Carry~0_combout ),
	.datab(!\Mul|FPP12|BPP2|PartialProduct~0_combout ),
	.datac(!\Mul|Add10A|Carry~1_combout ),
	.datad(!\Mul|FPP13|BPP0|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Registers_ALU[59]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Carry~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Carry~1 .extended_lut = "off";
defparam \Mul|Add10B|Carry~1 .lut_mask = 64'h0000000018061806;
defparam \Mul|Add10B|Carry~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N35
cyclonev_io_ibuf \Registers_ALU[60]~input (
	.i(Registers_ALU[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[60]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[60]~input .bus_hold = "false";
defparam \Registers_ALU[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N24
cyclonev_lcell_comb \Mul|FPP12|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP12|BPP4|PartialProduct~combout  = ( \Registers_ALU[4]~input_o  & ( (!\Registers_ALU[56]~input_o  & ((!\Registers_ALU[57]~input_o  & (\Registers_ALU[55]~input_o )) # (\Registers_ALU[57]~input_o  & (!\Registers_ALU[55]~input_o  & 
// !\Registers_ALU[3]~input_o )))) # (\Registers_ALU[56]~input_o  & ((!\Registers_ALU[57]~input_o  & ((!\Registers_ALU[55]~input_o ) # (\Registers_ALU[3]~input_o ))) # (\Registers_ALU[57]~input_o  & (\Registers_ALU[55]~input_o )))) ) ) # ( 
// !\Registers_ALU[4]~input_o  & ( (!\Registers_ALU[56]~input_o  & (\Registers_ALU[57]~input_o  & ((!\Registers_ALU[3]~input_o ) # (\Registers_ALU[55]~input_o )))) # (\Registers_ALU[56]~input_o  & (((\Registers_ALU[55]~input_o  & \Registers_ALU[3]~input_o )) 
// # (\Registers_ALU[57]~input_o ))) ) )

	.dataa(!\Registers_ALU[56]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[55]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP12|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP12|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP12|BPP4|PartialProduct .lut_mask = 64'h33173317694D694D;
defparam \Mul|FPP12|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N6
cyclonev_lcell_comb \Mul|Add10A|Carry[6] (
// Equation(s):
// \Mul|Add10A|Carry [6] = ( \Mul|FPP13|BPP0|PartialProduct~0_combout  & ( \Mul|FPP13|BPP1|PartialProduct~combout  & ( ((!\Registers_ALU[59]~input_o  & ((\Mul|FPP12|BPP2|PartialProduct~0_combout ) # (\Mul|Add10A|Carry~0_combout ))) # 
// (\Registers_ALU[59]~input_o  & (\Mul|Add10A|Carry~0_combout  & \Mul|FPP12|BPP2|PartialProduct~0_combout ))) # (\Mul|FPP12|BPP3|PartialProduct~combout ) ) ) ) # ( !\Mul|FPP13|BPP0|PartialProduct~0_combout  & ( \Mul|FPP13|BPP1|PartialProduct~combout  & ( 
// ((!\Registers_ALU[59]~input_o  & (\Mul|Add10A|Carry~0_combout  & \Mul|FPP12|BPP2|PartialProduct~0_combout )) # (\Registers_ALU[59]~input_o  & ((\Mul|FPP12|BPP2|PartialProduct~0_combout ) # (\Mul|Add10A|Carry~0_combout )))) # 
// (\Mul|FPP12|BPP3|PartialProduct~combout ) ) ) ) # ( \Mul|FPP13|BPP0|PartialProduct~0_combout  & ( !\Mul|FPP13|BPP1|PartialProduct~combout  & ( (\Mul|FPP12|BPP3|PartialProduct~combout  & ((!\Registers_ALU[59]~input_o  & 
// ((\Mul|FPP12|BPP2|PartialProduct~0_combout ) # (\Mul|Add10A|Carry~0_combout ))) # (\Registers_ALU[59]~input_o  & (\Mul|Add10A|Carry~0_combout  & \Mul|FPP12|BPP2|PartialProduct~0_combout )))) ) ) ) # ( !\Mul|FPP13|BPP0|PartialProduct~0_combout  & ( 
// !\Mul|FPP13|BPP1|PartialProduct~combout  & ( (\Mul|FPP12|BPP3|PartialProduct~combout  & ((!\Registers_ALU[59]~input_o  & (\Mul|Add10A|Carry~0_combout  & \Mul|FPP12|BPP2|PartialProduct~0_combout )) # (\Registers_ALU[59]~input_o  & 
// ((\Mul|FPP12|BPP2|PartialProduct~0_combout ) # (\Mul|Add10A|Carry~0_combout ))))) ) ) )

	.dataa(!\Registers_ALU[59]~input_o ),
	.datab(!\Mul|FPP12|BPP3|PartialProduct~combout ),
	.datac(!\Mul|Add10A|Carry~0_combout ),
	.datad(!\Mul|FPP12|BPP2|PartialProduct~0_combout ),
	.datae(!\Mul|FPP13|BPP0|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP13|BPP1|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Carry [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Carry[6] .extended_lut = "off";
defparam \Mul|Add10A|Carry[6] .lut_mask = 64'h01130223377F3BBF;
defparam \Mul|Add10A|Carry[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N48
cyclonev_lcell_comb \Mul|FPP13|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP13|BPP2|PartialProduct~combout  = ( \Registers_ALU[1]~input_o  & ( (!\Registers_ALU[58]~input_o  & (\Registers_ALU[57]~input_o  & (!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[59]~input_o )))) # (\Registers_ALU[58]~input_o  & 
// ((!\Registers_ALU[2]~input_o  $ (!\Registers_ALU[59]~input_o )) # (\Registers_ALU[57]~input_o ))) ) ) # ( !\Registers_ALU[1]~input_o  & ( !\Registers_ALU[59]~input_o  $ (((!\Registers_ALU[2]~input_o ) # (!\Registers_ALU[58]~input_o  $ 
// (\Registers_ALU[57]~input_o )))) ) )

	.dataa(!\Registers_ALU[2]~input_o ),
	.datab(!\Registers_ALU[59]~input_o ),
	.datac(!\Registers_ALU[58]~input_o ),
	.datad(!\Registers_ALU[57]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP13|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP13|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP13|BPP2|PartialProduct .lut_mask = 64'h36633663066F066F;
defparam \Mul|FPP13|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N30
cyclonev_lcell_comb \Mul|Add10A|Result[6] (
// Equation(s):
// \Mul|Add10A|Result [6] = ( \Mul|FPP13|BPP2|PartialProduct~combout  & ( !\Mul|FPP12|BPP4|PartialProduct~combout  $ (\Mul|Add10A|Carry [6]) ) ) # ( !\Mul|FPP13|BPP2|PartialProduct~combout  & ( !\Mul|FPP12|BPP4|PartialProduct~combout  $ (!\Mul|Add10A|Carry 
// [6]) ) )

	.dataa(!\Mul|FPP12|BPP4|PartialProduct~combout ),
	.datab(!\Mul|Add10A|Carry [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP13|BPP2|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Result[6] .extended_lut = "off";
defparam \Mul|Add10A|Result[6] .lut_mask = 64'h6666666699999999;
defparam \Mul|Add10A|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N3
cyclonev_lcell_comb \Mul|Add10B|Result[6] (
// Equation(s):
// \Mul|Add10B|Result [6] = ( \Registers_ALU[59]~input_o  & ( !\Mul|Add10B|Carry~1_combout  $ (!\Mul|Add10A|Result [6] $ (((!\Registers_ALU[60]~input_o  & \Registers_ALU[0]~input_o )))) ) ) # ( !\Registers_ALU[59]~input_o  & ( !\Mul|Add10B|Carry~1_combout  $ 
// (!\Mul|Add10A|Result [6] $ (((\Registers_ALU[60]~input_o  & \Registers_ALU[0]~input_o )))) ) )

	.dataa(!\Mul|Add10B|Carry~1_combout ),
	.datab(!\Registers_ALU[60]~input_o ),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(!\Mul|Add10A|Result [6]),
	.datae(!\Registers_ALU[59]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Result[6] .extended_lut = "off";
defparam \Mul|Add10B|Result[6] .lut_mask = 64'h56A959A656A959A6;
defparam \Mul|Add10B|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N24
cyclonev_lcell_comb \Mul|Add18C|Result[14] (
// Equation(s):
// \Mul|Add18C|Result [14] = ( \Mul|Add10B|Result [6] & ( !\Mul|Add18C|Carry [14] $ (\Mul|Add18B|Result [14]) ) ) # ( !\Mul|Add10B|Result [6] & ( !\Mul|Add18C|Carry [14] $ (!\Mul|Add18B|Result [14]) ) )

	.dataa(gnd),
	.datab(!\Mul|Add18C|Carry [14]),
	.datac(!\Mul|Add18B|Result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add10B|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[14] .extended_lut = "off";
defparam \Mul|Add18C|Result[14] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Mul|Add18C|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N27
cyclonev_lcell_comb \Mul|Add32D|Result[28] (
// Equation(s):
// \Mul|Add32D|Result [28] = ( \Mul|Add18C|Result [14] & ( !\Mul|Add32C|Result [28] $ (((\Mul|Add32D|Carry~3_combout ) # (\Mul|Add32D|Carry~4_combout ))) ) ) # ( !\Mul|Add18C|Result [14] & ( !\Mul|Add32C|Result [28] $ (((!\Mul|Add32D|Carry~4_combout  & 
// !\Mul|Add32D|Carry~3_combout ))) ) )

	.dataa(!\Mul|Add32D|Carry~4_combout ),
	.datab(gnd),
	.datac(!\Mul|Add32C|Result [28]),
	.datad(!\Mul|Add32D|Carry~3_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add18C|Result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[28] .extended_lut = "off";
defparam \Mul|Add32D|Result[28] .lut_mask = 64'h5AF05AF0A50FA50F;
defparam \Mul|Add32D|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N18
cyclonev_lcell_comb \LS|D28~feeder (
// Equation(s):
// \LS|D28~feeder_combout  = ( LSRDataIn[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D28~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D28~feeder .extended_lut = "off";
defparam \LS|D28~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D28~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y45_N20
dffeas \LS|D28 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D28~feeder_combout ),
	.asdata(\LS|D27~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D28 .is_wysiwyg = "true";
defparam \LS|D28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N3
cyclonev_lcell_comb \InputANDB[28]~29 (
// Equation(s):
// \InputANDB[28]~29_combout  = ( \IR_ALU[24]~input_o  & ( (!\Control_ALU[30]~input_o  & (((\Registers_ALU[60]~input_o )) # (AndBselector[1]))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) ) # ( !\IR_ALU[24]~input_o  & ( 
// (!\Control_ALU[30]~input_o  & (!AndBselector[1] & (\Registers_ALU[60]~input_o ))) # (\Control_ALU[30]~input_o  & (((\IR_ALU[12]~input_o )))) ) )

	.dataa(!AndBselector[1]),
	.datab(!\Registers_ALU[60]~input_o ),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[28]~29 .extended_lut = "off";
defparam \InputANDB[28]~29 .lut_mask = 64'h202F202F707F707F;
defparam \InputANDB[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N51
cyclonev_lcell_comb \InputANDB[28] (
// Equation(s):
// InputANDB[28] = ( \InputANDB[0]~1_combout  & ( \InputANDB[28]~29_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[28] ) )

	.dataa(!InputANDB[28]),
	.datab(gnd),
	.datac(!\InputANDB[28]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[28] .extended_lut = "off";
defparam \InputANDB[28] .lut_mask = 64'h555555550F0F0F0F;
defparam \InputANDB[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N12
cyclonev_lcell_comb \AdderInputB[28]~88 (
// Equation(s):
// \AdderInputB[28]~88_combout  = ( \AdderInputB[19]~67_combout  & ( (!\IR_ALU[21]~input_o  & (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[60]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[60]~input_o ))) ) )

	.dataa(!\IR_ALU[21]~input_o ),
	.datab(!\AdderInputB[19]~68_combout ),
	.datac(!\AdderInputB[19]~69_combout ),
	.datad(!\Registers_ALU[60]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[28]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[28]~88 .extended_lut = "off";
defparam \AdderInputB[28]~88 .lut_mask = 64'hC0F0C0F080A080A0;
defparam \AdderInputB[28]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N3
cyclonev_lcell_comb \AdderInputB[28]~89 (
// Equation(s):
// \AdderInputB[28]~89_combout  = ( \Control_ALU[14]~input_o  & ( (!\Control_ALU[21]~input_o  & (!\IR_ALU[24]~input_o )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[60]~input_o ))) ) ) # ( !\Control_ALU[14]~input_o  & ( (!\Control_ALU[21]~input_o  & 
// (!\AdderInputB[28]~88_combout )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[60]~input_o ))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\AdderInputB[28]~88_combout ),
	.datad(!\Registers_ALU[60]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[28]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[28]~89 .extended_lut = "off";
defparam \AdderInputB[28]~89 .lut_mask = 64'hC0F3C0F388BB88BB;
defparam \AdderInputB[28]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N15
cyclonev_lcell_comb \AdderInputB[28] (
// Equation(s):
// AdderInputB[28] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[28]~89_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[28]~89_combout ),
	.datad(!AdderInputB[28]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[28] .extended_lut = "off";
defparam \AdderInputB[28] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[28] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N18
cyclonev_io_ibuf \PC_ALU[28]~input (
	.i(PC_ALU[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[28]~input_o ));
// synopsys translate_off
defparam \PC_ALU[28]~input .bus_hold = "false";
defparam \PC_ALU[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N12
cyclonev_lcell_comb \AdderInputA[28]~30 (
// Equation(s):
// \AdderInputA[28]~30_combout  = ( AddrASelector[1] & ( \PC_ALU[28]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[28]~input_o  ) )

	.dataa(!\PC_ALU[28]~input_o ),
	.datab(!\Registers_ALU[28]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[28]~30 .extended_lut = "off";
defparam \AdderInputA[28]~30 .lut_mask = 64'h3333333355555555;
defparam \AdderInputA[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N15
cyclonev_lcell_comb \AdderInputA[28] (
// Equation(s):
// AdderInputA[28] = ( \AdderInputA[28]~30_combout  & ( (\AdderInputA[0]~2_combout ) # (AdderInputA[28]) ) ) # ( !\AdderInputA[28]~30_combout  & ( (AdderInputA[28] & !\AdderInputA[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[28]),
	.datad(!\AdderInputA[0]~2_combout ),
	.datae(gnd),
	.dataf(!\AdderInputA[28]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[28] .extended_lut = "off";
defparam \AdderInputA[28] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputA[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N15
cyclonev_lcell_comb \CRAA32|Result[28] (
// Equation(s):
// \CRAA32|Result [28] = ( AdderInputA[28] & ( \CRAA32|Carry [27] & ( !AdderInputB[28] $ (((AdderInputB[27] & AdderInputA[27]))) ) ) ) # ( !AdderInputA[28] & ( \CRAA32|Carry [27] & ( !AdderInputB[28] $ (((!AdderInputB[27]) # (!AdderInputA[27]))) ) ) ) # ( 
// AdderInputA[28] & ( !\CRAA32|Carry [27] & ( !AdderInputB[28] $ (((AdderInputA[27]) # (AdderInputB[27]))) ) ) ) # ( !AdderInputA[28] & ( !\CRAA32|Carry [27] & ( !AdderInputB[28] $ (((!AdderInputB[27] & !AdderInputA[27]))) ) ) )

	.dataa(!AdderInputB[27]),
	.datab(!AdderInputB[28]),
	.datac(gnd),
	.datad(!AdderInputA[27]),
	.datae(!AdderInputA[28]),
	.dataf(!\CRAA32|Carry [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[28] .extended_lut = "off";
defparam \CRAA32|Result[28] .lut_mask = 64'h66CC99333366CC99;
defparam \CRAA32|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N39
cyclonev_lcell_comb \InputXORB[28]~28 (
// Equation(s):
// \InputXORB[28]~28_combout  = (!\Control_ALU[24]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[24]~input_o  & ((\Registers_ALU[60]~input_o )))

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[60]~input_o ),
	.datad(!\Control_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[28]~28 .extended_lut = "off";
defparam \InputXORB[28]~28 .lut_mask = 64'h550F550F550F550F;
defparam \InputXORB[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N57
cyclonev_lcell_comb \InputXORB[28] (
// Equation(s):
// InputXORB[28] = (!ALURegSelector[1] & ((InputXORB[28]))) # (ALURegSelector[1] & (\InputXORB[28]~28_combout ))

	.dataa(!\InputXORB[28]~28_combout ),
	.datab(gnd),
	.datac(!ALURegSelector[1]),
	.datad(!InputXORB[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[28] .extended_lut = "off";
defparam \InputXORB[28] .lut_mask = 64'h05F505F505F505F5;
defparam \InputXORB[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N54
cyclonev_lcell_comb \InputORB[28]~29 (
// Equation(s):
// \InputORB[28]~29_combout  = ( \IR_ALU[12]~input_o  & ( OrBselector[1] & ( (\IR_ALU[24]~input_o ) # (\Control_ALU[29]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & \IR_ALU[24]~input_o ) ) ) ) # ( 
// \IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (\Control_ALU[29]~input_o ) # (\Registers_ALU[60]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (\Registers_ALU[60]~input_o  & !\Control_ALU[29]~input_o ) ) ) )

	.dataa(!\Registers_ALU[60]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[29]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(!\IR_ALU[12]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[28]~29 .extended_lut = "off";
defparam \InputORB[28]~29 .lut_mask = 64'h50505F5F00F00FFF;
defparam \InputORB[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N48
cyclonev_lcell_comb \InputORB[28] (
// Equation(s):
// InputORB[28] = ( \InputORB[28]~29_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[28]) ) ) # ( !\InputORB[28]~29_combout  & ( (InputORB[28] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[28]),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[28] .extended_lut = "off";
defparam \InputORB[28] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InputORB[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N12
cyclonev_lcell_comb \ALU_Registers[28]~49 (
// Equation(s):
// \ALU_Registers[28]~49_combout  = ( !\Registers_ALU[28]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (\ALU_Registers[31]~1_combout  & (((\CRAA32|Result [28]))))) # (\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (InputORB[28])) # 
// (\ALU_Registers[31]~1_combout  & (((InputXORB[28])))))) ) ) # ( \Registers_ALU[28]~input_o  & ( (!\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout  & (InputANDB[28])) # (\ALU_Registers[31]~1_combout  & (((\CRAA32|Result [28])))))) # 
// (\ALU_Registers[31]~0_combout  & ((!\ALU_Registers[31]~1_combout ) # (((!InputXORB[28]))))) ) )

	.dataa(!\ALU_Registers[31]~0_combout ),
	.datab(!\ALU_Registers[31]~1_combout ),
	.datac(!InputANDB[28]),
	.datad(!\CRAA32|Result [28]),
	.datae(!\Registers_ALU[28]~input_o ),
	.dataf(!InputXORB[28]),
	.datag(!InputORB[28]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[28]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[28]~49 .extended_lut = "on";
defparam \ALU_Registers[28]~49 .lut_mask = 64'h04265D7F15374C6E;
defparam \ALU_Registers[28]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N24
cyclonev_lcell_comb \ALU_Registers[28]~45 (
// Equation(s):
// \ALU_Registers[28]~45_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (((\ALU_Registers[28]~49_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [28]))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D28~q ) # (\LSR|D28~q )) # (\ASR|D28~q )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [28])) ) )

	.dataa(!\Mul|Add32D|Result [28]),
	.datab(!\ASR|D28~q ),
	.datac(!\LSR|D28~q ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D28~q ),
	.datag(!\ALU_Registers[28]~49_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[28]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[28]~45 .extended_lut = "on";
defparam \ALU_Registers[28]~45 .lut_mask = 64'h0F553F550F55FF55;
defparam \ALU_Registers[28]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N54
cyclonev_lcell_comb \ALU_Registers[28]$latch (
// Equation(s):
// \ALU_Registers[28]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[28]~45_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[28]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\ALU_Registers[28]~45_combout ),
	.datac(!\ALU_Registers[28]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[28]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[28]$latch .extended_lut = "off";
defparam \ALU_Registers[28]$latch .lut_mask = 64'h0F0F0F0F33333333;
defparam \ALU_Registers[28]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N45
cyclonev_lcell_comb \Mul|Add10B|Carry[7] (
// Equation(s):
// \Mul|Add10B|Carry [7] = ( \Mul|Add10B|Carry~1_combout  & ( ((\Registers_ALU[0]~input_o  & (!\Registers_ALU[60]~input_o  $ (!\Registers_ALU[59]~input_o )))) # (\Mul|Add10A|Result [6]) ) ) # ( !\Mul|Add10B|Carry~1_combout  & ( (\Mul|Add10A|Result [6] & 
// (\Registers_ALU[0]~input_o  & (!\Registers_ALU[60]~input_o  $ (!\Registers_ALU[59]~input_o )))) ) )

	.dataa(!\Mul|Add10A|Result [6]),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(!\Registers_ALU[60]~input_o ),
	.datad(!\Registers_ALU[59]~input_o ),
	.datae(gnd),
	.dataf(!\Mul|Add10B|Carry~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Carry[7] .extended_lut = "off";
defparam \Mul|Add10B|Carry[7] .lut_mask = 64'h0110011057755775;
defparam \Mul|Add10B|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N48
cyclonev_lcell_comb \Mul|FPP13|BPP3|PartialProduct (
// Equation(s):
// \Mul|FPP13|BPP3|PartialProduct~combout  = ( \Registers_ALU[57]~input_o  & ( (!\Registers_ALU[58]~input_o  & (!\Registers_ALU[3]~input_o  $ ((!\Registers_ALU[59]~input_o )))) # (\Registers_ALU[58]~input_o  & (((\Registers_ALU[2]~input_o ) # 
// (\Registers_ALU[59]~input_o )))) ) ) # ( !\Registers_ALU[57]~input_o  & ( (!\Registers_ALU[58]~input_o  & (((\Registers_ALU[59]~input_o  & !\Registers_ALU[2]~input_o )))) # (\Registers_ALU[58]~input_o  & (!\Registers_ALU[3]~input_o  $ 
// ((!\Registers_ALU[59]~input_o )))) ) )

	.dataa(!\Registers_ALU[3]~input_o ),
	.datab(!\Registers_ALU[59]~input_o ),
	.datac(!\Registers_ALU[58]~input_o ),
	.datad(!\Registers_ALU[2]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[57]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP13|BPP3|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP13|BPP3|PartialProduct .extended_lut = "off";
defparam \Mul|FPP13|BPP3|PartialProduct .lut_mask = 64'h36063606636F636F;
defparam \Mul|FPP13|BPP3|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N27
cyclonev_lcell_comb \Mul|FPP12|BPP5|PartialProduct (
// Equation(s):
// \Mul|FPP12|BPP5|PartialProduct~combout  = ( \Registers_ALU[5]~input_o  & ( (!\Registers_ALU[56]~input_o  & ((!\Registers_ALU[57]~input_o  & ((\Registers_ALU[55]~input_o ))) # (\Registers_ALU[57]~input_o  & (!\Registers_ALU[4]~input_o  & 
// !\Registers_ALU[55]~input_o )))) # (\Registers_ALU[56]~input_o  & ((!\Registers_ALU[57]~input_o  & ((!\Registers_ALU[55]~input_o ) # (\Registers_ALU[4]~input_o ))) # (\Registers_ALU[57]~input_o  & ((\Registers_ALU[55]~input_o ))))) ) ) # ( 
// !\Registers_ALU[5]~input_o  & ( (!\Registers_ALU[56]~input_o  & (\Registers_ALU[57]~input_o  & ((!\Registers_ALU[4]~input_o ) # (\Registers_ALU[55]~input_o )))) # (\Registers_ALU[56]~input_o  & (((\Registers_ALU[4]~input_o  & \Registers_ALU[55]~input_o )) 
// # (\Registers_ALU[57]~input_o ))) ) )

	.dataa(!\Registers_ALU[56]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!\Registers_ALU[55]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP12|BPP5|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP12|BPP5|PartialProduct .extended_lut = "off";
defparam \Mul|FPP12|BPP5|PartialProduct .lut_mask = 64'h31373137649D649D;
defparam \Mul|FPP12|BPP5|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N33
cyclonev_lcell_comb \Mul|Add10A|Carry[7] (
// Equation(s):
// \Mul|Add10A|Carry [7] = ( \Mul|FPP13|BPP2|PartialProduct~combout  & ( (\Mul|Add10A|Carry [6]) # (\Mul|FPP12|BPP4|PartialProduct~combout ) ) ) # ( !\Mul|FPP13|BPP2|PartialProduct~combout  & ( (\Mul|FPP12|BPP4|PartialProduct~combout  & \Mul|Add10A|Carry 
// [6]) ) )

	.dataa(!\Mul|FPP12|BPP4|PartialProduct~combout ),
	.datab(!\Mul|Add10A|Carry [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP13|BPP2|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Carry [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Carry[7] .extended_lut = "off";
defparam \Mul|Add10A|Carry[7] .lut_mask = 64'h1111111177777777;
defparam \Mul|Add10A|Carry[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N3
cyclonev_lcell_comb \Mul|Add10A|Result[7] (
// Equation(s):
// \Mul|Add10A|Result [7] = ( \Mul|FPP12|BPP5|PartialProduct~combout  & ( \Mul|Add10A|Carry [7] & ( \Mul|FPP13|BPP3|PartialProduct~combout  ) ) ) # ( !\Mul|FPP12|BPP5|PartialProduct~combout  & ( \Mul|Add10A|Carry [7] & ( 
// !\Mul|FPP13|BPP3|PartialProduct~combout  ) ) ) # ( \Mul|FPP12|BPP5|PartialProduct~combout  & ( !\Mul|Add10A|Carry [7] & ( !\Mul|FPP13|BPP3|PartialProduct~combout  ) ) ) # ( !\Mul|FPP12|BPP5|PartialProduct~combout  & ( !\Mul|Add10A|Carry [7] & ( 
// \Mul|FPP13|BPP3|PartialProduct~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP13|BPP3|PartialProduct~combout ),
	.datad(gnd),
	.datae(!\Mul|FPP12|BPP5|PartialProduct~combout ),
	.dataf(!\Mul|Add10A|Carry [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Result[7] .extended_lut = "off";
defparam \Mul|Add10A|Result[7] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \Mul|Add10A|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N18
cyclonev_io_ibuf \Registers_ALU[61]~input (
	.i(Registers_ALU[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[61]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[61]~input .bus_hold = "false";
defparam \Registers_ALU[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N24
cyclonev_lcell_comb \Mul|Add6|Result[3] (
// Equation(s):
// \Mul|Add6|Result [3] = ( \Registers_ALU[0]~input_o  & ( !\Registers_ALU[61]~input_o  $ (((!\Registers_ALU[1]~input_o  & ((!\Registers_ALU[60]~input_o ) # (!\Registers_ALU[59]~input_o ))) # (\Registers_ALU[1]~input_o  & (!\Registers_ALU[60]~input_o  & 
// !\Registers_ALU[59]~input_o )))) ) ) # ( !\Registers_ALU[0]~input_o  & ( (\Registers_ALU[1]~input_o  & (!\Registers_ALU[60]~input_o  $ (!\Registers_ALU[59]~input_o ))) ) )

	.dataa(!\Registers_ALU[1]~input_o ),
	.datab(!\Registers_ALU[60]~input_o ),
	.datac(!\Registers_ALU[59]~input_o ),
	.datad(!\Registers_ALU[61]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add6|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add6|Result[3] .extended_lut = "off";
defparam \Mul|Add6|Result[3] .lut_mask = 64'h1414141417E817E8;
defparam \Mul|Add6|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N27
cyclonev_lcell_comb \Mul|Add10B|Result[7] (
// Equation(s):
// \Mul|Add10B|Result [7] = ( \Mul|Add6|Result [3] & ( !\Mul|Add10B|Carry [7] $ (\Mul|Add10A|Result [7]) ) ) # ( !\Mul|Add6|Result [3] & ( !\Mul|Add10B|Carry [7] $ (!\Mul|Add10A|Result [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add10B|Carry [7]),
	.datad(!\Mul|Add10A|Result [7]),
	.datae(gnd),
	.dataf(!\Mul|Add6|Result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Result[7] .extended_lut = "off";
defparam \Mul|Add10B|Result[7] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add10B|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N42
cyclonev_lcell_comb \Mul|FPP8|BPP13|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP13|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[48]~input_o  & (!\Registers_ALU[49]~input_o  $ (!\Registers_ALU[13]~input_o )))) # (\Registers_ALU[47]~input_o  & 
// ((!\Registers_ALU[49]~input_o  $ (!\Registers_ALU[13]~input_o )) # (\Registers_ALU[48]~input_o ))) ) ) # ( !\Registers_ALU[12]~input_o  & ( !\Registers_ALU[49]~input_o  $ (((!\Registers_ALU[13]~input_o ) # (!\Registers_ALU[47]~input_o  $ 
// (\Registers_ALU[48]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[48]~input_o ),
	.datad(!\Registers_ALU[13]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP13|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP13|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP13|PartialProduct .lut_mask = 64'h55695569172B172B;
defparam \Mul|FPP8|BPP13|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N0
cyclonev_lcell_comb \Mul|FPP9|BPP11|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP11|PartialProduct~combout  = ( \Registers_ALU[51]~input_o  & ( (!\Registers_ALU[49]~input_o  & ((!\Registers_ALU[50]~input_o  & ((!\Registers_ALU[10]~input_o ))) # (\Registers_ALU[50]~input_o  & (!\Registers_ALU[11]~input_o )))) # 
// (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[11]~input_o ) # ((\Registers_ALU[50]~input_o )))) ) ) # ( !\Registers_ALU[51]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[11]~input_o  & ((\Registers_ALU[50]~input_o )))) # 
// (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[50]~input_o  & (\Registers_ALU[11]~input_o )) # (\Registers_ALU[50]~input_o  & ((\Registers_ALU[10]~input_o ))))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[11]~input_o ),
	.datac(!\Registers_ALU[10]~input_o ),
	.datad(!\Registers_ALU[50]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP11|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP11|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP11|PartialProduct .lut_mask = 64'h11271127E4DDE4DD;
defparam \Mul|FPP9|BPP11|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N15
cyclonev_lcell_comb \Mul|Add18A|Carry~2 (
// Equation(s):
// \Mul|Add18A|Carry~2_combout  = !\Mul|FPP8|BPP13|PartialProduct~combout  $ (!\Mul|FPP9|BPP11|PartialProduct~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP8|BPP13|PartialProduct~combout ),
	.datad(!\Mul|FPP9|BPP11|PartialProduct~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry~2 .extended_lut = "off";
defparam \Mul|Add18A|Carry~2 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Mul|Add18A|Carry~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N30
cyclonev_lcell_comb \Mul|FPP10|BPP9|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP9|PartialProduct~combout  = ( \Registers_ALU[9]~input_o  & ( (!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[53]~input_o  & ((\Registers_ALU[52]~input_o ))) # (\Registers_ALU[53]~input_o  & (!\Registers_ALU[8]~input_o  & 
// !\Registers_ALU[52]~input_o )))) # (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[53]~input_o  & ((!\Registers_ALU[52]~input_o ) # (\Registers_ALU[8]~input_o ))) # (\Registers_ALU[53]~input_o  & ((\Registers_ALU[52]~input_o ))))) ) ) # ( 
// !\Registers_ALU[9]~input_o  & ( (!\Registers_ALU[51]~input_o  & (\Registers_ALU[53]~input_o  & ((!\Registers_ALU[8]~input_o ) # (\Registers_ALU[52]~input_o )))) # (\Registers_ALU[51]~input_o  & (((\Registers_ALU[8]~input_o  & \Registers_ALU[52]~input_o )) 
// # (\Registers_ALU[53]~input_o ))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[53]~input_o ),
	.datac(!\Registers_ALU[8]~input_o ),
	.datad(!\Registers_ALU[52]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP9|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP9|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP9|PartialProduct .lut_mask = 64'h31373137649D649D;
defparam \Mul|FPP10|BPP9|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N12
cyclonev_lcell_comb \Mul|Add14|Carry[11] (
// Equation(s):
// \Mul|Add14|Carry [11] = ( \Mul|FPP10|BPP7|PartialProduct~combout  & ( (!\Mul|FPP10|BPP8|PartialProduct~combout  & (\Mul|FPP11|BPP6|PartialProduct~combout  & ((\Mul|Add14|Carry [9]) # (\Mul|FPP11|BPP5|PartialProduct~combout )))) # 
// (\Mul|FPP10|BPP8|PartialProduct~combout  & (((\Mul|FPP11|BPP6|PartialProduct~combout ) # (\Mul|Add14|Carry [9])) # (\Mul|FPP11|BPP5|PartialProduct~combout ))) ) ) # ( !\Mul|FPP10|BPP7|PartialProduct~combout  & ( (!\Mul|FPP10|BPP8|PartialProduct~combout  & 
// (\Mul|FPP11|BPP5|PartialProduct~combout  & (\Mul|Add14|Carry [9] & \Mul|FPP11|BPP6|PartialProduct~combout ))) # (\Mul|FPP10|BPP8|PartialProduct~combout  & (((\Mul|FPP11|BPP5|PartialProduct~combout  & \Mul|Add14|Carry [9])) # 
// (\Mul|FPP11|BPP6|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP11|BPP5|PartialProduct~combout ),
	.datab(!\Mul|FPP10|BPP8|PartialProduct~combout ),
	.datac(!\Mul|Add14|Carry [9]),
	.datad(!\Mul|FPP11|BPP6|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP10|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry[11] .extended_lut = "off";
defparam \Mul|Add14|Carry[11] .lut_mask = 64'h01370137137F137F;
defparam \Mul|Add14|Carry[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N24
cyclonev_lcell_comb \Mul|FPP11|BPP7|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP7|PartialProduct~combout  = ( \Registers_ALU[6]~input_o  & ( (!\Registers_ALU[53]~input_o  & (\Registers_ALU[54]~input_o  & (!\Registers_ALU[55]~input_o  $ (!\Registers_ALU[7]~input_o )))) # (\Registers_ALU[53]~input_o  & 
// ((!\Registers_ALU[55]~input_o  $ (!\Registers_ALU[7]~input_o )) # (\Registers_ALU[54]~input_o ))) ) ) # ( !\Registers_ALU[6]~input_o  & ( !\Registers_ALU[55]~input_o  $ (((!\Registers_ALU[7]~input_o ) # (!\Registers_ALU[53]~input_o  $ 
// (\Registers_ALU[54]~input_o )))) ) )

	.dataa(!\Registers_ALU[55]~input_o ),
	.datab(!\Registers_ALU[53]~input_o ),
	.datac(!\Registers_ALU[7]~input_o ),
	.datad(!\Registers_ALU[54]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP7|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP7|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP7|PartialProduct .lut_mask = 64'h56595659127B127B;
defparam \Mul|FPP11|BPP7|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N9
cyclonev_lcell_comb \Mul|Add14|Result[11] (
// Equation(s):
// \Mul|Add14|Result [11] = ( \Mul|FPP11|BPP7|PartialProduct~combout  & ( !\Mul|FPP10|BPP9|PartialProduct~combout  $ (\Mul|Add14|Carry [11]) ) ) # ( !\Mul|FPP11|BPP7|PartialProduct~combout  & ( !\Mul|FPP10|BPP9|PartialProduct~combout  $ (!\Mul|Add14|Carry 
// [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP10|BPP9|PartialProduct~combout ),
	.datad(!\Mul|Add14|Carry [11]),
	.datae(gnd),
	.dataf(!\Mul|FPP11|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[11] .extended_lut = "off";
defparam \Mul|Add14|Result[11] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add14|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N39
cyclonev_lcell_comb \Mul|Add18A|Carry[15] (
// Equation(s):
// \Mul|Add18A|Carry [15] = ( \Mul|FPP9|BPP10|PartialProduct~combout  & ( ((!\Mul|FPP9|BPP9|PartialProduct~combout  & (\Mul|Add18A|Carry [13] & \Mul|FPP8|BPP11|PartialProduct~combout )) # (\Mul|FPP9|BPP9|PartialProduct~combout  & 
// ((\Mul|FPP8|BPP11|PartialProduct~combout ) # (\Mul|Add18A|Carry [13])))) # (\Mul|FPP8|BPP12|PartialProduct~combout ) ) ) # ( !\Mul|FPP9|BPP10|PartialProduct~combout  & ( (\Mul|FPP8|BPP12|PartialProduct~combout  & ((!\Mul|FPP9|BPP9|PartialProduct~combout  
// & (\Mul|Add18A|Carry [13] & \Mul|FPP8|BPP11|PartialProduct~combout )) # (\Mul|FPP9|BPP9|PartialProduct~combout  & ((\Mul|FPP8|BPP11|PartialProduct~combout ) # (\Mul|Add18A|Carry [13]))))) ) )

	.dataa(!\Mul|FPP8|BPP12|PartialProduct~combout ),
	.datab(!\Mul|FPP9|BPP9|PartialProduct~combout ),
	.datac(!\Mul|Add18A|Carry [13]),
	.datad(!\Mul|FPP8|BPP11|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP9|BPP10|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[15] .extended_lut = "off";
defparam \Mul|Add18A|Carry[15] .lut_mask = 64'h01150115577F577F;
defparam \Mul|Add18A|Carry[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N0
cyclonev_lcell_comb \Mul|Add18B|Result[15] (
// Equation(s):
// \Mul|Add18B|Result [15] = ( \Mul|Add18A|Carry [15] & ( \Mul|Add14|Result [10] & ( !\Mul|Add18A|Carry~2_combout  $ (!\Mul|Add14|Result [11] $ (((!\Mul|Add18A|Result [14] & !\Mul|Add18B|Carry [14])))) ) ) ) # ( !\Mul|Add18A|Carry [15] & ( \Mul|Add14|Result 
// [10] & ( !\Mul|Add18A|Carry~2_combout  $ (!\Mul|Add14|Result [11] $ (((\Mul|Add18B|Carry [14]) # (\Mul|Add18A|Result [14])))) ) ) ) # ( \Mul|Add18A|Carry [15] & ( !\Mul|Add14|Result [10] & ( !\Mul|Add18A|Carry~2_combout  $ (!\Mul|Add14|Result [11] $ 
// (((!\Mul|Add18A|Result [14]) # (!\Mul|Add18B|Carry [14])))) ) ) ) # ( !\Mul|Add18A|Carry [15] & ( !\Mul|Add14|Result [10] & ( !\Mul|Add18A|Carry~2_combout  $ (!\Mul|Add14|Result [11] $ (((\Mul|Add18A|Result [14] & \Mul|Add18B|Carry [14])))) ) ) )

	.dataa(!\Mul|Add18A|Carry~2_combout ),
	.datab(!\Mul|Add14|Result [11]),
	.datac(!\Mul|Add18A|Result [14]),
	.datad(!\Mul|Add18B|Carry [14]),
	.datae(!\Mul|Add18A|Carry [15]),
	.dataf(!\Mul|Add14|Result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[15] .extended_lut = "off";
defparam \Mul|Add18B|Result[15] .lut_mask = 64'h6669999669999666;
defparam \Mul|Add18B|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N9
cyclonev_lcell_comb \Mul|Add18C|Result[15] (
// Equation(s):
// \Mul|Add18C|Result [15] = ( \Mul|Add10B|Result [6] & ( !\Mul|Add10B|Result [7] $ (!\Mul|Add18B|Result [15] $ (((\Mul|Add18C|Carry [14]) # (\Mul|Add18B|Result [14])))) ) ) # ( !\Mul|Add10B|Result [6] & ( !\Mul|Add10B|Result [7] $ (!\Mul|Add18B|Result [15] 
// $ (((\Mul|Add18B|Result [14] & \Mul|Add18C|Carry [14])))) ) )

	.dataa(!\Mul|Add18B|Result [14]),
	.datab(!\Mul|Add10B|Result [7]),
	.datac(!\Mul|Add18C|Carry [14]),
	.datad(!\Mul|Add18B|Result [15]),
	.datae(gnd),
	.dataf(!\Mul|Add10B|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[15] .extended_lut = "off";
defparam \Mul|Add18C|Result[15] .lut_mask = 64'h36C936C96C936C93;
defparam \Mul|Add18C|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N30
cyclonev_lcell_comb \Mul|Add32B|Carry[28] (
// Equation(s):
// \Mul|Add32B|Carry [28] = ( \Mul|Add32A|Result [27] & ( ((!\Mul|Add30|Result [24] & (!\Mul|Add32B|Carry [26] & \Mul|Add32A|Result [26])) # (\Mul|Add30|Result [24] & ((!\Mul|Add32B|Carry [26]) # (\Mul|Add32A|Result [26])))) # (\Mul|Add30|Result [25]) ) ) # 
// ( !\Mul|Add32A|Result [27] & ( (\Mul|Add30|Result [25] & ((!\Mul|Add30|Result [24] & (!\Mul|Add32B|Carry [26] & \Mul|Add32A|Result [26])) # (\Mul|Add30|Result [24] & ((!\Mul|Add32B|Carry [26]) # (\Mul|Add32A|Result [26]))))) ) )

	.dataa(!\Mul|Add30|Result [24]),
	.datab(!\Mul|Add30|Result [25]),
	.datac(!\Mul|Add32B|Carry [26]),
	.datad(!\Mul|Add32A|Result [26]),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[28] .extended_lut = "off";
defparam \Mul|Add32B|Carry[28] .lut_mask = 64'h1031103173F773F7;
defparam \Mul|Add32B|Carry[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N6
cyclonev_lcell_comb \Mul|FPP0|BPP29|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP29|PartialProduct~0_combout  = ( \Registers_ALU[29]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((\Registers_ALU[32]~input_o ))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[28]~input_o  & !\Registers_ALU[32]~input_o )) ) ) # ( 
// !\Registers_ALU[29]~input_o  & ( (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[28]~input_o ) # (\Registers_ALU[32]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[28]~input_o ),
	.datac(!\Registers_ALU[32]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[29]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP29|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP29|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP29|PartialProduct~0 .lut_mask = 64'h45454A4A45454A4A;
defparam \Mul|FPP0|BPP29|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N33
cyclonev_lcell_comb \Mul|FPP1|BPP27|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP27|PartialProduct~combout  = ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[34]~input_o  & ((!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[26]~input_o ))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[27]~input_o )))) # 
// (\Registers_ALU[34]~input_o  & (((!\Registers_ALU[27]~input_o )) # (\Registers_ALU[33]~input_o ))) ) ) # ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[34]~input_o  & (\Registers_ALU[33]~input_o  & (\Registers_ALU[27]~input_o ))) # 
// (\Registers_ALU[34]~input_o  & ((!\Registers_ALU[33]~input_o  & (\Registers_ALU[27]~input_o )) # (\Registers_ALU[33]~input_o  & ((\Registers_ALU[26]~input_o ))))) ) )

	.dataa(!\Registers_ALU[34]~input_o ),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[27]~input_o ),
	.datad(!\Registers_ALU[26]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP27|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP27|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP27|PartialProduct .lut_mask = 64'h06170617F971F971;
defparam \Mul|FPP1|BPP27|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N42
cyclonev_lcell_comb \Mul|Add32A|Carry[29] (
// Equation(s):
// \Mul|Add32A|Carry [29] = ( \Mul|FPP1|BPP26|PartialProduct~combout  & ( \Mul|FPP1|BPP25|PartialProduct~combout  & ( (!\Mul|Add32A|Carry~20_combout  & (!\Mul|FPP0|BPP27|PartialProduct~0_combout  & (!\Mul|Add32A|Carry~21_combout  & 
// !\Mul|FPP0|BPP28|PartialProduct~0_combout ))) ) ) ) # ( !\Mul|FPP1|BPP26|PartialProduct~combout  & ( \Mul|FPP1|BPP25|PartialProduct~combout  & ( (!\Mul|FPP0|BPP28|PartialProduct~0_combout ) # ((!\Mul|Add32A|Carry~20_combout  & 
// (!\Mul|FPP0|BPP27|PartialProduct~0_combout  & !\Mul|Add32A|Carry~21_combout ))) ) ) ) # ( \Mul|FPP1|BPP26|PartialProduct~combout  & ( !\Mul|FPP1|BPP25|PartialProduct~combout  & ( (!\Mul|FPP0|BPP28|PartialProduct~0_combout  & 
// ((!\Mul|FPP0|BPP27|PartialProduct~0_combout ) # ((!\Mul|Add32A|Carry~20_combout  & !\Mul|Add32A|Carry~21_combout )))) ) ) ) # ( !\Mul|FPP1|BPP26|PartialProduct~combout  & ( !\Mul|FPP1|BPP25|PartialProduct~combout  & ( 
// (!\Mul|FPP0|BPP27|PartialProduct~0_combout ) # ((!\Mul|FPP0|BPP28|PartialProduct~0_combout ) # ((!\Mul|Add32A|Carry~20_combout  & !\Mul|Add32A|Carry~21_combout ))) ) ) )

	.dataa(!\Mul|Add32A|Carry~20_combout ),
	.datab(!\Mul|FPP0|BPP27|PartialProduct~0_combout ),
	.datac(!\Mul|Add32A|Carry~21_combout ),
	.datad(!\Mul|FPP0|BPP28|PartialProduct~0_combout ),
	.datae(!\Mul|FPP1|BPP26|PartialProduct~combout ),
	.dataf(!\Mul|FPP1|BPP25|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry[29] .extended_lut = "off";
defparam \Mul|Add32A|Carry[29] .lut_mask = 64'hFFECEC00FF808000;
defparam \Mul|Add32A|Carry[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N54
cyclonev_lcell_comb \Mul|Add32A|Result[29] (
// Equation(s):
// \Mul|Add32A|Result [29] = ( \Mul|Add32A|Carry [29] & ( !\Mul|FPP0|BPP29|PartialProduct~0_combout  $ (!\Mul|FPP1|BPP27|PartialProduct~combout ) ) ) # ( !\Mul|Add32A|Carry [29] & ( !\Mul|FPP0|BPP29|PartialProduct~0_combout  $ 
// (\Mul|FPP1|BPP27|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP0|BPP29|PartialProduct~0_combout ),
	.datad(!\Mul|FPP1|BPP27|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Carry [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[29] .extended_lut = "off";
defparam \Mul|Add32A|Result[29] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \Mul|Add32A|Result[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N57
cyclonev_lcell_comb \Mul|Add32A|Result[28] (
// Equation(s):
// \Mul|Add32A|Result [28] = ( \Mul|Add32A|Carry~21_combout  & ( !\Mul|Add32A|Carry~22_combout  $ (((!\Mul|FPP0|BPP27|PartialProduct~0_combout  & !\Mul|FPP1|BPP25|PartialProduct~combout ))) ) ) # ( !\Mul|Add32A|Carry~21_combout  & ( 
// !\Mul|Add32A|Carry~22_combout  $ (((!\Mul|Add32A|Carry~20_combout  & ((!\Mul|FPP0|BPP27|PartialProduct~0_combout ) # (!\Mul|FPP1|BPP25|PartialProduct~combout ))) # (\Mul|Add32A|Carry~20_combout  & (!\Mul|FPP0|BPP27|PartialProduct~0_combout  & 
// !\Mul|FPP1|BPP25|PartialProduct~combout )))) ) )

	.dataa(!\Mul|Add32A|Carry~20_combout ),
	.datab(!\Mul|FPP0|BPP27|PartialProduct~0_combout ),
	.datac(!\Mul|FPP1|BPP25|PartialProduct~combout ),
	.datad(!\Mul|Add32A|Carry~22_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Carry~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[28] .extended_lut = "off";
defparam \Mul|Add32A|Result[28] .lut_mask = 64'h17E817E83FC03FC0;
defparam \Mul|Add32A|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N3
cyclonev_lcell_comb \Mul|FPP3|BPP23|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP23|PartialProduct~combout  = ( \Registers_ALU[23]~input_o  & ( (!\Registers_ALU[37]~input_o  & ((!\Registers_ALU[39]~input_o  & ((\Registers_ALU[38]~input_o ))) # (\Registers_ALU[39]~input_o  & (!\Registers_ALU[22]~input_o  & 
// !\Registers_ALU[38]~input_o )))) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[38]~input_o ) # (\Registers_ALU[22]~input_o ))) # (\Registers_ALU[39]~input_o  & ((\Registers_ALU[38]~input_o ))))) ) ) # ( 
// !\Registers_ALU[23]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[22]~input_o ) # (\Registers_ALU[38]~input_o )))) # (\Registers_ALU[37]~input_o  & (((\Registers_ALU[22]~input_o  & \Registers_ALU[38]~input_o 
// )) # (\Registers_ALU[39]~input_o ))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[22]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[38]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP23|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP23|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP23|PartialProduct .lut_mask = 64'h0D1F0D1F58B558B5;
defparam \Mul|FPP3|BPP23|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N51
cyclonev_lcell_comb \Mul|Add30|Carry[26] (
// Equation(s):
// \Mul|Add30|Carry [26] = ( \Mul|FPP2|BPP23|PartialProduct~combout  & ( ((!\Mul|FPP3|BPP20|PartialProduct~combout  & (\Mul|FPP2|BPP22|PartialProduct~combout  & \Mul|Add30|Carry [24])) # (\Mul|FPP3|BPP20|PartialProduct~combout  & ((\Mul|Add30|Carry [24]) # 
// (\Mul|FPP2|BPP22|PartialProduct~combout )))) # (\Mul|FPP3|BPP21|PartialProduct~combout ) ) ) # ( !\Mul|FPP2|BPP23|PartialProduct~combout  & ( (\Mul|FPP3|BPP21|PartialProduct~combout  & ((!\Mul|FPP3|BPP20|PartialProduct~combout  & 
// (\Mul|FPP2|BPP22|PartialProduct~combout  & \Mul|Add30|Carry [24])) # (\Mul|FPP3|BPP20|PartialProduct~combout  & ((\Mul|Add30|Carry [24]) # (\Mul|FPP2|BPP22|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|FPP3|BPP20|PartialProduct~combout ),
	.datab(!\Mul|FPP3|BPP21|PartialProduct~combout ),
	.datac(!\Mul|FPP2|BPP22|PartialProduct~combout ),
	.datad(!\Mul|Add30|Carry [24]),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP23|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[26] .extended_lut = "off";
defparam \Mul|Add30|Carry[26] .lut_mask = 64'h01130113377F377F;
defparam \Mul|Add30|Carry[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N3
cyclonev_lcell_comb \Mul|FPP2|BPP25|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP25|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o  & ((!\Registers_ALU[24]~input_o ))) # (\Registers_ALU[36]~input_o  & (!\Registers_ALU[25]~input_o )))) # 
// (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[25]~input_o ) # ((\Registers_ALU[36]~input_o )))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[25]~input_o  & ((\Registers_ALU[36]~input_o )))) # 
// (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o  & (\Registers_ALU[25]~input_o )) # (\Registers_ALU[36]~input_o  & ((\Registers_ALU[24]~input_o ))))) ) )

	.dataa(!\Registers_ALU[25]~input_o ),
	.datab(!\Registers_ALU[24]~input_o ),
	.datac(!\Registers_ALU[35]~input_o ),
	.datad(!\Registers_ALU[36]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP25|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP25|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP25|PartialProduct .lut_mask = 64'h05530553CAAFCAAF;
defparam \Mul|FPP2|BPP25|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N48
cyclonev_lcell_comb \Mul|Add30|Result[27] (
// Equation(s):
// \Mul|Add30|Result [27] = ( \Mul|FPP2|BPP25|PartialProduct~combout  & ( !\Mul|FPP3|BPP23|PartialProduct~combout  $ (((!\Mul|FPP2|BPP24|PartialProduct~combout  & (\Mul|Add30|Carry [26] & \Mul|FPP3|BPP22|PartialProduct~combout )) # 
// (\Mul|FPP2|BPP24|PartialProduct~combout  & ((\Mul|FPP3|BPP22|PartialProduct~combout ) # (\Mul|Add30|Carry [26]))))) ) ) # ( !\Mul|FPP2|BPP25|PartialProduct~combout  & ( !\Mul|FPP3|BPP23|PartialProduct~combout  $ (((!\Mul|FPP2|BPP24|PartialProduct~combout  
// & ((!\Mul|Add30|Carry [26]) # (!\Mul|FPP3|BPP22|PartialProduct~combout ))) # (\Mul|FPP2|BPP24|PartialProduct~combout  & (!\Mul|Add30|Carry [26] & !\Mul|FPP3|BPP22|PartialProduct~combout )))) ) )

	.dataa(!\Mul|FPP3|BPP23|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP24|PartialProduct~combout ),
	.datac(!\Mul|Add30|Carry [26]),
	.datad(!\Mul|FPP3|BPP22|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP2|BPP25|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[27] .extended_lut = "off";
defparam \Mul|Add30|Result[27] .lut_mask = 64'h566A566AA995A995;
defparam \Mul|Add30|Result[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N42
cyclonev_lcell_comb \Mul|Add32B|Result[29] (
// Equation(s):
// \Mul|Add32B|Result [29] = ( \Mul|Add30|Result [27] & ( !\Mul|Add32A|Result [29] $ (((!\Mul|Add30|Result [26] & (\Mul|Add32B|Carry [28] & \Mul|Add32A|Result [28])) # (\Mul|Add30|Result [26] & ((\Mul|Add32A|Result [28]) # (\Mul|Add32B|Carry [28]))))) ) ) # 
// ( !\Mul|Add30|Result [27] & ( !\Mul|Add32A|Result [29] $ (((!\Mul|Add30|Result [26] & ((!\Mul|Add32B|Carry [28]) # (!\Mul|Add32A|Result [28]))) # (\Mul|Add30|Result [26] & (!\Mul|Add32B|Carry [28] & !\Mul|Add32A|Result [28])))) ) )

	.dataa(!\Mul|Add30|Result [26]),
	.datab(!\Mul|Add32B|Carry [28]),
	.datac(!\Mul|Add32A|Result [29]),
	.datad(!\Mul|Add32A|Result [28]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[29] .extended_lut = "off";
defparam \Mul|Add32B|Result[29] .lut_mask = 64'h1E781E78E187E187;
defparam \Mul|Add32B|Result[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N6
cyclonev_lcell_comb \Mul|FPP5|BPP19|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP19|PartialProduct~combout  = ( \Registers_ALU[18]~input_o  & ( \Registers_ALU[42]~input_o  & ( (!\Registers_ALU[19]~input_o  $ (!\Registers_ALU[43]~input_o )) # (\Registers_ALU[41]~input_o ) ) ) ) # ( !\Registers_ALU[18]~input_o  & ( 
// \Registers_ALU[42]~input_o  & ( !\Registers_ALU[43]~input_o  $ (((!\Registers_ALU[19]~input_o ) # (\Registers_ALU[41]~input_o ))) ) ) ) # ( \Registers_ALU[18]~input_o  & ( !\Registers_ALU[42]~input_o  & ( (\Registers_ALU[41]~input_o  & 
// (!\Registers_ALU[19]~input_o  $ (!\Registers_ALU[43]~input_o ))) ) ) ) # ( !\Registers_ALU[18]~input_o  & ( !\Registers_ALU[42]~input_o  & ( !\Registers_ALU[43]~input_o  $ (((!\Registers_ALU[19]~input_o ) # (!\Registers_ALU[41]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[19]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[18]~input_o ),
	.dataf(!\Registers_ALU[42]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP19|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP19|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP19|PartialProduct .lut_mask = 64'h3636060663636F6F;
defparam \Mul|FPP5|BPP19|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N18
cyclonev_lcell_comb \Mul|FPP4|BPP21|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP21|PartialProduct~combout  = ( \Registers_ALU[21]~input_o  & ( (!\Registers_ALU[39]~input_o  & ((!\Registers_ALU[40]~input_o  & (!\Registers_ALU[20]~input_o  & \Registers_ALU[41]~input_o )) # (\Registers_ALU[40]~input_o  & 
// ((!\Registers_ALU[41]~input_o ))))) # (\Registers_ALU[39]~input_o  & ((!\Registers_ALU[40]~input_o  & ((!\Registers_ALU[41]~input_o ))) # (\Registers_ALU[40]~input_o  & ((\Registers_ALU[41]~input_o ) # (\Registers_ALU[20]~input_o ))))) ) ) # ( 
// !\Registers_ALU[21]~input_o  & ( (!\Registers_ALU[39]~input_o  & (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[20]~input_o ) # (\Registers_ALU[40]~input_o )))) # (\Registers_ALU[39]~input_o  & (((\Registers_ALU[40]~input_o  & \Registers_ALU[20]~input_o 
// )) # (\Registers_ALU[41]~input_o ))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[20]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP21|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP21|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP21|PartialProduct .lut_mask = 64'h01F701F767916791;
defparam \Mul|FPP4|BPP21|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N15
cyclonev_lcell_comb \Mul|Add26A|Result[23] (
// Equation(s):
// \Mul|Add26A|Result [23] = ( \Mul|FPP4|BPP21|PartialProduct~combout  & ( \Mul|FPP5|BPP18|PartialProduct~combout  & ( !\Mul|FPP5|BPP19|PartialProduct~combout  $ (((\Mul|FPP4|BPP20|PartialProduct~combout ) # (\Mul|Add26A|Carry [22]))) ) ) ) # ( 
// !\Mul|FPP4|BPP21|PartialProduct~combout  & ( \Mul|FPP5|BPP18|PartialProduct~combout  & ( !\Mul|FPP5|BPP19|PartialProduct~combout  $ (((!\Mul|Add26A|Carry [22] & !\Mul|FPP4|BPP20|PartialProduct~combout ))) ) ) ) # ( \Mul|FPP4|BPP21|PartialProduct~combout  
// & ( !\Mul|FPP5|BPP18|PartialProduct~combout  & ( !\Mul|FPP5|BPP19|PartialProduct~combout  $ (((\Mul|Add26A|Carry [22] & \Mul|FPP4|BPP20|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP4|BPP21|PartialProduct~combout  & ( 
// !\Mul|FPP5|BPP18|PartialProduct~combout  & ( !\Mul|FPP5|BPP19|PartialProduct~combout  $ (((!\Mul|Add26A|Carry [22]) # (!\Mul|FPP4|BPP20|PartialProduct~combout ))) ) ) )

	.dataa(!\Mul|Add26A|Carry [22]),
	.datab(!\Mul|FPP4|BPP20|PartialProduct~combout ),
	.datac(!\Mul|FPP5|BPP19|PartialProduct~combout ),
	.datad(gnd),
	.datae(!\Mul|FPP4|BPP21|PartialProduct~combout ),
	.dataf(!\Mul|FPP5|BPP18|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Result[23] .extended_lut = "off";
defparam \Mul|Add26A|Result[23] .lut_mask = 64'h1E1EE1E178788787;
defparam \Mul|Add26A|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N3
cyclonev_lcell_comb \Mul|Add22|Carry[19] (
// Equation(s):
// \Mul|Add22|Carry [19] = ( \Mul|FPP7|BPP14|PartialProduct~combout  & ( ((!\Mul|FPP7|BPP13|PartialProduct~combout  & (\Mul|FPP6|BPP15|PartialProduct~combout  & \Mul|Add22|Carry [17])) # (\Mul|FPP7|BPP13|PartialProduct~combout  & ((\Mul|Add22|Carry [17]) # 
// (\Mul|FPP6|BPP15|PartialProduct~combout )))) # (\Mul|FPP6|BPP16|PartialProduct~combout ) ) ) # ( !\Mul|FPP7|BPP14|PartialProduct~combout  & ( (\Mul|FPP6|BPP16|PartialProduct~combout  & ((!\Mul|FPP7|BPP13|PartialProduct~combout  & 
// (\Mul|FPP6|BPP15|PartialProduct~combout  & \Mul|Add22|Carry [17])) # (\Mul|FPP7|BPP13|PartialProduct~combout  & ((\Mul|Add22|Carry [17]) # (\Mul|FPP6|BPP15|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|FPP7|BPP13|PartialProduct~combout ),
	.datab(!\Mul|FPP6|BPP15|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP16|PartialProduct~combout ),
	.datad(!\Mul|Add22|Carry [17]),
	.datae(gnd),
	.dataf(!\Mul|FPP7|BPP14|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[19] .extended_lut = "off";
defparam \Mul|Add22|Carry[19] .lut_mask = 64'h010701071F7F1F7F;
defparam \Mul|Add22|Carry[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N27
cyclonev_lcell_comb \Mul|FPP7|BPP15|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP15|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[15]~input_o  $ ((!\Registers_ALU[47]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[14]~input_o ) # 
// (\Registers_ALU[47]~input_o )))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (((\Registers_ALU[47]~input_o  & !\Registers_ALU[14]~input_o )))) # (\Registers_ALU[46]~input_o  & (!\Registers_ALU[15]~input_o  $ 
// ((!\Registers_ALU[47]~input_o )))) ) )

	.dataa(!\Registers_ALU[15]~input_o ),
	.datab(!\Registers_ALU[46]~input_o ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(!\Registers_ALU[14]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP15|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP15|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP15|PartialProduct .lut_mask = 64'h1E121E124B7B4B7B;
defparam \Mul|FPP7|BPP15|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N42
cyclonev_lcell_comb \Mul|FPP6|BPP17|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP17|PartialProduct~combout  = ( \Registers_ALU[17]~input_o  & ( (!\Registers_ALU[45]~input_o  & ((!\Registers_ALU[43]~input_o  & (\Registers_ALU[44]~input_o )) # (\Registers_ALU[43]~input_o  & ((!\Registers_ALU[44]~input_o ) # 
// (\Registers_ALU[16]~input_o ))))) # (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[43]~input_o  & (!\Registers_ALU[44]~input_o  & !\Registers_ALU[16]~input_o )) # (\Registers_ALU[43]~input_o  & (\Registers_ALU[44]~input_o )))) ) ) # ( 
// !\Registers_ALU[17]~input_o  & ( (!\Registers_ALU[45]~input_o  & (\Registers_ALU[43]~input_o  & (\Registers_ALU[44]~input_o  & \Registers_ALU[16]~input_o ))) # (\Registers_ALU[45]~input_o  & (((!\Registers_ALU[16]~input_o ) # (\Registers_ALU[44]~input_o 
// )) # (\Registers_ALU[43]~input_o ))) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(!\Registers_ALU[16]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP17|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP17|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP17|PartialProduct .lut_mask = 64'h55175517692B692B;
defparam \Mul|FPP6|BPP17|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N0
cyclonev_lcell_comb \Mul|Add22|Result[19] (
// Equation(s):
// \Mul|Add22|Result [19] = ( \Mul|FPP6|BPP17|PartialProduct~combout  & ( !\Mul|Add22|Carry [19] $ (\Mul|FPP7|BPP15|PartialProduct~combout ) ) ) # ( !\Mul|FPP6|BPP17|PartialProduct~combout  & ( !\Mul|Add22|Carry [19] $ 
// (!\Mul|FPP7|BPP15|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add22|Carry [19]),
	.datad(!\Mul|FPP7|BPP15|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP6|BPP17|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[19] .extended_lut = "off";
defparam \Mul|Add22|Result[19] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add22|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N51
cyclonev_lcell_comb \Mul|Add26B|Carry[23] (
// Equation(s):
// \Mul|Add26B|Carry [23] = ( \Mul|Add26B|Carry [21] & ( (!\Mul|Add26A|Result [22] & (\Mul|Add22|Result [18] & ((\Mul|Add26A|Result [21]) # (\Mul|Add22|Result [17])))) # (\Mul|Add26A|Result [22] & (((\Mul|Add22|Result [18]) # (\Mul|Add26A|Result [21])) # 
// (\Mul|Add22|Result [17]))) ) ) # ( !\Mul|Add26B|Carry [21] & ( (!\Mul|Add26A|Result [22] & (\Mul|Add22|Result [17] & (\Mul|Add26A|Result [21] & \Mul|Add22|Result [18]))) # (\Mul|Add26A|Result [22] & (((\Mul|Add22|Result [17] & \Mul|Add26A|Result [21])) # 
// (\Mul|Add22|Result [18]))) ) )

	.dataa(!\Mul|Add22|Result [17]),
	.datab(!\Mul|Add26A|Result [22]),
	.datac(!\Mul|Add26A|Result [21]),
	.datad(!\Mul|Add22|Result [18]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[23] .extended_lut = "off";
defparam \Mul|Add26B|Carry[23] .lut_mask = 64'h01370137137F137F;
defparam \Mul|Add26B|Carry[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N57
cyclonev_lcell_comb \Mul|Add26B|Result[23] (
// Equation(s):
// \Mul|Add26B|Result [23] = ( \Mul|Add26B|Carry [23] & ( !\Mul|Add26A|Result [23] $ (\Mul|Add22|Result [19]) ) ) # ( !\Mul|Add26B|Carry [23] & ( !\Mul|Add26A|Result [23] $ (!\Mul|Add22|Result [19]) ) )

	.dataa(!\Mul|Add26A|Result [23]),
	.datab(gnd),
	.datac(!\Mul|Add22|Result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Carry [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[23] .extended_lut = "off";
defparam \Mul|Add26B|Result[23] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Mul|Add26B|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N39
cyclonev_lcell_comb \Mul|Add32C|Result[29] (
// Equation(s):
// \Mul|Add32C|Result [29] = ( \Mul|Add26B|Result [22] & ( !\Mul|Add32B|Result [29] $ (!\Mul|Add26B|Result [23] $ (((!\Mul|Add32C|Carry [28]) # (\Mul|Add32B|Result [28])))) ) ) # ( !\Mul|Add26B|Result [22] & ( !\Mul|Add32B|Result [29] $ (!\Mul|Add26B|Result 
// [23] $ (((\Mul|Add32B|Result [28] & !\Mul|Add32C|Carry [28])))) ) )

	.dataa(!\Mul|Add32B|Result [28]),
	.datab(!\Mul|Add32B|Result [29]),
	.datac(!\Mul|Add32C|Carry [28]),
	.datad(!\Mul|Add26B|Result [23]),
	.datae(gnd),
	.dataf(!\Mul|Add26B|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Result[29] .extended_lut = "off";
defparam \Mul|Add32C|Result[29] .lut_mask = 64'h639C639CC639C639;
defparam \Mul|Add32C|Result[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N36
cyclonev_lcell_comb \Mul|Add32D|Result[29] (
// Equation(s):
// \Mul|Add32D|Result [29] = ( \Mul|Add32C|Result [29] & ( \Mul|Add18C|Result [14] & ( !\Mul|Add18C|Result [15] $ ((((\Mul|Add32C|Result [28]) # (\Mul|Add32D|Carry~3_combout )) # (\Mul|Add32D|Carry~4_combout ))) ) ) ) # ( !\Mul|Add32C|Result [29] & ( 
// \Mul|Add18C|Result [14] & ( !\Mul|Add18C|Result [15] $ (((!\Mul|Add32D|Carry~4_combout  & (!\Mul|Add32D|Carry~3_combout  & !\Mul|Add32C|Result [28])))) ) ) ) # ( \Mul|Add32C|Result [29] & ( !\Mul|Add18C|Result [14] & ( !\Mul|Add18C|Result [15] $ 
// (((\Mul|Add32C|Result [28] & ((\Mul|Add32D|Carry~3_combout ) # (\Mul|Add32D|Carry~4_combout ))))) ) ) ) # ( !\Mul|Add32C|Result [29] & ( !\Mul|Add18C|Result [14] & ( !\Mul|Add18C|Result [15] $ (((!\Mul|Add32C|Result [28]) # ((!\Mul|Add32D|Carry~4_combout  
// & !\Mul|Add32D|Carry~3_combout )))) ) ) )

	.dataa(!\Mul|Add32D|Carry~4_combout ),
	.datab(!\Mul|Add18C|Result [15]),
	.datac(!\Mul|Add32D|Carry~3_combout ),
	.datad(!\Mul|Add32C|Result [28]),
	.datae(!\Mul|Add32C|Result [29]),
	.dataf(!\Mul|Add18C|Result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[29] .extended_lut = "off";
defparam \Mul|Add32D|Result[29] .lut_mask = 64'h336CCC936CCC9333;
defparam \Mul|Add32D|Result[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N27
cyclonev_lcell_comb \LS|D29~feeder (
// Equation(s):
// \LS|D29~feeder_combout  = ( LSRDataIn[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D29~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D29~feeder .extended_lut = "off";
defparam \LS|D29~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D29~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y44_N29
dffeas \LS|D29 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D29~feeder_combout ),
	.asdata(\LS|D28~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D29 .is_wysiwyg = "true";
defparam \LS|D29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N42
cyclonev_lcell_comb \AdderInputB[29]~90 (
// Equation(s):
// \AdderInputB[29]~90_combout  = ( \AdderInputB[19]~67_combout  & ( (!\IR_ALU[22]~input_o  & (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[61]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[61]~input_o ))) ) )

	.dataa(!\IR_ALU[22]~input_o ),
	.datab(!\AdderInputB[19]~68_combout ),
	.datac(!\AdderInputB[19]~69_combout ),
	.datad(!\Registers_ALU[61]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[29]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[29]~90 .extended_lut = "off";
defparam \AdderInputB[29]~90 .lut_mask = 64'hC0F0C0F080A080A0;
defparam \AdderInputB[29]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N0
cyclonev_lcell_comb \AdderInputB[29]~91 (
// Equation(s):
// \AdderInputB[29]~91_combout  = ( \Control_ALU[14]~input_o  & ( (!\Control_ALU[21]~input_o  & (!\IR_ALU[24]~input_o )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[61]~input_o ))) ) ) # ( !\Control_ALU[14]~input_o  & ( (!\Control_ALU[21]~input_o  & 
// (!\AdderInputB[29]~90_combout )) # (\Control_ALU[21]~input_o  & ((\Registers_ALU[61]~input_o ))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\AdderInputB[29]~90_combout ),
	.datad(!\Registers_ALU[61]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[29]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[29]~91 .extended_lut = "off";
defparam \AdderInputB[29]~91 .lut_mask = 64'hC0F3C0F388BB88BB;
defparam \AdderInputB[29]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N45
cyclonev_lcell_comb \AdderInputB[29] (
// Equation(s):
// AdderInputB[29] = ( \AdderInputB[0]~15_combout  & ( \AdderInputB[29]~91_combout  ) ) # ( !\AdderInputB[0]~15_combout  & ( AdderInputB[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[29]~91_combout ),
	.datad(!AdderInputB[29]),
	.datae(gnd),
	.dataf(!\AdderInputB[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[29] .extended_lut = "off";
defparam \AdderInputB[29] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \AdderInputB[29] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N92
cyclonev_io_ibuf \PC_ALU[29]~input (
	.i(PC_ALU[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[29]~input_o ));
// synopsys translate_off
defparam \PC_ALU[29]~input .bus_hold = "false";
defparam \PC_ALU[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N54
cyclonev_lcell_comb \AdderInputA[29]~31 (
// Equation(s):
// \AdderInputA[29]~31_combout  = ( AddrASelector[1] & ( \PC_ALU[29]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[29]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[29]~input_o ),
	.datad(!\PC_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[29]~31 .extended_lut = "off";
defparam \AdderInputA[29]~31 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \AdderInputA[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N57
cyclonev_lcell_comb \AdderInputA[29] (
// Equation(s):
// AdderInputA[29] = ( \AdderInputA[29]~31_combout  & ( (AdderInputA[29]) # (\AdderInputA[0]~2_combout ) ) ) # ( !\AdderInputA[29]~31_combout  & ( (!\AdderInputA[0]~2_combout  & AdderInputA[29]) ) )

	.dataa(!\AdderInputA[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputA[29]),
	.datae(gnd),
	.dataf(!\AdderInputA[29]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[29] .extended_lut = "off";
defparam \AdderInputA[29] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \AdderInputA[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N6
cyclonev_lcell_comb \CRAA32|Carry[29] (
// Equation(s):
// \CRAA32|Carry [29] = ( AdderInputA[27] & ( \CRAA32|Carry [27] & ( (!AdderInputB[27] & (AdderInputA[28] & AdderInputB[28])) # (AdderInputB[27] & ((AdderInputB[28]) # (AdderInputA[28]))) ) ) ) # ( !AdderInputA[27] & ( \CRAA32|Carry [27] & ( (AdderInputA[28] 
// & AdderInputB[28]) ) ) ) # ( AdderInputA[27] & ( !\CRAA32|Carry [27] & ( (AdderInputB[28]) # (AdderInputA[28]) ) ) ) # ( !AdderInputA[27] & ( !\CRAA32|Carry [27] & ( (!AdderInputB[27] & (AdderInputA[28] & AdderInputB[28])) # (AdderInputB[27] & 
// ((AdderInputB[28]) # (AdderInputA[28]))) ) ) )

	.dataa(!AdderInputB[27]),
	.datab(gnd),
	.datac(!AdderInputA[28]),
	.datad(!AdderInputB[28]),
	.datae(!AdderInputA[27]),
	.dataf(!\CRAA32|Carry [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[29] .extended_lut = "off";
defparam \CRAA32|Carry[29] .lut_mask = 64'h055F0FFF000F055F;
defparam \CRAA32|Carry[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N51
cyclonev_lcell_comb \CRAA32|Result[29] (
// Equation(s):
// \CRAA32|Result [29] = ( \CRAA32|Carry [29] & ( !AdderInputB[29] $ (AdderInputA[29]) ) ) # ( !\CRAA32|Carry [29] & ( !AdderInputB[29] $ (!AdderInputA[29]) ) )

	.dataa(!AdderInputB[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputA[29]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[29] .extended_lut = "off";
defparam \CRAA32|Result[29] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \CRAA32|Result[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N45
cyclonev_lcell_comb \InputXORB[29]~29 (
// Equation(s):
// \InputXORB[29]~29_combout  = ( \IR_ALU[24]~input_o  & ( (!\Control_ALU[24]~input_o ) # (\Registers_ALU[61]~input_o ) ) ) # ( !\IR_ALU[24]~input_o  & ( (\Control_ALU[24]~input_o  & \Registers_ALU[61]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control_ALU[24]~input_o ),
	.datad(!\Registers_ALU[61]~input_o ),
	.datae(gnd),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[29]~29 .extended_lut = "off";
defparam \InputXORB[29]~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \InputXORB[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N48
cyclonev_lcell_comb \InputXORB[29] (
// Equation(s):
// InputXORB[29] = ( ALURegSelector[1] & ( \InputXORB[29]~29_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[29] ) )

	.dataa(gnd),
	.datab(!\InputXORB[29]~29_combout ),
	.datac(!InputXORB[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[29] .extended_lut = "off";
defparam \InputXORB[29] .lut_mask = 64'h0F0F0F0F33333333;
defparam \InputXORB[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N15
cyclonev_lcell_comb \InputANDB[29]~30 (
// Equation(s):
// \InputANDB[29]~30_combout  = ( \IR_ALU[24]~input_o  & ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( !\IR_ALU[24]~input_o  & ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( \IR_ALU[24]~input_o  & ( !\Control_ALU[30]~input_o  
// & ( (AndBselector[1]) # (\Registers_ALU[61]~input_o ) ) ) ) # ( !\IR_ALU[24]~input_o  & ( !\Control_ALU[30]~input_o  & ( (\Registers_ALU[61]~input_o  & !AndBselector[1]) ) ) )

	.dataa(!\Registers_ALU[61]~input_o ),
	.datab(gnd),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(!AndBselector[1]),
	.datae(!\IR_ALU[24]~input_o ),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[29]~30 .extended_lut = "off";
defparam \InputANDB[29]~30 .lut_mask = 64'h550055FF0F0F0F0F;
defparam \InputANDB[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N18
cyclonev_lcell_comb \InputANDB[29] (
// Equation(s):
// InputANDB[29] = ( \InputANDB[0]~1_combout  & ( \InputANDB[29]~30_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputANDB[29]),
	.datad(!\InputANDB[29]~30_combout ),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[29] .extended_lut = "off";
defparam \InputANDB[29] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \InputANDB[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N57
cyclonev_lcell_comb \InputORB[29]~30 (
// Equation(s):
// \InputORB[29]~30_combout  = ( \IR_ALU[12]~input_o  & ( OrBselector[1] & ( (\IR_ALU[24]~input_o ) # (\Control_ALU[29]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & \IR_ALU[24]~input_o ) ) ) ) # ( 
// \IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (\Registers_ALU[61]~input_o ) # (\Control_ALU[29]~input_o ) ) ) ) # ( !\IR_ALU[12]~input_o  & ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & \Registers_ALU[61]~input_o ) ) ) )

	.dataa(!\Control_ALU[29]~input_o ),
	.datab(!\IR_ALU[24]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[61]~input_o ),
	.datae(!\IR_ALU[12]~input_o ),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[29]~30 .extended_lut = "off";
defparam \InputORB[29]~30 .lut_mask = 64'h00AA55FF22227777;
defparam \InputORB[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N21
cyclonev_lcell_comb \InputORB[29] (
// Equation(s):
// InputORB[29] = ( \InputORB[29]~30_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[29]) ) ) # ( !\InputORB[29]~30_combout  & ( (InputORB[29] & !\InputORB[0]~1_combout ) ) )

	.dataa(!InputORB[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InputORB[0]~1_combout ),
	.datae(gnd),
	.dataf(!\InputORB[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[29] .extended_lut = "off";
defparam \InputORB[29] .lut_mask = 64'h5500550055FF55FF;
defparam \InputORB[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N36
cyclonev_lcell_comb \ALU_Registers[29]~41 (
// Equation(s):
// \ALU_Registers[29]~41_combout  = ( !\Registers_ALU[29]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [29] & (((\ALU_Registers[31]~1_combout ))))) # (\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputORB[29]))) # 
// (\ALU_Registers[31]~1_combout  & (InputXORB[29]))))) ) ) # ( \Registers_ALU[29]~input_o  & ( (!\ALU_Registers[31]~0_combout  & (((!\ALU_Registers[31]~1_combout  & ((InputANDB[29]))) # (\ALU_Registers[31]~1_combout  & (\CRAA32|Result [29]))))) # 
// (\ALU_Registers[31]~0_combout  & (((!InputXORB[29]) # ((!\ALU_Registers[31]~1_combout ))))) ) )

	.dataa(!\CRAA32|Result [29]),
	.datab(!InputXORB[29]),
	.datac(!InputANDB[29]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[29]~input_o ),
	.dataf(!\ALU_Registers[31]~1_combout ),
	.datag(!InputORB[29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[29]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[29]~41 .extended_lut = "on";
defparam \ALU_Registers[29]~41 .lut_mask = 64'h000F0FFF553355CC;
defparam \ALU_Registers[29]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N12
cyclonev_lcell_comb \ALU_Registers[29]~37 (
// Equation(s):
// \ALU_Registers[29]~37_combout  = ( !\Control_ALU[23]~input_o  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[29]~41_combout )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [29])) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\ASR|D29~q ) # (\LS|D29~q )) # (\LSR|D29~q )))) # (\Control_ALU[31]~input_o  & (\Mul|Add32D|Result [29])) ) )

	.dataa(!\Mul|Add32D|Result [29]),
	.datab(!\Control_ALU[31]~input_o ),
	.datac(!\LSR|D29~q ),
	.datad(!\LS|D29~q ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ASR|D29~q ),
	.datag(!\ALU_Registers[29]~41_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[29]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[29]~37 .extended_lut = "on";
defparam \ALU_Registers[29]~37 .lut_mask = 64'h1D1D1DDD1D1DDDDD;
defparam \ALU_Registers[29]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N3
cyclonev_lcell_comb \ALU_Registers[29]$latch (
// Equation(s):
// \ALU_Registers[29]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[29]~37_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[29]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Registers[29]~37_combout ),
	.datad(!\ALU_Registers[29]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[29]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[29]$latch .extended_lut = "off";
defparam \ALU_Registers[29]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_Registers[29]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N42
cyclonev_lcell_comb \Mul|Add32D|Carry[30] (
// Equation(s):
// \Mul|Add32D|Carry [30] = ( \Mul|Add32C|Result [29] & ( \Mul|Add18C|Result [14] & ( (!\Mul|Add32D|Carry~4_combout  & (!\Mul|Add18C|Result [15] & (!\Mul|Add32D|Carry~3_combout  & !\Mul|Add32C|Result [28]))) ) ) ) # ( !\Mul|Add32C|Result [29] & ( 
// \Mul|Add18C|Result [14] & ( (!\Mul|Add18C|Result [15]) # ((!\Mul|Add32D|Carry~4_combout  & (!\Mul|Add32D|Carry~3_combout  & !\Mul|Add32C|Result [28]))) ) ) ) # ( \Mul|Add32C|Result [29] & ( !\Mul|Add18C|Result [14] & ( (!\Mul|Add18C|Result [15] & 
// ((!\Mul|Add32C|Result [28]) # ((!\Mul|Add32D|Carry~4_combout  & !\Mul|Add32D|Carry~3_combout )))) ) ) ) # ( !\Mul|Add32C|Result [29] & ( !\Mul|Add18C|Result [14] & ( (!\Mul|Add18C|Result [15]) # ((!\Mul|Add32C|Result [28]) # ((!\Mul|Add32D|Carry~4_combout 
//  & !\Mul|Add32D|Carry~3_combout ))) ) ) )

	.dataa(!\Mul|Add32D|Carry~4_combout ),
	.datab(!\Mul|Add18C|Result [15]),
	.datac(!\Mul|Add32D|Carry~3_combout ),
	.datad(!\Mul|Add32C|Result [28]),
	.datae(!\Mul|Add32C|Result [29]),
	.dataf(!\Mul|Add18C|Result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry[30] .extended_lut = "off";
defparam \Mul|Add32D|Carry[30] .lut_mask = 64'hFFECCC80ECCC8000;
defparam \Mul|Add32D|Carry[30] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y115_N35
cyclonev_io_ibuf \PC_ALU[30]~input (
	.i(PC_ALU[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[30]~input_o ));
// synopsys translate_off
defparam \PC_ALU[30]~input .bus_hold = "false";
defparam \PC_ALU[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N9
cyclonev_lcell_comb \AdderInputA[30]~32 (
// Equation(s):
// \AdderInputA[30]~32_combout  = ( AddrASelector[1] & ( \PC_ALU[30]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[30]~input_o  ) )

	.dataa(!\PC_ALU[30]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[30]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[30]~32 .extended_lut = "off";
defparam \AdderInputA[30]~32 .lut_mask = 64'h0F0F0F0F55555555;
defparam \AdderInputA[30]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N27
cyclonev_lcell_comb \AdderInputA[30] (
// Equation(s):
// AdderInputA[30] = ( \AdderInputA[30]~32_combout  & ( (AdderInputA[30]) # (\AdderInputA[0]~2_combout ) ) ) # ( !\AdderInputA[30]~32_combout  & ( (!\AdderInputA[0]~2_combout  & AdderInputA[30]) ) )

	.dataa(!\AdderInputA[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!AdderInputA[30]),
	.datae(gnd),
	.dataf(!\AdderInputA[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[30] .extended_lut = "off";
defparam \AdderInputA[30] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \AdderInputA[30] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \Registers_ALU[62]~input (
	.i(Registers_ALU[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[62]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[62]~input .bus_hold = "false";
defparam \Registers_ALU[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N30
cyclonev_lcell_comb \AdderInputB[30]~92 (
// Equation(s):
// \AdderInputB[30]~92_combout  = ( \AdderInputB[19]~67_combout  & ( (!\AdderInputB[19]~69_combout  & (!\IR_ALU[23]~input_o  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[62]~input_o )))) ) ) # ( !\AdderInputB[19]~67_combout  & ( 
// (!\AdderInputB[19]~69_combout  & ((!\AdderInputB[19]~68_combout ) # (\Registers_ALU[62]~input_o ))) ) )

	.dataa(!\AdderInputB[19]~68_combout ),
	.datab(!\Registers_ALU[62]~input_o ),
	.datac(!\AdderInputB[19]~69_combout ),
	.datad(!\IR_ALU[23]~input_o ),
	.datae(gnd),
	.dataf(!\AdderInputB[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[30]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[30]~92 .extended_lut = "off";
defparam \AdderInputB[30]~92 .lut_mask = 64'hB0B0B0B0B000B000;
defparam \AdderInputB[30]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N51
cyclonev_lcell_comb \AdderInputB[30]~93 (
// Equation(s):
// \AdderInputB[30]~93_combout  = ( \Registers_ALU[62]~input_o  & ( ((!\Control_ALU[14]~input_o  & (!\AdderInputB[30]~92_combout )) # (\Control_ALU[14]~input_o  & ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o ) ) ) # ( !\Registers_ALU[62]~input_o  
// & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o  & (!\AdderInputB[30]~92_combout )) # (\Control_ALU[14]~input_o  & ((!\IR_ALU[24]~input_o ))))) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\AdderInputB[30]~92_combout ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[62]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[30]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[30]~93 .extended_lut = "off";
defparam \AdderInputB[30]~93 .lut_mask = 64'hC480C480F7B3F7B3;
defparam \AdderInputB[30]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y46_N33
cyclonev_lcell_comb \AdderInputB[30] (
// Equation(s):
// AdderInputB[30] = ( AdderInputB[30] & ( (!\AdderInputB[0]~15_combout ) # (\AdderInputB[30]~93_combout ) ) ) # ( !AdderInputB[30] & ( (\AdderInputB[30]~93_combout  & \AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputB[30]~93_combout ),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!AdderInputB[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[30] .extended_lut = "off";
defparam \AdderInputB[30] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \AdderInputB[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N48
cyclonev_lcell_comb \CRAA32|Result[30] (
// Equation(s):
// \CRAA32|Result [30] = ( AdderInputB[30] & ( !AdderInputA[30] $ (((!AdderInputB[29] & (AdderInputA[29] & \CRAA32|Carry [29])) # (AdderInputB[29] & ((\CRAA32|Carry [29]) # (AdderInputA[29]))))) ) ) # ( !AdderInputB[30] & ( !AdderInputA[30] $ 
// (((!AdderInputB[29] & ((!AdderInputA[29]) # (!\CRAA32|Carry [29]))) # (AdderInputB[29] & (!AdderInputA[29] & !\CRAA32|Carry [29])))) ) )

	.dataa(!AdderInputA[30]),
	.datab(!AdderInputB[29]),
	.datac(!AdderInputA[29]),
	.datad(!\CRAA32|Carry [29]),
	.datae(gnd),
	.dataf(!AdderInputB[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[30] .extended_lut = "off";
defparam \CRAA32|Result[30] .lut_mask = 64'h566A566AA995A995;
defparam \CRAA32|Result[30] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y42_N27
cyclonev_lcell_comb \InputANDB[30]~31 (
// Equation(s):
// \InputANDB[30]~31_combout  = ( \Control_ALU[30]~input_o  & ( \IR_ALU[24]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( !\Control_ALU[30]~input_o  & ( \IR_ALU[24]~input_o  & ( (\Registers_ALU[62]~input_o ) # (AndBselector[1]) ) ) ) # ( 
// \Control_ALU[30]~input_o  & ( !\IR_ALU[24]~input_o  & ( \IR_ALU[12]~input_o  ) ) ) # ( !\Control_ALU[30]~input_o  & ( !\IR_ALU[24]~input_o  & ( (!AndBselector[1] & \Registers_ALU[62]~input_o ) ) ) )

	.dataa(!AndBselector[1]),
	.datab(!\Registers_ALU[62]~input_o ),
	.datac(!\IR_ALU[12]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[30]~input_o ),
	.dataf(!\IR_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[30]~31 .extended_lut = "off";
defparam \InputANDB[30]~31 .lut_mask = 64'h22220F0F77770F0F;
defparam \InputANDB[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N24
cyclonev_lcell_comb \InputANDB[30] (
// Equation(s):
// InputANDB[30] = ( InputANDB[30] & ( (!\InputANDB[0]~1_combout ) # (\InputANDB[30]~31_combout ) ) ) # ( !InputANDB[30] & ( (\InputANDB[30]~31_combout  & \InputANDB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputANDB[30]~31_combout ),
	.datad(!\InputANDB[0]~1_combout ),
	.datae(gnd),
	.dataf(!InputANDB[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[30] .extended_lut = "off";
defparam \InputANDB[30] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \InputANDB[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y43_N30
cyclonev_lcell_comb \InputXORB[30]~30 (
// Equation(s):
// \InputXORB[30]~30_combout  = (!\Control_ALU[24]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[24]~input_o  & ((\Registers_ALU[62]~input_o )))

	.dataa(gnd),
	.datab(!\Control_ALU[24]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Registers_ALU[62]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[30]~30 .extended_lut = "off";
defparam \InputXORB[30]~30 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \InputXORB[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N0
cyclonev_lcell_comb \InputXORB[30] (
// Equation(s):
// InputXORB[30] = ( ALURegSelector[1] & ( \InputXORB[30]~30_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[30]~30_combout ),
	.datad(!InputXORB[30]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[30] .extended_lut = "off";
defparam \InputXORB[30] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputXORB[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N3
cyclonev_lcell_comb \InputORB[30]~31 (
// Equation(s):
// \InputORB[30]~31_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\IR_ALU[24]~input_o ))) # (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & ((\Registers_ALU[62]~input_o ))) # 
// (\Control_ALU[29]~input_o  & (\IR_ALU[12]~input_o )) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!\Registers_ALU[62]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Control_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[30]~31 .extended_lut = "off";
defparam \InputORB[30]~31 .lut_mask = 64'h335533550F550F55;
defparam \InputORB[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N6
cyclonev_lcell_comb \InputORB[30] (
// Equation(s):
// InputORB[30] = ( \InputORB[30]~31_combout  & ( (\InputORB[0]~1_combout ) # (InputORB[30]) ) ) # ( !\InputORB[30]~31_combout  & ( (InputORB[30] & !\InputORB[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!InputORB[30]),
	.datac(!\InputORB[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InputORB[30]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[30] .extended_lut = "off";
defparam \InputORB[30] .lut_mask = 64'h303030303F3F3F3F;
defparam \InputORB[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N36
cyclonev_lcell_comb \ALU_Registers[30]~33 (
// Equation(s):
// \ALU_Registers[30]~33_combout  = ( !\Registers_ALU[30]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[30] & (\ALU_Registers[31]~0_combout ))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & (\CRAA32|Result [30])) # 
// (\ALU_Registers[31]~0_combout  & ((InputXORB[30])))))) ) ) # ( \Registers_ALU[30]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[30])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  
// & (\CRAA32|Result [30])) # (\ALU_Registers[31]~0_combout  & ((!InputXORB[30])))))) ) )

	.dataa(!\CRAA32|Result [30]),
	.datab(!\ALU_Registers[31]~1_combout ),
	.datac(!InputANDB[30]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[30]~input_o ),
	.dataf(!InputXORB[30]),
	.datag(!InputORB[30]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[30]~33 .extended_lut = "on";
defparam \ALU_Registers[30]~33 .lut_mask = 64'h110C1DFF113F1DCC;
defparam \ALU_Registers[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y44_N6
cyclonev_lcell_comb \Mul|Add18C|Carry[16] (
// Equation(s):
// \Mul|Add18C|Carry [16] = ( \Mul|Add18C|Carry [14] & ( (!\Mul|Add10B|Result [7] & (\Mul|Add18B|Result [15] & ((\Mul|Add10B|Result [6]) # (\Mul|Add18B|Result [14])))) # (\Mul|Add10B|Result [7] & (((\Mul|Add18B|Result [15]) # (\Mul|Add10B|Result [6])) # 
// (\Mul|Add18B|Result [14]))) ) ) # ( !\Mul|Add18C|Carry [14] & ( (!\Mul|Add10B|Result [7] & (\Mul|Add18B|Result [14] & (\Mul|Add10B|Result [6] & \Mul|Add18B|Result [15]))) # (\Mul|Add10B|Result [7] & (((\Mul|Add18B|Result [14] & \Mul|Add10B|Result [6])) # 
// (\Mul|Add18B|Result [15]))) ) )

	.dataa(!\Mul|Add18B|Result [14]),
	.datab(!\Mul|Add10B|Result [7]),
	.datac(!\Mul|Add10B|Result [6]),
	.datad(!\Mul|Add18B|Result [15]),
	.datae(gnd),
	.dataf(!\Mul|Add18C|Carry [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Carry[16] .extended_lut = "off";
defparam \Mul|Add18C|Carry[16] .lut_mask = 64'h01370137137F137F;
defparam \Mul|Add18C|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N3
cyclonev_lcell_comb \Mul|FPP9|BPP12|PartialProduct (
// Equation(s):
// \Mul|FPP9|BPP12|PartialProduct~combout  = ( \Registers_ALU[12]~input_o  & ( (!\Registers_ALU[49]~input_o  & ((!\Registers_ALU[51]~input_o  & ((\Registers_ALU[50]~input_o ))) # (\Registers_ALU[51]~input_o  & (!\Registers_ALU[11]~input_o  & 
// !\Registers_ALU[50]~input_o )))) # (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[50]~input_o ) # (\Registers_ALU[11]~input_o ))) # (\Registers_ALU[51]~input_o  & ((\Registers_ALU[50]~input_o ))))) ) ) # ( 
// !\Registers_ALU[12]~input_o  & ( (!\Registers_ALU[49]~input_o  & (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[11]~input_o ) # (\Registers_ALU[50]~input_o )))) # (\Registers_ALU[49]~input_o  & (((\Registers_ALU[11]~input_o  & \Registers_ALU[50]~input_o 
// )) # (\Registers_ALU[51]~input_o ))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[11]~input_o ),
	.datac(!\Registers_ALU[51]~input_o ),
	.datad(!\Registers_ALU[50]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP12|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP12|PartialProduct .extended_lut = "off";
defparam \Mul|FPP9|BPP12|PartialProduct .lut_mask = 64'h0D1F0D1F58B558B5;
defparam \Mul|FPP9|BPP12|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N45
cyclonev_lcell_comb \Mul|FPP8|BPP14|PartialProduct (
// Equation(s):
// \Mul|FPP8|BPP14|PartialProduct~combout  = ( \Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ ((!\Registers_ALU[14]~input_o )))) # (\Registers_ALU[47]~input_o  & (((\Registers_ALU[13]~input_o )) # 
// (\Registers_ALU[49]~input_o ))) ) ) # ( !\Registers_ALU[48]~input_o  & ( (!\Registers_ALU[47]~input_o  & (\Registers_ALU[49]~input_o  & ((!\Registers_ALU[13]~input_o )))) # (\Registers_ALU[47]~input_o  & (!\Registers_ALU[49]~input_o  $ 
// ((!\Registers_ALU[14]~input_o )))) ) )

	.dataa(!\Registers_ALU[49]~input_o ),
	.datab(!\Registers_ALU[47]~input_o ),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(!\Registers_ALU[13]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[48]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP14|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP14|PartialProduct .extended_lut = "off";
defparam \Mul|FPP8|BPP14|PartialProduct .lut_mask = 64'h56125612597B597B;
defparam \Mul|FPP8|BPP14|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N27
cyclonev_lcell_comb \Mul|Add18A|Carry[16] (
// Equation(s):
// \Mul|Add18A|Carry [16] = ( \Mul|Add18A|Carry [15] & ( (\Mul|FPP9|BPP11|PartialProduct~combout ) # (\Mul|FPP8|BPP13|PartialProduct~combout ) ) ) # ( !\Mul|Add18A|Carry [15] & ( (\Mul|FPP8|BPP13|PartialProduct~combout  & 
// \Mul|FPP9|BPP11|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP8|BPP13|PartialProduct~combout ),
	.datad(!\Mul|FPP9|BPP11|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add18A|Carry [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18A|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18A|Carry[16] .extended_lut = "off";
defparam \Mul|Add18A|Carry[16] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add18A|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N57
cyclonev_lcell_comb \Mul|Add14|Carry[12] (
// Equation(s):
// \Mul|Add14|Carry [12] = ( \Mul|FPP11|BPP7|PartialProduct~combout  & ( (\Mul|Add14|Carry [11]) # (\Mul|FPP10|BPP9|PartialProduct~combout ) ) ) # ( !\Mul|FPP11|BPP7|PartialProduct~combout  & ( (\Mul|FPP10|BPP9|PartialProduct~combout  & \Mul|Add14|Carry 
// [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP10|BPP9|PartialProduct~combout ),
	.datad(!\Mul|Add14|Carry [11]),
	.datae(gnd),
	.dataf(!\Mul|FPP11|BPP7|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Carry [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Carry[12] .extended_lut = "off";
defparam \Mul|Add14|Carry[12] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add14|Carry[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N54
cyclonev_lcell_comb \Mul|FPP10|BPP10|PartialProduct (
// Equation(s):
// \Mul|FPP10|BPP10|PartialProduct~combout  = ( \Registers_ALU[10]~input_o  & ( (!\Registers_ALU[52]~input_o  & ((!\Registers_ALU[53]~input_o  & (\Registers_ALU[51]~input_o )) # (\Registers_ALU[53]~input_o  & (!\Registers_ALU[51]~input_o  & 
// !\Registers_ALU[9]~input_o )))) # (\Registers_ALU[52]~input_o  & ((!\Registers_ALU[53]~input_o  & ((!\Registers_ALU[51]~input_o ) # (\Registers_ALU[9]~input_o ))) # (\Registers_ALU[53]~input_o  & (\Registers_ALU[51]~input_o )))) ) ) # ( 
// !\Registers_ALU[10]~input_o  & ( (!\Registers_ALU[52]~input_o  & (\Registers_ALU[53]~input_o  & ((!\Registers_ALU[9]~input_o ) # (\Registers_ALU[51]~input_o )))) # (\Registers_ALU[52]~input_o  & (((\Registers_ALU[51]~input_o  & \Registers_ALU[9]~input_o 
// )) # (\Registers_ALU[53]~input_o ))) ) )

	.dataa(!\Registers_ALU[52]~input_o ),
	.datab(!\Registers_ALU[53]~input_o ),
	.datac(!\Registers_ALU[51]~input_o ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP10|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP10|PartialProduct .extended_lut = "off";
defparam \Mul|FPP10|BPP10|PartialProduct .lut_mask = 64'h33173317694D694D;
defparam \Mul|FPP10|BPP10|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N36
cyclonev_lcell_comb \Mul|FPP11|BPP8|PartialProduct (
// Equation(s):
// \Mul|FPP11|BPP8|PartialProduct~combout  = ( \Registers_ALU[8]~input_o  & ( (!\Registers_ALU[7]~input_o  & (!\Registers_ALU[54]~input_o  $ (!\Registers_ALU[55]~input_o  $ (\Registers_ALU[53]~input_o )))) # (\Registers_ALU[7]~input_o  & 
// ((!\Registers_ALU[54]~input_o  & (!\Registers_ALU[55]~input_o  & \Registers_ALU[53]~input_o )) # (\Registers_ALU[54]~input_o  & ((!\Registers_ALU[55]~input_o ) # (\Registers_ALU[53]~input_o ))))) ) ) # ( !\Registers_ALU[8]~input_o  & ( 
// (!\Registers_ALU[7]~input_o  & (((\Registers_ALU[55]~input_o )))) # (\Registers_ALU[7]~input_o  & ((!\Registers_ALU[54]~input_o  & (\Registers_ALU[55]~input_o  & \Registers_ALU[53]~input_o )) # (\Registers_ALU[54]~input_o  & ((\Registers_ALU[53]~input_o ) 
// # (\Registers_ALU[55]~input_o ))))) ) )

	.dataa(!\Registers_ALU[7]~input_o ),
	.datab(!\Registers_ALU[54]~input_o ),
	.datac(!\Registers_ALU[55]~input_o ),
	.datad(!\Registers_ALU[53]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP11|BPP8|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP11|BPP8|PartialProduct .extended_lut = "off";
defparam \Mul|FPP11|BPP8|PartialProduct .lut_mask = 64'h0B1F0B1F38D338D3;
defparam \Mul|FPP11|BPP8|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N39
cyclonev_lcell_comb \Mul|Add14|Result[12] (
// Equation(s):
// \Mul|Add14|Result [12] = ( \Mul|FPP11|BPP8|PartialProduct~combout  & ( !\Mul|Add14|Carry [12] $ (\Mul|FPP10|BPP10|PartialProduct~combout ) ) ) # ( !\Mul|FPP11|BPP8|PartialProduct~combout  & ( !\Mul|Add14|Carry [12] $ 
// (!\Mul|FPP10|BPP10|PartialProduct~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add14|Carry [12]),
	.datad(!\Mul|FPP10|BPP10|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP11|BPP8|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add14|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add14|Result[12] .extended_lut = "off";
defparam \Mul|Add14|Result[12] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add14|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X100_Y43_N18
cyclonev_lcell_comb \Mul|Add18B|Carry[16] (
// Equation(s):
// \Mul|Add18B|Carry [16] = ( \Mul|Add18A|Carry [15] & ( \Mul|Add14|Result [10] & ( (!\Mul|Add18A|Carry~2_combout  & (((\Mul|Add18B|Carry [14]) # (\Mul|Add18A|Result [14])) # (\Mul|Add14|Result [11]))) # (\Mul|Add18A|Carry~2_combout  & (\Mul|Add14|Result 
// [11] & ((\Mul|Add18B|Carry [14]) # (\Mul|Add18A|Result [14])))) ) ) ) # ( !\Mul|Add18A|Carry [15] & ( \Mul|Add14|Result [10] & ( (!\Mul|Add18A|Carry~2_combout  & (\Mul|Add14|Result [11] & ((\Mul|Add18B|Carry [14]) # (\Mul|Add18A|Result [14])))) # 
// (\Mul|Add18A|Carry~2_combout  & (((\Mul|Add18B|Carry [14]) # (\Mul|Add18A|Result [14])) # (\Mul|Add14|Result [11]))) ) ) ) # ( \Mul|Add18A|Carry [15] & ( !\Mul|Add14|Result [10] & ( (!\Mul|Add18A|Carry~2_combout  & (((\Mul|Add18A|Result [14] & 
// \Mul|Add18B|Carry [14])) # (\Mul|Add14|Result [11]))) # (\Mul|Add18A|Carry~2_combout  & (\Mul|Add14|Result [11] & (\Mul|Add18A|Result [14] & \Mul|Add18B|Carry [14]))) ) ) ) # ( !\Mul|Add18A|Carry [15] & ( !\Mul|Add14|Result [10] & ( 
// (!\Mul|Add18A|Carry~2_combout  & (\Mul|Add14|Result [11] & (\Mul|Add18A|Result [14] & \Mul|Add18B|Carry [14]))) # (\Mul|Add18A|Carry~2_combout  & (((\Mul|Add18A|Result [14] & \Mul|Add18B|Carry [14])) # (\Mul|Add14|Result [11]))) ) ) )

	.dataa(!\Mul|Add18A|Carry~2_combout ),
	.datab(!\Mul|Add14|Result [11]),
	.datac(!\Mul|Add18A|Result [14]),
	.datad(!\Mul|Add18B|Carry [14]),
	.datae(!\Mul|Add18A|Carry [15]),
	.dataf(!\Mul|Add14|Result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Carry [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Carry[16] .extended_lut = "off";
defparam \Mul|Add18B|Carry[16] .lut_mask = 64'h1117222B17772BBB;
defparam \Mul|Add18B|Carry[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N54
cyclonev_lcell_comb \Mul|Add18B|Result[16] (
// Equation(s):
// \Mul|Add18B|Result [16] = ( \Mul|Add18B|Carry [16] & ( !\Mul|FPP9|BPP12|PartialProduct~combout  $ (!\Mul|FPP8|BPP14|PartialProduct~combout  $ (!\Mul|Add18A|Carry [16] $ (\Mul|Add14|Result [12]))) ) ) # ( !\Mul|Add18B|Carry [16] & ( 
// !\Mul|FPP9|BPP12|PartialProduct~combout  $ (!\Mul|FPP8|BPP14|PartialProduct~combout  $ (!\Mul|Add18A|Carry [16] $ (!\Mul|Add14|Result [12]))) ) )

	.dataa(!\Mul|FPP9|BPP12|PartialProduct~combout ),
	.datab(!\Mul|FPP8|BPP14|PartialProduct~combout ),
	.datac(!\Mul|Add18A|Carry [16]),
	.datad(!\Mul|Add14|Result [12]),
	.datae(gnd),
	.dataf(!\Mul|Add18B|Carry [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18B|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18B|Result[16] .extended_lut = "off";
defparam \Mul|Add18B|Result[16] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add18B|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N42
cyclonev_lcell_comb \Mul|Add10B|Carry[8] (
// Equation(s):
// \Mul|Add10B|Carry [8] = ( \Mul|Add6|Result [3] & ( (\Mul|Add10B|Carry [7]) # (\Mul|Add10A|Result [7]) ) ) # ( !\Mul|Add6|Result [3] & ( (\Mul|Add10A|Result [7] & \Mul|Add10B|Carry [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add10A|Result [7]),
	.datad(!\Mul|Add10B|Carry [7]),
	.datae(gnd),
	.dataf(!\Mul|Add6|Result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Carry [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Carry[8] .extended_lut = "off";
defparam \Mul|Add10B|Carry[8] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add10B|Carry[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N30
cyclonev_lcell_comb \Mul|Add6|Carry~0 (
// Equation(s):
// \Mul|Add6|Carry~0_combout  = ( \Registers_ALU[1]~input_o  & ( (\Registers_ALU[61]~input_o  & ((!\Registers_ALU[59]~input_o  & (!\Registers_ALU[0]~input_o  & !\Registers_ALU[60]~input_o )) # (\Registers_ALU[59]~input_o  & ((\Registers_ALU[60]~input_o ))))) 
// ) ) # ( !\Registers_ALU[1]~input_o  & ( (\Registers_ALU[61]~input_o  & ((!\Registers_ALU[0]~input_o ) # ((\Registers_ALU[59]~input_o  & \Registers_ALU[60]~input_o )))) ) )

	.dataa(!\Registers_ALU[61]~input_o ),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(!\Registers_ALU[59]~input_o ),
	.datad(!\Registers_ALU[60]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add6|Carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add6|Carry~0 .extended_lut = "off";
defparam \Mul|Add6|Carry~0 .lut_mask = 64'h4445444540054005;
defparam \Mul|Add6|Carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N27
cyclonev_lcell_comb \Mul|FPP14|BPP2|PartialProduct (
// Equation(s):
// \Mul|FPP14|BPP2|PartialProduct~combout  = ( \Registers_ALU[61]~input_o  & ( \Registers_ALU[2]~input_o  & ( (!\Registers_ALU[60]~input_o  & (!\Registers_ALU[1]~input_o  & !\Registers_ALU[59]~input_o )) # (\Registers_ALU[60]~input_o  & 
// ((\Registers_ALU[59]~input_o ))) ) ) ) # ( !\Registers_ALU[61]~input_o  & ( \Registers_ALU[2]~input_o  & ( (!\Registers_ALU[60]~input_o  & ((\Registers_ALU[59]~input_o ))) # (\Registers_ALU[60]~input_o  & ((!\Registers_ALU[59]~input_o ) # 
// (\Registers_ALU[1]~input_o ))) ) ) ) # ( \Registers_ALU[61]~input_o  & ( !\Registers_ALU[2]~input_o  & ( (!\Registers_ALU[1]~input_o ) # ((\Registers_ALU[59]~input_o ) # (\Registers_ALU[60]~input_o )) ) ) ) # ( !\Registers_ALU[61]~input_o  & ( 
// !\Registers_ALU[2]~input_o  & ( (\Registers_ALU[1]~input_o  & (\Registers_ALU[60]~input_o  & \Registers_ALU[59]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[1]~input_o ),
	.datac(!\Registers_ALU[60]~input_o ),
	.datad(!\Registers_ALU[59]~input_o ),
	.datae(!\Registers_ALU[61]~input_o ),
	.dataf(!\Registers_ALU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP14|BPP2|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP14|BPP2|PartialProduct .extended_lut = "off";
defparam \Mul|FPP14|BPP2|PartialProduct .lut_mask = 64'h0003CFFF0FF3C00F;
defparam \Mul|FPP14|BPP2|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N33
cyclonev_lcell_comb \Mul|Add6|Result[4] (
// Equation(s):
// \Mul|Add6|Result [4] = ( \Mul|FPP14|BPP2|PartialProduct~combout  & ( !\Mul|Add6|Carry~0_combout  $ (((!\Registers_ALU[0]~input_o ) # (!\Registers_ALU[61]~input_o  $ (\Registers_ALU[62]~input_o )))) ) ) # ( !\Mul|FPP14|BPP2|PartialProduct~combout  & ( 
// !\Mul|Add6|Carry~0_combout  $ (((\Registers_ALU[0]~input_o  & (!\Registers_ALU[61]~input_o  $ (!\Registers_ALU[62]~input_o ))))) ) )

	.dataa(!\Registers_ALU[61]~input_o ),
	.datab(!\Registers_ALU[0]~input_o ),
	.datac(!\Mul|Add6|Carry~0_combout ),
	.datad(!\Registers_ALU[62]~input_o ),
	.datae(gnd),
	.dataf(!\Mul|FPP14|BPP2|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add6|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add6|Result[4] .extended_lut = "off";
defparam \Mul|Add6|Result[4] .lut_mask = 64'hE1D2E1D21E2D1E2D;
defparam \Mul|Add6|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N24
cyclonev_lcell_comb \Mul|FPP13|BPP4|PartialProduct (
// Equation(s):
// \Mul|FPP13|BPP4|PartialProduct~combout  = ( \Registers_ALU[58]~input_o  & ( (!\Registers_ALU[57]~input_o  & (!\Registers_ALU[59]~input_o  $ ((!\Registers_ALU[4]~input_o )))) # (\Registers_ALU[57]~input_o  & (((\Registers_ALU[3]~input_o )) # 
// (\Registers_ALU[59]~input_o ))) ) ) # ( !\Registers_ALU[58]~input_o  & ( (!\Registers_ALU[57]~input_o  & (\Registers_ALU[59]~input_o  & ((!\Registers_ALU[3]~input_o )))) # (\Registers_ALU[57]~input_o  & (!\Registers_ALU[59]~input_o  $ 
// ((!\Registers_ALU[4]~input_o )))) ) )

	.dataa(!\Registers_ALU[59]~input_o ),
	.datab(!\Registers_ALU[4]~input_o ),
	.datac(!\Registers_ALU[57]~input_o ),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[58]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP13|BPP4|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP13|BPP4|PartialProduct .extended_lut = "off";
defparam \Mul|FPP13|BPP4|PartialProduct .lut_mask = 64'h56065606656F656F;
defparam \Mul|FPP13|BPP4|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N21
cyclonev_lcell_comb \Mul|Add10A|Carry[8] (
// Equation(s):
// \Mul|Add10A|Carry [8] = ( \Mul|Add10A|Carry [7] & ( (\Mul|FPP12|BPP5|PartialProduct~combout ) # (\Mul|FPP13|BPP3|PartialProduct~combout ) ) ) # ( !\Mul|Add10A|Carry [7] & ( (\Mul|FPP13|BPP3|PartialProduct~combout  & \Mul|FPP12|BPP5|PartialProduct~combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|FPP13|BPP3|PartialProduct~combout ),
	.datad(!\Mul|FPP12|BPP5|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add10A|Carry [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10A|Carry [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10A|Carry[8] .extended_lut = "off";
defparam \Mul|Add10A|Carry[8] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \Mul|Add10A|Carry[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N0
cyclonev_lcell_comb \Mul|FPP12|BPP6|PartialProduct (
// Equation(s):
// \Mul|FPP12|BPP6|PartialProduct~combout  = ( \Registers_ALU[55]~input_o  & ( \Registers_ALU[6]~input_o  & ( (!\Registers_ALU[56]~input_o  & (!\Registers_ALU[57]~input_o )) # (\Registers_ALU[56]~input_o  & ((\Registers_ALU[5]~input_o ) # 
// (\Registers_ALU[57]~input_o ))) ) ) ) # ( !\Registers_ALU[55]~input_o  & ( \Registers_ALU[6]~input_o  & ( (!\Registers_ALU[56]~input_o  & (\Registers_ALU[57]~input_o  & !\Registers_ALU[5]~input_o )) # (\Registers_ALU[56]~input_o  & 
// (!\Registers_ALU[57]~input_o )) ) ) ) # ( \Registers_ALU[55]~input_o  & ( !\Registers_ALU[6]~input_o  & ( ((\Registers_ALU[56]~input_o  & \Registers_ALU[5]~input_o )) # (\Registers_ALU[57]~input_o ) ) ) ) # ( !\Registers_ALU[55]~input_o  & ( 
// !\Registers_ALU[6]~input_o  & ( (\Registers_ALU[57]~input_o  & ((!\Registers_ALU[5]~input_o ) # (\Registers_ALU[56]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[56]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[55]~input_o ),
	.dataf(!\Registers_ALU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP12|BPP6|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP12|BPP6|PartialProduct .extended_lut = "off";
defparam \Mul|FPP12|BPP6|PartialProduct .lut_mask = 64'h3131373764649D9D;
defparam \Mul|FPP12|BPP6|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N6
cyclonev_lcell_comb \Mul|Add10B|Result[8] (
// Equation(s):
// \Mul|Add10B|Result [8] = ( \Mul|FPP12|BPP6|PartialProduct~combout  & ( !\Mul|Add10B|Carry [8] $ (!\Mul|Add6|Result [4] $ (!\Mul|FPP13|BPP4|PartialProduct~combout  $ (\Mul|Add10A|Carry [8]))) ) ) # ( !\Mul|FPP12|BPP6|PartialProduct~combout  & ( 
// !\Mul|Add10B|Carry [8] $ (!\Mul|Add6|Result [4] $ (!\Mul|FPP13|BPP4|PartialProduct~combout  $ (!\Mul|Add10A|Carry [8]))) ) )

	.dataa(!\Mul|Add10B|Carry [8]),
	.datab(!\Mul|Add6|Result [4]),
	.datac(!\Mul|FPP13|BPP4|PartialProduct~combout ),
	.datad(!\Mul|Add10A|Carry [8]),
	.datae(gnd),
	.dataf(!\Mul|FPP12|BPP6|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add10B|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add10B|Result[8] .extended_lut = "off";
defparam \Mul|Add10B|Result[8] .lut_mask = 64'h6996699696699669;
defparam \Mul|Add10B|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N57
cyclonev_lcell_comb \Mul|Add18C|Result[16] (
// Equation(s):
// \Mul|Add18C|Result [16] = ( \Mul|Add10B|Result [8] & ( !\Mul|Add18C|Carry [16] $ (\Mul|Add18B|Result [16]) ) ) # ( !\Mul|Add10B|Result [8] & ( !\Mul|Add18C|Carry [16] $ (!\Mul|Add18B|Result [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add18C|Carry [16]),
	.datad(!\Mul|Add18B|Result [16]),
	.datae(gnd),
	.dataf(!\Mul|Add10B|Result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add18C|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add18C|Result[16] .extended_lut = "off";
defparam \Mul|Add18C|Result[16] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add18C|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N36
cyclonev_lcell_comb \Mul|Add26A|Carry[24] (
// Equation(s):
// \Mul|Add26A|Carry [24] = ( \Mul|FPP4|BPP20|PartialProduct~combout  & ( \Mul|FPP5|BPP18|PartialProduct~combout  & ( (\Mul|FPP5|BPP19|PartialProduct~combout ) # (\Mul|FPP4|BPP21|PartialProduct~combout ) ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout  & ( 
// \Mul|FPP5|BPP18|PartialProduct~combout  & ( (!\Mul|FPP4|BPP21|PartialProduct~combout  & (\Mul|FPP5|BPP19|PartialProduct~combout  & \Mul|Add26A|Carry [22])) # (\Mul|FPP4|BPP21|PartialProduct~combout  & ((\Mul|Add26A|Carry [22]) # 
// (\Mul|FPP5|BPP19|PartialProduct~combout ))) ) ) ) # ( \Mul|FPP4|BPP20|PartialProduct~combout  & ( !\Mul|FPP5|BPP18|PartialProduct~combout  & ( (!\Mul|FPP4|BPP21|PartialProduct~combout  & (\Mul|FPP5|BPP19|PartialProduct~combout  & \Mul|Add26A|Carry [22])) 
// # (\Mul|FPP4|BPP21|PartialProduct~combout  & ((\Mul|Add26A|Carry [22]) # (\Mul|FPP5|BPP19|PartialProduct~combout ))) ) ) ) # ( !\Mul|FPP4|BPP20|PartialProduct~combout  & ( !\Mul|FPP5|BPP18|PartialProduct~combout  & ( 
// (\Mul|FPP4|BPP21|PartialProduct~combout  & \Mul|FPP5|BPP19|PartialProduct~combout ) ) ) )

	.dataa(!\Mul|FPP4|BPP21|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP19|PartialProduct~combout ),
	.datac(!\Mul|Add26A|Carry [22]),
	.datad(gnd),
	.datae(!\Mul|FPP4|BPP20|PartialProduct~combout ),
	.dataf(!\Mul|FPP5|BPP18|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[24] .extended_lut = "off";
defparam \Mul|Add26A|Carry[24] .lut_mask = 64'h1111171717177777;
defparam \Mul|Add26A|Carry[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y46_N21
cyclonev_lcell_comb \Mul|FPP4|BPP22|PartialProduct (
// Equation(s):
// \Mul|FPP4|BPP22|PartialProduct~combout  = ( \Registers_ALU[21]~input_o  & ( (!\Registers_ALU[39]~input_o  & (\Registers_ALU[40]~input_o  & (!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[22]~input_o )))) # (\Registers_ALU[39]~input_o  & 
// ((!\Registers_ALU[41]~input_o  $ (!\Registers_ALU[22]~input_o )) # (\Registers_ALU[40]~input_o ))) ) ) # ( !\Registers_ALU[21]~input_o  & ( !\Registers_ALU[41]~input_o  $ (((!\Registers_ALU[22]~input_o ) # (!\Registers_ALU[39]~input_o  $ 
// (\Registers_ALU[40]~input_o )))) ) )

	.dataa(!\Registers_ALU[39]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\Registers_ALU[22]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP22|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP22|PartialProduct .extended_lut = "off";
defparam \Mul|FPP4|BPP22|PartialProduct .lut_mask = 64'h0F690F6917711771;
defparam \Mul|FPP4|BPP22|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y46_N18
cyclonev_lcell_comb \Mul|FPP5|BPP20|PartialProduct (
// Equation(s):
// \Mul|FPP5|BPP20|PartialProduct~combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & ((!\Registers_ALU[19]~input_o ))) # (\Registers_ALU[42]~input_o  & (!\Registers_ALU[20]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[20]~input_o ) # ((\Registers_ALU[42]~input_o )))) ) ) # ( !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[41]~input_o  & (\Registers_ALU[20]~input_o  & ((\Registers_ALU[42]~input_o )))) # 
// (\Registers_ALU[41]~input_o  & ((!\Registers_ALU[42]~input_o  & (\Registers_ALU[20]~input_o )) # (\Registers_ALU[42]~input_o  & ((\Registers_ALU[19]~input_o ))))) ) )

	.dataa(!\Registers_ALU[20]~input_o ),
	.datab(!\Registers_ALU[41]~input_o ),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(!\Registers_ALU[42]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP5|BPP20|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP5|BPP20|PartialProduct .extended_lut = "off";
defparam \Mul|FPP5|BPP20|PartialProduct .lut_mask = 64'h11471147E2BBE2BB;
defparam \Mul|FPP5|BPP20|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N30
cyclonev_lcell_comb \Mul|Add26A|Carry~8 (
// Equation(s):
// \Mul|Add26A|Carry~8_combout  = !\Mul|FPP4|BPP22|PartialProduct~combout  $ (!\Mul|FPP5|BPP20|PartialProduct~combout )

	.dataa(!\Mul|FPP4|BPP22|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP20|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry~8 .extended_lut = "off";
defparam \Mul|Add26A|Carry~8 .lut_mask = 64'h6666666666666666;
defparam \Mul|Add26A|Carry~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N45
cyclonev_lcell_comb \Mul|FPP6|BPP18|PartialProduct (
// Equation(s):
// \Mul|FPP6|BPP18|PartialProduct~combout  = ( \Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (!\Registers_ALU[45]~input_o  $ ((!\Registers_ALU[18]~input_o )))) # (\Registers_ALU[43]~input_o  & (((\Registers_ALU[17]~input_o )) # 
// (\Registers_ALU[45]~input_o ))) ) ) # ( !\Registers_ALU[44]~input_o  & ( (!\Registers_ALU[43]~input_o  & (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[17]~input_o )))) # (\Registers_ALU[43]~input_o  & (!\Registers_ALU[45]~input_o  $ 
// ((!\Registers_ALU[18]~input_o )))) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[18]~input_o ),
	.datad(!\Registers_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[44]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP18|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP18|PartialProduct .extended_lut = "off";
defparam \Mul|FPP6|BPP18|PartialProduct .lut_mask = 64'h56125612597B597B;
defparam \Mul|FPP6|BPP18|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N24
cyclonev_lcell_comb \Mul|FPP7|BPP16|PartialProduct (
// Equation(s):
// \Mul|FPP7|BPP16|PartialProduct~combout  = ( \Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & ((!\Registers_ALU[47]~input_o  $ (!\Registers_ALU[16]~input_o )))) # (\Registers_ALU[46]~input_o  & (((\Registers_ALU[47]~input_o )) # 
// (\Registers_ALU[15]~input_o ))) ) ) # ( !\Registers_ALU[45]~input_o  & ( (!\Registers_ALU[46]~input_o  & (!\Registers_ALU[15]~input_o  & (\Registers_ALU[47]~input_o ))) # (\Registers_ALU[46]~input_o  & ((!\Registers_ALU[47]~input_o  $ 
// (!\Registers_ALU[16]~input_o )))) ) )

	.dataa(!\Registers_ALU[15]~input_o ),
	.datab(!\Registers_ALU[46]~input_o ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(!\Registers_ALU[16]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP16|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP16|PartialProduct .extended_lut = "off";
defparam \Mul|FPP7|BPP16|PartialProduct .lut_mask = 64'h0B380B381FD31FD3;
defparam \Mul|FPP7|BPP16|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N33
cyclonev_lcell_comb \Mul|Add22|Result[20] (
// Equation(s):
// \Mul|Add22|Result [20] = ( \Mul|FPP7|BPP16|PartialProduct~combout  & ( !\Mul|FPP6|BPP18|PartialProduct~combout  $ (((!\Mul|Add22|Carry [19] & (\Mul|FPP6|BPP17|PartialProduct~combout  & \Mul|FPP7|BPP15|PartialProduct~combout )) # (\Mul|Add22|Carry [19] & 
// ((\Mul|FPP7|BPP15|PartialProduct~combout ) # (\Mul|FPP6|BPP17|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP7|BPP16|PartialProduct~combout  & ( !\Mul|FPP6|BPP18|PartialProduct~combout  $ (((!\Mul|Add22|Carry [19] & 
// ((!\Mul|FPP6|BPP17|PartialProduct~combout ) # (!\Mul|FPP7|BPP15|PartialProduct~combout ))) # (\Mul|Add22|Carry [19] & (!\Mul|FPP6|BPP17|PartialProduct~combout  & !\Mul|FPP7|BPP15|PartialProduct~combout )))) ) )

	.dataa(!\Mul|Add22|Carry [19]),
	.datab(!\Mul|FPP6|BPP17|PartialProduct~combout ),
	.datac(!\Mul|FPP6|BPP18|PartialProduct~combout ),
	.datad(!\Mul|FPP7|BPP15|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP7|BPP16|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Result[20] .extended_lut = "off";
defparam \Mul|Add22|Result[20] .lut_mask = 64'h1E781E78E187E187;
defparam \Mul|Add22|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N24
cyclonev_lcell_comb \Mul|Add26B|Result[24] (
// Equation(s):
// \Mul|Add26B|Result [24] = ( \Mul|Add22|Result [20] & ( \Mul|Add26B|Carry [23] & ( !\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout  $ (((!\Mul|Add26A|Result [23] & !\Mul|Add22|Result [19])))) ) ) ) # ( !\Mul|Add22|Result [20] & ( \Mul|Add26B|Carry 
// [23] & ( !\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout  $ (((\Mul|Add22|Result [19]) # (\Mul|Add26A|Result [23])))) ) ) ) # ( \Mul|Add22|Result [20] & ( !\Mul|Add26B|Carry [23] & ( !\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout  $ 
// (((!\Mul|Add26A|Result [23]) # (!\Mul|Add22|Result [19])))) ) ) ) # ( !\Mul|Add22|Result [20] & ( !\Mul|Add26B|Carry [23] & ( !\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout  $ (((\Mul|Add26A|Result [23] & \Mul|Add22|Result [19])))) ) ) )

	.dataa(!\Mul|Add26A|Result [23]),
	.datab(!\Mul|Add22|Result [19]),
	.datac(!\Mul|Add26A|Carry [24]),
	.datad(!\Mul|Add26A|Carry~8_combout ),
	.datae(!\Mul|Add22|Result [20]),
	.dataf(!\Mul|Add26B|Carry [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Result[24] .extended_lut = "off";
defparam \Mul|Add26B|Result[24] .lut_mask = 64'h1EE1E11E78878778;
defparam \Mul|Add26B|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N36
cyclonev_lcell_comb \Mul|Add32C|Carry[30] (
// Equation(s):
// \Mul|Add32C|Carry [30] = ( \Mul|Add32C|Carry [28] & ( (!\Mul|Add32B|Result [29] & (\Mul|Add32B|Result [28] & (\Mul|Add26B|Result [22] & \Mul|Add26B|Result [23]))) # (\Mul|Add32B|Result [29] & (((\Mul|Add32B|Result [28] & \Mul|Add26B|Result [22])) # 
// (\Mul|Add26B|Result [23]))) ) ) # ( !\Mul|Add32C|Carry [28] & ( (!\Mul|Add32B|Result [29] & (\Mul|Add26B|Result [23] & ((\Mul|Add26B|Result [22]) # (\Mul|Add32B|Result [28])))) # (\Mul|Add32B|Result [29] & (((\Mul|Add26B|Result [23]) # (\Mul|Add26B|Result 
// [22])) # (\Mul|Add32B|Result [28]))) ) )

	.dataa(!\Mul|Add32B|Result [28]),
	.datab(!\Mul|Add32B|Result [29]),
	.datac(!\Mul|Add26B|Result [22]),
	.datad(!\Mul|Add26B|Result [23]),
	.datae(gnd),
	.dataf(!\Mul|Add32C|Carry [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32C|Carry [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32C|Carry[30] .extended_lut = "off";
defparam \Mul|Add32C|Carry[30] .lut_mask = 64'h137F137F01370137;
defparam \Mul|Add32C|Carry[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N12
cyclonev_lcell_comb \Mul|FPP2|BPP26|PartialProduct (
// Equation(s):
// \Mul|FPP2|BPP26|PartialProduct~combout  = ( \Registers_ALU[37]~input_o  & ( (!\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o  & (!\Registers_ALU[25]~input_o )) # (\Registers_ALU[36]~input_o  & ((!\Registers_ALU[26]~input_o ))))) # 
// (\Registers_ALU[35]~input_o  & (((!\Registers_ALU[26]~input_o ) # (\Registers_ALU[36]~input_o )))) ) ) # ( !\Registers_ALU[37]~input_o  & ( (!\Registers_ALU[35]~input_o  & (((\Registers_ALU[36]~input_o  & \Registers_ALU[26]~input_o )))) # 
// (\Registers_ALU[35]~input_o  & ((!\Registers_ALU[36]~input_o  & ((\Registers_ALU[26]~input_o ))) # (\Registers_ALU[36]~input_o  & (\Registers_ALU[25]~input_o )))) ) )

	.dataa(!\Registers_ALU[25]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[36]~input_o ),
	.datad(!\Registers_ALU[26]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP26|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP26|PartialProduct .extended_lut = "off";
defparam \Mul|FPP2|BPP26|PartialProduct .lut_mask = 64'h013D013DBF83BF83;
defparam \Mul|FPP2|BPP26|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X108_Y44_N45
cyclonev_lcell_comb \Mul|FPP3|BPP24|PartialProduct (
// Equation(s):
// \Mul|FPP3|BPP24|PartialProduct~combout  = ( \Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & (!\Registers_ALU[23]~input_o )) # (\Registers_ALU[37]~input_o  & ((!\Registers_ALU[24]~input_o ))))) # 
// (\Registers_ALU[38]~input_o  & (((!\Registers_ALU[24]~input_o ) # (\Registers_ALU[37]~input_o )))) ) ) # ( !\Registers_ALU[39]~input_o  & ( (!\Registers_ALU[38]~input_o  & (((\Registers_ALU[24]~input_o  & \Registers_ALU[37]~input_o )))) # 
// (\Registers_ALU[38]~input_o  & ((!\Registers_ALU[37]~input_o  & ((\Registers_ALU[24]~input_o ))) # (\Registers_ALU[37]~input_o  & (\Registers_ALU[23]~input_o )))) ) )

	.dataa(!\Registers_ALU[23]~input_o ),
	.datab(!\Registers_ALU[24]~input_o ),
	.datac(!\Registers_ALU[38]~input_o ),
	.datad(!\Registers_ALU[37]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP24|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP24|PartialProduct .extended_lut = "off";
defparam \Mul|FPP3|BPP24|PartialProduct .lut_mask = 64'h03350335ACCFACCF;
defparam \Mul|FPP3|BPP24|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N27
cyclonev_lcell_comb \Mul|Add30|Carry~12 (
// Equation(s):
// \Mul|Add30|Carry~12_combout  = ( \Mul|FPP3|BPP24|PartialProduct~combout  & ( !\Mul|FPP2|BPP26|PartialProduct~combout  ) ) # ( !\Mul|FPP3|BPP24|PartialProduct~combout  & ( \Mul|FPP2|BPP26|PartialProduct~combout  ) )

	.dataa(!\Mul|FPP2|BPP26|PartialProduct~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|FPP3|BPP24|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry~12 .extended_lut = "off";
defparam \Mul|Add30|Carry~12 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Mul|Add30|Carry~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N6
cyclonev_lcell_comb \Mul|Add30|Result[28] (
// Equation(s):
// \Mul|Add30|Result [28] = ( \Mul|FPP3|BPP22|PartialProduct~combout  & ( \Mul|Add30|Carry [26] & ( !\Mul|Add30|Carry~12_combout  $ (((!\Mul|FPP3|BPP23|PartialProduct~combout  & !\Mul|FPP2|BPP25|PartialProduct~combout ))) ) ) ) # ( 
// !\Mul|FPP3|BPP22|PartialProduct~combout  & ( \Mul|Add30|Carry [26] & ( !\Mul|Add30|Carry~12_combout  $ (((!\Mul|FPP3|BPP23|PartialProduct~combout  & ((!\Mul|FPP2|BPP24|PartialProduct~combout ) # (!\Mul|FPP2|BPP25|PartialProduct~combout ))) # 
// (\Mul|FPP3|BPP23|PartialProduct~combout  & (!\Mul|FPP2|BPP24|PartialProduct~combout  & !\Mul|FPP2|BPP25|PartialProduct~combout )))) ) ) ) # ( \Mul|FPP3|BPP22|PartialProduct~combout  & ( !\Mul|Add30|Carry [26] & ( !\Mul|Add30|Carry~12_combout  $ 
// (((!\Mul|FPP3|BPP23|PartialProduct~combout  & ((!\Mul|FPP2|BPP24|PartialProduct~combout ) # (!\Mul|FPP2|BPP25|PartialProduct~combout ))) # (\Mul|FPP3|BPP23|PartialProduct~combout  & (!\Mul|FPP2|BPP24|PartialProduct~combout  & 
// !\Mul|FPP2|BPP25|PartialProduct~combout )))) ) ) ) # ( !\Mul|FPP3|BPP22|PartialProduct~combout  & ( !\Mul|Add30|Carry [26] & ( !\Mul|Add30|Carry~12_combout  $ (((!\Mul|FPP3|BPP23|PartialProduct~combout ) # (!\Mul|FPP2|BPP25|PartialProduct~combout ))) ) ) 
// )

	.dataa(!\Mul|FPP3|BPP23|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP24|PartialProduct~combout ),
	.datac(!\Mul|Add30|Carry~12_combout ),
	.datad(!\Mul|FPP2|BPP25|PartialProduct~combout ),
	.datae(!\Mul|FPP3|BPP22|PartialProduct~combout ),
	.dataf(!\Mul|Add30|Carry [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Result[28] .extended_lut = "off";
defparam \Mul|Add30|Result[28] .lut_mask = 64'h0F5A1E781E785AF0;
defparam \Mul|Add30|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N57
cyclonev_lcell_comb \Mul|Add32B|Carry[30] (
// Equation(s):
// \Mul|Add32B|Carry [30] = ( \Mul|Add30|Result [27] & ( ((!\Mul|Add30|Result [26] & (\Mul|Add32A|Result [28] & \Mul|Add32B|Carry [28])) # (\Mul|Add30|Result [26] & ((\Mul|Add32B|Carry [28]) # (\Mul|Add32A|Result [28])))) # (\Mul|Add32A|Result [29]) ) ) # ( 
// !\Mul|Add30|Result [27] & ( (\Mul|Add32A|Result [29] & ((!\Mul|Add30|Result [26] & (\Mul|Add32A|Result [28] & \Mul|Add32B|Carry [28])) # (\Mul|Add30|Result [26] & ((\Mul|Add32B|Carry [28]) # (\Mul|Add32A|Result [28]))))) ) )

	.dataa(!\Mul|Add30|Result [26]),
	.datab(!\Mul|Add32A|Result [28]),
	.datac(!\Mul|Add32B|Carry [28]),
	.datad(!\Mul|Add32A|Result [29]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Carry [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Carry[30] .extended_lut = "off";
defparam \Mul|Add32B|Carry[30] .lut_mask = 64'h0017001717FF17FF;
defparam \Mul|Add32B|Carry[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X104_Y44_N33
cyclonev_lcell_comb \Mul|FPP1|BPP28|PartialProduct (
// Equation(s):
// \Mul|FPP1|BPP28|PartialProduct~combout  = ( \Registers_ALU[34]~input_o  & ( \Registers_ALU[35]~input_o  & ( (!\Registers_ALU[28]~input_o ) # (\Registers_ALU[33]~input_o ) ) ) ) # ( !\Registers_ALU[34]~input_o  & ( \Registers_ALU[35]~input_o  & ( 
// (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[27]~input_o ))) # (\Registers_ALU[33]~input_o  & (!\Registers_ALU[28]~input_o )) ) ) ) # ( \Registers_ALU[34]~input_o  & ( !\Registers_ALU[35]~input_o  & ( (!\Registers_ALU[33]~input_o  & 
// (\Registers_ALU[28]~input_o )) # (\Registers_ALU[33]~input_o  & ((\Registers_ALU[27]~input_o ))) ) ) ) # ( !\Registers_ALU[34]~input_o  & ( !\Registers_ALU[35]~input_o  & ( (\Registers_ALU[33]~input_o  & \Registers_ALU[28]~input_o ) ) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[28]~input_o ),
	.datac(gnd),
	.datad(!\Registers_ALU[27]~input_o ),
	.datae(!\Registers_ALU[34]~input_o ),
	.dataf(!\Registers_ALU[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP28|PartialProduct~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP28|PartialProduct .extended_lut = "off";
defparam \Mul|FPP1|BPP28|PartialProduct .lut_mask = 64'h11112277EE44DDDD;
defparam \Mul|FPP1|BPP28|PartialProduct .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X106_Y44_N24
cyclonev_lcell_comb \Mul|FPP0|BPP30|PartialProduct~0 (
// Equation(s):
// \Mul|FPP0|BPP30|PartialProduct~0_combout  = ( \Registers_ALU[32]~input_o  & ( !\Registers_ALU[33]~input_o  $ (!\Registers_ALU[30]~input_o ) ) ) # ( !\Registers_ALU[32]~input_o  & ( (\Registers_ALU[33]~input_o  & !\Registers_ALU[29]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[33]~input_o ),
	.datac(!\Registers_ALU[29]~input_o ),
	.datad(!\Registers_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[32]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP0|BPP30|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP0|BPP30|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP0|BPP30|PartialProduct~0 .lut_mask = 64'h3030303033CC33CC;
defparam \Mul|FPP0|BPP30|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N12
cyclonev_lcell_comb \Mul|Add32A|Result[30]~0 (
// Equation(s):
// \Mul|Add32A|Result[30]~0_combout  = ( \Mul|FPP0|BPP30|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP28|PartialProduct~combout  $ (((!\Mul|FPP0|BPP29|PartialProduct~0_combout  & (\Mul|FPP1|BPP27|PartialProduct~combout  & !\Mul|Add32A|Carry [29])) # 
// (\Mul|FPP0|BPP29|PartialProduct~0_combout  & ((!\Mul|Add32A|Carry [29]) # (\Mul|FPP1|BPP27|PartialProduct~combout ))))) ) ) # ( !\Mul|FPP0|BPP30|PartialProduct~0_combout  & ( !\Mul|FPP1|BPP28|PartialProduct~combout  $ 
// (((!\Mul|FPP0|BPP29|PartialProduct~0_combout  & ((!\Mul|FPP1|BPP27|PartialProduct~combout ) # (\Mul|Add32A|Carry [29]))) # (\Mul|FPP0|BPP29|PartialProduct~0_combout  & (!\Mul|FPP1|BPP27|PartialProduct~combout  & \Mul|Add32A|Carry [29])))) ) )

	.dataa(!\Mul|FPP0|BPP29|PartialProduct~0_combout ),
	.datab(!\Mul|FPP1|BPP27|PartialProduct~combout ),
	.datac(!\Mul|FPP1|BPP28|PartialProduct~combout ),
	.datad(!\Mul|Add32A|Carry [29]),
	.datae(gnd),
	.dataf(!\Mul|FPP0|BPP30|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Result[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Result[30]~0 .extended_lut = "off";
defparam \Mul|Add32A|Result[30]~0 .lut_mask = 64'h781E781E87E187E1;
defparam \Mul|Add32A|Result[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N45
cyclonev_lcell_comb \Mul|Add32B|Result[30] (
// Equation(s):
// \Mul|Add32B|Result [30] = ( \Mul|Add32A|Result[30]~0_combout  & ( !\Mul|Add30|Result [28] $ (\Mul|Add32B|Carry [30]) ) ) # ( !\Mul|Add32A|Result[30]~0_combout  & ( !\Mul|Add30|Result [28] $ (!\Mul|Add32B|Carry [30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add30|Result [28]),
	.datad(!\Mul|Add32B|Carry [30]),
	.datae(gnd),
	.dataf(!\Mul|Add32A|Result[30]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32B|Result [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32B|Result[30] .extended_lut = "off";
defparam \Mul|Add32B|Result[30] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Mul|Add32B|Result[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N42
cyclonev_lcell_comb \Mul|Add32D|Carry~5 (
// Equation(s):
// \Mul|Add32D|Carry~5_combout  = ( \Mul|Add32B|Result [30] & ( !\Mul|Add18C|Result [16] $ (!\Mul|Add26B|Result [24] $ (!\Mul|Add32C|Carry [30])) ) ) # ( !\Mul|Add32B|Result [30] & ( !\Mul|Add18C|Result [16] $ (!\Mul|Add26B|Result [24] $ (\Mul|Add32C|Carry 
// [30])) ) )

	.dataa(!\Mul|Add18C|Result [16]),
	.datab(gnd),
	.datac(!\Mul|Add26B|Result [24]),
	.datad(!\Mul|Add32C|Carry [30]),
	.datae(gnd),
	.dataf(!\Mul|Add32B|Result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Carry~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Carry~5 .extended_lut = "off";
defparam \Mul|Add32D|Carry~5 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \Mul|Add32D|Carry~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N21
cyclonev_lcell_comb \LS|D30~feeder (
// Equation(s):
// \LS|D30~feeder_combout  = ( LSRDataIn[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D30~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D30~feeder .extended_lut = "off";
defparam \LS|D30~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D30~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y44_N23
dffeas \LS|D30 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D30~feeder_combout ),
	.asdata(\LS|D29~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D30 .is_wysiwyg = "true";
defparam \LS|D30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N9
cyclonev_lcell_comb \ALU_Registers[30]~23 (
// Equation(s):
// \ALU_Registers[30]~23_combout  = ( !\LS|D30~q  & ( (!\LSR|D30~q  & !\ASR|D30~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LSR|D30~q ),
	.datad(!\ASR|D30~q ),
	.datae(gnd),
	.dataf(!\LS|D30~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[30]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[30]~23 .extended_lut = "off";
defparam \ALU_Registers[30]~23 .lut_mask = 64'hF000F00000000000;
defparam \ALU_Registers[30]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N54
cyclonev_lcell_comb \ALU_Registers[30]~24 (
// Equation(s):
// \ALU_Registers[30]~24_combout  = ( \Control_ALU[23]~input_o  & ( \ALU_Registers[30]~23_combout  & ( (\Control_ALU[31]~input_o  & (!\Mul|Add32D|Carry [30] $ (!\Mul|Add32D|Carry~5_combout ))) ) ) ) # ( !\Control_ALU[23]~input_o  & ( 
// \ALU_Registers[30]~23_combout  & ( (!\Control_ALU[31]~input_o  & (((\ALU_Registers[30]~33_combout )))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32D|Carry [30] $ (((!\Mul|Add32D|Carry~5_combout ))))) ) ) ) # ( \Control_ALU[23]~input_o  & ( 
// !\ALU_Registers[30]~23_combout  & ( (!\Control_ALU[31]~input_o ) # (!\Mul|Add32D|Carry [30] $ (!\Mul|Add32D|Carry~5_combout )) ) ) ) # ( !\Control_ALU[23]~input_o  & ( !\ALU_Registers[30]~23_combout  & ( (!\Control_ALU[31]~input_o  & 
// (((\ALU_Registers[30]~33_combout )))) # (\Control_ALU[31]~input_o  & (!\Mul|Add32D|Carry [30] $ (((!\Mul|Add32D|Carry~5_combout ))))) ) ) )

	.dataa(!\Mul|Add32D|Carry [30]),
	.datab(!\ALU_Registers[30]~33_combout ),
	.datac(!\Mul|Add32D|Carry~5_combout ),
	.datad(!\Control_ALU[31]~input_o ),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\ALU_Registers[30]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[30]~24 .extended_lut = "off";
defparam \ALU_Registers[30]~24 .lut_mask = 64'h335AFF5A335A005A;
defparam \ALU_Registers[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N27
cyclonev_lcell_comb \ALU_Registers[30]$latch (
// Equation(s):
// \ALU_Registers[30]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[30]~24_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[30]$latch~combout  ) )

	.dataa(!\ALU_Registers[30]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_Registers[30]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[30]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[30]$latch .extended_lut = "off";
defparam \ALU_Registers[30]$latch .lut_mask = 64'h00FF00FF55555555;
defparam \ALU_Registers[30]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N15
cyclonev_lcell_comb \Mul|Add32A|Carry[31] (
// Equation(s):
// \Mul|Add32A|Carry [31] = ( \Mul|FPP1|BPP28|PartialProduct~combout  & ( ((!\Mul|FPP0|BPP29|PartialProduct~0_combout  & (\Mul|FPP1|BPP27|PartialProduct~combout  & !\Mul|Add32A|Carry [29])) # (\Mul|FPP0|BPP29|PartialProduct~0_combout  & ((!\Mul|Add32A|Carry 
// [29]) # (\Mul|FPP1|BPP27|PartialProduct~combout )))) # (\Mul|FPP0|BPP30|PartialProduct~0_combout ) ) ) # ( !\Mul|FPP1|BPP28|PartialProduct~combout  & ( (\Mul|FPP0|BPP30|PartialProduct~0_combout  & ((!\Mul|FPP0|BPP29|PartialProduct~0_combout  & 
// (\Mul|FPP1|BPP27|PartialProduct~combout  & !\Mul|Add32A|Carry [29])) # (\Mul|FPP0|BPP29|PartialProduct~0_combout  & ((!\Mul|Add32A|Carry [29]) # (\Mul|FPP1|BPP27|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|FPP0|BPP29|PartialProduct~0_combout ),
	.datab(!\Mul|FPP1|BPP27|PartialProduct~combout ),
	.datac(!\Mul|FPP0|BPP30|PartialProduct~0_combout ),
	.datad(!\Mul|Add32A|Carry [29]),
	.datae(gnd),
	.dataf(!\Mul|FPP1|BPP28|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32A|Carry [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32A|Carry[31] .extended_lut = "off";
defparam \Mul|Add32A|Carry[31] .lut_mask = 64'h070107017F1F7F1F;
defparam \Mul|Add32A|Carry[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N12
cyclonev_lcell_comb \Mul|Add26B|Carry[25] (
// Equation(s):
// \Mul|Add26B|Carry [25] = ( \Mul|Add22|Result [20] & ( \Mul|Add26B|Carry [23] & ( ((!\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout )) # (\Mul|Add22|Result [19])) # (\Mul|Add26A|Result [23]) ) ) ) # ( !\Mul|Add22|Result [20] & ( \Mul|Add26B|Carry 
// [23] & ( (!\Mul|Add26A|Result [23] & (\Mul|Add22|Result [19] & (!\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout )))) # (\Mul|Add26A|Result [23] & ((!\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout )))) ) ) ) # ( \Mul|Add22|Result [20] & ( 
// !\Mul|Add26B|Carry [23] & ( (!\Mul|Add26A|Result [23] & ((!\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout )))) # (\Mul|Add26A|Result [23] & ((!\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout )) # (\Mul|Add22|Result [19]))) ) ) ) # ( 
// !\Mul|Add22|Result [20] & ( !\Mul|Add26B|Carry [23] & ( (\Mul|Add26A|Result [23] & (\Mul|Add22|Result [19] & (!\Mul|Add26A|Carry [24] $ (!\Mul|Add26A|Carry~8_combout )))) ) ) )

	.dataa(!\Mul|Add26A|Result [23]),
	.datab(!\Mul|Add22|Result [19]),
	.datac(!\Mul|Add26A|Carry [24]),
	.datad(!\Mul|Add26A|Carry~8_combout ),
	.datae(!\Mul|Add22|Result [20]),
	.dataf(!\Mul|Add26B|Carry [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26B|Carry [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26B|Carry[25] .extended_lut = "off";
defparam \Mul|Add26B|Carry[25] .lut_mask = 64'h01101FF107707FF7;
defparam \Mul|Add26B|Carry[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y44_N30
cyclonev_lcell_comb \Mul|Add22|Carry[21] (
// Equation(s):
// \Mul|Add22|Carry [21] = ( \Mul|FPP7|BPP16|PartialProduct~combout  & ( ((!\Mul|Add22|Carry [19] & (\Mul|FPP6|BPP17|PartialProduct~combout  & \Mul|FPP7|BPP15|PartialProduct~combout )) # (\Mul|Add22|Carry [19] & ((\Mul|FPP7|BPP15|PartialProduct~combout ) # 
// (\Mul|FPP6|BPP17|PartialProduct~combout )))) # (\Mul|FPP6|BPP18|PartialProduct~combout ) ) ) # ( !\Mul|FPP7|BPP16|PartialProduct~combout  & ( (\Mul|FPP6|BPP18|PartialProduct~combout  & ((!\Mul|Add22|Carry [19] & (\Mul|FPP6|BPP17|PartialProduct~combout  & 
// \Mul|FPP7|BPP15|PartialProduct~combout )) # (\Mul|Add22|Carry [19] & ((\Mul|FPP7|BPP15|PartialProduct~combout ) # (\Mul|FPP6|BPP17|PartialProduct~combout ))))) ) )

	.dataa(!\Mul|Add22|Carry [19]),
	.datab(!\Mul|FPP6|BPP17|PartialProduct~combout ),
	.datac(!\Mul|FPP7|BPP15|PartialProduct~combout ),
	.datad(!\Mul|FPP6|BPP18|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP7|BPP16|PartialProduct~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add22|Carry [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add22|Carry[21] .extended_lut = "off";
defparam \Mul|Add22|Carry[21] .lut_mask = 64'h0017001717FF17FF;
defparam \Mul|Add22|Carry[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N54
cyclonev_lcell_comb \Mul|Add6|Carry[5] (
// Equation(s):
// \Mul|Add6|Carry [5] = ( \Registers_ALU[0]~input_o  & ( (!\Mul|FPP14|BPP2|PartialProduct~combout  & (\Mul|Add6|Carry~0_combout  & (!\Registers_ALU[62]~input_o  $ (!\Registers_ALU[61]~input_o )))) # (\Mul|FPP14|BPP2|PartialProduct~combout  & 
// ((!\Registers_ALU[62]~input_o  $ (!\Registers_ALU[61]~input_o )) # (\Mul|Add6|Carry~0_combout ))) ) ) # ( !\Registers_ALU[0]~input_o  & ( (\Mul|FPP14|BPP2|PartialProduct~combout  & \Mul|Add6|Carry~0_combout ) ) )

	.dataa(!\Mul|FPP14|BPP2|PartialProduct~combout ),
	.datab(!\Mul|Add6|Carry~0_combout ),
	.datac(!\Registers_ALU[62]~input_o ),
	.datad(!\Registers_ALU[61]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add6|Carry [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add6|Carry[5] .extended_lut = "off";
defparam \Mul|Add6|Carry[5] .lut_mask = 64'h1111111117711771;
defparam \Mul|Add6|Carry[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N51
cyclonev_lcell_comb \Mul|Add32D|Result[31]~8 (
// Equation(s):
// \Mul|Add32D|Result[31]~8_combout  = ( \Mul|Add6|Carry [5] & ( (!\Registers_ALU[32]~input_o  & (((!\Registers_ALU[30]~input_o ) # (!\Registers_ALU[33]~input_o )))) # (\Registers_ALU[32]~input_o  & (!\Registers_ALU[31]~input_o )) ) ) # ( !\Mul|Add6|Carry 
// [5] & ( (!\Registers_ALU[32]~input_o  & (((\Registers_ALU[30]~input_o  & \Registers_ALU[33]~input_o )))) # (\Registers_ALU[32]~input_o  & (\Registers_ALU[31]~input_o )) ) )

	.dataa(!\Registers_ALU[31]~input_o ),
	.datab(!\Registers_ALU[32]~input_o ),
	.datac(!\Registers_ALU[30]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Mul|Add6|Carry [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~8 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~8 .lut_mask = 64'h111D111DEEE2EEE2;
defparam \Mul|Add32D|Result[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N30
cyclonev_lcell_comb \Mul|FPP14|BPP3|PartialProduct~0 (
// Equation(s):
// \Mul|FPP14|BPP3|PartialProduct~0_combout  = ( \Registers_ALU[2]~input_o  & ( (!\Registers_ALU[59]~input_o  & ((!\Registers_ALU[60]~input_o  & ((\Registers_ALU[61]~input_o ))) # (\Registers_ALU[60]~input_o  & (\Registers_ALU[3]~input_o )))) # 
// (\Registers_ALU[59]~input_o  & ((!\Registers_ALU[60]~input_o  & (\Registers_ALU[3]~input_o )) # (\Registers_ALU[60]~input_o  & ((!\Registers_ALU[61]~input_o ))))) ) ) # ( !\Registers_ALU[2]~input_o  & ( (\Registers_ALU[3]~input_o  & 
// (!\Registers_ALU[59]~input_o  $ (!\Registers_ALU[60]~input_o ))) ) )

	.dataa(!\Registers_ALU[59]~input_o ),
	.datab(!\Registers_ALU[60]~input_o ),
	.datac(!\Registers_ALU[3]~input_o ),
	.datad(!\Registers_ALU[61]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP14|BPP3|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP14|BPP3|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP14|BPP3|PartialProduct~0 .lut_mask = 64'h06060606178E178E;
defparam \Mul|FPP14|BPP3|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N42
cyclonev_lcell_comb \Mul|Add32D|Result[31]~1 (
// Equation(s):
// \Mul|Add32D|Result[31]~1_combout  = ( \Registers_ALU[49]~input_o  & ( !\Registers_ALU[51]~input_o  $ (!\Registers_ALU[47]~input_o  $ (!\Registers_ALU[45]~input_o )) ) ) # ( !\Registers_ALU[49]~input_o  & ( !\Registers_ALU[51]~input_o  $ 
// (!\Registers_ALU[47]~input_o  $ (\Registers_ALU[45]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[51]~input_o ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(!\Registers_ALU[45]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~1 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~1 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \Mul|Add32D|Result[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N48
cyclonev_lcell_comb \Mul|Add32D|Result[31]~2 (
// Equation(s):
// \Mul|Add32D|Result[31]~2_combout  = ( \Registers_ALU[55]~input_o  & ( \Registers_ALU[54]~input_o  & ( !\Mul|Add32D|Result[31]~1_combout  $ (((\Registers_ALU[9]~input_o ) # (\Registers_ALU[53]~input_o ))) ) ) ) # ( !\Registers_ALU[55]~input_o  & ( 
// \Registers_ALU[54]~input_o  & ( !\Mul|Add32D|Result[31]~1_combout  $ (((!\Registers_ALU[53]~input_o  & ((!\Registers_ALU[9]~input_o ))) # (\Registers_ALU[53]~input_o  & (\Registers_ALU[8]~input_o )))) ) ) ) # ( \Registers_ALU[55]~input_o  & ( 
// !\Registers_ALU[54]~input_o  & ( !\Mul|Add32D|Result[31]~1_combout  $ (((!\Registers_ALU[53]~input_o  & (\Registers_ALU[8]~input_o )) # (\Registers_ALU[53]~input_o  & ((!\Registers_ALU[9]~input_o ))))) ) ) ) # ( !\Registers_ALU[55]~input_o  & ( 
// !\Registers_ALU[54]~input_o  & ( !\Mul|Add32D|Result[31]~1_combout  $ (((!\Registers_ALU[53]~input_o ) # (\Registers_ALU[9]~input_o ))) ) ) )

	.dataa(!\Registers_ALU[8]~input_o ),
	.datab(!\Registers_ALU[53]~input_o ),
	.datac(!\Mul|Add32D|Result[31]~1_combout ),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(!\Registers_ALU[55]~input_o ),
	.dataf(!\Registers_ALU[54]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~2 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~2 .lut_mask = 64'h3C0F87B42DE1C30F;
defparam \Mul|Add32D|Result[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y43_N12
cyclonev_lcell_comb \Mul|FPP6|BPP19|PartialProduct~0 (
// Equation(s):
// \Mul|FPP6|BPP19|PartialProduct~0_combout  = ( \Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & (\Registers_ALU[19]~input_o )) # (\Registers_ALU[44]~input_o  & (((!\Registers_ALU[45]~input_o  & \Registers_ALU[18]~input_o )))) ) ) # ( 
// !\Registers_ALU[43]~input_o  & ( (!\Registers_ALU[44]~input_o  & (((\Registers_ALU[45]~input_o  & \Registers_ALU[18]~input_o )))) # (\Registers_ALU[44]~input_o  & (\Registers_ALU[19]~input_o )) ) )

	.dataa(!\Registers_ALU[19]~input_o ),
	.datab(!\Registers_ALU[45]~input_o ),
	.datac(!\Registers_ALU[44]~input_o ),
	.datad(!\Registers_ALU[18]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP6|BPP19|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP6|BPP19|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP6|BPP19|PartialProduct~0 .lut_mask = 64'h05350535505C505C;
defparam \Mul|FPP6|BPP19|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y45_N42
cyclonev_lcell_comb \Mul|FPP12|BPP7|PartialProduct~0 (
// Equation(s):
// \Mul|FPP12|BPP7|PartialProduct~0_combout  = ( \Registers_ALU[7]~input_o  & ( \Registers_ALU[6]~input_o  & ( (!\Registers_ALU[55]~input_o  & ((\Registers_ALU[56]~input_o ) # (\Registers_ALU[57]~input_o ))) # (\Registers_ALU[55]~input_o  & 
// ((!\Registers_ALU[57]~input_o ) # (!\Registers_ALU[56]~input_o ))) ) ) ) # ( !\Registers_ALU[7]~input_o  & ( \Registers_ALU[6]~input_o  & ( (!\Registers_ALU[55]~input_o  & (\Registers_ALU[57]~input_o  & !\Registers_ALU[56]~input_o )) # 
// (\Registers_ALU[55]~input_o  & (!\Registers_ALU[57]~input_o  & \Registers_ALU[56]~input_o )) ) ) ) # ( \Registers_ALU[7]~input_o  & ( !\Registers_ALU[6]~input_o  & ( !\Registers_ALU[55]~input_o  $ (!\Registers_ALU[56]~input_o ) ) ) )

	.dataa(!\Registers_ALU[55]~input_o ),
	.datab(!\Registers_ALU[57]~input_o ),
	.datac(!\Registers_ALU[56]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[7]~input_o ),
	.dataf(!\Registers_ALU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP12|BPP7|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP12|BPP7|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP12|BPP7|PartialProduct~0 .lut_mask = 64'h00005A5A24247E7E;
defparam \Mul|FPP12|BPP7|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N57
cyclonev_lcell_comb \Mul|FPP4|BPP23|PartialProduct~0 (
// Equation(s):
// \Mul|FPP4|BPP23|PartialProduct~0_combout  = ( \Registers_ALU[23]~input_o  & ( (!\Registers_ALU[40]~input_o  & (((\Registers_ALU[22]~input_o  & \Registers_ALU[41]~input_o )) # (\Registers_ALU[39]~input_o ))) # (\Registers_ALU[40]~input_o  & 
// ((!\Registers_ALU[39]~input_o ) # ((\Registers_ALU[22]~input_o  & !\Registers_ALU[41]~input_o )))) ) ) # ( !\Registers_ALU[23]~input_o  & ( (\Registers_ALU[22]~input_o  & ((!\Registers_ALU[40]~input_o  & (!\Registers_ALU[39]~input_o  & 
// \Registers_ALU[41]~input_o )) # (\Registers_ALU[40]~input_o  & (\Registers_ALU[39]~input_o  & !\Registers_ALU[41]~input_o )))) ) )

	.dataa(!\Registers_ALU[22]~input_o ),
	.datab(!\Registers_ALU[40]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[41]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP4|BPP23|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP4|BPP23|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP4|BPP23|PartialProduct~0 .lut_mask = 64'h014001403D7C3D7C;
defparam \Mul|FPP4|BPP23|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N18
cyclonev_lcell_comb \Mul|FPP3|BPP25|PartialProduct~0 (
// Equation(s):
// \Mul|FPP3|BPP25|PartialProduct~0_combout  = ( \Registers_ALU[38]~input_o  & ( (!\Registers_ALU[37]~input_o  & (\Registers_ALU[25]~input_o )) # (\Registers_ALU[37]~input_o  & (((!\Registers_ALU[39]~input_o  & \Registers_ALU[24]~input_o )))) ) ) # ( 
// !\Registers_ALU[38]~input_o  & ( (!\Registers_ALU[37]~input_o  & (((\Registers_ALU[39]~input_o  & \Registers_ALU[24]~input_o )))) # (\Registers_ALU[37]~input_o  & (\Registers_ALU[25]~input_o )) ) )

	.dataa(!\Registers_ALU[25]~input_o ),
	.datab(!\Registers_ALU[39]~input_o ),
	.datac(!\Registers_ALU[37]~input_o ),
	.datad(!\Registers_ALU[24]~input_o ),
	.datae(!\Registers_ALU[38]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP3|BPP25|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP3|BPP25|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP3|BPP25|PartialProduct~0 .lut_mask = 64'h0535505C0535505C;
defparam \Mul|FPP3|BPP25|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y43_N42
cyclonev_lcell_comb \Mul|Add32D|Result[31]~3 (
// Equation(s):
// \Mul|Add32D|Result[31]~3_combout  = ( \Mul|FPP4|BPP23|PartialProduct~0_combout  & ( \Mul|FPP3|BPP25|PartialProduct~0_combout  & ( !\Mul|Add32D|Result[31]~2_combout  $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout  $ (\Mul|FPP12|BPP7|PartialProduct~0_combout 
// )) ) ) ) # ( !\Mul|FPP4|BPP23|PartialProduct~0_combout  & ( \Mul|FPP3|BPP25|PartialProduct~0_combout  & ( !\Mul|Add32D|Result[31]~2_combout  $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout  $ (!\Mul|FPP12|BPP7|PartialProduct~0_combout )) ) ) ) # ( 
// \Mul|FPP4|BPP23|PartialProduct~0_combout  & ( !\Mul|FPP3|BPP25|PartialProduct~0_combout  & ( !\Mul|Add32D|Result[31]~2_combout  $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout  $ (!\Mul|FPP12|BPP7|PartialProduct~0_combout )) ) ) ) # ( 
// !\Mul|FPP4|BPP23|PartialProduct~0_combout  & ( !\Mul|FPP3|BPP25|PartialProduct~0_combout  & ( !\Mul|Add32D|Result[31]~2_combout  $ (!\Mul|FPP6|BPP19|PartialProduct~0_combout  $ (\Mul|FPP12|BPP7|PartialProduct~0_combout )) ) ) )

	.dataa(!\Mul|Add32D|Result[31]~2_combout ),
	.datab(!\Mul|FPP6|BPP19|PartialProduct~0_combout ),
	.datac(!\Mul|FPP12|BPP7|PartialProduct~0_combout ),
	.datad(gnd),
	.datae(!\Mul|FPP4|BPP23|PartialProduct~0_combout ),
	.dataf(!\Mul|FPP3|BPP25|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~3 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~3 .lut_mask = 64'h6969969696966969;
defparam \Mul|Add32D|Result[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N3
cyclonev_lcell_comb \Mul|Add32D|Result[31]~5 (
// Equation(s):
// \Mul|Add32D|Result[31]~5_combout  = ( \Registers_ALU[37]~input_o  & ( !\Registers_ALU[35]~input_o  $ (!\Registers_ALU[39]~input_o  $ (!\Registers_ALU[33]~input_o )) ) ) # ( !\Registers_ALU[37]~input_o  & ( !\Registers_ALU[35]~input_o  $ 
// (!\Registers_ALU[39]~input_o  $ (\Registers_ALU[33]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[39]~input_o ),
	.datad(!\Registers_ALU[33]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~5 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~5 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \Mul|Add32D|Result[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y43_N3
cyclonev_lcell_comb \Mul|Add32D|Result[31]~6 (
// Equation(s):
// \Mul|Add32D|Result[31]~6_combout  = ( \Registers_ALU[20]~input_o  & ( \Registers_ALU[42]~input_o  & ( !\Mul|Add32D|Result[31]~5_combout  $ (((!\Registers_ALU[21]~input_o  $ (\Registers_ALU[43]~input_o )) # (\Registers_ALU[41]~input_o ))) ) ) ) # ( 
// !\Registers_ALU[20]~input_o  & ( \Registers_ALU[42]~input_o  & ( !\Registers_ALU[43]~input_o  $ (!\Mul|Add32D|Result[31]~5_combout  $ (((\Registers_ALU[41]~input_o ) # (\Registers_ALU[21]~input_o )))) ) ) ) # ( \Registers_ALU[20]~input_o  & ( 
// !\Registers_ALU[42]~input_o  & ( !\Mul|Add32D|Result[31]~5_combout  $ (((!\Registers_ALU[41]~input_o ) # (!\Registers_ALU[21]~input_o  $ (!\Registers_ALU[43]~input_o )))) ) ) ) # ( !\Registers_ALU[20]~input_o  & ( !\Registers_ALU[42]~input_o  & ( 
// !\Registers_ALU[43]~input_o  $ (!\Mul|Add32D|Result[31]~5_combout  $ (((!\Registers_ALU[21]~input_o  & \Registers_ALU[41]~input_o )))) ) ) )

	.dataa(!\Registers_ALU[21]~input_o ),
	.datab(!\Registers_ALU[43]~input_o ),
	.datac(!\Registers_ALU[41]~input_o ),
	.datad(!\Mul|Add32D|Result[31]~5_combout ),
	.datae(!\Registers_ALU[20]~input_o ),
	.dataf(!\Registers_ALU[42]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~6 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~6 .lut_mask = 64'h39C609F66C93609F;
defparam \Mul|Add32D|Result[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N6
cyclonev_lcell_comb \Mul|FPP1|BPP29|PartialProduct~0 (
// Equation(s):
// \Mul|FPP1|BPP29|PartialProduct~0_combout  = ( \Registers_ALU[28]~input_o  & ( (!\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & (\Registers_ALU[35]~input_o )) # (\Registers_ALU[34]~input_o  & ((\Registers_ALU[29]~input_o ))))) # 
// (\Registers_ALU[33]~input_o  & ((!\Registers_ALU[34]~input_o  & ((\Registers_ALU[29]~input_o ))) # (\Registers_ALU[34]~input_o  & (!\Registers_ALU[35]~input_o )))) ) ) # ( !\Registers_ALU[28]~input_o  & ( (\Registers_ALU[29]~input_o  & 
// (!\Registers_ALU[33]~input_o  $ (!\Registers_ALU[34]~input_o ))) ) )

	.dataa(!\Registers_ALU[33]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[29]~input_o ),
	.datad(!\Registers_ALU[34]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP1|BPP29|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP1|BPP29|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP1|BPP29|PartialProduct~0 .lut_mask = 64'h050A050A274E274E;
defparam \Mul|FPP1|BPP29|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \Registers_ALU[63]~input (
	.i(Registers_ALU[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Registers_ALU[63]~input_o ));
// synopsys translate_off
defparam \Registers_ALU[63]~input .bus_hold = "false";
defparam \Registers_ALU[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N36
cyclonev_lcell_comb \Mul|FPP15|BPP1|PartialProduct~0 (
// Equation(s):
// \Mul|FPP15|BPP1|PartialProduct~0_combout  = ( \Registers_ALU[0]~input_o  & ( (!\Registers_ALU[62]~input_o  & ((!\Registers_ALU[61]~input_o  & (\Registers_ALU[63]~input_o )) # (\Registers_ALU[61]~input_o  & ((\Registers_ALU[1]~input_o ))))) # 
// (\Registers_ALU[62]~input_o  & ((!\Registers_ALU[61]~input_o  & ((\Registers_ALU[1]~input_o ))) # (\Registers_ALU[61]~input_o  & (!\Registers_ALU[63]~input_o )))) ) ) # ( !\Registers_ALU[0]~input_o  & ( (\Registers_ALU[1]~input_o  & 
// (!\Registers_ALU[62]~input_o  $ (!\Registers_ALU[61]~input_o ))) ) )

	.dataa(!\Registers_ALU[62]~input_o ),
	.datab(!\Registers_ALU[63]~input_o ),
	.datac(!\Registers_ALU[61]~input_o ),
	.datad(!\Registers_ALU[1]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP15|BPP1|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP15|BPP1|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP15|BPP1|PartialProduct~0 .lut_mask = 64'h005A005A247E247E;
defparam \Mul|FPP15|BPP1|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N0
cyclonev_lcell_comb \Mul|FPP2|BPP27|PartialProduct~0 (
// Equation(s):
// \Mul|FPP2|BPP27|PartialProduct~0_combout  = ( \Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & (((\Registers_ALU[27]~input_o )))) # (\Registers_ALU[35]~input_o  & (!\Registers_ALU[37]~input_o  & (\Registers_ALU[26]~input_o ))) ) ) # ( 
// !\Registers_ALU[36]~input_o  & ( (!\Registers_ALU[35]~input_o  & (\Registers_ALU[37]~input_o  & (\Registers_ALU[26]~input_o ))) # (\Registers_ALU[35]~input_o  & (((\Registers_ALU[27]~input_o )))) ) )

	.dataa(!\Registers_ALU[37]~input_o ),
	.datab(!\Registers_ALU[35]~input_o ),
	.datac(!\Registers_ALU[26]~input_o ),
	.datad(!\Registers_ALU[27]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP2|BPP27|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP2|BPP27|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP2|BPP27|PartialProduct~0 .lut_mask = 64'h0437043702CE02CE;
defparam \Mul|FPP2|BPP27|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N48
cyclonev_lcell_comb \Mul|Add32D|Result[31]~4 (
// Equation(s):
// \Mul|Add32D|Result[31]~4_combout  = ( \Registers_ALU[61]~input_o  & ( \Registers_ALU[59]~input_o  & ( !\Registers_ALU[57]~input_o  $ (((!\Registers_ALU[63]~input_o ) # ((!\Registers_ALU[0]~input_o ) # (\Registers_ALU[62]~input_o )))) ) ) ) # ( 
// !\Registers_ALU[61]~input_o  & ( \Registers_ALU[59]~input_o  & ( !\Registers_ALU[57]~input_o  $ (((\Registers_ALU[63]~input_o  & (\Registers_ALU[62]~input_o  & \Registers_ALU[0]~input_o )))) ) ) ) # ( \Registers_ALU[61]~input_o  & ( 
// !\Registers_ALU[59]~input_o  & ( !\Registers_ALU[57]~input_o  $ (((\Registers_ALU[63]~input_o  & (!\Registers_ALU[62]~input_o  & \Registers_ALU[0]~input_o )))) ) ) ) # ( !\Registers_ALU[61]~input_o  & ( !\Registers_ALU[59]~input_o  & ( 
// !\Registers_ALU[57]~input_o  $ (((!\Registers_ALU[63]~input_o ) # ((!\Registers_ALU[62]~input_o ) # (!\Registers_ALU[0]~input_o )))) ) ) )

	.dataa(!\Registers_ALU[57]~input_o ),
	.datab(!\Registers_ALU[63]~input_o ),
	.datac(!\Registers_ALU[62]~input_o ),
	.datad(!\Registers_ALU[0]~input_o ),
	.datae(!\Registers_ALU[61]~input_o ),
	.dataf(!\Registers_ALU[59]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~4 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~4 .lut_mask = 64'h5556AA9AAAA95565;
defparam \Mul|Add32D|Result[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N42
cyclonev_lcell_comb \Mul|Add32D|Result[31]~7 (
// Equation(s):
// \Mul|Add32D|Result[31]~7_combout  = ( \Mul|Add32D|Result[31]~4_combout  & ( !\Mul|Add32D|Result[31]~6_combout  $ (!\Mul|FPP1|BPP29|PartialProduct~0_combout  $ (!\Mul|FPP15|BPP1|PartialProduct~0_combout  $ (\Mul|FPP2|BPP27|PartialProduct~0_combout ))) ) ) 
// # ( !\Mul|Add32D|Result[31]~4_combout  & ( !\Mul|Add32D|Result[31]~6_combout  $ (!\Mul|FPP1|BPP29|PartialProduct~0_combout  $ (!\Mul|FPP15|BPP1|PartialProduct~0_combout  $ (!\Mul|FPP2|BPP27|PartialProduct~0_combout ))) ) )

	.dataa(!\Mul|Add32D|Result[31]~6_combout ),
	.datab(!\Mul|FPP1|BPP29|PartialProduct~0_combout ),
	.datac(!\Mul|FPP15|BPP1|PartialProduct~0_combout ),
	.datad(!\Mul|FPP2|BPP27|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32D|Result[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~7 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~7 .lut_mask = 64'h6996699696699669;
defparam \Mul|Add32D|Result[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N48
cyclonev_lcell_comb \Mul|FPP9|BPP13|PartialProduct~0 (
// Equation(s):
// \Mul|FPP9|BPP13|PartialProduct~0_combout  = ( \Registers_ALU[51]~input_o  & ( (!\Registers_ALU[50]~input_o  & ((!\Registers_ALU[49]~input_o  & ((\Registers_ALU[12]~input_o ))) # (\Registers_ALU[49]~input_o  & (\Registers_ALU[13]~input_o )))) # 
// (\Registers_ALU[50]~input_o  & (\Registers_ALU[13]~input_o  & (!\Registers_ALU[49]~input_o ))) ) ) # ( !\Registers_ALU[51]~input_o  & ( (!\Registers_ALU[50]~input_o  & (\Registers_ALU[13]~input_o  & (\Registers_ALU[49]~input_o ))) # 
// (\Registers_ALU[50]~input_o  & ((!\Registers_ALU[49]~input_o  & (\Registers_ALU[13]~input_o )) # (\Registers_ALU[49]~input_o  & ((\Registers_ALU[12]~input_o ))))) ) )

	.dataa(!\Registers_ALU[50]~input_o ),
	.datab(!\Registers_ALU[13]~input_o ),
	.datac(!\Registers_ALU[49]~input_o ),
	.datad(!\Registers_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP9|BPP13|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP9|BPP13|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP9|BPP13|PartialProduct~0 .lut_mask = 64'h1217121712B212B2;
defparam \Mul|FPP9|BPP13|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N33
cyclonev_lcell_comb \Mul|FPP10|BPP11|PartialProduct~0 (
// Equation(s):
// \Mul|FPP10|BPP11|PartialProduct~0_combout  = ( \Registers_ALU[10]~input_o  & ( (!\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & (\Registers_ALU[53]~input_o )) # (\Registers_ALU[52]~input_o  & ((\Registers_ALU[11]~input_o ))))) # 
// (\Registers_ALU[51]~input_o  & ((!\Registers_ALU[52]~input_o  & ((\Registers_ALU[11]~input_o ))) # (\Registers_ALU[52]~input_o  & (!\Registers_ALU[53]~input_o )))) ) ) # ( !\Registers_ALU[10]~input_o  & ( (\Registers_ALU[11]~input_o  & 
// (!\Registers_ALU[51]~input_o  $ (!\Registers_ALU[52]~input_o ))) ) )

	.dataa(!\Registers_ALU[51]~input_o ),
	.datab(!\Registers_ALU[53]~input_o ),
	.datac(!\Registers_ALU[11]~input_o ),
	.datad(!\Registers_ALU[52]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP10|BPP11|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP10|BPP11|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP10|BPP11|PartialProduct~0 .lut_mask = 64'h050A050A274E274E;
defparam \Mul|FPP10|BPP11|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N3
cyclonev_lcell_comb \Mul|FPP8|BPP15|PartialProduct~0 (
// Equation(s):
// \Mul|FPP8|BPP15|PartialProduct~0_combout  = ( \Registers_ALU[47]~input_o  & ( \Registers_ALU[15]~input_o  & ( (!\Registers_ALU[48]~input_o ) # ((\Registers_ALU[14]~input_o  & !\Registers_ALU[49]~input_o )) ) ) ) # ( !\Registers_ALU[47]~input_o  & ( 
// \Registers_ALU[15]~input_o  & ( ((\Registers_ALU[14]~input_o  & \Registers_ALU[49]~input_o )) # (\Registers_ALU[48]~input_o ) ) ) ) # ( \Registers_ALU[47]~input_o  & ( !\Registers_ALU[15]~input_o  & ( (\Registers_ALU[48]~input_o  & 
// (\Registers_ALU[14]~input_o  & !\Registers_ALU[49]~input_o )) ) ) ) # ( !\Registers_ALU[47]~input_o  & ( !\Registers_ALU[15]~input_o  & ( (!\Registers_ALU[48]~input_o  & (\Registers_ALU[14]~input_o  & \Registers_ALU[49]~input_o )) ) ) )

	.dataa(!\Registers_ALU[48]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(!\Registers_ALU[49]~input_o ),
	.datae(!\Registers_ALU[47]~input_o ),
	.dataf(!\Registers_ALU[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP8|BPP15|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP8|BPP15|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP8|BPP15|PartialProduct~0 .lut_mask = 64'h000A0500555FAFAA;
defparam \Mul|FPP8|BPP15|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N36
cyclonev_lcell_comb \Mul|FPP7|BPP17|PartialProduct~0 (
// Equation(s):
// \Mul|FPP7|BPP17|PartialProduct~0_combout  = ( \Registers_ALU[16]~input_o  & ( (!\Registers_ALU[45]~input_o  & ((!\Registers_ALU[46]~input_o  & ((\Registers_ALU[47]~input_o ))) # (\Registers_ALU[46]~input_o  & (\Registers_ALU[17]~input_o )))) # 
// (\Registers_ALU[45]~input_o  & ((!\Registers_ALU[46]~input_o  & (\Registers_ALU[17]~input_o )) # (\Registers_ALU[46]~input_o  & ((!\Registers_ALU[47]~input_o ))))) ) ) # ( !\Registers_ALU[16]~input_o  & ( (\Registers_ALU[17]~input_o  & 
// (!\Registers_ALU[45]~input_o  $ (!\Registers_ALU[46]~input_o ))) ) )

	.dataa(!\Registers_ALU[45]~input_o ),
	.datab(!\Registers_ALU[17]~input_o ),
	.datac(!\Registers_ALU[47]~input_o ),
	.datad(!\Registers_ALU[46]~input_o ),
	.datae(gnd),
	.dataf(!\Registers_ALU[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP7|BPP17|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP7|BPP17|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP7|BPP17|PartialProduct~0 .lut_mask = 64'h112211221B721B72;
defparam \Mul|FPP7|BPP17|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X98_Y45_N33
cyclonev_lcell_comb \Mul|FPP13|BPP5|PartialProduct~0 (
// Equation(s):
// \Mul|FPP13|BPP5|PartialProduct~0_combout  = ( \Registers_ALU[5]~input_o  & ( \Registers_ALU[58]~input_o  & ( (!\Registers_ALU[57]~input_o ) # ((!\Registers_ALU[59]~input_o  & \Registers_ALU[4]~input_o )) ) ) ) # ( !\Registers_ALU[5]~input_o  & ( 
// \Registers_ALU[58]~input_o  & ( (!\Registers_ALU[59]~input_o  & (\Registers_ALU[4]~input_o  & \Registers_ALU[57]~input_o )) ) ) ) # ( \Registers_ALU[5]~input_o  & ( !\Registers_ALU[58]~input_o  & ( ((\Registers_ALU[59]~input_o  & \Registers_ALU[4]~input_o 
// )) # (\Registers_ALU[57]~input_o ) ) ) ) # ( !\Registers_ALU[5]~input_o  & ( !\Registers_ALU[58]~input_o  & ( (\Registers_ALU[59]~input_o  & (\Registers_ALU[4]~input_o  & !\Registers_ALU[57]~input_o )) ) ) )

	.dataa(!\Registers_ALU[59]~input_o ),
	.datab(gnd),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(!\Registers_ALU[57]~input_o ),
	.datae(!\Registers_ALU[5]~input_o ),
	.dataf(!\Registers_ALU[58]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|FPP13|BPP5|PartialProduct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|FPP13|BPP5|PartialProduct~0 .extended_lut = "off";
defparam \Mul|FPP13|BPP5|PartialProduct~0 .lut_mask = 64'h050005FF000AFF0A;
defparam \Mul|FPP13|BPP5|PartialProduct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y49_N6
cyclonev_lcell_comb \Mul|Add32D|Result[31]~0 (
// Equation(s):
// \Mul|Add32D|Result[31]~0_combout  = ( \Mul|FPP13|BPP5|PartialProduct~0_combout  & ( !\Mul|FPP9|BPP13|PartialProduct~0_combout  $ (!\Mul|FPP10|BPP11|PartialProduct~0_combout  $ (!\Mul|FPP8|BPP15|PartialProduct~0_combout  $ 
// (\Mul|FPP7|BPP17|PartialProduct~0_combout ))) ) ) # ( !\Mul|FPP13|BPP5|PartialProduct~0_combout  & ( !\Mul|FPP9|BPP13|PartialProduct~0_combout  $ (!\Mul|FPP10|BPP11|PartialProduct~0_combout  $ (!\Mul|FPP8|BPP15|PartialProduct~0_combout  $ 
// (!\Mul|FPP7|BPP17|PartialProduct~0_combout ))) ) )

	.dataa(!\Mul|FPP9|BPP13|PartialProduct~0_combout ),
	.datab(!\Mul|FPP10|BPP11|PartialProduct~0_combout ),
	.datac(!\Mul|FPP8|BPP15|PartialProduct~0_combout ),
	.datad(!\Mul|FPP7|BPP17|PartialProduct~0_combout ),
	.datae(gnd),
	.dataf(!\Mul|FPP13|BPP5|PartialProduct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~0 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~0 .lut_mask = 64'h6996699696699669;
defparam \Mul|Add32D|Result[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N21
cyclonev_lcell_comb \Mul|Add32D|Result[31]~9 (
// Equation(s):
// \Mul|Add32D|Result[31]~9_combout  = ( \Mul|Add32D|Result[31]~0_combout  & ( !\Mul|Add32D|Result[31]~8_combout  $ (!\Mul|FPP14|BPP3|PartialProduct~0_combout  $ (!\Mul|Add32D|Result[31]~3_combout  $ (\Mul|Add32D|Result[31]~7_combout ))) ) ) # ( 
// !\Mul|Add32D|Result[31]~0_combout  & ( !\Mul|Add32D|Result[31]~8_combout  $ (!\Mul|FPP14|BPP3|PartialProduct~0_combout  $ (!\Mul|Add32D|Result[31]~3_combout  $ (!\Mul|Add32D|Result[31]~7_combout ))) ) )

	.dataa(!\Mul|Add32D|Result[31]~8_combout ),
	.datab(!\Mul|FPP14|BPP3|PartialProduct~0_combout ),
	.datac(!\Mul|Add32D|Result[31]~3_combout ),
	.datad(!\Mul|Add32D|Result[31]~7_combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32D|Result[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~9 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~9 .lut_mask = 64'h6996699696699669;
defparam \Mul|Add32D|Result[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N42
cyclonev_lcell_comb \Mul|Add32D|Result[31]~10 (
// Equation(s):
// \Mul|Add32D|Result[31]~10_combout  = ( \Mul|Add6|Result [4] & ( \Mul|Add10B|Carry [8] & ( !\Mul|Add32D|Result[31]~9_combout  $ (((!\Mul|FPP13|BPP4|PartialProduct~combout  & (!\Mul|FPP12|BPP6|PartialProduct~combout  & !\Mul|Add10A|Carry [8])) # 
// (\Mul|FPP13|BPP4|PartialProduct~combout  & (\Mul|FPP12|BPP6|PartialProduct~combout  & \Mul|Add10A|Carry [8])))) ) ) ) # ( !\Mul|Add6|Result [4] & ( \Mul|Add10B|Carry [8] & ( !\Mul|Add32D|Result[31]~9_combout  $ (((!\Mul|FPP13|BPP4|PartialProduct~combout  
// & (\Mul|FPP12|BPP6|PartialProduct~combout  & \Mul|Add10A|Carry [8])) # (\Mul|FPP13|BPP4|PartialProduct~combout  & ((\Mul|Add10A|Carry [8]) # (\Mul|FPP12|BPP6|PartialProduct~combout ))))) ) ) ) # ( \Mul|Add6|Result [4] & ( !\Mul|Add10B|Carry [8] & ( 
// !\Mul|Add32D|Result[31]~9_combout  $ (((!\Mul|FPP13|BPP4|PartialProduct~combout  & ((!\Mul|FPP12|BPP6|PartialProduct~combout ) # (!\Mul|Add10A|Carry [8]))) # (\Mul|FPP13|BPP4|PartialProduct~combout  & (!\Mul|FPP12|BPP6|PartialProduct~combout  & 
// !\Mul|Add10A|Carry [8])))) ) ) ) # ( !\Mul|Add6|Result [4] & ( !\Mul|Add10B|Carry [8] & ( !\Mul|Add32D|Result[31]~9_combout  $ (((!\Mul|FPP13|BPP4|PartialProduct~combout  & (!\Mul|FPP12|BPP6|PartialProduct~combout  & !\Mul|Add10A|Carry [8])) # 
// (\Mul|FPP13|BPP4|PartialProduct~combout  & (\Mul|FPP12|BPP6|PartialProduct~combout  & \Mul|Add10A|Carry [8])))) ) ) )

	.dataa(!\Mul|FPP13|BPP4|PartialProduct~combout ),
	.datab(!\Mul|FPP12|BPP6|PartialProduct~combout ),
	.datac(!\Mul|Add10A|Carry [8]),
	.datad(!\Mul|Add32D|Result[31]~9_combout ),
	.datae(!\Mul|Add6|Result [4]),
	.dataf(!\Mul|Add10B|Carry [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~10 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~10 .lut_mask = 64'h7E8117E8E8177E81;
defparam \Mul|Add32D|Result[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y45_N18
cyclonev_lcell_comb \Mul|Add32D|Result[31]~11 (
// Equation(s):
// \Mul|Add32D|Result[31]~11_combout  = ( \Mul|Add32D|Result[31]~10_combout  & ( (!\Mul|Add14|Carry [12] & ((!\Mul|FPP11|BPP8|PartialProduct~combout ) # (!\Mul|FPP10|BPP10|PartialProduct~combout ))) # (\Mul|Add14|Carry [12] & 
// (!\Mul|FPP11|BPP8|PartialProduct~combout  & !\Mul|FPP10|BPP10|PartialProduct~combout )) ) ) # ( !\Mul|Add32D|Result[31]~10_combout  & ( (!\Mul|Add14|Carry [12] & (\Mul|FPP11|BPP8|PartialProduct~combout  & \Mul|FPP10|BPP10|PartialProduct~combout )) # 
// (\Mul|Add14|Carry [12] & ((\Mul|FPP10|BPP10|PartialProduct~combout ) # (\Mul|FPP11|BPP8|PartialProduct~combout ))) ) )

	.dataa(gnd),
	.datab(!\Mul|Add14|Carry [12]),
	.datac(!\Mul|FPP11|BPP8|PartialProduct~combout ),
	.datad(!\Mul|FPP10|BPP10|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add32D|Result[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~11 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~11 .lut_mask = 64'h033F033FFCC0FCC0;
defparam \Mul|Add32D|Result[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N36
cyclonev_lcell_comb \Mul|Add32D|Result[31]~12 (
// Equation(s):
// \Mul|Add32D|Result[31]~12_combout  = ( \Mul|FPP8|BPP14|PartialProduct~combout  & ( \Mul|Add32D|Result[31]~11_combout  & ( (!\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & (!\Mul|FPP9|BPP12|PartialProduct~combout  & !\Mul|Add14|Result [12])) # 
// (\Mul|Add18B|Carry [16] & (\Mul|FPP9|BPP12|PartialProduct~combout  & \Mul|Add14|Result [12])))) # (\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & (\Mul|FPP9|BPP12|PartialProduct~combout  & \Mul|Add14|Result [12])) # (\Mul|Add18B|Carry [16] & 
// ((\Mul|Add14|Result [12]) # (\Mul|FPP9|BPP12|PartialProduct~combout ))))) ) ) ) # ( !\Mul|FPP8|BPP14|PartialProduct~combout  & ( \Mul|Add32D|Result[31]~11_combout  & ( (!\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & 
// ((!\Mul|FPP9|BPP12|PartialProduct~combout ) # (!\Mul|Add14|Result [12]))) # (\Mul|Add18B|Carry [16] & (!\Mul|FPP9|BPP12|PartialProduct~combout  & !\Mul|Add14|Result [12])))) # (\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & 
// (!\Mul|FPP9|BPP12|PartialProduct~combout  & !\Mul|Add14|Result [12])) # (\Mul|Add18B|Carry [16] & (\Mul|FPP9|BPP12|PartialProduct~combout  & \Mul|Add14|Result [12])))) ) ) ) # ( \Mul|FPP8|BPP14|PartialProduct~combout  & ( 
// !\Mul|Add32D|Result[31]~11_combout  & ( (!\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & ((\Mul|Add14|Result [12]) # (\Mul|FPP9|BPP12|PartialProduct~combout ))) # (\Mul|Add18B|Carry [16] & ((!\Mul|FPP9|BPP12|PartialProduct~combout ) # 
// (!\Mul|Add14|Result [12]))))) # (\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & ((!\Mul|FPP9|BPP12|PartialProduct~combout ) # (!\Mul|Add14|Result [12]))) # (\Mul|Add18B|Carry [16] & (!\Mul|FPP9|BPP12|PartialProduct~combout  & !\Mul|Add14|Result 
// [12])))) ) ) ) # ( !\Mul|FPP8|BPP14|PartialProduct~combout  & ( !\Mul|Add32D|Result[31]~11_combout  & ( (!\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & (\Mul|FPP9|BPP12|PartialProduct~combout  & \Mul|Add14|Result [12])) # (\Mul|Add18B|Carry [16] & 
// ((\Mul|Add14|Result [12]) # (\Mul|FPP9|BPP12|PartialProduct~combout ))))) # (\Mul|Add18A|Carry [16] & ((!\Mul|Add18B|Carry [16] & ((\Mul|Add14|Result [12]) # (\Mul|FPP9|BPP12|PartialProduct~combout ))) # (\Mul|Add18B|Carry [16] & 
// ((!\Mul|FPP9|BPP12|PartialProduct~combout ) # (!\Mul|Add14|Result [12]))))) ) ) )

	.dataa(!\Mul|Add18A|Carry [16]),
	.datab(!\Mul|Add18B|Carry [16]),
	.datac(!\Mul|FPP9|BPP12|PartialProduct~combout ),
	.datad(!\Mul|Add14|Result [12]),
	.datae(!\Mul|FPP8|BPP14|PartialProduct~combout ),
	.dataf(!\Mul|Add32D|Result[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~12 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~12 .lut_mask = 64'h177E7EE8E8818117;
defparam \Mul|Add32D|Result[31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N33
cyclonev_lcell_comb \Mul|Add26A|Carry[25] (
// Equation(s):
// \Mul|Add26A|Carry [25] = ( \Mul|Add26A|Carry [24] & ( (\Mul|FPP5|BPP20|PartialProduct~combout ) # (\Mul|FPP4|BPP22|PartialProduct~combout ) ) ) # ( !\Mul|Add26A|Carry [24] & ( (\Mul|FPP4|BPP22|PartialProduct~combout  & 
// \Mul|FPP5|BPP20|PartialProduct~combout ) ) )

	.dataa(!\Mul|FPP4|BPP22|PartialProduct~combout ),
	.datab(!\Mul|FPP5|BPP20|PartialProduct~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add26A|Carry [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add26A|Carry [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add26A|Carry[25] .extended_lut = "off";
defparam \Mul|Add26A|Carry[25] .lut_mask = 64'h1111111177777777;
defparam \Mul|Add26A|Carry[25] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y43_N18
cyclonev_lcell_comb \Mul|Add32D|Result[31]~13 (
// Equation(s):
// \Mul|Add32D|Result[31]~13_combout  = ( \Mul|Add10B|Result [8] & ( \Mul|Add26A|Carry [25] & ( !\Mul|Add22|Carry [21] $ (!\Mul|Add32D|Result[31]~12_combout  $ (((!\Mul|Add18B|Result [16]) # (!\Mul|Add18C|Carry [16])))) ) ) ) # ( !\Mul|Add10B|Result [8] & ( 
// \Mul|Add26A|Carry [25] & ( !\Mul|Add22|Carry [21] $ (!\Mul|Add32D|Result[31]~12_combout  $ (((!\Mul|Add18B|Result [16] & !\Mul|Add18C|Carry [16])))) ) ) ) # ( \Mul|Add10B|Result [8] & ( !\Mul|Add26A|Carry [25] & ( !\Mul|Add22|Carry [21] $ 
// (!\Mul|Add32D|Result[31]~12_combout  $ (((\Mul|Add18B|Result [16] & \Mul|Add18C|Carry [16])))) ) ) ) # ( !\Mul|Add10B|Result [8] & ( !\Mul|Add26A|Carry [25] & ( !\Mul|Add22|Carry [21] $ (!\Mul|Add32D|Result[31]~12_combout  $ (((\Mul|Add18C|Carry [16]) # 
// (\Mul|Add18B|Result [16])))) ) ) )

	.dataa(!\Mul|Add18B|Result [16]),
	.datab(!\Mul|Add22|Carry [21]),
	.datac(!\Mul|Add32D|Result[31]~12_combout ),
	.datad(!\Mul|Add18C|Carry [16]),
	.datae(!\Mul|Add10B|Result [8]),
	.dataf(!\Mul|Add26A|Carry [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~13 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~13 .lut_mask = 64'h69C33C69963CC396;
defparam \Mul|Add32D|Result[31]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N51
cyclonev_lcell_comb \Mul|Add30|Carry[28] (
// Equation(s):
// \Mul|Add30|Carry [28] = ( \Mul|Add30|Carry [26] & ( (!\Mul|FPP3|BPP23|PartialProduct~combout  & (\Mul|FPP2|BPP25|PartialProduct~combout  & ((\Mul|FPP3|BPP22|PartialProduct~combout ) # (\Mul|FPP2|BPP24|PartialProduct~combout )))) # 
// (\Mul|FPP3|BPP23|PartialProduct~combout  & (((\Mul|FPP3|BPP22|PartialProduct~combout ) # (\Mul|FPP2|BPP25|PartialProduct~combout )) # (\Mul|FPP2|BPP24|PartialProduct~combout ))) ) ) # ( !\Mul|Add30|Carry [26] & ( (!\Mul|FPP3|BPP23|PartialProduct~combout  
// & (\Mul|FPP2|BPP24|PartialProduct~combout  & (\Mul|FPP2|BPP25|PartialProduct~combout  & \Mul|FPP3|BPP22|PartialProduct~combout ))) # (\Mul|FPP3|BPP23|PartialProduct~combout  & (((\Mul|FPP2|BPP24|PartialProduct~combout  & 
// \Mul|FPP3|BPP22|PartialProduct~combout )) # (\Mul|FPP2|BPP25|PartialProduct~combout ))) ) )

	.dataa(!\Mul|FPP3|BPP23|PartialProduct~combout ),
	.datab(!\Mul|FPP2|BPP24|PartialProduct~combout ),
	.datac(!\Mul|FPP2|BPP25|PartialProduct~combout ),
	.datad(!\Mul|FPP3|BPP22|PartialProduct~combout ),
	.datae(gnd),
	.dataf(!\Mul|Add30|Carry [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add30|Carry [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add30|Carry[28] .extended_lut = "off";
defparam \Mul|Add30|Carry[28] .lut_mask = 64'h05170517175F175F;
defparam \Mul|Add30|Carry[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N18
cyclonev_lcell_comb \Mul|Add32D|Result[31]~14 (
// Equation(s):
// \Mul|Add32D|Result[31]~14_combout  = ( \Mul|FPP2|BPP26|PartialProduct~combout  & ( \Mul|Add30|Carry [28] & ( !\Mul|Add32A|Carry [31] $ (!\Mul|Add26B|Carry [25] $ (!\Mul|Add32D|Result[31]~13_combout )) ) ) ) # ( !\Mul|FPP2|BPP26|PartialProduct~combout  & ( 
// \Mul|Add30|Carry [28] & ( !\Mul|FPP3|BPP24|PartialProduct~combout  $ (!\Mul|Add32A|Carry [31] $ (!\Mul|Add26B|Carry [25] $ (!\Mul|Add32D|Result[31]~13_combout ))) ) ) ) # ( \Mul|FPP2|BPP26|PartialProduct~combout  & ( !\Mul|Add30|Carry [28] & ( 
// !\Mul|FPP3|BPP24|PartialProduct~combout  $ (!\Mul|Add32A|Carry [31] $ (!\Mul|Add26B|Carry [25] $ (!\Mul|Add32D|Result[31]~13_combout ))) ) ) ) # ( !\Mul|FPP2|BPP26|PartialProduct~combout  & ( !\Mul|Add30|Carry [28] & ( !\Mul|Add32A|Carry [31] $ 
// (!\Mul|Add26B|Carry [25] $ (\Mul|Add32D|Result[31]~13_combout )) ) ) )

	.dataa(!\Mul|FPP3|BPP24|PartialProduct~combout ),
	.datab(!\Mul|Add32A|Carry [31]),
	.datac(!\Mul|Add26B|Carry [25]),
	.datad(!\Mul|Add32D|Result[31]~13_combout ),
	.datae(!\Mul|FPP2|BPP26|PartialProduct~combout ),
	.dataf(!\Mul|Add30|Carry [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~14 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~14 .lut_mask = 64'h3CC369966996C33C;
defparam \Mul|Add32D|Result[31]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y44_N24
cyclonev_lcell_comb \Mul|Add32D|Result[31]~15 (
// Equation(s):
// \Mul|Add32D|Result[31]~15_combout  = ( \Mul|Add30|Result [28] & ( !\Mul|Add32D|Result[31]~14_combout  $ (((!\Mul|Add32A|Result[30]~0_combout  & !\Mul|Add32B|Carry [30]))) ) ) # ( !\Mul|Add30|Result [28] & ( !\Mul|Add32D|Result[31]~14_combout  $ 
// (((!\Mul|Add32A|Result[30]~0_combout ) # (!\Mul|Add32B|Carry [30]))) ) )

	.dataa(gnd),
	.datab(!\Mul|Add32A|Result[30]~0_combout ),
	.datac(!\Mul|Add32D|Result[31]~14_combout ),
	.datad(!\Mul|Add32B|Carry [30]),
	.datae(gnd),
	.dataf(!\Mul|Add30|Result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result[31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31]~15 .extended_lut = "off";
defparam \Mul|Add32D|Result[31]~15 .lut_mask = 64'h0F3C0F3C3CF03CF0;
defparam \Mul|Add32D|Result[31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N18
cyclonev_lcell_comb \Mul|Add32D|Result[31] (
// Equation(s):
// \Mul|Add32D|Result [31] = ( \Mul|Add32C|Carry [30] & ( \Mul|Add26B|Result [24] & ( !\Mul|Add32D|Result[31]~15_combout  $ (((!\Mul|Add32B|Result [30] & (!\Mul|Add18C|Result [16] & !\Mul|Add32D|Carry [30])) # (\Mul|Add32B|Result [30] & ((!\Mul|Add18C|Result 
// [16]) # (!\Mul|Add32D|Carry [30]))))) ) ) ) # ( !\Mul|Add32C|Carry [30] & ( \Mul|Add26B|Result [24] & ( !\Mul|Add32D|Result[31]~15_combout  $ (((!\Mul|Add32B|Result [30] & (\Mul|Add18C|Result [16] & \Mul|Add32D|Carry [30])) # (\Mul|Add32B|Result [30] & 
// (!\Mul|Add18C|Result [16] & !\Mul|Add32D|Carry [30])))) ) ) ) # ( \Mul|Add32C|Carry [30] & ( !\Mul|Add26B|Result [24] & ( !\Mul|Add32D|Result[31]~15_combout  $ (((!\Mul|Add32B|Result [30] & (\Mul|Add18C|Result [16] & \Mul|Add32D|Carry [30])) # 
// (\Mul|Add32B|Result [30] & (!\Mul|Add18C|Result [16] & !\Mul|Add32D|Carry [30])))) ) ) ) # ( !\Mul|Add32C|Carry [30] & ( !\Mul|Add26B|Result [24] & ( !\Mul|Add32D|Result[31]~15_combout  $ (((!\Mul|Add32B|Result [30] & ((\Mul|Add32D|Carry [30]) # 
// (\Mul|Add18C|Result [16]))) # (\Mul|Add32B|Result [30] & (\Mul|Add18C|Result [16] & \Mul|Add32D|Carry [30])))) ) ) )

	.dataa(!\Mul|Add32B|Result [30]),
	.datab(!\Mul|Add32D|Result[31]~15_combout ),
	.datac(!\Mul|Add18C|Result [16]),
	.datad(!\Mul|Add32D|Carry [30]),
	.datae(!\Mul|Add32C|Carry [30]),
	.dataf(!\Mul|Add26B|Result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[31] .extended_lut = "off";
defparam \Mul|Add32D|Result[31] .lut_mask = 64'hC6639CC69CC6399C;
defparam \Mul|Add32D|Result[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N9
cyclonev_lcell_comb \LS|D31~feeder (
// Equation(s):
// \LS|D31~feeder_combout  = ( LSRDataIn[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!LSRDataIn[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LS|D31~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LS|D31~feeder .extended_lut = "off";
defparam \LS|D31~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LS|D31~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y44_N11
dffeas \LS|D31 (
	.clk(\Reloj~inputCLKENA0_outclk ),
	.d(\LS|D31~feeder_combout ),
	.asdata(\LS|D30~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LSReplace~combout ),
	.ena(\Control_ALU[18]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LS|D31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LS|D31 .is_wysiwyg = "true";
defparam \LS|D31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N6
cyclonev_lcell_comb \InputXORB[31]~31 (
// Equation(s):
// \InputXORB[31]~31_combout  = ( \Registers_ALU[63]~input_o  & ( \Control_ALU[24]~input_o  ) ) # ( \Registers_ALU[63]~input_o  & ( !\Control_ALU[24]~input_o  & ( \IR_ALU[24]~input_o  ) ) ) # ( !\Registers_ALU[63]~input_o  & ( !\Control_ALU[24]~input_o  & ( 
// \IR_ALU[24]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(gnd),
	.datae(!\Registers_ALU[63]~input_o ),
	.dataf(!\Control_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputXORB[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[31]~31 .extended_lut = "off";
defparam \InputXORB[31]~31 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \InputXORB[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N57
cyclonev_lcell_comb \InputXORB[31] (
// Equation(s):
// InputXORB[31] = ( ALURegSelector[1] & ( \InputXORB[31]~31_combout  ) ) # ( !ALURegSelector[1] & ( InputXORB[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputXORB[31]~31_combout ),
	.datad(!InputXORB[31]),
	.datae(gnd),
	.dataf(!ALURegSelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputXORB[31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputXORB[31] .extended_lut = "off";
defparam \InputXORB[31] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \InputXORB[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N30
cyclonev_lcell_comb \InputANDB[31]~32 (
// Equation(s):
// \InputANDB[31]~32_combout  = ( \Control_ALU[30]~input_o  & ( \IR_ALU[12]~input_o  ) ) # ( !\Control_ALU[30]~input_o  & ( (!AndBselector[1] & (\Registers_ALU[63]~input_o )) # (AndBselector[1] & ((\IR_ALU[24]~input_o ))) ) )

	.dataa(!\IR_ALU[12]~input_o ),
	.datab(!AndBselector[1]),
	.datac(!\Registers_ALU[63]~input_o ),
	.datad(!\IR_ALU[24]~input_o ),
	.datae(!\Control_ALU[30]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputANDB[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[31]~32 .extended_lut = "off";
defparam \InputANDB[31]~32 .lut_mask = 64'h0C3F55550C3F5555;
defparam \InputANDB[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N24
cyclonev_lcell_comb \InputANDB[31] (
// Equation(s):
// InputANDB[31] = ( \InputANDB[0]~1_combout  & ( \InputANDB[31]~32_combout  ) ) # ( !\InputANDB[0]~1_combout  & ( InputANDB[31] ) )

	.dataa(gnd),
	.datab(!InputANDB[31]),
	.datac(!\InputANDB[31]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InputANDB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputANDB[31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputANDB[31] .extended_lut = "off";
defparam \InputANDB[31] .lut_mask = 64'h333333330F0F0F0F;
defparam \InputANDB[31] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N1
cyclonev_io_ibuf \PC_ALU[31]~input (
	.i(PC_ALU[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC_ALU[31]~input_o ));
// synopsys translate_off
defparam \PC_ALU[31]~input .bus_hold = "false";
defparam \PC_ALU[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N24
cyclonev_lcell_comb \AdderInputA[31]~33 (
// Equation(s):
// \AdderInputA[31]~33_combout  = ( AddrASelector[1] & ( \PC_ALU[31]~input_o  ) ) # ( !AddrASelector[1] & ( \Registers_ALU[31]~input_o  ) )

	.dataa(gnd),
	.datab(!\PC_ALU[31]~input_o ),
	.datac(!\Registers_ALU[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AddrASelector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputA[31]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[31]~33 .extended_lut = "off";
defparam \AdderInputA[31]~33 .lut_mask = 64'h0F0F0F0F33333333;
defparam \AdderInputA[31]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N21
cyclonev_lcell_comb \AdderInputA[31] (
// Equation(s):
// AdderInputA[31] = ( \AdderInputA[31]~33_combout  & ( (AdderInputA[31]) # (\AdderInputA[0]~2_combout ) ) ) # ( !\AdderInputA[31]~33_combout  & ( (!\AdderInputA[0]~2_combout  & AdderInputA[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AdderInputA[0]~2_combout ),
	.datad(!AdderInputA[31]),
	.datae(gnd),
	.dataf(!\AdderInputA[31]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputA[31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputA[31] .extended_lut = "off";
defparam \AdderInputA[31] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \AdderInputA[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N12
cyclonev_lcell_comb \AdderInputB[31]~95 (
// Equation(s):
// \AdderInputB[31]~95_combout  = ( !\AdderInputB[8]~0_combout  & ( (((!\AdderInputB[0]~5_combout  & ((!\Registers_ALU[63]~input_o ))) # (\AdderInputB[0]~5_combout  & (\IR_ALU[24]~input_o )))) ) ) # ( \AdderInputB[8]~0_combout  & ( (\IR_ALU[24]~input_o  & 
// ((((!\Control_ALU[2]~input_o  & !\Control_ALU[3]~input_o )) # (\AdderInputB[0]~5_combout )) # (\AdderInputB[18]~12_combout ))) ) )

	.dataa(!\IR_ALU[24]~input_o ),
	.datab(!\Control_ALU[2]~input_o ),
	.datac(!\AdderInputB[18]~12_combout ),
	.datad(!\Control_ALU[3]~input_o ),
	.datae(!\AdderInputB[8]~0_combout ),
	.dataf(!\AdderInputB[0]~5_combout ),
	.datag(!\Registers_ALU[63]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[31]~95 .extended_lut = "on";
defparam \AdderInputB[31]~95 .lut_mask = 64'hF0F0450555555555;
defparam \AdderInputB[31]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N36
cyclonev_lcell_comb \AdderInputB[31]~94 (
// Equation(s):
// \AdderInputB[31]~94_combout  = ( \AdderInputB[5]~13_combout  & ( \AdderInputB[31]~95_combout  & ( (!\Control_ALU[21]~input_o  & ((!\Control_ALU[14]~input_o ) # ((!\IR_ALU[24]~input_o )))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[63]~input_o )))) ) 
// ) ) # ( !\AdderInputB[5]~13_combout  & ( \AdderInputB[31]~95_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o ))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[63]~input_o )))) ) ) ) # ( 
// \AdderInputB[5]~13_combout  & ( !\AdderInputB[31]~95_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o ))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[63]~input_o )))) ) ) ) # ( !\AdderInputB[5]~13_combout  
// & ( !\AdderInputB[31]~95_combout  & ( (!\Control_ALU[21]~input_o  & (\Control_ALU[14]~input_o  & (!\IR_ALU[24]~input_o ))) # (\Control_ALU[21]~input_o  & (((\Registers_ALU[63]~input_o )))) ) ) )

	.dataa(!\Control_ALU[14]~input_o ),
	.datab(!\Control_ALU[21]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\Registers_ALU[63]~input_o ),
	.datae(!\AdderInputB[5]~13_combout ),
	.dataf(!\AdderInputB[31]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdderInputB[31]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[31]~94 .extended_lut = "off";
defparam \AdderInputB[31]~94 .lut_mask = 64'h407340734073C8FB;
defparam \AdderInputB[31]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N48
cyclonev_lcell_comb \AdderInputB[31] (
// Equation(s):
// AdderInputB[31] = ( \AdderInputB[31]~94_combout  & ( (\AdderInputB[0]~15_combout ) # (AdderInputB[31]) ) ) # ( !\AdderInputB[31]~94_combout  & ( (AdderInputB[31] & !\AdderInputB[0]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputB[31]),
	.datad(!\AdderInputB[0]~15_combout ),
	.datae(gnd),
	.dataf(!\AdderInputB[31]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(AdderInputB[31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdderInputB[31] .extended_lut = "off";
defparam \AdderInputB[31] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \AdderInputB[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N18
cyclonev_lcell_comb \CRAA32|Result~0 (
// Equation(s):
// \CRAA32|Result~0_combout  = ( AdderInputB[31] & ( !AdderInputA[31] ) ) # ( !AdderInputB[31] & ( AdderInputA[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!AdderInputB[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result~0 .extended_lut = "off";
defparam \CRAA32|Result~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \CRAA32|Result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N6
cyclonev_lcell_comb \CRAA32|Result[31] (
// Equation(s):
// \CRAA32|Result [31] = ( \CRAA32|Result~0_combout  & ( \CRAA32|Carry [29] & ( (!AdderInputA[30] & ((!AdderInputB[30]) # ((!AdderInputB[29] & !AdderInputA[29])))) # (AdderInputA[30] & (!AdderInputB[29] & (!AdderInputB[30] & !AdderInputA[29]))) ) ) ) # ( 
// !\CRAA32|Result~0_combout  & ( \CRAA32|Carry [29] & ( (!AdderInputA[30] & (AdderInputB[30] & ((AdderInputA[29]) # (AdderInputB[29])))) # (AdderInputA[30] & (((AdderInputA[29]) # (AdderInputB[30])) # (AdderInputB[29]))) ) ) ) # ( \CRAA32|Result~0_combout  
// & ( !\CRAA32|Carry [29] & ( (!AdderInputA[30] & ((!AdderInputB[29]) # ((!AdderInputB[30]) # (!AdderInputA[29])))) # (AdderInputA[30] & (!AdderInputB[30] & ((!AdderInputB[29]) # (!AdderInputA[29])))) ) ) ) # ( !\CRAA32|Result~0_combout  & ( !\CRAA32|Carry 
// [29] & ( (!AdderInputA[30] & (AdderInputB[29] & (AdderInputB[30] & AdderInputA[29]))) # (AdderInputA[30] & (((AdderInputB[29] & AdderInputA[29])) # (AdderInputB[30]))) ) ) )

	.dataa(!AdderInputB[29]),
	.datab(!AdderInputA[30]),
	.datac(!AdderInputB[30]),
	.datad(!AdderInputA[29]),
	.datae(!\CRAA32|Result~0_combout ),
	.dataf(!\CRAA32|Carry [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Result [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Result[31] .extended_lut = "off";
defparam \CRAA32|Result[31] .lut_mask = 64'h0317FCE8173FE8C0;
defparam \CRAA32|Result[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N15
cyclonev_lcell_comb \InputORB[31]~32 (
// Equation(s):
// \InputORB[31]~32_combout  = ( OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\IR_ALU[24]~input_o )) # (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) ) # ( !OrBselector[1] & ( (!\Control_ALU[29]~input_o  & (\Registers_ALU[63]~input_o )) # 
// (\Control_ALU[29]~input_o  & ((\IR_ALU[12]~input_o ))) ) )

	.dataa(!\Registers_ALU[63]~input_o ),
	.datab(!\Control_ALU[29]~input_o ),
	.datac(!\IR_ALU[24]~input_o ),
	.datad(!\IR_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!OrBselector[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputORB[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[31]~32 .extended_lut = "off";
defparam \InputORB[31]~32 .lut_mask = 64'h447744770C3F0C3F;
defparam \InputORB[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N54
cyclonev_lcell_comb \InputORB[31] (
// Equation(s):
// InputORB[31] = ( \InputORB[31]~32_combout  & ( (InputORB[31]) # (\InputORB[0]~1_combout ) ) ) # ( !\InputORB[31]~32_combout  & ( (!\InputORB[0]~1_combout  & InputORB[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InputORB[0]~1_combout ),
	.datad(!InputORB[31]),
	.datae(gnd),
	.dataf(!\InputORB[31]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(InputORB[31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputORB[31] .extended_lut = "off";
defparam \InputORB[31] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \InputORB[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N30
cyclonev_lcell_comb \ALU_Registers[31]~29 (
// Equation(s):
// \ALU_Registers[31]~29_combout  = ( !\Registers_ALU[31]~input_o  & ( (!\ALU_Registers[31]~1_combout  & (((InputORB[31] & (\ALU_Registers[31]~0_combout ))))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & ((\CRAA32|Result [31]))) # 
// (\ALU_Registers[31]~0_combout  & (InputXORB[31]))))) ) ) # ( \Registers_ALU[31]~input_o  & ( (!\ALU_Registers[31]~1_combout  & ((((\ALU_Registers[31]~0_combout )) # (InputANDB[31])))) # (\ALU_Registers[31]~1_combout  & (((!\ALU_Registers[31]~0_combout  & 
// ((\CRAA32|Result [31]))) # (\ALU_Registers[31]~0_combout  & (!InputXORB[31]))))) ) )

	.dataa(!InputXORB[31]),
	.datab(!\ALU_Registers[31]~1_combout ),
	.datac(!InputANDB[31]),
	.datad(!\ALU_Registers[31]~0_combout ),
	.datae(!\Registers_ALU[31]~input_o ),
	.dataf(!\CRAA32|Result [31]),
	.datag(!InputORB[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[31]~29 .extended_lut = "on";
defparam \ALU_Registers[31]~29 .lut_mask = 64'h001D0CEE331D3FEE;
defparam \ALU_Registers[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N18
cyclonev_lcell_comb \ALU_Registers[31]~25 (
// Equation(s):
// \ALU_Registers[31]~25_combout  = ( !\Control_ALU[23]~input_o  & ( ((!\Control_ALU[31]~input_o  & (\ALU_Registers[31]~29_combout )) # (\Control_ALU[31]~input_o  & (((\Mul|Add32D|Result [31]))))) ) ) # ( \Control_ALU[23]~input_o  & ( 
// (!\Control_ALU[31]~input_o  & ((((\LS|D31~q )) # (\LSR|D31~q )) # (\ASR|D31~q ))) # (\Control_ALU[31]~input_o  & ((((\Mul|Add32D|Result [31]))))) ) )

	.dataa(!\ASR|D31~q ),
	.datab(!\Control_ALU[31]~input_o ),
	.datac(!\LSR|D31~q ),
	.datad(!\Mul|Add32D|Result [31]),
	.datae(!\Control_ALU[23]~input_o ),
	.dataf(!\LS|D31~q ),
	.datag(!\ALU_Registers[31]~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[31]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[31]~25 .extended_lut = "on";
defparam \ALU_Registers[31]~25 .lut_mask = 64'h0C3F4C7F0C3FCCFF;
defparam \ALU_Registers[31]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N27
cyclonev_lcell_comb \ALU_Registers[31]$latch (
// Equation(s):
// \ALU_Registers[31]$latch~combout  = ( \ALU_Registers[31]~3_combout  & ( \ALU_Registers[31]~25_combout  ) ) # ( !\ALU_Registers[31]~3_combout  & ( \ALU_Registers[31]$latch~combout  ) )

	.dataa(!\ALU_Registers[31]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_Registers[31]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_Registers[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_Registers[31]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_Registers[31]$latch .extended_lut = "off";
defparam \ALU_Registers[31]$latch .lut_mask = 64'h00FF00FF55555555;
defparam \ALU_Registers[31]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N33
cyclonev_lcell_comb ALUPCSelector(
// Equation(s):
// \ALUPCSelector~combout  = ( \Control_ALU[10]~input_o  ) # ( !\Control_ALU[10]~input_o  & ( (\Control_ALU[7]~input_o ) # (\Control_ALU[5]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Control_ALU[5]~input_o ),
	.datac(!\Control_ALU[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUPCSelector~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam ALUPCSelector.extended_lut = "off";
defparam ALUPCSelector.lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam ALUPCSelector.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N30
cyclonev_lcell_comb \ALU_PC[0]$latch (
// Equation(s):
// \ALU_PC[0]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[0]$latch~combout  & ( \CRAA32|Result [0] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[0]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[0]$latch~combout  & ( \CRAA32|Result 
// [0] ) ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[0]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[0]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[0]$latch .extended_lut = "off";
defparam \ALU_PC[0]$latch .lut_mask = 64'h00003333FFFF3333;
defparam \ALU_PC[0]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N51
cyclonev_lcell_comb \ALU_PC[1]$latch (
// Equation(s):
// \ALU_PC[1]$latch~combout  = ( \ALU_PC[1]$latch~combout  & ( (!\ALUPCSelector~combout ) # (\CRAA32|Result [1]) ) ) # ( !\ALU_PC[1]$latch~combout  & ( (\CRAA32|Result [1] & \ALUPCSelector~combout ) ) )

	.dataa(!\CRAA32|Result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\ALU_PC[1]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[1]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[1]$latch .extended_lut = "off";
defparam \ALU_PC[1]$latch .lut_mask = 64'h00550055FF55FF55;
defparam \ALU_PC[1]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N51
cyclonev_lcell_comb \ALU_PC[2]$latch (
// Equation(s):
// \ALU_PC[2]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[2]$latch~combout  & ( \CRAA32|Result [2] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[2]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[2]$latch~combout  & ( \CRAA32|Result 
// [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Result [2]),
	.datad(gnd),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[2]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[2]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[2]$latch .extended_lut = "off";
defparam \ALU_PC[2]$latch .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \ALU_PC[2]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N6
cyclonev_lcell_comb \ALU_PC[3]$latch (
// Equation(s):
// \ALU_PC[3]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[3]$latch~combout  & ( \CRAA32|Result [3] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[3]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[3]$latch~combout  & ( \CRAA32|Result 
// [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Result [3]),
	.datad(gnd),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[3]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[3]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[3]$latch .extended_lut = "off";
defparam \ALU_PC[3]$latch .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \ALU_PC[3]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y49_N42
cyclonev_lcell_comb \ALU_PC[4]$latch (
// Equation(s):
// \ALU_PC[4]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[4]$latch~combout  & ( \CRAA32|Result [4] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[4]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[4]$latch~combout  & ( \CRAA32|Result 
// [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Result [4]),
	.datad(gnd),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[4]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[4]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[4]$latch .extended_lut = "off";
defparam \ALU_PC[4]$latch .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \ALU_PC[4]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N36
cyclonev_lcell_comb \ALU_PC[5]$latch (
// Equation(s):
// \ALU_PC[5]$latch~combout  = ( \ALU_PC[5]$latch~combout  & ( \CRAA32|Result [5] ) ) # ( !\ALU_PC[5]$latch~combout  & ( \CRAA32|Result [5] & ( \ALUPCSelector~combout  ) ) ) # ( \ALU_PC[5]$latch~combout  & ( !\CRAA32|Result [5] & ( !\ALUPCSelector~combout  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUPCSelector~combout ),
	.datae(!\ALU_PC[5]$latch~combout ),
	.dataf(!\CRAA32|Result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[5]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[5]$latch .extended_lut = "off";
defparam \ALU_PC[5]$latch .lut_mask = 64'h0000FF0000FFFFFF;
defparam \ALU_PC[5]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y49_N51
cyclonev_lcell_comb \ALU_PC[6]$latch (
// Equation(s):
// \ALU_PC[6]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[6]$latch~combout  & ( \CRAA32|Result [6] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[6]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[6]$latch~combout  & ( \CRAA32|Result 
// [6] ) ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[6]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[6]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[6]$latch .extended_lut = "off";
defparam \ALU_PC[6]$latch .lut_mask = 64'h00003333FFFF3333;
defparam \ALU_PC[6]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N27
cyclonev_lcell_comb \ALU_PC[7]$latch (
// Equation(s):
// \ALU_PC[7]$latch~combout  = ( \ALUPCSelector~combout  & ( \CRAA32|Result [7] ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[7]$latch~combout  ) )

	.dataa(!\CRAA32|Result [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_PC[7]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALUPCSelector~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[7]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[7]$latch .extended_lut = "off";
defparam \ALU_PC[7]$latch .lut_mask = 64'h00FF00FF55555555;
defparam \ALU_PC[7]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N21
cyclonev_lcell_comb \ALU_PC[8]$latch (
// Equation(s):
// \ALU_PC[8]$latch~combout  = ( \ALU_PC[8]$latch~combout  & ( \CRAA32|Result [8] ) ) # ( !\ALU_PC[8]$latch~combout  & ( \CRAA32|Result [8] & ( \ALUPCSelector~combout  ) ) ) # ( \ALU_PC[8]$latch~combout  & ( !\CRAA32|Result [8] & ( !\ALUPCSelector~combout  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUPCSelector~combout ),
	.datae(!\ALU_PC[8]$latch~combout ),
	.dataf(!\CRAA32|Result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[8]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[8]$latch .extended_lut = "off";
defparam \ALU_PC[8]$latch .lut_mask = 64'h0000FF0000FFFFFF;
defparam \ALU_PC[8]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y47_N42
cyclonev_lcell_comb \ALU_PC[9]$latch (
// Equation(s):
// \ALU_PC[9]$latch~combout  = (!\ALUPCSelector~combout  & ((\ALU_PC[9]$latch~combout ))) # (\ALUPCSelector~combout  & (\CRAA32|Result [9]))

	.dataa(!\CRAA32|Result [9]),
	.datab(!\ALU_PC[9]$latch~combout ),
	.datac(gnd),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[9]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[9]$latch .extended_lut = "off";
defparam \ALU_PC[9]$latch .lut_mask = 64'h3355335533553355;
defparam \ALU_PC[9]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N15
cyclonev_lcell_comb \ALU_PC[10]$latch (
// Equation(s):
// \ALU_PC[10]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[10]$latch~combout  & ( \CRAA32|Result [10] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[10]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[10]$latch~combout  & ( 
// \CRAA32|Result [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CRAA32|Result [10]),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[10]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[10]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[10]$latch .extended_lut = "off";
defparam \ALU_PC[10]$latch .lut_mask = 64'h000000FFFFFF00FF;
defparam \ALU_PC[10]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N33
cyclonev_lcell_comb \ALU_PC[11]$latch (
// Equation(s):
// \ALU_PC[11]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[11]$latch~combout  & ( \CRAA32|Result [11] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[11]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[11]$latch~combout  & ( 
// \CRAA32|Result [11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CRAA32|Result [11]),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[11]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[11]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[11]$latch .extended_lut = "off";
defparam \ALU_PC[11]$latch .lut_mask = 64'h000000FFFFFF00FF;
defparam \ALU_PC[11]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y44_N57
cyclonev_lcell_comb \ALU_PC[12]$latch (
// Equation(s):
// \ALU_PC[12]$latch~combout  = ( \ALUPCSelector~combout  & ( \CRAA32|Result [12] ) ) # ( !\ALUPCSelector~combout  & ( \CRAA32|Result [12] & ( \ALU_PC[12]$latch~combout  ) ) ) # ( !\ALUPCSelector~combout  & ( !\CRAA32|Result [12] & ( 
// \ALU_PC[12]$latch~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_PC[12]$latch~combout ),
	.datad(gnd),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\CRAA32|Result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[12]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[12]$latch .extended_lut = "off";
defparam \ALU_PC[12]$latch .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \ALU_PC[12]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N30
cyclonev_lcell_comb \ALU_PC[13]$latch (
// Equation(s):
// \ALU_PC[13]$latch~combout  = ( \ALU_PC[13]$latch~combout  & ( (!\ALUPCSelector~combout ) # (\CRAA32|Result [13]) ) ) # ( !\ALU_PC[13]$latch~combout  & ( (\ALUPCSelector~combout  & \CRAA32|Result [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUPCSelector~combout ),
	.datad(!\CRAA32|Result [13]),
	.datae(gnd),
	.dataf(!\ALU_PC[13]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[13]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[13]$latch .extended_lut = "off";
defparam \ALU_PC[13]$latch .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU_PC[13]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y44_N12
cyclonev_lcell_comb \ALU_PC[14]$latch (
// Equation(s):
// \ALU_PC[14]$latch~combout  = ( \ALUPCSelector~combout  & ( \ALU_PC[14]$latch~combout  & ( \CRAA32|Result [14] ) ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[14]$latch~combout  ) ) # ( \ALUPCSelector~combout  & ( !\ALU_PC[14]$latch~combout  & ( 
// \CRAA32|Result [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CRAA32|Result [14]),
	.datae(!\ALUPCSelector~combout ),
	.dataf(!\ALU_PC[14]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[14]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[14]$latch .extended_lut = "off";
defparam \ALU_PC[14]$latch .lut_mask = 64'h000000FFFFFF00FF;
defparam \ALU_PC[14]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N39
cyclonev_lcell_comb \ALU_PC[15]$latch (
// Equation(s):
// \ALU_PC[15]$latch~combout  = ( \ALU_PC[15]$latch~combout  & ( (!\ALUPCSelector~combout ) # (\CRAA32|Result [15]) ) ) # ( !\ALU_PC[15]$latch~combout  & ( (\ALUPCSelector~combout  & \CRAA32|Result [15]) ) )

	.dataa(!\ALUPCSelector~combout ),
	.datab(gnd),
	.datac(!\CRAA32|Result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_PC[15]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[15]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[15]$latch .extended_lut = "off";
defparam \ALU_PC[15]$latch .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_PC[15]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N48
cyclonev_lcell_comb \ALU_PC[16]$latch (
// Equation(s):
// \ALU_PC[16]$latch~combout  = ( \ALU_PC[16]$latch~combout  & ( (!\ALUPCSelector~combout ) # (\CRAA32|Result [16]) ) ) # ( !\ALU_PC[16]$latch~combout  & ( (\CRAA32|Result [16] & \ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Result [16]),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\ALU_PC[16]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[16]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[16]$latch .extended_lut = "off";
defparam \ALU_PC[16]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_PC[16]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N54
cyclonev_lcell_comb \ALU_PC[17]$latch (
// Equation(s):
// \ALU_PC[17]$latch~combout  = ( \CRAA32|Result [17] & ( (\ALUPCSelector~combout ) # (\ALU_PC[17]$latch~combout ) ) ) # ( !\CRAA32|Result [17] & ( (\ALU_PC[17]$latch~combout  & !\ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_PC[17]$latch~combout ),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[17]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[17]$latch .extended_lut = "off";
defparam \ALU_PC[17]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_PC[17]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N45
cyclonev_lcell_comb \ALU_PC[18]$latch (
// Equation(s):
// \ALU_PC[18]$latch~combout  = ( \CRAA32|Result [18] & ( (\ALUPCSelector~combout ) # (\ALU_PC[18]$latch~combout ) ) ) # ( !\CRAA32|Result [18] & ( (\ALU_PC[18]$latch~combout  & !\ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_PC[18]$latch~combout ),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[18]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[18]$latch .extended_lut = "off";
defparam \ALU_PC[18]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_PC[18]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N0
cyclonev_lcell_comb \ALU_PC[19]$latch (
// Equation(s):
// \ALU_PC[19]$latch~combout  = ( \CRAA32|Result [19] & ( (\ALUPCSelector~combout ) # (\ALU_PC[19]$latch~combout ) ) ) # ( !\CRAA32|Result [19] & ( (\ALU_PC[19]$latch~combout  & !\ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_PC[19]$latch~combout ),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[19]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[19]$latch .extended_lut = "off";
defparam \ALU_PC[19]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_PC[19]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N48
cyclonev_lcell_comb \ALU_PC[20]$latch (
// Equation(s):
// \ALU_PC[20]$latch~combout  = ( \ALU_PC[20]$latch~combout  & ( (!\ALUPCSelector~combout ) # (\CRAA32|Result [20]) ) ) # ( !\ALU_PC[20]$latch~combout  & ( (\CRAA32|Result [20] & \ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Result [20]),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\ALU_PC[20]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[20]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[20]$latch .extended_lut = "off";
defparam \ALU_PC[20]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_PC[20]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N45
cyclonev_lcell_comb \ALU_PC[21]$latch (
// Equation(s):
// \ALU_PC[21]$latch~combout  = ( \CRAA32|Result [21] & ( (\ALUPCSelector~combout ) # (\ALU_PC[21]$latch~combout ) ) ) # ( !\CRAA32|Result [21] & ( (\ALU_PC[21]$latch~combout  & !\ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_PC[21]$latch~combout ),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[21]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[21]$latch .extended_lut = "off";
defparam \ALU_PC[21]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_PC[21]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N27
cyclonev_lcell_comb \ALU_PC[22]$latch (
// Equation(s):
// \ALU_PC[22]$latch~combout  = ( \ALU_PC[22]$latch~combout  & ( \ALUPCSelector~combout  & ( \CRAA32|Result [22] ) ) ) # ( !\ALU_PC[22]$latch~combout  & ( \ALUPCSelector~combout  & ( \CRAA32|Result [22] ) ) ) # ( \ALU_PC[22]$latch~combout  & ( 
// !\ALUPCSelector~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CRAA32|Result [22]),
	.datae(!\ALU_PC[22]$latch~combout ),
	.dataf(!\ALUPCSelector~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[22]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[22]$latch .extended_lut = "off";
defparam \ALU_PC[22]$latch .lut_mask = 64'h0000FFFF00FF00FF;
defparam \ALU_PC[22]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N12
cyclonev_lcell_comb \ALU_PC[23]$latch (
// Equation(s):
// \ALU_PC[23]$latch~combout  = ( \CRAA32|Result [23] & ( (\ALUPCSelector~combout ) # (\ALU_PC[23]$latch~combout ) ) ) # ( !\CRAA32|Result [23] & ( (\ALU_PC[23]$latch~combout  & !\ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_PC[23]$latch~combout ),
	.datac(gnd),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[23]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[23]$latch .extended_lut = "off";
defparam \ALU_PC[23]$latch .lut_mask = 64'h3300330033FF33FF;
defparam \ALU_PC[23]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N3
cyclonev_lcell_comb \ALU_PC[24]$latch (
// Equation(s):
// \ALU_PC[24]$latch~combout  = ( \ALU_PC[24]$latch~combout  & ( (!\ALUPCSelector~combout ) # (\CRAA32|Result [24]) ) ) # ( !\ALU_PC[24]$latch~combout  & ( (\ALUPCSelector~combout  & \CRAA32|Result [24]) ) )

	.dataa(!\ALUPCSelector~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CRAA32|Result [24]),
	.datae(gnd),
	.dataf(!\ALU_PC[24]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[24]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[24]$latch .extended_lut = "off";
defparam \ALU_PC[24]$latch .lut_mask = 64'h00550055AAFFAAFF;
defparam \ALU_PC[24]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N24
cyclonev_lcell_comb \ALU_PC[25]$latch (
// Equation(s):
// \ALU_PC[25]$latch~combout  = ( \ALUPCSelector~combout  & ( \CRAA32|Result [25] ) ) # ( !\ALUPCSelector~combout  & ( \ALU_PC[25]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [25]),
	.datac(!\ALU_PC[25]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUPCSelector~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[25]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[25]$latch .extended_lut = "off";
defparam \ALU_PC[25]$latch .lut_mask = 64'h0F0F0F0F33333333;
defparam \ALU_PC[25]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N33
cyclonev_lcell_comb \ALU_PC[26]$latch (
// Equation(s):
// \ALU_PC[26]$latch~combout  = ( \ALU_PC[26]$latch~combout  & ( (!\ALUPCSelector~combout ) # (\CRAA32|Result [26]) ) ) # ( !\ALU_PC[26]$latch~combout  & ( (\CRAA32|Result [26] & \ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [26]),
	.datac(!\ALUPCSelector~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_PC[26]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[26]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[26]$latch .extended_lut = "off";
defparam \ALU_PC[26]$latch .lut_mask = 64'h03030303F3F3F3F3;
defparam \ALU_PC[26]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N57
cyclonev_lcell_comb \ALU_PC[27]$latch (
// Equation(s):
// \ALU_PC[27]$latch~combout  = ( \CRAA32|Result [27] & ( (\ALU_PC[27]$latch~combout ) # (\ALUPCSelector~combout ) ) ) # ( !\CRAA32|Result [27] & ( (!\ALUPCSelector~combout  & \ALU_PC[27]$latch~combout ) ) )

	.dataa(!\ALUPCSelector~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_PC[27]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[27]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[27]$latch .extended_lut = "off";
defparam \ALU_PC[27]$latch .lut_mask = 64'h00AA00AA55FF55FF;
defparam \ALU_PC[27]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N6
cyclonev_lcell_comb \ALU_PC[28]$latch (
// Equation(s):
// \ALU_PC[28]$latch~combout  = ( \CRAA32|Result [28] & ( (\ALUPCSelector~combout ) # (\ALU_PC[28]$latch~combout ) ) ) # ( !\CRAA32|Result [28] & ( (\ALU_PC[28]$latch~combout  & !\ALUPCSelector~combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_PC[28]$latch~combout ),
	.datac(!\ALUPCSelector~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CRAA32|Result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[28]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[28]$latch .extended_lut = "off";
defparam \ALU_PC[28]$latch .lut_mask = 64'h303030303F3F3F3F;
defparam \ALU_PC[28]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N0
cyclonev_lcell_comb \ALU_PC[29]$latch (
// Equation(s):
// \ALU_PC[29]$latch~combout  = ( \CRAA32|Result [29] & ( (\ALU_PC[29]$latch~combout ) # (\ALUPCSelector~combout ) ) ) # ( !\CRAA32|Result [29] & ( (!\ALUPCSelector~combout  & \ALU_PC[29]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUPCSelector~combout ),
	.datad(!\ALU_PC[29]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[29]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[29]$latch .extended_lut = "off";
defparam \ALU_PC[29]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_PC[29]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N42
cyclonev_lcell_comb \ALU_PC[30]$latch (
// Equation(s):
// \ALU_PC[30]$latch~combout  = (!\ALUPCSelector~combout  & (\ALU_PC[30]$latch~combout )) # (\ALUPCSelector~combout  & ((\CRAA32|Result [30])))

	.dataa(gnd),
	.datab(!\ALU_PC[30]$latch~combout ),
	.datac(!\CRAA32|Result [30]),
	.datad(!\ALUPCSelector~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[30]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[30]$latch .extended_lut = "off";
defparam \ALU_PC[30]$latch .lut_mask = 64'h330F330F330F330F;
defparam \ALU_PC[30]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N0
cyclonev_lcell_comb \ALU_PC[31]$latch (
// Equation(s):
// \ALU_PC[31]$latch~combout  = ( \CRAA32|Result [31] & ( (\ALU_PC[31]$latch~combout ) # (\ALUPCSelector~combout ) ) ) # ( !\CRAA32|Result [31] & ( (!\ALUPCSelector~combout  & \ALU_PC[31]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUPCSelector~combout ),
	.datad(!\ALU_PC[31]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_PC[31]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_PC[31]$latch .extended_lut = "off";
defparam \ALU_PC[31]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_PC[31]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N9
cyclonev_lcell_comb \OpOR|Result[0] (
// Equation(s):
// \OpOR|Result [0] = (!InputORB[0] & !\Registers_ALU[0]~input_o )

	.dataa(gnd),
	.datab(!InputORB[0]),
	.datac(!\Registers_ALU[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[0] .extended_lut = "off";
defparam \OpOR|Result[0] .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \OpOR|Result[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N27
cyclonev_lcell_comb \OpAND|Result[0] (
// Equation(s):
// \OpAND|Result [0] = ( \Registers_ALU[0]~input_o  & ( InputANDB[0] ) )

	.dataa(gnd),
	.datab(!InputANDB[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[0] .extended_lut = "off";
defparam \OpAND|Result[0] .lut_mask = 64'h0000333300003333;
defparam \OpAND|Result[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N18
cyclonev_lcell_comb \ALU_CSR[0]~0 (
// Equation(s):
// \ALU_CSR[0]~0_combout  = ( \OpAND|Result [0] & ( (!\OpOR|Result [0]) # ((\Control_ALU[28]~input_o ) # (\Control_ALU[30]~input_o )) ) ) # ( !\OpAND|Result [0] & ( (!\OpOR|Result [0] & (!\Control_ALU[30]~input_o  & !\Control_ALU[28]~input_o )) ) )

	.dataa(gnd),
	.datab(!\OpOR|Result [0]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\OpAND|Result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[0]~0 .extended_lut = "off";
defparam \ALU_CSR[0]~0 .lut_mask = 64'hC000C000CFFFCFFF;
defparam \ALU_CSR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N12
cyclonev_lcell_comb \ALU_CSR[31]~1 (
// Equation(s):
// \ALU_CSR[31]~1_combout  = ( \Control_ALU[29]~input_o  ) # ( !\Control_ALU[29]~input_o  & ( ((\Control_ALU[30]~input_o ) # (\Control_ALU[27]~input_o )) # (\Control_ALU[28]~input_o ) ) )

	.dataa(!\Control_ALU[28]~input_o ),
	.datab(gnd),
	.datac(!\Control_ALU[27]~input_o ),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[31]~1 .extended_lut = "off";
defparam \ALU_CSR[31]~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \ALU_CSR[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N21
cyclonev_lcell_comb \ALU_CSR[0]$latch (
// Equation(s):
// \ALU_CSR[0]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[0]~0_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[0]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[0]~0_combout ),
	.datad(!\ALU_CSR[0]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[0]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[0]$latch .extended_lut = "off";
defparam \ALU_CSR[0]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_CSR[0]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N30
cyclonev_lcell_comb \OpAND|Result[1] (
// Equation(s):
// \OpAND|Result [1] = ( \Registers_ALU[1]~input_o  & ( InputANDB[1] ) )

	.dataa(gnd),
	.datab(!InputANDB[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[1] .extended_lut = "off";
defparam \OpAND|Result[1] .lut_mask = 64'h0000333300003333;
defparam \OpAND|Result[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N51
cyclonev_lcell_comb \OpOR|Result[1] (
// Equation(s):
// \OpOR|Result [1] = ( !\Registers_ALU[1]~input_o  & ( !InputORB[1] ) )

	.dataa(gnd),
	.datab(!InputORB[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[1] .extended_lut = "off";
defparam \OpOR|Result[1] .lut_mask = 64'hCCCC0000CCCC0000;
defparam \OpOR|Result[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N57
cyclonev_lcell_comb \ALU_CSR[1]~2 (
// Equation(s):
// \ALU_CSR[1]~2_combout  = ( \Control_ALU[28]~input_o  & ( \OpOR|Result [1] & ( \OpAND|Result [1] ) ) ) # ( !\Control_ALU[28]~input_o  & ( \OpOR|Result [1] & ( (\OpAND|Result [1] & \Control_ALU[30]~input_o ) ) ) ) # ( \Control_ALU[28]~input_o  & ( 
// !\OpOR|Result [1] & ( \OpAND|Result [1] ) ) ) # ( !\Control_ALU[28]~input_o  & ( !\OpOR|Result [1] & ( (!\Control_ALU[30]~input_o ) # (\OpAND|Result [1]) ) ) )

	.dataa(gnd),
	.datab(!\OpAND|Result [1]),
	.datac(gnd),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(!\Control_ALU[28]~input_o ),
	.dataf(!\OpOR|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[1]~2 .extended_lut = "off";
defparam \ALU_CSR[1]~2 .lut_mask = 64'hFF33333300333333;
defparam \ALU_CSR[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y49_N27
cyclonev_lcell_comb \ALU_CSR[1]$latch (
// Equation(s):
// \ALU_CSR[1]$latch~combout  = ( \ALU_CSR[1]$latch~combout  & ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[1]~2_combout  ) ) ) # ( !\ALU_CSR[1]$latch~combout  & ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[1]~2_combout  ) ) ) # ( \ALU_CSR[1]$latch~combout  & ( 
// !\ALU_CSR[31]~1_combout  ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU_CSR[1]$latch~combout ),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[1]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[1]$latch .extended_lut = "off";
defparam \ALU_CSR[1]$latch .lut_mask = 64'h0000FFFF33333333;
defparam \ALU_CSR[1]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N33
cyclonev_lcell_comb \OpOR|Result[2] (
// Equation(s):
// \OpOR|Result [2] = (!\Registers_ALU[2]~input_o  & !InputORB[2])

	.dataa(!\Registers_ALU[2]~input_o ),
	.datab(!InputORB[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[2] .extended_lut = "off";
defparam \OpOR|Result[2] .lut_mask = 64'h8888888888888888;
defparam \OpOR|Result[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N6
cyclonev_lcell_comb \OpAND|Result[2] (
// Equation(s):
// \OpAND|Result [2] = ( InputANDB[2] & ( \Registers_ALU[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[2] .extended_lut = "off";
defparam \OpAND|Result[2] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N51
cyclonev_lcell_comb \ALU_CSR[2]~3 (
// Equation(s):
// \ALU_CSR[2]~3_combout  = (!\Control_ALU[28]~input_o  & ((!\Control_ALU[30]~input_o  & (!\OpOR|Result [2])) # (\Control_ALU[30]~input_o  & ((\OpAND|Result [2]))))) # (\Control_ALU[28]~input_o  & (((\OpAND|Result [2]))))

	.dataa(!\OpOR|Result [2]),
	.datab(!\OpAND|Result [2]),
	.datac(!\Control_ALU[28]~input_o ),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[2]~3 .extended_lut = "off";
defparam \ALU_CSR[2]~3 .lut_mask = 64'hA333A333A333A333;
defparam \ALU_CSR[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y48_N48
cyclonev_lcell_comb \ALU_CSR[2]$latch (
// Equation(s):
// \ALU_CSR[2]$latch~combout  = ( \ALU_CSR[2]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[2]~3_combout ) ) ) # ( !\ALU_CSR[2]$latch~combout  & ( (\ALU_CSR[2]~3_combout  & \ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[2]~3_combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[2]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[2]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[2]$latch .extended_lut = "off";
defparam \ALU_CSR[2]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_CSR[2]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N57
cyclonev_lcell_comb \OpOR|Result[3] (
// Equation(s):
// \OpOR|Result [3] = (!InputORB[3] & !\Registers_ALU[3]~input_o )

	.dataa(!InputORB[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[3] .extended_lut = "off";
defparam \OpOR|Result[3] .lut_mask = 64'hAA00AA00AA00AA00;
defparam \OpOR|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N30
cyclonev_lcell_comb \OpAND|Result[3] (
// Equation(s):
// \OpAND|Result [3] = (InputANDB[3] & \Registers_ALU[3]~input_o )

	.dataa(!InputANDB[3]),
	.datab(gnd),
	.datac(!\Registers_ALU[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[3] .extended_lut = "off";
defparam \OpAND|Result[3] .lut_mask = 64'h0505050505050505;
defparam \OpAND|Result[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N33
cyclonev_lcell_comb \ALU_CSR[3]~4 (
// Equation(s):
// \ALU_CSR[3]~4_combout  = ( \OpAND|Result [3] & ( (!\OpOR|Result [3]) # ((\Control_ALU[30]~input_o ) # (\Control_ALU[28]~input_o )) ) ) # ( !\OpAND|Result [3] & ( (!\OpOR|Result [3] & (!\Control_ALU[28]~input_o  & !\Control_ALU[30]~input_o )) ) )

	.dataa(gnd),
	.datab(!\OpOR|Result [3]),
	.datac(!\Control_ALU[28]~input_o ),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\OpAND|Result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[3]~4 .extended_lut = "off";
defparam \ALU_CSR[3]~4 .lut_mask = 64'hC000C000CFFFCFFF;
defparam \ALU_CSR[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y48_N42
cyclonev_lcell_comb \ALU_CSR[3]$latch (
// Equation(s):
// \ALU_CSR[3]$latch~combout  = (!\ALU_CSR[31]~1_combout  & (\ALU_CSR[3]$latch~combout )) # (\ALU_CSR[31]~1_combout  & ((\ALU_CSR[3]~4_combout )))

	.dataa(gnd),
	.datab(!\ALU_CSR[3]$latch~combout ),
	.datac(!\ALU_CSR[3]~4_combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[3]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[3]$latch .extended_lut = "off";
defparam \ALU_CSR[3]$latch .lut_mask = 64'h330F330F330F330F;
defparam \ALU_CSR[3]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N42
cyclonev_lcell_comb \OpOR|Result[4] (
// Equation(s):
// \OpOR|Result [4] = (!InputORB[4] & !\Registers_ALU[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[4]),
	.datad(!\Registers_ALU[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[4] .extended_lut = "off";
defparam \OpOR|Result[4] .lut_mask = 64'hF000F000F000F000;
defparam \OpOR|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N30
cyclonev_lcell_comb \OpAND|Result[4] (
// Equation(s):
// \OpAND|Result [4] = ( InputANDB[4] & ( \Registers_ALU[4]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[4] .extended_lut = "off";
defparam \OpAND|Result[4] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N21
cyclonev_lcell_comb \ALU_CSR[4]~5 (
// Equation(s):
// \ALU_CSR[4]~5_combout  = ( \OpAND|Result [4] & ( ((!\OpOR|Result [4]) # (\Control_ALU[28]~input_o )) # (\Control_ALU[30]~input_o ) ) ) # ( !\OpAND|Result [4] & ( (!\Control_ALU[30]~input_o  & (!\OpOR|Result [4] & !\Control_ALU[28]~input_o )) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\OpOR|Result [4]),
	.datac(!\Control_ALU[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OpAND|Result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[4]~5 .extended_lut = "off";
defparam \ALU_CSR[4]~5 .lut_mask = 64'h80808080DFDFDFDF;
defparam \ALU_CSR[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y44_N24
cyclonev_lcell_comb \ALU_CSR[4]$latch (
// Equation(s):
// \ALU_CSR[4]$latch~combout  = ( \ALU_CSR[4]~5_combout  & ( (\ALU_CSR[31]~1_combout ) # (\ALU_CSR[4]$latch~combout ) ) ) # ( !\ALU_CSR[4]~5_combout  & ( (\ALU_CSR[4]$latch~combout  & !\ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[4]$latch~combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[4]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[4]$latch .extended_lut = "off";
defparam \ALU_CSR[4]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_CSR[4]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N3
cyclonev_lcell_comb \OpAND|Result[5] (
// Equation(s):
// \OpAND|Result [5] = ( InputANDB[5] & ( \Registers_ALU[5]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[5] .extended_lut = "off";
defparam \OpAND|Result[5] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N51
cyclonev_lcell_comb \OpOR|Result[5] (
// Equation(s):
// \OpOR|Result [5] = ( !InputORB[5] & ( !\Registers_ALU[5]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[5] .extended_lut = "off";
defparam \OpOR|Result[5] .lut_mask = 64'hF0F0F0F000000000;
defparam \OpOR|Result[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N6
cyclonev_lcell_comb \ALU_CSR[5]~6 (
// Equation(s):
// \ALU_CSR[5]~6_combout  = ( \Control_ALU[28]~input_o  & ( \OpAND|Result [5] ) ) # ( !\Control_ALU[28]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!\OpOR|Result [5]))) # (\Control_ALU[30]~input_o  & (\OpAND|Result [5])) ) )

	.dataa(gnd),
	.datab(!\OpAND|Result [5]),
	.datac(!\OpOR|Result [5]),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[5]~6 .extended_lut = "off";
defparam \ALU_CSR[5]~6 .lut_mask = 64'hF033F03333333333;
defparam \ALU_CSR[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N24
cyclonev_lcell_comb \ALU_CSR[5]$latch (
// Equation(s):
// \ALU_CSR[5]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[5]$latch~combout  & ( \ALU_CSR[5]~6_combout  ) ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[5]$latch~combout  ) ) # ( \ALU_CSR[31]~1_combout  & ( !\ALU_CSR[5]$latch~combout  & ( 
// \ALU_CSR[5]~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[5]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU_CSR[31]~1_combout ),
	.dataf(!\ALU_CSR[5]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[5]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[5]$latch .extended_lut = "off";
defparam \ALU_CSR[5]$latch .lut_mask = 64'h00003333FFFF3333;
defparam \ALU_CSR[5]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N48
cyclonev_lcell_comb \OpOR|Result[6] (
// Equation(s):
// \OpOR|Result [6] = ( !InputORB[6] & ( !\Registers_ALU[6]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[6]~input_o ),
	.datad(gnd),
	.datae(!InputORB[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[6] .extended_lut = "off";
defparam \OpOR|Result[6] .lut_mask = 64'hF0F00000F0F00000;
defparam \OpOR|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N21
cyclonev_lcell_comb \OpAND|Result[6] (
// Equation(s):
// \OpAND|Result [6] = (InputANDB[6] & \Registers_ALU[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputANDB[6]),
	.datad(!\Registers_ALU[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[6] .extended_lut = "off";
defparam \OpAND|Result[6] .lut_mask = 64'h000F000F000F000F;
defparam \OpAND|Result[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N24
cyclonev_lcell_comb \ALU_CSR[6]~7 (
// Equation(s):
// \ALU_CSR[6]~7_combout  = ( \Control_ALU[30]~input_o  & ( \OpAND|Result [6] ) ) # ( !\Control_ALU[30]~input_o  & ( (!\Control_ALU[28]~input_o  & (!\OpOR|Result [6])) # (\Control_ALU[28]~input_o  & ((\OpAND|Result [6]))) ) )

	.dataa(!\OpOR|Result [6]),
	.datab(!\OpAND|Result [6]),
	.datac(!\Control_ALU[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[6]~7 .extended_lut = "off";
defparam \ALU_CSR[6]~7 .lut_mask = 64'hA3A3A3A333333333;
defparam \ALU_CSR[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y48_N27
cyclonev_lcell_comb \ALU_CSR[6]$latch (
// Equation(s):
// \ALU_CSR[6]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[6]~7_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[6]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[6]~7_combout ),
	.datad(!\ALU_CSR[6]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[6]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[6]$latch .extended_lut = "off";
defparam \ALU_CSR[6]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_CSR[6]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N57
cyclonev_lcell_comb \OpAND|Result[7] (
// Equation(s):
// \OpAND|Result [7] = ( \Registers_ALU[7]~input_o  & ( InputANDB[7] ) )

	.dataa(gnd),
	.datab(!InputANDB[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[7] .extended_lut = "off";
defparam \OpAND|Result[7] .lut_mask = 64'h0000333300003333;
defparam \OpAND|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N36
cyclonev_lcell_comb \OpOR|Result[7] (
// Equation(s):
// \OpOR|Result [7] = ( !\Registers_ALU[7]~input_o  & ( !InputORB[7] ) )

	.dataa(gnd),
	.datab(!InputORB[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[7] .extended_lut = "off";
defparam \OpOR|Result[7] .lut_mask = 64'hCCCC0000CCCC0000;
defparam \OpOR|Result[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N30
cyclonev_lcell_comb \ALU_CSR[7]~8 (
// Equation(s):
// \ALU_CSR[7]~8_combout  = ( \OpOR|Result [7] & ( (\OpAND|Result [7] & ((\Control_ALU[28]~input_o ) # (\Control_ALU[30]~input_o ))) ) ) # ( !\OpOR|Result [7] & ( ((!\Control_ALU[30]~input_o  & !\Control_ALU[28]~input_o )) # (\OpAND|Result [7]) ) )

	.dataa(!\OpAND|Result [7]),
	.datab(gnd),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\OpOR|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[7]~8 .extended_lut = "off";
defparam \ALU_CSR[7]~8 .lut_mask = 64'hF555F55505550555;
defparam \ALU_CSR[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N33
cyclonev_lcell_comb \ALU_CSR[7]$latch (
// Equation(s):
// \ALU_CSR[7]$latch~combout  = ( \ALU_CSR[7]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[7]~8_combout ) ) ) # ( !\ALU_CSR[7]$latch~combout  & ( (\ALU_CSR[7]~8_combout  & \ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[7]~8_combout ),
	.datac(!\ALU_CSR[31]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_CSR[7]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[7]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[7]$latch .extended_lut = "off";
defparam \ALU_CSR[7]$latch .lut_mask = 64'h03030303F3F3F3F3;
defparam \ALU_CSR[7]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N30
cyclonev_lcell_comb \OpAND|Result[8] (
// Equation(s):
// \OpAND|Result [8] = (InputANDB[8] & \Registers_ALU[8]~input_o )

	.dataa(!InputANDB[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[8] .extended_lut = "off";
defparam \OpAND|Result[8] .lut_mask = 64'h0055005500550055;
defparam \OpAND|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N57
cyclonev_lcell_comb \OpOR|Result[8] (
// Equation(s):
// \OpOR|Result [8] = (!InputORB[8] & !\Registers_ALU[8]~input_o )

	.dataa(gnd),
	.datab(!InputORB[8]),
	.datac(gnd),
	.datad(!\Registers_ALU[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[8] .extended_lut = "off";
defparam \OpOR|Result[8] .lut_mask = 64'hCC00CC00CC00CC00;
defparam \OpOR|Result[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N39
cyclonev_lcell_comb \ALU_CSR[8]~9 (
// Equation(s):
// \ALU_CSR[8]~9_combout  = ( \Control_ALU[28]~input_o  & ( \OpAND|Result [8] ) ) # ( !\Control_ALU[28]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!\OpOR|Result [8]))) # (\Control_ALU[30]~input_o  & (\OpAND|Result [8])) ) )

	.dataa(!\OpAND|Result [8]),
	.datab(!\OpOR|Result [8]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control_ALU[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[8]~9 .extended_lut = "off";
defparam \ALU_CSR[8]~9 .lut_mask = 64'hC5C5C5C555555555;
defparam \ALU_CSR[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y46_N33
cyclonev_lcell_comb \ALU_CSR[8]$latch (
// Equation(s):
// \ALU_CSR[8]$latch~combout  = ( \ALU_CSR[8]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[8]~9_combout ) ) ) # ( !\ALU_CSR[8]$latch~combout  & ( (\ALU_CSR[8]~9_combout  & \ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[8]~9_combout ),
	.datac(gnd),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[8]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[8]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[8]$latch .extended_lut = "off";
defparam \ALU_CSR[8]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_CSR[8]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N36
cyclonev_lcell_comb \OpOR|Result[9] (
// Equation(s):
// \OpOR|Result [9] = (!InputORB[9] & !\Registers_ALU[9]~input_o )

	.dataa(gnd),
	.datab(!InputORB[9]),
	.datac(!\Registers_ALU[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[9] .extended_lut = "off";
defparam \OpOR|Result[9] .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \OpOR|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N3
cyclonev_lcell_comb \OpAND|Result[9] (
// Equation(s):
// \OpAND|Result [9] = (InputANDB[9] & \Registers_ALU[9]~input_o )

	.dataa(gnd),
	.datab(!InputANDB[9]),
	.datac(gnd),
	.datad(!\Registers_ALU[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[9] .extended_lut = "off";
defparam \OpAND|Result[9] .lut_mask = 64'h0033003300330033;
defparam \OpAND|Result[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N45
cyclonev_lcell_comb \ALU_CSR[9]~10 (
// Equation(s):
// \ALU_CSR[9]~10_combout  = ( \Control_ALU[28]~input_o  & ( \OpAND|Result [9] ) ) # ( !\Control_ALU[28]~input_o  & ( (!\Control_ALU[30]~input_o  & (!\OpOR|Result [9])) # (\Control_ALU[30]~input_o  & ((\OpAND|Result [9]))) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(gnd),
	.datac(!\OpOR|Result [9]),
	.datad(!\OpAND|Result [9]),
	.datae(gnd),
	.dataf(!\Control_ALU[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[9]~10 .extended_lut = "off";
defparam \ALU_CSR[9]~10 .lut_mask = 64'hA0F5A0F500FF00FF;
defparam \ALU_CSR[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y46_N0
cyclonev_lcell_comb \ALU_CSR[9]$latch (
// Equation(s):
// \ALU_CSR[9]$latch~combout  = ( \ALU_CSR[9]~10_combout  & ( (\ALU_CSR[9]$latch~combout ) # (\ALU_CSR[31]~1_combout ) ) ) # ( !\ALU_CSR[9]~10_combout  & ( (!\ALU_CSR[31]~1_combout  & \ALU_CSR[9]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[31]~1_combout ),
	.datad(!\ALU_CSR[9]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[9]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[9]$latch .extended_lut = "off";
defparam \ALU_CSR[9]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_CSR[9]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N18
cyclonev_lcell_comb \OpAND|Result[10] (
// Equation(s):
// \OpAND|Result [10] = ( InputANDB[10] & ( \Registers_ALU[10]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[10]~input_o ),
	.datae(gnd),
	.dataf(!InputANDB[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[10] .extended_lut = "off";
defparam \OpAND|Result[10] .lut_mask = 64'h0000000000FF00FF;
defparam \OpAND|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N9
cyclonev_lcell_comb \OpOR|Result[10] (
// Equation(s):
// \OpOR|Result [10] = (!InputORB[10] & !\Registers_ALU[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputORB[10]),
	.datad(!\Registers_ALU[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[10] .extended_lut = "off";
defparam \OpOR|Result[10] .lut_mask = 64'hF000F000F000F000;
defparam \OpOR|Result[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N15
cyclonev_lcell_comb \ALU_CSR[10]~11 (
// Equation(s):
// \ALU_CSR[10]~11_combout  = (!\Control_ALU[28]~input_o  & ((!\Control_ALU[30]~input_o  & ((!\OpOR|Result [10]))) # (\Control_ALU[30]~input_o  & (\OpAND|Result [10])))) # (\Control_ALU[28]~input_o  & (\OpAND|Result [10]))

	.dataa(!\Control_ALU[28]~input_o ),
	.datab(!\OpAND|Result [10]),
	.datac(!\OpOR|Result [10]),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[10]~11 .extended_lut = "off";
defparam \ALU_CSR[10]~11 .lut_mask = 64'hB133B133B133B133;
defparam \ALU_CSR[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y46_N21
cyclonev_lcell_comb \ALU_CSR[10]$latch (
// Equation(s):
// \ALU_CSR[10]$latch~combout  = (!\ALU_CSR[31]~1_combout  & ((\ALU_CSR[10]$latch~combout ))) # (\ALU_CSR[31]~1_combout  & (\ALU_CSR[10]~11_combout ))

	.dataa(gnd),
	.datab(!\ALU_CSR[10]~11_combout ),
	.datac(!\ALU_CSR[31]~1_combout ),
	.datad(!\ALU_CSR[10]$latch~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[10]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[10]$latch .extended_lut = "off";
defparam \ALU_CSR[10]$latch .lut_mask = 64'h03F303F303F303F3;
defparam \ALU_CSR[10]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N6
cyclonev_lcell_comb \OpAND|Result[11] (
// Equation(s):
// \OpAND|Result [11] = ( InputANDB[11] & ( \Registers_ALU[11]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[11] .extended_lut = "off";
defparam \OpAND|Result[11] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N45
cyclonev_lcell_comb \OpOR|Result[11] (
// Equation(s):
// \OpOR|Result [11] = ( !\Registers_ALU[11]~input_o  & ( !InputORB[11] ) )

	.dataa(gnd),
	.datab(!InputORB[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[11]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[11] .extended_lut = "off";
defparam \OpOR|Result[11] .lut_mask = 64'hCCCC0000CCCC0000;
defparam \OpOR|Result[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N30
cyclonev_lcell_comb \ALU_CSR[11]~12 (
// Equation(s):
// \ALU_CSR[11]~12_combout  = ( \Control_ALU[30]~input_o  & ( \OpAND|Result [11] ) ) # ( !\Control_ALU[30]~input_o  & ( (!\Control_ALU[28]~input_o  & ((!\OpOR|Result [11]))) # (\Control_ALU[28]~input_o  & (\OpAND|Result [11])) ) )

	.dataa(gnd),
	.datab(!\OpAND|Result [11]),
	.datac(!\OpOR|Result [11]),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[11]~12 .extended_lut = "off";
defparam \ALU_CSR[11]~12 .lut_mask = 64'hF033F03333333333;
defparam \ALU_CSR[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y46_N33
cyclonev_lcell_comb \ALU_CSR[11]$latch (
// Equation(s):
// \ALU_CSR[11]$latch~combout  = ( \ALU_CSR[11]~12_combout  & ( (\ALU_CSR[31]~1_combout ) # (\ALU_CSR[11]$latch~combout ) ) ) # ( !\ALU_CSR[11]~12_combout  & ( (\ALU_CSR[11]$latch~combout  & !\ALU_CSR[31]~1_combout ) ) )

	.dataa(!\ALU_CSR[11]$latch~combout ),
	.datab(gnd),
	.datac(!\ALU_CSR[31]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_CSR[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[11]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[11]$latch .extended_lut = "off";
defparam \ALU_CSR[11]$latch .lut_mask = 64'h505050505F5F5F5F;
defparam \ALU_CSR[11]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N33
cyclonev_lcell_comb \OpAND|Result[12] (
// Equation(s):
// \OpAND|Result [12] = ( InputANDB[12] & ( \Registers_ALU[12]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[12] .extended_lut = "off";
defparam \OpAND|Result[12] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N54
cyclonev_lcell_comb \OpOR|Result[12] (
// Equation(s):
// \OpOR|Result [12] = ( !InputORB[12] & ( !\Registers_ALU[12]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[12]~input_o ),
	.datae(gnd),
	.dataf(!InputORB[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[12] .extended_lut = "off";
defparam \OpOR|Result[12] .lut_mask = 64'hFF00FF0000000000;
defparam \OpOR|Result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N3
cyclonev_lcell_comb \ALU_CSR[12]~13 (
// Equation(s):
// \ALU_CSR[12]~13_combout  = ( \OpOR|Result [12] & ( (\OpAND|Result [12] & ((\Control_ALU[28]~input_o ) # (\Control_ALU[30]~input_o ))) ) ) # ( !\OpOR|Result [12] & ( ((!\Control_ALU[30]~input_o  & !\Control_ALU[28]~input_o )) # (\OpAND|Result [12]) ) )

	.dataa(!\OpAND|Result [12]),
	.datab(gnd),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\OpOR|Result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[12]~13 .extended_lut = "off";
defparam \ALU_CSR[12]~13 .lut_mask = 64'hF555F55505550555;
defparam \ALU_CSR[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N0
cyclonev_lcell_comb \ALU_CSR[12]$latch (
// Equation(s):
// \ALU_CSR[12]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[12]~13_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[12]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[12]~13_combout ),
	.datac(gnd),
	.datad(!\ALU_CSR[12]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[12]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[12]$latch .extended_lut = "off";
defparam \ALU_CSR[12]$latch .lut_mask = 64'h00FF00FF33333333;
defparam \ALU_CSR[12]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N54
cyclonev_lcell_comb \OpAND|Result[13] (
// Equation(s):
// \OpAND|Result [13] = ( InputANDB[13] & ( \Registers_ALU[13]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[13] .extended_lut = "off";
defparam \OpAND|Result[13] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N45
cyclonev_lcell_comb \OpOR|Result[13] (
// Equation(s):
// \OpOR|Result [13] = ( !InputORB[13] & ( !\Registers_ALU[13]~input_o  ) )

	.dataa(!\Registers_ALU[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[13] .extended_lut = "off";
defparam \OpOR|Result[13] .lut_mask = 64'hAAAAAAAA00000000;
defparam \OpOR|Result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N33
cyclonev_lcell_comb \ALU_CSR[13]~14 (
// Equation(s):
// \ALU_CSR[13]~14_combout  = ( \OpOR|Result [13] & ( (\OpAND|Result [13] & ((\Control_ALU[28]~input_o ) # (\Control_ALU[30]~input_o ))) ) ) # ( !\OpOR|Result [13] & ( ((!\Control_ALU[30]~input_o  & !\Control_ALU[28]~input_o )) # (\OpAND|Result [13]) ) )

	.dataa(!\OpAND|Result [13]),
	.datab(gnd),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\OpOR|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[13]~14 .extended_lut = "off";
defparam \ALU_CSR[13]~14 .lut_mask = 64'hF555F55505550555;
defparam \ALU_CSR[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N36
cyclonev_lcell_comb \ALU_CSR[13]$latch (
// Equation(s):
// \ALU_CSR[13]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[13]~14_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[13]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[13]~14_combout ),
	.datac(gnd),
	.datad(!\ALU_CSR[13]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[13]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[13]$latch .extended_lut = "off";
defparam \ALU_CSR[13]$latch .lut_mask = 64'h00FF00FF33333333;
defparam \ALU_CSR[13]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N33
cyclonev_lcell_comb \OpOR|Result[14] (
// Equation(s):
// \OpOR|Result [14] = ( !InputORB[14] & ( !\Registers_ALU[14]~input_o  ) )

	.dataa(!\Registers_ALU[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[14] .extended_lut = "off";
defparam \OpOR|Result[14] .lut_mask = 64'hAAAAAAAA00000000;
defparam \OpOR|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N36
cyclonev_lcell_comb \OpAND|Result[14] (
// Equation(s):
// \OpAND|Result [14] = ( InputANDB[14] & ( \Registers_ALU[14]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[14] .extended_lut = "off";
defparam \OpAND|Result[14] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N57
cyclonev_lcell_comb \ALU_CSR[14]~15 (
// Equation(s):
// \ALU_CSR[14]~15_combout  = ( \OpAND|Result [14] & ( ((!\OpOR|Result [14]) # (\Control_ALU[28]~input_o )) # (\Control_ALU[30]~input_o ) ) ) # ( !\OpAND|Result [14] & ( (!\Control_ALU[30]~input_o  & (!\OpOR|Result [14] & !\Control_ALU[28]~input_o )) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(gnd),
	.datac(!\OpOR|Result [14]),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\OpAND|Result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[14]~15 .extended_lut = "off";
defparam \ALU_CSR[14]~15 .lut_mask = 64'hA000A000F5FFF5FF;
defparam \ALU_CSR[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N48
cyclonev_lcell_comb \ALU_CSR[14]$latch (
// Equation(s):
// \ALU_CSR[14]$latch~combout  = (!\ALU_CSR[31]~1_combout  & ((\ALU_CSR[14]$latch~combout ))) # (\ALU_CSR[31]~1_combout  & (\ALU_CSR[14]~15_combout ))

	.dataa(gnd),
	.datab(!\ALU_CSR[14]~15_combout ),
	.datac(!\ALU_CSR[14]$latch~combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[14]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[14]$latch .extended_lut = "off";
defparam \ALU_CSR[14]$latch .lut_mask = 64'h0F330F330F330F33;
defparam \ALU_CSR[14]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N21
cyclonev_lcell_comb \OpOR|Result[15] (
// Equation(s):
// \OpOR|Result [15] = ( !InputORB[15] & ( !\Registers_ALU[15]~input_o  ) )

	.dataa(!\Registers_ALU[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[15] .extended_lut = "off";
defparam \OpOR|Result[15] .lut_mask = 64'hAAAAAAAA00000000;
defparam \OpOR|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N42
cyclonev_lcell_comb \OpAND|Result[15] (
// Equation(s):
// \OpAND|Result [15] = (InputANDB[15] & \Registers_ALU[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputANDB[15]),
	.datad(!\Registers_ALU[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[15] .extended_lut = "off";
defparam \OpAND|Result[15] .lut_mask = 64'h000F000F000F000F;
defparam \OpAND|Result[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N9
cyclonev_lcell_comb \ALU_CSR[15]~16 (
// Equation(s):
// \ALU_CSR[15]~16_combout  = ( \OpAND|Result [15] & ( ((!\OpOR|Result [15]) # (\Control_ALU[30]~input_o )) # (\Control_ALU[28]~input_o ) ) ) # ( !\OpAND|Result [15] & ( (!\Control_ALU[28]~input_o  & (!\OpOR|Result [15] & !\Control_ALU[30]~input_o )) ) )

	.dataa(!\Control_ALU[28]~input_o ),
	.datab(gnd),
	.datac(!\OpOR|Result [15]),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\OpAND|Result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[15]~16 .extended_lut = "off";
defparam \ALU_CSR[15]~16 .lut_mask = 64'hA000A000F5FFF5FF;
defparam \ALU_CSR[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y47_N6
cyclonev_lcell_comb \ALU_CSR[15]$latch (
// Equation(s):
// \ALU_CSR[15]$latch~combout  = ( \ALU_CSR[15]~16_combout  & ( (\ALU_CSR[31]~1_combout ) # (\ALU_CSR[15]$latch~combout ) ) ) # ( !\ALU_CSR[15]~16_combout  & ( (\ALU_CSR[15]$latch~combout  & !\ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[15]$latch~combout ),
	.datac(!\ALU_CSR[31]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_CSR[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[15]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[15]$latch .extended_lut = "off";
defparam \ALU_CSR[15]$latch .lut_mask = 64'h303030303F3F3F3F;
defparam \ALU_CSR[15]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N12
cyclonev_lcell_comb \OpAND|Result[16] (
// Equation(s):
// \OpAND|Result [16] = ( InputANDB[16] & ( \Registers_ALU[16]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[16]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[16] .extended_lut = "off";
defparam \OpAND|Result[16] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N15
cyclonev_lcell_comb \OpOR|Result[16] (
// Equation(s):
// \OpOR|Result [16] = ( !InputORB[16] & ( !\Registers_ALU[16]~input_o  ) )

	.dataa(!\Registers_ALU[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[16] .extended_lut = "off";
defparam \OpOR|Result[16] .lut_mask = 64'hAAAAAAAA00000000;
defparam \OpOR|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N18
cyclonev_lcell_comb \ALU_CSR[16]~17 (
// Equation(s):
// \ALU_CSR[16]~17_combout  = ( \OpOR|Result [16] & ( (\OpAND|Result [16] & ((\Control_ALU[28]~input_o ) # (\Control_ALU[30]~input_o ))) ) ) # ( !\OpOR|Result [16] & ( ((!\Control_ALU[30]~input_o  & !\Control_ALU[28]~input_o )) # (\OpAND|Result [16]) ) )

	.dataa(gnd),
	.datab(!\OpAND|Result [16]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\OpOR|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[16]~17 .extended_lut = "off";
defparam \ALU_CSR[16]~17 .lut_mask = 64'hF333F33303330333;
defparam \ALU_CSR[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N21
cyclonev_lcell_comb \ALU_CSR[16]$latch (
// Equation(s):
// \ALU_CSR[16]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[16]~17_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[16]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[16]~17_combout ),
	.datad(!\ALU_CSR[16]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[16]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[16]$latch .extended_lut = "off";
defparam \ALU_CSR[16]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_CSR[16]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N33
cyclonev_lcell_comb \OpAND|Result[17] (
// Equation(s):
// \OpAND|Result [17] = ( InputANDB[17] & ( \Registers_ALU[17]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[17]~input_o ),
	.datae(gnd),
	.dataf(!InputANDB[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[17] .extended_lut = "off";
defparam \OpAND|Result[17] .lut_mask = 64'h0000000000FF00FF;
defparam \OpAND|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N9
cyclonev_lcell_comb \OpOR|Result[17] (
// Equation(s):
// \OpOR|Result [17] = ( !\Registers_ALU[17]~input_o  & ( !InputORB[17] ) )

	.dataa(gnd),
	.datab(!InputORB[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[17] .extended_lut = "off";
defparam \OpOR|Result[17] .lut_mask = 64'hCCCCCCCC00000000;
defparam \OpOR|Result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N45
cyclonev_lcell_comb \ALU_CSR[17]~18 (
// Equation(s):
// \ALU_CSR[17]~18_combout  = ( \Control_ALU[28]~input_o  & ( \OpAND|Result [17] ) ) # ( !\Control_ALU[28]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!\OpOR|Result [17]))) # (\Control_ALU[30]~input_o  & (\OpAND|Result [17])) ) )

	.dataa(!\OpAND|Result [17]),
	.datab(!\OpOR|Result [17]),
	.datac(gnd),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(!\Control_ALU[28]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[17]~18 .extended_lut = "off";
defparam \ALU_CSR[17]~18 .lut_mask = 64'hCC555555CC555555;
defparam \ALU_CSR[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y49_N6
cyclonev_lcell_comb \ALU_CSR[17]$latch (
// Equation(s):
// \ALU_CSR[17]$latch~combout  = ( \ALU_CSR[17]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[17]~18_combout ) ) ) # ( !\ALU_CSR[17]$latch~combout  & ( (\ALU_CSR[31]~1_combout  & \ALU_CSR[17]~18_combout ) ) )

	.dataa(!\ALU_CSR[31]~1_combout ),
	.datab(gnd),
	.datac(!\ALU_CSR[17]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_CSR[17]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[17]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[17]$latch .extended_lut = "off";
defparam \ALU_CSR[17]$latch .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_CSR[17]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N48
cyclonev_lcell_comb \OpOR|Result[18] (
// Equation(s):
// \OpOR|Result [18] = (!\Registers_ALU[18]~input_o  & !InputORB[18])

	.dataa(!\Registers_ALU[18]~input_o ),
	.datab(!InputORB[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[18] .extended_lut = "off";
defparam \OpOR|Result[18] .lut_mask = 64'h8888888888888888;
defparam \OpOR|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N51
cyclonev_lcell_comb \OpAND|Result[18] (
// Equation(s):
// \OpAND|Result [18] = ( InputANDB[18] & ( \Registers_ALU[18]~input_o  ) )

	.dataa(!\Registers_ALU[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[18] .extended_lut = "off";
defparam \OpAND|Result[18] .lut_mask = 64'h0000000055555555;
defparam \OpAND|Result[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N18
cyclonev_lcell_comb \ALU_CSR[18]~19 (
// Equation(s):
// \ALU_CSR[18]~19_combout  = ( \OpAND|Result [18] & ( (!\OpOR|Result [18]) # ((\Control_ALU[28]~input_o ) # (\Control_ALU[30]~input_o )) ) ) # ( !\OpAND|Result [18] & ( (!\OpOR|Result [18] & (!\Control_ALU[30]~input_o  & !\Control_ALU[28]~input_o )) ) )

	.dataa(!\OpOR|Result [18]),
	.datab(!\Control_ALU[30]~input_o ),
	.datac(!\Control_ALU[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OpAND|Result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[18]~19 .extended_lut = "off";
defparam \ALU_CSR[18]~19 .lut_mask = 64'h80808080BFBFBFBF;
defparam \ALU_CSR[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y45_N21
cyclonev_lcell_comb \ALU_CSR[18]$latch (
// Equation(s):
// \ALU_CSR[18]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[18]~19_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[18]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[18]~19_combout ),
	.datad(!\ALU_CSR[18]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[18]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[18]$latch .extended_lut = "off";
defparam \ALU_CSR[18]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_CSR[18]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N0
cyclonev_lcell_comb \OpOR|Result[19] (
// Equation(s):
// \OpOR|Result [19] = (!InputORB[19] & !\Registers_ALU[19]~input_o )

	.dataa(gnd),
	.datab(!InputORB[19]),
	.datac(!\Registers_ALU[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[19] .extended_lut = "off";
defparam \OpOR|Result[19] .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \OpOR|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N42
cyclonev_lcell_comb \OpAND|Result[19] (
// Equation(s):
// \OpAND|Result [19] = (InputANDB[19] & \Registers_ALU[19]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputANDB[19]),
	.datad(!\Registers_ALU[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[19] .extended_lut = "off";
defparam \OpAND|Result[19] .lut_mask = 64'h000F000F000F000F;
defparam \OpAND|Result[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y47_N45
cyclonev_lcell_comb \ALU_CSR[19]~20 (
// Equation(s):
// \ALU_CSR[19]~20_combout  = (!\Control_ALU[30]~input_o  & ((!\Control_ALU[28]~input_o  & (!\OpOR|Result [19])) # (\Control_ALU[28]~input_o  & ((\OpAND|Result [19]))))) # (\Control_ALU[30]~input_o  & (((\OpAND|Result [19]))))

	.dataa(!\OpOR|Result [19]),
	.datab(!\OpAND|Result [19]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[19]~20 .extended_lut = "off";
defparam \ALU_CSR[19]~20 .lut_mask = 64'hA333A333A333A333;
defparam \ALU_CSR[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y46_N0
cyclonev_lcell_comb \ALU_CSR[19]$latch (
// Equation(s):
// \ALU_CSR[19]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[19]~20_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[19]~20_combout  & ( \ALU_CSR[19]$latch~combout  ) ) ) # ( !\ALU_CSR[31]~1_combout  & ( !\ALU_CSR[19]~20_combout  & ( 
// \ALU_CSR[19]$latch~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[19]$latch~combout ),
	.datad(gnd),
	.datae(!\ALU_CSR[31]~1_combout ),
	.dataf(!\ALU_CSR[19]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[19]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[19]$latch .extended_lut = "off";
defparam \ALU_CSR[19]$latch .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \ALU_CSR[19]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N30
cyclonev_lcell_comb \OpOR|Result[20] (
// Equation(s):
// \OpOR|Result [20] = (!InputORB[20] & !\Registers_ALU[20]~input_o )

	.dataa(gnd),
	.datab(!InputORB[20]),
	.datac(!\Registers_ALU[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[20] .extended_lut = "off";
defparam \OpOR|Result[20] .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \OpOR|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N3
cyclonev_lcell_comb \OpAND|Result[20] (
// Equation(s):
// \OpAND|Result [20] = ( \Registers_ALU[20]~input_o  & ( InputANDB[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[20]~input_o ),
	.dataf(!InputANDB[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[20] .extended_lut = "off";
defparam \OpAND|Result[20] .lut_mask = 64'h000000000000FFFF;
defparam \OpAND|Result[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N54
cyclonev_lcell_comb \ALU_CSR[20]~21 (
// Equation(s):
// \ALU_CSR[20]~21_combout  = ( \OpAND|Result [20] & ( ((!\OpOR|Result [20]) # (\Control_ALU[30]~input_o )) # (\Control_ALU[28]~input_o ) ) ) # ( !\OpAND|Result [20] & ( (!\Control_ALU[28]~input_o  & (!\OpOR|Result [20] & !\Control_ALU[30]~input_o )) ) )

	.dataa(!\Control_ALU[28]~input_o ),
	.datab(!\OpOR|Result [20]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OpAND|Result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[20]~21 .extended_lut = "off";
defparam \ALU_CSR[20]~21 .lut_mask = 64'h80808080DFDFDFDF;
defparam \ALU_CSR[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y43_N33
cyclonev_lcell_comb \ALU_CSR[20]$latch (
// Equation(s):
// \ALU_CSR[20]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[20]~21_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[20]$latch~combout  ) )

	.dataa(!\ALU_CSR[20]$latch~combout ),
	.datab(gnd),
	.datac(!\ALU_CSR[20]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[20]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[20]$latch .extended_lut = "off";
defparam \ALU_CSR[20]$latch .lut_mask = 64'h555555550F0F0F0F;
defparam \ALU_CSR[20]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N57
cyclonev_lcell_comb \OpOR|Result[21] (
// Equation(s):
// \OpOR|Result [21] = (!InputORB[21] & !\Registers_ALU[21]~input_o )

	.dataa(!InputORB[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[21] .extended_lut = "off";
defparam \OpOR|Result[21] .lut_mask = 64'hAA00AA00AA00AA00;
defparam \OpOR|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N42
cyclonev_lcell_comb \OpAND|Result[21] (
// Equation(s):
// \OpAND|Result [21] = ( InputANDB[21] & ( \Registers_ALU[21]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[21] .extended_lut = "off";
defparam \OpAND|Result[21] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N45
cyclonev_lcell_comb \ALU_CSR[21]~22 (
// Equation(s):
// \ALU_CSR[21]~22_combout  = ( \Control_ALU[30]~input_o  & ( \OpAND|Result [21] ) ) # ( !\Control_ALU[30]~input_o  & ( (!\Control_ALU[28]~input_o  & (!\OpOR|Result [21])) # (\Control_ALU[28]~input_o  & ((\OpAND|Result [21]))) ) )

	.dataa(gnd),
	.datab(!\OpOR|Result [21]),
	.datac(!\OpAND|Result [21]),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[21]~22 .extended_lut = "off";
defparam \ALU_CSR[21]~22 .lut_mask = 64'hCC0FCC0F0F0F0F0F;
defparam \ALU_CSR[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y45_N0
cyclonev_lcell_comb \ALU_CSR[21]$latch (
// Equation(s):
// \ALU_CSR[21]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[21]~22_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[21]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[21]~22_combout ),
	.datac(gnd),
	.datad(!\ALU_CSR[21]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[21]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[21]$latch .extended_lut = "off";
defparam \ALU_CSR[21]$latch .lut_mask = 64'h00FF00FF33333333;
defparam \ALU_CSR[21]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N39
cyclonev_lcell_comb \OpOR|Result[22] (
// Equation(s):
// \OpOR|Result [22] = ( !InputORB[22] & ( !\Registers_ALU[22]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[22] .extended_lut = "off";
defparam \OpOR|Result[22] .lut_mask = 64'hF0F0F0F000000000;
defparam \OpOR|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N54
cyclonev_lcell_comb \OpAND|Result[22] (
// Equation(s):
// \OpAND|Result [22] = ( InputANDB[22] & ( \Registers_ALU[22]~input_o  ) )

	.dataa(gnd),
	.datab(!\Registers_ALU[22]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[22] .extended_lut = "off";
defparam \OpAND|Result[22] .lut_mask = 64'h0000000033333333;
defparam \OpAND|Result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N42
cyclonev_lcell_comb \ALU_CSR[22]~23 (
// Equation(s):
// \ALU_CSR[22]~23_combout  = ( \OpAND|Result [22] & ( (!\OpOR|Result [22]) # ((\Control_ALU[30]~input_o ) # (\Control_ALU[28]~input_o )) ) ) # ( !\OpAND|Result [22] & ( (!\OpOR|Result [22] & (!\Control_ALU[28]~input_o  & !\Control_ALU[30]~input_o )) ) )

	.dataa(gnd),
	.datab(!\OpOR|Result [22]),
	.datac(!\Control_ALU[28]~input_o ),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\OpAND|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[22]~23 .extended_lut = "off";
defparam \ALU_CSR[22]~23 .lut_mask = 64'hC000C000CFFFCFFF;
defparam \ALU_CSR[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N18
cyclonev_lcell_comb \ALU_CSR[22]$latch (
// Equation(s):
// \ALU_CSR[22]$latch~combout  = ( \ALU_CSR[22]~23_combout  & ( (\ALU_CSR[31]~1_combout ) # (\ALU_CSR[22]$latch~combout ) ) ) # ( !\ALU_CSR[22]~23_combout  & ( (\ALU_CSR[22]$latch~combout  & !\ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[22]$latch~combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[22]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[22]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[22]$latch .extended_lut = "off";
defparam \ALU_CSR[22]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_CSR[22]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N36
cyclonev_lcell_comb \OpOR|Result[23] (
// Equation(s):
// \OpOR|Result [23] = ( !\Registers_ALU[23]~input_o  & ( !InputORB[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[23]~input_o ),
	.dataf(!InputORB[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[23] .extended_lut = "off";
defparam \OpOR|Result[23] .lut_mask = 64'hFFFF000000000000;
defparam \OpOR|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N45
cyclonev_lcell_comb \OpAND|Result[23] (
// Equation(s):
// \OpAND|Result [23] = ( \Registers_ALU[23]~input_o  & ( InputANDB[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[23]~input_o ),
	.dataf(!InputANDB[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[23] .extended_lut = "off";
defparam \OpAND|Result[23] .lut_mask = 64'h000000000000FFFF;
defparam \OpAND|Result[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N48
cyclonev_lcell_comb \ALU_CSR[23]~24 (
// Equation(s):
// \ALU_CSR[23]~24_combout  = ( \OpAND|Result [23] & ( ((!\OpOR|Result [23]) # (\Control_ALU[30]~input_o )) # (\Control_ALU[28]~input_o ) ) ) # ( !\OpAND|Result [23] & ( (!\Control_ALU[28]~input_o  & (!\OpOR|Result [23] & !\Control_ALU[30]~input_o )) ) )

	.dataa(!\Control_ALU[28]~input_o ),
	.datab(!\OpOR|Result [23]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OpAND|Result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[23]~24 .extended_lut = "off";
defparam \ALU_CSR[23]~24 .lut_mask = 64'h80808080DFDFDFDF;
defparam \ALU_CSR[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y44_N3
cyclonev_lcell_comb \ALU_CSR[23]$latch (
// Equation(s):
// \ALU_CSR[23]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[23]~24_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[23]~24_combout  & ( \ALU_CSR[23]$latch~combout  ) ) ) # ( !\ALU_CSR[31]~1_combout  & ( !\ALU_CSR[23]~24_combout  & ( 
// \ALU_CSR[23]$latch~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_CSR[23]$latch~combout ),
	.datae(!\ALU_CSR[31]~1_combout ),
	.dataf(!\ALU_CSR[23]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[23]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[23]$latch .extended_lut = "off";
defparam \ALU_CSR[23]$latch .lut_mask = 64'h00FF000000FFFFFF;
defparam \ALU_CSR[23]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N27
cyclonev_lcell_comb \OpOR|Result[24] (
// Equation(s):
// \OpOR|Result [24] = ( !\Registers_ALU[24]~input_o  & ( !InputORB[24] ) )

	.dataa(!InputORB[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[24] .extended_lut = "off";
defparam \OpOR|Result[24] .lut_mask = 64'hAAAAAAAA00000000;
defparam \OpOR|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N51
cyclonev_lcell_comb \OpAND|Result[24] (
// Equation(s):
// \OpAND|Result [24] = ( InputANDB[24] & ( \Registers_ALU[24]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[24] .extended_lut = "off";
defparam \OpAND|Result[24] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N21
cyclonev_lcell_comb \ALU_CSR[24]~25 (
// Equation(s):
// \ALU_CSR[24]~25_combout  = ( \OpAND|Result [24] & ( ((!\OpOR|Result [24]) # (\Control_ALU[30]~input_o )) # (\Control_ALU[28]~input_o ) ) ) # ( !\OpAND|Result [24] & ( (!\Control_ALU[28]~input_o  & (!\OpOR|Result [24] & !\Control_ALU[30]~input_o )) ) )

	.dataa(!\Control_ALU[28]~input_o ),
	.datab(!\OpOR|Result [24]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OpAND|Result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[24]~25 .extended_lut = "off";
defparam \ALU_CSR[24]~25 .lut_mask = 64'h80808080DFDFDFDF;
defparam \ALU_CSR[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N24
cyclonev_lcell_comb \ALU_CSR[24]$latch (
// Equation(s):
// \ALU_CSR[24]$latch~combout  = ( \ALU_CSR[24]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[24]~25_combout ) ) ) # ( !\ALU_CSR[24]$latch~combout  & ( (\ALU_CSR[24]~25_combout  & \ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_CSR[24]~25_combout ),
	.datac(gnd),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[24]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[24]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[24]$latch .extended_lut = "off";
defparam \ALU_CSR[24]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_CSR[24]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N51
cyclonev_lcell_comb \OpOR|Result[25] (
// Equation(s):
// \OpOR|Result [25] = ( !InputORB[25] & ( !\Registers_ALU[25]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[25] .extended_lut = "off";
defparam \OpOR|Result[25] .lut_mask = 64'hF0F0F0F000000000;
defparam \OpOR|Result[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N54
cyclonev_lcell_comb \OpAND|Result[25] (
// Equation(s):
// \OpAND|Result [25] = ( \Registers_ALU[25]~input_o  & ( InputANDB[25] ) )

	.dataa(gnd),
	.datab(!InputANDB[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Registers_ALU[25]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[25] .extended_lut = "off";
defparam \OpAND|Result[25] .lut_mask = 64'h0000333300003333;
defparam \OpAND|Result[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N27
cyclonev_lcell_comb \ALU_CSR[25]~26 (
// Equation(s):
// \ALU_CSR[25]~26_combout  = ( \OpAND|Result [25] & ( ((!\OpOR|Result [25]) # (\Control_ALU[28]~input_o )) # (\Control_ALU[30]~input_o ) ) ) # ( !\OpAND|Result [25] & ( (!\Control_ALU[30]~input_o  & (!\OpOR|Result [25] & !\Control_ALU[28]~input_o )) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(gnd),
	.datac(!\OpOR|Result [25]),
	.datad(!\Control_ALU[28]~input_o ),
	.datae(gnd),
	.dataf(!\OpAND|Result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[25]~26 .extended_lut = "off";
defparam \ALU_CSR[25]~26 .lut_mask = 64'hA000A000F5FFF5FF;
defparam \ALU_CSR[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N30
cyclonev_lcell_comb \ALU_CSR[25]$latch (
// Equation(s):
// \ALU_CSR[25]$latch~combout  = ( \ALU_CSR[25]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[25]~26_combout ) ) ) # ( !\ALU_CSR[25]$latch~combout  & ( (\ALU_CSR[25]~26_combout  & \ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[25]~26_combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[25]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[25]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[25]$latch .extended_lut = "off";
defparam \ALU_CSR[25]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_CSR[25]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N51
cyclonev_lcell_comb \OpAND|Result[26] (
// Equation(s):
// \OpAND|Result [26] = (InputANDB[26] & \Registers_ALU[26]~input_o )

	.dataa(!InputANDB[26]),
	.datab(gnd),
	.datac(!\Registers_ALU[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[26] .extended_lut = "off";
defparam \OpAND|Result[26] .lut_mask = 64'h0505050505050505;
defparam \OpAND|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y47_N39
cyclonev_lcell_comb \OpOR|Result[26] (
// Equation(s):
// \OpOR|Result [26] = ( !InputORB[26] & ( !\Registers_ALU[26]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputORB[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[26] .extended_lut = "off";
defparam \OpOR|Result[26] .lut_mask = 64'hF0F0F0F000000000;
defparam \OpOR|Result[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N45
cyclonev_lcell_comb \ALU_CSR[26]~27 (
// Equation(s):
// \ALU_CSR[26]~27_combout  = ( \Control_ALU[28]~input_o  & ( \OpOR|Result [26] & ( \OpAND|Result [26] ) ) ) # ( !\Control_ALU[28]~input_o  & ( \OpOR|Result [26] & ( (\OpAND|Result [26] & \Control_ALU[30]~input_o ) ) ) ) # ( \Control_ALU[28]~input_o  & ( 
// !\OpOR|Result [26] & ( \OpAND|Result [26] ) ) ) # ( !\Control_ALU[28]~input_o  & ( !\OpOR|Result [26] & ( (!\Control_ALU[30]~input_o ) # (\OpAND|Result [26]) ) ) )

	.dataa(gnd),
	.datab(!\OpAND|Result [26]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[28]~input_o ),
	.dataf(!\OpOR|Result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[26]~27 .extended_lut = "off";
defparam \ALU_CSR[26]~27 .lut_mask = 64'hF3F3333303033333;
defparam \ALU_CSR[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N0
cyclonev_lcell_comb \ALU_CSR[26]$latch (
// Equation(s):
// \ALU_CSR[26]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[26]~27_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[26]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[26]~27_combout ),
	.datad(!\ALU_CSR[26]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[26]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[26]$latch .extended_lut = "off";
defparam \ALU_CSR[26]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_CSR[26]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N51
cyclonev_lcell_comb \OpOR|Result[27] (
// Equation(s):
// \OpOR|Result [27] = ( !InputORB[27] & ( !\Registers_ALU[27]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[27]~input_o ),
	.datae(gnd),
	.dataf(!InputORB[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[27] .extended_lut = "off";
defparam \OpOR|Result[27] .lut_mask = 64'hFF00FF0000000000;
defparam \OpOR|Result[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N36
cyclonev_lcell_comb \OpAND|Result[27] (
// Equation(s):
// \OpAND|Result [27] = ( InputANDB[27] & ( \Registers_ALU[27]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[27] .extended_lut = "off";
defparam \OpAND|Result[27] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N6
cyclonev_lcell_comb \ALU_CSR[27]~28 (
// Equation(s):
// \ALU_CSR[27]~28_combout  = ( \Control_ALU[28]~input_o  & ( \OpAND|Result [27] ) ) # ( !\Control_ALU[28]~input_o  & ( \OpAND|Result [27] & ( (!\OpOR|Result [27]) # (\Control_ALU[30]~input_o ) ) ) ) # ( !\Control_ALU[28]~input_o  & ( !\OpAND|Result [27] & ( 
// (!\OpOR|Result [27] & !\Control_ALU[30]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\OpOR|Result [27]),
	.datac(!\Control_ALU[30]~input_o ),
	.datad(gnd),
	.datae(!\Control_ALU[28]~input_o ),
	.dataf(!\OpAND|Result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[27]~28 .extended_lut = "off";
defparam \ALU_CSR[27]~28 .lut_mask = 64'hC0C00000CFCFFFFF;
defparam \ALU_CSR[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y45_N33
cyclonev_lcell_comb \ALU_CSR[27]$latch (
// Equation(s):
// \ALU_CSR[27]$latch~combout  = ( \ALU_CSR[27]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[27]~28_combout ) ) ) # ( !\ALU_CSR[27]$latch~combout  & ( (\ALU_CSR[27]~28_combout  & \ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[27]~28_combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[27]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[27]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[27]$latch .extended_lut = "off";
defparam \ALU_CSR[27]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_CSR[27]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N6
cyclonev_lcell_comb \OpAND|Result[28] (
// Equation(s):
// \OpAND|Result [28] = ( InputANDB[28] & ( \Registers_ALU[28]~input_o  ) )

	.dataa(!\Registers_ALU[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[28] .extended_lut = "off";
defparam \OpAND|Result[28] .lut_mask = 64'h0000000055555555;
defparam \OpAND|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N9
cyclonev_lcell_comb \OpOR|Result[28] (
// Equation(s):
// \OpOR|Result [28] = (!\Registers_ALU[28]~input_o  & !InputORB[28])

	.dataa(!\Registers_ALU[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!InputORB[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[28] .extended_lut = "off";
defparam \OpOR|Result[28] .lut_mask = 64'hAA00AA00AA00AA00;
defparam \OpOR|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N18
cyclonev_lcell_comb \ALU_CSR[28]~29 (
// Equation(s):
// \ALU_CSR[28]~29_combout  = ( \OpOR|Result [28] & ( (\OpAND|Result [28] & ((\Control_ALU[28]~input_o ) # (\Control_ALU[30]~input_o ))) ) ) # ( !\OpOR|Result [28] & ( ((!\Control_ALU[30]~input_o  & !\Control_ALU[28]~input_o )) # (\OpAND|Result [28]) ) )

	.dataa(!\Control_ALU[30]~input_o ),
	.datab(!\OpAND|Result [28]),
	.datac(!\Control_ALU[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OpOR|Result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[28]~29 .extended_lut = "off";
defparam \ALU_CSR[28]~29 .lut_mask = 64'hB3B3B3B313131313;
defparam \ALU_CSR[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y46_N21
cyclonev_lcell_comb \ALU_CSR[28]$latch (
// Equation(s):
// \ALU_CSR[28]$latch~combout  = ( \ALU_CSR[28]~29_combout  & ( (\ALU_CSR[28]$latch~combout ) # (\ALU_CSR[31]~1_combout ) ) ) # ( !\ALU_CSR[28]~29_combout  & ( (!\ALU_CSR[31]~1_combout  & \ALU_CSR[28]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[31]~1_combout ),
	.datad(!\ALU_CSR[28]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[28]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[28]$latch .extended_lut = "off";
defparam \ALU_CSR[28]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_CSR[28]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N57
cyclonev_lcell_comb \OpOR|Result[29] (
// Equation(s):
// \OpOR|Result [29] = (!InputORB[29] & !\Registers_ALU[29]~input_o )

	.dataa(gnd),
	.datab(!InputORB[29]),
	.datac(gnd),
	.datad(!\Registers_ALU[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[29] .extended_lut = "off";
defparam \OpOR|Result[29] .lut_mask = 64'hCC00CC00CC00CC00;
defparam \OpOR|Result[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N54
cyclonev_lcell_comb \OpAND|Result[29] (
// Equation(s):
// \OpAND|Result [29] = (InputANDB[29] & \Registers_ALU[29]~input_o )

	.dataa(!InputANDB[29]),
	.datab(gnd),
	.datac(!\Registers_ALU[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[29] .extended_lut = "off";
defparam \OpAND|Result[29] .lut_mask = 64'h0505050505050505;
defparam \OpAND|Result[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N0
cyclonev_lcell_comb \ALU_CSR[29]~30 (
// Equation(s):
// \ALU_CSR[29]~30_combout  = ( \Control_ALU[28]~input_o  & ( \OpAND|Result [29] ) ) # ( !\Control_ALU[28]~input_o  & ( (!\Control_ALU[30]~input_o  & (!\OpOR|Result [29])) # (\Control_ALU[30]~input_o  & ((\OpAND|Result [29]))) ) )

	.dataa(!\OpOR|Result [29]),
	.datab(!\OpAND|Result [29]),
	.datac(gnd),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[29]~30 .extended_lut = "off";
defparam \ALU_CSR[29]~30 .lut_mask = 64'hAA33AA3333333333;
defparam \ALU_CSR[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y46_N3
cyclonev_lcell_comb \ALU_CSR[29]$latch (
// Equation(s):
// \ALU_CSR[29]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[29]~30_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[29]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[29]~30_combout ),
	.datad(!\ALU_CSR[29]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[29]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[29]$latch .extended_lut = "off";
defparam \ALU_CSR[29]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_CSR[29]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N30
cyclonev_lcell_comb \OpAND|Result[30] (
// Equation(s):
// \OpAND|Result [30] = ( InputANDB[30] & ( \Registers_ALU[30]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[30] .extended_lut = "off";
defparam \OpAND|Result[30] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N33
cyclonev_lcell_comb \OpOR|Result[30] (
// Equation(s):
// \OpOR|Result [30] = ( !\Registers_ALU[30]~input_o  & ( !InputORB[30] ) )

	.dataa(gnd),
	.datab(!InputORB[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Registers_ALU[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[30] .extended_lut = "off";
defparam \OpOR|Result[30] .lut_mask = 64'hCCCCCCCC00000000;
defparam \OpOR|Result[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N18
cyclonev_lcell_comb \ALU_CSR[30]~31 (
// Equation(s):
// \ALU_CSR[30]~31_combout  = ( \Control_ALU[28]~input_o  & ( \OpAND|Result [30] ) ) # ( !\Control_ALU[28]~input_o  & ( (!\Control_ALU[30]~input_o  & ((!\OpOR|Result [30]))) # (\Control_ALU[30]~input_o  & (\OpAND|Result [30])) ) )

	.dataa(gnd),
	.datab(!\OpAND|Result [30]),
	.datac(!\OpOR|Result [30]),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[30]~31 .extended_lut = "off";
defparam \ALU_CSR[30]~31 .lut_mask = 64'hF033F03333333333;
defparam \ALU_CSR[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N21
cyclonev_lcell_comb \ALU_CSR[30]$latch (
// Equation(s):
// \ALU_CSR[30]$latch~combout  = ( \ALU_CSR[31]~1_combout  & ( \ALU_CSR[30]~31_combout  ) ) # ( !\ALU_CSR[31]~1_combout  & ( \ALU_CSR[30]$latch~combout  ) )

	.dataa(!\ALU_CSR[30]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_CSR[30]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[30]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[30]$latch .extended_lut = "off";
defparam \ALU_CSR[30]$latch .lut_mask = 64'h00FF00FF55555555;
defparam \ALU_CSR[30]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N3
cyclonev_lcell_comb \OpOR|Result[31] (
// Equation(s):
// \OpOR|Result [31] = (!InputORB[31] & !\Registers_ALU[31]~input_o )

	.dataa(!InputORB[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Registers_ALU[31]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpOR|Result [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpOR|Result[31] .extended_lut = "off";
defparam \OpOR|Result[31] .lut_mask = 64'hAA00AA00AA00AA00;
defparam \OpOR|Result[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N42
cyclonev_lcell_comb \OpAND|Result[31] (
// Equation(s):
// \OpAND|Result [31] = ( InputANDB[31] & ( \Registers_ALU[31]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Registers_ALU[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!InputANDB[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OpAND|Result [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OpAND|Result[31] .extended_lut = "off";
defparam \OpAND|Result[31] .lut_mask = 64'h000000000F0F0F0F;
defparam \OpAND|Result[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N12
cyclonev_lcell_comb \ALU_CSR[31]~32 (
// Equation(s):
// \ALU_CSR[31]~32_combout  = ( \OpAND|Result [31] & ( (!\OpOR|Result [31]) # ((\Control_ALU[30]~input_o ) # (\Control_ALU[28]~input_o )) ) ) # ( !\OpAND|Result [31] & ( (!\OpOR|Result [31] & (!\Control_ALU[28]~input_o  & !\Control_ALU[30]~input_o )) ) )

	.dataa(!\OpOR|Result [31]),
	.datab(!\Control_ALU[28]~input_o ),
	.datac(gnd),
	.datad(!\Control_ALU[30]~input_o ),
	.datae(gnd),
	.dataf(!\OpAND|Result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[31]~32 .extended_lut = "off";
defparam \ALU_CSR[31]~32 .lut_mask = 64'h88008800BBFFBBFF;
defparam \ALU_CSR[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N15
cyclonev_lcell_comb \ALU_CSR[31]$latch (
// Equation(s):
// \ALU_CSR[31]$latch~combout  = ( \ALU_CSR[31]$latch~combout  & ( (!\ALU_CSR[31]~1_combout ) # (\ALU_CSR[31]~32_combout ) ) ) # ( !\ALU_CSR[31]$latch~combout  & ( (\ALU_CSR[31]~32_combout  & \ALU_CSR[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_CSR[31]~32_combout ),
	.datad(!\ALU_CSR[31]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_CSR[31]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_CSR[31]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_CSR[31]$latch .extended_lut = "off";
defparam \ALU_CSR[31]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_CSR[31]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N45
cyclonev_lcell_comb ALUMARSelector(
// Equation(s):
// \ALUMARSelector~combout  = ( \Control_ALU[12]~input_o  ) # ( !\Control_ALU[12]~input_o  & ( (\Control_ALU[25]~input_o ) # (\Control_ALU[33]~input_o ) ) )

	.dataa(!\Control_ALU[33]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control_ALU[25]~input_o ),
	.datae(gnd),
	.dataf(!\Control_ALU[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUMARSelector~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam ALUMARSelector.extended_lut = "off";
defparam ALUMARSelector.lut_mask = 64'h55FF55FFFFFFFFFF;
defparam ALUMARSelector.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N0
cyclonev_lcell_comb \ALU_MAR[0]$latch (
// Equation(s):
// \ALU_MAR[0]$latch~combout  = ( \ALUMARSelector~combout  & ( \CRAA32|Result [0] ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[0]$latch~combout  ) )

	.dataa(!\CRAA32|Result [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_MAR[0]$latch~combout ),
	.datae(gnd),
	.dataf(!\ALUMARSelector~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[0]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[0]$latch .extended_lut = "off";
defparam \ALU_MAR[0]$latch .lut_mask = 64'h00FF00FF55555555;
defparam \ALU_MAR[0]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y44_N42
cyclonev_lcell_comb \ALU_MAR[1]$latch (
// Equation(s):
// \ALU_MAR[1]$latch~combout  = ( \ALUMARSelector~combout  & ( \ALU_MAR[1]$latch~combout  & ( \CRAA32|Result [1] ) ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[1]$latch~combout  ) ) # ( \ALUMARSelector~combout  & ( !\ALU_MAR[1]$latch~combout  & ( 
// \CRAA32|Result [1] ) ) )

	.dataa(!\CRAA32|Result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\ALU_MAR[1]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[1]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[1]$latch .extended_lut = "off";
defparam \ALU_MAR[1]$latch .lut_mask = 64'h00005555FFFF5555;
defparam \ALU_MAR[1]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N18
cyclonev_lcell_comb \ALU_MAR[2]$latch (
// Equation(s):
// \ALU_MAR[2]$latch~combout  = ( \ALUMARSelector~combout  & ( \CRAA32|Result [2] ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[2]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [2]),
	.datac(!\ALU_MAR[2]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUMARSelector~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[2]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[2]$latch .extended_lut = "off";
defparam \ALU_MAR[2]$latch .lut_mask = 64'h0F0F0F0F33333333;
defparam \ALU_MAR[2]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N15
cyclonev_lcell_comb \ALU_MAR[3]$latch (
// Equation(s):
// \ALU_MAR[3]$latch~combout  = ( \ALUMARSelector~combout  & ( \CRAA32|Result [3] ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[3]$latch~combout  ) )

	.dataa(!\CRAA32|Result [3]),
	.datab(gnd),
	.datac(!\ALU_MAR[3]$latch~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUMARSelector~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[3]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[3]$latch .extended_lut = "off";
defparam \ALU_MAR[3]$latch .lut_mask = 64'h0F0F0F0F55555555;
defparam \ALU_MAR[3]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y49_N33
cyclonev_lcell_comb \ALU_MAR[4]$latch (
// Equation(s):
// \ALU_MAR[4]$latch~combout  = ( \ALUMARSelector~combout  & ( \ALU_MAR[4]$latch~combout  & ( \CRAA32|Result [4] ) ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[4]$latch~combout  ) ) # ( \ALUMARSelector~combout  & ( !\ALU_MAR[4]$latch~combout  & ( 
// \CRAA32|Result [4] ) ) )

	.dataa(!\CRAA32|Result [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\ALU_MAR[4]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[4]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[4]$latch .extended_lut = "off";
defparam \ALU_MAR[4]$latch .lut_mask = 64'h00005555FFFF5555;
defparam \ALU_MAR[4]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N45
cyclonev_lcell_comb \ALU_MAR[5]$latch (
// Equation(s):
// \ALU_MAR[5]$latch~combout  = ( \ALU_MAR[5]$latch~combout  & ( \CRAA32|Result [5] ) ) # ( !\ALU_MAR[5]$latch~combout  & ( \CRAA32|Result [5] & ( \ALUMARSelector~combout  ) ) ) # ( \ALU_MAR[5]$latch~combout  & ( !\CRAA32|Result [5] & ( 
// !\ALUMARSelector~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUMARSelector~combout ),
	.datae(!\ALU_MAR[5]$latch~combout ),
	.dataf(!\CRAA32|Result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[5]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[5]$latch .extended_lut = "off";
defparam \ALU_MAR[5]$latch .lut_mask = 64'h0000FF0000FFFFFF;
defparam \ALU_MAR[5]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y49_N36
cyclonev_lcell_comb \ALU_MAR[6]$latch (
// Equation(s):
// \ALU_MAR[6]$latch~combout  = ( \ALUMARSelector~combout  & ( \CRAA32|Result [6] ) ) # ( !\ALUMARSelector~combout  & ( \CRAA32|Result [6] & ( \ALU_MAR[6]$latch~combout  ) ) ) # ( !\ALUMARSelector~combout  & ( !\CRAA32|Result [6] & ( 
// \ALU_MAR[6]$latch~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_MAR[6]$latch~combout ),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\CRAA32|Result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[6]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[6]$latch .extended_lut = "off";
defparam \ALU_MAR[6]$latch .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \ALU_MAR[6]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N3
cyclonev_lcell_comb \ALU_MAR[7]$latch (
// Equation(s):
// \ALU_MAR[7]$latch~combout  = ( \CRAA32|Result [7] & ( (\ALU_MAR[7]$latch~combout ) # (\ALUMARSelector~combout ) ) ) # ( !\CRAA32|Result [7] & ( (!\ALUMARSelector~combout  & \ALU_MAR[7]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\ALU_MAR[7]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[7]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[7]$latch .extended_lut = "off";
defparam \ALU_MAR[7]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_MAR[7]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N15
cyclonev_lcell_comb \ALU_MAR[8]$latch (
// Equation(s):
// \ALU_MAR[8]$latch~combout  = ( \ALUMARSelector~combout  & ( \ALU_MAR[8]$latch~combout  & ( \CRAA32|Result [8] ) ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[8]$latch~combout  ) ) # ( \ALUMARSelector~combout  & ( !\ALU_MAR[8]$latch~combout  & ( 
// \CRAA32|Result [8] ) ) )

	.dataa(!\CRAA32|Result [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\ALU_MAR[8]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[8]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[8]$latch .extended_lut = "off";
defparam \ALU_MAR[8]$latch .lut_mask = 64'h00005555FFFF5555;
defparam \ALU_MAR[8]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y45_N6
cyclonev_lcell_comb \ALU_MAR[9]$latch (
// Equation(s):
// \ALU_MAR[9]$latch~combout  = ( \ALU_MAR[9]$latch~combout  & ( (!\ALUMARSelector~combout ) # (\CRAA32|Result [9]) ) ) # ( !\ALU_MAR[9]$latch~combout  & ( (\ALUMARSelector~combout  & \CRAA32|Result [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\CRAA32|Result [9]),
	.datae(gnd),
	.dataf(!\ALU_MAR[9]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[9]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[9]$latch .extended_lut = "off";
defparam \ALU_MAR[9]$latch .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU_MAR[9]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N51
cyclonev_lcell_comb \ALU_MAR[10]$latch (
// Equation(s):
// \ALU_MAR[10]$latch~combout  = ( \ALU_MAR[10]$latch~combout  & ( (!\ALUMARSelector~combout ) # (\CRAA32|Result [10]) ) ) # ( !\ALU_MAR[10]$latch~combout  & ( (\CRAA32|Result [10] & \ALUMARSelector~combout ) ) )

	.dataa(!\CRAA32|Result [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(!\ALU_MAR[10]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[10]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[10]$latch .extended_lut = "off";
defparam \ALU_MAR[10]$latch .lut_mask = 64'h00550055FF55FF55;
defparam \ALU_MAR[10]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N48
cyclonev_lcell_comb \ALU_MAR[11]$latch (
// Equation(s):
// \ALU_MAR[11]$latch~combout  = ( \ALUMARSelector~combout  & ( \ALU_MAR[11]$latch~combout  & ( \CRAA32|Result [11] ) ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[11]$latch~combout  ) ) # ( \ALUMARSelector~combout  & ( !\ALU_MAR[11]$latch~combout  & ( 
// \CRAA32|Result [11] ) ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\ALU_MAR[11]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[11]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[11]$latch .extended_lut = "off";
defparam \ALU_MAR[11]$latch .lut_mask = 64'h00003333FFFF3333;
defparam \ALU_MAR[11]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y44_N42
cyclonev_lcell_comb \ALU_MAR[12]$latch (
// Equation(s):
// \ALU_MAR[12]$latch~combout  = ( \ALUMARSelector~combout  & ( \CRAA32|Result [12] ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[12]$latch~combout  ) )

	.dataa(!\CRAA32|Result [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_MAR[12]$latch~combout ),
	.datae(!\ALUMARSelector~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[12]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[12]$latch .extended_lut = "off";
defparam \ALU_MAR[12]$latch .lut_mask = 64'h00FF555500FF5555;
defparam \ALU_MAR[12]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N27
cyclonev_lcell_comb \ALU_MAR[13]$latch (
// Equation(s):
// \ALU_MAR[13]$latch~combout  = ( \CRAA32|Result [13] & ( (\ALU_MAR[13]$latch~combout ) # (\ALUMARSelector~combout ) ) ) # ( !\CRAA32|Result [13] & ( (!\ALUMARSelector~combout  & \ALU_MAR[13]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\ALU_MAR[13]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[13]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[13]$latch .extended_lut = "off";
defparam \ALU_MAR[13]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_MAR[13]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y44_N39
cyclonev_lcell_comb \ALU_MAR[14]$latch (
// Equation(s):
// \ALU_MAR[14]$latch~combout  = ( \ALUMARSelector~combout  & ( \ALU_MAR[14]$latch~combout  & ( \CRAA32|Result [14] ) ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[14]$latch~combout  ) ) # ( \ALUMARSelector~combout  & ( !\ALU_MAR[14]$latch~combout  & ( 
// \CRAA32|Result [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CRAA32|Result [14]),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\ALU_MAR[14]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[14]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[14]$latch .extended_lut = "off";
defparam \ALU_MAR[14]$latch .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \ALU_MAR[14]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N18
cyclonev_lcell_comb \ALU_MAR[15]$latch (
// Equation(s):
// \ALU_MAR[15]$latch~combout  = ( \ALUMARSelector~combout  & ( \ALU_MAR[15]$latch~combout  & ( \CRAA32|Result [15] ) ) ) # ( !\ALUMARSelector~combout  & ( \ALU_MAR[15]$latch~combout  ) ) # ( \ALUMARSelector~combout  & ( !\ALU_MAR[15]$latch~combout  & ( 
// \CRAA32|Result [15] ) ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\ALU_MAR[15]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[15]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[15]$latch .extended_lut = "off";
defparam \ALU_MAR[15]$latch .lut_mask = 64'h00003333FFFF3333;
defparam \ALU_MAR[15]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N18
cyclonev_lcell_comb \ALU_MAR[16]$latch (
// Equation(s):
// \ALU_MAR[16]$latch~combout  = ( \CRAA32|Result [16] & ( (\ALUMARSelector~combout ) # (\ALU_MAR[16]$latch~combout ) ) ) # ( !\CRAA32|Result [16] & ( (\ALU_MAR[16]$latch~combout  & !\ALUMARSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_MAR[16]$latch~combout ),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[16]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[16]$latch .extended_lut = "off";
defparam \ALU_MAR[16]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_MAR[16]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N15
cyclonev_lcell_comb \ALU_MAR[17]$latch (
// Equation(s):
// \ALU_MAR[17]$latch~combout  = ( \ALU_MAR[17]$latch~combout  & ( (!\ALUMARSelector~combout ) # (\CRAA32|Result [17]) ) ) # ( !\ALU_MAR[17]$latch~combout  & ( (\CRAA32|Result [17] & \ALUMARSelector~combout ) ) )

	.dataa(gnd),
	.datab(!\CRAA32|Result [17]),
	.datac(gnd),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(!\ALU_MAR[17]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[17]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[17]$latch .extended_lut = "off";
defparam \ALU_MAR[17]$latch .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_MAR[17]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N36
cyclonev_lcell_comb \ALU_MAR[18]$latch (
// Equation(s):
// \ALU_MAR[18]$latch~combout  = (!\ALUMARSelector~combout  & ((\ALU_MAR[18]$latch~combout ))) # (\ALUMARSelector~combout  & (\CRAA32|Result [18]))

	.dataa(gnd),
	.datab(!\CRAA32|Result [18]),
	.datac(!\ALU_MAR[18]$latch~combout ),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[18]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[18]$latch .extended_lut = "off";
defparam \ALU_MAR[18]$latch .lut_mask = 64'h0F330F330F330F33;
defparam \ALU_MAR[18]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y48_N57
cyclonev_lcell_comb \ALU_MAR[19]$latch (
// Equation(s):
// \ALU_MAR[19]$latch~combout  = ( \ALU_MAR[19]$latch~combout  & ( \ALUMARSelector~combout  & ( \CRAA32|Result [19] ) ) ) # ( !\ALU_MAR[19]$latch~combout  & ( \ALUMARSelector~combout  & ( \CRAA32|Result [19] ) ) ) # ( \ALU_MAR[19]$latch~combout  & ( 
// !\ALUMARSelector~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CRAA32|Result [19]),
	.datae(!\ALU_MAR[19]$latch~combout ),
	.dataf(!\ALUMARSelector~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[19]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[19]$latch .extended_lut = "off";
defparam \ALU_MAR[19]$latch .lut_mask = 64'h0000FFFF00FF00FF;
defparam \ALU_MAR[19]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N3
cyclonev_lcell_comb \ALU_MAR[20]$latch (
// Equation(s):
// \ALU_MAR[20]$latch~combout  = ( \CRAA32|Result [20] & ( (\ALU_MAR[20]$latch~combout ) # (\ALUMARSelector~combout ) ) ) # ( !\CRAA32|Result [20] & ( (!\ALUMARSelector~combout  & \ALU_MAR[20]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\ALU_MAR[20]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[20]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[20]$latch .extended_lut = "off";
defparam \ALU_MAR[20]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_MAR[20]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y45_N54
cyclonev_lcell_comb \ALU_MAR[21]$latch (
// Equation(s):
// \ALU_MAR[21]$latch~combout  = ( \CRAA32|Result [21] & ( (\ALUMARSelector~combout ) # (\ALU_MAR[21]$latch~combout ) ) ) # ( !\CRAA32|Result [21] & ( (\ALU_MAR[21]$latch~combout  & !\ALUMARSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_MAR[21]$latch~combout ),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[21]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[21]$latch .extended_lut = "off";
defparam \ALU_MAR[21]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_MAR[21]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N36
cyclonev_lcell_comb \ALU_MAR[22]$latch (
// Equation(s):
// \ALU_MAR[22]$latch~combout  = ( \ALUMARSelector~combout  & ( \CRAA32|Result [22] ) ) # ( !\ALUMARSelector~combout  & ( \CRAA32|Result [22] & ( \ALU_MAR[22]$latch~combout  ) ) ) # ( !\ALUMARSelector~combout  & ( !\CRAA32|Result [22] & ( 
// \ALU_MAR[22]$latch~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_MAR[22]$latch~combout ),
	.datad(gnd),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\CRAA32|Result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[22]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[22]$latch .extended_lut = "off";
defparam \ALU_MAR[22]$latch .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \ALU_MAR[22]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N30
cyclonev_lcell_comb \ALU_MAR[23]$latch (
// Equation(s):
// \ALU_MAR[23]$latch~combout  = ( \CRAA32|Result [23] & ( (\ALU_MAR[23]$latch~combout ) # (\ALUMARSelector~combout ) ) ) # ( !\CRAA32|Result [23] & ( (!\ALUMARSelector~combout  & \ALU_MAR[23]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\ALU_MAR[23]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[23]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[23]$latch .extended_lut = "off";
defparam \ALU_MAR[23]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_MAR[23]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y45_N24
cyclonev_lcell_comb \ALU_MAR[24]$latch (
// Equation(s):
// \ALU_MAR[24]$latch~combout  = ( \ALU_MAR[24]$latch~combout  & ( (!\ALUMARSelector~combout ) # (\CRAA32|Result [24]) ) ) # ( !\ALU_MAR[24]$latch~combout  & ( (\ALUMARSelector~combout  & \CRAA32|Result [24]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\CRAA32|Result [24]),
	.datae(gnd),
	.dataf(!\ALU_MAR[24]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[24]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[24]$latch .extended_lut = "off";
defparam \ALU_MAR[24]$latch .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU_MAR[24]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N27
cyclonev_lcell_comb \ALU_MAR[25]$latch (
// Equation(s):
// \ALU_MAR[25]$latch~combout  = ( \CRAA32|Result [25] & ( (\ALU_MAR[25]$latch~combout ) # (\ALUMARSelector~combout ) ) ) # ( !\CRAA32|Result [25] & ( (!\ALUMARSelector~combout  & \ALU_MAR[25]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\ALU_MAR[25]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[25]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[25]$latch .extended_lut = "off";
defparam \ALU_MAR[25]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_MAR[25]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N39
cyclonev_lcell_comb \ALU_MAR[26]$latch (
// Equation(s):
// \ALU_MAR[26]$latch~combout  = ( \CRAA32|Result [26] & ( (\ALUMARSelector~combout ) # (\ALU_MAR[26]$latch~combout ) ) ) # ( !\CRAA32|Result [26] & ( (\ALU_MAR[26]$latch~combout  & !\ALUMARSelector~combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_MAR[26]$latch~combout ),
	.datac(gnd),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[26]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[26]$latch .extended_lut = "off";
defparam \ALU_MAR[26]$latch .lut_mask = 64'h3300330033FF33FF;
defparam \ALU_MAR[26]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N3
cyclonev_lcell_comb \ALU_MAR[27]$latch (
// Equation(s):
// \ALU_MAR[27]$latch~combout  = ( \CRAA32|Result [27] & ( (\ALU_MAR[27]$latch~combout ) # (\ALUMARSelector~combout ) ) ) # ( !\CRAA32|Result [27] & ( (!\ALUMARSelector~combout  & \ALU_MAR[27]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\ALU_MAR[27]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[27]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[27]$latch .extended_lut = "off";
defparam \ALU_MAR[27]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_MAR[27]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y46_N21
cyclonev_lcell_comb \ALU_MAR[28]$latch (
// Equation(s):
// \ALU_MAR[28]$latch~combout  = ( \ALUMARSelector~combout  & ( \CRAA32|Result [28] ) ) # ( !\ALUMARSelector~combout  & ( \CRAA32|Result [28] & ( \ALU_MAR[28]$latch~combout  ) ) ) # ( !\ALUMARSelector~combout  & ( !\CRAA32|Result [28] & ( 
// \ALU_MAR[28]$latch~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_MAR[28]$latch~combout ),
	.datae(!\ALUMARSelector~combout ),
	.dataf(!\CRAA32|Result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[28]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[28]$latch .extended_lut = "off";
defparam \ALU_MAR[28]$latch .lut_mask = 64'h00FF000000FFFFFF;
defparam \ALU_MAR[28]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y46_N27
cyclonev_lcell_comb \ALU_MAR[29]$latch (
// Equation(s):
// \ALU_MAR[29]$latch~combout  = ( \CRAA32|Result [29] & ( (\ALU_MAR[29]$latch~combout ) # (\ALUMARSelector~combout ) ) ) # ( !\CRAA32|Result [29] & ( (!\ALUMARSelector~combout  & \ALU_MAR[29]$latch~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUMARSelector~combout ),
	.datad(!\ALU_MAR[29]$latch~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[29]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[29]$latch .extended_lut = "off";
defparam \ALU_MAR[29]$latch .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU_MAR[29]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y44_N51
cyclonev_lcell_comb \ALU_MAR[30]$latch (
// Equation(s):
// \ALU_MAR[30]$latch~combout  = ( \CRAA32|Result [30] & ( (\ALUMARSelector~combout ) # (\ALU_MAR[30]$latch~combout ) ) ) # ( !\CRAA32|Result [30] & ( (\ALU_MAR[30]$latch~combout  & !\ALUMARSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_MAR[30]$latch~combout ),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[30]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[30]$latch .extended_lut = "off";
defparam \ALU_MAR[30]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_MAR[30]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N39
cyclonev_lcell_comb \ALU_MAR[31]$latch (
// Equation(s):
// \ALU_MAR[31]$latch~combout  = ( \CRAA32|Result [31] & ( (\ALUMARSelector~combout ) # (\ALU_MAR[31]$latch~combout ) ) ) # ( !\CRAA32|Result [31] & ( (\ALU_MAR[31]$latch~combout  & !\ALUMARSelector~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_MAR[31]$latch~combout ),
	.datad(!\ALUMARSelector~combout ),
	.datae(gnd),
	.dataf(!\CRAA32|Result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_MAR[31]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_MAR[31]$latch .extended_lut = "off";
defparam \ALU_MAR[31]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU_MAR[31]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X96_Y45_N36
cyclonev_lcell_comb \Mul|Add32D|Result[25] (
// Equation(s):
// \Mul|Add32D|Result [25] = ( \Mul|Add32D|Carry [25] & ( \Mul|Add32C|Result [25] & ( \Mul|Add18C|Result [11] ) ) ) # ( !\Mul|Add32D|Carry [25] & ( \Mul|Add32C|Result [25] & ( !\Mul|Add18C|Result [11] ) ) ) # ( \Mul|Add32D|Carry [25] & ( !\Mul|Add32C|Result 
// [25] & ( !\Mul|Add18C|Result [11] ) ) ) # ( !\Mul|Add32D|Carry [25] & ( !\Mul|Add32C|Result [25] & ( \Mul|Add18C|Result [11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add18C|Result [11]),
	.datad(gnd),
	.datae(!\Mul|Add32D|Carry [25]),
	.dataf(!\Mul|Add32C|Result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[25] .extended_lut = "off";
defparam \Mul|Add32D|Result[25] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \Mul|Add32D|Result[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X96_Y47_N12
cyclonev_lcell_comb \Mul|Add32D|Result[27] (
// Equation(s):
// \Mul|Add32D|Result [27] = ( \Mul|Add32D|Carry [27] & ( !\Mul|Add32D|Carry~2_combout  ) ) # ( !\Mul|Add32D|Carry [27] & ( \Mul|Add32D|Carry~2_combout  ) )

	.dataa(gnd),
	.datab(!\Mul|Add32D|Carry~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add32D|Carry [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[27] .extended_lut = "off";
defparam \Mul|Add32D|Result[27] .lut_mask = 64'h33333333CCCCCCCC;
defparam \Mul|Add32D|Result[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y44_N45
cyclonev_lcell_comb \Mul|Add32D|Result[30] (
// Equation(s):
// \Mul|Add32D|Result [30] = ( \Mul|Add32D|Carry [30] & ( \Mul|Add32D|Carry~5_combout  ) ) # ( !\Mul|Add32D|Carry [30] & ( !\Mul|Add32D|Carry~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mul|Add32D|Carry~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mul|Add32D|Carry [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mul|Add32D|Result [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mul|Add32D|Result[30] .extended_lut = "off";
defparam \Mul|Add32D|Result[30] .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \Mul|Add32D|Result[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N3
cyclonev_lcell_comb \CRAA32|Carry[30] (
// Equation(s):
// \CRAA32|Carry [30] = ( \CRAA32|Carry [29] & ( (AdderInputB[29]) # (AdderInputA[29]) ) ) # ( !\CRAA32|Carry [29] & ( (AdderInputA[29] & AdderInputB[29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AdderInputA[29]),
	.datad(!AdderInputB[29]),
	.datae(gnd),
	.dataf(!\CRAA32|Carry [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carry [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carry[30] .extended_lut = "off";
defparam \CRAA32|Carry[30] .lut_mask = 64'h000F000F0FFF0FFF;
defparam \CRAA32|Carry[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y45_N57
cyclonev_lcell_comb \CRAA32|Carryout (
// Equation(s):
// \CRAA32|Carryout~combout  = ( AdderInputB[30] & ( AdderInputB[31] & ( ((\CRAA32|Carry [30]) # (AdderInputA[30])) # (AdderInputA[31]) ) ) ) # ( !AdderInputB[30] & ( AdderInputB[31] & ( ((AdderInputA[30] & \CRAA32|Carry [30])) # (AdderInputA[31]) ) ) ) # ( 
// AdderInputB[30] & ( !AdderInputB[31] & ( (AdderInputA[31] & ((\CRAA32|Carry [30]) # (AdderInputA[30]))) ) ) ) # ( !AdderInputB[30] & ( !AdderInputB[31] & ( (AdderInputA[31] & (AdderInputA[30] & \CRAA32|Carry [30])) ) ) )

	.dataa(!AdderInputA[31]),
	.datab(!AdderInputA[30]),
	.datac(!\CRAA32|Carry [30]),
	.datad(gnd),
	.datae(!AdderInputB[30]),
	.dataf(!AdderInputB[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CRAA32|Carryout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CRAA32|Carryout .extended_lut = "off";
defparam \CRAA32|Carryout .lut_mask = 64'h0101151557577F7F;
defparam \CRAA32|Carryout .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N18
cyclonev_io_ibuf \CSR_ALU[0]~input (
	.i(CSR_ALU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[0]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[0]~input .bus_hold = "false";
defparam \CSR_ALU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y115_N75
cyclonev_io_ibuf \CSR_ALU[1]~input (
	.i(CSR_ALU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[1]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[1]~input .bus_hold = "false";
defparam \CSR_ALU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y115_N1
cyclonev_io_ibuf \CSR_ALU[2]~input (
	.i(CSR_ALU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[2]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[2]~input .bus_hold = "false";
defparam \CSR_ALU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y115_N58
cyclonev_io_ibuf \CSR_ALU[3]~input (
	.i(CSR_ALU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[3]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[3]~input .bus_hold = "false";
defparam \CSR_ALU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y115_N58
cyclonev_io_ibuf \CSR_ALU[4]~input (
	.i(CSR_ALU[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[4]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[4]~input .bus_hold = "false";
defparam \CSR_ALU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N41
cyclonev_io_ibuf \CSR_ALU[5]~input (
	.i(CSR_ALU[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[5]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[5]~input .bus_hold = "false";
defparam \CSR_ALU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N52
cyclonev_io_ibuf \CSR_ALU[6]~input (
	.i(CSR_ALU[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[6]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[6]~input .bus_hold = "false";
defparam \CSR_ALU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y115_N52
cyclonev_io_ibuf \CSR_ALU[7]~input (
	.i(CSR_ALU[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[7]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[7]~input .bus_hold = "false";
defparam \CSR_ALU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y115_N18
cyclonev_io_ibuf \CSR_ALU[8]~input (
	.i(CSR_ALU[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[8]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[8]~input .bus_hold = "false";
defparam \CSR_ALU[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y115_N1
cyclonev_io_ibuf \CSR_ALU[9]~input (
	.i(CSR_ALU[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[9]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[9]~input .bus_hold = "false";
defparam \CSR_ALU[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y115_N35
cyclonev_io_ibuf \CSR_ALU[10]~input (
	.i(CSR_ALU[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[10]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[10]~input .bus_hold = "false";
defparam \CSR_ALU[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y115_N35
cyclonev_io_ibuf \CSR_ALU[11]~input (
	.i(CSR_ALU[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[11]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[11]~input .bus_hold = "false";
defparam \CSR_ALU[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y115_N92
cyclonev_io_ibuf \CSR_ALU[12]~input (
	.i(CSR_ALU[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[12]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[12]~input .bus_hold = "false";
defparam \CSR_ALU[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y115_N35
cyclonev_io_ibuf \CSR_ALU[13]~input (
	.i(CSR_ALU[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[13]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[13]~input .bus_hold = "false";
defparam \CSR_ALU[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y115_N35
cyclonev_io_ibuf \CSR_ALU[14]~input (
	.i(CSR_ALU[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[14]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[14]~input .bus_hold = "false";
defparam \CSR_ALU[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y115_N18
cyclonev_io_ibuf \CSR_ALU[15]~input (
	.i(CSR_ALU[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[15]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[15]~input .bus_hold = "false";
defparam \CSR_ALU[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y115_N1
cyclonev_io_ibuf \CSR_ALU[16]~input (
	.i(CSR_ALU[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[16]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[16]~input .bus_hold = "false";
defparam \CSR_ALU[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y115_N58
cyclonev_io_ibuf \CSR_ALU[17]~input (
	.i(CSR_ALU[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[17]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[17]~input .bus_hold = "false";
defparam \CSR_ALU[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y115_N52
cyclonev_io_ibuf \CSR_ALU[18]~input (
	.i(CSR_ALU[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[18]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[18]~input .bus_hold = "false";
defparam \CSR_ALU[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y115_N35
cyclonev_io_ibuf \CSR_ALU[19]~input (
	.i(CSR_ALU[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[19]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[19]~input .bus_hold = "false";
defparam \CSR_ALU[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y115_N18
cyclonev_io_ibuf \CSR_ALU[20]~input (
	.i(CSR_ALU[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[20]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[20]~input .bus_hold = "false";
defparam \CSR_ALU[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y115_N75
cyclonev_io_ibuf \CSR_ALU[21]~input (
	.i(CSR_ALU[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[21]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[21]~input .bus_hold = "false";
defparam \CSR_ALU[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cyclonev_io_ibuf \CSR_ALU[22]~input (
	.i(CSR_ALU[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[22]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[22]~input .bus_hold = "false";
defparam \CSR_ALU[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y115_N18
cyclonev_io_ibuf \CSR_ALU[23]~input (
	.i(CSR_ALU[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[23]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[23]~input .bus_hold = "false";
defparam \CSR_ALU[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y115_N41
cyclonev_io_ibuf \CSR_ALU[24]~input (
	.i(CSR_ALU[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[24]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[24]~input .bus_hold = "false";
defparam \CSR_ALU[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y115_N92
cyclonev_io_ibuf \CSR_ALU[25]~input (
	.i(CSR_ALU[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[25]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[25]~input .bus_hold = "false";
defparam \CSR_ALU[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X110_Y115_N52
cyclonev_io_ibuf \CSR_ALU[26]~input (
	.i(CSR_ALU[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[26]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[26]~input .bus_hold = "false";
defparam \CSR_ALU[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y115_N35
cyclonev_io_ibuf \CSR_ALU[27]~input (
	.i(CSR_ALU[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[27]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[27]~input .bus_hold = "false";
defparam \CSR_ALU[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \CSR_ALU[28]~input (
	.i(CSR_ALU[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[28]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[28]~input .bus_hold = "false";
defparam \CSR_ALU[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y115_N18
cyclonev_io_ibuf \CSR_ALU[29]~input (
	.i(CSR_ALU[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[29]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[29]~input .bus_hold = "false";
defparam \CSR_ALU[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X110_Y0_N35
cyclonev_io_ibuf \CSR_ALU[30]~input (
	.i(CSR_ALU[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[30]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[30]~input .bus_hold = "false";
defparam \CSR_ALU[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y115_N35
cyclonev_io_ibuf \CSR_ALU[31]~input (
	.i(CSR_ALU[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CSR_ALU[31]~input_o ));
// synopsys translate_off
defparam \CSR_ALU[31]~input .bus_hold = "false";
defparam \CSR_ALU[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y20_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
