{
  "hash": "8dbec27a242cd3e2816eeb98d3237b9f57cf6232",
  "hash_short": "8dbec27a",
  "subject": "x86/asm: Pin sensitive CR0 bits",
  "body": "With sensitive CR4 bits pinned now, it's possible that the WP bit for\nCR0 might become a target as well.\n\nFollowing the same reasoning for the CR4 pinning, pin CR0's WP\nbit. Contrary to the cpu feature dependend CR4 pinning this can be done\nwith a constant value.\n\nSuggested-by: Peter Zijlstra <peterz@infradead.org>\nSigned-off-by: Kees Cook <keescook@chromium.org>\nSigned-off-by: Thomas Gleixner <tglx@linutronix.de>\nCc: Linus Torvalds <torvalds@linux-foundation.org>\nCc: Dave Hansen <dave.hansen@intel.com>\nCc: kernel-hardening@lists.openwall.com\nLink: https://lkml.kernel.org/r/20190618045503.39105-4-keescook@chromium.org",
  "full_message": "x86/asm: Pin sensitive CR0 bits\n\nWith sensitive CR4 bits pinned now, it's possible that the WP bit for\nCR0 might become a target as well.\n\nFollowing the same reasoning for the CR4 pinning, pin CR0's WP\nbit. Contrary to the cpu feature dependend CR4 pinning this can be done\nwith a constant value.\n\nSuggested-by: Peter Zijlstra <peterz@infradead.org>\nSigned-off-by: Kees Cook <keescook@chromium.org>\nSigned-off-by: Thomas Gleixner <tglx@linutronix.de>\nCc: Linus Torvalds <torvalds@linux-foundation.org>\nCc: Dave Hansen <dave.hansen@intel.com>\nCc: kernel-hardening@lists.openwall.com\nLink: https://lkml.kernel.org/r/20190618045503.39105-4-keescook@chromium.org",
  "author_name": "Kees Cook",
  "author_email": "keescook@chromium.org",
  "author_date": "Mon Jun 17 21:55:03 2019 -0700",
  "author_date_iso": "2019-06-17T21:55:03-07:00",
  "committer_name": "Thomas Gleixner",
  "committer_email": "tglx@linutronix.de",
  "committer_date": "Sat Jun 22 11:55:22 2019 +0200",
  "committer_date_iso": "2019-06-22T11:55:22+02:00",
  "files_changed": [
    "arch/x86/include/asm/special_insns.h"
  ],
  "files_changed_count": 1,
  "stats": [
    {
      "file": "arch/x86/include/asm/special_insns.h",
      "insertions": 14,
      "deletions": 1
    }
  ],
  "total_insertions": 14,
  "total_deletions": 1,
  "total_changes": 15,
  "parents": [
    "873d50d58f67ef15d2777b5e7f7a5268bb1fbae2"
  ],
  "branches": [
    "* development",
    "master",
    "remotes/origin/HEAD -> origin/master",
    "remotes/origin/master"
  ],
  "tags": [
    "v5.3",
    "v5.3-rc1",
    "v5.3-rc2",
    "v5.3-rc3",
    "v5.3-rc4",
    "v5.3-rc5",
    "v5.3-rc6",
    "v5.3-rc7",
    "v5.3-rc8",
    "v5.4"
  ],
  "is_merge": false,
  "security_info": {
    "cve_ids": [],
    "security_keywords": [
      "hardening"
    ]
  },
  "fix_type": "security",
  "file_results": [
    {
      "file": "arch/x86/include/asm/special_insns.h",
      "pre_version": true,
      "post_version": true,
      "patch": true
    }
  ]
}