Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  7 09:45:39 2023
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D2
                            (input port)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 5.118ns (56.793%)  route 3.893ns (43.207%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  D2 (IN)
                         net (fo=0)                   0.000     0.000    D2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  D2_IBUF_inst/O
                         net (fo=3, routed)           1.214     2.678    design_1_i/xup_or3_1/inst/b
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.802 r  design_1_i/xup_or3_1/inst/y__0/O
                         net (fo=1, routed)           2.679     5.481    A1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.011 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000     9.011    A1
    E19                                                               r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D4
                            (input port)
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 5.076ns (58.499%)  route 3.601ns (41.501%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  D4 (IN)
                         net (fo=0)                   0.000     0.000    D4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  D4_IBUF_inst/O
                         net (fo=3, routed)           1.678     3.129    design_1_i/xup_or3_2/inst/c
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     3.253 r  design_1_i/xup_or3_2/inst/y__0/O
                         net (fo=1, routed)           1.923     5.176    A0_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.677 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000     8.677    A0
    U19                                                               r  A0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2
                            (input port)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 5.097ns (58.757%)  route 3.578ns (41.243%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  D2 (IN)
                         net (fo=0)                   0.000     0.000    D2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  D2_IBUF_inst/O
                         net (fo=3, routed)           1.710     3.174    design_1_i/xup_or6_0/inst/c
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.298 r  design_1_i/xup_or6_0/inst/y__0/O
                         net (fo=1, routed)           1.867     5.165    V_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.674 r  V_OBUF_inst/O
                         net (fo=0)                   0.000     8.674    V
    V19                                                               r  V (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5
                            (input port)
  Destination:            A2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 5.095ns (63.177%)  route 2.970ns (36.823%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  D5 (IN)
                         net (fo=0)                   0.000     0.000    D5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  D5_IBUF_inst/O
                         net (fo=3, routed)           1.083     2.549    design_1_i/xup_or3_0/inst/c
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.124     2.673 r  design_1_i/xup_or3_0/inst/y__0/O
                         net (fo=1, routed)           1.886     4.560    A2_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.064 r  A2_OBUF_inst/O
                         net (fo=0)                   0.000     8.064    A2
    U16                                                               r  A2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D3
                            (input port)
  Destination:            A2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.468ns (65.653%)  route 0.768ns (34.347%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  D3 (IN)
                         net (fo=0)                   0.000     0.000    D3
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  D3_IBUF_inst/O
                         net (fo=2, routed)           0.351     0.568    design_1_i/xup_or3_0/inst/a
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.045     0.613 r  design_1_i/xup_or3_0/inst/y__0/O
                         net (fo=1, routed)           0.416     1.029    A2_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.235 r  A2_OBUF_inst/O
                         net (fo=0)                   0.000     2.235    A2
    U16                                                               r  A2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1
                            (input port)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.484ns (65.572%)  route 0.779ns (34.428%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  D1 (IN)
                         net (fo=0)                   0.000     0.000    D1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  D1_IBUF_inst/O
                         net (fo=2, routed)           0.354     0.584    design_1_i/xup_or6_0/inst/b
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.629 r  design_1_i/xup_or6_0/inst/y__0/O
                         net (fo=1, routed)           0.425     1.054    V_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.264 r  V_OBUF_inst/O
                         net (fo=0)                   0.000     2.264    V
    V19                                                               r  V (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0
                            (input port)
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.468ns (64.568%)  route 0.806ns (35.432%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D0 (IN)
                         net (fo=0)                   0.000     0.000    D0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D0_IBUF_inst/O
                         net (fo=2, routed)           0.368     0.589    design_1_i/xup_or3_2/inst/a
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.634 r  design_1_i/xup_or3_2/inst/y__0/O
                         net (fo=1, routed)           0.438     1.072    A0_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.274 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000     2.274    A0
    U19                                                               r  A0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1
                            (input port)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.505ns (55.268%)  route 1.218ns (44.732%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  D1 (IN)
                         net (fo=0)                   0.000     0.000    D1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  D1_IBUF_inst/O
                         net (fo=2, routed)           0.433     0.662    design_1_i/xup_or3_1/inst/a
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.707 r  design_1_i/xup_or3_1/inst/y__0/O
                         net (fo=1, routed)           0.785     1.492    A1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.723 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000     2.723    A1
    E19                                                               r  A1 (OUT)
  -------------------------------------------------------------------    -------------------





