
*** Running vivado
    with args -log lpc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lpc_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lpc_top.tcl -notrace
Command: link_design -top lpc_top -part xcku3p-ffva676-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd.dcp' for cell 'laplacian/dsp_add1_11b'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_acum/dsp_acum.dcp' for cell 'vairiance/dsp_hsum_acum'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_msub/dsp_msub.dcp' for cell 'vairiance/dsp_var_msub'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_mac/dsp_mac.dcp' for cell 'vairiance/dsp_vsum_mac'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1588.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1723.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances

Access is denied.
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1755.238 ; gain = 31.891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1e85f5924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.602 ; gain = 246.363

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e85f5924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2378.520 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e85f5924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2378.520 ; gain = 0.000
Phase 1 Initialization | Checksum: 1e85f5924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2378.520 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e85f5924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2378.520 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e85f5924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2378.520 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e85f5924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2378.520 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b186c4ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2378.520 ; gain = 0.000
Retarget | Checksum: 1b186c4ab
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 227b90807

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2378.520 ; gain = 0.000
Constant propagation | Checksum: 227b90807
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 454 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1acbf9809

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2378.520 ; gain = 0.000
Sweep | Checksum: 1acbf9809
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 17 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1acbf9809

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2378.520 ; gain = 0.000
BUFG optimization | Checksum: 1acbf9809
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1acbf9809

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2378.520 ; gain = 0.000
Shift Register Optimization | Checksum: 1acbf9809
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 212fc9e0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 2378.520 ; gain = 0.000
Post Processing Netlist | Checksum: 212fc9e0a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21db014ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 2378.520 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2378.520 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21db014ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2378.520 ; gain = 0.000
Phase 9 Finalization | Checksum: 21db014ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2378.520 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               1  |                                              0  |
|  Constant propagation         |               0  |             454  |                                              0  |
|  Sweep                        |               1  |              17  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21db014ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2378.520 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2378.520 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21db014ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2378.520 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21db014ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.520 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.520 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21db014ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2378.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file lpc_top_drc_opted.rpt -pb lpc_top_drc_opted.pb -rpx lpc_top_drc_opted.rpx
Command: report_drc -file lpc_top_drc_opted.rpt -pb lpc_top_drc_opted.pb -rpx lpc_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/impl_1/lpc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2406.375 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2406.375 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.375 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2406.375 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.375 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2406.375 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2406.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/impl_1/lpc_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port clk_i is Single-Ended but has an IOStandard of LVDS which can only support Differential
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2430.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15478306a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2430.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: da663aaf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3574.328 ; gain = 1143.391

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12cce5137

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3574.328 ; gain = 1143.391

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12cce5137

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3574.328 ; gain = 1143.391
Phase 1 Placer Initialization | Checksum: 12cce5137

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3574.328 ; gain = 1143.391

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 19f3892c7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3574.328 ; gain = 1143.391

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: e0a59297

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3574.328 ; gain = 1143.391

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: e0a59297

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.113 ; gain = 1183.176

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b57d58a1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.113 ; gain = 1183.176

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b57d58a1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.113 ; gain = 1183.176
Phase 2.1.1 Partition Driven Placement | Checksum: 1b57d58a1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.113 ; gain = 1183.176
Phase 2.1 Floorplanning | Checksum: 15946f6c7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.113 ; gain = 1183.176

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15946f6c7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.113 ; gain = 1183.176

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15946f6c7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.113 ; gain = 1183.176

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1eeaf520a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 3721.551 ; gain = 1290.613

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 11 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.289 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1279be327

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 3725.289 ; gain = 1294.352
Phase 2.4 Global Placement Core | Checksum: 11ab472d7

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 3725.289 ; gain = 1294.352
Phase 2 Global Placement | Checksum: 11ab472d7

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 3725.289 ; gain = 1294.352

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 160824174

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 3725.289 ; gain = 1294.352

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d4021916

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 3725.289 ; gain = 1294.352

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 195c83d4e

Time (s): cpu = 00:01:33 ; elapsed = 00:01:00 . Memory (MB): peak = 3733.570 ; gain = 1302.633

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1d4953db3

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 3744.695 ; gain = 1313.758
Phase 3.3.2 Slice Area Swap | Checksum: 1d4953db3

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 3745.758 ; gain = 1314.820
Phase 3.3 Small Shape DP | Checksum: 10b83df10

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3749.656 ; gain = 1318.719

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: ef92628f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3749.656 ; gain = 1318.719

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: ddf1a559

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3749.656 ; gain = 1318.719
Phase 3 Detail Placement | Checksum: ddf1a559

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3749.656 ; gain = 1318.719

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 120ea4c22

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.320 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c167d5b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3788.371 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c167d5b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3788.371 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 120ea4c22

Time (s): cpu = 00:02:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3788.371 ; gain = 1357.434

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.320. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1be9a1a14

Time (s): cpu = 00:02:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3788.371 ; gain = 1357.434

Time (s): cpu = 00:02:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3788.371 ; gain = 1357.434
Phase 4.1 Post Commit Optimization | Checksum: 1be9a1a14

Time (s): cpu = 00:02:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3788.371 ; gain = 1357.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.547 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e38e0b0d

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3800.547 ; gain = 1369.609

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e38e0b0d

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3800.547 ; gain = 1369.609
Phase 4.3 Placer Reporting | Checksum: 1e38e0b0d

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3800.547 ; gain = 1369.609

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.547 ; gain = 0.000

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3800.547 ; gain = 1369.609
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206af071e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3800.547 ; gain = 1369.609
Ending Placer Task | Checksum: 14044de57

Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3800.547 ; gain = 1369.609
72 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_io -file lpc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3800.547 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lpc_top_utilization_placed.rpt -pb lpc_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lpc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3800.547 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.547 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3800.547 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 3800.547 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/impl_1/lpc_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 3800.547 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.547 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3800.547 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3800.547 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.190 . Memory (MB): peak = 3800.547 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/impl_1/lpc_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port clk_i is Single-Ended but has an IOStandard of LVDS which can only support Differential
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 722793bb ConstDB: 0 ShapeSum: a92959a3 RouteDB: 24f3f0f9
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 3800.547 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6f27d5b4 | NumContArr: 9fe4d52 | Constraints: 29850e42 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 165542be5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3800.547 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 165542be5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3800.547 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 165542be5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3800.547 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c75ba4a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3866.996 ; gain = 66.449

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 187212f77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3866.996 ; gain = 66.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.394  | TNS=0.000  | WHS=-0.204 | THS=-2.053 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 801
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 795
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22459cf6e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22459cf6e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1645e97de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738
Phase 3 Initial Routing | Checksum: 20cdac34b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.390  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2299d67f5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1c1ceaf2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738
Phase 4 Rip-up And Reroute | Checksum: 1c1ceaf2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c1ceaf2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c1ceaf2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738
Phase 5 Delay and Skew Optimization | Checksum: 1c1ceaf2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ef73f65b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.390  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ef73f65b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738
Phase 6 Post Hold Fix | Checksum: 1ef73f65b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0390537 %
  Global Horizontal Routing Utilization  = 0.0534808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ef73f65b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ef73f65b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef73f65b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ef73f65b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.390  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ef73f65b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 158ed89fa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738
Ending Routing Task | Checksum: 158ed89fa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.285 ; gain = 72.738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file lpc_top_drc_routed.rpt -pb lpc_top_drc_routed.pb -rpx lpc_top_drc_routed.rpx
Command: report_drc -file lpc_top_drc_routed.rpt -pb lpc_top_drc_routed.pb -rpx lpc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/impl_1/lpc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lpc_top_methodology_drc_routed.rpt -pb lpc_top_methodology_drc_routed.pb -rpx lpc_top_methodology_drc_routed.rpx
Command: report_methodology -file lpc_top_methodology_drc_routed.rpt -pb lpc_top_methodology_drc_routed.pb -rpx lpc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/impl_1/lpc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lpc_top_power_routed.rpt -pb lpc_top_power_summary_routed.pb -rpx lpc_top_power_routed.rpx
Command: report_power -file lpc_top_power_routed.rpt -pb lpc_top_power_summary_routed.pb -rpx lpc_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lpc_top_route_status.rpt -pb lpc_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lpc_top_timing_summary_routed.rpt -pb lpc_top_timing_summary_routed.pb -rpx lpc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lpc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lpc_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lpc_top_bus_skew_routed.rpt -pb lpc_top_bus_skew_routed.pb -rpx lpc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3873.285 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3873.285 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3873.285 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3873.285 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3873.285 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3873.285 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 3873.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/impl_1/lpc_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 00:40:03 2025...
