LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2para1 IS
GENERIC (N: INTEGER := 8);
PORT ( sel: IN STD_LOGIC;
a, b : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
y : OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0) );
END mux2para1 ;
ARCHITECTURE comportamento OF mux2para1 IS
BEGIN
y <= a WHEN sel = ‘0’ ELSE b;
END comportamento;