#name : yastemp vhdl-mode
# --
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
--
-- <copyright_statement>
-- COPYRIGHT 2007-2012 ROCKWELL COLLINS. ALL RIGHTS RESERVED.
-- </copyright_statement>
--
-- <rights>
-- </rights>
--
-- <address>
-- ROCKWELL COLLINS
-- 400 COLLINS ROAD NE
-- CEDAR RAPIDS, IA 52498
-- </address>
--
-- <authors>
-- `(user-full-name)`
-- </authors>
--
-- <creation date>
-- `(insert (format-time-string "%m-%d-%Y"))`
-- </creation date>
--
-- <title>
-- `(file-name-nondirectory (buffer-file-name (current-buffer)))`
-- </title>
--
-- <description>
-- 
-- </description>
--
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

--------------------------------------------------------------------------------
-- ENTITY DECLARATION
--------------------------------------------------------------------------------
entity `(file-name-base (buffer-file-name (current-buffer)))` is

  port$0

end entity `(file-name-base (buffer-file-name (current-buffer)))`;

--------------------------------------------------------------------------------
-- ARCHITECTURE DECLARATION
--------------------------------------------------------------------------------

architecture rtl of `(file-name-base (buffer-file-name (current-buffer)))` is

--------------------------------------------------------------------------------
-- COMPONENT DECLARATIONS
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-- CONSTANT DECLARATIONS
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-- TYPE DECLARATIONS
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-- SIGNAL DECLARATIONS
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------

begin

--------------------------------------------------------------------------------
-- Assignments
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
-- Combo Logic
--------------------------------------------------------------------------------

end architecture rtl;

--------------------------------------------------------------------------------
--------------------------------------------------------------------------------

