Warning (10268): Verilog HDL information at finalProject.sv(57): always construct contains both blocking and non-blocking assignments File: C:/Users/cnorf/Documents/GitHub/uPs/Verilog/finalProject.sv Line: 57
