INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:31:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.949ns (31.024%)  route 4.333ns (68.976%))
  Logic Levels:           19  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1989, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X13Y160        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=24, routed)          0.436     1.160    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X12Y162        LUT4 (Prop_lut4_I2_O)        0.043     1.203 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_8/O
                         net (fo=1, routed)           0.000     1.203    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_8_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.441 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.441    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.491 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.491    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.593 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[0]
                         net (fo=10, routed)          0.318     1.912    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_7
    SLICE_X13Y164        LUT3 (Prop_lut3_I1_O)        0.119     2.031 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.443     2.474    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X12Y170        LUT6 (Prop_lut6_I5_O)        0.043     2.517 r  lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_3/O
                         net (fo=2, routed)           0.411     2.928    lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_3_n_0
    SLICE_X13Y167        LUT5 (Prop_lut5_I3_O)        0.043     2.971 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_2/O
                         net (fo=12, routed)          0.384     3.355    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_2_n_0
    SLICE_X15Y168        LUT4 (Prop_lut4_I1_O)        0.043     3.398 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.264     3.662    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X15Y167        LUT5 (Prop_lut5_I4_O)        0.043     3.705 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.304     4.009    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X15Y169        LUT5 (Prop_lut5_I2_O)        0.043     4.052 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.226     4.278    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X12Y168        LUT3 (Prop_lut3_I0_O)        0.043     4.321 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.321    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.494 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.494    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.616 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.302     4.918    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X15Y168        LUT6 (Prop_lut6_I5_O)        0.127     5.045 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_2/O
                         net (fo=1, routed)           0.170     5.215    addf0/operator/p_1_in[2]
    SLICE_X13Y168        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.406 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.406    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.510 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.331     5.841    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X15Y169        LUT4 (Prop_lut4_I2_O)        0.120     5.961 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.216     6.177    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X13Y170        LUT5 (Prop_lut5_I0_O)        0.043     6.220 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.226     6.446    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X13Y170        LUT3 (Prop_lut3_I1_O)        0.043     6.489 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.301     6.790    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X15Y169        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1989, unset)         0.483     7.183    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y169        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X15Y169        FDRE (Setup_fdre_C_R)       -0.295     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  0.062    




