%TF.GenerationSoftware,KiCad,Pcbnew,8.0.0*%
%TF.CreationDate,2024-03-06T12:54:26+05:00*%
%TF.ProjectId,keeb,6b656562-2e6b-4696-9361-645f70636258,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.0) date 2024-03-06 12:54:26*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,Conductor*%
%ADD10C,0.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.250000X-0.250000X-0.250000X0.250000X-0.250000X0.250000X0.250000X-0.250000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.062500X-0.375000X-0.062500X0.375000X-0.062500X0.375000X0.062500X-0.375000X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.062500X-0.062500X-0.375000X0.062500X-0.375000X0.062500X0.375000X-0.062500X0.375000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD15R,3.450000X3.450000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,COL1*%
X175500000Y-61750000D02*
X175500000Y-64750000D01*
X166250000Y-60500000D02*
X165000000Y-59500000D01*
%TO.N,ROW2*%
X154750000Y-71500000D02*
X154750000Y-57000000D01*
%TO.N,Net-(D1-A)*%
X161750000Y-64750000D02*
X165000000Y-64750000D01*
%TO.N,ROW1*%
X162750000Y-60500000D02*
X156750000Y-60500000D01*
%TO.N,ROW2*%
X160500000Y-55750000D02*
X155750000Y-55750000D01*
X156000000Y-73000000D02*
X154750000Y-71500000D01*
%TO.N,ROW1*%
X156000000Y-64250000D02*
X156750000Y-65000000D01*
%TO.N,COL1*%
X174750000Y-65500000D02*
X172750000Y-65500000D01*
X174500000Y-73500000D02*
X173000000Y-73500000D01*
%TO.N,ROW2*%
X158500000Y-73000000D02*
X156000000Y-73000000D01*
%TO.N,COL1*%
X175500000Y-72500000D02*
X174500000Y-73500000D01*
X175500000Y-64750000D02*
X174750000Y-65500000D01*
%TO.N,ROW1*%
X156750000Y-65000000D02*
X158250000Y-65000000D01*
%TO.N,ROW2*%
X154750000Y-57000000D02*
X155750000Y-55750000D01*
%TO.N,ROW1*%
X164000000Y-59500000D02*
X162750000Y-60500000D01*
X164000000Y-57750000D02*
X164000000Y-59500000D01*
%TO.N,Net-(D2-A)*%
X165250000Y-73000000D02*
X161500000Y-73000000D01*
%TO.N,COL1*%
X166500000Y-60500000D02*
X174250000Y-60500000D01*
%TO.N,ROW1*%
X156000000Y-61000000D02*
X156000000Y-64250000D01*
%TO.N,COL1*%
X175500000Y-64750000D02*
X175500000Y-72500000D01*
X174250000Y-60500000D02*
X175500000Y-61750000D01*
X166500000Y-60500000D02*
X166250000Y-60500000D01*
X165000000Y-59500000D02*
X165000000Y-57750000D01*
%TO.N,ROW1*%
X156750000Y-60500000D02*
X156000000Y-61000000D01*
%TD*%
D11*
%TO.P,SW16,1,1*%
%TO.N,Net-(D1-A)*%
X166000000Y-65000000D03*
%TO.P,SW16,2,2*%
%TO.N,COL1*%
X172000000Y-65000000D03*
%TD*%
D12*
%TO.P,D2,1,K*%
%TO.N,ROW2*%
X158750000Y-73000000D03*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X161250000Y-73000000D03*
%TD*%
D11*
%TO.P,SW1,1,1*%
%TO.N,Net-(D2-A)*%
X166000000Y-73000000D03*
%TO.P,SW1,2,2*%
%TO.N,COL1*%
X172000000Y-73000000D03*
%TD*%
D13*
%TO.P,U1,1,LNA_IN*%
%TO.N,unconnected-(U1-LNA_IN-Pad1)*%
X160812500Y-53187500D03*
%TO.P,U1,2,VDD3P3*%
%TO.N,Net-(U1-VDD3P3-Pad2)*%
X160812500Y-53687500D03*
%TO.P,U1,3,VDD3P3*%
X160812500Y-54187500D03*
%TO.P,U1,4,XTAL_32K_P/ADC1_CH0*%
%TO.N,unconnected-(U1-XTAL_32K_P{slash}ADC1_CH0-Pad4)*%
X160812500Y-54687500D03*
%TO.P,U1,5,XTAL_32K_N/ADC1_CH1*%
%TO.N,unconnected-(U1-XTAL_32K_N{slash}ADC1_CH1-Pad5)*%
X160812500Y-55187500D03*
%TO.P,U1,6,GPIO2/ADC1_CH2*%
%TO.N,ROW2*%
X160812500Y-55687500D03*
%TO.P,U1,7,CHIP_EN*%
%TO.N,unconnected-(U1-CHIP_EN-Pad7)*%
X160812500Y-56187500D03*
%TO.P,U1,8,GPIO3/ADC1_CH3*%
%TO.N,unconnected-(U1-GPIO3{slash}ADC1_CH3-Pad8)*%
X160812500Y-56687500D03*
D14*
%TO.P,U1,9,MTMS/GPIO4/ADC1_CH4*%
%TO.N,unconnected-(U1-MTMS{slash}GPIO4{slash}ADC1_CH4-Pad9)*%
X161500000Y-57375000D03*
%TO.P,U1,10,MTDI/GPIO5/ADC2_CH0*%
%TO.N,unconnected-(U1-MTDI{slash}GPIO5{slash}ADC2_CH0-Pad10)*%
X162000000Y-57375000D03*
%TO.P,U1,11,VDD3P3_RTC*%
%TO.N,unconnected-(U1-VDD3P3_RTC-Pad11)*%
X162500000Y-57375000D03*
%TO.P,U1,12,MTCK/GPIO6*%
%TO.N,unconnected-(U1-MTCK{slash}GPIO6-Pad12)*%
X163000000Y-57375000D03*
%TO.P,U1,13,MTDO/GPIO7*%
%TO.N,unconnected-(U1-MTDO{slash}GPIO7-Pad13)*%
X163500000Y-57375000D03*
%TO.P,U1,14,GPIO8*%
%TO.N,ROW1*%
X164000000Y-57375000D03*
%TO.P,U1,15,GPIO9/BOOT*%
%TO.N,unconnected-(U1-GPIO9{slash}BOOT-Pad15)*%
X164500000Y-57375000D03*
%TO.P,U1,16,GPIO10*%
%TO.N,COL1*%
X165000000Y-57375000D03*
D13*
%TO.P,U1,17,VDD3P3_CPU*%
%TO.N,unconnected-(U1-VDD3P3_CPU-Pad17)*%
X165687500Y-56687500D03*
%TO.P,U1,18,VDD_SPI/GPIO11*%
%TO.N,unconnected-(U1-VDD_SPI{slash}GPIO11-Pad18)*%
X165687500Y-56187500D03*
%TO.P,U1,19,SPIHD/GPIO12*%
%TO.N,unconnected-(U1-SPIHD{slash}GPIO12-Pad19)*%
X165687500Y-55687500D03*
%TO.P,U1,20,SPIWP/GPIO13*%
%TO.N,unconnected-(U1-SPIWP{slash}GPIO13-Pad20)*%
X165687500Y-55187500D03*
%TO.P,U1,21,SPICS0/GPIO14*%
%TO.N,unconnected-(U1-SPICS0{slash}GPIO14-Pad21)*%
X165687500Y-54687500D03*
%TO.P,U1,22,SPICLK/GPIO15*%
%TO.N,unconnected-(U1-SPICLK{slash}GPIO15-Pad22)*%
X165687500Y-54187500D03*
%TO.P,U1,23,SPID/GPIO16*%
%TO.N,unconnected-(U1-SPID{slash}GPIO16-Pad23)*%
X165687500Y-53687500D03*
%TO.P,U1,24,SPIQ/GPIO17*%
%TO.N,unconnected-(U1-SPIQ{slash}GPIO17-Pad24)*%
X165687500Y-53187500D03*
D14*
%TO.P,U1,25,GPIO18/USB_D-*%
%TO.N,unconnected-(U1-GPIO18{slash}USB_D--Pad25)*%
X165000000Y-52500000D03*
%TO.P,U1,26,GPIO19/USB_D+*%
%TO.N,unconnected-(U1-GPIO19{slash}USB_D+-Pad26)*%
X164500000Y-52500000D03*
%TO.P,U1,27,U0RXD/GPIO20*%
%TO.N,unconnected-(U1-U0RXD{slash}GPIO20-Pad27)*%
X164000000Y-52500000D03*
%TO.P,U1,28,U0TXD/GPIO21*%
%TO.N,unconnected-(U1-U0TXD{slash}GPIO21-Pad28)*%
X163500000Y-52500000D03*
%TO.P,U1,29,XTAL_N*%
%TO.N,unconnected-(U1-XTAL_N-Pad29)*%
X163000000Y-52500000D03*
%TO.P,U1,30,XTAL_P*%
%TO.N,unconnected-(U1-XTAL_P-Pad30)*%
X162500000Y-52500000D03*
%TO.P,U1,31,VDDA*%
%TO.N,Net-(U1-VDDA-Pad31)*%
X162000000Y-52500000D03*
%TO.P,U1,32,VDDA*%
X161500000Y-52500000D03*
D15*
%TO.P,U1,33,GND*%
%TO.N,GND*%
X163250000Y-54937500D03*
%TD*%
D12*
%TO.P,D1,1,K*%
%TO.N,ROW1*%
X158750000Y-65000000D03*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-A)*%
X161250000Y-65000000D03*
%TD*%
M02*
